Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 10 10:53:40 2024
| Host         : weslie running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file exdes_wrapper_control_sets_placed.rpt
| Design       : exdes_wrapper
| Device       : xczu7ev
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  2189 |
|    Minimum number of control sets                        |  1970 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |   219 |
| Unused register locations in slices containing registers |  2519 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  2189 |
| >= 0 to < 4        |   473 |
| >= 4 to < 6        |   405 |
| >= 6 to < 8        |   118 |
| >= 8 to < 10       |   190 |
| >= 10 to < 12      |   104 |
| >= 12 to < 14      |    58 |
| >= 14 to < 16      |    28 |
| >= 16              |   813 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           11006 |         2493 |
| No           | No                    | Yes                    |            1106 |          346 |
| No           | Yes                   | No                     |            3100 |         1032 |
| Yes          | No                    | No                     |           13901 |         2510 |
| Yes          | No                    | Yes                    |            2100 |          527 |
| Yes          | Yes                   | No                     |           12796 |         2606 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                                                                                                 Clock Signal                                                                                                                                                                 |                                                                                                                                                                                           Enable Signal                                                                                                                                                                                           |                                                                                                                                                                                            Set/Reset Signal                                                                                                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                                                                                     | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                                                                                                                                      | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                      | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                                                                                                                              |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/CDC_SINGLE_INST/FSM_onehot_aclk_state_reg[5]_0                                                                                                                                                                                                                                                                | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/FIFO_INST/reset                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2]                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_149/tmp_user_V_reg_232                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                                                                                     | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2]                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[2]                                                                                                                              |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2]                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                                                                                                                              |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_2_n_0                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/xpm_array_single_qpll0lock_out_dly_sync_inst/syncstages_ff[2]                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                                                                                      | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_8[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_8[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                                                                                      | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                                                                                                 | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                                                                                                | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                                                                                                | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                                                                                       | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/locked                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                                                                                      | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x154_reg[0]_0[0]                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/rd                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/HDMI_14_20.hdmi_acr_ctrl_v1_0_0_14_20/hdmi_acr_ctrl_top_inst/HDMI_ACR_CTRL_AXI_INST/FSM_sequential_stmWrite[1]_i_1_n_0                                                                                                                                                                                                                                      | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                                                                                                               | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/CEB2                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s2mm_soft_reset_clr                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/mm2s_soft_reset_clr                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/DEN_O_i_1__1_n_0                                                                     | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                                                                                  | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                                                                     | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1__0_n_0                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ch1_dly_fast_cnt0                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_0                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/shandshake_r_reg[0]                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/we[0]                                                                                | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/we[1]                                                                                | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/we[2]                                                                                | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/we[1]                                                                                | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/rd                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/CEB2                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/DEN_O_i_1__0_n_0                                                                     | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg0                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/we[2]                                                                                | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/i_in_out_reg_0[0]                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg_0                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/IIC_CONTROL_I/detect_stop_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[0]_4[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[3]_0[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/ap_phi_reg_pp0_iter3_hHatch_reg_8130                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_NO_ID.read_ptr                                                                                                                                                                                                                                                                                                                       | exdes_i/video_gen/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_NO_ID.write_ptr                                                                                                                                                                                                                                                                                                                      | exdes_i/video_gen/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/we[0]                                                                                | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/rd                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                                                                                                                           | exdes_i/video_gen/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/CEB2                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                                                                                                | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                                                                                                                                          | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/DEN_O_i_1_n_0                                                                        | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                                                                                                                                                            | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/i_in_out_reg_0[0]                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                                                                                                                                          | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/drp_control_b0gt0_inst/drp_state[1]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                    | exdes_i/vid_phy_controller/inst/drp_control_b0gt0_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/i_in_out_reg_0[0]                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/lclk_lnk_rdy_in_reg_0[0]                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/lclk_lnk_rdy_in_reg_1[0]                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/lclk_lnk_rdy_in_reg_2[0]                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x134_reg[3]_0[0]                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                                       | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/select_ln1161_reg_875                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/xpm_single_buffbypass_tx_reset_b0_inst/syncstages_ff[2]                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/tx_video_axis_reg_slice/inst/axisc_register_slice_0/Q[1]                                                                                                                                                                                                                                                                                                                                  | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/drp_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/tx_video_axis_reg_slice/inst/axisc_register_slice_0/gen_AB_reg_slice.state_inferred__0/i__n_0                                                                                                                                                                                                                                                                                             | exdes_i/tx_video_axis_reg_slice/inst/areset_r                                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/lclk_lnk_rdy_in_reg_3[0]                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/tx_video_axis_reg_slice/inst/areset_r                                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/drp_control_b0gtcommon_inst/drp_state[1]_i_1__3_n_0                                                                                                                                                                                                                                                                                                               | exdes_i/vid_phy_controller/inst/drp_control_b0gtcommon_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/drp_control_b0gt2_inst/drp_state[1]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                    | exdes_i/vid_phy_controller/inst/drp_control_b0gt2_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/int_ier10_out                                                                                                                                                                                                                                                                                                                                          | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_1[0]                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                                                                                                                                          | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_2_n_0                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/drp_control_b0gt1_inst/drp_state[1]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                    | exdes_i/vid_phy_controller/inst/drp_control_b0gt1_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/SR[0]                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/start_for_MultiPixStream2AXIvideo_U0_U/mOutPtr[1]_i_1_n_3                                                                                                                                                                                                                                                                               | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/E[0]                                                                              | exdes_i/vid_phy_controller/inst/xpm_single_buffbypass_tx_reset_b0_inst/syncstages_ff[2]                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[0] | exdes_i/vid_phy_controller/inst/xpm_single_buffbypass_tx_reset_b0_inst/syncstages_ff[2]                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/flow_control_loop_pipe_sequential_init_U/icmp_ln1428_1_reg_29350                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                                                                                                                                                       | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                                                                                                                      | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/ARST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/HDMI_14_20.hdmi_acr_ctrl_v1_0_0_14_20/hdmi_acr_ctrl_top_inst/aud_resetn_out                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AXIS_START_SYNC_INST/axis_resetn_0                                                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_0                                                                                                                                                                           | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_2__0_n_0                                                                                                                                                          | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1__0_n_0                                                                                                                                                               |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                                                                                                                            | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/s_axis_video_aresetn_out                                                                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/E[0]                                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]                                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/lclk_lnk_rdy_in_reg[0]                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_5[0]                                                                                                                                                                                           | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                                                                                                                                  | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg10                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                          | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                          | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                          | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                                                                                                                     | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/MultiPixStream2AXIvideo_U0/ap_sync_reg_grp_v_tpgHlsDataFlow_fu_251_ap_done_reg                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/we[0]                                                                                | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/we[1]                                                                                | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/we[2]                                                                                | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_pattern5[1]_i_1_n_0                                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_pattern2[1]_i_1_n_0                                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_pattern6[1]_i_1_n_0                                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_pattern7[1]_i_1_n_0                                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/FSM_sequential_stmAxi4LiteWrite[1]_i_1_n_0                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_pattern1[1]_i_1_n_0                                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_pattern3[1]_i_1_n_0                                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_pattern4[1]_i_1_n_0                                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_pattern8[1]_i_1_n_0                                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_start_i_1_n_0                                                                                                                                                                                                                                                                                    | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                                                                                                                      | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                                                                                                                                | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[37][14]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_0[0]                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                                                                                                                                         | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/SS[0]                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_3[0]                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                                                                                                                     | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                                                                                                                     | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/i_reg_clkdet_run                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_incr_dbeat_cntr                                                                                                                                                                                                                                                       | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.daddr[8]_i_1__0_n_0                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              3 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                      |                2 |              3 |         1.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                                                                                                                                 | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                         |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                                                                                                                                 | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/CLK_IN                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/video_frame_crc/inst/video_frame_crc_v1_0_4_S_AXI_inst/axi_arready0                                                                                                                                                                                                                                                                                                                       | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/video_frame_crc/inst/video_frame_crc_v1_0_4_S_AXI_inst/axi_awready0                                                                                                                                                                                                                                                                                                                       | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                                                                                                                                | exdes_i/video_gen/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/ap_condition_536                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                                                                                                                          | exdes_i/video_gen/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                                                                                                                               | exdes_i/video_gen/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                         |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/ap_CS_fsm_reg[4]_0[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                          | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                3 |              3 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/ap_CS_fsm_reg[4]_1[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/empty_reg_2910_reg[0]_1[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/empty_reg_2910_reg[0]_0[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_0                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                                                                                                                               | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                                |                1 |              3 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/FSM_sequential_dmacntrl_cs[2]_i_1_n_0                                                                                                                                                                                                                                                                               | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/ovrlayYUV_U/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                                                                                                 | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_3[0]                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter4_reg[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19][0]                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[4][0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.daddr[8]_i_1_n_0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/clock_detector_inst/clk_dru_freq_rst                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                                |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                                |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/FSM_sequential_dmacntrl_cs[2]_i_1__0_n_0                                                                                                                                                                                                                                                                        | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                                                                                                                                | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                                                                                                                    | exdes_i/video_gen/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                                                                                                                                | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                        |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                        |                2 |              3 |         1.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                                                                                                                                 | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                         |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                         |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/flow_control_loop_pipe_sequential_init_U/grp_v_tpgHlsDataFlow_fu_251_ap_start_reg_reg_0[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                                                                                                                                            | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                                                                           | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/flow_control_loop_pipe_sequential_init_U/grp_v_tpgHlsDataFlow_fu_251_ap_start_reg_reg[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                                                                | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[2]_i_1_n_0                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_mmcm_clkout2_bufg_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                                                                                                                                | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                                                                                                                                               | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                                                                                                    | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[11]_i_1_n_0                                                                                                                                                                              |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[4]_0[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              3 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                                |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                                                                                                                                                | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                                                                                                                    | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                                                                                                                                                | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0][0]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                                                                                                                                                | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/dest_hsdata_ff_reg[0]_1[0]                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.daddr[8]_i_1__1_n_0                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/E[0]                                                                                                               | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                                                                          |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/E[0]                                                                                                                                  | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                                                                          |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                                                                                                                               |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_inferred__0/i__n_0                                                                                                                              | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                                                                                                                               |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/__55/i__n_0                                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                                                                                                | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                                                                                                                                | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[35][14]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/HDMI_14_20.hdmi_acr_ctrl_v1_0_0_14_20/hdmi_acr_ctrl_top_inst/DIVVAL_CLKCROSS_INST/rIn_Data0                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/HDMI_14_20.hdmi_acr_ctrl_v1_0_0_14_20/hdmi_acr_ctrl_top_inst/HDMI_ACR_CTRL_AXI_INST/rCKEDivVal[2]_i_1_n_0                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                                                                          |                2 |              3 |         1.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_RUN_SYNC_INST/lclk_cke_reg[5]_0[0]                                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                                                                                                                          | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/CLK_IN                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/clock_detector_inst/clk_tx_freq_rst                                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/HDMI_14_20.hdmi_acr_ctrl_v1_0_0_14_20/hdmi_acr_ctrl_top_inst/HDMI_ACR_CTRL_AXI_INST/data1[2]                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[2]_i_1_n_0                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                                                          | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wp                                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AR_FIFO_INST/clk_rp0                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AR_FIFO_INST/clk_ar_fifo_wr                                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/clk_aw_fifo_wr                                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/clk_rp[2]_i_1__4_n_0                                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/W_FIFO_INST/clk_w_fifo_wr                                                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/W_FIFO_INST/clk_rp[2]_i_1__5_n_0                                                                                                                                                                                                                                                                                                       | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[0]_5[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/HDMI_14_20.hdmi_acr_ctrl_v1_0_0_14_20/hdmi_acr_ctrl_top_inst/DIVVAL_CLKCROSS_INST/rOut_Data0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/P_DAT_FIFO_INST/E[1]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/clk_bit_cnt0                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/P_DAT_FIFO_INST/clk_ctrl_reg_reg[0]                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                                                                                                       | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_frame_crc/inst/green_miss                                                                                                                                                                                                                                                                                                                                                           | exdes_i/video_frame_crc/inst/Red_CRC_prev0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                        | exdes_i/v_tpg_ss_0/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                                                                                                                     | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_frame_crc/inst/red_miss                                                                                                                                                                                                                                                                                                                                                             | exdes_i/video_frame_crc/inst/Red_CRC_prev0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                                                                                                                  | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_frame_crc/inst/xpm_single_clear_crc_inst/syncstages_ff[2]                                                                                                                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                                                                            |                4 |              4 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[5]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_pkt_fifo_clr                                                                                                                                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_ACR_VLD_EDGE_INST/clk_a_del_reg_0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/aclk_fifo_clr                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_8[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_gcp_pkt_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                              |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/E[0]                                                                                                                                                                                                                                                                                | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                              |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/lclk_cke_reg[5][0]                                                                                                                                                                                                                                                                                                       | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                                                                                                                                                                             |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                                                                                  | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[3]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/ECC_HDR_INST/clk_dout                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                              |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out_reg                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out_reg                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out_reg                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/tpgBarSelYuv_u_U/tpgBarSelYuv_u_ce0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                                                                              | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                      | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                               | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                          | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/E[0]                                                                                                                                                                                                                                                                                | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/E[0]                                                                                                                                                                                                                                                                                | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                              | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[5]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_fifo_clr                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out_reg                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5][0]                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out_reg                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out_reg                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                                                                                                                                         | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                              | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_AUD_FIFO_DE_EDGE_INST/lclk_cke_reg[5][0]                                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/reset_pulse0                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/CDC_SINGLE_LOCKED_INST/SS[0]                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_channel_count[3]_i_1_n_0                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_period2[3]_i_1_n_0                                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_period8[3]_i_1_n_0                                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_period1[3]_i_1_n_0                                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_period5[3]_i_1_n_0                                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_period6[3]_i_1_n_0                                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_period7[3]_i_1_n_0                                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_period3[3]_i_1_n_0                                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_period4[3]_i_1_n_0                                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |              4 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                  | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                                                                                                                                                                                                                                               | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/HDMI_14_20.hdmi_acr_ctrl_v1_0_0_14_20/hdmi_acr_ctrl_top_inst/HDMI_ACR_CTRL_AXI_INST/FSM_onehot_stmRead[3]_i_1_n_0                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                                                                          |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/HDMI_14_20.hdmi_acr_ctrl_v1_0_0_14_20/hdmi_acr_ctrl_top_inst/HDMI_ACR_CTRL_AXI_INST/rEnab_ACR                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                               | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/rst_processor_1_300M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                                                                            | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                               | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/syncstages_ff_reg[3]                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                                                                                                                        | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                                                                                  | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_4[0]                                                                                                                                                                                                  | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5[0]                                                                                                                                                                                                  | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3[0]                                                                                                                                                                                                  | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                                                                                                                                                                                  | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                                                                                                                                                                                  | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2[0]                                                                                                                                                                                                  | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                                                                                                                                    | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                                                                                     | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[4].r_issuing_cnt_reg[34][0]                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[8].r_issuing_cnt_reg[66][0]                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[2][0]                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[2].r_issuing_cnt_reg[18][0]                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[6].r_issuing_cnt_reg[50][0]                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[5].r_issuing_cnt_reg[42][0]                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[9].r_issuing_cnt_reg[74][0]                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/CLK_VLD_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_id_reg[17][0]                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_id_reg[1][0]                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_id_reg[33][0]                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_id_reg[81][0]                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_id_reg[97][0]                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_id_reg[49][0]                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_id_reg[65][0]                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/E[0]                                                                                                                                                                                                                                                                                                      | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[6].w_issuing_cnt_reg[51][0]                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[9].w_issuing_cnt_reg[75][0]                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[5].w_issuing_cnt_reg[43][0]                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[4].w_issuing_cnt_reg[35][0]                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[8].w_issuing_cnt_reg[67][0]                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_frame_crc/inst/blue_miss                                                                                                                                                                                                                                                                                                                                                            | exdes_i/video_frame_crc/inst/Red_CRC_prev0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                               | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                                     | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                          | exdes_i/v_tpg_ss_0/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/E[0]                                                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/sel                                                                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/E[0]                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_fifo_clr                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/LB_RD_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/P_CMD_FIFO_INST/clk_rp[3]_i_1_n_0                                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/P_DAT_FIFO_INST/clk_wp[3]_i_1__5_n_0                                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                                                                                                                    | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                5 |              5 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                                                                                                                                                                       |                4 |              5 |         1.25 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_8[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                4 |              5 |         1.25 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                                                                                                                                                                       |                4 |              5 |         1.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                                              | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                                       | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                5 |              5 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                4 |              5 |         1.25 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                          |                4 |              5 |         1.25 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                5 |              5 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_common_inst/common_inst/gtwiz_reset_qpll0lock_in[0]                                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/E[0]                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/E[0]                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |              5 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/E[0]                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_reset_tx_done_out[0]                                                                                                                  |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg_n_0                                                                                                                                             |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg_n_0                                                                                                                                             |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/HDR_FIFO_INST/clk_rp[4]_i_1__3_n_0                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_pkt_fifo_clr                                                                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/HDR_FIFO_INST/lclk_cke_reg[5][0]                                                                                                                                                                                                                                                                                                       | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_pkt_fifo_clr                                                                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_RUN_SYNC_INST/lclk_cke_reg[5]_1[0]                                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                3 |              5 |         1.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/sel                                                                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/DLY_INST/P_FIFO_INST/clk_wp                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/DLY_INST/P_FIFO_INST/clk_rp                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/DLY_INST/P_FIFO_INST/clk_wp                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/DLY_INST/P_FIFO_INST/clk_rp                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/DLY_INST/P_FIFO_INST/clk_wp                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/DLY_INST/P_FIFO_INST/clk_rp                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/DE_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                4 |              5 |         1.25 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/FIFO_INST/E[0]                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                                                                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                                                                                                                              |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2]                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0                                                                                                                                          | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[2]                                                                                                                              |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0                                                                                                                                          | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                                                                                                                              |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                                  |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                                  |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                                  |                1 |              5 |         5.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/HDMI_14_20.hdmi_acr_ctrl_v1_0_0_14_20/hdmi_acr_ctrl_top_inst/aud_reset_out                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0[0]                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/rst_processor_1_300M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/generate_repeat_module.REPEAT_INST/aclk_reset_pulse_reg[2]                                                                                                                                                                                                                                                                                              |                3 |              5 |         1.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/full_n_reg_0[0]                                                                                                                                                                                                                                                     | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                                                                                                                       | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                         |                3 |              5 |         1.67 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                                                                                                | exdes_i/video_gen/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                                                                                                                                                | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                                                                                                                                                         | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                                                                                                                                         | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                        | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                                                                                                                                     | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                                                                                                                                    | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                                                                                                            | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                    | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |              5 |         1.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                                                                                                                                     | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state_reg[s_ready_i]_1[0]                                                                                                                                                                                                                                                                                           | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/xpm_array_gtwiz_reset_sync_inst/syncstages_ff[2][1]                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/xpm_array_gtwiz_reset_sync_inst/syncstages_ff[2][0]                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/xpm_array_gtwiz_reset_sync_inst/syncstages_ff[2][2]                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/xpm_array_gtwiz_reset_sync_inst/syncstages_ff[2][3]                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any                                                                                                               |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any                                                                                                               |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[2]_0[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                                                                                                                                                                       |                4 |              5 |         1.25 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                                                                                                                                                                       |                4 |              5 |         1.25 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                4 |              5 |         1.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/AS[0]                                                                                |                2 |              6 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                           |                4 |              6 |         1.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                       | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__2_n_0                         |                2 |              6 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/AS[0]                                                                                |                2 |              6 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                5 |              6 |         1.20 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                              | exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                         |                4 |              6 |         1.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                5 |              6 |         1.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                4 |              6 |         1.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                5 |              6 |         1.20 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                5 |              6 |         1.20 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_2_n_0                                                | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[15]_i_1_n_0                                                     |                1 |              6 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__0_n_0                         |                2 |              6 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                               | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                  | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                5 |              6 |         1.20 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                               | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                          | exdes_i/video_gen/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                              | exdes_i/video_gen/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                  | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/AS[0]                                                                                |                3 |              6 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                5 |              6 |         1.20 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0[0]                                                                                                                                                                                                                                                                     | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/repeat_frame_nmbr1                                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                                                                                                    | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                                                                                                    | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/clk_to_cnt                                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/tpgBarSelRgb_r_U/tpgBarSelRgb_b_ce0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/axi_awready_i_2_n_0                                                                                                                                                                                                                                                                                  | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                                                                  | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_2__0_n_0                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[15]_i_1__0_n_0                                                  |                2 |              6 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1_n_0                                          |                2 |              6 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/AS[0]                                                                                |                2 |              6 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__1_n_0                                       |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/DLY_INST/P_FIFO_INST/E[0]                                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_2__1_n_0                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[15]_i_1__1_n_0                                                  |                1 |              6 |         6.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/lclk_cke_reg[5]_0[0]                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/DLY_INST/P_FIFO_INST/E[0]                                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/DLY_INST/P_FIFO_INST/E[0]                                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/rst_processor_1_300M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                       | exdes_i/zynq_us_ss_0/rst_processor_1_300M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__4_n_0                         |                1 |              6 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/AS[0]                                                                                |                3 |              6 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__3_n_0                                       |                1 |              6 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/aclk_wp[5]_i_1_n_0                                                                                                                                                                                                                                                                                                       | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/AS[0]                                                                                |                2 |              6 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                                                                                                        | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_frame_crc/inst/vid_hsync                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                               | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                              | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/daddr[7]_i_1_n_0                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                4 |              7 |         1.75 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/E[1]                                                                                                                                                                                                                                                                                | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                           |                5 |              7 |         1.40 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                                                                                                                                                                       |                1 |              7 |         7.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel_14                                                                                                                                                                                                                                                                                                                  | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                                                                                                                                                                                                     | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                1 |              7 |         7.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                                                                                        | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                1 |              7 |         7.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0[0]                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0[0]                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                                                                  | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/rdata[9]_i_1_n_3                                                                                                                                                                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/FIFO_INST/reset                                                                                                                                                                                                                                                                                                    |                5 |              7 |         1.40 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                 | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/E[1]                                                                                                                                                                                                                                                                                | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_5[0]                                                                                                                                                                                           | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_pkt_fifo_clr                                                                                                                                                                                                                                                                                                                           |                1 |              7 |         7.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/daddr[7]_i_1__3_n_0                                                             |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0                                                                                                                                          | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                                                                                                                          |                1 |              7 |         7.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                                                                                       | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                                                                                           |                1 |              7 |         7.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/daddr[7]_i_1__1_n_0                                                             |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/E[1]                                                                                                                                                                                                                                                                                | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/p_0_2_0_0_0427_lcssa442_fu_1680                                                                                                                                                                                                                                     | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/p_0_5_0_0_0433_lcssa451_fu_180[6]_i_1_n_3                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2]                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0                                                                                                                                          | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                                                                                                                          |                1 |              7 |         7.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                                                                                     | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                                                                                     | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/W_FIFO_INST/E[0]                                                                                                                                                                                                                                                                                                                       | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                                                                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                                                                                                                          |                1 |              7 |         7.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel_11                                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                          |                5 |              7 |         1.40 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/P_CMD_FIFO_INST/clk_sm_cur_reg[5]                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                                                                                                                                                          | exdes_i/video_gen/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                                                                                                                                                                    |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                     | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]                                                                                                                                                          | exdes_i/video_gen/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                                                                                                                                                                    |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                        | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                      | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[2][0]                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/HDMI_14_20.hdmi_acr_ctrl_v1_0_0_14_20/hdmi_acr_ctrl_top_inst/aud_rst_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                         | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/locked                                                                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_channel_status[55]                                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                       | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                     |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                        | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                      |                1 |              8 |         8.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                     | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                       | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                     |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                                                                                                      | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/p_0_2_0_0_0427_lcssa442_fu_1680                                                                                                                                                                                                                                     | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/p_0_3_0_0_0429_lcssa445_fu_172[7]_i_1_n_3                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                    | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_channel_status[167]                                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_channel_status[151]                                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_channel_status[119]                                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                         | exdes_i/video_gen/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_3                                                                                                                                                                                                                                                                                                                          | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/gen_wr_a.gen_word_narrow.mem_reg_bram_1[0]                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_frame_crc/inst/crc_din_r_p01_cb                                                                                                                                                                                                                                                                                                                                                     | exdes_i/video_frame_crc/inst/xpm_single_clear_crc_inst/syncstages_ff[2]                                                                                                                                                                                                                                                                                                                                |                7 |              8 |         1.14 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/int_colorFormat[7]_i_1_n_3                                                                                                                                                                                                                                                                                                                             | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                                |                7 |              8 |         1.14 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_frame_crc/inst/crc_din_r_p01_c[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                          | exdes_i/video_frame_crc/inst/xpm_single_clear_crc_inst/syncstages_ff[2]                                                                                                                                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_3                                                                                                                                                                                                                                                                                                                               | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_channel_status[7]                                                                                                                                                                                                                                                                                | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/HDMI_14_20.hdmi_acr_ctrl_v1_0_0_14_20/hdmi_acr_ctrl_top_inst/HDMI_ACR_CTRL_AXI_INST/rReadAddr[7]_i_1_n_0                                                                                                                                                                                                                                                    | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                                                                                           |                5 |              8 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/video_frame_crc/inst/video_frame_crc_v1_0_4_S_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                7 |              8 |         1.14 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/video_frame_crc/inst/video_frame_crc_v1_0_4_S_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/video_frame_crc/inst/video_frame_crc_v1_0_4_S_AXI_inst/p_1_in[7]                                                                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/video_frame_crc/inst/video_frame_crc_v1_0_4_S_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                     | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/HDMI_14_20.hdmi_acr_ctrl_v1_0_0_14_20/hdmi_acr_ctrl_top_inst/HDMI_ACR_CTRL_AXI_INST/rWriteAddr                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_channel_status[47]                                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_channel_status[87]                                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_channel_status[31]                                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                           |                8 |              8 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/VKO_CNT_END_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/int_bckgndId[7]_i_1_n_3                                                                                                                                                                                                                                                                                                                                | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_channel_status[23]                                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_channel_status[103]                                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/clock_detector_inst/clk_rx_flt_lock_cnt                                                                                                                                                                                                                                                                                                                           | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/i_reg_clkdet_run_reg_1[0]                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_channel_status[135]                                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_channel_status[39]                                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_channel_status[183]                                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_channel_status[63]                                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_channel_status[111]                                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_dport_inst/PULSE_SYNC_INST/REQ_SYNC_INST/syncstages_ff_reg[1]_0[0]                                                                                                                                                                                                                                             | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AXIS_START_SYNC_INST/SR[0]                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_channel_status[159]                                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_channel_status[71]                                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_channel_status[15]                                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/FIFO_INST/clk_wp[7]_i_1__0_n_0                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                                                                                                                            | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                                                                                                                            | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                        | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                      |                1 |              8 |         8.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                       | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                     |                2 |              8 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_fifo_clr                                                                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                     | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_fifo_clr                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_dport_inst/ch_en[8]_i_1_n_0                                                                                                                                                                                                                                                                                    | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/HDMI_14_20.hdmi_acr_ctrl_v1_0_0_14_20/hdmi_acr_ctrl_top_inst/aud_resetn_out                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_channel_status[79]                                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/clk_rp[7]_i_1__0_n_0                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_pkt_fifo_clr                                                                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/clk_wp[7]_i_1_n_0                                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_pkt_fifo_clr                                                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/gen_sscp_master.VSYNC_EDGE_INST/E[0]                                                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                       | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                     |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_channel_status[95]                                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_channel_status[175]                                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/aresetn_d_reg_0                                                                                                                                                                                                                      | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/aresetn_d_reg                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/axi_arready0                                                                                                                                                                                                                                                                                                     | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/p_9_in                                                                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                                          | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_channel_status[143]                                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_channel_status[191]                                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                                                                                                          | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[23]_i_1_n_0                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                                          | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_3                                                                                                                                                                                                                                                                                                                             | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/int_maskId[7]_i_1_n_3                                                                                                                                                                                                                                                                                                                                  | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/aclk_aud_vld_reg_n_0                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/aclk_fifo_clr                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_3                                                                                                                                                                                                                                                                                                                                | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                                                                                      | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                        | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                      |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_channel_status[127]                                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                7 |              8 |         1.14 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                       | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                     |                2 |              8 |         4.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_RST_CLK_CROSS_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/sts_tready_reg_0[0]                                                                                                                                                                                                                                                                                         | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[3]_9[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[3]_10[0]                                                                                                                                                                                                                                                                                                                | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_wr_reg[5]_0[0]                                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                                                                                      | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_1_n_0                                                                                                                                                                                                                                                                      | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[9]_i_1_n_0                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/ECC_HDR_INST/clk_ecc                                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/P_DAT_FIFO_INST/E[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/clk_rx_shft_nxt                                                                                                                                                                                                                                                                                                                | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/Q[0]                                                                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                       | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                     |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/clk_to_cnt[23]_i_2_n_0                                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/P_DAT_FIFO_INST/SS[0]                                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |              9 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AXIS_START_SYNC_INST/syncstages_ff_reg[1][0]                                                                                                                                                                                                                                                                                      | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AXIS_START_SYNC_INST/pulse_sync_axis_q_reg[1][0]                                                                                                                                                                                                                                                                                       |                5 |              9 |         1.80 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |              9 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                                |                2 |              9 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                                |                2 |              9 |         4.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                                 |                2 |              9 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                                 |                1 |              9 |         9.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                  | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                       |                1 |              9 |         9.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                  | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                       |                2 |              9 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                    | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              9 |         9.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                                |                2 |              9 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                                |                2 |              9 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                                |                1 |              9 |         9.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                                 |                3 |              9 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                                 |                2 |              9 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                                |                2 |              9 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                                                           | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                           |                2 |              9 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                               | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                          | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                      | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/grp_reg_ap_uint_10_s_fu_1139/icmp_ln520_reg_2906_reg[0]_0                                                                                                                                                                                                           | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/flow_control_loop_pipe_sequential_init_U/xCount_V_2[0]                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                                                                                                                                                                       |                6 |              9 |         1.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_1[0]                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                           |                5 |              9 |         1.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                                                           | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                           |                1 |              9 |         9.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                3 |              9 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                                                           | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                           |                2 |              9 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |              9 |         1.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                            | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                       |                4 |              9 |         2.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                         | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                     | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/VS_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                5 |             10 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                     |                1 |             10 |        10.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                     |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                8 |             10 |         1.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                          |                5 |             10 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                          |                6 |             10 |         1.67 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                          |                1 |             10 |        10.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[1]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/ENC_INST/clk_enc[1][lnk][9]_i_1__0_n_0                                                                                                                                                                                                                                                                                            |                7 |             10 |         1.43 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/yCount_V_1[9]_i_2_n_3                                                                                                                                                                                                                                               | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                          |                6 |             10 |         1.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/tpgTartanBarArray_U/tpgCheckerBoardArray_ce0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                          |                7 |             10 |         1.43 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                          |                1 |             10 |        10.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/grp_reg_ap_uint_10_s_fu_1139/ap_ce_reg                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/DADDR_O[9]_i_1_n_0                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                3 |             10 |         3.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                     |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                                                                                                    | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                             |                5 |             10 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_tmds_clk                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                                                                                         | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             10 |         1.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                5 |             10 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                                                                                                    | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter4_reg_3[0]                                                                                                                                                                                           | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter4_reg_1[0]                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/grp_reg_ap_uint_10_s_fu_1139/E[0]                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/flow_control_loop_pipe_sequential_init_U/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289_ap_start_reg_reg[0]                                                                                                                                                          |                3 |             10 |         3.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_2_n_0                                                | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_1_n_0                                                     |                2 |             10 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/DADDR_O[9]_i_1__0_n_0                                                                | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                3 |             10 |         3.33 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                       |                5 |             10 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/int_bckgndId_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                               | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/flow_control_loop_pipe_sequential_init_U/full_n_reg_0[0]                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_2__0_n_0                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_1__0_n_0                                                  |                2 |             10 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_8[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[1]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/ENC_INST/clk_enc                                                                                                                                                                                                                                                                                                                  |                8 |             10 |         1.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_RST_CLK_CROSS_INST/SR[0]                                                                                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/DADDR_O[9]_i_1__1_n_0                                                                | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                3 |             10 |         3.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                     |                1 |             10 |        10.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                                                                                          | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                     |                2 |             10 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                                                                                                                           |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel                                                                                                                                                                    | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                                                                                                                           |                2 |             10 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[2]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/clk_enc                                                                                                                                                                                                                                                                                                                  |                9 |             10 |         1.11 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                      |                1 |             10 |        10.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                                                                                         | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[2]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/clk_enc[1][lnk][9]_i_1__1_n_0                                                                                                                                                                                                                                                                                            |                8 |             10 |         1.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             10 |         1.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             10 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[0]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/clk_enc[1][lnk][9]_i_1_n_0                                                                                                                                                                                                                                                                                               |                6 |             10 |         1.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                     |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                                                                                          | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_2__1_n_0                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_1__1_n_0                                                  |                2 |             10 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                5 |             10 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[0]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/clk_enc                                                                                                                                                                                                                                                                                                                  |                6 |             10 |         1.67 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s2mm_hrd_resetn                                                                                                                                                                                                                                                                           |                1 |             11 |        11.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[1]_4[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                4 |             11 |         2.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[2]_4[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                6 |             11 |         1.83 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             11 |         2.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             11 |         1.83 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |                5 |             11 |         2.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                                                                                                      | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_8[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                5 |             11 |         2.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                5 |             11 |         2.20 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                8 |             11 |         1.38 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                5 |             11 |         2.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                                                                                                     | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                                                                                                       |                6 |             11 |         1.83 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/mm2s_hrd_resetn                                                                                                                                                                                                                                                                           |                1 |             11 |        11.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             11 |         1.83 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |                9 |             11 |         1.22 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             11 |         1.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x11C[31]_i_1_n_0                                                                                                                                                                                                                                                                                        | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                               | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                                               |                1 |             12 |        12.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                               | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                                                                                                                               |                1 |             12 |        12.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_149/ap_CS_fsm_state1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_149/j_fu_1360                                                                                                                                                                                                                                       | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_149/ap_NS_fsm112_out                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x110[31]_i_1_n_0                                                                                                                                                                                                                                                                                        | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                    |                8 |             12 |         1.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                    | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                                                                                                 | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp                                                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                                                                                                                                                      | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                                                                                                                   |                1 |             12 |        12.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                    | exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                               | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                                                                               |                1 |             12 |        12.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[11]_i_2_n_0                                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[11]_i_1_n_0                                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                                                                                                                         | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                        | exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                     | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/i_reg_clkdet_rx_tmr_ld                                                                                                                                                                                                                                                                                                |                5 |             12 |         2.40 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                       |                9 |             12 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                |                1 |             12 |        12.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                |                1 |             12 |        12.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                |                1 |             12 |        12.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                               | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                                               |                1 |             12 |        12.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                               | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                                                                               |                1 |             12 |        12.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[11]_i_1_n_0                                                                                                                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                5 |             12 |         2.40 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                        | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                                                                                                                   |                1 |             12 |        12.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[3]_8[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                6 |             12 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                |                1 |             12 |        12.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |               10 |             12 |         1.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                               | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                                                                                                                               |                1 |             12 |        12.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                       | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                      |                6 |             12 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x114[31]_i_1_n_0                                                                                                                                                                                                                                                                                        | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                                                                                                                         | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                    | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_149/E[0]                                                                                                                                                                                                                                            | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/MultiPixStream2AXIvideo_U0/ap_NS_fsm110_out                                                                                                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/x0e1_store[14]_i_1__0_n_0                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             13 |         2.60 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/SYNC_INST/fifo_eol_cnt[12]_i_1_n_0                                                                                                                                                                                                                                                                                                                      |                2 |             13 |         6.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/x0e1_store[14]_i_1__1_n_0                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             13 |         2.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/x0e1_store[14]_i_1_n_0                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             13 |         2.60 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1__0_n_0                                                                                                                                                                                                                                                                                       | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |                3 |             13 |         4.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |                6 |             13 |         2.17 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                                                                                                                                         | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |                5 |             13 |         2.60 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[12]_i_1_n_0                                                                                                                                                                                                                                                                                                                  |                3 |             13 |         4.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                                                                                                                              |                6 |             13 |         2.17 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                                                                         |                6 |             13 |         2.17 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                                                                                                                                              |                5 |             13 |         2.60 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                                                                                                                                         | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |                8 |             13 |         1.62 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_s_ready_out_reg                                                                                                                                                                      | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                                                                                                                                         |                2 |             13 |         6.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                                                                                                                              | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             14 |         2.80 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             14 |         4.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             14 |         4.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/E[0]                                                                                                                                                                                                                                           | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2[0]                                                                                                                                                                                                                                                                              |                6 |             14 |         2.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                7 |             14 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                5 |             14 |         2.80 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0[0]                                                                                                                                                                            | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out[0]                                                                                                                                                                                                                                                              |                4 |             14 |         3.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                                                                                                                                                                       |                6 |             14 |         2.33 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                    | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                         |                5 |             14 |         2.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                4 |             14 |         3.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                              | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                         |                5 |             14 |         2.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                                                                                              | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out[0]                                                                                                                                                                                                                      |                4 |             14 |         3.50 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/aclk_fifo_clr                                                                                                                                                                                                                                                                                                                               |                3 |             15 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.progdiv_cfg_store                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             15 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             15 |         3.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/progclk_sel_store                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             15 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/progdiv_cfg_store                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             15 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/progdiv_cfg_store                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             15 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/flow_control_loop_pipe_sequential_init_U/full_n_reg_1[0]                                                                                                                                                                                                            | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                                                                                                                       |                2 |             15 |         7.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.progdiv_cfg_store                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             15 |         3.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.progdiv_cfg_store                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             15 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                                                                                                                                |                5 |             15 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/cal_on_tx_reset_in                                                                                                                                                          |                3 |             15 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                                                                                              |                8 |             15 |         1.88 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/progdiv_cfg_store                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             15 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/progclk_sel_store                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             15 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/cal_on_rx_reset_in                                                                                                                                                          |                3 |             15 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/progclk_sel_store                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             15 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/di_msk[15]_i_1__1_n_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             16 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             16 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_frame_crc/inst/gcrc0_1p                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                                                           | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                           |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_frame_crc/inst/p_12_in                                                                                                                                                                                                                                                                                                                                                              | exdes_i/video_frame_crc/inst/vid_hsync                                                                                                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_frame_crc/inst/rcrc0_1p                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_frame_crc/inst/hactive_rxd_axi                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_frame_crc/inst/vactive_rxd_axi                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_frame_crc/inst/vid_hsync                                                                                                                                                                                                                                                                                                                                                            | exdes_i/video_frame_crc/inst/vid_vsync                                                                                                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             16 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_state_reg[6]_0[2]                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/cal_on_rx_reset_in_sync                                                                           |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             16 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                                                                                                                                        | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[15]_i_1_n_0                                                                                                                                                                                                                                                       | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/ap_CS_fsm_state3                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |             16 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/y_fu_1840                                                                                                                                                                                                                                                                                                              | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/blkYuv_1_ce0                                                                                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/int_ZplateHorContStart[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                     | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/int_ZplateHorContDelta[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                     | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                     | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                          | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                     | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                                |               14 |             16 |         1.14 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/int_boxColorB[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                              | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/int_boxSize[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                                | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                                |               15 |             16 |         1.07 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/int_boxColorR[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                              | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                                |               15 |             16 |         1.07 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/int_boxColorG[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                              | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/int_crossHairX[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                             | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                                |               14 |             16 |         1.14 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/int_crossHairY[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                             | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                                |               14 |             16 |         1.14 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/int_field_id[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                               | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                                |               14 |             16 |         1.14 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/int_width[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                                  | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |               13 |             16 |         1.23 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             16 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |               12 |             16 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |               12 |             16 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             16 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                                   |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                                   |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                                   |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/Q[0]                                                                                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/drp_control_b0gt1_inst/p_1_in__0[15]                                                                                                                                                                                                                                                                                                                              | exdes_i/vid_phy_controller/inst/drp_control_b0gt1_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_state_reg[6]_0[2]                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/cal_on_rx_reset_in_sync                                                                           |                4 |             16 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/drp_control_b0gt2_inst/p_1_in__0[15]                                                                                                                                                                                                                                                                                                                              | exdes_i/vid_phy_controller/inst/drp_control_b0gt2_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/drp_control_b0gtcommon_inst/p_1_in__0[15]                                                                                                                                                                                                                                                                                                                         | exdes_i/vid_phy_controller/inst/drp_control_b0gtcommon_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                                                                                                                                                                                                                                                       | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/p_1_in__0[15]                                                                                                                                                                                                                                                                                                                               | exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                                                           | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                           |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/drp_control_b0gt0_inst/p_1_in__0[15]                                                                                                                                                                                                                                                                                                                              | exdes_i/vid_phy_controller/inst/drp_control_b0gt0_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/DO_USR_O[15]_i_1_n_0                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                5 |             16 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/DI_O[15]_i_1_n_0                                                                     | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                4 |             16 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/DO_USR_O[31]_i_1_n_0                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                5 |             16 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/DO_USR_O[47]_i_1_n_0                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                7 |             16 |         2.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/drp_state[6]                                                                         | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0[0]                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |                8 |             16 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                                                                                                                                         | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                                                                                                                                                          | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                                                                                                                                         | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                                                                                                                                         | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                                                                                                                                  | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                                                                | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |             16 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/di_msk[15]_i_1_n_0                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                                                                                                                                | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                                                                                                                     | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                                                                                                                                     | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |             16 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                                                           | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                           |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |             16 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/DI_O[15]_i_1__0_n_0                                                                  | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                2 |             16 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/DO_USR_O[15]_i_1__0_n_0                                                              | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/DO_USR_O[31]_i_1__0_n_0                                                              | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                6 |             16 |         2.67 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |             16 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/DO_USR_O[47]_i_1__0_n_0                                                              | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                5 |             16 |         3.20 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |             16 |        16.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |             16 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/drp_state[6]                                                                         | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                6 |             16 |         2.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/vclk_ctrl_reg_run_sync                                                                                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/FIFO_INST/clk_rp[7]_i_1_n_0                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AR_FIFO_INST/clk_ar_fifo_wr                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/clk_aw_fifo_wr                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_dport_inst/PULSE_SYNC_INST/REQ_SYNC_INST/syncstages_ff_reg[1]_1[0]                                                                                                                                                                                                                                             | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_dport_inst/PULSE_SYNC_INST/REQ_SYNC_INST/SR[0]                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_state_reg[6]_0[2]                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/cal_on_rx_reset_in_sync                                                                           |                4 |             16 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/p_0_in                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |             16 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                           |                8 |             16 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/di_msk[15]_i_1__0_n_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/DI_O[15]_i_1__1_n_0                                                                  | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                5 |             16 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/DO_USR_O[15]_i_1__1_n_0                                                              | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                4 |             16 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/DO_USR_O[31]_i_1__1_n_0                                                              | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                5 |             16 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             16 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/DO_USR_O[47]_i_1__1_n_0                                                              | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/drp_state[6]                                                                         | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                4 |             16 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             16 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/P_DAT_FIFO_INST/clk_dat_fifo_wr                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |             16 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             16 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |               13 |             16 |         1.23 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/p_2_in                                                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/P_DAT_FIFO_INST/SR[0]                                                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |               12 |             16 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |               12 |             16 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/HPD_INST/HPD_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                |                3 |             17 |         5.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             17 |         4.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             17 |         2.43 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             17 |         2.12 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             17 |         4.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             17 |         2.43 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             17 |         2.43 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             17 |         4.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             17 |         3.40 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             17 |         4.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             17 |         3.40 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             17 |         2.83 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                |                3 |             17 |         5.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             17 |         2.43 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__0_n_0                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             18 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                                                                                                              | exdes_i/video_gen/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                                                                          |                5 |             18 |         3.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/clock_detector_inst/clk_sm_cur_reg[0]_0                                                                                                                                                                                                                                                                                                                           | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/i_reg_clkdet_run                                                                                                                                                                                                                                                                                                      |               13 |             18 |         1.38 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                                                                                                                  | exdes_i/video_gen/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                                                                          |                5 |             18 |         3.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/clock_detector_inst/clk_sm_cur_reg[0]_0                                                                                                                                                                                                                                                                                                                           | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x2C_reg[0]_0                                                                                                                                                                                                                                                                                                 |               10 |             18 |         1.80 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0                          | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             18 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             18 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/aud_sample_rate[3]_i_1_n_0                                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                4 |             18 |         4.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |                6 |             18 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__3_n_0                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             18 |         9.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             18 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             18 |         6.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/CLK_IN                                                                                                                                                                                                                                                                                | exdes_i/vid_phy_controller/inst/clock_detector_inst/TXCLK_RUN_SYNC_INST/syncstages_ff[2]                                                                                                                                                                                                                                                                                                          | exdes_i/vid_phy_controller/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff[2]                                                                                                                                                                                                                                                                                                                    |                3 |             18 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             18 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             18 |         3.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__4_n_0                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             18 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                |                4 |             18 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             18 |         2.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rst_reg[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             18 |         4.50 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txoutclkmon               | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0                                        | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out               |                3 |             18 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1_n_0                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             18 |         3.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                |                2 |             18 |         9.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             18 |         3.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             18 |         2.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__2_n_0                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             18 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             18 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__1_n_0                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             18 |         4.50 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0__1_n_0                       | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txoutclkmon               | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__1_n_0                                     | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out               |                3 |             18 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/clock_detector_inst/clk_rx_flt_delta                                                                                                                                                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk                                                                                                                                                                                                                                                                                        | exdes_i/vid_phy_controller/inst/clock_detector_inst/DRUCLK_RUN_SYNC_INST/syncstages_ff[2]                                                                                                                                                                                                                                                                                                         | exdes_i/vid_phy_controller/inst/clock_detector_inst/DRUCLK_RST_INST/arststages_ff[2]                                                                                                                                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txoutclkmon               | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__0_n_0                                     | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out               |                3 |             18 |         6.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0__0_n_0                       | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/cal_on_rx_drpen_out                                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                8 |             19 |         2.38 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_frame_crc/inst/vid_vsync                                                                                                                                                                                                                                                                                                                                                            | exdes_i/video_frame_crc/inst/xpm_single_clear_crc_inst/syncstages_ff[2]                                                                                                                                                                                                                                                                                                                                |                3 |             19 |         6.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/dest_hsdata_ff_reg[0][0]                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                6 |             19 |         3.17 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                                                                                                                                                                               |                6 |             19 |         3.17 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/dest_hsdata_ff_reg[0][0]                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                7 |             19 |         2.71 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/dest_hsdata_ff_reg[0][0]                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                6 |             19 |         3.17 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/scndry_out                                                                                                                                                                                                                                                                                |                4 |             19 |         4.75 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             19 |         9.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/cal_on_rx_drpen_out                                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                6 |             19 |         3.17 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/cal_on_rx_drpen_out                                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                6 |             19 |         3.17 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             20 |        10.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/E[0]                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/int_bckgndId_reg[1]_2[0]                                                                                                                                                                                                                                                                                                                                    |                3 |             20 |         6.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_dout0                                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |               10 |             20 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_tmds_clk                                                                                                                                                                                                                                                  | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/HDMI_14_20.hdmi_acr_ctrl_v1_0_0_14_20/hdmi_acr_ctrl_top_inst/CTS_CLKCROSS_AUD_INST/rIn_Data0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             20 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                                                                                                                                                                       |               17 |             20 |         1.18 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/ovrlayYUV_U/E[0]                                                                                                                                                                                                                                                                                                                        | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter4_reg_0[0]                                                                                                                                                                                                |                5 |             20 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/RC_INST/clk_dout0                                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |               10 |             20 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/RC_INST/clk_dout0                                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |               10 |             20 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             20 |         2.22 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/HDMI_14_20.hdmi_acr_ctrl_v1_0_0_14_20/hdmi_acr_ctrl_top_inst/CTS_CLKCROSS_AUD_INST/rOut_Data0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             20 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_RST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                  |                7 |             20 |         2.86 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             20 |        10.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             20 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             20 |        10.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             20 |        10.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             20 |         2.86 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             20 |         2.22 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                7 |             21 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             21 |         1.91 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                4 |             21 |         5.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             21 |         2.62 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             21 |         2.62 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                7 |             21 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                5 |             21 |         4.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                4 |             21 |         5.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             21 |         2.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                4 |             21 |         5.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                6 |             21 |         3.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                4 |             21 |         5.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                6 |             21 |         3.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                5 |             21 |         4.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                6 |             21 |         3.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                  | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                                                   |                7 |             21 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                6 |             21 |         3.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                4 |             21 |         5.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                4 |             21 |         5.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                5 |             21 |         4.20 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                                                                                                                                         | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |                8 |             21 |         2.62 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]                                                                                                                                                          | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |               12 |             21 |         1.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |                4 |             21 |         5.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             22 |         2.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                                                                  |               11 |             22 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/scndry_out                                                                                                                                                                                                                                                                                |                6 |             22 |         3.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                                                                                                  |               12 |             22 |         1.83 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                             |                8 |             22 |         2.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             22 |         3.14 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                                                                                | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                                                                                                         |                5 |             22 |         4.40 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             22 |         2.44 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                             |                6 |             22 |         3.67 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                                                                                  | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                                                                                                                                         |                3 |             22 |         7.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/xBar_V_1                                                                                                                                                                                                                                                            | exdes_i/v_tpg_ss_0/v_tpg/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                                                                                                                                       |                6 |             22 |         3.67 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                                                                                                                               | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg[0]                                                                                                                                                                                                 |                3 |             22 |         7.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             23 |         2.09 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             23 |         2.56 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             23 |        11.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             23 |         2.09 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/cal_on_tx_drpen_out                                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                5 |             23 |         4.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/cal_on_tx_drpen_out                                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                8 |             23 |         2.88 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/cal_on_tx_drpen_out                                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                7 |             23 |         3.29 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/lclk_cke_reg[1]                                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |               21 |             24 |         1.14 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/lclk_lnk                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |               16 |             24 |         1.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/lclk_cke_reg[2]                                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |               20 |             24 |         1.20 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                       | exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                              |                6 |             24 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             24 |        12.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             24 |        12.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             24 |        12.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                        | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             24 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             24 |        12.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             24 |        12.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                       | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                              |                7 |             24 |         3.43 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                  | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                4 |             24 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0                                           | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0                                                |                3 |             24 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axis_gen/inst/s_axis_tdata[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                5 |             24 |         4.80 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                        | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                               |                5 |             24 |         4.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             24 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0                                           | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0                                                |                3 |             24 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                      |                6 |             24 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             24 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             24 |        12.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_dport_inst/PULSE_SYNC_INST/REQ_SYNC_INST/D[0]                                                                                                                                                                                                                                                                  | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_dport_inst/PULSE_SYNC_INST/REQ_SYNC_INST/syncstages_ff_reg[1]                                                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             24 |        12.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/drp_control_b0gt1_inst/drpen_in[0]                                                                                                                                                                                                                                                                                                                                | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                7 |             24 |         3.43 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_2_n_0                                              | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_1_n_0                                                   |                3 |             24 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             24 |        12.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             24 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/drp_control_b0gt2_inst/drpen_in[0]                                                                                                                                                                                                                                                                                                                                | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                7 |             24 |         3.43 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                        | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                               |                9 |             24 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_common_inst/common_inst/E[0]                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                5 |             24 |         4.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/E[0]                                                                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                7 |             24 |         3.43 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             24 |        12.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             24 |        12.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/drp_control_b0gt0_inst/drpen_in[0]                                                                                                                                                                                                                                                                                                                                | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                7 |             24 |         3.43 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             25 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             25 |         4.17 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             25 |         4.17 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             25 |         4.17 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             25 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                                                   |               11 |             25 |         2.27 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             25 |         6.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             25 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             25 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1__1_n_0                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             25 |         4.17 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             25 |         4.17 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             25 |         4.17 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             25 |         4.17 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             25 |         4.17 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1__0_n_0                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             25 |         4.17 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             25 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             25 |         4.17 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/di                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |               10 |             26 |         2.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/drp_txn_available_del                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |             26 |         1.37 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                                                                                                                                      | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                                                                                                                                      |                4 |             26 |         6.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/di                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                8 |             26 |         3.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/DRPEN_i_1_n_0                                                                                                                                                                                                                                                                                                             |                5 |             26 |         5.20 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_VSYNC_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |                7 |             26 |         3.71 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7][0]                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             26 |         3.71 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/tpgBarSelYuv_y_U/ce0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             26 |         3.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/di                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                          |                9 |             26 |         2.89 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_dport_inst/PULSE_SYNC_INST/REQ_SYNC_INST/D[0]                                                                                                                                                                                                                                                                  | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AXIS_START_SYNC_INST/SR[0]                                                                                                                                                                                                                                                                                                             |                8 |             27 |         3.38 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             27 |         2.70 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                                                                                                      | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                                                                                       |                4 |             28 |         7.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/E[0]                                                                                                                                                                                         | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                                                                                       |                4 |             28 |         7.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x200[31]_i_1_n_0                                                                                                                                                                                                                                                                                        | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               16 |             28 |         1.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                |                5 |             28 |         5.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |               12 |             28 |         2.33 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                                                                       |               11 |             28 |         2.55 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                |                2 |             28 |        14.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/drp_control_b0gt1_inst/DRPEN_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |             29 |         4.83 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             29 |         4.14 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             29 |         5.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                               |                8 |             29 |         3.62 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             29 |         5.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             29 |         4.14 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/drp_control_b0gt1_inst/drp_txn_available_del                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                        |               24 |             29 |         1.21 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/drp_control_b0gt2_inst/drp_txn_available_del                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |             29 |         1.53 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/drp_control_b0gt0_inst/DRPEN_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                |                6 |             29 |         4.83 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/drp_control_b0gtcommon_inst/drp_txn_available_del                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |               25 |             29 |         1.16 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/drp_control_b0gt0_inst/drp_txn_available_del                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                        |               22 |             29 |         1.32 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/drp_control_b0gtcommon_inst/DRPEN_i_1__3_n_0                                                                                                                                                                                                                                                                                                                           |                4 |             29 |         7.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/drp_control_b0gt2_inst/DRPEN_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                |                6 |             29 |         4.83 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x120[31]_i_1_n_0                                                                                                                                                                                                                                                                                        | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               16 |             31 |         1.94 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AXIS_START_SYNC_INST/E[0]                                                                                                                                                                                                                                                                                                         | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AXIS_START_SYNC_INST/axis_resetn_0                                                                                                                                                                                                                                                                                                     |               13 |             31 |         2.38 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x140[31]_i_1_n_0                                                                                                                                                                                                                                                                                        | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               17 |             31 |         1.82 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0[0]                                                                                                                                                                                                                                                                       | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               14 |             31 |         2.21 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                                                                                                       | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                         |                8 |             31 |         3.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                 |                5 |             31 |         6.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x108[31]_i_1_n_0                                                                                                                                                                                                                                                                                        | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               21 |             32 |         1.52 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x10C[31]_i_1_n_0                                                                                                                                                                                                                                                                                        | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x10[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x100[31]_i_1_n_0                                                                                                                                                                                                                                                                                        | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               24 |             32 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_6[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_3[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/E[0]                                                                                                                                                                                                                                                                                                             | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/SR[0]                                                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_0[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_2[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_5[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               28 |             32 |         1.14 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_0[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                                                                                                                                                                                                                                              | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3][0]                                                                                                                                                                                                                                                                                              | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               27 |             32 |         1.19 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_9[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               27 |             32 |         1.19 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_2[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               24 |             32 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_6[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_5[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               26 |             32 |         1.23 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_3[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               24 |             32 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_1[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_1[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               28 |             32 |         1.14 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_8[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               24 |             32 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_2[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               25 |             32 |         1.28 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_4[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_3[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_7[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               26 |             32 |         1.23 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_4[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               24 |             32 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                                                                                                                                                                                                                                              | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               25 |             32 |         1.28 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_3[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_4[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axis_gen/inst/v_cnt_0                                                                                                                                                                                                                                                                                                                                                           | exdes_i/video_gen/axis_gen/inst/v_cnt[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axis_gen/inst/h_cnt_1                                                                                                                                                                                                                                                                                                                                                           | exdes_i/video_gen/axis_gen/inst/h_cnt[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2][0]                                                                                                                                                                                                                                                                                              | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               26 |             32 |         1.23 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/HDMI_14_20.hdmi_acr_ctrl_v1_0_0_14_20/hdmi_acr_ctrl_top_inst/NVAL_CLKCROSS_INST/rIn_Data0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/HDMI_14_20.hdmi_acr_ctrl_v1_0_0_14_20/hdmi_acr_ctrl_top_inst/CTS_CLKCROSS_ACLK_INST/rOut_Data0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/lclk_cke_reg[5]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/CDC_SINGLE_INST/s_axis_video_tvalid_0[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/HDMI_14_20.hdmi_acr_ctrl_v1_0_0_14_20/hdmi_acr_ctrl_top_inst/aud_cke                                                                                                                                                                                                                                                                                        | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/HDMI_14_20.hdmi_acr_ctrl_v1_0_0_14_20/hdmi_acr_ctrl_top_inst/aud_reset_out                                                                                                                                                                                                                                                                                       |                4 |             32 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/HDMI_14_20.hdmi_acr_ctrl_v1_0_0_14_20/hdmi_acr_ctrl_top_inst/HDMI_ACR_CTRL_AXI_INST/rVersionNr_0                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                                                                                                                                      |               19 |             32 |         1.68 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/CDC_SINGLE_INST/FSM_onehot_aclk_state_reg[5][0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/HDMI_14_20.hdmi_acr_ctrl_v1_0_0_14_20/hdmi_acr_ctrl_top_inst/HDMI_ACR_CTRL_AXI_INST/rNValue                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/HDR_FIFO_INST/lclk_cke_reg[5][0]                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             32 |        16.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/HDMI_14_20.hdmi_acr_ctrl_v1_0_0_14_20/hdmi_acr_ctrl_top_inst/NVAL_CLKCROSS_INST/rOut_Data0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0xC[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                                                                                                                                                                                                      |               20 |             32 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x74[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               23 |             32 |         1.39 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_tmds_clk                                                                                                                                                                                                                                                  | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/HDMI_14_20.hdmi_acr_ctrl_v1_0_0_14_20/hdmi_acr_ctrl_top_inst/CTS_CLKCROSS_ACLK_INST/rIn_Data0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_tmds_clk                                                                                                                                                                                                                                                  | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/HDMI_14_20.hdmi_acr_ctrl_v1_0_0_14_20/hdmi_acr_ctrl_top_inst/PULSE_CLKCROSS_INST/rOut_Pulse                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/DLY_INST/P_FIFO_INST/p_0_in                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             32 |        16.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_tmds_clk                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/HDMI_14_20.hdmi_acr_ctrl_v1_0_0_14_20/hdmi_acr_ctrl_top_inst/PULSE_CLKCROSS_INST/rOut_Pulse                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x300[31]_i_1_n_0                                                                                                                                                                                                                                                                                        | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_reg_unsigned_short_s_fu_361/ap_NS_fsm[0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x24[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/DLY_INST/P_FIFO_INST/lclk_cke_reg[2]                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             32 |        16.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/DLY_INST/P_FIFO_INST/lclk_cke_reg[1]                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             32 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/video_frame_crc/inst/video_frame_crc_v1_0_4_S_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                                                                                                                    | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/ap_CS_fsm_state3                                                                                                                                                                                                                                                                                                                                                    | exdes_i/v_tpg_ss_0/v_tpg/inst/count_new_0_reg_240                                                                                                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x218[31]_i_1_n_0                                                                                                                                                                                                                                                                                        | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/clock_detector_inst/clk_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/i_reg_clkdet_run                                                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/i_reg_clkdet_run_reg_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/i_reg_clkdet_rx_tmr_clr_reg_1[0]                                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/count0                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/count_new_0_reg_240                                                                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/s                                                                                                                                                                                                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             32 |        16.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                                                                                | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             32 |        16.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_rden                                                                                                                                                                                                                                                                                                     | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               26 |             32 |         1.23 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x80[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               19 |             32 |         1.68 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x7C[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x70[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x214[31]_i_1_n_0                                                                                                                                                                                                                                                                                        | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x60[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                                                                           | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                                                                                  | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                                                                                                                                                         | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x6C[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               21 |             32 |         1.52 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x158[31]_i_1_n_0                                                                                                                                                                                                                                                                                        | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               22 |             32 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x1C[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_regs_inst/FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               19 |             32 |         1.68 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x40[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/LB_VLD_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x4C[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               20 |             32 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/W_FIFO_INST/FSM_onehot_clk_sm_cur_reg[0][0]                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                                                                                                                                         | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |               18 |             32 |         1.78 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                                                                                                                                                         | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |               23 |             32 |         1.39 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                                                                                                                                                         | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |               23 |             32 |         1.39 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                                                                                                                                         | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |               20 |             32 |         1.60 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                                                                                                                                                         | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |               22 |             32 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[0]_3[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                                                                                                                                         | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |               22 |             32 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x154[31]_i_1_n_0                                                                                                                                                                                                                                                                                        | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               22 |             32 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x14[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[2]_3[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x48[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x68[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               27 |             32 |         1.19 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x138[31]_i_1_n_0                                                                                                                                                                                                                                                                                        | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[2]_2[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_wr_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/SS[0]                                                                                                                                                                                                                                                                                                                                       |               20 |             32 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x144[31]_i_1_n_0                                                                                                                                                                                                                                                                                        | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               21 |             32 |         1.52 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[1]_2[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                    |               19 |             32 |         1.68 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_wr_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x3C[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               21 |             32 |         1.52 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x44[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                                                                                                                                | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x38[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               20 |             32 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x30[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               19 |             32 |         1.68 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x30C[31]_i_1_n_0                                                                                                                                                                                                                                                                                        | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               21 |             32 |         1.52 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x308[31]_i_1_n_0                                                                                                                                                                                                                                                                                        | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               21 |             32 |         1.52 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x2C[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               19 |             32 |         1.68 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x124[31]_i_1_n_0                                                                                                                                                                                                                                                                                        | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x208[31]_i_1_n_0                                                                                                                                                                                                                                                                                        | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x134[31]_i_1_n_0                                                                                                                                                                                                                                                                                        | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               15 |             32 |         2.13 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                              |                5 |             33 |         6.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |             33 |         1.74 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                                                  | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                               |               14 |             33 |         2.36 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/HDMI_14_20.hdmi_acr_ctrl_v1_0_0_14_20/hdmi_acr_ctrl_top_inst/HDMI_ACR_CTRL_AXI_INST/S_AXI_RDATA[31]_i_1_n_0                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               11 |             33 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             33 |         4.71 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             33 |         4.71 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/CDC_SINGLE_INST/E[0]                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |               15 |             33 |         2.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/p_0_2_0_0_0427_lcssa442_fu_1680                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |               15 |             33 |         2.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |               14 |             33 |         2.36 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |               17 |             33 |         1.94 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                                                                                                 | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0[0]                                                                                                                                                                                                           |                5 |             33 |         6.60 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                                                                                                              | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             33 |         4.71 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             33 |         4.12 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             34 |         6.80 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/bclk_bde_del_reg_1[0]                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |               17 |             34 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             34 |         6.80 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[5]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |               20 |             34 |         1.70 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                                                                                    |                6 |             34 |         5.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             35 |         3.18 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             35 |         3.89 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             35 |         4.38 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             35 |         3.18 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             35 |         3.18 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                |               13 |             35 |         2.69 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                                                                                                                                                                         |               23 |             35 |         1.52 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |               20 |             35 |         1.75 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                                                                                                                                | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_input_cache_type_reg0                                                                                                                                                                                                                                                                  |                4 |             35 |         8.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                                                               | exdes_i/audio_ss_0/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                                                                                                       |               16 |             35 |         2.19 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             36 |         3.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             36 |         3.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             36 |         3.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             36 |         5.14 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/MultiPixStream2AXIvideo_U0/Q[0]                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             36 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             36 |         3.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             36 |         4.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                                                                                    | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                                                                                                                                                                      |                9 |             36 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             36 |         7.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             36 |         4.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/aclk_aud_vld_reg_0                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             36 |         7.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             36 |         3.60 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/aclk_wp_reg[7]_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             36 |         7.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             36 |         3.60 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/aclk_wp_reg[6]_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             36 |         7.20 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/aclk_aud_vld_reg                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             36 |         7.20 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[3]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/MAP_INST/lclk_cke_reg[3]                                                                                                                                                                                                                                                                                                          |               28 |             36 |         1.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             36 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             36 |         3.27 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             37 |         4.11 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             37 |         3.70 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             37 |         3.70 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             37 |         3.36 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             37 |         4.11 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             37 |         4.11 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |               17 |             37 |         2.18 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             37 |         5.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             37 |         4.62 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             37 |         3.36 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             37 |         3.36 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             37 |         4.11 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             37 |         6.17 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |               13 |             38 |         2.92 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             38 |         3.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             38 |         3.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |               13 |             38 |         2.92 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |               13 |             38 |         2.92 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0][0]                                                                                                                                                                                        | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                                                                       |               12 |             38 |         3.17 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                           |               10 |             38 |         3.80 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                                                                                                                                            | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                                                                       |                9 |             38 |         4.22 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             38 |         3.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                           |               11 |             38 |         3.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |               13 |             38 |         2.92 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                           |               10 |             38 |         3.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |               13 |             38 |         2.92 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             39 |         6.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             39 |        13.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             39 |         6.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/lclk_sub_fifo_wr_reg                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             40 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/p_0_in                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             40 |         8.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                                                                         | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                                                                                                          |                7 |             40 |         5.71 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/clk_wp_reg[7]_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             40 |         8.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/clk_wp_reg[6]_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             40 |         8.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             40 |         4.44 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             40 |         4.44 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             40 |         6.67 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             40 |         6.67 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             40 |        13.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/p_0_in                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             40 |        13.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/W_FIFO_INST/clk_w_fifo_wr                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             40 |        13.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/lclk_sub_fifo_wr_reg_0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             40 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                        |               12 |             41 |         3.42 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             41 |         4.56 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             41 |         4.56 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             41 |         5.12 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_out                                                                                                                                                                                                                                                                 | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0[0]                                                                                                                                                                                                           |                6 |             41 |         6.83 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/bSerie_V[27]_i_1_n_3                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             42 |         4.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                          |               20 |             42 |         2.10 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_dport_inst/channel_status[191]_i_1_n_0                                                                                                                                                                                                                                                                         | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AXIS_START_SYNC_INST/axis_resetn_0                                                                                                                                                                                                                                                                                                     |                7 |             42 |         6.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_STATUS_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             42 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_STATUS_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             42 |         4.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/ovrlayYUV_U/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             42 |         2.33 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                                                                           | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                                                                                                                     |                4 |             42 |        10.50 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_dport_inst/AUD_CONFIG_UPDATE_SYNC_INST/REQ_SYNC_INST/req_synced_d1_reg                                                                                                                                                                                                                                         | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AXIS_START_SYNC_INST/axis_resetn_0                                                                                                                                                                                                                                                                                                     |                8 |             42 |         5.25 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                                                                           | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                                                                                                                     |                5 |             43 |         8.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                  |               16 |             44 |         2.75 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             44 |         4.89 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             44 |         4.89 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/cal_on_rx_reset_in_sync                                                                           |               12 |             45 |         3.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/cal_on_rx_reset_in_sync                                                                           |               12 |             45 |         3.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/cal_on_rx_reset_in_sync                                                                           |               10 |             45 |         4.50 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             46 |         5.75 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             46 |         5.75 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/SYNC_INST/E[0]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                                                                                                                                         |               10 |             48 |         4.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_payload_A[47]_i_1_n_3                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             48 |         4.36 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_ACR_VLD_EDGE_INST/clk_a_del_reg_0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             48 |        16.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                                                                                                     | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |                7 |             48 |         6.86 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/push                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             48 |        16.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                                                                                                                                         | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                                                                                                                                                           |                7 |             48 |         6.86 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             48 |         4.36 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |               12 |             49 |         4.08 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |               12 |             49 |         4.08 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |               14 |             49 |         3.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             49 |         5.44 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             49 |         4.90 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             49 |         4.90 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             49 |         4.90 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             49 |         6.12 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             49 |         5.44 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             49 |         5.44 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             49 |         5.44 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             49 |         5.44 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |               14 |             49 |         3.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             49 |         5.44 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             49 |         5.44 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                        | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                                                                                                                                                |                8 |             50 |         6.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/tx_video_axis_reg_slice/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |               14 |             50 |         3.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/tx_video_axis_reg_slice/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[55]_i_1_n_0                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |               14 |             50 |         3.57 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg[0]                                                                                                                                                                                                                    | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                                                                                                                                                |                9 |             50 |         5.56 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/generate_repeat_module.REPEAT_INST/CDC_SINGLE_INST/E[0]                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |               27 |             50 |         1.85 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/generate_repeat_module.REPEAT_INST/CDC_SINGLE_INST/syncstages_ff_reg[3]                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/generate_repeat_module.REPEAT_INST/aclk_reset_pulse_reg[2]                                                                                                                                                                                                                                                                                              |               25 |             50 |         2.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             50 |        12.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                   |               14 |             50 |         3.57 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             50 |        12.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             51 |         5.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             51 |         6.38 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |               17 |             51 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |               12 |             51 |         4.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |               13 |             51 |         3.92 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             51 |         6.38 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             51 |         5.10 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |               16 |             51 |         3.19 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             51 |         4.64 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             51 |         5.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |               15 |             51 |         3.40 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             51 |         4.64 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |               15 |             51 |         3.40 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             51 |         4.64 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                      |               17 |             51 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             51 |         4.64 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             51 |         4.64 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                                |               22 |             52 |         2.36 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             53 |         6.62 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             53 |         6.62 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             53 |         6.62 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             53 |         6.62 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                                                                                                                                  |               24 |             53 |         2.21 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |               29 |             56 |         1.93 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_128_191_0_6_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             56 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             56 |        14.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             56 |        14.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             56 |        14.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_192_255_0_6_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             56 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             56 |        14.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_64_127_0_6_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             56 |         8.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_0_63_0_6_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             56 |         8.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[3]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |               22 |             57 |         2.59 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                                                                                                                                                                       |               21 |             62 |         2.95 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |             63 |         3.32 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |               20 |             63 |         3.15 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |               16 |             63 |         3.94 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |               16 |             63 |         3.94 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/E[0]                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             64 |        16.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/E[0]                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             64 |        16.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/E[0]                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             64 |        16.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             64 |         5.82 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |               20 |             64 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                        |               20 |             64 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             64 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             64 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_frame_crc/inst/p_12_in                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                        |               29 |             64 |         2.21 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             64 |         5.82 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             65 |         6.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             65 |         8.12 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                                                                                                                                    |               32 |             65 |         2.03 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                                                                                                                                                            | exdes_i/video_gen/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                                                                                                                                                                 |               18 |             66 |         3.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                        |               17 |             66 |         3.88 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                                                                       |               26 |             66 |         2.54 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |             67 |         3.53 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             67 |         6.09 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |               25 |             67 |         2.68 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             67 |         6.09 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |               26 |             68 |         2.62 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                     |               25 |             68 |         2.72 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                    | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                         |                9 |             70 |         7.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/clock_detector_inst/clk_sm_cur_reg[0]_0                                                                                                                                                                                                                                                                                                                           | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst/slv_reg_0x2C_reg[1]_0                                                                                                                                                                                                                                                                                                 |               11 |             70 |         6.36 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |               18 |             71 |         3.94 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             73 |         6.64 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             73 |         6.64 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             73 |         7.30 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             73 |         6.64 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                     | exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                          |                9 |             73 |         8.11 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             73 |         7.30 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             73 |         7.30 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                        |               24 |             73 |         3.04 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |               34 |             74 |         2.18 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_1[0]                                                                                                                                                                                  | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0[0]                                                                                                                                                                                                           |               10 |             74 |         7.40 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |               19 |             76 |         4.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                                                                                                                                                              |                9 |             76 |         8.44 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                    | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                         |                8 |             77 |         9.62 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |               35 |             78 |         2.23 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_m_valid_dup_reg[0]                                                                                                                                                                                                                                                                         | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                                                                       |               16 |             78 |         4.88 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                     | exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                                                                       |               16 |             78 |         4.88 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                     | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                          |                9 |             79 |         8.78 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                     | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                          |                8 |             79 |         9.88 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |               13 |             81 |         6.23 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |               12 |             81 |         6.75 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                     | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                          |                9 |             82 |         9.11 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0                                                                                                                                                                                                                                               |               11 |             83 |         7.55 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                             |               17 |             86 |         5.06 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                                                                                                                                                                       |               23 |             86 |         3.74 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                                                                                                                                                                       |               26 |             88 |         3.38 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                    | exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                         |                9 |             89 |         9.89 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                    | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                         |                8 |             89 |        11.12 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             96 |        16.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             96 |        16.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             96 |        16.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             96 |        16.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             96 |        16.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             96 |        16.00 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             98 |        14.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_frame_crc/inst/vid_vsync                                                                                                                                                                                                                                                                                                                                                            | exdes_i/video_frame_crc/inst/Red_CRC_prev0                                                                                                                                                                                                                                                                                                                                                             |               32 |             98 |         3.06 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_frame_crc/inst/vid_vsync                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |               25 |            102 |         4.08 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |            103 |         5.42 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                        |               26 |            103 |         3.96 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                        |               21 |            103 |         4.90 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |            104 |        14.86 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                        |               24 |            109 |         4.54 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                    |               50 |            119 |         2.38 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |               46 |            127 |         2.76 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[2]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |               25 |            135 |         5.40 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[1]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |               31 |            135 |         4.35 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                     |               58 |            136 |         2.34 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                    | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |               41 |            141 |         3.44 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                        | exdes_i/video_gen/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                                                                                                            |               43 |            141 |         3.28 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[0]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                              |               34 |            142 |         4.18 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_dport_inst/channel_status[191]_i_1_n_0                                                                                                                                                                                                                                                                         | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_dport_inst/channel_status[149]_i_1_n_0                                                                                                                                                                                                                                                                              |               22 |            150 |         6.82 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                        |               65 |            190 |         2.92 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_dport_inst/PULSE_SYNC_INST/REQ_SYNC_INST/E[0]                                                                                                                                                                                                                                                                  | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AXIS_START_SYNC_INST/axis_resetn_0                                                                                                                                                                                                                                                                                                     |               57 |            192 |         3.37 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   | exdes_i/video_gen/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |               54 |            218 |         4.04 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_dport_inst/Q[0]                                                                                                                                                                                                                                                                                                | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AXIS_START_SYNC_INST/axis_resetn_0                                                                                                                                                                                                                                                                                                     |               27 |            220 |         8.15 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_dport_inst/p_0_in                                                                                                                                                                                                                                                                                              | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AXIS_START_SYNC_INST/axis_resetn_0                                                                                                                                                                                                                                                                                                     |               28 |            225 |         8.04 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |               51 |            244 |         4.78 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[12]_i_1_n_0                                                                                                                                                                                                                                                                                                                   |               59 |            253 |         4.29 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_dport_inst/ch1_sample_queue_reg_0_7_0_13_i_1_n_0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                        |               24 |            320 |        13.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |              116 |            377 |         3.25 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[2]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |              106 |            504 |         4.75 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[1]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |              110 |            504 |         4.58 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[0]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |               92 |            508 |         5.52 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[5]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |              118 |            554 |         4.69 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[3]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                        |              122 |            678 |         5.56 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |              292 |           1146 |         3.92 |
|  exdes_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |              330 |           1945 |         5.89 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |              875 |           3141 |         3.59 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                        |              925 |           4575 |         4.95 |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


