*** Start analyzing build configuration ***
Auto-config - Scanning: /home/eda/Documents/fifo
Auto-config - VLOG: /home/eda/Documents/fifo
Auto-config - Wrote:
    /home/eda/Documents/fifo/.dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/eda/Documents/fifo/.dvt/default.build
    -f /home/eda/Documents/fifo/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/eda/Documents/fifo/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [37 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/uvm_pkg.sv ...
Loading (2) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/uvm_macros.svh ...
Loading (3) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/macros/uvm_version_defines.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/macros/uvm_version_defines.svh [71 ms, 151 lines, SystemVerilog_2012] ...
Loading (4) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/macros/uvm_global_defines.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/macros/uvm_global_defines.svh [0 ms, 61 lines, SystemVerilog_2012] ...
Loading (5) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/macros/uvm_message_defines.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/macros/uvm_message_defines.svh [0 ms, 551 lines, SystemVerilog_2012] ...
Loading (6) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/macros/uvm_phase_defines.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/macros/uvm_phase_defines.svh [0 ms, 130 lines, SystemVerilog_2012] ...
Loading (7) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/macros/uvm_object_defines.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/macros/uvm_object_defines.svh [0 ms, 3822 lines, SystemVerilog_2012] ...
Loading (8) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/macros/uvm_printer_defines.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/macros/uvm_printer_defines.svh [0 ms, 423 lines, SystemVerilog_2012] ...
Loading (9) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/macros/uvm_tlm_defines.svh ...
Loading (10) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm1/uvm_tlm_imps.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm1/uvm_tlm_imps.svh [0 ms, 345 lines, SystemVerilog_2012] ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/macros/uvm_tlm_defines.svh [0 ms, 662 lines, SystemVerilog_2012] ...
Loading (11) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/macros/uvm_sequence_defines.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/macros/uvm_sequence_defines.svh [0 ms, 456 lines, SystemVerilog_2012] ...
Loading (12) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/macros/uvm_callback_defines.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/macros/uvm_callback_defines.svh [0 ms, 301 lines, SystemVerilog_2012] ...
Loading (13) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/macros/uvm_reg_defines.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/macros/uvm_reg_defines.svh [0 ms, 69 lines, SystemVerilog_2012] ...
Loading (14) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/macros/uvm_deprecated_defines.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/macros/uvm_deprecated_defines.svh [0 ms, 252 lines, SystemVerilog_2012] ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/uvm_macros.svh [0 ms, 98 lines, SystemVerilog_2012] ...
Loading (15) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/dpi/uvm_dpi.svh ...
Loading (16) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/dpi/uvm_hdl.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/dpi/uvm_hdl.svh [49 ms, 185 lines, SystemVerilog_2012] ...
Loading (17) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/dpi/uvm_svcmd_dpi.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/dpi/uvm_svcmd_dpi.svh [0 ms, 66 lines, SystemVerilog_2012] ...
Loading (18) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/dpi/uvm_regex.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/dpi/uvm_regex.svh [0 ms, 89 lines, SystemVerilog_2012] ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/dpi/uvm_dpi.svh [0 ms, 44 lines, SystemVerilog_2012] ...
Loading (19) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_base.svh ...
Loading (20) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_coreservice.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_coreservice.svh [4 ms, 224 lines, SystemVerilog_2012] ...
Loading (21) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_version.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_version.svh [0 ms, 39 lines, SystemVerilog_2012] ...
Loading (22) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_object_globals.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_object_globals.svh [13 ms, 658 lines, SystemVerilog_2012] ...
Loading (23) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_misc.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_misc.svh [12 ms, 820 lines, SystemVerilog_2012] ...
Loading (24) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_object.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_object.svh [10 ms, 1344 lines, SystemVerilog_2012] ...
Loading (25) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_pool.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_pool.svh [3 ms, 349 lines, SystemVerilog_2012] ...
Loading (26) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_queue.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_queue.svh [2 ms, 205 lines, SystemVerilog_2012] ...
Loading (27) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_factory.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_factory.svh [15 ms, 1790 lines, SystemVerilog_2012] ...
Loading (28) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_registry.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_registry.svh [3 ms, 381 lines, SystemVerilog_2012] ...
Loading (29) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_spell_chkr.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_spell_chkr.svh [2 ms, 204 lines, SystemVerilog_2012] ...
Loading (30) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_resource.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_resource.svh [14 ms, 1700 lines, SystemVerilog_2012] ...
Loading (31) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_resource_specializations.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_resource_specializations.svh [9 ms, 171 lines, SystemVerilog_2012] ...
Loading (32) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_resource_db.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_resource_db.svh [4 ms, 404 lines, SystemVerilog_2012] ...
Loading (33) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_config_db.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_config_db.svh [4 ms, 415 lines, SystemVerilog_2012] ...
Loading (34) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_printer.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_printer.svh [11 ms, 1232 lines, SystemVerilog_2012] ...
Loading (35) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_comparer.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_comparer.svh [4 ms, 423 lines, SystemVerilog_2012] ...
Loading (36) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_packer.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_packer.svh [13 ms, 1038 lines, SystemVerilog_2012] ...
Loading (37) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_links.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_links.svh [5 ms, 371 lines, SystemVerilog_2012] ...
Loading (38) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_tr_database.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_tr_database.svh [9 ms, 523 lines, SystemVerilog_2012] ...
Loading (39) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_tr_stream.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_tr_stream.svh [7 ms, 595 lines, SystemVerilog_2012] ...
Loading (40) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_recorder.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_recorder.svh [11 ms, 1141 lines, SystemVerilog_2012] ...
Loading (41) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_event_callback.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_event_callback.svh [1 ms, 92 lines, SystemVerilog_2012] ...
Loading (42) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_event.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_event.svh [4 ms, 423 lines, SystemVerilog_2012] ...
Loading (43) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_barrier.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_barrier.svh [3 ms, 212 lines, SystemVerilog_2012] ...
Loading (44) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_callback.svh ...
Loading (45) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/uvm_macros.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/uvm_macros.svh [1 ms, 98 lines, SystemVerilog_2012] ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_callback.svh [14 ms, 1211 lines, SystemVerilog_2012] ...
Loading (46) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_report_message.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_report_message.svh [8 ms, 940 lines, SystemVerilog_2012] ...
Loading (47) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_report_catcher.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_report_catcher.svh [13 ms, 713 lines, SystemVerilog_2012] ...
Loading (48) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_report_server.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_report_server.svh [25 ms, 970 lines, SystemVerilog_2012] ...
Loading (49) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_report_handler.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_report_handler.svh [19 ms, 801 lines, SystemVerilog_2012] ...
Loading (50) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_report_object.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_report_object.svh [5 ms, 660 lines, SystemVerilog_2012] ...
Loading (51) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_transaction.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_transaction.svh [12 ms, 794 lines, SystemVerilog_2012] ...
Loading (52) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_phase.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_phase.svh [31 ms, 2258 lines, SystemVerilog_2012] ...
Loading (53) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_domain.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_domain.svh [5 ms, 219 lines, SystemVerilog_2012] ...
Loading (54) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_bottomup_phase.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_bottomup_phase.svh [1 ms, 113 lines, SystemVerilog_2012] ...
Loading (55) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_topdown_phase.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_topdown_phase.svh [3 ms, 115 lines, SystemVerilog_2012] ...
Loading (56) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_task_phase.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_task_phase.svh [3 ms, 162 lines, SystemVerilog_2012] ...
Loading (57) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_common_phases.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_common_phases.svh [4 ms, 452 lines, SystemVerilog_2012] ...
Loading (58) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_runtime_phases.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_runtime_phases.svh [4 ms, 556 lines, SystemVerilog_2012] ...
Loading (59) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_component.svh ...
Loading (60) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_root.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_root.svh [22 ms, 1083 lines, SystemVerilog_2012] ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_component.svh [38 ms, 4075 lines, SystemVerilog_2012] ...
Loading (61) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_objection.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_objection.svh [31 ms, 1462 lines, SystemVerilog_2012] ...
Loading (62) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_heartbeat.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_heartbeat.svh [16 ms, 342 lines, SystemVerilog_2012] ...
Loading (63) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_globals.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_globals.svh [67 ms, 598 lines, SystemVerilog_2012] ...
Loading (64) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_cmdline_processor.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_cmdline_processor.svh [4 ms, 462 lines, SystemVerilog_2012] ...
Loading (65) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_traversal.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_traversal.svh [4 ms, 289 lines, SystemVerilog_2012] ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_base.svh [0 ms, 113 lines, SystemVerilog_2012] ...
Loading (66) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/dap/uvm_dap.svh ...
Loading (67) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/dap/uvm_set_get_dap_base.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/dap/uvm_set_get_dap_base.svh [0 ms, 84 lines, SystemVerilog_2012] ...
Loading (68) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/dap/uvm_simple_lock_dap.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/dap/uvm_simple_lock_dap.svh [5 ms, 179 lines, SystemVerilog_2012] ...
Loading (69) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/dap/uvm_get_to_lock_dap.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/dap/uvm_get_to_lock_dap.svh [2 ms, 155 lines, SystemVerilog_2012] ...
Loading (70) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/dap/uvm_set_before_get_dap.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/dap/uvm_set_before_get_dap.svh [2 ms, 185 lines, SystemVerilog_2012] ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/dap/uvm_dap.svh [0 ms, 35 lines, SystemVerilog_2012] ...
Loading (71) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm1/uvm_tlm.svh ...
Loading (72) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm1/uvm_tlm_ifs.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm1/uvm_tlm_ifs.svh [1 ms, 219 lines, SystemVerilog_2012] ...
Loading (73) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm1/uvm_sqr_ifs.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm1/uvm_sqr_ifs.svh [2 ms, 253 lines, SystemVerilog_2012] ...
Loading (74) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_port_base.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/base/uvm_port_base.svh [8 ms, 825 lines, SystemVerilog_2012] ...
Loading (75) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm1/uvm_tlm_imps.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm1/uvm_tlm_imps.svh [0 ms, 345 lines, SystemVerilog_2012] ...
Loading (76) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm1/uvm_imps.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm1/uvm_imps.svh [9 ms, 317 lines, SystemVerilog_2012] ...
Loading (77) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm1/uvm_ports.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm1/uvm_ports.svh [17 ms, 263 lines, SystemVerilog_2012] ...
Loading (78) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm1/uvm_exports.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm1/uvm_exports.svh [13 ms, 260 lines, SystemVerilog_2012] ...
Loading (79) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm1/uvm_analysis_port.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm1/uvm_analysis_port.svh [2 ms, 178 lines, SystemVerilog_2012] ...
Loading (80) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm1/uvm_tlm_fifo_base.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm1/uvm_tlm_fifo_base.svh [2 ms, 253 lines, SystemVerilog_2012] ...
Loading (81) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm1/uvm_tlm_fifos.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm1/uvm_tlm_fifos.svh [2 ms, 239 lines, SystemVerilog_2012] ...
Loading (82) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm1/uvm_tlm_req_rsp.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm1/uvm_tlm_req_rsp.svh [3 ms, 349 lines, SystemVerilog_2012] ...
Loading (83) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm1/uvm_sqr_connections.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm1/uvm_sqr_connections.svh [4 ms, 84 lines, SystemVerilog_2012] ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm1/uvm_tlm.svh [0 ms, 40 lines, SystemVerilog_2012] ...
Loading (84) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_comps.svh ...
Loading (85) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_pair.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_pair.svh [4 ms, 171 lines, SystemVerilog_2012] ...
Loading (86) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_policies.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_policies.svh [0 ms, 142 lines, SystemVerilog_2012] ...
Loading (87) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_in_order_comparator.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_in_order_comparator.svh [2 ms, 260 lines, SystemVerilog_2012] ...
Loading (88) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_algorithmic_comparator.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_algorithmic_comparator.svh [1 ms, 135 lines, SystemVerilog_2012] ...
Loading (89) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_random_stimulus.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_random_stimulus.svh [1 ms, 132 lines, SystemVerilog_2012] ...
Loading (90) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_subscriber.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_subscriber.svh [1 ms, 68 lines, SystemVerilog_2012] ...
Loading (91) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_monitor.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_monitor.svh [0 ms, 54 lines, SystemVerilog_2012] ...
Loading (92) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_driver.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_driver.svh [0 ms, 89 lines, SystemVerilog_2012] ...
Loading (93) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_push_driver.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_push_driver.svh [1 ms, 97 lines, SystemVerilog_2012] ...
Loading (94) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_scoreboard.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_scoreboard.svh [0 ms, 56 lines, SystemVerilog_2012] ...
Loading (95) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_agent.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_agent.svh [1 ms, 136 lines, SystemVerilog_2012] ...
Loading (96) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_env.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_env.svh [0 ms, 54 lines, SystemVerilog_2012] ...
Loading (97) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_test.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_test.svh [1 ms, 82 lines, SystemVerilog_2012] ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/comps/uvm_comps.svh [0 ms, 37 lines, SystemVerilog_2012] ...
Loading (98) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/seq/uvm_seq.svh ...
Loading (99) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/seq/uvm_sequence_item.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/seq/uvm_sequence_item.svh [3 ms, 498 lines, SystemVerilog_2012] ...
Loading (100) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/seq/uvm_sequencer_base.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/seq/uvm_sequencer_base.svh [25 ms, 1775 lines, SystemVerilog_2012] ...
Loading (101) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/seq/uvm_sequencer_analysis_fifo.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/seq/uvm_sequencer_analysis_fifo.svh [8 ms, 39 lines, SystemVerilog_2012] ...
Loading (102) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/seq/uvm_sequencer_param_base.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/seq/uvm_sequencer_param_base.svh [4 ms, 460 lines, SystemVerilog_2012] ...
Loading (103) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/seq/uvm_sequencer.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/seq/uvm_sequencer.svh [3 ms, 347 lines, SystemVerilog_2012] ...
Loading (104) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/seq/uvm_push_sequencer.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/seq/uvm_push_sequencer.svh [3 ms, 85 lines, SystemVerilog_2012] ...
Loading (105) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/seq/uvm_sequence_base.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/seq/uvm_sequence_base.svh [18 ms, 1405 lines, SystemVerilog_2012] ...
Loading (106) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/seq/uvm_sequence.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/seq/uvm_sequence.svh [3 ms, 148 lines, SystemVerilog_2012] ...
Loading (107) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/seq/uvm_sequence_library.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/seq/uvm_sequence_library.svh [27 ms, 814 lines, SystemVerilog_2012] ...
Loading (108) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/seq/uvm_sequence_builtin.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/seq/uvm_sequence_builtin.svh [4 ms, 307 lines, SystemVerilog_2012] ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/seq/uvm_seq.svh [0 ms, 40 lines, SystemVerilog_2012] ...
Loading (109) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm2/uvm_tlm2.svh ...
Loading (110) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm2/uvm_tlm2_defines.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm2/uvm_tlm2_defines.svh [0 ms, 45 lines, SystemVerilog_2012] ...
Loading (111) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm2/uvm_tlm2_time.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm2/uvm_tlm2_time.svh [2 ms, 333 lines, SystemVerilog_2012] ...
Loading (112) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm2/uvm_tlm2_generic_payload.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm2/uvm_tlm2_generic_payload.svh [16 ms, 1097 lines, SystemVerilog_2012] ...
Loading (113) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm2/uvm_tlm2_ifs.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm2/uvm_tlm2_ifs.svh [2 ms, 178 lines, SystemVerilog_2012] ...
Loading (114) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm2/uvm_tlm2_imps.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm2/uvm_tlm2_imps.svh [2 ms, 272 lines, SystemVerilog_2012] ...
Loading (115) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm2/uvm_tlm2_ports.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm2/uvm_tlm2_ports.svh [3 ms, 75 lines, SystemVerilog_2012] ...
Loading (116) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm2/uvm_tlm2_exports.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm2/uvm_tlm2_exports.svh [2 ms, 65 lines, SystemVerilog_2012] ...
Loading (117) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm2/uvm_tlm2_sockets_base.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm2/uvm_tlm2_sockets_base.svh [5 ms, 195 lines, SystemVerilog_2012] ...
Loading (118) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm2/uvm_tlm2_sockets.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm2/uvm_tlm2_sockets.svh [16 ms, 435 lines, SystemVerilog_2012] ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/tlm2/uvm_tlm2.svh [0 ms, 30 lines, SystemVerilog_2012] ...
Loading (119) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg_model.svh ...
Loading (120) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg_item.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg_item.svh [6 ms, 316 lines, SystemVerilog_2012] ...
Loading (121) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg_adapter.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg_adapter.svh [3 ms, 254 lines, SystemVerilog_2012] ...
Loading (122) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg_predictor.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg_predictor.svh [8 ms, 265 lines, SystemVerilog_2012] ...
Loading (123) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg_sequence.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg_sequence.svh [12 ms, 548 lines, SystemVerilog_2012] ...
Loading (124) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg_cbs.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg_cbs.svh [7 ms, 530 lines, SystemVerilog_2012] ...
Loading (125) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg_backdoor.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg_backdoor.svh [9 ms, 386 lines, SystemVerilog_2012] ...
Loading (126) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg_field.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg_field.svh [37 ms, 2020 lines, SystemVerilog_2012] ...
Loading (127) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_vreg_field.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_vreg_field.svh [20 ms, 1005 lines, SystemVerilog_2012] ...
Loading (128) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg.svh [48 ms, 3144 lines, SystemVerilog_2012] ...
Loading (129) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg_indirect.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg_indirect.svh [8 ms, 330 lines, SystemVerilog_2012] ...
Loading (130) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg_fifo.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg_fifo.svh [6 ms, 311 lines, SystemVerilog_2012] ...
Loading (131) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg_file.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg_file.svh [8 ms, 547 lines, SystemVerilog_2012] ...
Loading (132) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_mem_mam.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_mem_mam.svh [20 ms, 1019 lines, SystemVerilog_2012] ...
Loading (133) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_vreg.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_vreg.svh [20 ms, 1554 lines, SystemVerilog_2012] ...
Loading (134) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_mem.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_mem.svh [71 ms, 2410 lines, SystemVerilog_2012] ...
Loading (135) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg_map.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg_map.svh [29 ms, 2484 lines, SystemVerilog_2012] ...
Loading (136) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg_block.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg_block.svh [22 ms, 2305 lines, SystemVerilog_2012] ...
Loading (137) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/sequences/uvm_reg_hw_reset_seq.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/sequences/uvm_reg_hw_reset_seq.svh [5 ms, 200 lines, SystemVerilog_2012] ...
Loading (138) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh [6 ms, 310 lines, SystemVerilog_2012] ...
Loading (139) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/sequences/uvm_mem_walk_seq.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/sequences/uvm_mem_walk_seq.svh [6 ms, 300 lines, SystemVerilog_2012] ...
Loading (140) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/sequences/uvm_mem_access_seq.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/sequences/uvm_mem_access_seq.svh [7 ms, 308 lines, SystemVerilog_2012] ...
Loading (141) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/sequences/uvm_reg_access_seq.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/sequences/uvm_reg_access_seq.svh [8 ms, 390 lines, SystemVerilog_2012] ...
Loading (142) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh [11 ms, 486 lines, SystemVerilog_2012] ...
Loading (143) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/sequences/uvm_reg_mem_built_in_seq.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/sequences/uvm_reg_mem_built_in_seq.svh [4 ms, 139 lines, SystemVerilog_2012] ...
Loading (144) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh [7 ms, 175 lines, SystemVerilog_2012] ...
Loading (145) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/snps_uvm_reg_bank.svh ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/snps_uvm_reg_bank.svh [9 ms, 727 lines, SystemVerilog_2012] ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/reg/uvm_reg_model.svh [0 ms, 454 lines, SystemVerilog_2012] ...
Done /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/uvm_pkg.sv [0 ms, 47 lines, SystemVerilog_2012] ...
Loading (146) /home/eda/Documents/fifo/top_tb.sv ...
Skip (optimized) /tools/synopsys/vcs-mx/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/src/uvm_macros.svh ...
Loading (147) /home/eda/Documents/fifo/my_if.sv ...
Done /home/eda/Documents/fifo/my_if.sv [1 ms, 60 lines, SystemVerilog_2012] ...
Loading (148) /home/eda/Documents/fifo/my_transaction.sv ...
Done /home/eda/Documents/fifo/my_transaction.sv [13 ms, 90 lines, SystemVerilog_2012] ...
Loading (149) /home/eda/Documents/fifo/my_driver.sv ...
Done /home/eda/Documents/fifo/my_driver.sv [3 ms, 156 lines, SystemVerilog_2012] ...
Loading (150) /home/eda/Documents/fifo/in_monitor.sv ...
Done /home/eda/Documents/fifo/in_monitor.sv [2 ms, 129 lines, SystemVerilog_2012] ...
Loading (151) /home/eda/Documents/fifo/out_monitor.sv ...
Done /home/eda/Documents/fifo/out_monitor.sv [2 ms, 111 lines, SystemVerilog_2012] ...
Loading (152) /home/eda/Documents/fifo/my_sequencer.sv ...
Done /home/eda/Documents/fifo/my_sequencer.sv [2 ms, 47 lines, SystemVerilog_2012] ...
Loading (153) /home/eda/Documents/fifo/i_agt.sv ...
Done /home/eda/Documents/fifo/i_agt.sv [1 ms, 38 lines, SystemVerilog_2012] ...
Loading (154) /home/eda/Documents/fifo/o_agt.sv ...
Done /home/eda/Documents/fifo/o_agt.sv [1 ms, 37 lines, SystemVerilog_2012] ...
Loading (155) /home/eda/Documents/fifo/my_model.sv ...
Done /home/eda/Documents/fifo/my_model.sv [2 ms, 40 lines, SystemVerilog_2012] ...
Loading (156) /home/eda/Documents/fifo/my_scoreboard.sv ...
Done /home/eda/Documents/fifo/my_scoreboard.sv [1 ms, 98 lines, SystemVerilog_2012] ...
Loading (157) /home/eda/Documents/fifo/my_env.sv ...
Done /home/eda/Documents/fifo/my_env.sv [1 ms, 79 lines, SystemVerilog_2012] ...
Loading (158) /home/eda/Documents/fifo/base_test.sv ...
Done /home/eda/Documents/fifo/base_test.sv [1 ms, 41 lines, SystemVerilog_2012] ...
Loading (159) /home/eda/Documents/fifo/my_case0.sv ...
Done /home/eda/Documents/fifo/my_case0.sv [2 ms, 99 lines, SystemVerilog_2012] ...
Loading (160) /home/eda/Documents/fifo/my_case1.sv ...
Done /home/eda/Documents/fifo/my_case1.sv [3 ms, 52 lines, SystemVerilog_2012] ...
Loading (161) /home/eda/Documents/fifo/fifo_chk_rst.sv ...
Done /home/eda/Documents/fifo/fifo_chk_rst.sv [1 ms, 53 lines, SystemVerilog_2012] ...
Loading (162) /home/eda/Documents/fifo/fifo_rst_mon.sv ...
Done /home/eda/Documents/fifo/fifo_rst_mon.sv [0 ms, 36 lines, SystemVerilog_2012] ...
Done /home/eda/Documents/fifo/top_tb.sv [1 ms, 142 lines, SystemVerilog_2012] ...
Loading (163) /home/eda/Documents/fifo/asyn_fifo.v ...
Done /home/eda/Documents/fifo/asyn_fifo.v [3 ms, 78 lines, Verilog_2001] ...
Loading (164) /home/eda/Documents/fifo/fifomem.v ...
Done /home/eda/Documents/fifo/fifomem.v [1 ms, 40 lines, Verilog_2001] ...
Loading (165) /home/eda/Documents/fifo/rptr_empty.v ...
Done /home/eda/Documents/fifo/rptr_empty.v [3 ms, 57 lines, Verilog_2001] ...
Loading (166) /home/eda/Documents/fifo/simv.cst/testcases/extracted_r_2_p_1_inconsistent_constraints.sv ...
Done /home/eda/Documents/fifo/simv.cst/testcases/extracted_r_2_p_1_inconsistent_constraints.sv [1 ms, 26 lines, SystemVerilog_2012] ...
Loading (167) /home/eda/Documents/fifo/simv.cst/testcases/extracted_r_3_p_1_inconsistent_constraints.sv ...
Done /home/eda/Documents/fifo/simv.cst/testcases/extracted_r_3_p_1_inconsistent_constraints.sv [11 ms, 26 lines, SystemVerilog_2012] ...
Loading (168) /home/eda/Documents/fifo/sync_r2w.v ...
Done /home/eda/Documents/fifo/sync_r2w.v [0 ms, 38 lines, Verilog_2001] ...
Loading (169) /home/eda/Documents/fifo/sync_w2r.v ...
Done /home/eda/Documents/fifo/sync_w2r.v [0 ms, 38 lines, Verilog_2001] ...
Loading (170) /home/eda/Documents/fifo/wptr_full.v ...
Done /home/eda/Documents/fifo/wptr_full.v [1 ms, 59 lines, Verilog_2001] ...
*** Done invocation #1 [1309 ms] ***
*** Done parsing [LT 917.0 ms, PT 1309.0 ms] ***
*** Total number of lines [79 998] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [1 ms] ...
Performing post full build step 2 (RI) [5 ms] ...
Performing post full build step 3 (RCP) [14 ms] ...
*** Done SystemVerilog build [1s.387ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step 1 (Verilog - RI) [4 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [0 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [6 ms] ...
Performing mixed post full build step 4 (Verilog - RD) [21 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [712 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [255 ms] ...
Performing mixed post full build step 7 (Verilog - US) [51 ms] ...
*** Done mixed mode extension build [1s.187ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [5 ms] ***
*** Total build time [2s.623ms] ***

*** Starting linting using predefined ruleset SystemVerilog UVM Compliance Rules ***
Running SYNTACTIC_PROBLEM .............................................. 27 ms
Running SEMANTIC_PROBLEM ................................................ 1 ms
Running NON_STANDARD .................................................... 0 ms
Running UVM9 ............................................................ 0 ms
Running UVM1 ............................................................ 0 ms
Running UVM4 ............................................................ 0 ms
Running UVM45 ........................................................... 0 ms
Running ARAF ............................................................ 4 ms
Running ARAD .......................................................... 130 ms
Running ARAS ............................................................ 1 ms
Running UVM22a .......................................................... 0 ms
Running UVM22b .......................................................... 0 ms
Running UVM23a ........................................................ 208 ms
Running UVM23b .......................................................... 2 ms
Running ARAI .......................................................... 754 ms
Running ARMI ............................................................ 0 ms
Running ARDI ............................................................ 0 ms
Running ARSI ............................................................ 0 ms
Running UVM28 ........................................................... 1 ms
Running UVM46 ........................................................... 0 ms
Running UVM49 ........................................................... 0 ms
Running ARIO ............................................................ 1 ms
Running UVM50 ......................................................... 192 ms
Running UVM16 ........................................................... 2 ms
Running UVM57 .......................................................... 30 ms
Running ARBS ............................................................ 0 ms
Running ARMP ............................................................ 0 ms
Running UVM2 ............................................................ 6 ms
Running UVM5 ............................................................ 0 ms
Running UVM10 ........................................................... 1 ms
Running UVM53 ........................................................... 0 ms
Running UVM51 .......................................................... 25 ms
Running UVM52 ......................................................... 599 ms
Running UVM60 ........................................................... 0 ms
Running UVM3 ............................................................ 1 ms
Running UVM58 ........................................................... 3 ms
Running UVM30a ......................................................... 19 ms
Running UVM30b ......................................................... 50 ms
Running UVM59 ......................................................... 117 ms
Running UVM15a .......................................................... 0 ms
Running UVM15b .......................................................... 0 ms
Running UVM15c .......................................................... 0 ms
Running UVM20 ........................................................... 0 ms
Running UVM55 ........................................................... 0 ms
Running UVM6 ............................................................ 0 ms
Running UVM7 ............................................................ 0 ms
Running UVM8 ............................................................ 0 ms
Running SQSD ............................................................ 0 ms
Running SQEI ............................................................ 0 ms
Running CHCAa ........................................................... 1 ms
Running CHCAb ........................................................... 0 ms
Running UVM36 .......................................................... 30 ms
Running CHEX ............................................................ 0 ms
Running CHSC ............................................................ 0 ms
Running UVM56CHEN ....................................................... 0 ms
Running CHPC ............................................................ 0 ms
Running CHEM ............................................................ 0 ms
Running CHED ............................................................ 0 ms
Running CVED ........................................................... 24 ms
Running UVM56CVEN ....................................................... 0 ms
Running CVRS ............................................................ 0 ms
Running CVPL ............................................................ 0 ms
Running CVVN ............................................................ 6 ms
Running MSUA ............................................................ 2 ms
Running MSUM ........................................................... 25 ms
Running DCDC ............................................................ 1 ms
Running DCRN ............................................................ 0 ms
Running DCBF ............................................................ 0 ms
Running DCCF ............................................................ 0 ms
Running DCUF ............................................................ 0 ms
Running DCEX ............................................................ 0 ms
Running DCFC ............................................................ 0 ms
Running DCID ............................................................ 0 ms
Running DCPA ............................................................ 0 ms
Running DCPR ............................................................ 0 ms
Running DCRP ............................................................ 0 ms
Running DCRS ............................................................ 0 ms
Running DCSD ............................................................ 0 ms
Running DCSP ............................................................ 0 ms
Running DCST ............................................................ 0 ms
Running GDNF ............................................................ 0 ms
Running GDNM ............................................................ 0 ms
Running GDPN ............................................................ 0 ms
Running PKLD ............................................................ 0 ms
Running PKVD ............................................................ 0 ms
Running PKFN ............................................................ 2 ms
Running PKVR ............................................................ 0 ms
Running PKTP ............................................................ 0 ms
Running PKIM ............................................................ 0 ms
Running PKDR ............................................................ 0 ms
Running PKER ............................................................ 0 ms
Running PKCT ............................................................ 0 ms
Running PKVN ............................................................ 0 ms
Running PKSS ............................................................ 0 ms
Running PKSD ............................................................ 0 ms
Running PKGE ............................................................ 0 ms
Running PKCL ............................................................ 0 ms
Running PKDF ............................................................ 0 ms
*** Total linting time [2265ms] ***
SUMMARY:
 Checks: 40 passed, 58 errors, 0 warnings, 0 infos, 0 disabled, 0 nonexistent, 0 duplicate
 Hits:   47 errors, 0 warnings, 0 infos, 0 disabled
