
FreeRTOS_ex3_queues.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ee8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  08005078  08005078  00015078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005150  08005150  00020060  2**0
                  CONTENTS
  4 .ARM          00000000  08005150  08005150  00020060  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005150  08005150  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005150  08005150  00015150  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005154  08005154  00015154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08005158  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b5c  20000060  080051b8  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001bbc  080051b8  00021bbc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015857  00000000  00000000  000200d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002fb7  00000000  00000000  0003592a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001360  00000000  00000000  000388e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ee7  00000000  00000000  00039c48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002dfd  00000000  00000000  0003ab2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014699  00000000  00000000  0003d92c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f6d7b  00000000  00000000  00051fc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000053c4  00000000  00000000  00148d40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  0014e104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005060 	.word	0x08005060

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08005060 	.word	0x08005060

080001d0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80001d0:	b480      	push	{r7}
 80001d2:	b083      	sub	sp, #12
 80001d4:	af00      	add	r7, sp, #0
 80001d6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80001d8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80001dc:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80001e0:	f003 0301 	and.w	r3, r3, #1
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d013      	beq.n	8000210 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80001e8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80001ec:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80001f0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80001f4:	2b00      	cmp	r3, #0
 80001f6:	d00b      	beq.n	8000210 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80001f8:	e000      	b.n	80001fc <ITM_SendChar+0x2c>
    {
      __NOP();
 80001fa:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80001fc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	2b00      	cmp	r3, #0
 8000204:	d0f9      	beq.n	80001fa <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000206:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800020a:	687a      	ldr	r2, [r7, #4]
 800020c:	b2d2      	uxtb	r2, r2
 800020e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000210:	687b      	ldr	r3, [r7, #4]
}
 8000212:	4618      	mov	r0, r3
 8000214:	370c      	adds	r7, #12
 8000216:	46bd      	mov	sp, r7
 8000218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800021c:	4770      	bx	lr
	...

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 fa55 	bl	80006d2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f830 	bl	800028c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f874 	bl	8000318 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000230:	f001 fec8 	bl	8001fc4 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of Queue1 */
  Queue1Handle = osMessageQueueNew (8, sizeof(uint8_t), &Queue1_attributes);
 8000234:	4a0d      	ldr	r2, [pc, #52]	; (800026c <main+0x4c>)
 8000236:	2101      	movs	r1, #1
 8000238:	2008      	movs	r0, #8
 800023a:	f001 ffba 	bl	80021b2 <osMessageQueueNew>
 800023e:	4603      	mov	r3, r0
 8000240:	4a0b      	ldr	r2, [pc, #44]	; (8000270 <main+0x50>)
 8000242:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Send1 */
  Send1Handle = osThreadNew(StartSend1, NULL, &Send1_attributes);
 8000244:	4a0b      	ldr	r2, [pc, #44]	; (8000274 <main+0x54>)
 8000246:	2100      	movs	r1, #0
 8000248:	480b      	ldr	r0, [pc, #44]	; (8000278 <main+0x58>)
 800024a:	f001 ff05 	bl	8002058 <osThreadNew>
 800024e:	4603      	mov	r3, r0
 8000250:	4a0a      	ldr	r2, [pc, #40]	; (800027c <main+0x5c>)
 8000252:	6013      	str	r3, [r2, #0]

  /* creation of Receive */
  ReceiveHandle = osThreadNew(StartReceive, NULL, &Receive_attributes);
 8000254:	4a0a      	ldr	r2, [pc, #40]	; (8000280 <main+0x60>)
 8000256:	2100      	movs	r1, #0
 8000258:	480a      	ldr	r0, [pc, #40]	; (8000284 <main+0x64>)
 800025a:	f001 fefd 	bl	8002058 <osThreadNew>
 800025e:	4603      	mov	r3, r0
 8000260:	4a09      	ldr	r2, [pc, #36]	; (8000288 <main+0x68>)
 8000262:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000264:	f001 fed2 	bl	800200c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000268:	e7fe      	b.n	8000268 <main+0x48>
 800026a:	bf00      	nop
 800026c:	080050f0 	.word	0x080050f0
 8000270:	20000084 	.word	0x20000084
 8000274:	080050a8 	.word	0x080050a8
 8000278:	080003fd 	.word	0x080003fd
 800027c:	2000007c 	.word	0x2000007c
 8000280:	080050cc 	.word	0x080050cc
 8000284:	08000441 	.word	0x08000441
 8000288:	20000080 	.word	0x20000080

0800028c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	b096      	sub	sp, #88	; 0x58
 8000290:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000292:	f107 0314 	add.w	r3, r7, #20
 8000296:	2244      	movs	r2, #68	; 0x44
 8000298:	2100      	movs	r1, #0
 800029a:	4618      	mov	r0, r3
 800029c:	f004 fdf6 	bl	8004e8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002a0:	463b      	mov	r3, r7
 80002a2:	2200      	movs	r2, #0
 80002a4:	601a      	str	r2, [r3, #0]
 80002a6:	605a      	str	r2, [r3, #4]
 80002a8:	609a      	str	r2, [r3, #8]
 80002aa:	60da      	str	r2, [r3, #12]
 80002ac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80002ae:	f44f 7000 	mov.w	r0, #512	; 0x200
 80002b2:	f000 fd1d 	bl	8000cf0 <HAL_PWREx_ControlVoltageScaling>
 80002b6:	4603      	mov	r3, r0
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d001      	beq.n	80002c0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80002bc:	f000 f8f2 	bl	80004a4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80002c0:	2310      	movs	r3, #16
 80002c2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80002c4:	2301      	movs	r3, #1
 80002c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80002c8:	2300      	movs	r3, #0
 80002ca:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80002cc:	2360      	movs	r3, #96	; 0x60
 80002ce:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002d0:	2300      	movs	r3, #0
 80002d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002d4:	f107 0314 	add.w	r3, r7, #20
 80002d8:	4618      	mov	r0, r3
 80002da:	f000 fd5f 	bl	8000d9c <HAL_RCC_OscConfig>
 80002de:	4603      	mov	r3, r0
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d001      	beq.n	80002e8 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80002e4:	f000 f8de 	bl	80004a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002e8:	230f      	movs	r3, #15
 80002ea:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80002ec:	2300      	movs	r3, #0
 80002ee:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002f0:	2300      	movs	r3, #0
 80002f2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002f4:	2300      	movs	r3, #0
 80002f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002f8:	2300      	movs	r3, #0
 80002fa:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002fc:	463b      	mov	r3, r7
 80002fe:	2100      	movs	r1, #0
 8000300:	4618      	mov	r0, r3
 8000302:	f001 f927 	bl	8001554 <HAL_RCC_ClockConfig>
 8000306:	4603      	mov	r3, r0
 8000308:	2b00      	cmp	r3, #0
 800030a:	d001      	beq.n	8000310 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800030c:	f000 f8ca 	bl	80004a4 <Error_Handler>
  }
}
 8000310:	bf00      	nop
 8000312:	3758      	adds	r7, #88	; 0x58
 8000314:	46bd      	mov	sp, r7
 8000316:	bd80      	pop	{r7, pc}

08000318 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	b088      	sub	sp, #32
 800031c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800031e:	f107 030c 	add.w	r3, r7, #12
 8000322:	2200      	movs	r2, #0
 8000324:	601a      	str	r2, [r3, #0]
 8000326:	605a      	str	r2, [r3, #4]
 8000328:	609a      	str	r2, [r3, #8]
 800032a:	60da      	str	r2, [r3, #12]
 800032c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800032e:	4b29      	ldr	r3, [pc, #164]	; (80003d4 <MX_GPIO_Init+0xbc>)
 8000330:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000332:	4a28      	ldr	r2, [pc, #160]	; (80003d4 <MX_GPIO_Init+0xbc>)
 8000334:	f043 0304 	orr.w	r3, r3, #4
 8000338:	64d3      	str	r3, [r2, #76]	; 0x4c
 800033a:	4b26      	ldr	r3, [pc, #152]	; (80003d4 <MX_GPIO_Init+0xbc>)
 800033c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800033e:	f003 0304 	and.w	r3, r3, #4
 8000342:	60bb      	str	r3, [r7, #8]
 8000344:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000346:	4b23      	ldr	r3, [pc, #140]	; (80003d4 <MX_GPIO_Init+0xbc>)
 8000348:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800034a:	4a22      	ldr	r2, [pc, #136]	; (80003d4 <MX_GPIO_Init+0xbc>)
 800034c:	f043 0301 	orr.w	r3, r3, #1
 8000350:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000352:	4b20      	ldr	r3, [pc, #128]	; (80003d4 <MX_GPIO_Init+0xbc>)
 8000354:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000356:	f003 0301 	and.w	r3, r3, #1
 800035a:	607b      	str	r3, [r7, #4]
 800035c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800035e:	4b1d      	ldr	r3, [pc, #116]	; (80003d4 <MX_GPIO_Init+0xbc>)
 8000360:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000362:	4a1c      	ldr	r2, [pc, #112]	; (80003d4 <MX_GPIO_Init+0xbc>)
 8000364:	f043 0302 	orr.w	r3, r3, #2
 8000368:	64d3      	str	r3, [r2, #76]	; 0x4c
 800036a:	4b1a      	ldr	r3, [pc, #104]	; (80003d4 <MX_GPIO_Init+0xbc>)
 800036c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800036e:	f003 0302 	and.w	r3, r3, #2
 8000372:	603b      	str	r3, [r7, #0]
 8000374:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000376:	2200      	movs	r2, #0
 8000378:	2120      	movs	r1, #32
 800037a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800037e:	f000 fc6d 	bl	8000c5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLUE_BUTTON_Pin */
  GPIO_InitStruct.Pin = BLUE_BUTTON_Pin;
 8000382:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000386:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000388:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800038c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800038e:	2300      	movs	r3, #0
 8000390:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BLUE_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000392:	f107 030c 	add.w	r3, r7, #12
 8000396:	4619      	mov	r1, r3
 8000398:	480f      	ldr	r0, [pc, #60]	; (80003d8 <MX_GPIO_Init+0xc0>)
 800039a:	f000 fab5 	bl	8000908 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 800039e:	2320      	movs	r3, #32
 80003a0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003a2:	2301      	movs	r3, #1
 80003a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003a6:	2300      	movs	r3, #0
 80003a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003aa:	2300      	movs	r3, #0
 80003ac:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 80003ae:	f107 030c 	add.w	r3, r7, #12
 80003b2:	4619      	mov	r1, r3
 80003b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003b8:	f000 faa6 	bl	8000908 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80003bc:	2200      	movs	r2, #0
 80003be:	2105      	movs	r1, #5
 80003c0:	2028      	movs	r0, #40	; 0x28
 80003c2:	f000 fa77 	bl	80008b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80003c6:	2028      	movs	r0, #40	; 0x28
 80003c8:	f000 fa90 	bl	80008ec <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80003cc:	bf00      	nop
 80003ce:	3720      	adds	r7, #32
 80003d0:	46bd      	mov	sp, r7
 80003d2:	bd80      	pop	{r7, pc}
 80003d4:	40021000 	.word	0x40021000
 80003d8:	48000800 	.word	0x48000800

080003dc <task_action>:

/* USER CODE BEGIN 4 */
void task_action(char message)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	b082      	sub	sp, #8
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	4603      	mov	r3, r0
 80003e4:	71fb      	strb	r3, [r7, #7]
	ITM_SendChar(message);
 80003e6:	79fb      	ldrb	r3, [r7, #7]
 80003e8:	4618      	mov	r0, r3
 80003ea:	f7ff fef1 	bl	80001d0 <ITM_SendChar>
	ITM_SendChar('\n');
 80003ee:	200a      	movs	r0, #10
 80003f0:	f7ff feee 	bl	80001d0 <ITM_SendChar>
}
 80003f4:	bf00      	nop
 80003f6:	3708      	adds	r7, #8
 80003f8:	46bd      	mov	sp, r7
 80003fa:	bd80      	pop	{r7, pc}

080003fc <StartSend1>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartSend1 */
void StartSend1(void *argument)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b084      	sub	sp, #16
 8000400:	af00      	add	r7, sp, #0
 8000402:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  uint8_t x = 0;
 8000404:	2300      	movs	r3, #0
 8000406:	73fb      	strb	r3, [r7, #15]
  for(;;)
  {
	//HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
	for(;;)
	{
	  task_action('S');
 8000408:	2053      	movs	r0, #83	; 0x53
 800040a:	f7ff ffe7 	bl	80003dc <task_action>
	  osMessageQueuePut(Queue1Handle, &x, 0, 200);
 800040e:	4b0b      	ldr	r3, [pc, #44]	; (800043c <StartSend1+0x40>)
 8000410:	6818      	ldr	r0, [r3, #0]
 8000412:	f107 010f 	add.w	r1, r7, #15
 8000416:	23c8      	movs	r3, #200	; 0xc8
 8000418:	2200      	movs	r2, #0
 800041a:	f001 ff3d 	bl	8002298 <osMessageQueuePut>
	  if(++x >= 10)
 800041e:	7bfb      	ldrb	r3, [r7, #15]
 8000420:	3301      	adds	r3, #1
 8000422:	b2db      	uxtb	r3, r3
 8000424:	73fb      	strb	r3, [r7, #15]
 8000426:	7bfb      	ldrb	r3, [r7, #15]
 8000428:	2b09      	cmp	r3, #9
 800042a:	d901      	bls.n	8000430 <StartSend1+0x34>
	  {
		x = 0;
 800042c:	2300      	movs	r3, #0
 800042e:	73fb      	strb	r3, [r7, #15]
	  }
	  osDelay(1000);
 8000430:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000434:	f001 fea2 	bl	800217c <osDelay>
	  task_action('S');
 8000438:	e7e6      	b.n	8000408 <StartSend1+0xc>
 800043a:	bf00      	nop
 800043c:	20000084 	.word	0x20000084

08000440 <StartReceive>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReceive */
void StartReceive(void *argument)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	b084      	sub	sp, #16
 8000444:	af00      	add	r7, sp, #0
 8000446:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReceive */
  uint8_t rec = 0;
 8000448:	2300      	movs	r3, #0
 800044a:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	task_action('R');
 800044c:	2052      	movs	r0, #82	; 0x52
 800044e:	f7ff ffc5 	bl	80003dc <task_action>
	r_state = osMessageQueueGet(Queue1Handle, &rec, NULL, osWaitForever);
 8000452:	4b09      	ldr	r3, [pc, #36]	; (8000478 <StartReceive+0x38>)
 8000454:	6818      	ldr	r0, [r3, #0]
 8000456:	f107 010f 	add.w	r1, r7, #15
 800045a:	f04f 33ff 	mov.w	r3, #4294967295
 800045e:	2200      	movs	r2, #0
 8000460:	f001 ff7a 	bl	8002358 <osMessageQueueGet>
 8000464:	4603      	mov	r3, r0
 8000466:	4a05      	ldr	r2, [pc, #20]	; (800047c <StartReceive+0x3c>)
 8000468:	6013      	str	r3, [r2, #0]
	task_action(rec + 48);
 800046a:	7bfb      	ldrb	r3, [r7, #15]
 800046c:	3330      	adds	r3, #48	; 0x30
 800046e:	b2db      	uxtb	r3, r3
 8000470:	4618      	mov	r0, r3
 8000472:	f7ff ffb3 	bl	80003dc <task_action>
	task_action('R');
 8000476:	e7e9      	b.n	800044c <StartReceive+0xc>
 8000478:	20000084 	.word	0x20000084
 800047c:	20000088 	.word	0x20000088

08000480 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	b082      	sub	sp, #8
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	4a04      	ldr	r2, [pc, #16]	; (80004a0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800048e:	4293      	cmp	r3, r2
 8000490:	d101      	bne.n	8000496 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000492:	f000 f937 	bl	8000704 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000496:	bf00      	nop
 8000498:	3708      	adds	r7, #8
 800049a:	46bd      	mov	sp, r7
 800049c:	bd80      	pop	{r7, pc}
 800049e:	bf00      	nop
 80004a0:	40001000 	.word	0x40001000

080004a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004a4:	b480      	push	{r7}
 80004a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004a8:	b672      	cpsid	i
}
 80004aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004ac:	e7fe      	b.n	80004ac <Error_Handler+0x8>
	...

080004b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b082      	sub	sp, #8
 80004b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004b6:	4b17      	ldr	r3, [pc, #92]	; (8000514 <HAL_MspInit+0x64>)
 80004b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80004ba:	4a16      	ldr	r2, [pc, #88]	; (8000514 <HAL_MspInit+0x64>)
 80004bc:	f043 0301 	orr.w	r3, r3, #1
 80004c0:	6613      	str	r3, [r2, #96]	; 0x60
 80004c2:	4b14      	ldr	r3, [pc, #80]	; (8000514 <HAL_MspInit+0x64>)
 80004c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80004c6:	f003 0301 	and.w	r3, r3, #1
 80004ca:	607b      	str	r3, [r7, #4]
 80004cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004ce:	4b11      	ldr	r3, [pc, #68]	; (8000514 <HAL_MspInit+0x64>)
 80004d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80004d2:	4a10      	ldr	r2, [pc, #64]	; (8000514 <HAL_MspInit+0x64>)
 80004d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004d8:	6593      	str	r3, [r2, #88]	; 0x58
 80004da:	4b0e      	ldr	r3, [pc, #56]	; (8000514 <HAL_MspInit+0x64>)
 80004dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80004de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004e2:	603b      	str	r3, [r7, #0]
 80004e4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 5, 0);
 80004e6:	2200      	movs	r2, #0
 80004e8:	2105      	movs	r1, #5
 80004ea:	f06f 0004 	mvn.w	r0, #4
 80004ee:	f000 f9e1 	bl	80008b4 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 5, 0);
 80004f2:	2200      	movs	r2, #0
 80004f4:	2105      	movs	r1, #5
 80004f6:	f06f 0003 	mvn.w	r0, #3
 80004fa:	f000 f9db 	bl	80008b4 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80004fe:	2200      	movs	r2, #0
 8000500:	210f      	movs	r1, #15
 8000502:	f06f 0001 	mvn.w	r0, #1
 8000506:	f000 f9d5 	bl	80008b4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800050a:	bf00      	nop
 800050c:	3708      	adds	r7, #8
 800050e:	46bd      	mov	sp, r7
 8000510:	bd80      	pop	{r7, pc}
 8000512:	bf00      	nop
 8000514:	40021000 	.word	0x40021000

08000518 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b08e      	sub	sp, #56	; 0x38
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000520:	2300      	movs	r3, #0
 8000522:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000526:	4b34      	ldr	r3, [pc, #208]	; (80005f8 <HAL_InitTick+0xe0>)
 8000528:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800052a:	4a33      	ldr	r2, [pc, #204]	; (80005f8 <HAL_InitTick+0xe0>)
 800052c:	f043 0310 	orr.w	r3, r3, #16
 8000530:	6593      	str	r3, [r2, #88]	; 0x58
 8000532:	4b31      	ldr	r3, [pc, #196]	; (80005f8 <HAL_InitTick+0xe0>)
 8000534:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000536:	f003 0310 	and.w	r3, r3, #16
 800053a:	60fb      	str	r3, [r7, #12]
 800053c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800053e:	f107 0210 	add.w	r2, r7, #16
 8000542:	f107 0314 	add.w	r3, r7, #20
 8000546:	4611      	mov	r1, r2
 8000548:	4618      	mov	r0, r3
 800054a:	f001 f9b1 	bl	80018b0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800054e:	6a3b      	ldr	r3, [r7, #32]
 8000550:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000552:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000554:	2b00      	cmp	r3, #0
 8000556:	d103      	bne.n	8000560 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000558:	f001 f994 	bl	8001884 <HAL_RCC_GetPCLK1Freq>
 800055c:	6378      	str	r0, [r7, #52]	; 0x34
 800055e:	e004      	b.n	800056a <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000560:	f001 f990 	bl	8001884 <HAL_RCC_GetPCLK1Freq>
 8000564:	4603      	mov	r3, r0
 8000566:	005b      	lsls	r3, r3, #1
 8000568:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800056a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800056c:	4a23      	ldr	r2, [pc, #140]	; (80005fc <HAL_InitTick+0xe4>)
 800056e:	fba2 2303 	umull	r2, r3, r2, r3
 8000572:	0c9b      	lsrs	r3, r3, #18
 8000574:	3b01      	subs	r3, #1
 8000576:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000578:	4b21      	ldr	r3, [pc, #132]	; (8000600 <HAL_InitTick+0xe8>)
 800057a:	4a22      	ldr	r2, [pc, #136]	; (8000604 <HAL_InitTick+0xec>)
 800057c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800057e:	4b20      	ldr	r3, [pc, #128]	; (8000600 <HAL_InitTick+0xe8>)
 8000580:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000584:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000586:	4a1e      	ldr	r2, [pc, #120]	; (8000600 <HAL_InitTick+0xe8>)
 8000588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800058a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800058c:	4b1c      	ldr	r3, [pc, #112]	; (8000600 <HAL_InitTick+0xe8>)
 800058e:	2200      	movs	r2, #0
 8000590:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000592:	4b1b      	ldr	r3, [pc, #108]	; (8000600 <HAL_InitTick+0xe8>)
 8000594:	2200      	movs	r2, #0
 8000596:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000598:	4b19      	ldr	r3, [pc, #100]	; (8000600 <HAL_InitTick+0xe8>)
 800059a:	2200      	movs	r2, #0
 800059c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800059e:	4818      	ldr	r0, [pc, #96]	; (8000600 <HAL_InitTick+0xe8>)
 80005a0:	f001 fa18 	bl	80019d4 <HAL_TIM_Base_Init>
 80005a4:	4603      	mov	r3, r0
 80005a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80005aa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d11b      	bne.n	80005ea <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80005b2:	4813      	ldr	r0, [pc, #76]	; (8000600 <HAL_InitTick+0xe8>)
 80005b4:	f001 fa70 	bl	8001a98 <HAL_TIM_Base_Start_IT>
 80005b8:	4603      	mov	r3, r0
 80005ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80005be:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d111      	bne.n	80005ea <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80005c6:	2036      	movs	r0, #54	; 0x36
 80005c8:	f000 f990 	bl	80008ec <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	2b0f      	cmp	r3, #15
 80005d0:	d808      	bhi.n	80005e4 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80005d2:	2200      	movs	r2, #0
 80005d4:	6879      	ldr	r1, [r7, #4]
 80005d6:	2036      	movs	r0, #54	; 0x36
 80005d8:	f000 f96c 	bl	80008b4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80005dc:	4a0a      	ldr	r2, [pc, #40]	; (8000608 <HAL_InitTick+0xf0>)
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	6013      	str	r3, [r2, #0]
 80005e2:	e002      	b.n	80005ea <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 80005e4:	2301      	movs	r3, #1
 80005e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80005ea:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80005ee:	4618      	mov	r0, r3
 80005f0:	3738      	adds	r7, #56	; 0x38
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	40021000 	.word	0x40021000
 80005fc:	431bde83 	.word	0x431bde83
 8000600:	2000008c 	.word	0x2000008c
 8000604:	40001000 	.word	0x40001000
 8000608:	20000004 	.word	0x20000004

0800060c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000610:	e7fe      	b.n	8000610 <NMI_Handler+0x4>

08000612 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000612:	b480      	push	{r7}
 8000614:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000616:	e7fe      	b.n	8000616 <HardFault_Handler+0x4>

08000618 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800061c:	e7fe      	b.n	800061c <MemManage_Handler+0x4>

0800061e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800061e:	b480      	push	{r7}
 8000620:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000622:	e7fe      	b.n	8000622 <BusFault_Handler+0x4>

08000624 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000628:	e7fe      	b.n	8000628 <UsageFault_Handler+0x4>

0800062a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800062a:	b480      	push	{r7}
 800062c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800062e:	bf00      	nop
 8000630:	46bd      	mov	sp, r7
 8000632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000636:	4770      	bx	lr

08000638 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BLUE_BUTTON_Pin);
 800063c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000640:	f000 fb24 	bl	8000c8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000644:	bf00      	nop
 8000646:	bd80      	pop	{r7, pc}

08000648 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800064c:	4802      	ldr	r0, [pc, #8]	; (8000658 <TIM6_DAC_IRQHandler+0x10>)
 800064e:	f001 fa93 	bl	8001b78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000652:	bf00      	nop
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	2000008c 	.word	0x2000008c

0800065c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000660:	4b06      	ldr	r3, [pc, #24]	; (800067c <SystemInit+0x20>)
 8000662:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000666:	4a05      	ldr	r2, [pc, #20]	; (800067c <SystemInit+0x20>)
 8000668:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800066c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000670:	bf00      	nop
 8000672:	46bd      	mov	sp, r7
 8000674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop
 800067c:	e000ed00 	.word	0xe000ed00

08000680 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
De  ldr   sp, =_estack    /* Set stack pointer */
 8000680:	f8df d034 	ldr.w	sp, [pc, #52]	; 80006b8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000684:	f7ff ffea 	bl	800065c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000688:	480c      	ldr	r0, [pc, #48]	; (80006bc <LoopForever+0x6>)
  ldr r1, =_edata
 800068a:	490d      	ldr	r1, [pc, #52]	; (80006c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800068c:	4a0d      	ldr	r2, [pc, #52]	; (80006c4 <LoopForever+0xe>)
  movs r3, #0
 800068e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000690:	e002      	b.n	8000698 <LoopCopyDataInit>

08000692 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000692:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000694:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000696:	3304      	adds	r3, #4

08000698 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000698:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800069a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800069c:	d3f9      	bcc.n	8000692 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800069e:	4a0a      	ldr	r2, [pc, #40]	; (80006c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006a0:	4c0a      	ldr	r4, [pc, #40]	; (80006cc <LoopForever+0x16>)
  movs r3, #0
 80006a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006a4:	e001      	b.n	80006aa <LoopFillZerobss>

080006a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006a8:	3204      	adds	r2, #4

080006aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006ac:	d3fb      	bcc.n	80006a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006ae:	f004 fc4b 	bl	8004f48 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80006b2:	f7ff fdb5 	bl	8000220 <main>

080006b6 <LoopForever>:

LoopForever:
    b LoopForever
 80006b6:	e7fe      	b.n	80006b6 <LoopForever>
De  ldr   sp, =_estack    /* Set stack pointer */
 80006b8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80006bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006c0:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80006c4:	08005158 	.word	0x08005158
  ldr r2, =_sbss
 80006c8:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80006cc:	20001bbc 	.word	0x20001bbc

080006d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80006d0:	e7fe      	b.n	80006d0 <ADC1_2_IRQHandler>

080006d2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006d2:	b580      	push	{r7, lr}
 80006d4:	b082      	sub	sp, #8
 80006d6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80006d8:	2300      	movs	r3, #0
 80006da:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006dc:	2003      	movs	r0, #3
 80006de:	f000 f8de 	bl	800089e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80006e2:	200f      	movs	r0, #15
 80006e4:	f7ff ff18 	bl	8000518 <HAL_InitTick>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d002      	beq.n	80006f4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80006ee:	2301      	movs	r3, #1
 80006f0:	71fb      	strb	r3, [r7, #7]
 80006f2:	e001      	b.n	80006f8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80006f4:	f7ff fedc 	bl	80004b0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80006f8:	79fb      	ldrb	r3, [r7, #7]
}
 80006fa:	4618      	mov	r0, r3
 80006fc:	3708      	adds	r7, #8
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
	...

08000704 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000708:	4b06      	ldr	r3, [pc, #24]	; (8000724 <HAL_IncTick+0x20>)
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	461a      	mov	r2, r3
 800070e:	4b06      	ldr	r3, [pc, #24]	; (8000728 <HAL_IncTick+0x24>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	4413      	add	r3, r2
 8000714:	4a04      	ldr	r2, [pc, #16]	; (8000728 <HAL_IncTick+0x24>)
 8000716:	6013      	str	r3, [r2, #0]
}
 8000718:	bf00      	nop
 800071a:	46bd      	mov	sp, r7
 800071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop
 8000724:	20000008 	.word	0x20000008
 8000728:	200000d8 	.word	0x200000d8

0800072c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
  return uwTick;
 8000730:	4b03      	ldr	r3, [pc, #12]	; (8000740 <HAL_GetTick+0x14>)
 8000732:	681b      	ldr	r3, [r3, #0]
}
 8000734:	4618      	mov	r0, r3
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr
 800073e:	bf00      	nop
 8000740:	200000d8 	.word	0x200000d8

08000744 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000744:	b480      	push	{r7}
 8000746:	b085      	sub	sp, #20
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	f003 0307 	and.w	r3, r3, #7
 8000752:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000754:	4b0c      	ldr	r3, [pc, #48]	; (8000788 <__NVIC_SetPriorityGrouping+0x44>)
 8000756:	68db      	ldr	r3, [r3, #12]
 8000758:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800075a:	68ba      	ldr	r2, [r7, #8]
 800075c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000760:	4013      	ands	r3, r2
 8000762:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000768:	68bb      	ldr	r3, [r7, #8]
 800076a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800076c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000770:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000774:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000776:	4a04      	ldr	r2, [pc, #16]	; (8000788 <__NVIC_SetPriorityGrouping+0x44>)
 8000778:	68bb      	ldr	r3, [r7, #8]
 800077a:	60d3      	str	r3, [r2, #12]
}
 800077c:	bf00      	nop
 800077e:	3714      	adds	r7, #20
 8000780:	46bd      	mov	sp, r7
 8000782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000786:	4770      	bx	lr
 8000788:	e000ed00 	.word	0xe000ed00

0800078c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000790:	4b04      	ldr	r3, [pc, #16]	; (80007a4 <__NVIC_GetPriorityGrouping+0x18>)
 8000792:	68db      	ldr	r3, [r3, #12]
 8000794:	0a1b      	lsrs	r3, r3, #8
 8000796:	f003 0307 	and.w	r3, r3, #7
}
 800079a:	4618      	mov	r0, r3
 800079c:	46bd      	mov	sp, r7
 800079e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a2:	4770      	bx	lr
 80007a4:	e000ed00 	.word	0xe000ed00

080007a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007a8:	b480      	push	{r7}
 80007aa:	b083      	sub	sp, #12
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	4603      	mov	r3, r0
 80007b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	db0b      	blt.n	80007d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007ba:	79fb      	ldrb	r3, [r7, #7]
 80007bc:	f003 021f 	and.w	r2, r3, #31
 80007c0:	4907      	ldr	r1, [pc, #28]	; (80007e0 <__NVIC_EnableIRQ+0x38>)
 80007c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007c6:	095b      	lsrs	r3, r3, #5
 80007c8:	2001      	movs	r0, #1
 80007ca:	fa00 f202 	lsl.w	r2, r0, r2
 80007ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80007d2:	bf00      	nop
 80007d4:	370c      	adds	r7, #12
 80007d6:	46bd      	mov	sp, r7
 80007d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007dc:	4770      	bx	lr
 80007de:	bf00      	nop
 80007e0:	e000e100 	.word	0xe000e100

080007e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007e4:	b480      	push	{r7}
 80007e6:	b083      	sub	sp, #12
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	4603      	mov	r3, r0
 80007ec:	6039      	str	r1, [r7, #0]
 80007ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	db0a      	blt.n	800080e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	b2da      	uxtb	r2, r3
 80007fc:	490c      	ldr	r1, [pc, #48]	; (8000830 <__NVIC_SetPriority+0x4c>)
 80007fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000802:	0112      	lsls	r2, r2, #4
 8000804:	b2d2      	uxtb	r2, r2
 8000806:	440b      	add	r3, r1
 8000808:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800080c:	e00a      	b.n	8000824 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800080e:	683b      	ldr	r3, [r7, #0]
 8000810:	b2da      	uxtb	r2, r3
 8000812:	4908      	ldr	r1, [pc, #32]	; (8000834 <__NVIC_SetPriority+0x50>)
 8000814:	79fb      	ldrb	r3, [r7, #7]
 8000816:	f003 030f 	and.w	r3, r3, #15
 800081a:	3b04      	subs	r3, #4
 800081c:	0112      	lsls	r2, r2, #4
 800081e:	b2d2      	uxtb	r2, r2
 8000820:	440b      	add	r3, r1
 8000822:	761a      	strb	r2, [r3, #24]
}
 8000824:	bf00      	nop
 8000826:	370c      	adds	r7, #12
 8000828:	46bd      	mov	sp, r7
 800082a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082e:	4770      	bx	lr
 8000830:	e000e100 	.word	0xe000e100
 8000834:	e000ed00 	.word	0xe000ed00

08000838 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000838:	b480      	push	{r7}
 800083a:	b089      	sub	sp, #36	; 0x24
 800083c:	af00      	add	r7, sp, #0
 800083e:	60f8      	str	r0, [r7, #12]
 8000840:	60b9      	str	r1, [r7, #8]
 8000842:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	f003 0307 	and.w	r3, r3, #7
 800084a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800084c:	69fb      	ldr	r3, [r7, #28]
 800084e:	f1c3 0307 	rsb	r3, r3, #7
 8000852:	2b04      	cmp	r3, #4
 8000854:	bf28      	it	cs
 8000856:	2304      	movcs	r3, #4
 8000858:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800085a:	69fb      	ldr	r3, [r7, #28]
 800085c:	3304      	adds	r3, #4
 800085e:	2b06      	cmp	r3, #6
 8000860:	d902      	bls.n	8000868 <NVIC_EncodePriority+0x30>
 8000862:	69fb      	ldr	r3, [r7, #28]
 8000864:	3b03      	subs	r3, #3
 8000866:	e000      	b.n	800086a <NVIC_EncodePriority+0x32>
 8000868:	2300      	movs	r3, #0
 800086a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800086c:	f04f 32ff 	mov.w	r2, #4294967295
 8000870:	69bb      	ldr	r3, [r7, #24]
 8000872:	fa02 f303 	lsl.w	r3, r2, r3
 8000876:	43da      	mvns	r2, r3
 8000878:	68bb      	ldr	r3, [r7, #8]
 800087a:	401a      	ands	r2, r3
 800087c:	697b      	ldr	r3, [r7, #20]
 800087e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000880:	f04f 31ff 	mov.w	r1, #4294967295
 8000884:	697b      	ldr	r3, [r7, #20]
 8000886:	fa01 f303 	lsl.w	r3, r1, r3
 800088a:	43d9      	mvns	r1, r3
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000890:	4313      	orrs	r3, r2
         );
}
 8000892:	4618      	mov	r0, r3
 8000894:	3724      	adds	r7, #36	; 0x24
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr

0800089e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800089e:	b580      	push	{r7, lr}
 80008a0:	b082      	sub	sp, #8
 80008a2:	af00      	add	r7, sp, #0
 80008a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008a6:	6878      	ldr	r0, [r7, #4]
 80008a8:	f7ff ff4c 	bl	8000744 <__NVIC_SetPriorityGrouping>
}
 80008ac:	bf00      	nop
 80008ae:	3708      	adds	r7, #8
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}

080008b4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b086      	sub	sp, #24
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	4603      	mov	r3, r0
 80008bc:	60b9      	str	r1, [r7, #8]
 80008be:	607a      	str	r2, [r7, #4]
 80008c0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80008c2:	2300      	movs	r3, #0
 80008c4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80008c6:	f7ff ff61 	bl	800078c <__NVIC_GetPriorityGrouping>
 80008ca:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008cc:	687a      	ldr	r2, [r7, #4]
 80008ce:	68b9      	ldr	r1, [r7, #8]
 80008d0:	6978      	ldr	r0, [r7, #20]
 80008d2:	f7ff ffb1 	bl	8000838 <NVIC_EncodePriority>
 80008d6:	4602      	mov	r2, r0
 80008d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008dc:	4611      	mov	r1, r2
 80008de:	4618      	mov	r0, r3
 80008e0:	f7ff ff80 	bl	80007e4 <__NVIC_SetPriority>
}
 80008e4:	bf00      	nop
 80008e6:	3718      	adds	r7, #24
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}

080008ec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	4603      	mov	r3, r0
 80008f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80008f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008fa:	4618      	mov	r0, r3
 80008fc:	f7ff ff54 	bl	80007a8 <__NVIC_EnableIRQ>
}
 8000900:	bf00      	nop
 8000902:	3708      	adds	r7, #8
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}

08000908 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000908:	b480      	push	{r7}
 800090a:	b087      	sub	sp, #28
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
 8000910:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000912:	2300      	movs	r3, #0
 8000914:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000916:	e17f      	b.n	8000c18 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	681a      	ldr	r2, [r3, #0]
 800091c:	2101      	movs	r1, #1
 800091e:	697b      	ldr	r3, [r7, #20]
 8000920:	fa01 f303 	lsl.w	r3, r1, r3
 8000924:	4013      	ands	r3, r2
 8000926:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	2b00      	cmp	r3, #0
 800092c:	f000 8171 	beq.w	8000c12 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000930:	683b      	ldr	r3, [r7, #0]
 8000932:	685b      	ldr	r3, [r3, #4]
 8000934:	f003 0303 	and.w	r3, r3, #3
 8000938:	2b01      	cmp	r3, #1
 800093a:	d005      	beq.n	8000948 <HAL_GPIO_Init+0x40>
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	685b      	ldr	r3, [r3, #4]
 8000940:	f003 0303 	and.w	r3, r3, #3
 8000944:	2b02      	cmp	r3, #2
 8000946:	d130      	bne.n	80009aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	689b      	ldr	r3, [r3, #8]
 800094c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800094e:	697b      	ldr	r3, [r7, #20]
 8000950:	005b      	lsls	r3, r3, #1
 8000952:	2203      	movs	r2, #3
 8000954:	fa02 f303 	lsl.w	r3, r2, r3
 8000958:	43db      	mvns	r3, r3
 800095a:	693a      	ldr	r2, [r7, #16]
 800095c:	4013      	ands	r3, r2
 800095e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000960:	683b      	ldr	r3, [r7, #0]
 8000962:	68da      	ldr	r2, [r3, #12]
 8000964:	697b      	ldr	r3, [r7, #20]
 8000966:	005b      	lsls	r3, r3, #1
 8000968:	fa02 f303 	lsl.w	r3, r2, r3
 800096c:	693a      	ldr	r2, [r7, #16]
 800096e:	4313      	orrs	r3, r2
 8000970:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	693a      	ldr	r2, [r7, #16]
 8000976:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	685b      	ldr	r3, [r3, #4]
 800097c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800097e:	2201      	movs	r2, #1
 8000980:	697b      	ldr	r3, [r7, #20]
 8000982:	fa02 f303 	lsl.w	r3, r2, r3
 8000986:	43db      	mvns	r3, r3
 8000988:	693a      	ldr	r2, [r7, #16]
 800098a:	4013      	ands	r3, r2
 800098c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	685b      	ldr	r3, [r3, #4]
 8000992:	091b      	lsrs	r3, r3, #4
 8000994:	f003 0201 	and.w	r2, r3, #1
 8000998:	697b      	ldr	r3, [r7, #20]
 800099a:	fa02 f303 	lsl.w	r3, r2, r3
 800099e:	693a      	ldr	r2, [r7, #16]
 80009a0:	4313      	orrs	r3, r2
 80009a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	693a      	ldr	r2, [r7, #16]
 80009a8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80009aa:	683b      	ldr	r3, [r7, #0]
 80009ac:	685b      	ldr	r3, [r3, #4]
 80009ae:	f003 0303 	and.w	r3, r3, #3
 80009b2:	2b03      	cmp	r3, #3
 80009b4:	d118      	bne.n	80009e8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80009bc:	2201      	movs	r2, #1
 80009be:	697b      	ldr	r3, [r7, #20]
 80009c0:	fa02 f303 	lsl.w	r3, r2, r3
 80009c4:	43db      	mvns	r3, r3
 80009c6:	693a      	ldr	r2, [r7, #16]
 80009c8:	4013      	ands	r3, r2
 80009ca:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80009cc:	683b      	ldr	r3, [r7, #0]
 80009ce:	685b      	ldr	r3, [r3, #4]
 80009d0:	08db      	lsrs	r3, r3, #3
 80009d2:	f003 0201 	and.w	r2, r3, #1
 80009d6:	697b      	ldr	r3, [r7, #20]
 80009d8:	fa02 f303 	lsl.w	r3, r2, r3
 80009dc:	693a      	ldr	r2, [r7, #16]
 80009de:	4313      	orrs	r3, r2
 80009e0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	693a      	ldr	r2, [r7, #16]
 80009e6:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	685b      	ldr	r3, [r3, #4]
 80009ec:	f003 0303 	and.w	r3, r3, #3
 80009f0:	2b03      	cmp	r3, #3
 80009f2:	d017      	beq.n	8000a24 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	68db      	ldr	r3, [r3, #12]
 80009f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80009fa:	697b      	ldr	r3, [r7, #20]
 80009fc:	005b      	lsls	r3, r3, #1
 80009fe:	2203      	movs	r2, #3
 8000a00:	fa02 f303 	lsl.w	r3, r2, r3
 8000a04:	43db      	mvns	r3, r3
 8000a06:	693a      	ldr	r2, [r7, #16]
 8000a08:	4013      	ands	r3, r2
 8000a0a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	689a      	ldr	r2, [r3, #8]
 8000a10:	697b      	ldr	r3, [r7, #20]
 8000a12:	005b      	lsls	r3, r3, #1
 8000a14:	fa02 f303 	lsl.w	r3, r2, r3
 8000a18:	693a      	ldr	r2, [r7, #16]
 8000a1a:	4313      	orrs	r3, r2
 8000a1c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	693a      	ldr	r2, [r7, #16]
 8000a22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a24:	683b      	ldr	r3, [r7, #0]
 8000a26:	685b      	ldr	r3, [r3, #4]
 8000a28:	f003 0303 	and.w	r3, r3, #3
 8000a2c:	2b02      	cmp	r3, #2
 8000a2e:	d123      	bne.n	8000a78 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000a30:	697b      	ldr	r3, [r7, #20]
 8000a32:	08da      	lsrs	r2, r3, #3
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	3208      	adds	r2, #8
 8000a38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a3c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a3e:	697b      	ldr	r3, [r7, #20]
 8000a40:	f003 0307 	and.w	r3, r3, #7
 8000a44:	009b      	lsls	r3, r3, #2
 8000a46:	220f      	movs	r2, #15
 8000a48:	fa02 f303 	lsl.w	r3, r2, r3
 8000a4c:	43db      	mvns	r3, r3
 8000a4e:	693a      	ldr	r2, [r7, #16]
 8000a50:	4013      	ands	r3, r2
 8000a52:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	691a      	ldr	r2, [r3, #16]
 8000a58:	697b      	ldr	r3, [r7, #20]
 8000a5a:	f003 0307 	and.w	r3, r3, #7
 8000a5e:	009b      	lsls	r3, r3, #2
 8000a60:	fa02 f303 	lsl.w	r3, r2, r3
 8000a64:	693a      	ldr	r2, [r7, #16]
 8000a66:	4313      	orrs	r3, r2
 8000a68:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a6a:	697b      	ldr	r3, [r7, #20]
 8000a6c:	08da      	lsrs	r2, r3, #3
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	3208      	adds	r2, #8
 8000a72:	6939      	ldr	r1, [r7, #16]
 8000a74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000a7e:	697b      	ldr	r3, [r7, #20]
 8000a80:	005b      	lsls	r3, r3, #1
 8000a82:	2203      	movs	r2, #3
 8000a84:	fa02 f303 	lsl.w	r3, r2, r3
 8000a88:	43db      	mvns	r3, r3
 8000a8a:	693a      	ldr	r2, [r7, #16]
 8000a8c:	4013      	ands	r3, r2
 8000a8e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	685b      	ldr	r3, [r3, #4]
 8000a94:	f003 0203 	and.w	r2, r3, #3
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	005b      	lsls	r3, r3, #1
 8000a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa0:	693a      	ldr	r2, [r7, #16]
 8000aa2:	4313      	orrs	r3, r2
 8000aa4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	693a      	ldr	r2, [r7, #16]
 8000aaa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	685b      	ldr	r3, [r3, #4]
 8000ab0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	f000 80ac 	beq.w	8000c12 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aba:	4b5f      	ldr	r3, [pc, #380]	; (8000c38 <HAL_GPIO_Init+0x330>)
 8000abc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000abe:	4a5e      	ldr	r2, [pc, #376]	; (8000c38 <HAL_GPIO_Init+0x330>)
 8000ac0:	f043 0301 	orr.w	r3, r3, #1
 8000ac4:	6613      	str	r3, [r2, #96]	; 0x60
 8000ac6:	4b5c      	ldr	r3, [pc, #368]	; (8000c38 <HAL_GPIO_Init+0x330>)
 8000ac8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000aca:	f003 0301 	and.w	r3, r3, #1
 8000ace:	60bb      	str	r3, [r7, #8]
 8000ad0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000ad2:	4a5a      	ldr	r2, [pc, #360]	; (8000c3c <HAL_GPIO_Init+0x334>)
 8000ad4:	697b      	ldr	r3, [r7, #20]
 8000ad6:	089b      	lsrs	r3, r3, #2
 8000ad8:	3302      	adds	r3, #2
 8000ada:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ade:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000ae0:	697b      	ldr	r3, [r7, #20]
 8000ae2:	f003 0303 	and.w	r3, r3, #3
 8000ae6:	009b      	lsls	r3, r3, #2
 8000ae8:	220f      	movs	r2, #15
 8000aea:	fa02 f303 	lsl.w	r3, r2, r3
 8000aee:	43db      	mvns	r3, r3
 8000af0:	693a      	ldr	r2, [r7, #16]
 8000af2:	4013      	ands	r3, r2
 8000af4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000afc:	d025      	beq.n	8000b4a <HAL_GPIO_Init+0x242>
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	4a4f      	ldr	r2, [pc, #316]	; (8000c40 <HAL_GPIO_Init+0x338>)
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d01f      	beq.n	8000b46 <HAL_GPIO_Init+0x23e>
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	4a4e      	ldr	r2, [pc, #312]	; (8000c44 <HAL_GPIO_Init+0x33c>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d019      	beq.n	8000b42 <HAL_GPIO_Init+0x23a>
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	4a4d      	ldr	r2, [pc, #308]	; (8000c48 <HAL_GPIO_Init+0x340>)
 8000b12:	4293      	cmp	r3, r2
 8000b14:	d013      	beq.n	8000b3e <HAL_GPIO_Init+0x236>
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	4a4c      	ldr	r2, [pc, #304]	; (8000c4c <HAL_GPIO_Init+0x344>)
 8000b1a:	4293      	cmp	r3, r2
 8000b1c:	d00d      	beq.n	8000b3a <HAL_GPIO_Init+0x232>
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	4a4b      	ldr	r2, [pc, #300]	; (8000c50 <HAL_GPIO_Init+0x348>)
 8000b22:	4293      	cmp	r3, r2
 8000b24:	d007      	beq.n	8000b36 <HAL_GPIO_Init+0x22e>
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	4a4a      	ldr	r2, [pc, #296]	; (8000c54 <HAL_GPIO_Init+0x34c>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d101      	bne.n	8000b32 <HAL_GPIO_Init+0x22a>
 8000b2e:	2306      	movs	r3, #6
 8000b30:	e00c      	b.n	8000b4c <HAL_GPIO_Init+0x244>
 8000b32:	2307      	movs	r3, #7
 8000b34:	e00a      	b.n	8000b4c <HAL_GPIO_Init+0x244>
 8000b36:	2305      	movs	r3, #5
 8000b38:	e008      	b.n	8000b4c <HAL_GPIO_Init+0x244>
 8000b3a:	2304      	movs	r3, #4
 8000b3c:	e006      	b.n	8000b4c <HAL_GPIO_Init+0x244>
 8000b3e:	2303      	movs	r3, #3
 8000b40:	e004      	b.n	8000b4c <HAL_GPIO_Init+0x244>
 8000b42:	2302      	movs	r3, #2
 8000b44:	e002      	b.n	8000b4c <HAL_GPIO_Init+0x244>
 8000b46:	2301      	movs	r3, #1
 8000b48:	e000      	b.n	8000b4c <HAL_GPIO_Init+0x244>
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	697a      	ldr	r2, [r7, #20]
 8000b4e:	f002 0203 	and.w	r2, r2, #3
 8000b52:	0092      	lsls	r2, r2, #2
 8000b54:	4093      	lsls	r3, r2
 8000b56:	693a      	ldr	r2, [r7, #16]
 8000b58:	4313      	orrs	r3, r2
 8000b5a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b5c:	4937      	ldr	r1, [pc, #220]	; (8000c3c <HAL_GPIO_Init+0x334>)
 8000b5e:	697b      	ldr	r3, [r7, #20]
 8000b60:	089b      	lsrs	r3, r3, #2
 8000b62:	3302      	adds	r3, #2
 8000b64:	693a      	ldr	r2, [r7, #16]
 8000b66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000b6a:	4b3b      	ldr	r3, [pc, #236]	; (8000c58 <HAL_GPIO_Init+0x350>)
 8000b6c:	689b      	ldr	r3, [r3, #8]
 8000b6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	43db      	mvns	r3, r3
 8000b74:	693a      	ldr	r2, [r7, #16]
 8000b76:	4013      	ands	r3, r2
 8000b78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	685b      	ldr	r3, [r3, #4]
 8000b7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d003      	beq.n	8000b8e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000b86:	693a      	ldr	r2, [r7, #16]
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	4313      	orrs	r3, r2
 8000b8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000b8e:	4a32      	ldr	r2, [pc, #200]	; (8000c58 <HAL_GPIO_Init+0x350>)
 8000b90:	693b      	ldr	r3, [r7, #16]
 8000b92:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000b94:	4b30      	ldr	r3, [pc, #192]	; (8000c58 <HAL_GPIO_Init+0x350>)
 8000b96:	68db      	ldr	r3, [r3, #12]
 8000b98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	43db      	mvns	r3, r3
 8000b9e:	693a      	ldr	r2, [r7, #16]
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	685b      	ldr	r3, [r3, #4]
 8000ba8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d003      	beq.n	8000bb8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000bb0:	693a      	ldr	r2, [r7, #16]
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	4313      	orrs	r3, r2
 8000bb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000bb8:	4a27      	ldr	r2, [pc, #156]	; (8000c58 <HAL_GPIO_Init+0x350>)
 8000bba:	693b      	ldr	r3, [r7, #16]
 8000bbc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000bbe:	4b26      	ldr	r3, [pc, #152]	; (8000c58 <HAL_GPIO_Init+0x350>)
 8000bc0:	685b      	ldr	r3, [r3, #4]
 8000bc2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	43db      	mvns	r3, r3
 8000bc8:	693a      	ldr	r2, [r7, #16]
 8000bca:	4013      	ands	r3, r2
 8000bcc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	685b      	ldr	r3, [r3, #4]
 8000bd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d003      	beq.n	8000be2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000bda:	693a      	ldr	r2, [r7, #16]
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	4313      	orrs	r3, r2
 8000be0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000be2:	4a1d      	ldr	r2, [pc, #116]	; (8000c58 <HAL_GPIO_Init+0x350>)
 8000be4:	693b      	ldr	r3, [r7, #16]
 8000be6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000be8:	4b1b      	ldr	r3, [pc, #108]	; (8000c58 <HAL_GPIO_Init+0x350>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	43db      	mvns	r3, r3
 8000bf2:	693a      	ldr	r2, [r7, #16]
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d003      	beq.n	8000c0c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000c04:	693a      	ldr	r2, [r7, #16]
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	4313      	orrs	r3, r2
 8000c0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000c0c:	4a12      	ldr	r2, [pc, #72]	; (8000c58 <HAL_GPIO_Init+0x350>)
 8000c0e:	693b      	ldr	r3, [r7, #16]
 8000c10:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000c12:	697b      	ldr	r3, [r7, #20]
 8000c14:	3301      	adds	r3, #1
 8000c16:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	681a      	ldr	r2, [r3, #0]
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	fa22 f303 	lsr.w	r3, r2, r3
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f47f ae78 	bne.w	8000918 <HAL_GPIO_Init+0x10>
  }
}
 8000c28:	bf00      	nop
 8000c2a:	bf00      	nop
 8000c2c:	371c      	adds	r7, #28
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop
 8000c38:	40021000 	.word	0x40021000
 8000c3c:	40010000 	.word	0x40010000
 8000c40:	48000400 	.word	0x48000400
 8000c44:	48000800 	.word	0x48000800
 8000c48:	48000c00 	.word	0x48000c00
 8000c4c:	48001000 	.word	0x48001000
 8000c50:	48001400 	.word	0x48001400
 8000c54:	48001800 	.word	0x48001800
 8000c58:	40010400 	.word	0x40010400

08000c5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b083      	sub	sp, #12
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
 8000c64:	460b      	mov	r3, r1
 8000c66:	807b      	strh	r3, [r7, #2]
 8000c68:	4613      	mov	r3, r2
 8000c6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000c6c:	787b      	ldrb	r3, [r7, #1]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d003      	beq.n	8000c7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000c72:	887a      	ldrh	r2, [r7, #2]
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000c78:	e002      	b.n	8000c80 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000c7a:	887a      	ldrh	r2, [r7, #2]
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000c80:	bf00      	nop
 8000c82:	370c      	adds	r7, #12
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr

08000c8c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	4603      	mov	r3, r0
 8000c94:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000c96:	4b08      	ldr	r3, [pc, #32]	; (8000cb8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000c98:	695a      	ldr	r2, [r3, #20]
 8000c9a:	88fb      	ldrh	r3, [r7, #6]
 8000c9c:	4013      	ands	r3, r2
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d006      	beq.n	8000cb0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000ca2:	4a05      	ldr	r2, [pc, #20]	; (8000cb8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000ca4:	88fb      	ldrh	r3, [r7, #6]
 8000ca6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000ca8:	88fb      	ldrh	r3, [r7, #6]
 8000caa:	4618      	mov	r0, r3
 8000cac:	f000 f806 	bl	8000cbc <HAL_GPIO_EXTI_Callback>
  }
}
 8000cb0:	bf00      	nop
 8000cb2:	3708      	adds	r7, #8
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	40010400 	.word	0x40010400

08000cbc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b083      	sub	sp, #12
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000cc6:	bf00      	nop
 8000cc8:	370c      	adds	r7, #12
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr
	...

08000cd4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000cd8:	4b04      	ldr	r3, [pc, #16]	; (8000cec <HAL_PWREx_GetVoltageRange+0x18>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	40007000 	.word	0x40007000

08000cf0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b085      	sub	sp, #20
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000cfe:	d130      	bne.n	8000d62 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000d00:	4b23      	ldr	r3, [pc, #140]	; (8000d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000d08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000d0c:	d038      	beq.n	8000d80 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d0e:	4b20      	ldr	r3, [pc, #128]	; (8000d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000d16:	4a1e      	ldr	r2, [pc, #120]	; (8000d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d18:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d1c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000d1e:	4b1d      	ldr	r3, [pc, #116]	; (8000d94 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	2232      	movs	r2, #50	; 0x32
 8000d24:	fb02 f303 	mul.w	r3, r2, r3
 8000d28:	4a1b      	ldr	r2, [pc, #108]	; (8000d98 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8000d2e:	0c9b      	lsrs	r3, r3, #18
 8000d30:	3301      	adds	r3, #1
 8000d32:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000d34:	e002      	b.n	8000d3c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	3b01      	subs	r3, #1
 8000d3a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000d3c:	4b14      	ldr	r3, [pc, #80]	; (8000d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d3e:	695b      	ldr	r3, [r3, #20]
 8000d40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d48:	d102      	bne.n	8000d50 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d1f2      	bne.n	8000d36 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000d50:	4b0f      	ldr	r3, [pc, #60]	; (8000d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d52:	695b      	ldr	r3, [r3, #20]
 8000d54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d5c:	d110      	bne.n	8000d80 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000d5e:	2303      	movs	r3, #3
 8000d60:	e00f      	b.n	8000d82 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000d62:	4b0b      	ldr	r3, [pc, #44]	; (8000d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000d6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d6e:	d007      	beq.n	8000d80 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000d70:	4b07      	ldr	r3, [pc, #28]	; (8000d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000d78:	4a05      	ldr	r2, [pc, #20]	; (8000d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d7a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d7e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000d80:	2300      	movs	r3, #0
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	3714      	adds	r7, #20
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop
 8000d90:	40007000 	.word	0x40007000
 8000d94:	20000000 	.word	0x20000000
 8000d98:	431bde83 	.word	0x431bde83

08000d9c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b088      	sub	sp, #32
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d101      	bne.n	8000dae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000daa:	2301      	movs	r3, #1
 8000dac:	e3ca      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000dae:	4b97      	ldr	r3, [pc, #604]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000db0:	689b      	ldr	r3, [r3, #8]
 8000db2:	f003 030c 	and.w	r3, r3, #12
 8000db6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000db8:	4b94      	ldr	r3, [pc, #592]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000dba:	68db      	ldr	r3, [r3, #12]
 8000dbc:	f003 0303 	and.w	r3, r3, #3
 8000dc0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f003 0310 	and.w	r3, r3, #16
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	f000 80e4 	beq.w	8000f98 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000dd0:	69bb      	ldr	r3, [r7, #24]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d007      	beq.n	8000de6 <HAL_RCC_OscConfig+0x4a>
 8000dd6:	69bb      	ldr	r3, [r7, #24]
 8000dd8:	2b0c      	cmp	r3, #12
 8000dda:	f040 808b 	bne.w	8000ef4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000dde:	697b      	ldr	r3, [r7, #20]
 8000de0:	2b01      	cmp	r3, #1
 8000de2:	f040 8087 	bne.w	8000ef4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000de6:	4b89      	ldr	r3, [pc, #548]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f003 0302 	and.w	r3, r3, #2
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d005      	beq.n	8000dfe <HAL_RCC_OscConfig+0x62>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	699b      	ldr	r3, [r3, #24]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d101      	bne.n	8000dfe <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	e3a2      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	6a1a      	ldr	r2, [r3, #32]
 8000e02:	4b82      	ldr	r3, [pc, #520]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	f003 0308 	and.w	r3, r3, #8
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d004      	beq.n	8000e18 <HAL_RCC_OscConfig+0x7c>
 8000e0e:	4b7f      	ldr	r3, [pc, #508]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000e16:	e005      	b.n	8000e24 <HAL_RCC_OscConfig+0x88>
 8000e18:	4b7c      	ldr	r3, [pc, #496]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000e1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000e1e:	091b      	lsrs	r3, r3, #4
 8000e20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000e24:	4293      	cmp	r3, r2
 8000e26:	d223      	bcs.n	8000e70 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	6a1b      	ldr	r3, [r3, #32]
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f000 fd71 	bl	8001914 <RCC_SetFlashLatencyFromMSIRange>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d001      	beq.n	8000e3c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000e38:	2301      	movs	r3, #1
 8000e3a:	e383      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e3c:	4b73      	ldr	r3, [pc, #460]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a72      	ldr	r2, [pc, #456]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000e42:	f043 0308 	orr.w	r3, r3, #8
 8000e46:	6013      	str	r3, [r2, #0]
 8000e48:	4b70      	ldr	r3, [pc, #448]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	6a1b      	ldr	r3, [r3, #32]
 8000e54:	496d      	ldr	r1, [pc, #436]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000e56:	4313      	orrs	r3, r2
 8000e58:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e5a:	4b6c      	ldr	r3, [pc, #432]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	69db      	ldr	r3, [r3, #28]
 8000e66:	021b      	lsls	r3, r3, #8
 8000e68:	4968      	ldr	r1, [pc, #416]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	604b      	str	r3, [r1, #4]
 8000e6e:	e025      	b.n	8000ebc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e70:	4b66      	ldr	r3, [pc, #408]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a65      	ldr	r2, [pc, #404]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000e76:	f043 0308 	orr.w	r3, r3, #8
 8000e7a:	6013      	str	r3, [r2, #0]
 8000e7c:	4b63      	ldr	r3, [pc, #396]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	6a1b      	ldr	r3, [r3, #32]
 8000e88:	4960      	ldr	r1, [pc, #384]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e8e:	4b5f      	ldr	r3, [pc, #380]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	69db      	ldr	r3, [r3, #28]
 8000e9a:	021b      	lsls	r3, r3, #8
 8000e9c:	495b      	ldr	r1, [pc, #364]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000e9e:	4313      	orrs	r3, r2
 8000ea0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000ea2:	69bb      	ldr	r3, [r7, #24]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d109      	bne.n	8000ebc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	6a1b      	ldr	r3, [r3, #32]
 8000eac:	4618      	mov	r0, r3
 8000eae:	f000 fd31 	bl	8001914 <RCC_SetFlashLatencyFromMSIRange>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d001      	beq.n	8000ebc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000eb8:	2301      	movs	r3, #1
 8000eba:	e343      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000ebc:	f000 fc4a 	bl	8001754 <HAL_RCC_GetSysClockFreq>
 8000ec0:	4602      	mov	r2, r0
 8000ec2:	4b52      	ldr	r3, [pc, #328]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000ec4:	689b      	ldr	r3, [r3, #8]
 8000ec6:	091b      	lsrs	r3, r3, #4
 8000ec8:	f003 030f 	and.w	r3, r3, #15
 8000ecc:	4950      	ldr	r1, [pc, #320]	; (8001010 <HAL_RCC_OscConfig+0x274>)
 8000ece:	5ccb      	ldrb	r3, [r1, r3]
 8000ed0:	f003 031f 	and.w	r3, r3, #31
 8000ed4:	fa22 f303 	lsr.w	r3, r2, r3
 8000ed8:	4a4e      	ldr	r2, [pc, #312]	; (8001014 <HAL_RCC_OscConfig+0x278>)
 8000eda:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000edc:	4b4e      	ldr	r3, [pc, #312]	; (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f7ff fb19 	bl	8000518 <HAL_InitTick>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000eea:	7bfb      	ldrb	r3, [r7, #15]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d052      	beq.n	8000f96 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000ef0:	7bfb      	ldrb	r3, [r7, #15]
 8000ef2:	e327      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	699b      	ldr	r3, [r3, #24]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d032      	beq.n	8000f62 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000efc:	4b43      	ldr	r3, [pc, #268]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a42      	ldr	r2, [pc, #264]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000f02:	f043 0301 	orr.w	r3, r3, #1
 8000f06:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000f08:	f7ff fc10 	bl	800072c <HAL_GetTick>
 8000f0c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000f0e:	e008      	b.n	8000f22 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000f10:	f7ff fc0c 	bl	800072c <HAL_GetTick>
 8000f14:	4602      	mov	r2, r0
 8000f16:	693b      	ldr	r3, [r7, #16]
 8000f18:	1ad3      	subs	r3, r2, r3
 8000f1a:	2b02      	cmp	r3, #2
 8000f1c:	d901      	bls.n	8000f22 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000f1e:	2303      	movs	r3, #3
 8000f20:	e310      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000f22:	4b3a      	ldr	r3, [pc, #232]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f003 0302 	and.w	r3, r3, #2
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d0f0      	beq.n	8000f10 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f2e:	4b37      	ldr	r3, [pc, #220]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	4a36      	ldr	r2, [pc, #216]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000f34:	f043 0308 	orr.w	r3, r3, #8
 8000f38:	6013      	str	r3, [r2, #0]
 8000f3a:	4b34      	ldr	r3, [pc, #208]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	6a1b      	ldr	r3, [r3, #32]
 8000f46:	4931      	ldr	r1, [pc, #196]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000f48:	4313      	orrs	r3, r2
 8000f4a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f4c:	4b2f      	ldr	r3, [pc, #188]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	69db      	ldr	r3, [r3, #28]
 8000f58:	021b      	lsls	r3, r3, #8
 8000f5a:	492c      	ldr	r1, [pc, #176]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000f5c:	4313      	orrs	r3, r2
 8000f5e:	604b      	str	r3, [r1, #4]
 8000f60:	e01a      	b.n	8000f98 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000f62:	4b2a      	ldr	r3, [pc, #168]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4a29      	ldr	r2, [pc, #164]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000f68:	f023 0301 	bic.w	r3, r3, #1
 8000f6c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000f6e:	f7ff fbdd 	bl	800072c <HAL_GetTick>
 8000f72:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000f74:	e008      	b.n	8000f88 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000f76:	f7ff fbd9 	bl	800072c <HAL_GetTick>
 8000f7a:	4602      	mov	r2, r0
 8000f7c:	693b      	ldr	r3, [r7, #16]
 8000f7e:	1ad3      	subs	r3, r2, r3
 8000f80:	2b02      	cmp	r3, #2
 8000f82:	d901      	bls.n	8000f88 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8000f84:	2303      	movs	r3, #3
 8000f86:	e2dd      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000f88:	4b20      	ldr	r3, [pc, #128]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	f003 0302 	and.w	r3, r3, #2
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d1f0      	bne.n	8000f76 <HAL_RCC_OscConfig+0x1da>
 8000f94:	e000      	b.n	8000f98 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000f96:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	f003 0301 	and.w	r3, r3, #1
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d074      	beq.n	800108e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000fa4:	69bb      	ldr	r3, [r7, #24]
 8000fa6:	2b08      	cmp	r3, #8
 8000fa8:	d005      	beq.n	8000fb6 <HAL_RCC_OscConfig+0x21a>
 8000faa:	69bb      	ldr	r3, [r7, #24]
 8000fac:	2b0c      	cmp	r3, #12
 8000fae:	d10e      	bne.n	8000fce <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	2b03      	cmp	r3, #3
 8000fb4:	d10b      	bne.n	8000fce <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fb6:	4b15      	ldr	r3, [pc, #84]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d064      	beq.n	800108c <HAL_RCC_OscConfig+0x2f0>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d160      	bne.n	800108c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	e2ba      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fd6:	d106      	bne.n	8000fe6 <HAL_RCC_OscConfig+0x24a>
 8000fd8:	4b0c      	ldr	r3, [pc, #48]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a0b      	ldr	r2, [pc, #44]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000fde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fe2:	6013      	str	r3, [r2, #0]
 8000fe4:	e026      	b.n	8001034 <HAL_RCC_OscConfig+0x298>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000fee:	d115      	bne.n	800101c <HAL_RCC_OscConfig+0x280>
 8000ff0:	4b06      	ldr	r3, [pc, #24]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a05      	ldr	r2, [pc, #20]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000ff6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ffa:	6013      	str	r3, [r2, #0]
 8000ffc:	4b03      	ldr	r3, [pc, #12]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a02      	ldr	r2, [pc, #8]	; (800100c <HAL_RCC_OscConfig+0x270>)
 8001002:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001006:	6013      	str	r3, [r2, #0]
 8001008:	e014      	b.n	8001034 <HAL_RCC_OscConfig+0x298>
 800100a:	bf00      	nop
 800100c:	40021000 	.word	0x40021000
 8001010:	08005108 	.word	0x08005108
 8001014:	20000000 	.word	0x20000000
 8001018:	20000004 	.word	0x20000004
 800101c:	4ba0      	ldr	r3, [pc, #640]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a9f      	ldr	r2, [pc, #636]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001022:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001026:	6013      	str	r3, [r2, #0]
 8001028:	4b9d      	ldr	r3, [pc, #628]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a9c      	ldr	r2, [pc, #624]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 800102e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001032:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d013      	beq.n	8001064 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800103c:	f7ff fb76 	bl	800072c <HAL_GetTick>
 8001040:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001042:	e008      	b.n	8001056 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001044:	f7ff fb72 	bl	800072c <HAL_GetTick>
 8001048:	4602      	mov	r2, r0
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	1ad3      	subs	r3, r2, r3
 800104e:	2b64      	cmp	r3, #100	; 0x64
 8001050:	d901      	bls.n	8001056 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001052:	2303      	movs	r3, #3
 8001054:	e276      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001056:	4b92      	ldr	r3, [pc, #584]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800105e:	2b00      	cmp	r3, #0
 8001060:	d0f0      	beq.n	8001044 <HAL_RCC_OscConfig+0x2a8>
 8001062:	e014      	b.n	800108e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001064:	f7ff fb62 	bl	800072c <HAL_GetTick>
 8001068:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800106a:	e008      	b.n	800107e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800106c:	f7ff fb5e 	bl	800072c <HAL_GetTick>
 8001070:	4602      	mov	r2, r0
 8001072:	693b      	ldr	r3, [r7, #16]
 8001074:	1ad3      	subs	r3, r2, r3
 8001076:	2b64      	cmp	r3, #100	; 0x64
 8001078:	d901      	bls.n	800107e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800107a:	2303      	movs	r3, #3
 800107c:	e262      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800107e:	4b88      	ldr	r3, [pc, #544]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001086:	2b00      	cmp	r3, #0
 8001088:	d1f0      	bne.n	800106c <HAL_RCC_OscConfig+0x2d0>
 800108a:	e000      	b.n	800108e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800108c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f003 0302 	and.w	r3, r3, #2
 8001096:	2b00      	cmp	r3, #0
 8001098:	d060      	beq.n	800115c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800109a:	69bb      	ldr	r3, [r7, #24]
 800109c:	2b04      	cmp	r3, #4
 800109e:	d005      	beq.n	80010ac <HAL_RCC_OscConfig+0x310>
 80010a0:	69bb      	ldr	r3, [r7, #24]
 80010a2:	2b0c      	cmp	r3, #12
 80010a4:	d119      	bne.n	80010da <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	2b02      	cmp	r3, #2
 80010aa:	d116      	bne.n	80010da <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80010ac:	4b7c      	ldr	r3, [pc, #496]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d005      	beq.n	80010c4 <HAL_RCC_OscConfig+0x328>
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	68db      	ldr	r3, [r3, #12]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d101      	bne.n	80010c4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80010c0:	2301      	movs	r3, #1
 80010c2:	e23f      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010c4:	4b76      	ldr	r3, [pc, #472]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	691b      	ldr	r3, [r3, #16]
 80010d0:	061b      	lsls	r3, r3, #24
 80010d2:	4973      	ldr	r1, [pc, #460]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 80010d4:	4313      	orrs	r3, r2
 80010d6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80010d8:	e040      	b.n	800115c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	68db      	ldr	r3, [r3, #12]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d023      	beq.n	800112a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010e2:	4b6f      	ldr	r3, [pc, #444]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4a6e      	ldr	r2, [pc, #440]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 80010e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010ee:	f7ff fb1d 	bl	800072c <HAL_GetTick>
 80010f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80010f4:	e008      	b.n	8001108 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010f6:	f7ff fb19 	bl	800072c <HAL_GetTick>
 80010fa:	4602      	mov	r2, r0
 80010fc:	693b      	ldr	r3, [r7, #16]
 80010fe:	1ad3      	subs	r3, r2, r3
 8001100:	2b02      	cmp	r3, #2
 8001102:	d901      	bls.n	8001108 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001104:	2303      	movs	r3, #3
 8001106:	e21d      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001108:	4b65      	ldr	r3, [pc, #404]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001110:	2b00      	cmp	r3, #0
 8001112:	d0f0      	beq.n	80010f6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001114:	4b62      	ldr	r3, [pc, #392]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	691b      	ldr	r3, [r3, #16]
 8001120:	061b      	lsls	r3, r3, #24
 8001122:	495f      	ldr	r1, [pc, #380]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001124:	4313      	orrs	r3, r2
 8001126:	604b      	str	r3, [r1, #4]
 8001128:	e018      	b.n	800115c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800112a:	4b5d      	ldr	r3, [pc, #372]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	4a5c      	ldr	r2, [pc, #368]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001130:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001134:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001136:	f7ff faf9 	bl	800072c <HAL_GetTick>
 800113a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800113c:	e008      	b.n	8001150 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800113e:	f7ff faf5 	bl	800072c <HAL_GetTick>
 8001142:	4602      	mov	r2, r0
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	1ad3      	subs	r3, r2, r3
 8001148:	2b02      	cmp	r3, #2
 800114a:	d901      	bls.n	8001150 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800114c:	2303      	movs	r3, #3
 800114e:	e1f9      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001150:	4b53      	ldr	r3, [pc, #332]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001158:	2b00      	cmp	r3, #0
 800115a:	d1f0      	bne.n	800113e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f003 0308 	and.w	r3, r3, #8
 8001164:	2b00      	cmp	r3, #0
 8001166:	d03c      	beq.n	80011e2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	695b      	ldr	r3, [r3, #20]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d01c      	beq.n	80011aa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001170:	4b4b      	ldr	r3, [pc, #300]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001172:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001176:	4a4a      	ldr	r2, [pc, #296]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001178:	f043 0301 	orr.w	r3, r3, #1
 800117c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001180:	f7ff fad4 	bl	800072c <HAL_GetTick>
 8001184:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001186:	e008      	b.n	800119a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001188:	f7ff fad0 	bl	800072c <HAL_GetTick>
 800118c:	4602      	mov	r2, r0
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	1ad3      	subs	r3, r2, r3
 8001192:	2b02      	cmp	r3, #2
 8001194:	d901      	bls.n	800119a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001196:	2303      	movs	r3, #3
 8001198:	e1d4      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800119a:	4b41      	ldr	r3, [pc, #260]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 800119c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80011a0:	f003 0302 	and.w	r3, r3, #2
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d0ef      	beq.n	8001188 <HAL_RCC_OscConfig+0x3ec>
 80011a8:	e01b      	b.n	80011e2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011aa:	4b3d      	ldr	r3, [pc, #244]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 80011ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80011b0:	4a3b      	ldr	r2, [pc, #236]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 80011b2:	f023 0301 	bic.w	r3, r3, #1
 80011b6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011ba:	f7ff fab7 	bl	800072c <HAL_GetTick>
 80011be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80011c0:	e008      	b.n	80011d4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011c2:	f7ff fab3 	bl	800072c <HAL_GetTick>
 80011c6:	4602      	mov	r2, r0
 80011c8:	693b      	ldr	r3, [r7, #16]
 80011ca:	1ad3      	subs	r3, r2, r3
 80011cc:	2b02      	cmp	r3, #2
 80011ce:	d901      	bls.n	80011d4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80011d0:	2303      	movs	r3, #3
 80011d2:	e1b7      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80011d4:	4b32      	ldr	r3, [pc, #200]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 80011d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80011da:	f003 0302 	and.w	r3, r3, #2
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d1ef      	bne.n	80011c2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f003 0304 	and.w	r3, r3, #4
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	f000 80a6 	beq.w	800133c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80011f0:	2300      	movs	r3, #0
 80011f2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80011f4:	4b2a      	ldr	r3, [pc, #168]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 80011f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d10d      	bne.n	800121c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001200:	4b27      	ldr	r3, [pc, #156]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001202:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001204:	4a26      	ldr	r2, [pc, #152]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001206:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800120a:	6593      	str	r3, [r2, #88]	; 0x58
 800120c:	4b24      	ldr	r3, [pc, #144]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 800120e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001210:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001214:	60bb      	str	r3, [r7, #8]
 8001216:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001218:	2301      	movs	r3, #1
 800121a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800121c:	4b21      	ldr	r3, [pc, #132]	; (80012a4 <HAL_RCC_OscConfig+0x508>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001224:	2b00      	cmp	r3, #0
 8001226:	d118      	bne.n	800125a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001228:	4b1e      	ldr	r3, [pc, #120]	; (80012a4 <HAL_RCC_OscConfig+0x508>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a1d      	ldr	r2, [pc, #116]	; (80012a4 <HAL_RCC_OscConfig+0x508>)
 800122e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001232:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001234:	f7ff fa7a 	bl	800072c <HAL_GetTick>
 8001238:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800123a:	e008      	b.n	800124e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800123c:	f7ff fa76 	bl	800072c <HAL_GetTick>
 8001240:	4602      	mov	r2, r0
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	2b02      	cmp	r3, #2
 8001248:	d901      	bls.n	800124e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800124a:	2303      	movs	r3, #3
 800124c:	e17a      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800124e:	4b15      	ldr	r3, [pc, #84]	; (80012a4 <HAL_RCC_OscConfig+0x508>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001256:	2b00      	cmp	r3, #0
 8001258:	d0f0      	beq.n	800123c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	689b      	ldr	r3, [r3, #8]
 800125e:	2b01      	cmp	r3, #1
 8001260:	d108      	bne.n	8001274 <HAL_RCC_OscConfig+0x4d8>
 8001262:	4b0f      	ldr	r3, [pc, #60]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001264:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001268:	4a0d      	ldr	r2, [pc, #52]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 800126a:	f043 0301 	orr.w	r3, r3, #1
 800126e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001272:	e029      	b.n	80012c8 <HAL_RCC_OscConfig+0x52c>
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	689b      	ldr	r3, [r3, #8]
 8001278:	2b05      	cmp	r3, #5
 800127a:	d115      	bne.n	80012a8 <HAL_RCC_OscConfig+0x50c>
 800127c:	4b08      	ldr	r3, [pc, #32]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 800127e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001282:	4a07      	ldr	r2, [pc, #28]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001284:	f043 0304 	orr.w	r3, r3, #4
 8001288:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800128c:	4b04      	ldr	r3, [pc, #16]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 800128e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001292:	4a03      	ldr	r2, [pc, #12]	; (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001294:	f043 0301 	orr.w	r3, r3, #1
 8001298:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800129c:	e014      	b.n	80012c8 <HAL_RCC_OscConfig+0x52c>
 800129e:	bf00      	nop
 80012a0:	40021000 	.word	0x40021000
 80012a4:	40007000 	.word	0x40007000
 80012a8:	4b9c      	ldr	r3, [pc, #624]	; (800151c <HAL_RCC_OscConfig+0x780>)
 80012aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80012ae:	4a9b      	ldr	r2, [pc, #620]	; (800151c <HAL_RCC_OscConfig+0x780>)
 80012b0:	f023 0301 	bic.w	r3, r3, #1
 80012b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80012b8:	4b98      	ldr	r3, [pc, #608]	; (800151c <HAL_RCC_OscConfig+0x780>)
 80012ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80012be:	4a97      	ldr	r2, [pc, #604]	; (800151c <HAL_RCC_OscConfig+0x780>)
 80012c0:	f023 0304 	bic.w	r3, r3, #4
 80012c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	689b      	ldr	r3, [r3, #8]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d016      	beq.n	80012fe <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012d0:	f7ff fa2c 	bl	800072c <HAL_GetTick>
 80012d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80012d6:	e00a      	b.n	80012ee <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012d8:	f7ff fa28 	bl	800072c <HAL_GetTick>
 80012dc:	4602      	mov	r2, r0
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	1ad3      	subs	r3, r2, r3
 80012e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d901      	bls.n	80012ee <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80012ea:	2303      	movs	r3, #3
 80012ec:	e12a      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80012ee:	4b8b      	ldr	r3, [pc, #556]	; (800151c <HAL_RCC_OscConfig+0x780>)
 80012f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80012f4:	f003 0302 	and.w	r3, r3, #2
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d0ed      	beq.n	80012d8 <HAL_RCC_OscConfig+0x53c>
 80012fc:	e015      	b.n	800132a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012fe:	f7ff fa15 	bl	800072c <HAL_GetTick>
 8001302:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001304:	e00a      	b.n	800131c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001306:	f7ff fa11 	bl	800072c <HAL_GetTick>
 800130a:	4602      	mov	r2, r0
 800130c:	693b      	ldr	r3, [r7, #16]
 800130e:	1ad3      	subs	r3, r2, r3
 8001310:	f241 3288 	movw	r2, #5000	; 0x1388
 8001314:	4293      	cmp	r3, r2
 8001316:	d901      	bls.n	800131c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001318:	2303      	movs	r3, #3
 800131a:	e113      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800131c:	4b7f      	ldr	r3, [pc, #508]	; (800151c <HAL_RCC_OscConfig+0x780>)
 800131e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001322:	f003 0302 	and.w	r3, r3, #2
 8001326:	2b00      	cmp	r3, #0
 8001328:	d1ed      	bne.n	8001306 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800132a:	7ffb      	ldrb	r3, [r7, #31]
 800132c:	2b01      	cmp	r3, #1
 800132e:	d105      	bne.n	800133c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001330:	4b7a      	ldr	r3, [pc, #488]	; (800151c <HAL_RCC_OscConfig+0x780>)
 8001332:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001334:	4a79      	ldr	r2, [pc, #484]	; (800151c <HAL_RCC_OscConfig+0x780>)
 8001336:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800133a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001340:	2b00      	cmp	r3, #0
 8001342:	f000 80fe 	beq.w	8001542 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800134a:	2b02      	cmp	r3, #2
 800134c:	f040 80d0 	bne.w	80014f0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001350:	4b72      	ldr	r3, [pc, #456]	; (800151c <HAL_RCC_OscConfig+0x780>)
 8001352:	68db      	ldr	r3, [r3, #12]
 8001354:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001356:	697b      	ldr	r3, [r7, #20]
 8001358:	f003 0203 	and.w	r2, r3, #3
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001360:	429a      	cmp	r2, r3
 8001362:	d130      	bne.n	80013c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136e:	3b01      	subs	r3, #1
 8001370:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001372:	429a      	cmp	r2, r3
 8001374:	d127      	bne.n	80013c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001380:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001382:	429a      	cmp	r2, r3
 8001384:	d11f      	bne.n	80013c6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800138c:	687a      	ldr	r2, [r7, #4]
 800138e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001390:	2a07      	cmp	r2, #7
 8001392:	bf14      	ite	ne
 8001394:	2201      	movne	r2, #1
 8001396:	2200      	moveq	r2, #0
 8001398:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800139a:	4293      	cmp	r3, r2
 800139c:	d113      	bne.n	80013c6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800139e:	697b      	ldr	r3, [r7, #20]
 80013a0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013a8:	085b      	lsrs	r3, r3, #1
 80013aa:	3b01      	subs	r3, #1
 80013ac:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d109      	bne.n	80013c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013bc:	085b      	lsrs	r3, r3, #1
 80013be:	3b01      	subs	r3, #1
 80013c0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80013c2:	429a      	cmp	r2, r3
 80013c4:	d06e      	beq.n	80014a4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80013c6:	69bb      	ldr	r3, [r7, #24]
 80013c8:	2b0c      	cmp	r3, #12
 80013ca:	d069      	beq.n	80014a0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80013cc:	4b53      	ldr	r3, [pc, #332]	; (800151c <HAL_RCC_OscConfig+0x780>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d105      	bne.n	80013e4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80013d8:	4b50      	ldr	r3, [pc, #320]	; (800151c <HAL_RCC_OscConfig+0x780>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80013e4:	2301      	movs	r3, #1
 80013e6:	e0ad      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80013e8:	4b4c      	ldr	r3, [pc, #304]	; (800151c <HAL_RCC_OscConfig+0x780>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a4b      	ldr	r2, [pc, #300]	; (800151c <HAL_RCC_OscConfig+0x780>)
 80013ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80013f2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80013f4:	f7ff f99a 	bl	800072c <HAL_GetTick>
 80013f8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80013fa:	e008      	b.n	800140e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013fc:	f7ff f996 	bl	800072c <HAL_GetTick>
 8001400:	4602      	mov	r2, r0
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	2b02      	cmp	r3, #2
 8001408:	d901      	bls.n	800140e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800140a:	2303      	movs	r3, #3
 800140c:	e09a      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800140e:	4b43      	ldr	r3, [pc, #268]	; (800151c <HAL_RCC_OscConfig+0x780>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001416:	2b00      	cmp	r3, #0
 8001418:	d1f0      	bne.n	80013fc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800141a:	4b40      	ldr	r3, [pc, #256]	; (800151c <HAL_RCC_OscConfig+0x780>)
 800141c:	68da      	ldr	r2, [r3, #12]
 800141e:	4b40      	ldr	r3, [pc, #256]	; (8001520 <HAL_RCC_OscConfig+0x784>)
 8001420:	4013      	ands	r3, r2
 8001422:	687a      	ldr	r2, [r7, #4]
 8001424:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001426:	687a      	ldr	r2, [r7, #4]
 8001428:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800142a:	3a01      	subs	r2, #1
 800142c:	0112      	lsls	r2, r2, #4
 800142e:	4311      	orrs	r1, r2
 8001430:	687a      	ldr	r2, [r7, #4]
 8001432:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001434:	0212      	lsls	r2, r2, #8
 8001436:	4311      	orrs	r1, r2
 8001438:	687a      	ldr	r2, [r7, #4]
 800143a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800143c:	0852      	lsrs	r2, r2, #1
 800143e:	3a01      	subs	r2, #1
 8001440:	0552      	lsls	r2, r2, #21
 8001442:	4311      	orrs	r1, r2
 8001444:	687a      	ldr	r2, [r7, #4]
 8001446:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001448:	0852      	lsrs	r2, r2, #1
 800144a:	3a01      	subs	r2, #1
 800144c:	0652      	lsls	r2, r2, #25
 800144e:	4311      	orrs	r1, r2
 8001450:	687a      	ldr	r2, [r7, #4]
 8001452:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001454:	0912      	lsrs	r2, r2, #4
 8001456:	0452      	lsls	r2, r2, #17
 8001458:	430a      	orrs	r2, r1
 800145a:	4930      	ldr	r1, [pc, #192]	; (800151c <HAL_RCC_OscConfig+0x780>)
 800145c:	4313      	orrs	r3, r2
 800145e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001460:	4b2e      	ldr	r3, [pc, #184]	; (800151c <HAL_RCC_OscConfig+0x780>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a2d      	ldr	r2, [pc, #180]	; (800151c <HAL_RCC_OscConfig+0x780>)
 8001466:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800146a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800146c:	4b2b      	ldr	r3, [pc, #172]	; (800151c <HAL_RCC_OscConfig+0x780>)
 800146e:	68db      	ldr	r3, [r3, #12]
 8001470:	4a2a      	ldr	r2, [pc, #168]	; (800151c <HAL_RCC_OscConfig+0x780>)
 8001472:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001476:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001478:	f7ff f958 	bl	800072c <HAL_GetTick>
 800147c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800147e:	e008      	b.n	8001492 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001480:	f7ff f954 	bl	800072c <HAL_GetTick>
 8001484:	4602      	mov	r2, r0
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	1ad3      	subs	r3, r2, r3
 800148a:	2b02      	cmp	r3, #2
 800148c:	d901      	bls.n	8001492 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800148e:	2303      	movs	r3, #3
 8001490:	e058      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001492:	4b22      	ldr	r3, [pc, #136]	; (800151c <HAL_RCC_OscConfig+0x780>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800149a:	2b00      	cmp	r3, #0
 800149c:	d0f0      	beq.n	8001480 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800149e:	e050      	b.n	8001542 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80014a0:	2301      	movs	r3, #1
 80014a2:	e04f      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014a4:	4b1d      	ldr	r3, [pc, #116]	; (800151c <HAL_RCC_OscConfig+0x780>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d148      	bne.n	8001542 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80014b0:	4b1a      	ldr	r3, [pc, #104]	; (800151c <HAL_RCC_OscConfig+0x780>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a19      	ldr	r2, [pc, #100]	; (800151c <HAL_RCC_OscConfig+0x780>)
 80014b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80014ba:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80014bc:	4b17      	ldr	r3, [pc, #92]	; (800151c <HAL_RCC_OscConfig+0x780>)
 80014be:	68db      	ldr	r3, [r3, #12]
 80014c0:	4a16      	ldr	r2, [pc, #88]	; (800151c <HAL_RCC_OscConfig+0x780>)
 80014c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80014c6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80014c8:	f7ff f930 	bl	800072c <HAL_GetTick>
 80014cc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014ce:	e008      	b.n	80014e2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014d0:	f7ff f92c 	bl	800072c <HAL_GetTick>
 80014d4:	4602      	mov	r2, r0
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	1ad3      	subs	r3, r2, r3
 80014da:	2b02      	cmp	r3, #2
 80014dc:	d901      	bls.n	80014e2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80014de:	2303      	movs	r3, #3
 80014e0:	e030      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014e2:	4b0e      	ldr	r3, [pc, #56]	; (800151c <HAL_RCC_OscConfig+0x780>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d0f0      	beq.n	80014d0 <HAL_RCC_OscConfig+0x734>
 80014ee:	e028      	b.n	8001542 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80014f0:	69bb      	ldr	r3, [r7, #24]
 80014f2:	2b0c      	cmp	r3, #12
 80014f4:	d023      	beq.n	800153e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014f6:	4b09      	ldr	r3, [pc, #36]	; (800151c <HAL_RCC_OscConfig+0x780>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a08      	ldr	r2, [pc, #32]	; (800151c <HAL_RCC_OscConfig+0x780>)
 80014fc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001500:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001502:	f7ff f913 	bl	800072c <HAL_GetTick>
 8001506:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001508:	e00c      	b.n	8001524 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800150a:	f7ff f90f 	bl	800072c <HAL_GetTick>
 800150e:	4602      	mov	r2, r0
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	1ad3      	subs	r3, r2, r3
 8001514:	2b02      	cmp	r3, #2
 8001516:	d905      	bls.n	8001524 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001518:	2303      	movs	r3, #3
 800151a:	e013      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
 800151c:	40021000 	.word	0x40021000
 8001520:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001524:	4b09      	ldr	r3, [pc, #36]	; (800154c <HAL_RCC_OscConfig+0x7b0>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800152c:	2b00      	cmp	r3, #0
 800152e:	d1ec      	bne.n	800150a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001530:	4b06      	ldr	r3, [pc, #24]	; (800154c <HAL_RCC_OscConfig+0x7b0>)
 8001532:	68da      	ldr	r2, [r3, #12]
 8001534:	4905      	ldr	r1, [pc, #20]	; (800154c <HAL_RCC_OscConfig+0x7b0>)
 8001536:	4b06      	ldr	r3, [pc, #24]	; (8001550 <HAL_RCC_OscConfig+0x7b4>)
 8001538:	4013      	ands	r3, r2
 800153a:	60cb      	str	r3, [r1, #12]
 800153c:	e001      	b.n	8001542 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800153e:	2301      	movs	r3, #1
 8001540:	e000      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001542:	2300      	movs	r3, #0
}
 8001544:	4618      	mov	r0, r3
 8001546:	3720      	adds	r7, #32
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	40021000 	.word	0x40021000
 8001550:	feeefffc 	.word	0xfeeefffc

08001554 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d101      	bne.n	8001568 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001564:	2301      	movs	r3, #1
 8001566:	e0e7      	b.n	8001738 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001568:	4b75      	ldr	r3, [pc, #468]	; (8001740 <HAL_RCC_ClockConfig+0x1ec>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f003 0307 	and.w	r3, r3, #7
 8001570:	683a      	ldr	r2, [r7, #0]
 8001572:	429a      	cmp	r2, r3
 8001574:	d910      	bls.n	8001598 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001576:	4b72      	ldr	r3, [pc, #456]	; (8001740 <HAL_RCC_ClockConfig+0x1ec>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f023 0207 	bic.w	r2, r3, #7
 800157e:	4970      	ldr	r1, [pc, #448]	; (8001740 <HAL_RCC_ClockConfig+0x1ec>)
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	4313      	orrs	r3, r2
 8001584:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001586:	4b6e      	ldr	r3, [pc, #440]	; (8001740 <HAL_RCC_ClockConfig+0x1ec>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f003 0307 	and.w	r3, r3, #7
 800158e:	683a      	ldr	r2, [r7, #0]
 8001590:	429a      	cmp	r2, r3
 8001592:	d001      	beq.n	8001598 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001594:	2301      	movs	r3, #1
 8001596:	e0cf      	b.n	8001738 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f003 0302 	and.w	r3, r3, #2
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d010      	beq.n	80015c6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	689a      	ldr	r2, [r3, #8]
 80015a8:	4b66      	ldr	r3, [pc, #408]	; (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 80015aa:	689b      	ldr	r3, [r3, #8]
 80015ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80015b0:	429a      	cmp	r2, r3
 80015b2:	d908      	bls.n	80015c6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015b4:	4b63      	ldr	r3, [pc, #396]	; (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 80015b6:	689b      	ldr	r3, [r3, #8]
 80015b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	689b      	ldr	r3, [r3, #8]
 80015c0:	4960      	ldr	r1, [pc, #384]	; (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 80015c2:	4313      	orrs	r3, r2
 80015c4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f003 0301 	and.w	r3, r3, #1
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d04c      	beq.n	800166c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	2b03      	cmp	r3, #3
 80015d8:	d107      	bne.n	80015ea <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015da:	4b5a      	ldr	r3, [pc, #360]	; (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d121      	bne.n	800162a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80015e6:	2301      	movs	r3, #1
 80015e8:	e0a6      	b.n	8001738 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	2b02      	cmp	r3, #2
 80015f0:	d107      	bne.n	8001602 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015f2:	4b54      	ldr	r3, [pc, #336]	; (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d115      	bne.n	800162a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	e09a      	b.n	8001738 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d107      	bne.n	800161a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800160a:	4b4e      	ldr	r3, [pc, #312]	; (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f003 0302 	and.w	r3, r3, #2
 8001612:	2b00      	cmp	r3, #0
 8001614:	d109      	bne.n	800162a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	e08e      	b.n	8001738 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800161a:	4b4a      	ldr	r3, [pc, #296]	; (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001622:	2b00      	cmp	r3, #0
 8001624:	d101      	bne.n	800162a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e086      	b.n	8001738 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800162a:	4b46      	ldr	r3, [pc, #280]	; (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 800162c:	689b      	ldr	r3, [r3, #8]
 800162e:	f023 0203 	bic.w	r2, r3, #3
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	4943      	ldr	r1, [pc, #268]	; (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 8001638:	4313      	orrs	r3, r2
 800163a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800163c:	f7ff f876 	bl	800072c <HAL_GetTick>
 8001640:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001642:	e00a      	b.n	800165a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001644:	f7ff f872 	bl	800072c <HAL_GetTick>
 8001648:	4602      	mov	r2, r0
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	1ad3      	subs	r3, r2, r3
 800164e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001652:	4293      	cmp	r3, r2
 8001654:	d901      	bls.n	800165a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001656:	2303      	movs	r3, #3
 8001658:	e06e      	b.n	8001738 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800165a:	4b3a      	ldr	r3, [pc, #232]	; (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	f003 020c 	and.w	r2, r3, #12
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	429a      	cmp	r2, r3
 800166a:	d1eb      	bne.n	8001644 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f003 0302 	and.w	r3, r3, #2
 8001674:	2b00      	cmp	r3, #0
 8001676:	d010      	beq.n	800169a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	689a      	ldr	r2, [r3, #8]
 800167c:	4b31      	ldr	r3, [pc, #196]	; (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 800167e:	689b      	ldr	r3, [r3, #8]
 8001680:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001684:	429a      	cmp	r2, r3
 8001686:	d208      	bcs.n	800169a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001688:	4b2e      	ldr	r3, [pc, #184]	; (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	492b      	ldr	r1, [pc, #172]	; (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 8001696:	4313      	orrs	r3, r2
 8001698:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800169a:	4b29      	ldr	r3, [pc, #164]	; (8001740 <HAL_RCC_ClockConfig+0x1ec>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f003 0307 	and.w	r3, r3, #7
 80016a2:	683a      	ldr	r2, [r7, #0]
 80016a4:	429a      	cmp	r2, r3
 80016a6:	d210      	bcs.n	80016ca <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016a8:	4b25      	ldr	r3, [pc, #148]	; (8001740 <HAL_RCC_ClockConfig+0x1ec>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f023 0207 	bic.w	r2, r3, #7
 80016b0:	4923      	ldr	r1, [pc, #140]	; (8001740 <HAL_RCC_ClockConfig+0x1ec>)
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	4313      	orrs	r3, r2
 80016b6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016b8:	4b21      	ldr	r3, [pc, #132]	; (8001740 <HAL_RCC_ClockConfig+0x1ec>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f003 0307 	and.w	r3, r3, #7
 80016c0:	683a      	ldr	r2, [r7, #0]
 80016c2:	429a      	cmp	r2, r3
 80016c4:	d001      	beq.n	80016ca <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
 80016c8:	e036      	b.n	8001738 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f003 0304 	and.w	r3, r3, #4
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d008      	beq.n	80016e8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016d6:	4b1b      	ldr	r3, [pc, #108]	; (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	68db      	ldr	r3, [r3, #12]
 80016e2:	4918      	ldr	r1, [pc, #96]	; (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 80016e4:	4313      	orrs	r3, r2
 80016e6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f003 0308 	and.w	r3, r3, #8
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d009      	beq.n	8001708 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80016f4:	4b13      	ldr	r3, [pc, #76]	; (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 80016f6:	689b      	ldr	r3, [r3, #8]
 80016f8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	691b      	ldr	r3, [r3, #16]
 8001700:	00db      	lsls	r3, r3, #3
 8001702:	4910      	ldr	r1, [pc, #64]	; (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 8001704:	4313      	orrs	r3, r2
 8001706:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001708:	f000 f824 	bl	8001754 <HAL_RCC_GetSysClockFreq>
 800170c:	4602      	mov	r2, r0
 800170e:	4b0d      	ldr	r3, [pc, #52]	; (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	091b      	lsrs	r3, r3, #4
 8001714:	f003 030f 	and.w	r3, r3, #15
 8001718:	490b      	ldr	r1, [pc, #44]	; (8001748 <HAL_RCC_ClockConfig+0x1f4>)
 800171a:	5ccb      	ldrb	r3, [r1, r3]
 800171c:	f003 031f 	and.w	r3, r3, #31
 8001720:	fa22 f303 	lsr.w	r3, r2, r3
 8001724:	4a09      	ldr	r2, [pc, #36]	; (800174c <HAL_RCC_ClockConfig+0x1f8>)
 8001726:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001728:	4b09      	ldr	r3, [pc, #36]	; (8001750 <HAL_RCC_ClockConfig+0x1fc>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4618      	mov	r0, r3
 800172e:	f7fe fef3 	bl	8000518 <HAL_InitTick>
 8001732:	4603      	mov	r3, r0
 8001734:	72fb      	strb	r3, [r7, #11]

  return status;
 8001736:	7afb      	ldrb	r3, [r7, #11]
}
 8001738:	4618      	mov	r0, r3
 800173a:	3710      	adds	r7, #16
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	40022000 	.word	0x40022000
 8001744:	40021000 	.word	0x40021000
 8001748:	08005108 	.word	0x08005108
 800174c:	20000000 	.word	0x20000000
 8001750:	20000004 	.word	0x20000004

08001754 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001754:	b480      	push	{r7}
 8001756:	b089      	sub	sp, #36	; 0x24
 8001758:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800175a:	2300      	movs	r3, #0
 800175c:	61fb      	str	r3, [r7, #28]
 800175e:	2300      	movs	r3, #0
 8001760:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001762:	4b3e      	ldr	r3, [pc, #248]	; (800185c <HAL_RCC_GetSysClockFreq+0x108>)
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	f003 030c 	and.w	r3, r3, #12
 800176a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800176c:	4b3b      	ldr	r3, [pc, #236]	; (800185c <HAL_RCC_GetSysClockFreq+0x108>)
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	f003 0303 	and.w	r3, r3, #3
 8001774:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d005      	beq.n	8001788 <HAL_RCC_GetSysClockFreq+0x34>
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	2b0c      	cmp	r3, #12
 8001780:	d121      	bne.n	80017c6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	2b01      	cmp	r3, #1
 8001786:	d11e      	bne.n	80017c6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001788:	4b34      	ldr	r3, [pc, #208]	; (800185c <HAL_RCC_GetSysClockFreq+0x108>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f003 0308 	and.w	r3, r3, #8
 8001790:	2b00      	cmp	r3, #0
 8001792:	d107      	bne.n	80017a4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001794:	4b31      	ldr	r3, [pc, #196]	; (800185c <HAL_RCC_GetSysClockFreq+0x108>)
 8001796:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800179a:	0a1b      	lsrs	r3, r3, #8
 800179c:	f003 030f 	and.w	r3, r3, #15
 80017a0:	61fb      	str	r3, [r7, #28]
 80017a2:	e005      	b.n	80017b0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80017a4:	4b2d      	ldr	r3, [pc, #180]	; (800185c <HAL_RCC_GetSysClockFreq+0x108>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	091b      	lsrs	r3, r3, #4
 80017aa:	f003 030f 	and.w	r3, r3, #15
 80017ae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80017b0:	4a2b      	ldr	r2, [pc, #172]	; (8001860 <HAL_RCC_GetSysClockFreq+0x10c>)
 80017b2:	69fb      	ldr	r3, [r7, #28]
 80017b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017b8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80017ba:	693b      	ldr	r3, [r7, #16]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d10d      	bne.n	80017dc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80017c0:	69fb      	ldr	r3, [r7, #28]
 80017c2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80017c4:	e00a      	b.n	80017dc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	2b04      	cmp	r3, #4
 80017ca:	d102      	bne.n	80017d2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80017cc:	4b25      	ldr	r3, [pc, #148]	; (8001864 <HAL_RCC_GetSysClockFreq+0x110>)
 80017ce:	61bb      	str	r3, [r7, #24]
 80017d0:	e004      	b.n	80017dc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	2b08      	cmp	r3, #8
 80017d6:	d101      	bne.n	80017dc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80017d8:	4b23      	ldr	r3, [pc, #140]	; (8001868 <HAL_RCC_GetSysClockFreq+0x114>)
 80017da:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	2b0c      	cmp	r3, #12
 80017e0:	d134      	bne.n	800184c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80017e2:	4b1e      	ldr	r3, [pc, #120]	; (800185c <HAL_RCC_GetSysClockFreq+0x108>)
 80017e4:	68db      	ldr	r3, [r3, #12]
 80017e6:	f003 0303 	and.w	r3, r3, #3
 80017ea:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	2b02      	cmp	r3, #2
 80017f0:	d003      	beq.n	80017fa <HAL_RCC_GetSysClockFreq+0xa6>
 80017f2:	68bb      	ldr	r3, [r7, #8]
 80017f4:	2b03      	cmp	r3, #3
 80017f6:	d003      	beq.n	8001800 <HAL_RCC_GetSysClockFreq+0xac>
 80017f8:	e005      	b.n	8001806 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80017fa:	4b1a      	ldr	r3, [pc, #104]	; (8001864 <HAL_RCC_GetSysClockFreq+0x110>)
 80017fc:	617b      	str	r3, [r7, #20]
      break;
 80017fe:	e005      	b.n	800180c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001800:	4b19      	ldr	r3, [pc, #100]	; (8001868 <HAL_RCC_GetSysClockFreq+0x114>)
 8001802:	617b      	str	r3, [r7, #20]
      break;
 8001804:	e002      	b.n	800180c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	617b      	str	r3, [r7, #20]
      break;
 800180a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800180c:	4b13      	ldr	r3, [pc, #76]	; (800185c <HAL_RCC_GetSysClockFreq+0x108>)
 800180e:	68db      	ldr	r3, [r3, #12]
 8001810:	091b      	lsrs	r3, r3, #4
 8001812:	f003 0307 	and.w	r3, r3, #7
 8001816:	3301      	adds	r3, #1
 8001818:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800181a:	4b10      	ldr	r3, [pc, #64]	; (800185c <HAL_RCC_GetSysClockFreq+0x108>)
 800181c:	68db      	ldr	r3, [r3, #12]
 800181e:	0a1b      	lsrs	r3, r3, #8
 8001820:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001824:	697a      	ldr	r2, [r7, #20]
 8001826:	fb03 f202 	mul.w	r2, r3, r2
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001830:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001832:	4b0a      	ldr	r3, [pc, #40]	; (800185c <HAL_RCC_GetSysClockFreq+0x108>)
 8001834:	68db      	ldr	r3, [r3, #12]
 8001836:	0e5b      	lsrs	r3, r3, #25
 8001838:	f003 0303 	and.w	r3, r3, #3
 800183c:	3301      	adds	r3, #1
 800183e:	005b      	lsls	r3, r3, #1
 8001840:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001842:	697a      	ldr	r2, [r7, #20]
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	fbb2 f3f3 	udiv	r3, r2, r3
 800184a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800184c:	69bb      	ldr	r3, [r7, #24]
}
 800184e:	4618      	mov	r0, r3
 8001850:	3724      	adds	r7, #36	; 0x24
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	40021000 	.word	0x40021000
 8001860:	08005120 	.word	0x08005120
 8001864:	00f42400 	.word	0x00f42400
 8001868:	007a1200 	.word	0x007a1200

0800186c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001870:	4b03      	ldr	r3, [pc, #12]	; (8001880 <HAL_RCC_GetHCLKFreq+0x14>)
 8001872:	681b      	ldr	r3, [r3, #0]
}
 8001874:	4618      	mov	r0, r3
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	20000000 	.word	0x20000000

08001884 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001888:	f7ff fff0 	bl	800186c <HAL_RCC_GetHCLKFreq>
 800188c:	4602      	mov	r2, r0
 800188e:	4b06      	ldr	r3, [pc, #24]	; (80018a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001890:	689b      	ldr	r3, [r3, #8]
 8001892:	0a1b      	lsrs	r3, r3, #8
 8001894:	f003 0307 	and.w	r3, r3, #7
 8001898:	4904      	ldr	r1, [pc, #16]	; (80018ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800189a:	5ccb      	ldrb	r3, [r1, r3]
 800189c:	f003 031f 	and.w	r3, r3, #31
 80018a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	40021000 	.word	0x40021000
 80018ac:	08005118 	.word	0x08005118

080018b0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b083      	sub	sp, #12
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
 80018b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	220f      	movs	r2, #15
 80018be:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80018c0:	4b12      	ldr	r3, [pc, #72]	; (800190c <HAL_RCC_GetClockConfig+0x5c>)
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f003 0203 	and.w	r2, r3, #3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80018cc:	4b0f      	ldr	r3, [pc, #60]	; (800190c <HAL_RCC_GetClockConfig+0x5c>)
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80018d8:	4b0c      	ldr	r3, [pc, #48]	; (800190c <HAL_RCC_GetClockConfig+0x5c>)
 80018da:	689b      	ldr	r3, [r3, #8]
 80018dc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80018e4:	4b09      	ldr	r3, [pc, #36]	; (800190c <HAL_RCC_GetClockConfig+0x5c>)
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	08db      	lsrs	r3, r3, #3
 80018ea:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80018f2:	4b07      	ldr	r3, [pc, #28]	; (8001910 <HAL_RCC_GetClockConfig+0x60>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f003 0207 	and.w	r2, r3, #7
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	601a      	str	r2, [r3, #0]
}
 80018fe:	bf00      	nop
 8001900:	370c      	adds	r7, #12
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	40021000 	.word	0x40021000
 8001910:	40022000 	.word	0x40022000

08001914 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b086      	sub	sp, #24
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800191c:	2300      	movs	r3, #0
 800191e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001920:	4b2a      	ldr	r3, [pc, #168]	; (80019cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001922:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001924:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001928:	2b00      	cmp	r3, #0
 800192a:	d003      	beq.n	8001934 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800192c:	f7ff f9d2 	bl	8000cd4 <HAL_PWREx_GetVoltageRange>
 8001930:	6178      	str	r0, [r7, #20]
 8001932:	e014      	b.n	800195e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001934:	4b25      	ldr	r3, [pc, #148]	; (80019cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001936:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001938:	4a24      	ldr	r2, [pc, #144]	; (80019cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800193a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800193e:	6593      	str	r3, [r2, #88]	; 0x58
 8001940:	4b22      	ldr	r3, [pc, #136]	; (80019cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001942:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001944:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001948:	60fb      	str	r3, [r7, #12]
 800194a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800194c:	f7ff f9c2 	bl	8000cd4 <HAL_PWREx_GetVoltageRange>
 8001950:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001952:	4b1e      	ldr	r3, [pc, #120]	; (80019cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001956:	4a1d      	ldr	r2, [pc, #116]	; (80019cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001958:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800195c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001964:	d10b      	bne.n	800197e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2b80      	cmp	r3, #128	; 0x80
 800196a:	d919      	bls.n	80019a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2ba0      	cmp	r3, #160	; 0xa0
 8001970:	d902      	bls.n	8001978 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001972:	2302      	movs	r3, #2
 8001974:	613b      	str	r3, [r7, #16]
 8001976:	e013      	b.n	80019a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001978:	2301      	movs	r3, #1
 800197a:	613b      	str	r3, [r7, #16]
 800197c:	e010      	b.n	80019a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2b80      	cmp	r3, #128	; 0x80
 8001982:	d902      	bls.n	800198a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001984:	2303      	movs	r3, #3
 8001986:	613b      	str	r3, [r7, #16]
 8001988:	e00a      	b.n	80019a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2b80      	cmp	r3, #128	; 0x80
 800198e:	d102      	bne.n	8001996 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001990:	2302      	movs	r3, #2
 8001992:	613b      	str	r3, [r7, #16]
 8001994:	e004      	b.n	80019a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2b70      	cmp	r3, #112	; 0x70
 800199a:	d101      	bne.n	80019a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800199c:	2301      	movs	r3, #1
 800199e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80019a0:	4b0b      	ldr	r3, [pc, #44]	; (80019d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f023 0207 	bic.w	r2, r3, #7
 80019a8:	4909      	ldr	r1, [pc, #36]	; (80019d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	4313      	orrs	r3, r2
 80019ae:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80019b0:	4b07      	ldr	r3, [pc, #28]	; (80019d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f003 0307 	and.w	r3, r3, #7
 80019b8:	693a      	ldr	r2, [r7, #16]
 80019ba:	429a      	cmp	r2, r3
 80019bc:	d001      	beq.n	80019c2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	e000      	b.n	80019c4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80019c2:	2300      	movs	r3, #0
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3718      	adds	r7, #24
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	40021000 	.word	0x40021000
 80019d0:	40022000 	.word	0x40022000

080019d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d101      	bne.n	80019e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	e049      	b.n	8001a7a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d106      	bne.n	8001a00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2200      	movs	r2, #0
 80019f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80019fa:	6878      	ldr	r0, [r7, #4]
 80019fc:	f000 f841 	bl	8001a82 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2202      	movs	r2, #2
 8001a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	3304      	adds	r3, #4
 8001a10:	4619      	mov	r1, r3
 8001a12:	4610      	mov	r0, r2
 8001a14:	f000 f9da 	bl	8001dcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2201      	movs	r2, #1
 8001a24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2201      	movs	r2, #1
 8001a34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2201      	movs	r2, #1
 8001a44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2201      	movs	r2, #1
 8001a54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2201      	movs	r2, #1
 8001a64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2201      	movs	r2, #1
 8001a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001a78:	2300      	movs	r3, #0
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001a82:	b480      	push	{r7}
 8001a84:	b083      	sub	sp, #12
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001a8a:	bf00      	nop
 8001a8c:	370c      	adds	r7, #12
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
	...

08001a98 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b085      	sub	sp, #20
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	2b01      	cmp	r3, #1
 8001aaa:	d001      	beq.n	8001ab0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	e04f      	b.n	8001b50 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2202      	movs	r2, #2
 8001ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	68da      	ldr	r2, [r3, #12]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f042 0201 	orr.w	r2, r2, #1
 8001ac6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a23      	ldr	r2, [pc, #140]	; (8001b5c <HAL_TIM_Base_Start_IT+0xc4>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d01d      	beq.n	8001b0e <HAL_TIM_Base_Start_IT+0x76>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ada:	d018      	beq.n	8001b0e <HAL_TIM_Base_Start_IT+0x76>
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a1f      	ldr	r2, [pc, #124]	; (8001b60 <HAL_TIM_Base_Start_IT+0xc8>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d013      	beq.n	8001b0e <HAL_TIM_Base_Start_IT+0x76>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a1e      	ldr	r2, [pc, #120]	; (8001b64 <HAL_TIM_Base_Start_IT+0xcc>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d00e      	beq.n	8001b0e <HAL_TIM_Base_Start_IT+0x76>
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a1c      	ldr	r2, [pc, #112]	; (8001b68 <HAL_TIM_Base_Start_IT+0xd0>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d009      	beq.n	8001b0e <HAL_TIM_Base_Start_IT+0x76>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4a1b      	ldr	r2, [pc, #108]	; (8001b6c <HAL_TIM_Base_Start_IT+0xd4>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d004      	beq.n	8001b0e <HAL_TIM_Base_Start_IT+0x76>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a19      	ldr	r2, [pc, #100]	; (8001b70 <HAL_TIM_Base_Start_IT+0xd8>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d115      	bne.n	8001b3a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	689a      	ldr	r2, [r3, #8]
 8001b14:	4b17      	ldr	r3, [pc, #92]	; (8001b74 <HAL_TIM_Base_Start_IT+0xdc>)
 8001b16:	4013      	ands	r3, r2
 8001b18:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	2b06      	cmp	r3, #6
 8001b1e:	d015      	beq.n	8001b4c <HAL_TIM_Base_Start_IT+0xb4>
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b26:	d011      	beq.n	8001b4c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f042 0201 	orr.w	r2, r2, #1
 8001b36:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b38:	e008      	b.n	8001b4c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f042 0201 	orr.w	r2, r2, #1
 8001b48:	601a      	str	r2, [r3, #0]
 8001b4a:	e000      	b.n	8001b4e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b4c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8001b4e:	2300      	movs	r3, #0
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3714      	adds	r7, #20
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr
 8001b5c:	40012c00 	.word	0x40012c00
 8001b60:	40000400 	.word	0x40000400
 8001b64:	40000800 	.word	0x40000800
 8001b68:	40000c00 	.word	0x40000c00
 8001b6c:	40013400 	.word	0x40013400
 8001b70:	40014000 	.word	0x40014000
 8001b74:	00010007 	.word	0x00010007

08001b78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	68db      	ldr	r3, [r3, #12]
 8001b86:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	691b      	ldr	r3, [r3, #16]
 8001b8e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	f003 0302 	and.w	r3, r3, #2
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d020      	beq.n	8001bdc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	f003 0302 	and.w	r3, r3, #2
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d01b      	beq.n	8001bdc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f06f 0202 	mvn.w	r2, #2
 8001bac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	699b      	ldr	r3, [r3, #24]
 8001bba:	f003 0303 	and.w	r3, r3, #3
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d003      	beq.n	8001bca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001bc2:	6878      	ldr	r0, [r7, #4]
 8001bc4:	f000 f8e4 	bl	8001d90 <HAL_TIM_IC_CaptureCallback>
 8001bc8:	e005      	b.n	8001bd6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bca:	6878      	ldr	r0, [r7, #4]
 8001bcc:	f000 f8d6 	bl	8001d7c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f000 f8e7 	bl	8001da4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	f003 0304 	and.w	r3, r3, #4
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d020      	beq.n	8001c28 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	f003 0304 	and.w	r3, r3, #4
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d01b      	beq.n	8001c28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f06f 0204 	mvn.w	r2, #4
 8001bf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2202      	movs	r2, #2
 8001bfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	699b      	ldr	r3, [r3, #24]
 8001c06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d003      	beq.n	8001c16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	f000 f8be 	bl	8001d90 <HAL_TIM_IC_CaptureCallback>
 8001c14:	e005      	b.n	8001c22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f000 f8b0 	bl	8001d7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f000 f8c1 	bl	8001da4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2200      	movs	r2, #0
 8001c26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	f003 0308 	and.w	r3, r3, #8
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d020      	beq.n	8001c74 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	f003 0308 	and.w	r3, r3, #8
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d01b      	beq.n	8001c74 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f06f 0208 	mvn.w	r2, #8
 8001c44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2204      	movs	r2, #4
 8001c4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	69db      	ldr	r3, [r3, #28]
 8001c52:	f003 0303 	and.w	r3, r3, #3
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d003      	beq.n	8001c62 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c5a:	6878      	ldr	r0, [r7, #4]
 8001c5c:	f000 f898 	bl	8001d90 <HAL_TIM_IC_CaptureCallback>
 8001c60:	e005      	b.n	8001c6e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	f000 f88a 	bl	8001d7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c68:	6878      	ldr	r0, [r7, #4]
 8001c6a:	f000 f89b 	bl	8001da4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2200      	movs	r2, #0
 8001c72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	f003 0310 	and.w	r3, r3, #16
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d020      	beq.n	8001cc0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	f003 0310 	and.w	r3, r3, #16
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d01b      	beq.n	8001cc0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f06f 0210 	mvn.w	r2, #16
 8001c90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2208      	movs	r2, #8
 8001c96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	69db      	ldr	r3, [r3, #28]
 8001c9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d003      	beq.n	8001cae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	f000 f872 	bl	8001d90 <HAL_TIM_IC_CaptureCallback>
 8001cac:	e005      	b.n	8001cba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cae:	6878      	ldr	r0, [r7, #4]
 8001cb0:	f000 f864 	bl	8001d7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f000 f875 	bl	8001da4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d00c      	beq.n	8001ce4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	f003 0301 	and.w	r3, r3, #1
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d007      	beq.n	8001ce4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f06f 0201 	mvn.w	r2, #1
 8001cdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001cde:	6878      	ldr	r0, [r7, #4]
 8001ce0:	f7fe fbce 	bl	8000480 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d00c      	beq.n	8001d08 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d007      	beq.n	8001d08 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001d00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f000 f906 	bl	8001f14 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d00c      	beq.n	8001d2c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d007      	beq.n	8001d2c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001d24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8001d26:	6878      	ldr	r0, [r7, #4]
 8001d28:	f000 f8fe 	bl	8001f28 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d00c      	beq.n	8001d50 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d007      	beq.n	8001d50 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001d48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f000 f834 	bl	8001db8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	f003 0320 	and.w	r3, r3, #32
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d00c      	beq.n	8001d74 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	f003 0320 	and.w	r3, r3, #32
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d007      	beq.n	8001d74 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f06f 0220 	mvn.w	r2, #32
 8001d6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001d6e:	6878      	ldr	r0, [r7, #4]
 8001d70:	f000 f8c6 	bl	8001f00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001d74:	bf00      	nop
 8001d76:	3710      	adds	r7, #16
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}

08001d7c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001d84:	bf00      	nop
 8001d86:	370c      	adds	r7, #12
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr

08001d90 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001d98:	bf00      	nop
 8001d9a:	370c      	adds	r7, #12
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr

08001da4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001dac:	bf00      	nop
 8001dae:	370c      	adds	r7, #12
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr

08001db8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b083      	sub	sp, #12
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001dc0:	bf00      	nop
 8001dc2:	370c      	adds	r7, #12
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b085      	sub	sp, #20
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
 8001dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	4a40      	ldr	r2, [pc, #256]	; (8001ee0 <TIM_Base_SetConfig+0x114>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d013      	beq.n	8001e0c <TIM_Base_SetConfig+0x40>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001dea:	d00f      	beq.n	8001e0c <TIM_Base_SetConfig+0x40>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	4a3d      	ldr	r2, [pc, #244]	; (8001ee4 <TIM_Base_SetConfig+0x118>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d00b      	beq.n	8001e0c <TIM_Base_SetConfig+0x40>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	4a3c      	ldr	r2, [pc, #240]	; (8001ee8 <TIM_Base_SetConfig+0x11c>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d007      	beq.n	8001e0c <TIM_Base_SetConfig+0x40>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	4a3b      	ldr	r2, [pc, #236]	; (8001eec <TIM_Base_SetConfig+0x120>)
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d003      	beq.n	8001e0c <TIM_Base_SetConfig+0x40>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	4a3a      	ldr	r2, [pc, #232]	; (8001ef0 <TIM_Base_SetConfig+0x124>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d108      	bne.n	8001e1e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001e12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	68fa      	ldr	r2, [r7, #12]
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	4a2f      	ldr	r2, [pc, #188]	; (8001ee0 <TIM_Base_SetConfig+0x114>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d01f      	beq.n	8001e66 <TIM_Base_SetConfig+0x9a>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e2c:	d01b      	beq.n	8001e66 <TIM_Base_SetConfig+0x9a>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4a2c      	ldr	r2, [pc, #176]	; (8001ee4 <TIM_Base_SetConfig+0x118>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d017      	beq.n	8001e66 <TIM_Base_SetConfig+0x9a>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4a2b      	ldr	r2, [pc, #172]	; (8001ee8 <TIM_Base_SetConfig+0x11c>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d013      	beq.n	8001e66 <TIM_Base_SetConfig+0x9a>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	4a2a      	ldr	r2, [pc, #168]	; (8001eec <TIM_Base_SetConfig+0x120>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d00f      	beq.n	8001e66 <TIM_Base_SetConfig+0x9a>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	4a29      	ldr	r2, [pc, #164]	; (8001ef0 <TIM_Base_SetConfig+0x124>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d00b      	beq.n	8001e66 <TIM_Base_SetConfig+0x9a>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	4a28      	ldr	r2, [pc, #160]	; (8001ef4 <TIM_Base_SetConfig+0x128>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d007      	beq.n	8001e66 <TIM_Base_SetConfig+0x9a>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	4a27      	ldr	r2, [pc, #156]	; (8001ef8 <TIM_Base_SetConfig+0x12c>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d003      	beq.n	8001e66 <TIM_Base_SetConfig+0x9a>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	4a26      	ldr	r2, [pc, #152]	; (8001efc <TIM_Base_SetConfig+0x130>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d108      	bne.n	8001e78 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	68db      	ldr	r3, [r3, #12]
 8001e72:	68fa      	ldr	r2, [r7, #12]
 8001e74:	4313      	orrs	r3, r2
 8001e76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	695b      	ldr	r3, [r3, #20]
 8001e82:	4313      	orrs	r3, r2
 8001e84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	68fa      	ldr	r2, [r7, #12]
 8001e8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	689a      	ldr	r2, [r3, #8]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	4a10      	ldr	r2, [pc, #64]	; (8001ee0 <TIM_Base_SetConfig+0x114>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d00f      	beq.n	8001ec4 <TIM_Base_SetConfig+0xf8>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	4a12      	ldr	r2, [pc, #72]	; (8001ef0 <TIM_Base_SetConfig+0x124>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d00b      	beq.n	8001ec4 <TIM_Base_SetConfig+0xf8>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	4a11      	ldr	r2, [pc, #68]	; (8001ef4 <TIM_Base_SetConfig+0x128>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d007      	beq.n	8001ec4 <TIM_Base_SetConfig+0xf8>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	4a10      	ldr	r2, [pc, #64]	; (8001ef8 <TIM_Base_SetConfig+0x12c>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d003      	beq.n	8001ec4 <TIM_Base_SetConfig+0xf8>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	4a0f      	ldr	r2, [pc, #60]	; (8001efc <TIM_Base_SetConfig+0x130>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d103      	bne.n	8001ecc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	691a      	ldr	r2, [r3, #16]
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2201      	movs	r2, #1
 8001ed0:	615a      	str	r2, [r3, #20]
}
 8001ed2:	bf00      	nop
 8001ed4:	3714      	adds	r7, #20
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	40012c00 	.word	0x40012c00
 8001ee4:	40000400 	.word	0x40000400
 8001ee8:	40000800 	.word	0x40000800
 8001eec:	40000c00 	.word	0x40000c00
 8001ef0:	40013400 	.word	0x40013400
 8001ef4:	40014000 	.word	0x40014000
 8001ef8:	40014400 	.word	0x40014400
 8001efc:	40014800 	.word	0x40014800

08001f00 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001f08:	bf00      	nop
 8001f0a:	370c      	adds	r7, #12
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr

08001f14 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001f1c:	bf00      	nop
 8001f1e:	370c      	adds	r7, #12
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr

08001f28 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8001f30:	bf00      	nop
 8001f32:	370c      	adds	r7, #12
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr

08001f3c <__NVIC_SetPriority>:
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b083      	sub	sp, #12
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	4603      	mov	r3, r0
 8001f44:	6039      	str	r1, [r7, #0]
 8001f46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	db0a      	blt.n	8001f66 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	b2da      	uxtb	r2, r3
 8001f54:	490c      	ldr	r1, [pc, #48]	; (8001f88 <__NVIC_SetPriority+0x4c>)
 8001f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f5a:	0112      	lsls	r2, r2, #4
 8001f5c:	b2d2      	uxtb	r2, r2
 8001f5e:	440b      	add	r3, r1
 8001f60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001f64:	e00a      	b.n	8001f7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	b2da      	uxtb	r2, r3
 8001f6a:	4908      	ldr	r1, [pc, #32]	; (8001f8c <__NVIC_SetPriority+0x50>)
 8001f6c:	79fb      	ldrb	r3, [r7, #7]
 8001f6e:	f003 030f 	and.w	r3, r3, #15
 8001f72:	3b04      	subs	r3, #4
 8001f74:	0112      	lsls	r2, r2, #4
 8001f76:	b2d2      	uxtb	r2, r2
 8001f78:	440b      	add	r3, r1
 8001f7a:	761a      	strb	r2, [r3, #24]
}
 8001f7c:	bf00      	nop
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr
 8001f88:	e000e100 	.word	0xe000e100
 8001f8c:	e000ed00 	.word	0xe000ed00

08001f90 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8001f94:	4b05      	ldr	r3, [pc, #20]	; (8001fac <SysTick_Handler+0x1c>)
 8001f96:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8001f98:	f001 ff12 	bl	8003dc0 <xTaskGetSchedulerState>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d001      	beq.n	8001fa6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8001fa2:	f002 fcf9 	bl	8004998 <xPortSysTickHandler>
  }
}
 8001fa6:	bf00      	nop
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	e000e010 	.word	0xe000e010

08001fb0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8001fb4:	2100      	movs	r1, #0
 8001fb6:	f06f 0004 	mvn.w	r0, #4
 8001fba:	f7ff ffbf 	bl	8001f3c <__NVIC_SetPriority>
#endif
}
 8001fbe:	bf00      	nop
 8001fc0:	bd80      	pop	{r7, pc}
	...

08001fc4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001fca:	f3ef 8305 	mrs	r3, IPSR
 8001fce:	603b      	str	r3, [r7, #0]
  return(result);
 8001fd0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d003      	beq.n	8001fde <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8001fd6:	f06f 0305 	mvn.w	r3, #5
 8001fda:	607b      	str	r3, [r7, #4]
 8001fdc:	e00c      	b.n	8001ff8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8001fde:	4b0a      	ldr	r3, [pc, #40]	; (8002008 <osKernelInitialize+0x44>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d105      	bne.n	8001ff2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8001fe6:	4b08      	ldr	r3, [pc, #32]	; (8002008 <osKernelInitialize+0x44>)
 8001fe8:	2201      	movs	r2, #1
 8001fea:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8001fec:	2300      	movs	r3, #0
 8001fee:	607b      	str	r3, [r7, #4]
 8001ff0:	e002      	b.n	8001ff8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8001ff2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ff6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8001ff8:	687b      	ldr	r3, [r7, #4]
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	370c      	adds	r7, #12
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	200000dc 	.word	0x200000dc

0800200c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002012:	f3ef 8305 	mrs	r3, IPSR
 8002016:	603b      	str	r3, [r7, #0]
  return(result);
 8002018:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800201a:	2b00      	cmp	r3, #0
 800201c:	d003      	beq.n	8002026 <osKernelStart+0x1a>
    stat = osErrorISR;
 800201e:	f06f 0305 	mvn.w	r3, #5
 8002022:	607b      	str	r3, [r7, #4]
 8002024:	e010      	b.n	8002048 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8002026:	4b0b      	ldr	r3, [pc, #44]	; (8002054 <osKernelStart+0x48>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	2b01      	cmp	r3, #1
 800202c:	d109      	bne.n	8002042 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800202e:	f7ff ffbf 	bl	8001fb0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8002032:	4b08      	ldr	r3, [pc, #32]	; (8002054 <osKernelStart+0x48>)
 8002034:	2202      	movs	r2, #2
 8002036:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002038:	f001 fa66 	bl	8003508 <vTaskStartScheduler>
      stat = osOK;
 800203c:	2300      	movs	r3, #0
 800203e:	607b      	str	r3, [r7, #4]
 8002040:	e002      	b.n	8002048 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8002042:	f04f 33ff 	mov.w	r3, #4294967295
 8002046:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002048:	687b      	ldr	r3, [r7, #4]
}
 800204a:	4618      	mov	r0, r3
 800204c:	3708      	adds	r7, #8
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	200000dc 	.word	0x200000dc

08002058 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002058:	b580      	push	{r7, lr}
 800205a:	b08e      	sub	sp, #56	; 0x38
 800205c:	af04      	add	r7, sp, #16
 800205e:	60f8      	str	r0, [r7, #12]
 8002060:	60b9      	str	r1, [r7, #8]
 8002062:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002064:	2300      	movs	r3, #0
 8002066:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002068:	f3ef 8305 	mrs	r3, IPSR
 800206c:	617b      	str	r3, [r7, #20]
  return(result);
 800206e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8002070:	2b00      	cmp	r3, #0
 8002072:	d17e      	bne.n	8002172 <osThreadNew+0x11a>
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d07b      	beq.n	8002172 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800207a:	2380      	movs	r3, #128	; 0x80
 800207c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800207e:	2318      	movs	r3, #24
 8002080:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8002082:	2300      	movs	r3, #0
 8002084:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8002086:	f04f 33ff 	mov.w	r3, #4294967295
 800208a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d045      	beq.n	800211e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d002      	beq.n	80020a0 <osThreadNew+0x48>
        name = attr->name;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	699b      	ldr	r3, [r3, #24]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d002      	beq.n	80020ae <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	699b      	ldr	r3, [r3, #24]
 80020ac:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80020ae:	69fb      	ldr	r3, [r7, #28]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d008      	beq.n	80020c6 <osThreadNew+0x6e>
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	2b38      	cmp	r3, #56	; 0x38
 80020b8:	d805      	bhi.n	80020c6 <osThreadNew+0x6e>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	f003 0301 	and.w	r3, r3, #1
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <osThreadNew+0x72>
        return (NULL);
 80020c6:	2300      	movs	r3, #0
 80020c8:	e054      	b.n	8002174 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	695b      	ldr	r3, [r3, #20]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d003      	beq.n	80020da <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	695b      	ldr	r3, [r3, #20]
 80020d6:	089b      	lsrs	r3, r3, #2
 80020d8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d00e      	beq.n	8002100 <osThreadNew+0xa8>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	68db      	ldr	r3, [r3, #12]
 80020e6:	2ba7      	cmp	r3, #167	; 0xa7
 80020e8:	d90a      	bls.n	8002100 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d006      	beq.n	8002100 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	695b      	ldr	r3, [r3, #20]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d002      	beq.n	8002100 <osThreadNew+0xa8>
        mem = 1;
 80020fa:	2301      	movs	r3, #1
 80020fc:	61bb      	str	r3, [r7, #24]
 80020fe:	e010      	b.n	8002122 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	689b      	ldr	r3, [r3, #8]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d10c      	bne.n	8002122 <osThreadNew+0xca>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	68db      	ldr	r3, [r3, #12]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d108      	bne.n	8002122 <osThreadNew+0xca>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	691b      	ldr	r3, [r3, #16]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d104      	bne.n	8002122 <osThreadNew+0xca>
          mem = 0;
 8002118:	2300      	movs	r3, #0
 800211a:	61bb      	str	r3, [r7, #24]
 800211c:	e001      	b.n	8002122 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800211e:	2300      	movs	r3, #0
 8002120:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8002122:	69bb      	ldr	r3, [r7, #24]
 8002124:	2b01      	cmp	r3, #1
 8002126:	d110      	bne.n	800214a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800212c:	687a      	ldr	r2, [r7, #4]
 800212e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002130:	9202      	str	r2, [sp, #8]
 8002132:	9301      	str	r3, [sp, #4]
 8002134:	69fb      	ldr	r3, [r7, #28]
 8002136:	9300      	str	r3, [sp, #0]
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	6a3a      	ldr	r2, [r7, #32]
 800213c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800213e:	68f8      	ldr	r0, [r7, #12]
 8002140:	f000 fff6 	bl	8003130 <xTaskCreateStatic>
 8002144:	4603      	mov	r3, r0
 8002146:	613b      	str	r3, [r7, #16]
 8002148:	e013      	b.n	8002172 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800214a:	69bb      	ldr	r3, [r7, #24]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d110      	bne.n	8002172 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002150:	6a3b      	ldr	r3, [r7, #32]
 8002152:	b29a      	uxth	r2, r3
 8002154:	f107 0310 	add.w	r3, r7, #16
 8002158:	9301      	str	r3, [sp, #4]
 800215a:	69fb      	ldr	r3, [r7, #28]
 800215c:	9300      	str	r3, [sp, #0]
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002162:	68f8      	ldr	r0, [r7, #12]
 8002164:	f001 f841 	bl	80031ea <xTaskCreate>
 8002168:	4603      	mov	r3, r0
 800216a:	2b01      	cmp	r3, #1
 800216c:	d001      	beq.n	8002172 <osThreadNew+0x11a>
            hTask = NULL;
 800216e:	2300      	movs	r3, #0
 8002170:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002172:	693b      	ldr	r3, [r7, #16]
}
 8002174:	4618      	mov	r0, r3
 8002176:	3728      	adds	r7, #40	; 0x28
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}

0800217c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800217c:	b580      	push	{r7, lr}
 800217e:	b084      	sub	sp, #16
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002184:	f3ef 8305 	mrs	r3, IPSR
 8002188:	60bb      	str	r3, [r7, #8]
  return(result);
 800218a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800218c:	2b00      	cmp	r3, #0
 800218e:	d003      	beq.n	8002198 <osDelay+0x1c>
    stat = osErrorISR;
 8002190:	f06f 0305 	mvn.w	r3, #5
 8002194:	60fb      	str	r3, [r7, #12]
 8002196:	e007      	b.n	80021a8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8002198:	2300      	movs	r3, #0
 800219a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d002      	beq.n	80021a8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f001 f97c 	bl	80034a0 <vTaskDelay>
    }
  }

  return (stat);
 80021a8:	68fb      	ldr	r3, [r7, #12]
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3710      	adds	r7, #16
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}

080021b2 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80021b2:	b580      	push	{r7, lr}
 80021b4:	b08a      	sub	sp, #40	; 0x28
 80021b6:	af02      	add	r7, sp, #8
 80021b8:	60f8      	str	r0, [r7, #12]
 80021ba:	60b9      	str	r1, [r7, #8]
 80021bc:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80021be:	2300      	movs	r3, #0
 80021c0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80021c2:	f3ef 8305 	mrs	r3, IPSR
 80021c6:	613b      	str	r3, [r7, #16]
  return(result);
 80021c8:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d15f      	bne.n	800228e <osMessageQueueNew+0xdc>
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d05c      	beq.n	800228e <osMessageQueueNew+0xdc>
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d059      	beq.n	800228e <osMessageQueueNew+0xdc>
    mem = -1;
 80021da:	f04f 33ff 	mov.w	r3, #4294967295
 80021de:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d029      	beq.n	800223a <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d012      	beq.n	8002214 <osMessageQueueNew+0x62>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	68db      	ldr	r3, [r3, #12]
 80021f2:	2b4f      	cmp	r3, #79	; 0x4f
 80021f4:	d90e      	bls.n	8002214 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d00a      	beq.n	8002214 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	695a      	ldr	r2, [r3, #20]
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	68b9      	ldr	r1, [r7, #8]
 8002206:	fb01 f303 	mul.w	r3, r1, r3
 800220a:	429a      	cmp	r2, r3
 800220c:	d302      	bcc.n	8002214 <osMessageQueueNew+0x62>
        mem = 1;
 800220e:	2301      	movs	r3, #1
 8002210:	61bb      	str	r3, [r7, #24]
 8002212:	e014      	b.n	800223e <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d110      	bne.n	800223e <osMessageQueueNew+0x8c>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d10c      	bne.n	800223e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8002228:	2b00      	cmp	r3, #0
 800222a:	d108      	bne.n	800223e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	695b      	ldr	r3, [r3, #20]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d104      	bne.n	800223e <osMessageQueueNew+0x8c>
          mem = 0;
 8002234:	2300      	movs	r3, #0
 8002236:	61bb      	str	r3, [r7, #24]
 8002238:	e001      	b.n	800223e <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800223a:	2300      	movs	r3, #0
 800223c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800223e:	69bb      	ldr	r3, [r7, #24]
 8002240:	2b01      	cmp	r3, #1
 8002242:	d10b      	bne.n	800225c <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	691a      	ldr	r2, [r3, #16]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	2100      	movs	r1, #0
 800224e:	9100      	str	r1, [sp, #0]
 8002250:	68b9      	ldr	r1, [r7, #8]
 8002252:	68f8      	ldr	r0, [r7, #12]
 8002254:	f000 fa2e 	bl	80026b4 <xQueueGenericCreateStatic>
 8002258:	61f8      	str	r0, [r7, #28]
 800225a:	e008      	b.n	800226e <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800225c:	69bb      	ldr	r3, [r7, #24]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d105      	bne.n	800226e <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8002262:	2200      	movs	r2, #0
 8002264:	68b9      	ldr	r1, [r7, #8]
 8002266:	68f8      	ldr	r0, [r7, #12]
 8002268:	f000 fa9c 	bl	80027a4 <xQueueGenericCreate>
 800226c:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800226e:	69fb      	ldr	r3, [r7, #28]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d00c      	beq.n	800228e <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d003      	beq.n	8002282 <osMessageQueueNew+0xd0>
        name = attr->name;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	617b      	str	r3, [r7, #20]
 8002280:	e001      	b.n	8002286 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8002282:	2300      	movs	r3, #0
 8002284:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8002286:	6979      	ldr	r1, [r7, #20]
 8002288:	69f8      	ldr	r0, [r7, #28]
 800228a:	f000 fef3 	bl	8003074 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800228e:	69fb      	ldr	r3, [r7, #28]
}
 8002290:	4618      	mov	r0, r3
 8002292:	3720      	adds	r7, #32
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}

08002298 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8002298:	b580      	push	{r7, lr}
 800229a:	b088      	sub	sp, #32
 800229c:	af00      	add	r7, sp, #0
 800229e:	60f8      	str	r0, [r7, #12]
 80022a0:	60b9      	str	r1, [r7, #8]
 80022a2:	603b      	str	r3, [r7, #0]
 80022a4:	4613      	mov	r3, r2
 80022a6:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80022ac:	2300      	movs	r3, #0
 80022ae:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80022b0:	f3ef 8305 	mrs	r3, IPSR
 80022b4:	617b      	str	r3, [r7, #20]
  return(result);
 80022b6:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d028      	beq.n	800230e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80022bc:	69bb      	ldr	r3, [r7, #24]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d005      	beq.n	80022ce <osMessageQueuePut+0x36>
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d002      	beq.n	80022ce <osMessageQueuePut+0x36>
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d003      	beq.n	80022d6 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80022ce:	f06f 0303 	mvn.w	r3, #3
 80022d2:	61fb      	str	r3, [r7, #28]
 80022d4:	e038      	b.n	8002348 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80022d6:	2300      	movs	r3, #0
 80022d8:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80022da:	f107 0210 	add.w	r2, r7, #16
 80022de:	2300      	movs	r3, #0
 80022e0:	68b9      	ldr	r1, [r7, #8]
 80022e2:	69b8      	ldr	r0, [r7, #24]
 80022e4:	f000 fbba 	bl	8002a5c <xQueueGenericSendFromISR>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d003      	beq.n	80022f6 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80022ee:	f06f 0302 	mvn.w	r3, #2
 80022f2:	61fb      	str	r3, [r7, #28]
 80022f4:	e028      	b.n	8002348 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d025      	beq.n	8002348 <osMessageQueuePut+0xb0>
 80022fc:	4b15      	ldr	r3, [pc, #84]	; (8002354 <osMessageQueuePut+0xbc>)
 80022fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002302:	601a      	str	r2, [r3, #0]
 8002304:	f3bf 8f4f 	dsb	sy
 8002308:	f3bf 8f6f 	isb	sy
 800230c:	e01c      	b.n	8002348 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800230e:	69bb      	ldr	r3, [r7, #24]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d002      	beq.n	800231a <osMessageQueuePut+0x82>
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d103      	bne.n	8002322 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800231a:	f06f 0303 	mvn.w	r3, #3
 800231e:	61fb      	str	r3, [r7, #28]
 8002320:	e012      	b.n	8002348 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8002322:	2300      	movs	r3, #0
 8002324:	683a      	ldr	r2, [r7, #0]
 8002326:	68b9      	ldr	r1, [r7, #8]
 8002328:	69b8      	ldr	r0, [r7, #24]
 800232a:	f000 fa99 	bl	8002860 <xQueueGenericSend>
 800232e:	4603      	mov	r3, r0
 8002330:	2b01      	cmp	r3, #1
 8002332:	d009      	beq.n	8002348 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d003      	beq.n	8002342 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800233a:	f06f 0301 	mvn.w	r3, #1
 800233e:	61fb      	str	r3, [r7, #28]
 8002340:	e002      	b.n	8002348 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8002342:	f06f 0302 	mvn.w	r3, #2
 8002346:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8002348:	69fb      	ldr	r3, [r7, #28]
}
 800234a:	4618      	mov	r0, r3
 800234c:	3720      	adds	r7, #32
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	e000ed04 	.word	0xe000ed04

08002358 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8002358:	b580      	push	{r7, lr}
 800235a:	b088      	sub	sp, #32
 800235c:	af00      	add	r7, sp, #0
 800235e:	60f8      	str	r0, [r7, #12]
 8002360:	60b9      	str	r1, [r7, #8]
 8002362:	607a      	str	r2, [r7, #4]
 8002364:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800236a:	2300      	movs	r3, #0
 800236c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800236e:	f3ef 8305 	mrs	r3, IPSR
 8002372:	617b      	str	r3, [r7, #20]
  return(result);
 8002374:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8002376:	2b00      	cmp	r3, #0
 8002378:	d028      	beq.n	80023cc <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800237a:	69bb      	ldr	r3, [r7, #24]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d005      	beq.n	800238c <osMessageQueueGet+0x34>
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d002      	beq.n	800238c <osMessageQueueGet+0x34>
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d003      	beq.n	8002394 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800238c:	f06f 0303 	mvn.w	r3, #3
 8002390:	61fb      	str	r3, [r7, #28]
 8002392:	e037      	b.n	8002404 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8002394:	2300      	movs	r3, #0
 8002396:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8002398:	f107 0310 	add.w	r3, r7, #16
 800239c:	461a      	mov	r2, r3
 800239e:	68b9      	ldr	r1, [r7, #8]
 80023a0:	69b8      	ldr	r0, [r7, #24]
 80023a2:	f000 fcd7 	bl	8002d54 <xQueueReceiveFromISR>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d003      	beq.n	80023b4 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80023ac:	f06f 0302 	mvn.w	r3, #2
 80023b0:	61fb      	str	r3, [r7, #28]
 80023b2:	e027      	b.n	8002404 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d024      	beq.n	8002404 <osMessageQueueGet+0xac>
 80023ba:	4b15      	ldr	r3, [pc, #84]	; (8002410 <osMessageQueueGet+0xb8>)
 80023bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80023c0:	601a      	str	r2, [r3, #0]
 80023c2:	f3bf 8f4f 	dsb	sy
 80023c6:	f3bf 8f6f 	isb	sy
 80023ca:	e01b      	b.n	8002404 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80023cc:	69bb      	ldr	r3, [r7, #24]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d002      	beq.n	80023d8 <osMessageQueueGet+0x80>
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d103      	bne.n	80023e0 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80023d8:	f06f 0303 	mvn.w	r3, #3
 80023dc:	61fb      	str	r3, [r7, #28]
 80023de:	e011      	b.n	8002404 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80023e0:	683a      	ldr	r2, [r7, #0]
 80023e2:	68b9      	ldr	r1, [r7, #8]
 80023e4:	69b8      	ldr	r0, [r7, #24]
 80023e6:	f000 fbd5 	bl	8002b94 <xQueueReceive>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b01      	cmp	r3, #1
 80023ee:	d009      	beq.n	8002404 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d003      	beq.n	80023fe <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80023f6:	f06f 0301 	mvn.w	r3, #1
 80023fa:	61fb      	str	r3, [r7, #28]
 80023fc:	e002      	b.n	8002404 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80023fe:	f06f 0302 	mvn.w	r3, #2
 8002402:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8002404:	69fb      	ldr	r3, [r7, #28]
}
 8002406:	4618      	mov	r0, r3
 8002408:	3720      	adds	r7, #32
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	e000ed04 	.word	0xe000ed04

08002414 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002414:	b480      	push	{r7}
 8002416:	b085      	sub	sp, #20
 8002418:	af00      	add	r7, sp, #0
 800241a:	60f8      	str	r0, [r7, #12]
 800241c:	60b9      	str	r1, [r7, #8]
 800241e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	4a07      	ldr	r2, [pc, #28]	; (8002440 <vApplicationGetIdleTaskMemory+0x2c>)
 8002424:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	4a06      	ldr	r2, [pc, #24]	; (8002444 <vApplicationGetIdleTaskMemory+0x30>)
 800242a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2280      	movs	r2, #128	; 0x80
 8002430:	601a      	str	r2, [r3, #0]
}
 8002432:	bf00      	nop
 8002434:	3714      	adds	r7, #20
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop
 8002440:	200000e0 	.word	0x200000e0
 8002444:	20000188 	.word	0x20000188

08002448 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002448:	b480      	push	{r7}
 800244a:	b085      	sub	sp, #20
 800244c:	af00      	add	r7, sp, #0
 800244e:	60f8      	str	r0, [r7, #12]
 8002450:	60b9      	str	r1, [r7, #8]
 8002452:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	4a07      	ldr	r2, [pc, #28]	; (8002474 <vApplicationGetTimerTaskMemory+0x2c>)
 8002458:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	4a06      	ldr	r2, [pc, #24]	; (8002478 <vApplicationGetTimerTaskMemory+0x30>)
 800245e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002466:	601a      	str	r2, [r3, #0]
}
 8002468:	bf00      	nop
 800246a:	3714      	adds	r7, #20
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr
 8002474:	20000388 	.word	0x20000388
 8002478:	20000430 	.word	0x20000430

0800247c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	f103 0208 	add.w	r2, r3, #8
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	f04f 32ff 	mov.w	r2, #4294967295
 8002494:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	f103 0208 	add.w	r2, r3, #8
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	f103 0208 	add.w	r2, r3, #8
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80024b0:	bf00      	nop
 80024b2:	370c      	adds	r7, #12
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr

080024bc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80024ca:	bf00      	nop
 80024cc:	370c      	adds	r7, #12
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr

080024d6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80024d6:	b480      	push	{r7}
 80024d8:	b085      	sub	sp, #20
 80024da:	af00      	add	r7, sp, #0
 80024dc:	6078      	str	r0, [r7, #4]
 80024de:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	68fa      	ldr	r2, [r7, #12]
 80024ea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	689a      	ldr	r2, [r3, #8]
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	683a      	ldr	r2, [r7, #0]
 80024fa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	683a      	ldr	r2, [r7, #0]
 8002500:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	1c5a      	adds	r2, r3, #1
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	601a      	str	r2, [r3, #0]
}
 8002512:	bf00      	nop
 8002514:	3714      	adds	r7, #20
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr

0800251e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800251e:	b480      	push	{r7}
 8002520:	b085      	sub	sp, #20
 8002522:	af00      	add	r7, sp, #0
 8002524:	6078      	str	r0, [r7, #4]
 8002526:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002534:	d103      	bne.n	800253e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	691b      	ldr	r3, [r3, #16]
 800253a:	60fb      	str	r3, [r7, #12]
 800253c:	e00c      	b.n	8002558 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	3308      	adds	r3, #8
 8002542:	60fb      	str	r3, [r7, #12]
 8002544:	e002      	b.n	800254c <vListInsert+0x2e>
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	60fb      	str	r3, [r7, #12]
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	68ba      	ldr	r2, [r7, #8]
 8002554:	429a      	cmp	r2, r3
 8002556:	d2f6      	bcs.n	8002546 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	685a      	ldr	r2, [r3, #4]
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	683a      	ldr	r2, [r7, #0]
 8002566:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	68fa      	ldr	r2, [r7, #12]
 800256c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	683a      	ldr	r2, [r7, #0]
 8002572:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	1c5a      	adds	r2, r3, #1
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	601a      	str	r2, [r3, #0]
}
 8002584:	bf00      	nop
 8002586:	3714      	adds	r7, #20
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr

08002590 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002590:	b480      	push	{r7}
 8002592:	b085      	sub	sp, #20
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	691b      	ldr	r3, [r3, #16]
 800259c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	687a      	ldr	r2, [r7, #4]
 80025a4:	6892      	ldr	r2, [r2, #8]
 80025a6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	687a      	ldr	r2, [r7, #4]
 80025ae:	6852      	ldr	r2, [r2, #4]
 80025b0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d103      	bne.n	80025c4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	689a      	ldr	r2, [r3, #8]
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2200      	movs	r2, #0
 80025c8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	1e5a      	subs	r2, r3, #1
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3714      	adds	r7, #20
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr

080025e4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d10a      	bne.n	800260e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80025f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025fc:	f383 8811 	msr	BASEPRI, r3
 8002600:	f3bf 8f6f 	isb	sy
 8002604:	f3bf 8f4f 	dsb	sy
 8002608:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800260a:	bf00      	nop
 800260c:	e7fe      	b.n	800260c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800260e:	f002 f931 	bl	8004874 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800261a:	68f9      	ldr	r1, [r7, #12]
 800261c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800261e:	fb01 f303 	mul.w	r3, r1, r3
 8002622:	441a      	add	r2, r3
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2200      	movs	r2, #0
 800262c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800263e:	3b01      	subs	r3, #1
 8002640:	68f9      	ldr	r1, [r7, #12]
 8002642:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002644:	fb01 f303 	mul.w	r3, r1, r3
 8002648:	441a      	add	r2, r3
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	22ff      	movs	r2, #255	; 0xff
 8002652:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	22ff      	movs	r2, #255	; 0xff
 800265a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d114      	bne.n	800268e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	691b      	ldr	r3, [r3, #16]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d01a      	beq.n	80026a2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	3310      	adds	r3, #16
 8002670:	4618      	mov	r0, r3
 8002672:	f001 f9e3 	bl	8003a3c <xTaskRemoveFromEventList>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d012      	beq.n	80026a2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800267c:	4b0c      	ldr	r3, [pc, #48]	; (80026b0 <xQueueGenericReset+0xcc>)
 800267e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002682:	601a      	str	r2, [r3, #0]
 8002684:	f3bf 8f4f 	dsb	sy
 8002688:	f3bf 8f6f 	isb	sy
 800268c:	e009      	b.n	80026a2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	3310      	adds	r3, #16
 8002692:	4618      	mov	r0, r3
 8002694:	f7ff fef2 	bl	800247c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	3324      	adds	r3, #36	; 0x24
 800269c:	4618      	mov	r0, r3
 800269e:	f7ff feed 	bl	800247c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80026a2:	f002 f917 	bl	80048d4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80026a6:	2301      	movs	r3, #1
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3710      	adds	r7, #16
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	e000ed04 	.word	0xe000ed04

080026b4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b08e      	sub	sp, #56	; 0x38
 80026b8:	af02      	add	r7, sp, #8
 80026ba:	60f8      	str	r0, [r7, #12]
 80026bc:	60b9      	str	r1, [r7, #8]
 80026be:	607a      	str	r2, [r7, #4]
 80026c0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d10a      	bne.n	80026de <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80026c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026cc:	f383 8811 	msr	BASEPRI, r3
 80026d0:	f3bf 8f6f 	isb	sy
 80026d4:	f3bf 8f4f 	dsb	sy
 80026d8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80026da:	bf00      	nop
 80026dc:	e7fe      	b.n	80026dc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d10a      	bne.n	80026fa <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80026e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026e8:	f383 8811 	msr	BASEPRI, r3
 80026ec:	f3bf 8f6f 	isb	sy
 80026f0:	f3bf 8f4f 	dsb	sy
 80026f4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80026f6:	bf00      	nop
 80026f8:	e7fe      	b.n	80026f8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d002      	beq.n	8002706 <xQueueGenericCreateStatic+0x52>
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <xQueueGenericCreateStatic+0x56>
 8002706:	2301      	movs	r3, #1
 8002708:	e000      	b.n	800270c <xQueueGenericCreateStatic+0x58>
 800270a:	2300      	movs	r3, #0
 800270c:	2b00      	cmp	r3, #0
 800270e:	d10a      	bne.n	8002726 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002710:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002714:	f383 8811 	msr	BASEPRI, r3
 8002718:	f3bf 8f6f 	isb	sy
 800271c:	f3bf 8f4f 	dsb	sy
 8002720:	623b      	str	r3, [r7, #32]
}
 8002722:	bf00      	nop
 8002724:	e7fe      	b.n	8002724 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d102      	bne.n	8002732 <xQueueGenericCreateStatic+0x7e>
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d101      	bne.n	8002736 <xQueueGenericCreateStatic+0x82>
 8002732:	2301      	movs	r3, #1
 8002734:	e000      	b.n	8002738 <xQueueGenericCreateStatic+0x84>
 8002736:	2300      	movs	r3, #0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d10a      	bne.n	8002752 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800273c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002740:	f383 8811 	msr	BASEPRI, r3
 8002744:	f3bf 8f6f 	isb	sy
 8002748:	f3bf 8f4f 	dsb	sy
 800274c:	61fb      	str	r3, [r7, #28]
}
 800274e:	bf00      	nop
 8002750:	e7fe      	b.n	8002750 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002752:	2350      	movs	r3, #80	; 0x50
 8002754:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	2b50      	cmp	r3, #80	; 0x50
 800275a:	d00a      	beq.n	8002772 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800275c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002760:	f383 8811 	msr	BASEPRI, r3
 8002764:	f3bf 8f6f 	isb	sy
 8002768:	f3bf 8f4f 	dsb	sy
 800276c:	61bb      	str	r3, [r7, #24]
}
 800276e:	bf00      	nop
 8002770:	e7fe      	b.n	8002770 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002772:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002778:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800277a:	2b00      	cmp	r3, #0
 800277c:	d00d      	beq.n	800279a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800277e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002780:	2201      	movs	r2, #1
 8002782:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002786:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800278a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800278c:	9300      	str	r3, [sp, #0]
 800278e:	4613      	mov	r3, r2
 8002790:	687a      	ldr	r2, [r7, #4]
 8002792:	68b9      	ldr	r1, [r7, #8]
 8002794:	68f8      	ldr	r0, [r7, #12]
 8002796:	f000 f83f 	bl	8002818 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800279a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800279c:	4618      	mov	r0, r3
 800279e:	3730      	adds	r7, #48	; 0x30
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}

080027a4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b08a      	sub	sp, #40	; 0x28
 80027a8:	af02      	add	r7, sp, #8
 80027aa:	60f8      	str	r0, [r7, #12]
 80027ac:	60b9      	str	r1, [r7, #8]
 80027ae:	4613      	mov	r3, r2
 80027b0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d10a      	bne.n	80027ce <xQueueGenericCreate+0x2a>
	__asm volatile
 80027b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027bc:	f383 8811 	msr	BASEPRI, r3
 80027c0:	f3bf 8f6f 	isb	sy
 80027c4:	f3bf 8f4f 	dsb	sy
 80027c8:	613b      	str	r3, [r7, #16]
}
 80027ca:	bf00      	nop
 80027cc:	e7fe      	b.n	80027cc <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	68ba      	ldr	r2, [r7, #8]
 80027d2:	fb02 f303 	mul.w	r3, r2, r3
 80027d6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80027d8:	69fb      	ldr	r3, [r7, #28]
 80027da:	3350      	adds	r3, #80	; 0x50
 80027dc:	4618      	mov	r0, r3
 80027de:	f002 f96b 	bl	8004ab8 <pvPortMalloc>
 80027e2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80027e4:	69bb      	ldr	r3, [r7, #24]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d011      	beq.n	800280e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80027ea:	69bb      	ldr	r3, [r7, #24]
 80027ec:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	3350      	adds	r3, #80	; 0x50
 80027f2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80027f4:	69bb      	ldr	r3, [r7, #24]
 80027f6:	2200      	movs	r2, #0
 80027f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80027fc:	79fa      	ldrb	r2, [r7, #7]
 80027fe:	69bb      	ldr	r3, [r7, #24]
 8002800:	9300      	str	r3, [sp, #0]
 8002802:	4613      	mov	r3, r2
 8002804:	697a      	ldr	r2, [r7, #20]
 8002806:	68b9      	ldr	r1, [r7, #8]
 8002808:	68f8      	ldr	r0, [r7, #12]
 800280a:	f000 f805 	bl	8002818 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800280e:	69bb      	ldr	r3, [r7, #24]
	}
 8002810:	4618      	mov	r0, r3
 8002812:	3720      	adds	r7, #32
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}

08002818 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	60f8      	str	r0, [r7, #12]
 8002820:	60b9      	str	r1, [r7, #8]
 8002822:	607a      	str	r2, [r7, #4]
 8002824:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d103      	bne.n	8002834 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800282c:	69bb      	ldr	r3, [r7, #24]
 800282e:	69ba      	ldr	r2, [r7, #24]
 8002830:	601a      	str	r2, [r3, #0]
 8002832:	e002      	b.n	800283a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002834:	69bb      	ldr	r3, [r7, #24]
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800283a:	69bb      	ldr	r3, [r7, #24]
 800283c:	68fa      	ldr	r2, [r7, #12]
 800283e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002840:	69bb      	ldr	r3, [r7, #24]
 8002842:	68ba      	ldr	r2, [r7, #8]
 8002844:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002846:	2101      	movs	r1, #1
 8002848:	69b8      	ldr	r0, [r7, #24]
 800284a:	f7ff fecb 	bl	80025e4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800284e:	69bb      	ldr	r3, [r7, #24]
 8002850:	78fa      	ldrb	r2, [r7, #3]
 8002852:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002856:	bf00      	nop
 8002858:	3710      	adds	r7, #16
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
	...

08002860 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b08e      	sub	sp, #56	; 0x38
 8002864:	af00      	add	r7, sp, #0
 8002866:	60f8      	str	r0, [r7, #12]
 8002868:	60b9      	str	r1, [r7, #8]
 800286a:	607a      	str	r2, [r7, #4]
 800286c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800286e:	2300      	movs	r3, #0
 8002870:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002878:	2b00      	cmp	r3, #0
 800287a:	d10a      	bne.n	8002892 <xQueueGenericSend+0x32>
	__asm volatile
 800287c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002880:	f383 8811 	msr	BASEPRI, r3
 8002884:	f3bf 8f6f 	isb	sy
 8002888:	f3bf 8f4f 	dsb	sy
 800288c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800288e:	bf00      	nop
 8002890:	e7fe      	b.n	8002890 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d103      	bne.n	80028a0 <xQueueGenericSend+0x40>
 8002898:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800289a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289c:	2b00      	cmp	r3, #0
 800289e:	d101      	bne.n	80028a4 <xQueueGenericSend+0x44>
 80028a0:	2301      	movs	r3, #1
 80028a2:	e000      	b.n	80028a6 <xQueueGenericSend+0x46>
 80028a4:	2300      	movs	r3, #0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d10a      	bne.n	80028c0 <xQueueGenericSend+0x60>
	__asm volatile
 80028aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028ae:	f383 8811 	msr	BASEPRI, r3
 80028b2:	f3bf 8f6f 	isb	sy
 80028b6:	f3bf 8f4f 	dsb	sy
 80028ba:	627b      	str	r3, [r7, #36]	; 0x24
}
 80028bc:	bf00      	nop
 80028be:	e7fe      	b.n	80028be <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d103      	bne.n	80028ce <xQueueGenericSend+0x6e>
 80028c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d101      	bne.n	80028d2 <xQueueGenericSend+0x72>
 80028ce:	2301      	movs	r3, #1
 80028d0:	e000      	b.n	80028d4 <xQueueGenericSend+0x74>
 80028d2:	2300      	movs	r3, #0
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d10a      	bne.n	80028ee <xQueueGenericSend+0x8e>
	__asm volatile
 80028d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028dc:	f383 8811 	msr	BASEPRI, r3
 80028e0:	f3bf 8f6f 	isb	sy
 80028e4:	f3bf 8f4f 	dsb	sy
 80028e8:	623b      	str	r3, [r7, #32]
}
 80028ea:	bf00      	nop
 80028ec:	e7fe      	b.n	80028ec <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80028ee:	f001 fa67 	bl	8003dc0 <xTaskGetSchedulerState>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d102      	bne.n	80028fe <xQueueGenericSend+0x9e>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d101      	bne.n	8002902 <xQueueGenericSend+0xa2>
 80028fe:	2301      	movs	r3, #1
 8002900:	e000      	b.n	8002904 <xQueueGenericSend+0xa4>
 8002902:	2300      	movs	r3, #0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d10a      	bne.n	800291e <xQueueGenericSend+0xbe>
	__asm volatile
 8002908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800290c:	f383 8811 	msr	BASEPRI, r3
 8002910:	f3bf 8f6f 	isb	sy
 8002914:	f3bf 8f4f 	dsb	sy
 8002918:	61fb      	str	r3, [r7, #28]
}
 800291a:	bf00      	nop
 800291c:	e7fe      	b.n	800291c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800291e:	f001 ffa9 	bl	8004874 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002924:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002928:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800292a:	429a      	cmp	r2, r3
 800292c:	d302      	bcc.n	8002934 <xQueueGenericSend+0xd4>
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	2b02      	cmp	r3, #2
 8002932:	d129      	bne.n	8002988 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002934:	683a      	ldr	r2, [r7, #0]
 8002936:	68b9      	ldr	r1, [r7, #8]
 8002938:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800293a:	f000 fa8b 	bl	8002e54 <prvCopyDataToQueue>
 800293e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002944:	2b00      	cmp	r3, #0
 8002946:	d010      	beq.n	800296a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002948:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800294a:	3324      	adds	r3, #36	; 0x24
 800294c:	4618      	mov	r0, r3
 800294e:	f001 f875 	bl	8003a3c <xTaskRemoveFromEventList>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d013      	beq.n	8002980 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002958:	4b3f      	ldr	r3, [pc, #252]	; (8002a58 <xQueueGenericSend+0x1f8>)
 800295a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800295e:	601a      	str	r2, [r3, #0]
 8002960:	f3bf 8f4f 	dsb	sy
 8002964:	f3bf 8f6f 	isb	sy
 8002968:	e00a      	b.n	8002980 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800296a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800296c:	2b00      	cmp	r3, #0
 800296e:	d007      	beq.n	8002980 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002970:	4b39      	ldr	r3, [pc, #228]	; (8002a58 <xQueueGenericSend+0x1f8>)
 8002972:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002976:	601a      	str	r2, [r3, #0]
 8002978:	f3bf 8f4f 	dsb	sy
 800297c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002980:	f001 ffa8 	bl	80048d4 <vPortExitCritical>
				return pdPASS;
 8002984:	2301      	movs	r3, #1
 8002986:	e063      	b.n	8002a50 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d103      	bne.n	8002996 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800298e:	f001 ffa1 	bl	80048d4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002992:	2300      	movs	r3, #0
 8002994:	e05c      	b.n	8002a50 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002996:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002998:	2b00      	cmp	r3, #0
 800299a:	d106      	bne.n	80029aa <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800299c:	f107 0314 	add.w	r3, r7, #20
 80029a0:	4618      	mov	r0, r3
 80029a2:	f001 f8af 	bl	8003b04 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80029a6:	2301      	movs	r3, #1
 80029a8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80029aa:	f001 ff93 	bl	80048d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80029ae:	f000 fe1b 	bl	80035e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80029b2:	f001 ff5f 	bl	8004874 <vPortEnterCritical>
 80029b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80029bc:	b25b      	sxtb	r3, r3
 80029be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029c2:	d103      	bne.n	80029cc <xQueueGenericSend+0x16c>
 80029c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029c6:	2200      	movs	r2, #0
 80029c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80029cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80029d2:	b25b      	sxtb	r3, r3
 80029d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029d8:	d103      	bne.n	80029e2 <xQueueGenericSend+0x182>
 80029da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029dc:	2200      	movs	r2, #0
 80029de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80029e2:	f001 ff77 	bl	80048d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80029e6:	1d3a      	adds	r2, r7, #4
 80029e8:	f107 0314 	add.w	r3, r7, #20
 80029ec:	4611      	mov	r1, r2
 80029ee:	4618      	mov	r0, r3
 80029f0:	f001 f89e 	bl	8003b30 <xTaskCheckForTimeOut>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d124      	bne.n	8002a44 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80029fa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80029fc:	f000 fb22 	bl	8003044 <prvIsQueueFull>
 8002a00:	4603      	mov	r3, r0
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d018      	beq.n	8002a38 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002a06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a08:	3310      	adds	r3, #16
 8002a0a:	687a      	ldr	r2, [r7, #4]
 8002a0c:	4611      	mov	r1, r2
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f000 ffc4 	bl	800399c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002a14:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002a16:	f000 faad 	bl	8002f74 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002a1a:	f000 fdf3 	bl	8003604 <xTaskResumeAll>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	f47f af7c 	bne.w	800291e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002a26:	4b0c      	ldr	r3, [pc, #48]	; (8002a58 <xQueueGenericSend+0x1f8>)
 8002a28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a2c:	601a      	str	r2, [r3, #0]
 8002a2e:	f3bf 8f4f 	dsb	sy
 8002a32:	f3bf 8f6f 	isb	sy
 8002a36:	e772      	b.n	800291e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002a38:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002a3a:	f000 fa9b 	bl	8002f74 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002a3e:	f000 fde1 	bl	8003604 <xTaskResumeAll>
 8002a42:	e76c      	b.n	800291e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002a44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002a46:	f000 fa95 	bl	8002f74 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002a4a:	f000 fddb 	bl	8003604 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002a4e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3738      	adds	r7, #56	; 0x38
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	e000ed04 	.word	0xe000ed04

08002a5c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b090      	sub	sp, #64	; 0x40
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	60f8      	str	r0, [r7, #12]
 8002a64:	60b9      	str	r1, [r7, #8]
 8002a66:	607a      	str	r2, [r7, #4]
 8002a68:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8002a6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d10a      	bne.n	8002a8a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8002a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a78:	f383 8811 	msr	BASEPRI, r3
 8002a7c:	f3bf 8f6f 	isb	sy
 8002a80:	f3bf 8f4f 	dsb	sy
 8002a84:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002a86:	bf00      	nop
 8002a88:	e7fe      	b.n	8002a88 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d103      	bne.n	8002a98 <xQueueGenericSendFromISR+0x3c>
 8002a90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d101      	bne.n	8002a9c <xQueueGenericSendFromISR+0x40>
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e000      	b.n	8002a9e <xQueueGenericSendFromISR+0x42>
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d10a      	bne.n	8002ab8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8002aa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002aa6:	f383 8811 	msr	BASEPRI, r3
 8002aaa:	f3bf 8f6f 	isb	sy
 8002aae:	f3bf 8f4f 	dsb	sy
 8002ab2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002ab4:	bf00      	nop
 8002ab6:	e7fe      	b.n	8002ab6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	2b02      	cmp	r3, #2
 8002abc:	d103      	bne.n	8002ac6 <xQueueGenericSendFromISR+0x6a>
 8002abe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ac0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ac2:	2b01      	cmp	r3, #1
 8002ac4:	d101      	bne.n	8002aca <xQueueGenericSendFromISR+0x6e>
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e000      	b.n	8002acc <xQueueGenericSendFromISR+0x70>
 8002aca:	2300      	movs	r3, #0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d10a      	bne.n	8002ae6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8002ad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ad4:	f383 8811 	msr	BASEPRI, r3
 8002ad8:	f3bf 8f6f 	isb	sy
 8002adc:	f3bf 8f4f 	dsb	sy
 8002ae0:	623b      	str	r3, [r7, #32]
}
 8002ae2:	bf00      	nop
 8002ae4:	e7fe      	b.n	8002ae4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002ae6:	f001 ffa7 	bl	8004a38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002aea:	f3ef 8211 	mrs	r2, BASEPRI
 8002aee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002af2:	f383 8811 	msr	BASEPRI, r3
 8002af6:	f3bf 8f6f 	isb	sy
 8002afa:	f3bf 8f4f 	dsb	sy
 8002afe:	61fa      	str	r2, [r7, #28]
 8002b00:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002b02:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002b04:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002b06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d302      	bcc.n	8002b18 <xQueueGenericSendFromISR+0xbc>
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	2b02      	cmp	r3, #2
 8002b16:	d12f      	bne.n	8002b78 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002b18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b1a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002b1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002b22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b26:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002b28:	683a      	ldr	r2, [r7, #0]
 8002b2a:	68b9      	ldr	r1, [r7, #8]
 8002b2c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002b2e:	f000 f991 	bl	8002e54 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002b32:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002b36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b3a:	d112      	bne.n	8002b62 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002b3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d016      	beq.n	8002b72 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002b44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b46:	3324      	adds	r3, #36	; 0x24
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f000 ff77 	bl	8003a3c <xTaskRemoveFromEventList>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d00e      	beq.n	8002b72 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d00b      	beq.n	8002b72 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	601a      	str	r2, [r3, #0]
 8002b60:	e007      	b.n	8002b72 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002b62:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002b66:	3301      	adds	r3, #1
 8002b68:	b2db      	uxtb	r3, r3
 8002b6a:	b25a      	sxtb	r2, r3
 8002b6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b6e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002b72:	2301      	movs	r3, #1
 8002b74:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8002b76:	e001      	b.n	8002b7c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b7e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002b86:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002b88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3740      	adds	r7, #64	; 0x40
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
	...

08002b94 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b08c      	sub	sp, #48	; 0x30
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002ba8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d10a      	bne.n	8002bc4 <xQueueReceive+0x30>
	__asm volatile
 8002bae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bb2:	f383 8811 	msr	BASEPRI, r3
 8002bb6:	f3bf 8f6f 	isb	sy
 8002bba:	f3bf 8f4f 	dsb	sy
 8002bbe:	623b      	str	r3, [r7, #32]
}
 8002bc0:	bf00      	nop
 8002bc2:	e7fe      	b.n	8002bc2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d103      	bne.n	8002bd2 <xQueueReceive+0x3e>
 8002bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d101      	bne.n	8002bd6 <xQueueReceive+0x42>
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e000      	b.n	8002bd8 <xQueueReceive+0x44>
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d10a      	bne.n	8002bf2 <xQueueReceive+0x5e>
	__asm volatile
 8002bdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002be0:	f383 8811 	msr	BASEPRI, r3
 8002be4:	f3bf 8f6f 	isb	sy
 8002be8:	f3bf 8f4f 	dsb	sy
 8002bec:	61fb      	str	r3, [r7, #28]
}
 8002bee:	bf00      	nop
 8002bf0:	e7fe      	b.n	8002bf0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002bf2:	f001 f8e5 	bl	8003dc0 <xTaskGetSchedulerState>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d102      	bne.n	8002c02 <xQueueReceive+0x6e>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d101      	bne.n	8002c06 <xQueueReceive+0x72>
 8002c02:	2301      	movs	r3, #1
 8002c04:	e000      	b.n	8002c08 <xQueueReceive+0x74>
 8002c06:	2300      	movs	r3, #0
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d10a      	bne.n	8002c22 <xQueueReceive+0x8e>
	__asm volatile
 8002c0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c10:	f383 8811 	msr	BASEPRI, r3
 8002c14:	f3bf 8f6f 	isb	sy
 8002c18:	f3bf 8f4f 	dsb	sy
 8002c1c:	61bb      	str	r3, [r7, #24]
}
 8002c1e:	bf00      	nop
 8002c20:	e7fe      	b.n	8002c20 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002c22:	f001 fe27 	bl	8004874 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c2a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d01f      	beq.n	8002c72 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002c32:	68b9      	ldr	r1, [r7, #8]
 8002c34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002c36:	f000 f977 	bl	8002f28 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c3c:	1e5a      	subs	r2, r3, #1
 8002c3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c40:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002c42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c44:	691b      	ldr	r3, [r3, #16]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d00f      	beq.n	8002c6a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002c4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c4c:	3310      	adds	r3, #16
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f000 fef4 	bl	8003a3c <xTaskRemoveFromEventList>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d007      	beq.n	8002c6a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002c5a:	4b3d      	ldr	r3, [pc, #244]	; (8002d50 <xQueueReceive+0x1bc>)
 8002c5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c60:	601a      	str	r2, [r3, #0]
 8002c62:	f3bf 8f4f 	dsb	sy
 8002c66:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002c6a:	f001 fe33 	bl	80048d4 <vPortExitCritical>
				return pdPASS;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e069      	b.n	8002d46 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d103      	bne.n	8002c80 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002c78:	f001 fe2c 	bl	80048d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	e062      	b.n	8002d46 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002c80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d106      	bne.n	8002c94 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002c86:	f107 0310 	add.w	r3, r7, #16
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f000 ff3a 	bl	8003b04 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002c90:	2301      	movs	r3, #1
 8002c92:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002c94:	f001 fe1e 	bl	80048d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002c98:	f000 fca6 	bl	80035e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002c9c:	f001 fdea 	bl	8004874 <vPortEnterCritical>
 8002ca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ca2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002ca6:	b25b      	sxtb	r3, r3
 8002ca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cac:	d103      	bne.n	8002cb6 <xQueueReceive+0x122>
 8002cae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002cb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cb8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002cbc:	b25b      	sxtb	r3, r3
 8002cbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cc2:	d103      	bne.n	8002ccc <xQueueReceive+0x138>
 8002cc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002ccc:	f001 fe02 	bl	80048d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002cd0:	1d3a      	adds	r2, r7, #4
 8002cd2:	f107 0310 	add.w	r3, r7, #16
 8002cd6:	4611      	mov	r1, r2
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f000 ff29 	bl	8003b30 <xTaskCheckForTimeOut>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d123      	bne.n	8002d2c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002ce4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002ce6:	f000 f997 	bl	8003018 <prvIsQueueEmpty>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d017      	beq.n	8002d20 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cf2:	3324      	adds	r3, #36	; 0x24
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	4611      	mov	r1, r2
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f000 fe4f 	bl	800399c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002cfe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002d00:	f000 f938 	bl	8002f74 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002d04:	f000 fc7e 	bl	8003604 <xTaskResumeAll>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d189      	bne.n	8002c22 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8002d0e:	4b10      	ldr	r3, [pc, #64]	; (8002d50 <xQueueReceive+0x1bc>)
 8002d10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d14:	601a      	str	r2, [r3, #0]
 8002d16:	f3bf 8f4f 	dsb	sy
 8002d1a:	f3bf 8f6f 	isb	sy
 8002d1e:	e780      	b.n	8002c22 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002d20:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002d22:	f000 f927 	bl	8002f74 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002d26:	f000 fc6d 	bl	8003604 <xTaskResumeAll>
 8002d2a:	e77a      	b.n	8002c22 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002d2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002d2e:	f000 f921 	bl	8002f74 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002d32:	f000 fc67 	bl	8003604 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002d36:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002d38:	f000 f96e 	bl	8003018 <prvIsQueueEmpty>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	f43f af6f 	beq.w	8002c22 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002d44:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3730      	adds	r7, #48	; 0x30
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	e000ed04 	.word	0xe000ed04

08002d54 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b08e      	sub	sp, #56	; 0x38
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	60f8      	str	r0, [r7, #12]
 8002d5c:	60b9      	str	r1, [r7, #8]
 8002d5e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002d64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d10a      	bne.n	8002d80 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8002d6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d6e:	f383 8811 	msr	BASEPRI, r3
 8002d72:	f3bf 8f6f 	isb	sy
 8002d76:	f3bf 8f4f 	dsb	sy
 8002d7a:	623b      	str	r3, [r7, #32]
}
 8002d7c:	bf00      	nop
 8002d7e:	e7fe      	b.n	8002d7e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d103      	bne.n	8002d8e <xQueueReceiveFromISR+0x3a>
 8002d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d101      	bne.n	8002d92 <xQueueReceiveFromISR+0x3e>
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e000      	b.n	8002d94 <xQueueReceiveFromISR+0x40>
 8002d92:	2300      	movs	r3, #0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d10a      	bne.n	8002dae <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8002d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d9c:	f383 8811 	msr	BASEPRI, r3
 8002da0:	f3bf 8f6f 	isb	sy
 8002da4:	f3bf 8f4f 	dsb	sy
 8002da8:	61fb      	str	r3, [r7, #28]
}
 8002daa:	bf00      	nop
 8002dac:	e7fe      	b.n	8002dac <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002dae:	f001 fe43 	bl	8004a38 <vPortValidateInterruptPriority>
	__asm volatile
 8002db2:	f3ef 8211 	mrs	r2, BASEPRI
 8002db6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dba:	f383 8811 	msr	BASEPRI, r3
 8002dbe:	f3bf 8f6f 	isb	sy
 8002dc2:	f3bf 8f4f 	dsb	sy
 8002dc6:	61ba      	str	r2, [r7, #24]
 8002dc8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8002dca:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002dce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dd2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002dd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d02f      	beq.n	8002e3a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8002dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ddc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002de0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002de4:	68b9      	ldr	r1, [r7, #8]
 8002de6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002de8:	f000 f89e 	bl	8002f28 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dee:	1e5a      	subs	r2, r3, #1
 8002df0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002df2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8002df4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8002df8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dfc:	d112      	bne.n	8002e24 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e00:	691b      	ldr	r3, [r3, #16]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d016      	beq.n	8002e34 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e08:	3310      	adds	r3, #16
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f000 fe16 	bl	8003a3c <xTaskRemoveFromEventList>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d00e      	beq.n	8002e34 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d00b      	beq.n	8002e34 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2201      	movs	r2, #1
 8002e20:	601a      	str	r2, [r3, #0]
 8002e22:	e007      	b.n	8002e34 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8002e24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002e28:	3301      	adds	r3, #1
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	b25a      	sxtb	r2, r3
 8002e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8002e34:	2301      	movs	r3, #1
 8002e36:	637b      	str	r3, [r7, #52]	; 0x34
 8002e38:	e001      	b.n	8002e3e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	637b      	str	r3, [r7, #52]	; 0x34
 8002e3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e40:	613b      	str	r3, [r7, #16]
	__asm volatile
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	f383 8811 	msr	BASEPRI, r3
}
 8002e48:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002e4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	3738      	adds	r7, #56	; 0x38
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}

08002e54 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b086      	sub	sp, #24
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	60f8      	str	r0, [r7, #12]
 8002e5c:	60b9      	str	r1, [r7, #8]
 8002e5e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002e60:	2300      	movs	r3, #0
 8002e62:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e68:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d10d      	bne.n	8002e8e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d14d      	bne.n	8002f16 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f000 ffbc 	bl	8003dfc <xTaskPriorityDisinherit>
 8002e84:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	609a      	str	r2, [r3, #8]
 8002e8c:	e043      	b.n	8002f16 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d119      	bne.n	8002ec8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	6858      	ldr	r0, [r3, #4]
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9c:	461a      	mov	r2, r3
 8002e9e:	68b9      	ldr	r1, [r7, #8]
 8002ea0:	f002 f878 	bl	8004f94 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	685a      	ldr	r2, [r3, #4]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eac:	441a      	add	r2, r3
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	685a      	ldr	r2, [r3, #4]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d32b      	bcc.n	8002f16 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	605a      	str	r2, [r3, #4]
 8002ec6:	e026      	b.n	8002f16 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	68d8      	ldr	r0, [r3, #12]
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed0:	461a      	mov	r2, r3
 8002ed2:	68b9      	ldr	r1, [r7, #8]
 8002ed4:	f002 f85e 	bl	8004f94 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	68da      	ldr	r2, [r3, #12]
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee0:	425b      	negs	r3, r3
 8002ee2:	441a      	add	r2, r3
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	68da      	ldr	r2, [r3, #12]
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d207      	bcs.n	8002f04 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	689a      	ldr	r2, [r3, #8]
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efc:	425b      	negs	r3, r3
 8002efe:	441a      	add	r2, r3
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d105      	bne.n	8002f16 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d002      	beq.n	8002f16 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	3b01      	subs	r3, #1
 8002f14:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	1c5a      	adds	r2, r3, #1
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8002f1e:	697b      	ldr	r3, [r7, #20]
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3718      	adds	r7, #24
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b082      	sub	sp, #8
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d018      	beq.n	8002f6c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	68da      	ldr	r2, [r3, #12]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f42:	441a      	add	r2, r3
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	68da      	ldr	r2, [r3, #12]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d303      	bcc.n	8002f5c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	68d9      	ldr	r1, [r3, #12]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f64:	461a      	mov	r2, r3
 8002f66:	6838      	ldr	r0, [r7, #0]
 8002f68:	f002 f814 	bl	8004f94 <memcpy>
	}
}
 8002f6c:	bf00      	nop
 8002f6e:	3708      	adds	r7, #8
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002f7c:	f001 fc7a 	bl	8004874 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f86:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002f88:	e011      	b.n	8002fae <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d012      	beq.n	8002fb8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	3324      	adds	r3, #36	; 0x24
 8002f96:	4618      	mov	r0, r3
 8002f98:	f000 fd50 	bl	8003a3c <xTaskRemoveFromEventList>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d001      	beq.n	8002fa6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002fa2:	f000 fe27 	bl	8003bf4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002fa6:	7bfb      	ldrb	r3, [r7, #15]
 8002fa8:	3b01      	subs	r3, #1
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002fae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	dce9      	bgt.n	8002f8a <prvUnlockQueue+0x16>
 8002fb6:	e000      	b.n	8002fba <prvUnlockQueue+0x46>
					break;
 8002fb8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	22ff      	movs	r2, #255	; 0xff
 8002fbe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002fc2:	f001 fc87 	bl	80048d4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002fc6:	f001 fc55 	bl	8004874 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002fd0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002fd2:	e011      	b.n	8002ff8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	691b      	ldr	r3, [r3, #16]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d012      	beq.n	8003002 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	3310      	adds	r3, #16
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f000 fd2b 	bl	8003a3c <xTaskRemoveFromEventList>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d001      	beq.n	8002ff0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002fec:	f000 fe02 	bl	8003bf4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002ff0:	7bbb      	ldrb	r3, [r7, #14]
 8002ff2:	3b01      	subs	r3, #1
 8002ff4:	b2db      	uxtb	r3, r3
 8002ff6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002ff8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	dce9      	bgt.n	8002fd4 <prvUnlockQueue+0x60>
 8003000:	e000      	b.n	8003004 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003002:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	22ff      	movs	r2, #255	; 0xff
 8003008:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800300c:	f001 fc62 	bl	80048d4 <vPortExitCritical>
}
 8003010:	bf00      	nop
 8003012:	3710      	adds	r7, #16
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}

08003018 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b084      	sub	sp, #16
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003020:	f001 fc28 	bl	8004874 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003028:	2b00      	cmp	r3, #0
 800302a:	d102      	bne.n	8003032 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800302c:	2301      	movs	r3, #1
 800302e:	60fb      	str	r3, [r7, #12]
 8003030:	e001      	b.n	8003036 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003032:	2300      	movs	r3, #0
 8003034:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003036:	f001 fc4d 	bl	80048d4 <vPortExitCritical>

	return xReturn;
 800303a:	68fb      	ldr	r3, [r7, #12]
}
 800303c:	4618      	mov	r0, r3
 800303e:	3710      	adds	r7, #16
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}

08003044 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800304c:	f001 fc12 	bl	8004874 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003058:	429a      	cmp	r2, r3
 800305a:	d102      	bne.n	8003062 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800305c:	2301      	movs	r3, #1
 800305e:	60fb      	str	r3, [r7, #12]
 8003060:	e001      	b.n	8003066 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003062:	2300      	movs	r3, #0
 8003064:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003066:	f001 fc35 	bl	80048d4 <vPortExitCritical>

	return xReturn;
 800306a:	68fb      	ldr	r3, [r7, #12]
}
 800306c:	4618      	mov	r0, r3
 800306e:	3710      	adds	r7, #16
 8003070:	46bd      	mov	sp, r7
 8003072:	bd80      	pop	{r7, pc}

08003074 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003074:	b480      	push	{r7}
 8003076:	b085      	sub	sp, #20
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
 800307c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800307e:	2300      	movs	r3, #0
 8003080:	60fb      	str	r3, [r7, #12]
 8003082:	e014      	b.n	80030ae <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003084:	4a0f      	ldr	r2, [pc, #60]	; (80030c4 <vQueueAddToRegistry+0x50>)
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d10b      	bne.n	80030a8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003090:	490c      	ldr	r1, [pc, #48]	; (80030c4 <vQueueAddToRegistry+0x50>)
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	683a      	ldr	r2, [r7, #0]
 8003096:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800309a:	4a0a      	ldr	r2, [pc, #40]	; (80030c4 <vQueueAddToRegistry+0x50>)
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	00db      	lsls	r3, r3, #3
 80030a0:	4413      	add	r3, r2
 80030a2:	687a      	ldr	r2, [r7, #4]
 80030a4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80030a6:	e006      	b.n	80030b6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	3301      	adds	r3, #1
 80030ac:	60fb      	str	r3, [r7, #12]
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2b07      	cmp	r3, #7
 80030b2:	d9e7      	bls.n	8003084 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80030b4:	bf00      	nop
 80030b6:	bf00      	nop
 80030b8:	3714      	adds	r7, #20
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr
 80030c2:	bf00      	nop
 80030c4:	20000830 	.word	0x20000830

080030c8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b086      	sub	sp, #24
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	60f8      	str	r0, [r7, #12]
 80030d0:	60b9      	str	r1, [r7, #8]
 80030d2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80030d8:	f001 fbcc 	bl	8004874 <vPortEnterCritical>
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80030e2:	b25b      	sxtb	r3, r3
 80030e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030e8:	d103      	bne.n	80030f2 <vQueueWaitForMessageRestricted+0x2a>
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	2200      	movs	r2, #0
 80030ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80030f8:	b25b      	sxtb	r3, r3
 80030fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030fe:	d103      	bne.n	8003108 <vQueueWaitForMessageRestricted+0x40>
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	2200      	movs	r2, #0
 8003104:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003108:	f001 fbe4 	bl	80048d4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003110:	2b00      	cmp	r3, #0
 8003112:	d106      	bne.n	8003122 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	3324      	adds	r3, #36	; 0x24
 8003118:	687a      	ldr	r2, [r7, #4]
 800311a:	68b9      	ldr	r1, [r7, #8]
 800311c:	4618      	mov	r0, r3
 800311e:	f000 fc61 	bl	80039e4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003122:	6978      	ldr	r0, [r7, #20]
 8003124:	f7ff ff26 	bl	8002f74 <prvUnlockQueue>
	}
 8003128:	bf00      	nop
 800312a:	3718      	adds	r7, #24
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}

08003130 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003130:	b580      	push	{r7, lr}
 8003132:	b08e      	sub	sp, #56	; 0x38
 8003134:	af04      	add	r7, sp, #16
 8003136:	60f8      	str	r0, [r7, #12]
 8003138:	60b9      	str	r1, [r7, #8]
 800313a:	607a      	str	r2, [r7, #4]
 800313c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800313e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003140:	2b00      	cmp	r3, #0
 8003142:	d10a      	bne.n	800315a <xTaskCreateStatic+0x2a>
	__asm volatile
 8003144:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003148:	f383 8811 	msr	BASEPRI, r3
 800314c:	f3bf 8f6f 	isb	sy
 8003150:	f3bf 8f4f 	dsb	sy
 8003154:	623b      	str	r3, [r7, #32]
}
 8003156:	bf00      	nop
 8003158:	e7fe      	b.n	8003158 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800315a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800315c:	2b00      	cmp	r3, #0
 800315e:	d10a      	bne.n	8003176 <xTaskCreateStatic+0x46>
	__asm volatile
 8003160:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003164:	f383 8811 	msr	BASEPRI, r3
 8003168:	f3bf 8f6f 	isb	sy
 800316c:	f3bf 8f4f 	dsb	sy
 8003170:	61fb      	str	r3, [r7, #28]
}
 8003172:	bf00      	nop
 8003174:	e7fe      	b.n	8003174 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003176:	23a8      	movs	r3, #168	; 0xa8
 8003178:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	2ba8      	cmp	r3, #168	; 0xa8
 800317e:	d00a      	beq.n	8003196 <xTaskCreateStatic+0x66>
	__asm volatile
 8003180:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003184:	f383 8811 	msr	BASEPRI, r3
 8003188:	f3bf 8f6f 	isb	sy
 800318c:	f3bf 8f4f 	dsb	sy
 8003190:	61bb      	str	r3, [r7, #24]
}
 8003192:	bf00      	nop
 8003194:	e7fe      	b.n	8003194 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003196:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800319a:	2b00      	cmp	r3, #0
 800319c:	d01e      	beq.n	80031dc <xTaskCreateStatic+0xac>
 800319e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d01b      	beq.n	80031dc <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80031a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031a6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80031a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80031ac:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80031ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031b0:	2202      	movs	r2, #2
 80031b2:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80031b6:	2300      	movs	r3, #0
 80031b8:	9303      	str	r3, [sp, #12]
 80031ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031bc:	9302      	str	r3, [sp, #8]
 80031be:	f107 0314 	add.w	r3, r7, #20
 80031c2:	9301      	str	r3, [sp, #4]
 80031c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031c6:	9300      	str	r3, [sp, #0]
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	68b9      	ldr	r1, [r7, #8]
 80031ce:	68f8      	ldr	r0, [r7, #12]
 80031d0:	f000 f850 	bl	8003274 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80031d4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80031d6:	f000 f8f3 	bl	80033c0 <prvAddNewTaskToReadyList>
 80031da:	e001      	b.n	80031e0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80031dc:	2300      	movs	r3, #0
 80031de:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80031e0:	697b      	ldr	r3, [r7, #20]
	}
 80031e2:	4618      	mov	r0, r3
 80031e4:	3728      	adds	r7, #40	; 0x28
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}

080031ea <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80031ea:	b580      	push	{r7, lr}
 80031ec:	b08c      	sub	sp, #48	; 0x30
 80031ee:	af04      	add	r7, sp, #16
 80031f0:	60f8      	str	r0, [r7, #12]
 80031f2:	60b9      	str	r1, [r7, #8]
 80031f4:	603b      	str	r3, [r7, #0]
 80031f6:	4613      	mov	r3, r2
 80031f8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80031fa:	88fb      	ldrh	r3, [r7, #6]
 80031fc:	009b      	lsls	r3, r3, #2
 80031fe:	4618      	mov	r0, r3
 8003200:	f001 fc5a 	bl	8004ab8 <pvPortMalloc>
 8003204:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d00e      	beq.n	800322a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800320c:	20a8      	movs	r0, #168	; 0xa8
 800320e:	f001 fc53 	bl	8004ab8 <pvPortMalloc>
 8003212:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003214:	69fb      	ldr	r3, [r7, #28]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d003      	beq.n	8003222 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800321a:	69fb      	ldr	r3, [r7, #28]
 800321c:	697a      	ldr	r2, [r7, #20]
 800321e:	631a      	str	r2, [r3, #48]	; 0x30
 8003220:	e005      	b.n	800322e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003222:	6978      	ldr	r0, [r7, #20]
 8003224:	f001 fd14 	bl	8004c50 <vPortFree>
 8003228:	e001      	b.n	800322e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800322a:	2300      	movs	r3, #0
 800322c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800322e:	69fb      	ldr	r3, [r7, #28]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d017      	beq.n	8003264 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003234:	69fb      	ldr	r3, [r7, #28]
 8003236:	2200      	movs	r2, #0
 8003238:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800323c:	88fa      	ldrh	r2, [r7, #6]
 800323e:	2300      	movs	r3, #0
 8003240:	9303      	str	r3, [sp, #12]
 8003242:	69fb      	ldr	r3, [r7, #28]
 8003244:	9302      	str	r3, [sp, #8]
 8003246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003248:	9301      	str	r3, [sp, #4]
 800324a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800324c:	9300      	str	r3, [sp, #0]
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	68b9      	ldr	r1, [r7, #8]
 8003252:	68f8      	ldr	r0, [r7, #12]
 8003254:	f000 f80e 	bl	8003274 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003258:	69f8      	ldr	r0, [r7, #28]
 800325a:	f000 f8b1 	bl	80033c0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800325e:	2301      	movs	r3, #1
 8003260:	61bb      	str	r3, [r7, #24]
 8003262:	e002      	b.n	800326a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003264:	f04f 33ff 	mov.w	r3, #4294967295
 8003268:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800326a:	69bb      	ldr	r3, [r7, #24]
	}
 800326c:	4618      	mov	r0, r3
 800326e:	3720      	adds	r7, #32
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}

08003274 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b088      	sub	sp, #32
 8003278:	af00      	add	r7, sp, #0
 800327a:	60f8      	str	r0, [r7, #12]
 800327c:	60b9      	str	r1, [r7, #8]
 800327e:	607a      	str	r2, [r7, #4]
 8003280:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003284:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	009b      	lsls	r3, r3, #2
 800328a:	461a      	mov	r2, r3
 800328c:	21a5      	movs	r1, #165	; 0xa5
 800328e:	f001 fdfd 	bl	8004e8c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003294:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800329c:	3b01      	subs	r3, #1
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	4413      	add	r3, r2
 80032a2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80032a4:	69bb      	ldr	r3, [r7, #24]
 80032a6:	f023 0307 	bic.w	r3, r3, #7
 80032aa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80032ac:	69bb      	ldr	r3, [r7, #24]
 80032ae:	f003 0307 	and.w	r3, r3, #7
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d00a      	beq.n	80032cc <prvInitialiseNewTask+0x58>
	__asm volatile
 80032b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032ba:	f383 8811 	msr	BASEPRI, r3
 80032be:	f3bf 8f6f 	isb	sy
 80032c2:	f3bf 8f4f 	dsb	sy
 80032c6:	617b      	str	r3, [r7, #20]
}
 80032c8:	bf00      	nop
 80032ca:	e7fe      	b.n	80032ca <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d01f      	beq.n	8003312 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80032d2:	2300      	movs	r3, #0
 80032d4:	61fb      	str	r3, [r7, #28]
 80032d6:	e012      	b.n	80032fe <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80032d8:	68ba      	ldr	r2, [r7, #8]
 80032da:	69fb      	ldr	r3, [r7, #28]
 80032dc:	4413      	add	r3, r2
 80032de:	7819      	ldrb	r1, [r3, #0]
 80032e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	4413      	add	r3, r2
 80032e6:	3334      	adds	r3, #52	; 0x34
 80032e8:	460a      	mov	r2, r1
 80032ea:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80032ec:	68ba      	ldr	r2, [r7, #8]
 80032ee:	69fb      	ldr	r3, [r7, #28]
 80032f0:	4413      	add	r3, r2
 80032f2:	781b      	ldrb	r3, [r3, #0]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d006      	beq.n	8003306 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80032f8:	69fb      	ldr	r3, [r7, #28]
 80032fa:	3301      	adds	r3, #1
 80032fc:	61fb      	str	r3, [r7, #28]
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	2b0f      	cmp	r3, #15
 8003302:	d9e9      	bls.n	80032d8 <prvInitialiseNewTask+0x64>
 8003304:	e000      	b.n	8003308 <prvInitialiseNewTask+0x94>
			{
				break;
 8003306:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800330a:	2200      	movs	r2, #0
 800330c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003310:	e003      	b.n	800331a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003314:	2200      	movs	r2, #0
 8003316:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800331a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800331c:	2b37      	cmp	r3, #55	; 0x37
 800331e:	d901      	bls.n	8003324 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003320:	2337      	movs	r3, #55	; 0x37
 8003322:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003326:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003328:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800332a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800332c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800332e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003332:	2200      	movs	r2, #0
 8003334:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003338:	3304      	adds	r3, #4
 800333a:	4618      	mov	r0, r3
 800333c:	f7ff f8be 	bl	80024bc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003340:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003342:	3318      	adds	r3, #24
 8003344:	4618      	mov	r0, r3
 8003346:	f7ff f8b9 	bl	80024bc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800334a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800334c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800334e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003352:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003358:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800335a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800335c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800335e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003360:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003362:	2200      	movs	r2, #0
 8003364:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003368:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800336a:	2200      	movs	r2, #0
 800336c:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003370:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003372:	3354      	adds	r3, #84	; 0x54
 8003374:	224c      	movs	r2, #76	; 0x4c
 8003376:	2100      	movs	r1, #0
 8003378:	4618      	mov	r0, r3
 800337a:	f001 fd87 	bl	8004e8c <memset>
 800337e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003380:	4a0c      	ldr	r2, [pc, #48]	; (80033b4 <prvInitialiseNewTask+0x140>)
 8003382:	659a      	str	r2, [r3, #88]	; 0x58
 8003384:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003386:	4a0c      	ldr	r2, [pc, #48]	; (80033b8 <prvInitialiseNewTask+0x144>)
 8003388:	65da      	str	r2, [r3, #92]	; 0x5c
 800338a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800338c:	4a0b      	ldr	r2, [pc, #44]	; (80033bc <prvInitialiseNewTask+0x148>)
 800338e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003390:	683a      	ldr	r2, [r7, #0]
 8003392:	68f9      	ldr	r1, [r7, #12]
 8003394:	69b8      	ldr	r0, [r7, #24]
 8003396:	f001 f941 	bl	800461c <pxPortInitialiseStack>
 800339a:	4602      	mov	r2, r0
 800339c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800339e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80033a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d002      	beq.n	80033ac <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80033a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80033aa:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80033ac:	bf00      	nop
 80033ae:	3720      	adds	r7, #32
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bd80      	pop	{r7, pc}
 80033b4:	20001a7c 	.word	0x20001a7c
 80033b8:	20001ae4 	.word	0x20001ae4
 80033bc:	20001b4c 	.word	0x20001b4c

080033c0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b082      	sub	sp, #8
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80033c8:	f001 fa54 	bl	8004874 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80033cc:	4b2d      	ldr	r3, [pc, #180]	; (8003484 <prvAddNewTaskToReadyList+0xc4>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	3301      	adds	r3, #1
 80033d2:	4a2c      	ldr	r2, [pc, #176]	; (8003484 <prvAddNewTaskToReadyList+0xc4>)
 80033d4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80033d6:	4b2c      	ldr	r3, [pc, #176]	; (8003488 <prvAddNewTaskToReadyList+0xc8>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d109      	bne.n	80033f2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80033de:	4a2a      	ldr	r2, [pc, #168]	; (8003488 <prvAddNewTaskToReadyList+0xc8>)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80033e4:	4b27      	ldr	r3, [pc, #156]	; (8003484 <prvAddNewTaskToReadyList+0xc4>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d110      	bne.n	800340e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80033ec:	f000 fc26 	bl	8003c3c <prvInitialiseTaskLists>
 80033f0:	e00d      	b.n	800340e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80033f2:	4b26      	ldr	r3, [pc, #152]	; (800348c <prvAddNewTaskToReadyList+0xcc>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d109      	bne.n	800340e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80033fa:	4b23      	ldr	r3, [pc, #140]	; (8003488 <prvAddNewTaskToReadyList+0xc8>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003404:	429a      	cmp	r2, r3
 8003406:	d802      	bhi.n	800340e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003408:	4a1f      	ldr	r2, [pc, #124]	; (8003488 <prvAddNewTaskToReadyList+0xc8>)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800340e:	4b20      	ldr	r3, [pc, #128]	; (8003490 <prvAddNewTaskToReadyList+0xd0>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	3301      	adds	r3, #1
 8003414:	4a1e      	ldr	r2, [pc, #120]	; (8003490 <prvAddNewTaskToReadyList+0xd0>)
 8003416:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003418:	4b1d      	ldr	r3, [pc, #116]	; (8003490 <prvAddNewTaskToReadyList+0xd0>)
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003424:	4b1b      	ldr	r3, [pc, #108]	; (8003494 <prvAddNewTaskToReadyList+0xd4>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	429a      	cmp	r2, r3
 800342a:	d903      	bls.n	8003434 <prvAddNewTaskToReadyList+0x74>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003430:	4a18      	ldr	r2, [pc, #96]	; (8003494 <prvAddNewTaskToReadyList+0xd4>)
 8003432:	6013      	str	r3, [r2, #0]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003438:	4613      	mov	r3, r2
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	4413      	add	r3, r2
 800343e:	009b      	lsls	r3, r3, #2
 8003440:	4a15      	ldr	r2, [pc, #84]	; (8003498 <prvAddNewTaskToReadyList+0xd8>)
 8003442:	441a      	add	r2, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	3304      	adds	r3, #4
 8003448:	4619      	mov	r1, r3
 800344a:	4610      	mov	r0, r2
 800344c:	f7ff f843 	bl	80024d6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003450:	f001 fa40 	bl	80048d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003454:	4b0d      	ldr	r3, [pc, #52]	; (800348c <prvAddNewTaskToReadyList+0xcc>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d00e      	beq.n	800347a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800345c:	4b0a      	ldr	r3, [pc, #40]	; (8003488 <prvAddNewTaskToReadyList+0xc8>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003466:	429a      	cmp	r2, r3
 8003468:	d207      	bcs.n	800347a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800346a:	4b0c      	ldr	r3, [pc, #48]	; (800349c <prvAddNewTaskToReadyList+0xdc>)
 800346c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003470:	601a      	str	r2, [r3, #0]
 8003472:	f3bf 8f4f 	dsb	sy
 8003476:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800347a:	bf00      	nop
 800347c:	3708      	adds	r7, #8
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	20000d44 	.word	0x20000d44
 8003488:	20000870 	.word	0x20000870
 800348c:	20000d50 	.word	0x20000d50
 8003490:	20000d60 	.word	0x20000d60
 8003494:	20000d4c 	.word	0x20000d4c
 8003498:	20000874 	.word	0x20000874
 800349c:	e000ed04 	.word	0xe000ed04

080034a0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b084      	sub	sp, #16
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80034a8:	2300      	movs	r3, #0
 80034aa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d017      	beq.n	80034e2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80034b2:	4b13      	ldr	r3, [pc, #76]	; (8003500 <vTaskDelay+0x60>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d00a      	beq.n	80034d0 <vTaskDelay+0x30>
	__asm volatile
 80034ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034be:	f383 8811 	msr	BASEPRI, r3
 80034c2:	f3bf 8f6f 	isb	sy
 80034c6:	f3bf 8f4f 	dsb	sy
 80034ca:	60bb      	str	r3, [r7, #8]
}
 80034cc:	bf00      	nop
 80034ce:	e7fe      	b.n	80034ce <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80034d0:	f000 f88a 	bl	80035e8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80034d4:	2100      	movs	r1, #0
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f000 fcfe 	bl	8003ed8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80034dc:	f000 f892 	bl	8003604 <xTaskResumeAll>
 80034e0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d107      	bne.n	80034f8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80034e8:	4b06      	ldr	r3, [pc, #24]	; (8003504 <vTaskDelay+0x64>)
 80034ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034ee:	601a      	str	r2, [r3, #0]
 80034f0:	f3bf 8f4f 	dsb	sy
 80034f4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80034f8:	bf00      	nop
 80034fa:	3710      	adds	r7, #16
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	20000d6c 	.word	0x20000d6c
 8003504:	e000ed04 	.word	0xe000ed04

08003508 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b08a      	sub	sp, #40	; 0x28
 800350c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800350e:	2300      	movs	r3, #0
 8003510:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003512:	2300      	movs	r3, #0
 8003514:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003516:	463a      	mov	r2, r7
 8003518:	1d39      	adds	r1, r7, #4
 800351a:	f107 0308 	add.w	r3, r7, #8
 800351e:	4618      	mov	r0, r3
 8003520:	f7fe ff78 	bl	8002414 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003524:	6839      	ldr	r1, [r7, #0]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	68ba      	ldr	r2, [r7, #8]
 800352a:	9202      	str	r2, [sp, #8]
 800352c:	9301      	str	r3, [sp, #4]
 800352e:	2300      	movs	r3, #0
 8003530:	9300      	str	r3, [sp, #0]
 8003532:	2300      	movs	r3, #0
 8003534:	460a      	mov	r2, r1
 8003536:	4924      	ldr	r1, [pc, #144]	; (80035c8 <vTaskStartScheduler+0xc0>)
 8003538:	4824      	ldr	r0, [pc, #144]	; (80035cc <vTaskStartScheduler+0xc4>)
 800353a:	f7ff fdf9 	bl	8003130 <xTaskCreateStatic>
 800353e:	4603      	mov	r3, r0
 8003540:	4a23      	ldr	r2, [pc, #140]	; (80035d0 <vTaskStartScheduler+0xc8>)
 8003542:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003544:	4b22      	ldr	r3, [pc, #136]	; (80035d0 <vTaskStartScheduler+0xc8>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d002      	beq.n	8003552 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800354c:	2301      	movs	r3, #1
 800354e:	617b      	str	r3, [r7, #20]
 8003550:	e001      	b.n	8003556 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003552:	2300      	movs	r3, #0
 8003554:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	2b01      	cmp	r3, #1
 800355a:	d102      	bne.n	8003562 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800355c:	f000 fd10 	bl	8003f80 <xTimerCreateTimerTask>
 8003560:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	2b01      	cmp	r3, #1
 8003566:	d11b      	bne.n	80035a0 <vTaskStartScheduler+0x98>
	__asm volatile
 8003568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800356c:	f383 8811 	msr	BASEPRI, r3
 8003570:	f3bf 8f6f 	isb	sy
 8003574:	f3bf 8f4f 	dsb	sy
 8003578:	613b      	str	r3, [r7, #16]
}
 800357a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800357c:	4b15      	ldr	r3, [pc, #84]	; (80035d4 <vTaskStartScheduler+0xcc>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	3354      	adds	r3, #84	; 0x54
 8003582:	4a15      	ldr	r2, [pc, #84]	; (80035d8 <vTaskStartScheduler+0xd0>)
 8003584:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003586:	4b15      	ldr	r3, [pc, #84]	; (80035dc <vTaskStartScheduler+0xd4>)
 8003588:	f04f 32ff 	mov.w	r2, #4294967295
 800358c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800358e:	4b14      	ldr	r3, [pc, #80]	; (80035e0 <vTaskStartScheduler+0xd8>)
 8003590:	2201      	movs	r2, #1
 8003592:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003594:	4b13      	ldr	r3, [pc, #76]	; (80035e4 <vTaskStartScheduler+0xdc>)
 8003596:	2200      	movs	r2, #0
 8003598:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800359a:	f001 f8c9 	bl	8004730 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800359e:	e00e      	b.n	80035be <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035a6:	d10a      	bne.n	80035be <vTaskStartScheduler+0xb6>
	__asm volatile
 80035a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035ac:	f383 8811 	msr	BASEPRI, r3
 80035b0:	f3bf 8f6f 	isb	sy
 80035b4:	f3bf 8f4f 	dsb	sy
 80035b8:	60fb      	str	r3, [r7, #12]
}
 80035ba:	bf00      	nop
 80035bc:	e7fe      	b.n	80035bc <vTaskStartScheduler+0xb4>
}
 80035be:	bf00      	nop
 80035c0:	3718      	adds	r7, #24
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	bf00      	nop
 80035c8:	08005090 	.word	0x08005090
 80035cc:	08003c0d 	.word	0x08003c0d
 80035d0:	20000d68 	.word	0x20000d68
 80035d4:	20000870 	.word	0x20000870
 80035d8:	2000005c 	.word	0x2000005c
 80035dc:	20000d64 	.word	0x20000d64
 80035e0:	20000d50 	.word	0x20000d50
 80035e4:	20000d48 	.word	0x20000d48

080035e8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80035e8:	b480      	push	{r7}
 80035ea:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80035ec:	4b04      	ldr	r3, [pc, #16]	; (8003600 <vTaskSuspendAll+0x18>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	3301      	adds	r3, #1
 80035f2:	4a03      	ldr	r2, [pc, #12]	; (8003600 <vTaskSuspendAll+0x18>)
 80035f4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80035f6:	bf00      	nop
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr
 8003600:	20000d6c 	.word	0x20000d6c

08003604 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800360a:	2300      	movs	r3, #0
 800360c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800360e:	2300      	movs	r3, #0
 8003610:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003612:	4b42      	ldr	r3, [pc, #264]	; (800371c <xTaskResumeAll+0x118>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d10a      	bne.n	8003630 <xTaskResumeAll+0x2c>
	__asm volatile
 800361a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800361e:	f383 8811 	msr	BASEPRI, r3
 8003622:	f3bf 8f6f 	isb	sy
 8003626:	f3bf 8f4f 	dsb	sy
 800362a:	603b      	str	r3, [r7, #0]
}
 800362c:	bf00      	nop
 800362e:	e7fe      	b.n	800362e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003630:	f001 f920 	bl	8004874 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003634:	4b39      	ldr	r3, [pc, #228]	; (800371c <xTaskResumeAll+0x118>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	3b01      	subs	r3, #1
 800363a:	4a38      	ldr	r2, [pc, #224]	; (800371c <xTaskResumeAll+0x118>)
 800363c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800363e:	4b37      	ldr	r3, [pc, #220]	; (800371c <xTaskResumeAll+0x118>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d162      	bne.n	800370c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003646:	4b36      	ldr	r3, [pc, #216]	; (8003720 <xTaskResumeAll+0x11c>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d05e      	beq.n	800370c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800364e:	e02f      	b.n	80036b0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003650:	4b34      	ldr	r3, [pc, #208]	; (8003724 <xTaskResumeAll+0x120>)
 8003652:	68db      	ldr	r3, [r3, #12]
 8003654:	68db      	ldr	r3, [r3, #12]
 8003656:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	3318      	adds	r3, #24
 800365c:	4618      	mov	r0, r3
 800365e:	f7fe ff97 	bl	8002590 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	3304      	adds	r3, #4
 8003666:	4618      	mov	r0, r3
 8003668:	f7fe ff92 	bl	8002590 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003670:	4b2d      	ldr	r3, [pc, #180]	; (8003728 <xTaskResumeAll+0x124>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	429a      	cmp	r2, r3
 8003676:	d903      	bls.n	8003680 <xTaskResumeAll+0x7c>
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800367c:	4a2a      	ldr	r2, [pc, #168]	; (8003728 <xTaskResumeAll+0x124>)
 800367e:	6013      	str	r3, [r2, #0]
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003684:	4613      	mov	r3, r2
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	4413      	add	r3, r2
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	4a27      	ldr	r2, [pc, #156]	; (800372c <xTaskResumeAll+0x128>)
 800368e:	441a      	add	r2, r3
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	3304      	adds	r3, #4
 8003694:	4619      	mov	r1, r3
 8003696:	4610      	mov	r0, r2
 8003698:	f7fe ff1d 	bl	80024d6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036a0:	4b23      	ldr	r3, [pc, #140]	; (8003730 <xTaskResumeAll+0x12c>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d302      	bcc.n	80036b0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80036aa:	4b22      	ldr	r3, [pc, #136]	; (8003734 <xTaskResumeAll+0x130>)
 80036ac:	2201      	movs	r2, #1
 80036ae:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80036b0:	4b1c      	ldr	r3, [pc, #112]	; (8003724 <xTaskResumeAll+0x120>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d1cb      	bne.n	8003650 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d001      	beq.n	80036c2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80036be:	f000 fb5f 	bl	8003d80 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80036c2:	4b1d      	ldr	r3, [pc, #116]	; (8003738 <xTaskResumeAll+0x134>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d010      	beq.n	80036f0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80036ce:	f000 f847 	bl	8003760 <xTaskIncrementTick>
 80036d2:	4603      	mov	r3, r0
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d002      	beq.n	80036de <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80036d8:	4b16      	ldr	r3, [pc, #88]	; (8003734 <xTaskResumeAll+0x130>)
 80036da:	2201      	movs	r2, #1
 80036dc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	3b01      	subs	r3, #1
 80036e2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d1f1      	bne.n	80036ce <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80036ea:	4b13      	ldr	r3, [pc, #76]	; (8003738 <xTaskResumeAll+0x134>)
 80036ec:	2200      	movs	r2, #0
 80036ee:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80036f0:	4b10      	ldr	r3, [pc, #64]	; (8003734 <xTaskResumeAll+0x130>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d009      	beq.n	800370c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80036f8:	2301      	movs	r3, #1
 80036fa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80036fc:	4b0f      	ldr	r3, [pc, #60]	; (800373c <xTaskResumeAll+0x138>)
 80036fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003702:	601a      	str	r2, [r3, #0]
 8003704:	f3bf 8f4f 	dsb	sy
 8003708:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800370c:	f001 f8e2 	bl	80048d4 <vPortExitCritical>

	return xAlreadyYielded;
 8003710:	68bb      	ldr	r3, [r7, #8]
}
 8003712:	4618      	mov	r0, r3
 8003714:	3710      	adds	r7, #16
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}
 800371a:	bf00      	nop
 800371c:	20000d6c 	.word	0x20000d6c
 8003720:	20000d44 	.word	0x20000d44
 8003724:	20000d04 	.word	0x20000d04
 8003728:	20000d4c 	.word	0x20000d4c
 800372c:	20000874 	.word	0x20000874
 8003730:	20000870 	.word	0x20000870
 8003734:	20000d58 	.word	0x20000d58
 8003738:	20000d54 	.word	0x20000d54
 800373c:	e000ed04 	.word	0xe000ed04

08003740 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003740:	b480      	push	{r7}
 8003742:	b083      	sub	sp, #12
 8003744:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003746:	4b05      	ldr	r3, [pc, #20]	; (800375c <xTaskGetTickCount+0x1c>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800374c:	687b      	ldr	r3, [r7, #4]
}
 800374e:	4618      	mov	r0, r3
 8003750:	370c      	adds	r7, #12
 8003752:	46bd      	mov	sp, r7
 8003754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003758:	4770      	bx	lr
 800375a:	bf00      	nop
 800375c:	20000d48 	.word	0x20000d48

08003760 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b086      	sub	sp, #24
 8003764:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003766:	2300      	movs	r3, #0
 8003768:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800376a:	4b4f      	ldr	r3, [pc, #316]	; (80038a8 <xTaskIncrementTick+0x148>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	2b00      	cmp	r3, #0
 8003770:	f040 808f 	bne.w	8003892 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003774:	4b4d      	ldr	r3, [pc, #308]	; (80038ac <xTaskIncrementTick+0x14c>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	3301      	adds	r3, #1
 800377a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800377c:	4a4b      	ldr	r2, [pc, #300]	; (80038ac <xTaskIncrementTick+0x14c>)
 800377e:	693b      	ldr	r3, [r7, #16]
 8003780:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d120      	bne.n	80037ca <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003788:	4b49      	ldr	r3, [pc, #292]	; (80038b0 <xTaskIncrementTick+0x150>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d00a      	beq.n	80037a8 <xTaskIncrementTick+0x48>
	__asm volatile
 8003792:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003796:	f383 8811 	msr	BASEPRI, r3
 800379a:	f3bf 8f6f 	isb	sy
 800379e:	f3bf 8f4f 	dsb	sy
 80037a2:	603b      	str	r3, [r7, #0]
}
 80037a4:	bf00      	nop
 80037a6:	e7fe      	b.n	80037a6 <xTaskIncrementTick+0x46>
 80037a8:	4b41      	ldr	r3, [pc, #260]	; (80038b0 <xTaskIncrementTick+0x150>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	60fb      	str	r3, [r7, #12]
 80037ae:	4b41      	ldr	r3, [pc, #260]	; (80038b4 <xTaskIncrementTick+0x154>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a3f      	ldr	r2, [pc, #252]	; (80038b0 <xTaskIncrementTick+0x150>)
 80037b4:	6013      	str	r3, [r2, #0]
 80037b6:	4a3f      	ldr	r2, [pc, #252]	; (80038b4 <xTaskIncrementTick+0x154>)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6013      	str	r3, [r2, #0]
 80037bc:	4b3e      	ldr	r3, [pc, #248]	; (80038b8 <xTaskIncrementTick+0x158>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	3301      	adds	r3, #1
 80037c2:	4a3d      	ldr	r2, [pc, #244]	; (80038b8 <xTaskIncrementTick+0x158>)
 80037c4:	6013      	str	r3, [r2, #0]
 80037c6:	f000 fadb 	bl	8003d80 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80037ca:	4b3c      	ldr	r3, [pc, #240]	; (80038bc <xTaskIncrementTick+0x15c>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	693a      	ldr	r2, [r7, #16]
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d349      	bcc.n	8003868 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80037d4:	4b36      	ldr	r3, [pc, #216]	; (80038b0 <xTaskIncrementTick+0x150>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d104      	bne.n	80037e8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80037de:	4b37      	ldr	r3, [pc, #220]	; (80038bc <xTaskIncrementTick+0x15c>)
 80037e0:	f04f 32ff 	mov.w	r2, #4294967295
 80037e4:	601a      	str	r2, [r3, #0]
					break;
 80037e6:	e03f      	b.n	8003868 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037e8:	4b31      	ldr	r3, [pc, #196]	; (80038b0 <xTaskIncrementTick+0x150>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	68db      	ldr	r3, [r3, #12]
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80037f2:	68bb      	ldr	r3, [r7, #8]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80037f8:	693a      	ldr	r2, [r7, #16]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	429a      	cmp	r2, r3
 80037fe:	d203      	bcs.n	8003808 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003800:	4a2e      	ldr	r2, [pc, #184]	; (80038bc <xTaskIncrementTick+0x15c>)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003806:	e02f      	b.n	8003868 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	3304      	adds	r3, #4
 800380c:	4618      	mov	r0, r3
 800380e:	f7fe febf 	bl	8002590 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003816:	2b00      	cmp	r3, #0
 8003818:	d004      	beq.n	8003824 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	3318      	adds	r3, #24
 800381e:	4618      	mov	r0, r3
 8003820:	f7fe feb6 	bl	8002590 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003828:	4b25      	ldr	r3, [pc, #148]	; (80038c0 <xTaskIncrementTick+0x160>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	429a      	cmp	r2, r3
 800382e:	d903      	bls.n	8003838 <xTaskIncrementTick+0xd8>
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003834:	4a22      	ldr	r2, [pc, #136]	; (80038c0 <xTaskIncrementTick+0x160>)
 8003836:	6013      	str	r3, [r2, #0]
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800383c:	4613      	mov	r3, r2
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	4413      	add	r3, r2
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	4a1f      	ldr	r2, [pc, #124]	; (80038c4 <xTaskIncrementTick+0x164>)
 8003846:	441a      	add	r2, r3
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	3304      	adds	r3, #4
 800384c:	4619      	mov	r1, r3
 800384e:	4610      	mov	r0, r2
 8003850:	f7fe fe41 	bl	80024d6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003858:	4b1b      	ldr	r3, [pc, #108]	; (80038c8 <xTaskIncrementTick+0x168>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800385e:	429a      	cmp	r2, r3
 8003860:	d3b8      	bcc.n	80037d4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003862:	2301      	movs	r3, #1
 8003864:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003866:	e7b5      	b.n	80037d4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003868:	4b17      	ldr	r3, [pc, #92]	; (80038c8 <xTaskIncrementTick+0x168>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800386e:	4915      	ldr	r1, [pc, #84]	; (80038c4 <xTaskIncrementTick+0x164>)
 8003870:	4613      	mov	r3, r2
 8003872:	009b      	lsls	r3, r3, #2
 8003874:	4413      	add	r3, r2
 8003876:	009b      	lsls	r3, r3, #2
 8003878:	440b      	add	r3, r1
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	2b01      	cmp	r3, #1
 800387e:	d901      	bls.n	8003884 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003880:	2301      	movs	r3, #1
 8003882:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003884:	4b11      	ldr	r3, [pc, #68]	; (80038cc <xTaskIncrementTick+0x16c>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d007      	beq.n	800389c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800388c:	2301      	movs	r3, #1
 800388e:	617b      	str	r3, [r7, #20]
 8003890:	e004      	b.n	800389c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003892:	4b0f      	ldr	r3, [pc, #60]	; (80038d0 <xTaskIncrementTick+0x170>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	3301      	adds	r3, #1
 8003898:	4a0d      	ldr	r2, [pc, #52]	; (80038d0 <xTaskIncrementTick+0x170>)
 800389a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800389c:	697b      	ldr	r3, [r7, #20]
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3718      	adds	r7, #24
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	20000d6c 	.word	0x20000d6c
 80038ac:	20000d48 	.word	0x20000d48
 80038b0:	20000cfc 	.word	0x20000cfc
 80038b4:	20000d00 	.word	0x20000d00
 80038b8:	20000d5c 	.word	0x20000d5c
 80038bc:	20000d64 	.word	0x20000d64
 80038c0:	20000d4c 	.word	0x20000d4c
 80038c4:	20000874 	.word	0x20000874
 80038c8:	20000870 	.word	0x20000870
 80038cc:	20000d58 	.word	0x20000d58
 80038d0:	20000d54 	.word	0x20000d54

080038d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80038d4:	b480      	push	{r7}
 80038d6:	b085      	sub	sp, #20
 80038d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80038da:	4b2a      	ldr	r3, [pc, #168]	; (8003984 <vTaskSwitchContext+0xb0>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d003      	beq.n	80038ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80038e2:	4b29      	ldr	r3, [pc, #164]	; (8003988 <vTaskSwitchContext+0xb4>)
 80038e4:	2201      	movs	r2, #1
 80038e6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80038e8:	e046      	b.n	8003978 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80038ea:	4b27      	ldr	r3, [pc, #156]	; (8003988 <vTaskSwitchContext+0xb4>)
 80038ec:	2200      	movs	r2, #0
 80038ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80038f0:	4b26      	ldr	r3, [pc, #152]	; (800398c <vTaskSwitchContext+0xb8>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	60fb      	str	r3, [r7, #12]
 80038f6:	e010      	b.n	800391a <vTaskSwitchContext+0x46>
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d10a      	bne.n	8003914 <vTaskSwitchContext+0x40>
	__asm volatile
 80038fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003902:	f383 8811 	msr	BASEPRI, r3
 8003906:	f3bf 8f6f 	isb	sy
 800390a:	f3bf 8f4f 	dsb	sy
 800390e:	607b      	str	r3, [r7, #4]
}
 8003910:	bf00      	nop
 8003912:	e7fe      	b.n	8003912 <vTaskSwitchContext+0x3e>
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	3b01      	subs	r3, #1
 8003918:	60fb      	str	r3, [r7, #12]
 800391a:	491d      	ldr	r1, [pc, #116]	; (8003990 <vTaskSwitchContext+0xbc>)
 800391c:	68fa      	ldr	r2, [r7, #12]
 800391e:	4613      	mov	r3, r2
 8003920:	009b      	lsls	r3, r3, #2
 8003922:	4413      	add	r3, r2
 8003924:	009b      	lsls	r3, r3, #2
 8003926:	440b      	add	r3, r1
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d0e4      	beq.n	80038f8 <vTaskSwitchContext+0x24>
 800392e:	68fa      	ldr	r2, [r7, #12]
 8003930:	4613      	mov	r3, r2
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	4413      	add	r3, r2
 8003936:	009b      	lsls	r3, r3, #2
 8003938:	4a15      	ldr	r2, [pc, #84]	; (8003990 <vTaskSwitchContext+0xbc>)
 800393a:	4413      	add	r3, r2
 800393c:	60bb      	str	r3, [r7, #8]
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	685a      	ldr	r2, [r3, #4]
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	605a      	str	r2, [r3, #4]
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	685a      	ldr	r2, [r3, #4]
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	3308      	adds	r3, #8
 8003950:	429a      	cmp	r2, r3
 8003952:	d104      	bne.n	800395e <vTaskSwitchContext+0x8a>
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	685a      	ldr	r2, [r3, #4]
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	605a      	str	r2, [r3, #4]
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	4a0b      	ldr	r2, [pc, #44]	; (8003994 <vTaskSwitchContext+0xc0>)
 8003966:	6013      	str	r3, [r2, #0]
 8003968:	4a08      	ldr	r2, [pc, #32]	; (800398c <vTaskSwitchContext+0xb8>)
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800396e:	4b09      	ldr	r3, [pc, #36]	; (8003994 <vTaskSwitchContext+0xc0>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	3354      	adds	r3, #84	; 0x54
 8003974:	4a08      	ldr	r2, [pc, #32]	; (8003998 <vTaskSwitchContext+0xc4>)
 8003976:	6013      	str	r3, [r2, #0]
}
 8003978:	bf00      	nop
 800397a:	3714      	adds	r7, #20
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr
 8003984:	20000d6c 	.word	0x20000d6c
 8003988:	20000d58 	.word	0x20000d58
 800398c:	20000d4c 	.word	0x20000d4c
 8003990:	20000874 	.word	0x20000874
 8003994:	20000870 	.word	0x20000870
 8003998:	2000005c 	.word	0x2000005c

0800399c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b084      	sub	sp, #16
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
 80039a4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d10a      	bne.n	80039c2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80039ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039b0:	f383 8811 	msr	BASEPRI, r3
 80039b4:	f3bf 8f6f 	isb	sy
 80039b8:	f3bf 8f4f 	dsb	sy
 80039bc:	60fb      	str	r3, [r7, #12]
}
 80039be:	bf00      	nop
 80039c0:	e7fe      	b.n	80039c0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80039c2:	4b07      	ldr	r3, [pc, #28]	; (80039e0 <vTaskPlaceOnEventList+0x44>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	3318      	adds	r3, #24
 80039c8:	4619      	mov	r1, r3
 80039ca:	6878      	ldr	r0, [r7, #4]
 80039cc:	f7fe fda7 	bl	800251e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80039d0:	2101      	movs	r1, #1
 80039d2:	6838      	ldr	r0, [r7, #0]
 80039d4:	f000 fa80 	bl	8003ed8 <prvAddCurrentTaskToDelayedList>
}
 80039d8:	bf00      	nop
 80039da:	3710      	adds	r7, #16
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	20000870 	.word	0x20000870

080039e4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b086      	sub	sp, #24
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	60f8      	str	r0, [r7, #12]
 80039ec:	60b9      	str	r1, [r7, #8]
 80039ee:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d10a      	bne.n	8003a0c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80039f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039fa:	f383 8811 	msr	BASEPRI, r3
 80039fe:	f3bf 8f6f 	isb	sy
 8003a02:	f3bf 8f4f 	dsb	sy
 8003a06:	617b      	str	r3, [r7, #20]
}
 8003a08:	bf00      	nop
 8003a0a:	e7fe      	b.n	8003a0a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003a0c:	4b0a      	ldr	r3, [pc, #40]	; (8003a38 <vTaskPlaceOnEventListRestricted+0x54>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	3318      	adds	r3, #24
 8003a12:	4619      	mov	r1, r3
 8003a14:	68f8      	ldr	r0, [r7, #12]
 8003a16:	f7fe fd5e 	bl	80024d6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d002      	beq.n	8003a26 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003a20:	f04f 33ff 	mov.w	r3, #4294967295
 8003a24:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003a26:	6879      	ldr	r1, [r7, #4]
 8003a28:	68b8      	ldr	r0, [r7, #8]
 8003a2a:	f000 fa55 	bl	8003ed8 <prvAddCurrentTaskToDelayedList>
	}
 8003a2e:	bf00      	nop
 8003a30:	3718      	adds	r7, #24
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	bf00      	nop
 8003a38:	20000870 	.word	0x20000870

08003a3c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b086      	sub	sp, #24
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	68db      	ldr	r3, [r3, #12]
 8003a4a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d10a      	bne.n	8003a68 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003a52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a56:	f383 8811 	msr	BASEPRI, r3
 8003a5a:	f3bf 8f6f 	isb	sy
 8003a5e:	f3bf 8f4f 	dsb	sy
 8003a62:	60fb      	str	r3, [r7, #12]
}
 8003a64:	bf00      	nop
 8003a66:	e7fe      	b.n	8003a66 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	3318      	adds	r3, #24
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	f7fe fd8f 	bl	8002590 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003a72:	4b1e      	ldr	r3, [pc, #120]	; (8003aec <xTaskRemoveFromEventList+0xb0>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d11d      	bne.n	8003ab6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	3304      	adds	r3, #4
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f7fe fd86 	bl	8002590 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a88:	4b19      	ldr	r3, [pc, #100]	; (8003af0 <xTaskRemoveFromEventList+0xb4>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d903      	bls.n	8003a98 <xTaskRemoveFromEventList+0x5c>
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a94:	4a16      	ldr	r2, [pc, #88]	; (8003af0 <xTaskRemoveFromEventList+0xb4>)
 8003a96:	6013      	str	r3, [r2, #0]
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	4413      	add	r3, r2
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	4a13      	ldr	r2, [pc, #76]	; (8003af4 <xTaskRemoveFromEventList+0xb8>)
 8003aa6:	441a      	add	r2, r3
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	3304      	adds	r3, #4
 8003aac:	4619      	mov	r1, r3
 8003aae:	4610      	mov	r0, r2
 8003ab0:	f7fe fd11 	bl	80024d6 <vListInsertEnd>
 8003ab4:	e005      	b.n	8003ac2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	3318      	adds	r3, #24
 8003aba:	4619      	mov	r1, r3
 8003abc:	480e      	ldr	r0, [pc, #56]	; (8003af8 <xTaskRemoveFromEventList+0xbc>)
 8003abe:	f7fe fd0a 	bl	80024d6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ac6:	4b0d      	ldr	r3, [pc, #52]	; (8003afc <xTaskRemoveFromEventList+0xc0>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d905      	bls.n	8003adc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003ad4:	4b0a      	ldr	r3, [pc, #40]	; (8003b00 <xTaskRemoveFromEventList+0xc4>)
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	601a      	str	r2, [r3, #0]
 8003ada:	e001      	b.n	8003ae0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003adc:	2300      	movs	r3, #0
 8003ade:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003ae0:	697b      	ldr	r3, [r7, #20]
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3718      	adds	r7, #24
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}
 8003aea:	bf00      	nop
 8003aec:	20000d6c 	.word	0x20000d6c
 8003af0:	20000d4c 	.word	0x20000d4c
 8003af4:	20000874 	.word	0x20000874
 8003af8:	20000d04 	.word	0x20000d04
 8003afc:	20000870 	.word	0x20000870
 8003b00:	20000d58 	.word	0x20000d58

08003b04 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003b04:	b480      	push	{r7}
 8003b06:	b083      	sub	sp, #12
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003b0c:	4b06      	ldr	r3, [pc, #24]	; (8003b28 <vTaskInternalSetTimeOutState+0x24>)
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003b14:	4b05      	ldr	r3, [pc, #20]	; (8003b2c <vTaskInternalSetTimeOutState+0x28>)
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	605a      	str	r2, [r3, #4]
}
 8003b1c:	bf00      	nop
 8003b1e:	370c      	adds	r7, #12
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr
 8003b28:	20000d5c 	.word	0x20000d5c
 8003b2c:	20000d48 	.word	0x20000d48

08003b30 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b088      	sub	sp, #32
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
 8003b38:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d10a      	bne.n	8003b56 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003b40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b44:	f383 8811 	msr	BASEPRI, r3
 8003b48:	f3bf 8f6f 	isb	sy
 8003b4c:	f3bf 8f4f 	dsb	sy
 8003b50:	613b      	str	r3, [r7, #16]
}
 8003b52:	bf00      	nop
 8003b54:	e7fe      	b.n	8003b54 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d10a      	bne.n	8003b72 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8003b5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b60:	f383 8811 	msr	BASEPRI, r3
 8003b64:	f3bf 8f6f 	isb	sy
 8003b68:	f3bf 8f4f 	dsb	sy
 8003b6c:	60fb      	str	r3, [r7, #12]
}
 8003b6e:	bf00      	nop
 8003b70:	e7fe      	b.n	8003b70 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8003b72:	f000 fe7f 	bl	8004874 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003b76:	4b1d      	ldr	r3, [pc, #116]	; (8003bec <xTaskCheckForTimeOut+0xbc>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	69ba      	ldr	r2, [r7, #24]
 8003b82:	1ad3      	subs	r3, r2, r3
 8003b84:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b8e:	d102      	bne.n	8003b96 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003b90:	2300      	movs	r3, #0
 8003b92:	61fb      	str	r3, [r7, #28]
 8003b94:	e023      	b.n	8003bde <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	4b15      	ldr	r3, [pc, #84]	; (8003bf0 <xTaskCheckForTimeOut+0xc0>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d007      	beq.n	8003bb2 <xTaskCheckForTimeOut+0x82>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	69ba      	ldr	r2, [r7, #24]
 8003ba8:	429a      	cmp	r2, r3
 8003baa:	d302      	bcc.n	8003bb2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003bac:	2301      	movs	r3, #1
 8003bae:	61fb      	str	r3, [r7, #28]
 8003bb0:	e015      	b.n	8003bde <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	697a      	ldr	r2, [r7, #20]
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	d20b      	bcs.n	8003bd4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	1ad2      	subs	r2, r2, r3
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003bc8:	6878      	ldr	r0, [r7, #4]
 8003bca:	f7ff ff9b 	bl	8003b04 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	61fb      	str	r3, [r7, #28]
 8003bd2:	e004      	b.n	8003bde <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003bde:	f000 fe79 	bl	80048d4 <vPortExitCritical>

	return xReturn;
 8003be2:	69fb      	ldr	r3, [r7, #28]
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3720      	adds	r7, #32
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}
 8003bec:	20000d48 	.word	0x20000d48
 8003bf0:	20000d5c 	.word	0x20000d5c

08003bf4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003bf8:	4b03      	ldr	r3, [pc, #12]	; (8003c08 <vTaskMissedYield+0x14>)
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	601a      	str	r2, [r3, #0]
}
 8003bfe:	bf00      	nop
 8003c00:	46bd      	mov	sp, r7
 8003c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c06:	4770      	bx	lr
 8003c08:	20000d58 	.word	0x20000d58

08003c0c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b082      	sub	sp, #8
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003c14:	f000 f852 	bl	8003cbc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003c18:	4b06      	ldr	r3, [pc, #24]	; (8003c34 <prvIdleTask+0x28>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d9f9      	bls.n	8003c14 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003c20:	4b05      	ldr	r3, [pc, #20]	; (8003c38 <prvIdleTask+0x2c>)
 8003c22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c26:	601a      	str	r2, [r3, #0]
 8003c28:	f3bf 8f4f 	dsb	sy
 8003c2c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003c30:	e7f0      	b.n	8003c14 <prvIdleTask+0x8>
 8003c32:	bf00      	nop
 8003c34:	20000874 	.word	0x20000874
 8003c38:	e000ed04 	.word	0xe000ed04

08003c3c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b082      	sub	sp, #8
 8003c40:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003c42:	2300      	movs	r3, #0
 8003c44:	607b      	str	r3, [r7, #4]
 8003c46:	e00c      	b.n	8003c62 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003c48:	687a      	ldr	r2, [r7, #4]
 8003c4a:	4613      	mov	r3, r2
 8003c4c:	009b      	lsls	r3, r3, #2
 8003c4e:	4413      	add	r3, r2
 8003c50:	009b      	lsls	r3, r3, #2
 8003c52:	4a12      	ldr	r2, [pc, #72]	; (8003c9c <prvInitialiseTaskLists+0x60>)
 8003c54:	4413      	add	r3, r2
 8003c56:	4618      	mov	r0, r3
 8003c58:	f7fe fc10 	bl	800247c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	3301      	adds	r3, #1
 8003c60:	607b      	str	r3, [r7, #4]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2b37      	cmp	r3, #55	; 0x37
 8003c66:	d9ef      	bls.n	8003c48 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003c68:	480d      	ldr	r0, [pc, #52]	; (8003ca0 <prvInitialiseTaskLists+0x64>)
 8003c6a:	f7fe fc07 	bl	800247c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003c6e:	480d      	ldr	r0, [pc, #52]	; (8003ca4 <prvInitialiseTaskLists+0x68>)
 8003c70:	f7fe fc04 	bl	800247c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003c74:	480c      	ldr	r0, [pc, #48]	; (8003ca8 <prvInitialiseTaskLists+0x6c>)
 8003c76:	f7fe fc01 	bl	800247c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003c7a:	480c      	ldr	r0, [pc, #48]	; (8003cac <prvInitialiseTaskLists+0x70>)
 8003c7c:	f7fe fbfe 	bl	800247c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003c80:	480b      	ldr	r0, [pc, #44]	; (8003cb0 <prvInitialiseTaskLists+0x74>)
 8003c82:	f7fe fbfb 	bl	800247c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003c86:	4b0b      	ldr	r3, [pc, #44]	; (8003cb4 <prvInitialiseTaskLists+0x78>)
 8003c88:	4a05      	ldr	r2, [pc, #20]	; (8003ca0 <prvInitialiseTaskLists+0x64>)
 8003c8a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003c8c:	4b0a      	ldr	r3, [pc, #40]	; (8003cb8 <prvInitialiseTaskLists+0x7c>)
 8003c8e:	4a05      	ldr	r2, [pc, #20]	; (8003ca4 <prvInitialiseTaskLists+0x68>)
 8003c90:	601a      	str	r2, [r3, #0]
}
 8003c92:	bf00      	nop
 8003c94:	3708      	adds	r7, #8
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}
 8003c9a:	bf00      	nop
 8003c9c:	20000874 	.word	0x20000874
 8003ca0:	20000cd4 	.word	0x20000cd4
 8003ca4:	20000ce8 	.word	0x20000ce8
 8003ca8:	20000d04 	.word	0x20000d04
 8003cac:	20000d18 	.word	0x20000d18
 8003cb0:	20000d30 	.word	0x20000d30
 8003cb4:	20000cfc 	.word	0x20000cfc
 8003cb8:	20000d00 	.word	0x20000d00

08003cbc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b082      	sub	sp, #8
 8003cc0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003cc2:	e019      	b.n	8003cf8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003cc4:	f000 fdd6 	bl	8004874 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003cc8:	4b10      	ldr	r3, [pc, #64]	; (8003d0c <prvCheckTasksWaitingTermination+0x50>)
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	68db      	ldr	r3, [r3, #12]
 8003cce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	3304      	adds	r3, #4
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f7fe fc5b 	bl	8002590 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003cda:	4b0d      	ldr	r3, [pc, #52]	; (8003d10 <prvCheckTasksWaitingTermination+0x54>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	3b01      	subs	r3, #1
 8003ce0:	4a0b      	ldr	r2, [pc, #44]	; (8003d10 <prvCheckTasksWaitingTermination+0x54>)
 8003ce2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003ce4:	4b0b      	ldr	r3, [pc, #44]	; (8003d14 <prvCheckTasksWaitingTermination+0x58>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	3b01      	subs	r3, #1
 8003cea:	4a0a      	ldr	r2, [pc, #40]	; (8003d14 <prvCheckTasksWaitingTermination+0x58>)
 8003cec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003cee:	f000 fdf1 	bl	80048d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	f000 f810 	bl	8003d18 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003cf8:	4b06      	ldr	r3, [pc, #24]	; (8003d14 <prvCheckTasksWaitingTermination+0x58>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d1e1      	bne.n	8003cc4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003d00:	bf00      	nop
 8003d02:	bf00      	nop
 8003d04:	3708      	adds	r7, #8
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}
 8003d0a:	bf00      	nop
 8003d0c:	20000d18 	.word	0x20000d18
 8003d10:	20000d44 	.word	0x20000d44
 8003d14:	20000d2c 	.word	0x20000d2c

08003d18 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	3354      	adds	r3, #84	; 0x54
 8003d24:	4618      	mov	r0, r3
 8003d26:	f001 f8b9 	bl	8004e9c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d108      	bne.n	8003d46 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f000 ff89 	bl	8004c50 <vPortFree>
				vPortFree( pxTCB );
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f000 ff86 	bl	8004c50 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003d44:	e018      	b.n	8003d78 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d103      	bne.n	8003d58 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	f000 ff7d 	bl	8004c50 <vPortFree>
	}
 8003d56:	e00f      	b.n	8003d78 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8003d5e:	2b02      	cmp	r3, #2
 8003d60:	d00a      	beq.n	8003d78 <prvDeleteTCB+0x60>
	__asm volatile
 8003d62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d66:	f383 8811 	msr	BASEPRI, r3
 8003d6a:	f3bf 8f6f 	isb	sy
 8003d6e:	f3bf 8f4f 	dsb	sy
 8003d72:	60fb      	str	r3, [r7, #12]
}
 8003d74:	bf00      	nop
 8003d76:	e7fe      	b.n	8003d76 <prvDeleteTCB+0x5e>
	}
 8003d78:	bf00      	nop
 8003d7a:	3710      	adds	r7, #16
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}

08003d80 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003d80:	b480      	push	{r7}
 8003d82:	b083      	sub	sp, #12
 8003d84:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d86:	4b0c      	ldr	r3, [pc, #48]	; (8003db8 <prvResetNextTaskUnblockTime+0x38>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d104      	bne.n	8003d9a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003d90:	4b0a      	ldr	r3, [pc, #40]	; (8003dbc <prvResetNextTaskUnblockTime+0x3c>)
 8003d92:	f04f 32ff 	mov.w	r2, #4294967295
 8003d96:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003d98:	e008      	b.n	8003dac <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d9a:	4b07      	ldr	r3, [pc, #28]	; (8003db8 <prvResetNextTaskUnblockTime+0x38>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	68db      	ldr	r3, [r3, #12]
 8003da2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	4a04      	ldr	r2, [pc, #16]	; (8003dbc <prvResetNextTaskUnblockTime+0x3c>)
 8003daa:	6013      	str	r3, [r2, #0]
}
 8003dac:	bf00      	nop
 8003dae:	370c      	adds	r7, #12
 8003db0:	46bd      	mov	sp, r7
 8003db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db6:	4770      	bx	lr
 8003db8:	20000cfc 	.word	0x20000cfc
 8003dbc:	20000d64 	.word	0x20000d64

08003dc0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b083      	sub	sp, #12
 8003dc4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003dc6:	4b0b      	ldr	r3, [pc, #44]	; (8003df4 <xTaskGetSchedulerState+0x34>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d102      	bne.n	8003dd4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	607b      	str	r3, [r7, #4]
 8003dd2:	e008      	b.n	8003de6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003dd4:	4b08      	ldr	r3, [pc, #32]	; (8003df8 <xTaskGetSchedulerState+0x38>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d102      	bne.n	8003de2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003ddc:	2302      	movs	r3, #2
 8003dde:	607b      	str	r3, [r7, #4]
 8003de0:	e001      	b.n	8003de6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003de2:	2300      	movs	r3, #0
 8003de4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003de6:	687b      	ldr	r3, [r7, #4]
	}
 8003de8:	4618      	mov	r0, r3
 8003dea:	370c      	adds	r7, #12
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr
 8003df4:	20000d50 	.word	0x20000d50
 8003df8:	20000d6c 	.word	0x20000d6c

08003dfc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b086      	sub	sp, #24
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d056      	beq.n	8003ec0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003e12:	4b2e      	ldr	r3, [pc, #184]	; (8003ecc <xTaskPriorityDisinherit+0xd0>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	693a      	ldr	r2, [r7, #16]
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d00a      	beq.n	8003e32 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8003e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e20:	f383 8811 	msr	BASEPRI, r3
 8003e24:	f3bf 8f6f 	isb	sy
 8003e28:	f3bf 8f4f 	dsb	sy
 8003e2c:	60fb      	str	r3, [r7, #12]
}
 8003e2e:	bf00      	nop
 8003e30:	e7fe      	b.n	8003e30 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d10a      	bne.n	8003e50 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8003e3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e3e:	f383 8811 	msr	BASEPRI, r3
 8003e42:	f3bf 8f6f 	isb	sy
 8003e46:	f3bf 8f4f 	dsb	sy
 8003e4a:	60bb      	str	r3, [r7, #8]
}
 8003e4c:	bf00      	nop
 8003e4e:	e7fe      	b.n	8003e4e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e54:	1e5a      	subs	r2, r3, #1
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e62:	429a      	cmp	r2, r3
 8003e64:	d02c      	beq.n	8003ec0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d128      	bne.n	8003ec0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	3304      	adds	r3, #4
 8003e72:	4618      	mov	r0, r3
 8003e74:	f7fe fb8c 	bl	8002590 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e84:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e90:	4b0f      	ldr	r3, [pc, #60]	; (8003ed0 <xTaskPriorityDisinherit+0xd4>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d903      	bls.n	8003ea0 <xTaskPriorityDisinherit+0xa4>
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e9c:	4a0c      	ldr	r2, [pc, #48]	; (8003ed0 <xTaskPriorityDisinherit+0xd4>)
 8003e9e:	6013      	str	r3, [r2, #0]
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ea4:	4613      	mov	r3, r2
 8003ea6:	009b      	lsls	r3, r3, #2
 8003ea8:	4413      	add	r3, r2
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	4a09      	ldr	r2, [pc, #36]	; (8003ed4 <xTaskPriorityDisinherit+0xd8>)
 8003eae:	441a      	add	r2, r3
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	3304      	adds	r3, #4
 8003eb4:	4619      	mov	r1, r3
 8003eb6:	4610      	mov	r0, r2
 8003eb8:	f7fe fb0d 	bl	80024d6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003ec0:	697b      	ldr	r3, [r7, #20]
	}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3718      	adds	r7, #24
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}
 8003eca:	bf00      	nop
 8003ecc:	20000870 	.word	0x20000870
 8003ed0:	20000d4c 	.word	0x20000d4c
 8003ed4:	20000874 	.word	0x20000874

08003ed8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b084      	sub	sp, #16
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003ee2:	4b21      	ldr	r3, [pc, #132]	; (8003f68 <prvAddCurrentTaskToDelayedList+0x90>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003ee8:	4b20      	ldr	r3, [pc, #128]	; (8003f6c <prvAddCurrentTaskToDelayedList+0x94>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	3304      	adds	r3, #4
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f7fe fb4e 	bl	8002590 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003efa:	d10a      	bne.n	8003f12 <prvAddCurrentTaskToDelayedList+0x3a>
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d007      	beq.n	8003f12 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003f02:	4b1a      	ldr	r3, [pc, #104]	; (8003f6c <prvAddCurrentTaskToDelayedList+0x94>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	3304      	adds	r3, #4
 8003f08:	4619      	mov	r1, r3
 8003f0a:	4819      	ldr	r0, [pc, #100]	; (8003f70 <prvAddCurrentTaskToDelayedList+0x98>)
 8003f0c:	f7fe fae3 	bl	80024d6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003f10:	e026      	b.n	8003f60 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003f12:	68fa      	ldr	r2, [r7, #12]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	4413      	add	r3, r2
 8003f18:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003f1a:	4b14      	ldr	r3, [pc, #80]	; (8003f6c <prvAddCurrentTaskToDelayedList+0x94>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	68ba      	ldr	r2, [r7, #8]
 8003f20:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003f22:	68ba      	ldr	r2, [r7, #8]
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	429a      	cmp	r2, r3
 8003f28:	d209      	bcs.n	8003f3e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003f2a:	4b12      	ldr	r3, [pc, #72]	; (8003f74 <prvAddCurrentTaskToDelayedList+0x9c>)
 8003f2c:	681a      	ldr	r2, [r3, #0]
 8003f2e:	4b0f      	ldr	r3, [pc, #60]	; (8003f6c <prvAddCurrentTaskToDelayedList+0x94>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	3304      	adds	r3, #4
 8003f34:	4619      	mov	r1, r3
 8003f36:	4610      	mov	r0, r2
 8003f38:	f7fe faf1 	bl	800251e <vListInsert>
}
 8003f3c:	e010      	b.n	8003f60 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003f3e:	4b0e      	ldr	r3, [pc, #56]	; (8003f78 <prvAddCurrentTaskToDelayedList+0xa0>)
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	4b0a      	ldr	r3, [pc, #40]	; (8003f6c <prvAddCurrentTaskToDelayedList+0x94>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	3304      	adds	r3, #4
 8003f48:	4619      	mov	r1, r3
 8003f4a:	4610      	mov	r0, r2
 8003f4c:	f7fe fae7 	bl	800251e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003f50:	4b0a      	ldr	r3, [pc, #40]	; (8003f7c <prvAddCurrentTaskToDelayedList+0xa4>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	68ba      	ldr	r2, [r7, #8]
 8003f56:	429a      	cmp	r2, r3
 8003f58:	d202      	bcs.n	8003f60 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8003f5a:	4a08      	ldr	r2, [pc, #32]	; (8003f7c <prvAddCurrentTaskToDelayedList+0xa4>)
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	6013      	str	r3, [r2, #0]
}
 8003f60:	bf00      	nop
 8003f62:	3710      	adds	r7, #16
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	20000d48 	.word	0x20000d48
 8003f6c:	20000870 	.word	0x20000870
 8003f70:	20000d30 	.word	0x20000d30
 8003f74:	20000d00 	.word	0x20000d00
 8003f78:	20000cfc 	.word	0x20000cfc
 8003f7c:	20000d64 	.word	0x20000d64

08003f80 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b08a      	sub	sp, #40	; 0x28
 8003f84:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8003f86:	2300      	movs	r3, #0
 8003f88:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8003f8a:	f000 fb07 	bl	800459c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8003f8e:	4b1c      	ldr	r3, [pc, #112]	; (8004000 <xTimerCreateTimerTask+0x80>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d021      	beq.n	8003fda <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003f96:	2300      	movs	r3, #0
 8003f98:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003f9e:	1d3a      	adds	r2, r7, #4
 8003fa0:	f107 0108 	add.w	r1, r7, #8
 8003fa4:	f107 030c 	add.w	r3, r7, #12
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f7fe fa4d 	bl	8002448 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8003fae:	6879      	ldr	r1, [r7, #4]
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	68fa      	ldr	r2, [r7, #12]
 8003fb4:	9202      	str	r2, [sp, #8]
 8003fb6:	9301      	str	r3, [sp, #4]
 8003fb8:	2302      	movs	r3, #2
 8003fba:	9300      	str	r3, [sp, #0]
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	460a      	mov	r2, r1
 8003fc0:	4910      	ldr	r1, [pc, #64]	; (8004004 <xTimerCreateTimerTask+0x84>)
 8003fc2:	4811      	ldr	r0, [pc, #68]	; (8004008 <xTimerCreateTimerTask+0x88>)
 8003fc4:	f7ff f8b4 	bl	8003130 <xTaskCreateStatic>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	4a10      	ldr	r2, [pc, #64]	; (800400c <xTimerCreateTimerTask+0x8c>)
 8003fcc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8003fce:	4b0f      	ldr	r3, [pc, #60]	; (800400c <xTimerCreateTimerTask+0x8c>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d001      	beq.n	8003fda <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d10a      	bne.n	8003ff6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8003fe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fe4:	f383 8811 	msr	BASEPRI, r3
 8003fe8:	f3bf 8f6f 	isb	sy
 8003fec:	f3bf 8f4f 	dsb	sy
 8003ff0:	613b      	str	r3, [r7, #16]
}
 8003ff2:	bf00      	nop
 8003ff4:	e7fe      	b.n	8003ff4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8003ff6:	697b      	ldr	r3, [r7, #20]
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	3718      	adds	r7, #24
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	20000da0 	.word	0x20000da0
 8004004:	08005098 	.word	0x08005098
 8004008:	08004145 	.word	0x08004145
 800400c:	20000da4 	.word	0x20000da4

08004010 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b08a      	sub	sp, #40	; 0x28
 8004014:	af00      	add	r7, sp, #0
 8004016:	60f8      	str	r0, [r7, #12]
 8004018:	60b9      	str	r1, [r7, #8]
 800401a:	607a      	str	r2, [r7, #4]
 800401c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800401e:	2300      	movs	r3, #0
 8004020:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d10a      	bne.n	800403e <xTimerGenericCommand+0x2e>
	__asm volatile
 8004028:	f04f 0350 	mov.w	r3, #80	; 0x50
 800402c:	f383 8811 	msr	BASEPRI, r3
 8004030:	f3bf 8f6f 	isb	sy
 8004034:	f3bf 8f4f 	dsb	sy
 8004038:	623b      	str	r3, [r7, #32]
}
 800403a:	bf00      	nop
 800403c:	e7fe      	b.n	800403c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800403e:	4b1a      	ldr	r3, [pc, #104]	; (80040a8 <xTimerGenericCommand+0x98>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d02a      	beq.n	800409c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	2b05      	cmp	r3, #5
 8004056:	dc18      	bgt.n	800408a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004058:	f7ff feb2 	bl	8003dc0 <xTaskGetSchedulerState>
 800405c:	4603      	mov	r3, r0
 800405e:	2b02      	cmp	r3, #2
 8004060:	d109      	bne.n	8004076 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004062:	4b11      	ldr	r3, [pc, #68]	; (80040a8 <xTimerGenericCommand+0x98>)
 8004064:	6818      	ldr	r0, [r3, #0]
 8004066:	f107 0110 	add.w	r1, r7, #16
 800406a:	2300      	movs	r3, #0
 800406c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800406e:	f7fe fbf7 	bl	8002860 <xQueueGenericSend>
 8004072:	6278      	str	r0, [r7, #36]	; 0x24
 8004074:	e012      	b.n	800409c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004076:	4b0c      	ldr	r3, [pc, #48]	; (80040a8 <xTimerGenericCommand+0x98>)
 8004078:	6818      	ldr	r0, [r3, #0]
 800407a:	f107 0110 	add.w	r1, r7, #16
 800407e:	2300      	movs	r3, #0
 8004080:	2200      	movs	r2, #0
 8004082:	f7fe fbed 	bl	8002860 <xQueueGenericSend>
 8004086:	6278      	str	r0, [r7, #36]	; 0x24
 8004088:	e008      	b.n	800409c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800408a:	4b07      	ldr	r3, [pc, #28]	; (80040a8 <xTimerGenericCommand+0x98>)
 800408c:	6818      	ldr	r0, [r3, #0]
 800408e:	f107 0110 	add.w	r1, r7, #16
 8004092:	2300      	movs	r3, #0
 8004094:	683a      	ldr	r2, [r7, #0]
 8004096:	f7fe fce1 	bl	8002a5c <xQueueGenericSendFromISR>
 800409a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800409c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800409e:	4618      	mov	r0, r3
 80040a0:	3728      	adds	r7, #40	; 0x28
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}
 80040a6:	bf00      	nop
 80040a8:	20000da0 	.word	0x20000da0

080040ac <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b088      	sub	sp, #32
 80040b0:	af02      	add	r7, sp, #8
 80040b2:	6078      	str	r0, [r7, #4]
 80040b4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80040b6:	4b22      	ldr	r3, [pc, #136]	; (8004140 <prvProcessExpiredTimer+0x94>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	68db      	ldr	r3, [r3, #12]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	3304      	adds	r3, #4
 80040c4:	4618      	mov	r0, r3
 80040c6:	f7fe fa63 	bl	8002590 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80040d0:	f003 0304 	and.w	r3, r3, #4
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d022      	beq.n	800411e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	699a      	ldr	r2, [r3, #24]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	18d1      	adds	r1, r2, r3
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	683a      	ldr	r2, [r7, #0]
 80040e4:	6978      	ldr	r0, [r7, #20]
 80040e6:	f000 f8d1 	bl	800428c <prvInsertTimerInActiveList>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d01f      	beq.n	8004130 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80040f0:	2300      	movs	r3, #0
 80040f2:	9300      	str	r3, [sp, #0]
 80040f4:	2300      	movs	r3, #0
 80040f6:	687a      	ldr	r2, [r7, #4]
 80040f8:	2100      	movs	r1, #0
 80040fa:	6978      	ldr	r0, [r7, #20]
 80040fc:	f7ff ff88 	bl	8004010 <xTimerGenericCommand>
 8004100:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d113      	bne.n	8004130 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004108:	f04f 0350 	mov.w	r3, #80	; 0x50
 800410c:	f383 8811 	msr	BASEPRI, r3
 8004110:	f3bf 8f6f 	isb	sy
 8004114:	f3bf 8f4f 	dsb	sy
 8004118:	60fb      	str	r3, [r7, #12]
}
 800411a:	bf00      	nop
 800411c:	e7fe      	b.n	800411c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004124:	f023 0301 	bic.w	r3, r3, #1
 8004128:	b2da      	uxtb	r2, r3
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004130:	697b      	ldr	r3, [r7, #20]
 8004132:	6a1b      	ldr	r3, [r3, #32]
 8004134:	6978      	ldr	r0, [r7, #20]
 8004136:	4798      	blx	r3
}
 8004138:	bf00      	nop
 800413a:	3718      	adds	r7, #24
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}
 8004140:	20000d98 	.word	0x20000d98

08004144 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b084      	sub	sp, #16
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800414c:	f107 0308 	add.w	r3, r7, #8
 8004150:	4618      	mov	r0, r3
 8004152:	f000 f857 	bl	8004204 <prvGetNextExpireTime>
 8004156:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	4619      	mov	r1, r3
 800415c:	68f8      	ldr	r0, [r7, #12]
 800415e:	f000 f803 	bl	8004168 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004162:	f000 f8d5 	bl	8004310 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004166:	e7f1      	b.n	800414c <prvTimerTask+0x8>

08004168 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b084      	sub	sp, #16
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004172:	f7ff fa39 	bl	80035e8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004176:	f107 0308 	add.w	r3, r7, #8
 800417a:	4618      	mov	r0, r3
 800417c:	f000 f866 	bl	800424c <prvSampleTimeNow>
 8004180:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d130      	bne.n	80041ea <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d10a      	bne.n	80041a4 <prvProcessTimerOrBlockTask+0x3c>
 800418e:	687a      	ldr	r2, [r7, #4]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	429a      	cmp	r2, r3
 8004194:	d806      	bhi.n	80041a4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004196:	f7ff fa35 	bl	8003604 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800419a:	68f9      	ldr	r1, [r7, #12]
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	f7ff ff85 	bl	80040ac <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80041a2:	e024      	b.n	80041ee <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d008      	beq.n	80041bc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80041aa:	4b13      	ldr	r3, [pc, #76]	; (80041f8 <prvProcessTimerOrBlockTask+0x90>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d101      	bne.n	80041b8 <prvProcessTimerOrBlockTask+0x50>
 80041b4:	2301      	movs	r3, #1
 80041b6:	e000      	b.n	80041ba <prvProcessTimerOrBlockTask+0x52>
 80041b8:	2300      	movs	r3, #0
 80041ba:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80041bc:	4b0f      	ldr	r3, [pc, #60]	; (80041fc <prvProcessTimerOrBlockTask+0x94>)
 80041be:	6818      	ldr	r0, [r3, #0]
 80041c0:	687a      	ldr	r2, [r7, #4]
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	683a      	ldr	r2, [r7, #0]
 80041c8:	4619      	mov	r1, r3
 80041ca:	f7fe ff7d 	bl	80030c8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80041ce:	f7ff fa19 	bl	8003604 <xTaskResumeAll>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d10a      	bne.n	80041ee <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80041d8:	4b09      	ldr	r3, [pc, #36]	; (8004200 <prvProcessTimerOrBlockTask+0x98>)
 80041da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041de:	601a      	str	r2, [r3, #0]
 80041e0:	f3bf 8f4f 	dsb	sy
 80041e4:	f3bf 8f6f 	isb	sy
}
 80041e8:	e001      	b.n	80041ee <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80041ea:	f7ff fa0b 	bl	8003604 <xTaskResumeAll>
}
 80041ee:	bf00      	nop
 80041f0:	3710      	adds	r7, #16
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}
 80041f6:	bf00      	nop
 80041f8:	20000d9c 	.word	0x20000d9c
 80041fc:	20000da0 	.word	0x20000da0
 8004200:	e000ed04 	.word	0xe000ed04

08004204 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004204:	b480      	push	{r7}
 8004206:	b085      	sub	sp, #20
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800420c:	4b0e      	ldr	r3, [pc, #56]	; (8004248 <prvGetNextExpireTime+0x44>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d101      	bne.n	800421a <prvGetNextExpireTime+0x16>
 8004216:	2201      	movs	r2, #1
 8004218:	e000      	b.n	800421c <prvGetNextExpireTime+0x18>
 800421a:	2200      	movs	r2, #0
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d105      	bne.n	8004234 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004228:	4b07      	ldr	r3, [pc, #28]	; (8004248 <prvGetNextExpireTime+0x44>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	60fb      	str	r3, [r7, #12]
 8004232:	e001      	b.n	8004238 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004234:	2300      	movs	r3, #0
 8004236:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004238:	68fb      	ldr	r3, [r7, #12]
}
 800423a:	4618      	mov	r0, r3
 800423c:	3714      	adds	r7, #20
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr
 8004246:	bf00      	nop
 8004248:	20000d98 	.word	0x20000d98

0800424c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b084      	sub	sp, #16
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004254:	f7ff fa74 	bl	8003740 <xTaskGetTickCount>
 8004258:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800425a:	4b0b      	ldr	r3, [pc, #44]	; (8004288 <prvSampleTimeNow+0x3c>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	68fa      	ldr	r2, [r7, #12]
 8004260:	429a      	cmp	r2, r3
 8004262:	d205      	bcs.n	8004270 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004264:	f000 f936 	bl	80044d4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2201      	movs	r2, #1
 800426c:	601a      	str	r2, [r3, #0]
 800426e:	e002      	b.n	8004276 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2200      	movs	r2, #0
 8004274:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004276:	4a04      	ldr	r2, [pc, #16]	; (8004288 <prvSampleTimeNow+0x3c>)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800427c:	68fb      	ldr	r3, [r7, #12]
}
 800427e:	4618      	mov	r0, r3
 8004280:	3710      	adds	r7, #16
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	20000da8 	.word	0x20000da8

0800428c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b086      	sub	sp, #24
 8004290:	af00      	add	r7, sp, #0
 8004292:	60f8      	str	r0, [r7, #12]
 8004294:	60b9      	str	r1, [r7, #8]
 8004296:	607a      	str	r2, [r7, #4]
 8004298:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800429a:	2300      	movs	r3, #0
 800429c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	68ba      	ldr	r2, [r7, #8]
 80042a2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	68fa      	ldr	r2, [r7, #12]
 80042a8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80042aa:	68ba      	ldr	r2, [r7, #8]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	429a      	cmp	r2, r3
 80042b0:	d812      	bhi.n	80042d8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042b2:	687a      	ldr	r2, [r7, #4]
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	1ad2      	subs	r2, r2, r3
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	699b      	ldr	r3, [r3, #24]
 80042bc:	429a      	cmp	r2, r3
 80042be:	d302      	bcc.n	80042c6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80042c0:	2301      	movs	r3, #1
 80042c2:	617b      	str	r3, [r7, #20]
 80042c4:	e01b      	b.n	80042fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80042c6:	4b10      	ldr	r3, [pc, #64]	; (8004308 <prvInsertTimerInActiveList+0x7c>)
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	3304      	adds	r3, #4
 80042ce:	4619      	mov	r1, r3
 80042d0:	4610      	mov	r0, r2
 80042d2:	f7fe f924 	bl	800251e <vListInsert>
 80042d6:	e012      	b.n	80042fe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80042d8:	687a      	ldr	r2, [r7, #4]
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	429a      	cmp	r2, r3
 80042de:	d206      	bcs.n	80042ee <prvInsertTimerInActiveList+0x62>
 80042e0:	68ba      	ldr	r2, [r7, #8]
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d302      	bcc.n	80042ee <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80042e8:	2301      	movs	r3, #1
 80042ea:	617b      	str	r3, [r7, #20]
 80042ec:	e007      	b.n	80042fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80042ee:	4b07      	ldr	r3, [pc, #28]	; (800430c <prvInsertTimerInActiveList+0x80>)
 80042f0:	681a      	ldr	r2, [r3, #0]
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	3304      	adds	r3, #4
 80042f6:	4619      	mov	r1, r3
 80042f8:	4610      	mov	r0, r2
 80042fa:	f7fe f910 	bl	800251e <vListInsert>
		}
	}

	return xProcessTimerNow;
 80042fe:	697b      	ldr	r3, [r7, #20]
}
 8004300:	4618      	mov	r0, r3
 8004302:	3718      	adds	r7, #24
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}
 8004308:	20000d9c 	.word	0x20000d9c
 800430c:	20000d98 	.word	0x20000d98

08004310 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b08e      	sub	sp, #56	; 0x38
 8004314:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004316:	e0ca      	b.n	80044ae <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2b00      	cmp	r3, #0
 800431c:	da18      	bge.n	8004350 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800431e:	1d3b      	adds	r3, r7, #4
 8004320:	3304      	adds	r3, #4
 8004322:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004326:	2b00      	cmp	r3, #0
 8004328:	d10a      	bne.n	8004340 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800432a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800432e:	f383 8811 	msr	BASEPRI, r3
 8004332:	f3bf 8f6f 	isb	sy
 8004336:	f3bf 8f4f 	dsb	sy
 800433a:	61fb      	str	r3, [r7, #28]
}
 800433c:	bf00      	nop
 800433e:	e7fe      	b.n	800433e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004346:	6850      	ldr	r0, [r2, #4]
 8004348:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800434a:	6892      	ldr	r2, [r2, #8]
 800434c:	4611      	mov	r1, r2
 800434e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2b00      	cmp	r3, #0
 8004354:	f2c0 80ab 	blt.w	80044ae <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800435c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800435e:	695b      	ldr	r3, [r3, #20]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d004      	beq.n	800436e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004366:	3304      	adds	r3, #4
 8004368:	4618      	mov	r0, r3
 800436a:	f7fe f911 	bl	8002590 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800436e:	463b      	mov	r3, r7
 8004370:	4618      	mov	r0, r3
 8004372:	f7ff ff6b 	bl	800424c <prvSampleTimeNow>
 8004376:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2b09      	cmp	r3, #9
 800437c:	f200 8096 	bhi.w	80044ac <prvProcessReceivedCommands+0x19c>
 8004380:	a201      	add	r2, pc, #4	; (adr r2, 8004388 <prvProcessReceivedCommands+0x78>)
 8004382:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004386:	bf00      	nop
 8004388:	080043b1 	.word	0x080043b1
 800438c:	080043b1 	.word	0x080043b1
 8004390:	080043b1 	.word	0x080043b1
 8004394:	08004425 	.word	0x08004425
 8004398:	08004439 	.word	0x08004439
 800439c:	08004483 	.word	0x08004483
 80043a0:	080043b1 	.word	0x080043b1
 80043a4:	080043b1 	.word	0x080043b1
 80043a8:	08004425 	.word	0x08004425
 80043ac:	08004439 	.word	0x08004439
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80043b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043b2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80043b6:	f043 0301 	orr.w	r3, r3, #1
 80043ba:	b2da      	uxtb	r2, r3
 80043bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043be:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80043c2:	68ba      	ldr	r2, [r7, #8]
 80043c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043c6:	699b      	ldr	r3, [r3, #24]
 80043c8:	18d1      	adds	r1, r2, r3
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80043d0:	f7ff ff5c 	bl	800428c <prvInsertTimerInActiveList>
 80043d4:	4603      	mov	r3, r0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d069      	beq.n	80044ae <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80043da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043dc:	6a1b      	ldr	r3, [r3, #32]
 80043de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80043e0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80043e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80043e8:	f003 0304 	and.w	r3, r3, #4
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d05e      	beq.n	80044ae <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80043f0:	68ba      	ldr	r2, [r7, #8]
 80043f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043f4:	699b      	ldr	r3, [r3, #24]
 80043f6:	441a      	add	r2, r3
 80043f8:	2300      	movs	r3, #0
 80043fa:	9300      	str	r3, [sp, #0]
 80043fc:	2300      	movs	r3, #0
 80043fe:	2100      	movs	r1, #0
 8004400:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004402:	f7ff fe05 	bl	8004010 <xTimerGenericCommand>
 8004406:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004408:	6a3b      	ldr	r3, [r7, #32]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d14f      	bne.n	80044ae <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800440e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004412:	f383 8811 	msr	BASEPRI, r3
 8004416:	f3bf 8f6f 	isb	sy
 800441a:	f3bf 8f4f 	dsb	sy
 800441e:	61bb      	str	r3, [r7, #24]
}
 8004420:	bf00      	nop
 8004422:	e7fe      	b.n	8004422 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004424:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004426:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800442a:	f023 0301 	bic.w	r3, r3, #1
 800442e:	b2da      	uxtb	r2, r3
 8004430:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004432:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8004436:	e03a      	b.n	80044ae <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800443a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800443e:	f043 0301 	orr.w	r3, r3, #1
 8004442:	b2da      	uxtb	r2, r3
 8004444:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004446:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800444a:	68ba      	ldr	r2, [r7, #8]
 800444c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800444e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004452:	699b      	ldr	r3, [r3, #24]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d10a      	bne.n	800446e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8004458:	f04f 0350 	mov.w	r3, #80	; 0x50
 800445c:	f383 8811 	msr	BASEPRI, r3
 8004460:	f3bf 8f6f 	isb	sy
 8004464:	f3bf 8f4f 	dsb	sy
 8004468:	617b      	str	r3, [r7, #20]
}
 800446a:	bf00      	nop
 800446c:	e7fe      	b.n	800446c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800446e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004470:	699a      	ldr	r2, [r3, #24]
 8004472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004474:	18d1      	adds	r1, r2, r3
 8004476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004478:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800447a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800447c:	f7ff ff06 	bl	800428c <prvInsertTimerInActiveList>
					break;
 8004480:	e015      	b.n	80044ae <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004484:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004488:	f003 0302 	and.w	r3, r3, #2
 800448c:	2b00      	cmp	r3, #0
 800448e:	d103      	bne.n	8004498 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8004490:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004492:	f000 fbdd 	bl	8004c50 <vPortFree>
 8004496:	e00a      	b.n	80044ae <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800449a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800449e:	f023 0301 	bic.w	r3, r3, #1
 80044a2:	b2da      	uxtb	r2, r3
 80044a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044a6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80044aa:	e000      	b.n	80044ae <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 80044ac:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80044ae:	4b08      	ldr	r3, [pc, #32]	; (80044d0 <prvProcessReceivedCommands+0x1c0>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	1d39      	adds	r1, r7, #4
 80044b4:	2200      	movs	r2, #0
 80044b6:	4618      	mov	r0, r3
 80044b8:	f7fe fb6c 	bl	8002b94 <xQueueReceive>
 80044bc:	4603      	mov	r3, r0
 80044be:	2b00      	cmp	r3, #0
 80044c0:	f47f af2a 	bne.w	8004318 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80044c4:	bf00      	nop
 80044c6:	bf00      	nop
 80044c8:	3730      	adds	r7, #48	; 0x30
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	20000da0 	.word	0x20000da0

080044d4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b088      	sub	sp, #32
 80044d8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80044da:	e048      	b.n	800456e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80044dc:	4b2d      	ldr	r3, [pc, #180]	; (8004594 <prvSwitchTimerLists+0xc0>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	68db      	ldr	r3, [r3, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80044e6:	4b2b      	ldr	r3, [pc, #172]	; (8004594 <prvSwitchTimerLists+0xc0>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	68db      	ldr	r3, [r3, #12]
 80044ec:	68db      	ldr	r3, [r3, #12]
 80044ee:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	3304      	adds	r3, #4
 80044f4:	4618      	mov	r0, r3
 80044f6:	f7fe f84b 	bl	8002590 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6a1b      	ldr	r3, [r3, #32]
 80044fe:	68f8      	ldr	r0, [r7, #12]
 8004500:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004508:	f003 0304 	and.w	r3, r3, #4
 800450c:	2b00      	cmp	r3, #0
 800450e:	d02e      	beq.n	800456e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	699b      	ldr	r3, [r3, #24]
 8004514:	693a      	ldr	r2, [r7, #16]
 8004516:	4413      	add	r3, r2
 8004518:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800451a:	68ba      	ldr	r2, [r7, #8]
 800451c:	693b      	ldr	r3, [r7, #16]
 800451e:	429a      	cmp	r2, r3
 8004520:	d90e      	bls.n	8004540 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	68ba      	ldr	r2, [r7, #8]
 8004526:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	68fa      	ldr	r2, [r7, #12]
 800452c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800452e:	4b19      	ldr	r3, [pc, #100]	; (8004594 <prvSwitchTimerLists+0xc0>)
 8004530:	681a      	ldr	r2, [r3, #0]
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	3304      	adds	r3, #4
 8004536:	4619      	mov	r1, r3
 8004538:	4610      	mov	r0, r2
 800453a:	f7fd fff0 	bl	800251e <vListInsert>
 800453e:	e016      	b.n	800456e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004540:	2300      	movs	r3, #0
 8004542:	9300      	str	r3, [sp, #0]
 8004544:	2300      	movs	r3, #0
 8004546:	693a      	ldr	r2, [r7, #16]
 8004548:	2100      	movs	r1, #0
 800454a:	68f8      	ldr	r0, [r7, #12]
 800454c:	f7ff fd60 	bl	8004010 <xTimerGenericCommand>
 8004550:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d10a      	bne.n	800456e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8004558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800455c:	f383 8811 	msr	BASEPRI, r3
 8004560:	f3bf 8f6f 	isb	sy
 8004564:	f3bf 8f4f 	dsb	sy
 8004568:	603b      	str	r3, [r7, #0]
}
 800456a:	bf00      	nop
 800456c:	e7fe      	b.n	800456c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800456e:	4b09      	ldr	r3, [pc, #36]	; (8004594 <prvSwitchTimerLists+0xc0>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d1b1      	bne.n	80044dc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004578:	4b06      	ldr	r3, [pc, #24]	; (8004594 <prvSwitchTimerLists+0xc0>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800457e:	4b06      	ldr	r3, [pc, #24]	; (8004598 <prvSwitchTimerLists+0xc4>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a04      	ldr	r2, [pc, #16]	; (8004594 <prvSwitchTimerLists+0xc0>)
 8004584:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004586:	4a04      	ldr	r2, [pc, #16]	; (8004598 <prvSwitchTimerLists+0xc4>)
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	6013      	str	r3, [r2, #0]
}
 800458c:	bf00      	nop
 800458e:	3718      	adds	r7, #24
 8004590:	46bd      	mov	sp, r7
 8004592:	bd80      	pop	{r7, pc}
 8004594:	20000d98 	.word	0x20000d98
 8004598:	20000d9c 	.word	0x20000d9c

0800459c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b082      	sub	sp, #8
 80045a0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80045a2:	f000 f967 	bl	8004874 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80045a6:	4b15      	ldr	r3, [pc, #84]	; (80045fc <prvCheckForValidListAndQueue+0x60>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d120      	bne.n	80045f0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80045ae:	4814      	ldr	r0, [pc, #80]	; (8004600 <prvCheckForValidListAndQueue+0x64>)
 80045b0:	f7fd ff64 	bl	800247c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80045b4:	4813      	ldr	r0, [pc, #76]	; (8004604 <prvCheckForValidListAndQueue+0x68>)
 80045b6:	f7fd ff61 	bl	800247c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80045ba:	4b13      	ldr	r3, [pc, #76]	; (8004608 <prvCheckForValidListAndQueue+0x6c>)
 80045bc:	4a10      	ldr	r2, [pc, #64]	; (8004600 <prvCheckForValidListAndQueue+0x64>)
 80045be:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80045c0:	4b12      	ldr	r3, [pc, #72]	; (800460c <prvCheckForValidListAndQueue+0x70>)
 80045c2:	4a10      	ldr	r2, [pc, #64]	; (8004604 <prvCheckForValidListAndQueue+0x68>)
 80045c4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80045c6:	2300      	movs	r3, #0
 80045c8:	9300      	str	r3, [sp, #0]
 80045ca:	4b11      	ldr	r3, [pc, #68]	; (8004610 <prvCheckForValidListAndQueue+0x74>)
 80045cc:	4a11      	ldr	r2, [pc, #68]	; (8004614 <prvCheckForValidListAndQueue+0x78>)
 80045ce:	2110      	movs	r1, #16
 80045d0:	200a      	movs	r0, #10
 80045d2:	f7fe f86f 	bl	80026b4 <xQueueGenericCreateStatic>
 80045d6:	4603      	mov	r3, r0
 80045d8:	4a08      	ldr	r2, [pc, #32]	; (80045fc <prvCheckForValidListAndQueue+0x60>)
 80045da:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80045dc:	4b07      	ldr	r3, [pc, #28]	; (80045fc <prvCheckForValidListAndQueue+0x60>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d005      	beq.n	80045f0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80045e4:	4b05      	ldr	r3, [pc, #20]	; (80045fc <prvCheckForValidListAndQueue+0x60>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	490b      	ldr	r1, [pc, #44]	; (8004618 <prvCheckForValidListAndQueue+0x7c>)
 80045ea:	4618      	mov	r0, r3
 80045ec:	f7fe fd42 	bl	8003074 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80045f0:	f000 f970 	bl	80048d4 <vPortExitCritical>
}
 80045f4:	bf00      	nop
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}
 80045fa:	bf00      	nop
 80045fc:	20000da0 	.word	0x20000da0
 8004600:	20000d70 	.word	0x20000d70
 8004604:	20000d84 	.word	0x20000d84
 8004608:	20000d98 	.word	0x20000d98
 800460c:	20000d9c 	.word	0x20000d9c
 8004610:	20000e4c 	.word	0x20000e4c
 8004614:	20000dac 	.word	0x20000dac
 8004618:	080050a0 	.word	0x080050a0

0800461c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800461c:	b480      	push	{r7}
 800461e:	b085      	sub	sp, #20
 8004620:	af00      	add	r7, sp, #0
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	60b9      	str	r1, [r7, #8]
 8004626:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	3b04      	subs	r3, #4
 800462c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004634:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	3b04      	subs	r3, #4
 800463a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	f023 0201 	bic.w	r2, r3, #1
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	3b04      	subs	r3, #4
 800464a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800464c:	4a0c      	ldr	r2, [pc, #48]	; (8004680 <pxPortInitialiseStack+0x64>)
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	3b14      	subs	r3, #20
 8004656:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004658:	687a      	ldr	r2, [r7, #4]
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	3b04      	subs	r3, #4
 8004662:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	f06f 0202 	mvn.w	r2, #2
 800466a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	3b20      	subs	r3, #32
 8004670:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004672:	68fb      	ldr	r3, [r7, #12]
}
 8004674:	4618      	mov	r0, r3
 8004676:	3714      	adds	r7, #20
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr
 8004680:	08004685 	.word	0x08004685

08004684 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004684:	b480      	push	{r7}
 8004686:	b085      	sub	sp, #20
 8004688:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800468a:	2300      	movs	r3, #0
 800468c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800468e:	4b12      	ldr	r3, [pc, #72]	; (80046d8 <prvTaskExitError+0x54>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004696:	d00a      	beq.n	80046ae <prvTaskExitError+0x2a>
	__asm volatile
 8004698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800469c:	f383 8811 	msr	BASEPRI, r3
 80046a0:	f3bf 8f6f 	isb	sy
 80046a4:	f3bf 8f4f 	dsb	sy
 80046a8:	60fb      	str	r3, [r7, #12]
}
 80046aa:	bf00      	nop
 80046ac:	e7fe      	b.n	80046ac <prvTaskExitError+0x28>
	__asm volatile
 80046ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046b2:	f383 8811 	msr	BASEPRI, r3
 80046b6:	f3bf 8f6f 	isb	sy
 80046ba:	f3bf 8f4f 	dsb	sy
 80046be:	60bb      	str	r3, [r7, #8]
}
 80046c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80046c2:	bf00      	nop
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d0fc      	beq.n	80046c4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80046ca:	bf00      	nop
 80046cc:	bf00      	nop
 80046ce:	3714      	adds	r7, #20
 80046d0:	46bd      	mov	sp, r7
 80046d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d6:	4770      	bx	lr
 80046d8:	2000000c 	.word	0x2000000c
 80046dc:	00000000 	.word	0x00000000

080046e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80046e0:	4b07      	ldr	r3, [pc, #28]	; (8004700 <pxCurrentTCBConst2>)
 80046e2:	6819      	ldr	r1, [r3, #0]
 80046e4:	6808      	ldr	r0, [r1, #0]
 80046e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046ea:	f380 8809 	msr	PSP, r0
 80046ee:	f3bf 8f6f 	isb	sy
 80046f2:	f04f 0000 	mov.w	r0, #0
 80046f6:	f380 8811 	msr	BASEPRI, r0
 80046fa:	4770      	bx	lr
 80046fc:	f3af 8000 	nop.w

08004700 <pxCurrentTCBConst2>:
 8004700:	20000870 	.word	0x20000870
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004704:	bf00      	nop
 8004706:	bf00      	nop

08004708 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004708:	4808      	ldr	r0, [pc, #32]	; (800472c <prvPortStartFirstTask+0x24>)
 800470a:	6800      	ldr	r0, [r0, #0]
 800470c:	6800      	ldr	r0, [r0, #0]
 800470e:	f380 8808 	msr	MSP, r0
 8004712:	f04f 0000 	mov.w	r0, #0
 8004716:	f380 8814 	msr	CONTROL, r0
 800471a:	b662      	cpsie	i
 800471c:	b661      	cpsie	f
 800471e:	f3bf 8f4f 	dsb	sy
 8004722:	f3bf 8f6f 	isb	sy
 8004726:	df00      	svc	0
 8004728:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800472a:	bf00      	nop
 800472c:	e000ed08 	.word	0xe000ed08

08004730 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b086      	sub	sp, #24
 8004734:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004736:	4b46      	ldr	r3, [pc, #280]	; (8004850 <xPortStartScheduler+0x120>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a46      	ldr	r2, [pc, #280]	; (8004854 <xPortStartScheduler+0x124>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d10a      	bne.n	8004756 <xPortStartScheduler+0x26>
	__asm volatile
 8004740:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004744:	f383 8811 	msr	BASEPRI, r3
 8004748:	f3bf 8f6f 	isb	sy
 800474c:	f3bf 8f4f 	dsb	sy
 8004750:	613b      	str	r3, [r7, #16]
}
 8004752:	bf00      	nop
 8004754:	e7fe      	b.n	8004754 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004756:	4b3e      	ldr	r3, [pc, #248]	; (8004850 <xPortStartScheduler+0x120>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a3f      	ldr	r2, [pc, #252]	; (8004858 <xPortStartScheduler+0x128>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d10a      	bne.n	8004776 <xPortStartScheduler+0x46>
	__asm volatile
 8004760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004764:	f383 8811 	msr	BASEPRI, r3
 8004768:	f3bf 8f6f 	isb	sy
 800476c:	f3bf 8f4f 	dsb	sy
 8004770:	60fb      	str	r3, [r7, #12]
}
 8004772:	bf00      	nop
 8004774:	e7fe      	b.n	8004774 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004776:	4b39      	ldr	r3, [pc, #228]	; (800485c <xPortStartScheduler+0x12c>)
 8004778:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	781b      	ldrb	r3, [r3, #0]
 800477e:	b2db      	uxtb	r3, r3
 8004780:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004782:	697b      	ldr	r3, [r7, #20]
 8004784:	22ff      	movs	r2, #255	; 0xff
 8004786:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	781b      	ldrb	r3, [r3, #0]
 800478c:	b2db      	uxtb	r3, r3
 800478e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004790:	78fb      	ldrb	r3, [r7, #3]
 8004792:	b2db      	uxtb	r3, r3
 8004794:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004798:	b2da      	uxtb	r2, r3
 800479a:	4b31      	ldr	r3, [pc, #196]	; (8004860 <xPortStartScheduler+0x130>)
 800479c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800479e:	4b31      	ldr	r3, [pc, #196]	; (8004864 <xPortStartScheduler+0x134>)
 80047a0:	2207      	movs	r2, #7
 80047a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80047a4:	e009      	b.n	80047ba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80047a6:	4b2f      	ldr	r3, [pc, #188]	; (8004864 <xPortStartScheduler+0x134>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	3b01      	subs	r3, #1
 80047ac:	4a2d      	ldr	r2, [pc, #180]	; (8004864 <xPortStartScheduler+0x134>)
 80047ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80047b0:	78fb      	ldrb	r3, [r7, #3]
 80047b2:	b2db      	uxtb	r3, r3
 80047b4:	005b      	lsls	r3, r3, #1
 80047b6:	b2db      	uxtb	r3, r3
 80047b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80047ba:	78fb      	ldrb	r3, [r7, #3]
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047c2:	2b80      	cmp	r3, #128	; 0x80
 80047c4:	d0ef      	beq.n	80047a6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80047c6:	4b27      	ldr	r3, [pc, #156]	; (8004864 <xPortStartScheduler+0x134>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f1c3 0307 	rsb	r3, r3, #7
 80047ce:	2b04      	cmp	r3, #4
 80047d0:	d00a      	beq.n	80047e8 <xPortStartScheduler+0xb8>
	__asm volatile
 80047d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047d6:	f383 8811 	msr	BASEPRI, r3
 80047da:	f3bf 8f6f 	isb	sy
 80047de:	f3bf 8f4f 	dsb	sy
 80047e2:	60bb      	str	r3, [r7, #8]
}
 80047e4:	bf00      	nop
 80047e6:	e7fe      	b.n	80047e6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80047e8:	4b1e      	ldr	r3, [pc, #120]	; (8004864 <xPortStartScheduler+0x134>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	021b      	lsls	r3, r3, #8
 80047ee:	4a1d      	ldr	r2, [pc, #116]	; (8004864 <xPortStartScheduler+0x134>)
 80047f0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80047f2:	4b1c      	ldr	r3, [pc, #112]	; (8004864 <xPortStartScheduler+0x134>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80047fa:	4a1a      	ldr	r2, [pc, #104]	; (8004864 <xPortStartScheduler+0x134>)
 80047fc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	b2da      	uxtb	r2, r3
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004806:	4b18      	ldr	r3, [pc, #96]	; (8004868 <xPortStartScheduler+0x138>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a17      	ldr	r2, [pc, #92]	; (8004868 <xPortStartScheduler+0x138>)
 800480c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004810:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004812:	4b15      	ldr	r3, [pc, #84]	; (8004868 <xPortStartScheduler+0x138>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a14      	ldr	r2, [pc, #80]	; (8004868 <xPortStartScheduler+0x138>)
 8004818:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800481c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800481e:	f000 f8dd 	bl	80049dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004822:	4b12      	ldr	r3, [pc, #72]	; (800486c <xPortStartScheduler+0x13c>)
 8004824:	2200      	movs	r2, #0
 8004826:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004828:	f000 f8fc 	bl	8004a24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800482c:	4b10      	ldr	r3, [pc, #64]	; (8004870 <xPortStartScheduler+0x140>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a0f      	ldr	r2, [pc, #60]	; (8004870 <xPortStartScheduler+0x140>)
 8004832:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004836:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004838:	f7ff ff66 	bl	8004708 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800483c:	f7ff f84a 	bl	80038d4 <vTaskSwitchContext>
	prvTaskExitError();
 8004840:	f7ff ff20 	bl	8004684 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004844:	2300      	movs	r3, #0
}
 8004846:	4618      	mov	r0, r3
 8004848:	3718      	adds	r7, #24
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}
 800484e:	bf00      	nop
 8004850:	e000ed00 	.word	0xe000ed00
 8004854:	410fc271 	.word	0x410fc271
 8004858:	410fc270 	.word	0x410fc270
 800485c:	e000e400 	.word	0xe000e400
 8004860:	20000e9c 	.word	0x20000e9c
 8004864:	20000ea0 	.word	0x20000ea0
 8004868:	e000ed20 	.word	0xe000ed20
 800486c:	2000000c 	.word	0x2000000c
 8004870:	e000ef34 	.word	0xe000ef34

08004874 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004874:	b480      	push	{r7}
 8004876:	b083      	sub	sp, #12
 8004878:	af00      	add	r7, sp, #0
	__asm volatile
 800487a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800487e:	f383 8811 	msr	BASEPRI, r3
 8004882:	f3bf 8f6f 	isb	sy
 8004886:	f3bf 8f4f 	dsb	sy
 800488a:	607b      	str	r3, [r7, #4]
}
 800488c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800488e:	4b0f      	ldr	r3, [pc, #60]	; (80048cc <vPortEnterCritical+0x58>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	3301      	adds	r3, #1
 8004894:	4a0d      	ldr	r2, [pc, #52]	; (80048cc <vPortEnterCritical+0x58>)
 8004896:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004898:	4b0c      	ldr	r3, [pc, #48]	; (80048cc <vPortEnterCritical+0x58>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	2b01      	cmp	r3, #1
 800489e:	d10f      	bne.n	80048c0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80048a0:	4b0b      	ldr	r3, [pc, #44]	; (80048d0 <vPortEnterCritical+0x5c>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d00a      	beq.n	80048c0 <vPortEnterCritical+0x4c>
	__asm volatile
 80048aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048ae:	f383 8811 	msr	BASEPRI, r3
 80048b2:	f3bf 8f6f 	isb	sy
 80048b6:	f3bf 8f4f 	dsb	sy
 80048ba:	603b      	str	r3, [r7, #0]
}
 80048bc:	bf00      	nop
 80048be:	e7fe      	b.n	80048be <vPortEnterCritical+0x4a>
	}
}
 80048c0:	bf00      	nop
 80048c2:	370c      	adds	r7, #12
 80048c4:	46bd      	mov	sp, r7
 80048c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ca:	4770      	bx	lr
 80048cc:	2000000c 	.word	0x2000000c
 80048d0:	e000ed04 	.word	0xe000ed04

080048d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80048d4:	b480      	push	{r7}
 80048d6:	b083      	sub	sp, #12
 80048d8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80048da:	4b12      	ldr	r3, [pc, #72]	; (8004924 <vPortExitCritical+0x50>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d10a      	bne.n	80048f8 <vPortExitCritical+0x24>
	__asm volatile
 80048e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048e6:	f383 8811 	msr	BASEPRI, r3
 80048ea:	f3bf 8f6f 	isb	sy
 80048ee:	f3bf 8f4f 	dsb	sy
 80048f2:	607b      	str	r3, [r7, #4]
}
 80048f4:	bf00      	nop
 80048f6:	e7fe      	b.n	80048f6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80048f8:	4b0a      	ldr	r3, [pc, #40]	; (8004924 <vPortExitCritical+0x50>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	3b01      	subs	r3, #1
 80048fe:	4a09      	ldr	r2, [pc, #36]	; (8004924 <vPortExitCritical+0x50>)
 8004900:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004902:	4b08      	ldr	r3, [pc, #32]	; (8004924 <vPortExitCritical+0x50>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d105      	bne.n	8004916 <vPortExitCritical+0x42>
 800490a:	2300      	movs	r3, #0
 800490c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	f383 8811 	msr	BASEPRI, r3
}
 8004914:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004916:	bf00      	nop
 8004918:	370c      	adds	r7, #12
 800491a:	46bd      	mov	sp, r7
 800491c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004920:	4770      	bx	lr
 8004922:	bf00      	nop
 8004924:	2000000c 	.word	0x2000000c
	...

08004930 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004930:	f3ef 8009 	mrs	r0, PSP
 8004934:	f3bf 8f6f 	isb	sy
 8004938:	4b15      	ldr	r3, [pc, #84]	; (8004990 <pxCurrentTCBConst>)
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	f01e 0f10 	tst.w	lr, #16
 8004940:	bf08      	it	eq
 8004942:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004946:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800494a:	6010      	str	r0, [r2, #0]
 800494c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004950:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004954:	f380 8811 	msr	BASEPRI, r0
 8004958:	f3bf 8f4f 	dsb	sy
 800495c:	f3bf 8f6f 	isb	sy
 8004960:	f7fe ffb8 	bl	80038d4 <vTaskSwitchContext>
 8004964:	f04f 0000 	mov.w	r0, #0
 8004968:	f380 8811 	msr	BASEPRI, r0
 800496c:	bc09      	pop	{r0, r3}
 800496e:	6819      	ldr	r1, [r3, #0]
 8004970:	6808      	ldr	r0, [r1, #0]
 8004972:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004976:	f01e 0f10 	tst.w	lr, #16
 800497a:	bf08      	it	eq
 800497c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004980:	f380 8809 	msr	PSP, r0
 8004984:	f3bf 8f6f 	isb	sy
 8004988:	4770      	bx	lr
 800498a:	bf00      	nop
 800498c:	f3af 8000 	nop.w

08004990 <pxCurrentTCBConst>:
 8004990:	20000870 	.word	0x20000870
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004994:	bf00      	nop
 8004996:	bf00      	nop

08004998 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b082      	sub	sp, #8
 800499c:	af00      	add	r7, sp, #0
	__asm volatile
 800499e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049a2:	f383 8811 	msr	BASEPRI, r3
 80049a6:	f3bf 8f6f 	isb	sy
 80049aa:	f3bf 8f4f 	dsb	sy
 80049ae:	607b      	str	r3, [r7, #4]
}
 80049b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80049b2:	f7fe fed5 	bl	8003760 <xTaskIncrementTick>
 80049b6:	4603      	mov	r3, r0
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d003      	beq.n	80049c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80049bc:	4b06      	ldr	r3, [pc, #24]	; (80049d8 <xPortSysTickHandler+0x40>)
 80049be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049c2:	601a      	str	r2, [r3, #0]
 80049c4:	2300      	movs	r3, #0
 80049c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	f383 8811 	msr	BASEPRI, r3
}
 80049ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80049d0:	bf00      	nop
 80049d2:	3708      	adds	r7, #8
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bd80      	pop	{r7, pc}
 80049d8:	e000ed04 	.word	0xe000ed04

080049dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80049dc:	b480      	push	{r7}
 80049de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80049e0:	4b0b      	ldr	r3, [pc, #44]	; (8004a10 <vPortSetupTimerInterrupt+0x34>)
 80049e2:	2200      	movs	r2, #0
 80049e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80049e6:	4b0b      	ldr	r3, [pc, #44]	; (8004a14 <vPortSetupTimerInterrupt+0x38>)
 80049e8:	2200      	movs	r2, #0
 80049ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80049ec:	4b0a      	ldr	r3, [pc, #40]	; (8004a18 <vPortSetupTimerInterrupt+0x3c>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a0a      	ldr	r2, [pc, #40]	; (8004a1c <vPortSetupTimerInterrupt+0x40>)
 80049f2:	fba2 2303 	umull	r2, r3, r2, r3
 80049f6:	099b      	lsrs	r3, r3, #6
 80049f8:	4a09      	ldr	r2, [pc, #36]	; (8004a20 <vPortSetupTimerInterrupt+0x44>)
 80049fa:	3b01      	subs	r3, #1
 80049fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80049fe:	4b04      	ldr	r3, [pc, #16]	; (8004a10 <vPortSetupTimerInterrupt+0x34>)
 8004a00:	2207      	movs	r2, #7
 8004a02:	601a      	str	r2, [r3, #0]
}
 8004a04:	bf00      	nop
 8004a06:	46bd      	mov	sp, r7
 8004a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0c:	4770      	bx	lr
 8004a0e:	bf00      	nop
 8004a10:	e000e010 	.word	0xe000e010
 8004a14:	e000e018 	.word	0xe000e018
 8004a18:	20000000 	.word	0x20000000
 8004a1c:	10624dd3 	.word	0x10624dd3
 8004a20:	e000e014 	.word	0xe000e014

08004a24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004a24:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004a34 <vPortEnableVFP+0x10>
 8004a28:	6801      	ldr	r1, [r0, #0]
 8004a2a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004a2e:	6001      	str	r1, [r0, #0]
 8004a30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004a32:	bf00      	nop
 8004a34:	e000ed88 	.word	0xe000ed88

08004a38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004a38:	b480      	push	{r7}
 8004a3a:	b085      	sub	sp, #20
 8004a3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004a3e:	f3ef 8305 	mrs	r3, IPSR
 8004a42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2b0f      	cmp	r3, #15
 8004a48:	d914      	bls.n	8004a74 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004a4a:	4a17      	ldr	r2, [pc, #92]	; (8004aa8 <vPortValidateInterruptPriority+0x70>)
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	4413      	add	r3, r2
 8004a50:	781b      	ldrb	r3, [r3, #0]
 8004a52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004a54:	4b15      	ldr	r3, [pc, #84]	; (8004aac <vPortValidateInterruptPriority+0x74>)
 8004a56:	781b      	ldrb	r3, [r3, #0]
 8004a58:	7afa      	ldrb	r2, [r7, #11]
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	d20a      	bcs.n	8004a74 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8004a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a62:	f383 8811 	msr	BASEPRI, r3
 8004a66:	f3bf 8f6f 	isb	sy
 8004a6a:	f3bf 8f4f 	dsb	sy
 8004a6e:	607b      	str	r3, [r7, #4]
}
 8004a70:	bf00      	nop
 8004a72:	e7fe      	b.n	8004a72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004a74:	4b0e      	ldr	r3, [pc, #56]	; (8004ab0 <vPortValidateInterruptPriority+0x78>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004a7c:	4b0d      	ldr	r3, [pc, #52]	; (8004ab4 <vPortValidateInterruptPriority+0x7c>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d90a      	bls.n	8004a9a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004a84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a88:	f383 8811 	msr	BASEPRI, r3
 8004a8c:	f3bf 8f6f 	isb	sy
 8004a90:	f3bf 8f4f 	dsb	sy
 8004a94:	603b      	str	r3, [r7, #0]
}
 8004a96:	bf00      	nop
 8004a98:	e7fe      	b.n	8004a98 <vPortValidateInterruptPriority+0x60>
	}
 8004a9a:	bf00      	nop
 8004a9c:	3714      	adds	r7, #20
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa4:	4770      	bx	lr
 8004aa6:	bf00      	nop
 8004aa8:	e000e3f0 	.word	0xe000e3f0
 8004aac:	20000e9c 	.word	0x20000e9c
 8004ab0:	e000ed0c 	.word	0xe000ed0c
 8004ab4:	20000ea0 	.word	0x20000ea0

08004ab8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b08a      	sub	sp, #40	; 0x28
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004ac4:	f7fe fd90 	bl	80035e8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004ac8:	4b5b      	ldr	r3, [pc, #364]	; (8004c38 <pvPortMalloc+0x180>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d101      	bne.n	8004ad4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004ad0:	f000 f920 	bl	8004d14 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004ad4:	4b59      	ldr	r3, [pc, #356]	; (8004c3c <pvPortMalloc+0x184>)
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	4013      	ands	r3, r2
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	f040 8093 	bne.w	8004c08 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d01d      	beq.n	8004b24 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004ae8:	2208      	movs	r2, #8
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4413      	add	r3, r2
 8004aee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	f003 0307 	and.w	r3, r3, #7
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d014      	beq.n	8004b24 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	f023 0307 	bic.w	r3, r3, #7
 8004b00:	3308      	adds	r3, #8
 8004b02:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	f003 0307 	and.w	r3, r3, #7
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d00a      	beq.n	8004b24 <pvPortMalloc+0x6c>
	__asm volatile
 8004b0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b12:	f383 8811 	msr	BASEPRI, r3
 8004b16:	f3bf 8f6f 	isb	sy
 8004b1a:	f3bf 8f4f 	dsb	sy
 8004b1e:	617b      	str	r3, [r7, #20]
}
 8004b20:	bf00      	nop
 8004b22:	e7fe      	b.n	8004b22 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d06e      	beq.n	8004c08 <pvPortMalloc+0x150>
 8004b2a:	4b45      	ldr	r3, [pc, #276]	; (8004c40 <pvPortMalloc+0x188>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	687a      	ldr	r2, [r7, #4]
 8004b30:	429a      	cmp	r2, r3
 8004b32:	d869      	bhi.n	8004c08 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004b34:	4b43      	ldr	r3, [pc, #268]	; (8004c44 <pvPortMalloc+0x18c>)
 8004b36:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004b38:	4b42      	ldr	r3, [pc, #264]	; (8004c44 <pvPortMalloc+0x18c>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004b3e:	e004      	b.n	8004b4a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b42:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	687a      	ldr	r2, [r7, #4]
 8004b50:	429a      	cmp	r2, r3
 8004b52:	d903      	bls.n	8004b5c <pvPortMalloc+0xa4>
 8004b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d1f1      	bne.n	8004b40 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004b5c:	4b36      	ldr	r3, [pc, #216]	; (8004c38 <pvPortMalloc+0x180>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b62:	429a      	cmp	r2, r3
 8004b64:	d050      	beq.n	8004c08 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004b66:	6a3b      	ldr	r3, [r7, #32]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	2208      	movs	r2, #8
 8004b6c:	4413      	add	r3, r2
 8004b6e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	6a3b      	ldr	r3, [r7, #32]
 8004b76:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b7a:	685a      	ldr	r2, [r3, #4]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	1ad2      	subs	r2, r2, r3
 8004b80:	2308      	movs	r3, #8
 8004b82:	005b      	lsls	r3, r3, #1
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d91f      	bls.n	8004bc8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004b88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	4413      	add	r3, r2
 8004b8e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b90:	69bb      	ldr	r3, [r7, #24]
 8004b92:	f003 0307 	and.w	r3, r3, #7
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d00a      	beq.n	8004bb0 <pvPortMalloc+0xf8>
	__asm volatile
 8004b9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b9e:	f383 8811 	msr	BASEPRI, r3
 8004ba2:	f3bf 8f6f 	isb	sy
 8004ba6:	f3bf 8f4f 	dsb	sy
 8004baa:	613b      	str	r3, [r7, #16]
}
 8004bac:	bf00      	nop
 8004bae:	e7fe      	b.n	8004bae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bb2:	685a      	ldr	r2, [r3, #4]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	1ad2      	subs	r2, r2, r3
 8004bb8:	69bb      	ldr	r3, [r7, #24]
 8004bba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004bc2:	69b8      	ldr	r0, [r7, #24]
 8004bc4:	f000 f908 	bl	8004dd8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004bc8:	4b1d      	ldr	r3, [pc, #116]	; (8004c40 <pvPortMalloc+0x188>)
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	1ad3      	subs	r3, r2, r3
 8004bd2:	4a1b      	ldr	r2, [pc, #108]	; (8004c40 <pvPortMalloc+0x188>)
 8004bd4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004bd6:	4b1a      	ldr	r3, [pc, #104]	; (8004c40 <pvPortMalloc+0x188>)
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	4b1b      	ldr	r3, [pc, #108]	; (8004c48 <pvPortMalloc+0x190>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	429a      	cmp	r2, r3
 8004be0:	d203      	bcs.n	8004bea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004be2:	4b17      	ldr	r3, [pc, #92]	; (8004c40 <pvPortMalloc+0x188>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a18      	ldr	r2, [pc, #96]	; (8004c48 <pvPortMalloc+0x190>)
 8004be8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bec:	685a      	ldr	r2, [r3, #4]
 8004bee:	4b13      	ldr	r3, [pc, #76]	; (8004c3c <pvPortMalloc+0x184>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	431a      	orrs	r2, r3
 8004bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bf6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004bfe:	4b13      	ldr	r3, [pc, #76]	; (8004c4c <pvPortMalloc+0x194>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	3301      	adds	r3, #1
 8004c04:	4a11      	ldr	r2, [pc, #68]	; (8004c4c <pvPortMalloc+0x194>)
 8004c06:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004c08:	f7fe fcfc 	bl	8003604 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c0c:	69fb      	ldr	r3, [r7, #28]
 8004c0e:	f003 0307 	and.w	r3, r3, #7
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d00a      	beq.n	8004c2c <pvPortMalloc+0x174>
	__asm volatile
 8004c16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c1a:	f383 8811 	msr	BASEPRI, r3
 8004c1e:	f3bf 8f6f 	isb	sy
 8004c22:	f3bf 8f4f 	dsb	sy
 8004c26:	60fb      	str	r3, [r7, #12]
}
 8004c28:	bf00      	nop
 8004c2a:	e7fe      	b.n	8004c2a <pvPortMalloc+0x172>
	return pvReturn;
 8004c2c:	69fb      	ldr	r3, [r7, #28]
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	3728      	adds	r7, #40	; 0x28
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	bf00      	nop
 8004c38:	20001a64 	.word	0x20001a64
 8004c3c:	20001a78 	.word	0x20001a78
 8004c40:	20001a68 	.word	0x20001a68
 8004c44:	20001a5c 	.word	0x20001a5c
 8004c48:	20001a6c 	.word	0x20001a6c
 8004c4c:	20001a70 	.word	0x20001a70

08004c50 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b086      	sub	sp, #24
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d04d      	beq.n	8004cfe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004c62:	2308      	movs	r3, #8
 8004c64:	425b      	negs	r3, r3
 8004c66:	697a      	ldr	r2, [r7, #20]
 8004c68:	4413      	add	r3, r2
 8004c6a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004c70:	693b      	ldr	r3, [r7, #16]
 8004c72:	685a      	ldr	r2, [r3, #4]
 8004c74:	4b24      	ldr	r3, [pc, #144]	; (8004d08 <vPortFree+0xb8>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4013      	ands	r3, r2
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d10a      	bne.n	8004c94 <vPortFree+0x44>
	__asm volatile
 8004c7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c82:	f383 8811 	msr	BASEPRI, r3
 8004c86:	f3bf 8f6f 	isb	sy
 8004c8a:	f3bf 8f4f 	dsb	sy
 8004c8e:	60fb      	str	r3, [r7, #12]
}
 8004c90:	bf00      	nop
 8004c92:	e7fe      	b.n	8004c92 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d00a      	beq.n	8004cb2 <vPortFree+0x62>
	__asm volatile
 8004c9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ca0:	f383 8811 	msr	BASEPRI, r3
 8004ca4:	f3bf 8f6f 	isb	sy
 8004ca8:	f3bf 8f4f 	dsb	sy
 8004cac:	60bb      	str	r3, [r7, #8]
}
 8004cae:	bf00      	nop
 8004cb0:	e7fe      	b.n	8004cb0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	685a      	ldr	r2, [r3, #4]
 8004cb6:	4b14      	ldr	r3, [pc, #80]	; (8004d08 <vPortFree+0xb8>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4013      	ands	r3, r2
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d01e      	beq.n	8004cfe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d11a      	bne.n	8004cfe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	685a      	ldr	r2, [r3, #4]
 8004ccc:	4b0e      	ldr	r3, [pc, #56]	; (8004d08 <vPortFree+0xb8>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	43db      	mvns	r3, r3
 8004cd2:	401a      	ands	r2, r3
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004cd8:	f7fe fc86 	bl	80035e8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	685a      	ldr	r2, [r3, #4]
 8004ce0:	4b0a      	ldr	r3, [pc, #40]	; (8004d0c <vPortFree+0xbc>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4413      	add	r3, r2
 8004ce6:	4a09      	ldr	r2, [pc, #36]	; (8004d0c <vPortFree+0xbc>)
 8004ce8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004cea:	6938      	ldr	r0, [r7, #16]
 8004cec:	f000 f874 	bl	8004dd8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004cf0:	4b07      	ldr	r3, [pc, #28]	; (8004d10 <vPortFree+0xc0>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	3301      	adds	r3, #1
 8004cf6:	4a06      	ldr	r2, [pc, #24]	; (8004d10 <vPortFree+0xc0>)
 8004cf8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004cfa:	f7fe fc83 	bl	8003604 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004cfe:	bf00      	nop
 8004d00:	3718      	adds	r7, #24
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}
 8004d06:	bf00      	nop
 8004d08:	20001a78 	.word	0x20001a78
 8004d0c:	20001a68 	.word	0x20001a68
 8004d10:	20001a74 	.word	0x20001a74

08004d14 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004d14:	b480      	push	{r7}
 8004d16:	b085      	sub	sp, #20
 8004d18:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004d1a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8004d1e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004d20:	4b27      	ldr	r3, [pc, #156]	; (8004dc0 <prvHeapInit+0xac>)
 8004d22:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	f003 0307 	and.w	r3, r3, #7
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d00c      	beq.n	8004d48 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	3307      	adds	r3, #7
 8004d32:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	f023 0307 	bic.w	r3, r3, #7
 8004d3a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004d3c:	68ba      	ldr	r2, [r7, #8]
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	1ad3      	subs	r3, r2, r3
 8004d42:	4a1f      	ldr	r2, [pc, #124]	; (8004dc0 <prvHeapInit+0xac>)
 8004d44:	4413      	add	r3, r2
 8004d46:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004d4c:	4a1d      	ldr	r2, [pc, #116]	; (8004dc4 <prvHeapInit+0xb0>)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004d52:	4b1c      	ldr	r3, [pc, #112]	; (8004dc4 <prvHeapInit+0xb0>)
 8004d54:	2200      	movs	r2, #0
 8004d56:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	68ba      	ldr	r2, [r7, #8]
 8004d5c:	4413      	add	r3, r2
 8004d5e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004d60:	2208      	movs	r2, #8
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	1a9b      	subs	r3, r3, r2
 8004d66:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	f023 0307 	bic.w	r3, r3, #7
 8004d6e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	4a15      	ldr	r2, [pc, #84]	; (8004dc8 <prvHeapInit+0xb4>)
 8004d74:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004d76:	4b14      	ldr	r3, [pc, #80]	; (8004dc8 <prvHeapInit+0xb4>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004d7e:	4b12      	ldr	r3, [pc, #72]	; (8004dc8 <prvHeapInit+0xb4>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	2200      	movs	r2, #0
 8004d84:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	68fa      	ldr	r2, [r7, #12]
 8004d8e:	1ad2      	subs	r2, r2, r3
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004d94:	4b0c      	ldr	r3, [pc, #48]	; (8004dc8 <prvHeapInit+0xb4>)
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	4a0a      	ldr	r2, [pc, #40]	; (8004dcc <prvHeapInit+0xb8>)
 8004da2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	4a09      	ldr	r2, [pc, #36]	; (8004dd0 <prvHeapInit+0xbc>)
 8004daa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004dac:	4b09      	ldr	r3, [pc, #36]	; (8004dd4 <prvHeapInit+0xc0>)
 8004dae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004db2:	601a      	str	r2, [r3, #0]
}
 8004db4:	bf00      	nop
 8004db6:	3714      	adds	r7, #20
 8004db8:	46bd      	mov	sp, r7
 8004dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbe:	4770      	bx	lr
 8004dc0:	20000ea4 	.word	0x20000ea4
 8004dc4:	20001a5c 	.word	0x20001a5c
 8004dc8:	20001a64 	.word	0x20001a64
 8004dcc:	20001a6c 	.word	0x20001a6c
 8004dd0:	20001a68 	.word	0x20001a68
 8004dd4:	20001a78 	.word	0x20001a78

08004dd8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b085      	sub	sp, #20
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004de0:	4b28      	ldr	r3, [pc, #160]	; (8004e84 <prvInsertBlockIntoFreeList+0xac>)
 8004de2:	60fb      	str	r3, [r7, #12]
 8004de4:	e002      	b.n	8004dec <prvInsertBlockIntoFreeList+0x14>
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	60fb      	str	r3, [r7, #12]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	429a      	cmp	r2, r3
 8004df4:	d8f7      	bhi.n	8004de6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	68ba      	ldr	r2, [r7, #8]
 8004e00:	4413      	add	r3, r2
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	429a      	cmp	r2, r3
 8004e06:	d108      	bne.n	8004e1a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	685a      	ldr	r2, [r3, #4]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	441a      	add	r2, r3
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	68ba      	ldr	r2, [r7, #8]
 8004e24:	441a      	add	r2, r3
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	429a      	cmp	r2, r3
 8004e2c:	d118      	bne.n	8004e60 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	4b15      	ldr	r3, [pc, #84]	; (8004e88 <prvInsertBlockIntoFreeList+0xb0>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	429a      	cmp	r2, r3
 8004e38:	d00d      	beq.n	8004e56 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	685a      	ldr	r2, [r3, #4]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	441a      	add	r2, r3
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	601a      	str	r2, [r3, #0]
 8004e54:	e008      	b.n	8004e68 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004e56:	4b0c      	ldr	r3, [pc, #48]	; (8004e88 <prvInsertBlockIntoFreeList+0xb0>)
 8004e58:	681a      	ldr	r2, [r3, #0]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	601a      	str	r2, [r3, #0]
 8004e5e:	e003      	b.n	8004e68 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681a      	ldr	r2, [r3, #0]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004e68:	68fa      	ldr	r2, [r7, #12]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	429a      	cmp	r2, r3
 8004e6e:	d002      	beq.n	8004e76 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	687a      	ldr	r2, [r7, #4]
 8004e74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004e76:	bf00      	nop
 8004e78:	3714      	adds	r7, #20
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e80:	4770      	bx	lr
 8004e82:	bf00      	nop
 8004e84:	20001a5c 	.word	0x20001a5c
 8004e88:	20001a64 	.word	0x20001a64

08004e8c <memset>:
 8004e8c:	4402      	add	r2, r0
 8004e8e:	4603      	mov	r3, r0
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d100      	bne.n	8004e96 <memset+0xa>
 8004e94:	4770      	bx	lr
 8004e96:	f803 1b01 	strb.w	r1, [r3], #1
 8004e9a:	e7f9      	b.n	8004e90 <memset+0x4>

08004e9c <_reclaim_reent>:
 8004e9c:	4b29      	ldr	r3, [pc, #164]	; (8004f44 <_reclaim_reent+0xa8>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4283      	cmp	r3, r0
 8004ea2:	b570      	push	{r4, r5, r6, lr}
 8004ea4:	4604      	mov	r4, r0
 8004ea6:	d04b      	beq.n	8004f40 <_reclaim_reent+0xa4>
 8004ea8:	69c3      	ldr	r3, [r0, #28]
 8004eaa:	b143      	cbz	r3, 8004ebe <_reclaim_reent+0x22>
 8004eac:	68db      	ldr	r3, [r3, #12]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d144      	bne.n	8004f3c <_reclaim_reent+0xa0>
 8004eb2:	69e3      	ldr	r3, [r4, #28]
 8004eb4:	6819      	ldr	r1, [r3, #0]
 8004eb6:	b111      	cbz	r1, 8004ebe <_reclaim_reent+0x22>
 8004eb8:	4620      	mov	r0, r4
 8004eba:	f000 f879 	bl	8004fb0 <_free_r>
 8004ebe:	6961      	ldr	r1, [r4, #20]
 8004ec0:	b111      	cbz	r1, 8004ec8 <_reclaim_reent+0x2c>
 8004ec2:	4620      	mov	r0, r4
 8004ec4:	f000 f874 	bl	8004fb0 <_free_r>
 8004ec8:	69e1      	ldr	r1, [r4, #28]
 8004eca:	b111      	cbz	r1, 8004ed2 <_reclaim_reent+0x36>
 8004ecc:	4620      	mov	r0, r4
 8004ece:	f000 f86f 	bl	8004fb0 <_free_r>
 8004ed2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004ed4:	b111      	cbz	r1, 8004edc <_reclaim_reent+0x40>
 8004ed6:	4620      	mov	r0, r4
 8004ed8:	f000 f86a 	bl	8004fb0 <_free_r>
 8004edc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004ede:	b111      	cbz	r1, 8004ee6 <_reclaim_reent+0x4a>
 8004ee0:	4620      	mov	r0, r4
 8004ee2:	f000 f865 	bl	8004fb0 <_free_r>
 8004ee6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004ee8:	b111      	cbz	r1, 8004ef0 <_reclaim_reent+0x54>
 8004eea:	4620      	mov	r0, r4
 8004eec:	f000 f860 	bl	8004fb0 <_free_r>
 8004ef0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8004ef2:	b111      	cbz	r1, 8004efa <_reclaim_reent+0x5e>
 8004ef4:	4620      	mov	r0, r4
 8004ef6:	f000 f85b 	bl	8004fb0 <_free_r>
 8004efa:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8004efc:	b111      	cbz	r1, 8004f04 <_reclaim_reent+0x68>
 8004efe:	4620      	mov	r0, r4
 8004f00:	f000 f856 	bl	8004fb0 <_free_r>
 8004f04:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004f06:	b111      	cbz	r1, 8004f0e <_reclaim_reent+0x72>
 8004f08:	4620      	mov	r0, r4
 8004f0a:	f000 f851 	bl	8004fb0 <_free_r>
 8004f0e:	6a23      	ldr	r3, [r4, #32]
 8004f10:	b1b3      	cbz	r3, 8004f40 <_reclaim_reent+0xa4>
 8004f12:	4620      	mov	r0, r4
 8004f14:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004f18:	4718      	bx	r3
 8004f1a:	5949      	ldr	r1, [r1, r5]
 8004f1c:	b941      	cbnz	r1, 8004f30 <_reclaim_reent+0x94>
 8004f1e:	3504      	adds	r5, #4
 8004f20:	69e3      	ldr	r3, [r4, #28]
 8004f22:	2d80      	cmp	r5, #128	; 0x80
 8004f24:	68d9      	ldr	r1, [r3, #12]
 8004f26:	d1f8      	bne.n	8004f1a <_reclaim_reent+0x7e>
 8004f28:	4620      	mov	r0, r4
 8004f2a:	f000 f841 	bl	8004fb0 <_free_r>
 8004f2e:	e7c0      	b.n	8004eb2 <_reclaim_reent+0x16>
 8004f30:	680e      	ldr	r6, [r1, #0]
 8004f32:	4620      	mov	r0, r4
 8004f34:	f000 f83c 	bl	8004fb0 <_free_r>
 8004f38:	4631      	mov	r1, r6
 8004f3a:	e7ef      	b.n	8004f1c <_reclaim_reent+0x80>
 8004f3c:	2500      	movs	r5, #0
 8004f3e:	e7ef      	b.n	8004f20 <_reclaim_reent+0x84>
 8004f40:	bd70      	pop	{r4, r5, r6, pc}
 8004f42:	bf00      	nop
 8004f44:	2000005c 	.word	0x2000005c

08004f48 <__libc_init_array>:
 8004f48:	b570      	push	{r4, r5, r6, lr}
 8004f4a:	4d0d      	ldr	r5, [pc, #52]	; (8004f80 <__libc_init_array+0x38>)
 8004f4c:	4c0d      	ldr	r4, [pc, #52]	; (8004f84 <__libc_init_array+0x3c>)
 8004f4e:	1b64      	subs	r4, r4, r5
 8004f50:	10a4      	asrs	r4, r4, #2
 8004f52:	2600      	movs	r6, #0
 8004f54:	42a6      	cmp	r6, r4
 8004f56:	d109      	bne.n	8004f6c <__libc_init_array+0x24>
 8004f58:	4d0b      	ldr	r5, [pc, #44]	; (8004f88 <__libc_init_array+0x40>)
 8004f5a:	4c0c      	ldr	r4, [pc, #48]	; (8004f8c <__libc_init_array+0x44>)
 8004f5c:	f000 f880 	bl	8005060 <_init>
 8004f60:	1b64      	subs	r4, r4, r5
 8004f62:	10a4      	asrs	r4, r4, #2
 8004f64:	2600      	movs	r6, #0
 8004f66:	42a6      	cmp	r6, r4
 8004f68:	d105      	bne.n	8004f76 <__libc_init_array+0x2e>
 8004f6a:	bd70      	pop	{r4, r5, r6, pc}
 8004f6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f70:	4798      	blx	r3
 8004f72:	3601      	adds	r6, #1
 8004f74:	e7ee      	b.n	8004f54 <__libc_init_array+0xc>
 8004f76:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f7a:	4798      	blx	r3
 8004f7c:	3601      	adds	r6, #1
 8004f7e:	e7f2      	b.n	8004f66 <__libc_init_array+0x1e>
 8004f80:	08005150 	.word	0x08005150
 8004f84:	08005150 	.word	0x08005150
 8004f88:	08005150 	.word	0x08005150
 8004f8c:	08005154 	.word	0x08005154

08004f90 <__retarget_lock_acquire_recursive>:
 8004f90:	4770      	bx	lr

08004f92 <__retarget_lock_release_recursive>:
 8004f92:	4770      	bx	lr

08004f94 <memcpy>:
 8004f94:	440a      	add	r2, r1
 8004f96:	4291      	cmp	r1, r2
 8004f98:	f100 33ff 	add.w	r3, r0, #4294967295
 8004f9c:	d100      	bne.n	8004fa0 <memcpy+0xc>
 8004f9e:	4770      	bx	lr
 8004fa0:	b510      	push	{r4, lr}
 8004fa2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004fa6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004faa:	4291      	cmp	r1, r2
 8004fac:	d1f9      	bne.n	8004fa2 <memcpy+0xe>
 8004fae:	bd10      	pop	{r4, pc}

08004fb0 <_free_r>:
 8004fb0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004fb2:	2900      	cmp	r1, #0
 8004fb4:	d044      	beq.n	8005040 <_free_r+0x90>
 8004fb6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004fba:	9001      	str	r0, [sp, #4]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	f1a1 0404 	sub.w	r4, r1, #4
 8004fc2:	bfb8      	it	lt
 8004fc4:	18e4      	addlt	r4, r4, r3
 8004fc6:	f000 f83f 	bl	8005048 <__malloc_lock>
 8004fca:	4a1e      	ldr	r2, [pc, #120]	; (8005044 <_free_r+0x94>)
 8004fcc:	9801      	ldr	r0, [sp, #4]
 8004fce:	6813      	ldr	r3, [r2, #0]
 8004fd0:	b933      	cbnz	r3, 8004fe0 <_free_r+0x30>
 8004fd2:	6063      	str	r3, [r4, #4]
 8004fd4:	6014      	str	r4, [r2, #0]
 8004fd6:	b003      	add	sp, #12
 8004fd8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004fdc:	f000 b83a 	b.w	8005054 <__malloc_unlock>
 8004fe0:	42a3      	cmp	r3, r4
 8004fe2:	d908      	bls.n	8004ff6 <_free_r+0x46>
 8004fe4:	6825      	ldr	r5, [r4, #0]
 8004fe6:	1961      	adds	r1, r4, r5
 8004fe8:	428b      	cmp	r3, r1
 8004fea:	bf01      	itttt	eq
 8004fec:	6819      	ldreq	r1, [r3, #0]
 8004fee:	685b      	ldreq	r3, [r3, #4]
 8004ff0:	1949      	addeq	r1, r1, r5
 8004ff2:	6021      	streq	r1, [r4, #0]
 8004ff4:	e7ed      	b.n	8004fd2 <_free_r+0x22>
 8004ff6:	461a      	mov	r2, r3
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	b10b      	cbz	r3, 8005000 <_free_r+0x50>
 8004ffc:	42a3      	cmp	r3, r4
 8004ffe:	d9fa      	bls.n	8004ff6 <_free_r+0x46>
 8005000:	6811      	ldr	r1, [r2, #0]
 8005002:	1855      	adds	r5, r2, r1
 8005004:	42a5      	cmp	r5, r4
 8005006:	d10b      	bne.n	8005020 <_free_r+0x70>
 8005008:	6824      	ldr	r4, [r4, #0]
 800500a:	4421      	add	r1, r4
 800500c:	1854      	adds	r4, r2, r1
 800500e:	42a3      	cmp	r3, r4
 8005010:	6011      	str	r1, [r2, #0]
 8005012:	d1e0      	bne.n	8004fd6 <_free_r+0x26>
 8005014:	681c      	ldr	r4, [r3, #0]
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	6053      	str	r3, [r2, #4]
 800501a:	440c      	add	r4, r1
 800501c:	6014      	str	r4, [r2, #0]
 800501e:	e7da      	b.n	8004fd6 <_free_r+0x26>
 8005020:	d902      	bls.n	8005028 <_free_r+0x78>
 8005022:	230c      	movs	r3, #12
 8005024:	6003      	str	r3, [r0, #0]
 8005026:	e7d6      	b.n	8004fd6 <_free_r+0x26>
 8005028:	6825      	ldr	r5, [r4, #0]
 800502a:	1961      	adds	r1, r4, r5
 800502c:	428b      	cmp	r3, r1
 800502e:	bf04      	itt	eq
 8005030:	6819      	ldreq	r1, [r3, #0]
 8005032:	685b      	ldreq	r3, [r3, #4]
 8005034:	6063      	str	r3, [r4, #4]
 8005036:	bf04      	itt	eq
 8005038:	1949      	addeq	r1, r1, r5
 800503a:	6021      	streq	r1, [r4, #0]
 800503c:	6054      	str	r4, [r2, #4]
 800503e:	e7ca      	b.n	8004fd6 <_free_r+0x26>
 8005040:	b003      	add	sp, #12
 8005042:	bd30      	pop	{r4, r5, pc}
 8005044:	20001bb8 	.word	0x20001bb8

08005048 <__malloc_lock>:
 8005048:	4801      	ldr	r0, [pc, #4]	; (8005050 <__malloc_lock+0x8>)
 800504a:	f7ff bfa1 	b.w	8004f90 <__retarget_lock_acquire_recursive>
 800504e:	bf00      	nop
 8005050:	20001bb4 	.word	0x20001bb4

08005054 <__malloc_unlock>:
 8005054:	4801      	ldr	r0, [pc, #4]	; (800505c <__malloc_unlock+0x8>)
 8005056:	f7ff bf9c 	b.w	8004f92 <__retarget_lock_release_recursive>
 800505a:	bf00      	nop
 800505c:	20001bb4 	.word	0x20001bb4

08005060 <_init>:
 8005060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005062:	bf00      	nop
 8005064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005066:	bc08      	pop	{r3}
 8005068:	469e      	mov	lr, r3
 800506a:	4770      	bx	lr

0800506c <_fini>:
 800506c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800506e:	bf00      	nop
 8005070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005072:	bc08      	pop	{r3}
 8005074:	469e      	mov	lr, r3
 8005076:	4770      	bx	lr
