# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Aug 28 2022 16:05:19

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: 5K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.85965 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_app
		4.2::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_app:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_usb:R)
		5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_dn:in
			6.1.2::Path details for port: usb_dp:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_dn:out
			6.2.2::Path details for port: usb_dp:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_dn:in
			6.4.2::Path details for port: usb_dp:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_dn:out
			6.5.2::Path details for port: usb_dp:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: clk_app  | Frequency: 41.76 MHz  | Target: 12.00 MHz  | 
Clock: clk_usb  | Frequency: 60.40 MHz  | Target: 48.01 MHz  | 
Clock: clki     | N/A                   | Target: 48.01 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk_app       clk_app        83330            59384       N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        20830            1639        N/A              N/A         N/A              N/A         N/A              N/A         
clk_usb       clk_app        20840            10337       N/A              N/A         N/A              N/A         N/A              N/A         
clk_usb       clk_usb        20830            4274        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port               Setup Times  Clock Reference:Phase  
---------  -----------------------  -----------  ---------------------  
usb_dn:in  u_gb/GLOBALBUFFEROUTPUT  3463         clk_usb:R              
usb_dp:in  u_gb/GLOBALBUFFEROUTPUT  3980         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port               Clock to Out  Clock Reference:Phase  
----------  -----------------------  ------------  ---------------------  
usb_dn:out  u_gb/GLOBALBUFFEROUTPUT  16569         clk_usb:R              
usb_dp:out  u_gb/GLOBALBUFFEROUTPUT  16569         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port               Hold Times  Clock Reference:Phase  
---------  -----------------------  ----------  ---------------------  
usb_dn:in  u_gb/GLOBALBUFFEROUTPUT  -2275       clk_usb:R              
usb_dp:in  u_gb/GLOBALBUFFEROUTPUT  -2818       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port               Minimum Clock to Out  Clock Reference:Phase  
----------  -----------------------  --------------------  ---------------------  
usb_dn:out  u_gb/GLOBALBUFFEROUTPUT  11583                 clk_usb:R              
usb_dp:out  u_gb/GLOBALBUFFEROUTPUT  13635                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 41.76 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.out_data_q_0_LC_15_17_1/lcout
Path End         : u_app.mem_addr_q_9_LC_9_15_4/in1
Capture Clock    : u_app.mem_addr_q_9_LC_9_15_4/clk
Setup Constraint : 83330p
Path slack       : 59384p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  9178
- Setup Time                               -1060
----------------------------------------   ----- 
End-of-path required time (ps)             91449

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  9178
+ Clock To Q                               1391
+ Data Path Delay                         21496
---------------------------------------   ----- 
End-of-path arrival time (ps)             32065
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_15_24_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__10584/I                                       Odrv12                         0                 0  RISE       1
I__10584/O                                       Odrv12                      1073              1073  RISE       1
I__10586/I                                       Span12Mux_h                    0              1073  RISE       1
I__10586/O                                       Span12Mux_h                 1073              2146  RISE       1
I__10587/I                                       Span12Mux_v                    0              2146  RISE       1
I__10587/O                                       Span12Mux_v                  980              3126  RISE       1
I__10588/I                                       Sp12to4                        0              3126  RISE       1
I__10588/O                                       Sp12to4                      596              3722  RISE       1
I__10589/I                                       Span4Mux_s1_v                  0              3722  RISE       1
I__10589/O                                       Span4Mux_s1_v                344              4066  RISE       1
I__10590/I                                       IoSpan4Mux                     0              4066  RISE       1
I__10590/O                                       IoSpan4Mux                   622              4689  RISE       1
I__10591/I                                       LocalMux                       0              4689  RISE       1
I__10591/O                                       LocalMux                    1099              5788  RISE       1
I__10592/I                                       IoInMux                        0              5788  RISE       1
I__10592/O                                       IoInMux                      662              6450  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6450  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              8039  RISE     160
I__13026/I                                       gio2CtrlBuf                    0              8039  RISE       1
I__13026/O                                       gio2CtrlBuf                    0              8039  RISE       1
I__13027/I                                       GlobalMux                      0              8039  RISE       1
I__13027/O                                       GlobalMux                    252              8291  RISE       1
I__13097/I                                       ClkMux                         0              8291  RISE       1
I__13097/O                                       ClkMux                       887              9178  RISE       1
u_app.out_data_q_0_LC_15_17_1/clk                LogicCell40_SEQ_MODE_1000      0              9178  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.out_data_q_0_LC_15_17_1/lcout           LogicCell40_SEQ_MODE_1000   1391             10569  59384  RISE      19
I__10087/I                                    Odrv12                         0             10569  59384  RISE       1
I__10087/O                                    Odrv12                      1073             11642  59384  RISE       1
I__10089/I                                    LocalMux                       0             11642  59384  RISE       1
I__10089/O                                    LocalMux                    1099             12741  59384  RISE       1
I__10093/I                                    InMux                          0             12741  59384  RISE       1
I__10093/O                                    InMux                        662             13403  59384  RISE       1
u_app.out_data_q_RNIV0MG_6_LC_12_17_7/in3     LogicCell40_SEQ_MODE_0000      0             13403  59384  RISE       1
u_app.out_data_q_RNIV0MG_6_LC_12_17_7/lcout   LogicCell40_SEQ_MODE_0000    861             14264  59384  RISE       1
I__6798/I                                     LocalMux                       0             14264  59384  RISE       1
I__6798/O                                     LocalMux                    1099             15364  59384  RISE       1
I__6799/I                                     InMux                          0             15364  59384  RISE       1
I__6799/O                                     InMux                        662             16026  59384  RISE       1
u_app.out_data_q_RNISVB11_7_LC_12_17_6/in3    LogicCell40_SEQ_MODE_0000      0             16026  59384  RISE       1
u_app.out_data_q_RNISVB11_7_LC_12_17_6/lcout  LogicCell40_SEQ_MODE_0000    861             16887  59384  RISE       2
I__6800/I                                     Odrv4                          0             16887  59384  RISE       1
I__6800/O                                     Odrv4                        596             17483  59384  RISE       1
I__6801/I                                     Span4Mux_h                     0             17483  59384  RISE       1
I__6801/O                                     Span4Mux_h                   517             17999  59384  RISE       1
I__6803/I                                     LocalMux                       0             17999  59384  RISE       1
I__6803/O                                     LocalMux                    1099             19099  59384  RISE       1
I__6805/I                                     InMux                          0             19099  59384  RISE       1
I__6805/O                                     InMux                        662             19761  59384  RISE       1
u_app.out_valid_q_RNIH9943_LC_8_15_5/in0      LogicCell40_SEQ_MODE_0000      0             19761  59384  RISE       1
u_app.out_valid_q_RNIH9943_LC_8_15_5/lcout    LogicCell40_SEQ_MODE_0000   1245             21006  59384  RISE       7
I__2745/I                                     LocalMux                       0             21006  59384  RISE       1
I__2745/O                                     LocalMux                    1099             22105  59384  RISE       1
I__2747/I                                     InMux                          0             22105  59384  RISE       1
I__2747/O                                     InMux                        662             22767  59384  RISE       1
u_app.state_q_RNICMTS4_1_LC_8_15_4/in3        LogicCell40_SEQ_MODE_0000      0             22767  59384  RISE       1
u_app.state_q_RNICMTS4_1_LC_8_15_4/lcout      LogicCell40_SEQ_MODE_0000    861             23628  59384  RISE       3
I__2755/I                                     LocalMux                       0             23628  59384  RISE       1
I__2755/O                                     LocalMux                    1099             24728  59384  RISE       1
I__2758/I                                     InMux                          0             24728  59384  RISE       1
I__2758/O                                     InMux                        662             25390  59384  RISE       1
I__2761/I                                     CascadeMux                     0             25390  59384  RISE       1
I__2761/O                                     CascadeMux                     0             25390  59384  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_8_14_0/in2        LogicCell40_SEQ_MODE_0000      0             25390  59384  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_8_14_0/carryout   LogicCell40_SEQ_MODE_0000    609             25999  59384  RISE       2
u_app.mem_addr_q_RNO_1_1_LC_8_14_1/carryin    LogicCell40_SEQ_MODE_0000      0             25999  59384  RISE       1
u_app.mem_addr_q_RNO_1_1_LC_8_14_1/carryout   LogicCell40_SEQ_MODE_0000    278             26277  59384  RISE       2
u_app.mem_addr_q_RNO_1_2_LC_8_14_2/carryin    LogicCell40_SEQ_MODE_0000      0             26277  59384  RISE       1
u_app.mem_addr_q_RNO_1_2_LC_8_14_2/carryout   LogicCell40_SEQ_MODE_0000    278             26555  59384  RISE       2
u_app.mem_addr_q_RNO_1_3_LC_8_14_3/carryin    LogicCell40_SEQ_MODE_0000      0             26555  59384  RISE       1
u_app.mem_addr_q_RNO_1_3_LC_8_14_3/carryout   LogicCell40_SEQ_MODE_0000    278             26833  59384  RISE       2
u_app.mem_addr_q_RNO_1_4_LC_8_14_4/carryin    LogicCell40_SEQ_MODE_0000      0             26833  59384  RISE       1
u_app.mem_addr_q_RNO_1_4_LC_8_14_4/carryout   LogicCell40_SEQ_MODE_0000    278             27112  59384  RISE       2
u_app.mem_addr_q_RNO_1_5_LC_8_14_5/carryin    LogicCell40_SEQ_MODE_0000      0             27112  59384  RISE       1
u_app.mem_addr_q_RNO_1_5_LC_8_14_5/carryout   LogicCell40_SEQ_MODE_0000    278             27390  59384  RISE       2
u_app.mem_addr_q_RNO_1_6_LC_8_14_6/carryin    LogicCell40_SEQ_MODE_0000      0             27390  59384  RISE       1
u_app.mem_addr_q_RNO_1_6_LC_8_14_6/carryout   LogicCell40_SEQ_MODE_0000    278             27668  59384  RISE       2
u_app.mem_addr_q_RNO_1_7_LC_8_14_7/carryin    LogicCell40_SEQ_MODE_0000      0             27668  59384  RISE       1
u_app.mem_addr_q_RNO_1_7_LC_8_14_7/carryout   LogicCell40_SEQ_MODE_0000    278             27946  59384  RISE       1
IN_MUX_bfv_8_15_0_/carryinitin                ICE_CARRY_IN_MUX               0             27946  59384  RISE       1
IN_MUX_bfv_8_15_0_/carryinitout               ICE_CARRY_IN_MUX             556             28502  59384  RISE       2
u_app.mem_addr_q_RNO_1_8_LC_8_15_0/carryin    LogicCell40_SEQ_MODE_0000      0             28502  59384  RISE       1
u_app.mem_addr_q_RNO_1_8_LC_8_15_0/carryout   LogicCell40_SEQ_MODE_0000    278             28780  59384  RISE       1
I__2635/I                                     InMux                          0             28780  59384  RISE       1
I__2635/O                                     InMux                        662             29443  59384  RISE       1
u_app.mem_addr_q_RNO_1_9_LC_8_15_1/in3        LogicCell40_SEQ_MODE_0000      0             29443  59384  RISE       1
u_app.mem_addr_q_RNO_1_9_LC_8_15_1/lcout      LogicCell40_SEQ_MODE_0000    861             30304  59384  RISE       1
I__3551/I                                     LocalMux                       0             30304  59384  RISE       1
I__3551/O                                     LocalMux                    1099             31403  59384  RISE       1
I__3552/I                                     InMux                          0             31403  59384  RISE       1
I__3552/O                                     InMux                        662             32065  59384  RISE       1
u_app.mem_addr_q_9_LC_9_15_4/in1              LogicCell40_SEQ_MODE_1000      0             32065  59384  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_15_24_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__10584/I                                       Odrv12                         0                 0  RISE       1
I__10584/O                                       Odrv12                      1073              1073  RISE       1
I__10586/I                                       Span12Mux_h                    0              1073  RISE       1
I__10586/O                                       Span12Mux_h                 1073              2146  RISE       1
I__10587/I                                       Span12Mux_v                    0              2146  RISE       1
I__10587/O                                       Span12Mux_v                  980              3126  RISE       1
I__10588/I                                       Sp12to4                        0              3126  RISE       1
I__10588/O                                       Sp12to4                      596              3722  RISE       1
I__10589/I                                       Span4Mux_s1_v                  0              3722  RISE       1
I__10589/O                                       Span4Mux_s1_v                344              4066  RISE       1
I__10590/I                                       IoSpan4Mux                     0              4066  RISE       1
I__10590/O                                       IoSpan4Mux                   622              4689  RISE       1
I__10591/I                                       LocalMux                       0              4689  RISE       1
I__10591/O                                       LocalMux                    1099              5788  RISE       1
I__10592/I                                       IoInMux                        0              5788  RISE       1
I__10592/O                                       IoInMux                      662              6450  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6450  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              8039  RISE     160
I__13026/I                                       gio2CtrlBuf                    0              8039  RISE       1
I__13026/O                                       gio2CtrlBuf                    0              8039  RISE       1
I__13027/I                                       GlobalMux                      0              8039  RISE       1
I__13027/O                                       GlobalMux                    252              8291  RISE       1
I__13049/I                                       ClkMux                         0              8291  RISE       1
I__13049/O                                       ClkMux                       887              9178  RISE       1
u_app.mem_addr_q_9_LC_9_15_4/clk                 LogicCell40_SEQ_MODE_1000      0              9178  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 60.40 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_14_17_0/lcout
Path End         : u_usb_cdc.u_sie.crc16_q_1_LC_12_4_6/ce
Capture Clock    : u_usb_cdc.u_sie.crc16_q_1_LC_12_4_6/clk
Setup Constraint : 20830p
Path slack       : 4274p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21969

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         15165
---------------------------------------   ----- 
End-of-path arrival time (ps)             17695
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                              ICE_GB                         0                 0  RISE     379
I__15568/I                                           gio2CtrlBuf                    0                 0  RISE       1
I__15568/O                                           gio2CtrlBuf                    0                 0  RISE       1
I__15569/I                                           GlobalMux                      0                 0  RISE       1
I__15569/O                                           GlobalMux                    252               252  RISE       1
I__15595/I                                           ClkMux                         0               252  RISE       1
I__15595/O                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_14_17_0/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1

Data path
pin name                                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_14_17_0/lcout                          LogicCell40_SEQ_MODE_1010   1391              2530   4274  RISE       2
I__8443/I                                                                      LocalMux                       0              2530   4274  RISE       1
I__8443/O                                                                      LocalMux                    1099              3629   4274  RISE       1
I__8444/I                                                                      InMux                          0              3629   4274  RISE       1
I__8444/O                                                                      InMux                        662              4291   4274  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIF0ND_1_LC_14_17_1/in1                    LogicCell40_SEQ_MODE_0000      0              4291   4274  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIF0ND_1_LC_14_17_1/lcout                  LogicCell40_SEQ_MODE_0000   1179              5470   4274  RISE      11
I__9477/I                                                                      LocalMux                       0              5470   4274  RISE       1
I__9477/O                                                                      LocalMux                    1099              6569   4274  RISE       1
I__9481/I                                                                      InMux                          0              6569   4274  RISE       1
I__9481/O                                                                      InMux                        662              7232   4274  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIRJME_2_LC_14_16_5/in3               LogicCell40_SEQ_MODE_0000      0              7232   4274  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIRJME_2_LC_14_16_5/lcout             LogicCell40_SEQ_MODE_0000    861              8092   4274  RISE      12
I__11114/I                                                                     Odrv12                         0              8092   4274  RISE       1
I__11114/O                                                                     Odrv12                      1073              9165   4274  RISE       1
I__11117/I                                                                     Span12Mux_v                    0              9165   4274  RISE       1
I__11117/O                                                                     Span12Mux_v                  980             10145   4274  RISE       1
I__11121/I                                                                     Span12Mux_s3_v                 0             10145   4274  RISE       1
I__11121/O                                                                     Span12Mux_s3_v               305             10450   4274  RISE       1
I__11127/I                                                                     LocalMux                       0             10450   4274  RISE       1
I__11127/O                                                                     LocalMux                    1099             11549   4274  RISE       1
I__11134/I                                                                     InMux                          0             11549   4274  RISE       1
I__11134/O                                                                     InMux                        662             12211   4274  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIDH9H3_2_LC_13_1_6/in1               LogicCell40_SEQ_MODE_0000      0             12211   4274  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIDH9H3_2_LC_13_1_6/lcout             LogicCell40_SEQ_MODE_0000   1179             13390   4274  RISE       1
I__6961/I                                                                      LocalMux                       0             13390   4274  RISE       1
I__6961/O                                                                      LocalMux                    1099             14490   4274  RISE       1
I__6962/I                                                                      IoInMux                        0             14490   4274  RISE       1
I__6962/O                                                                      IoInMux                      662             15152   4274  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIDH9H3_1_2/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             15152   4274  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIDH9H3_1_2/GLOBALBUFFEROUTPUT        ICE_GB                      1589             16741   4274  RISE      56
I__12882/I                                                                     gio2CtrlBuf                    0             16741   4274  RISE       1
I__12882/O                                                                     gio2CtrlBuf                    0             16741   4274  RISE       1
I__12883/I                                                                     GlobalMux                      0             16741   4274  RISE       1
I__12883/O                                                                     GlobalMux                    252             16993   4274  RISE       1
I__12884/I                                                                     CEMux                          0             16993   4274  RISE       1
I__12884/O                                                                     CEMux                        702             17695   4274  RISE       1
u_usb_cdc.u_sie.crc16_q_1_LC_12_4_6/ce                                         LogicCell40_SEQ_MODE_1010      0             17695   4274  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                  ICE_GB                         0                 0  RISE     379
I__15568/I                               gio2CtrlBuf                    0                 0  RISE       1
I__15568/O                               gio2CtrlBuf                    0                 0  RISE       1
I__15569/I                               GlobalMux                      0                 0  RISE       1
I__15569/O                               GlobalMux                    252               252  RISE       1
I__15680/I                               ClkMux                         0               252  RISE       1
I__15680/O                               ClkMux                       887              1139  RISE       1
u_usb_cdc.u_sie.crc16_q_1_LC_12_4_6/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_14_17_0/lcout
Path End         : u_usb_cdc.u_sie.crc16_q_1_LC_12_4_6/ce
Capture Clock    : u_usb_cdc.u_sie.crc16_q_1_LC_12_4_6/clk
Setup Constraint : 20830p
Path slack       : 4274p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21969

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         15165
---------------------------------------   ----- 
End-of-path arrival time (ps)             17695
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                              ICE_GB                         0                 0  RISE     379
I__15568/I                                           gio2CtrlBuf                    0                 0  RISE       1
I__15568/O                                           gio2CtrlBuf                    0                 0  RISE       1
I__15569/I                                           GlobalMux                      0                 0  RISE       1
I__15569/O                                           GlobalMux                    252               252  RISE       1
I__15595/I                                           ClkMux                         0               252  RISE       1
I__15595/O                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_14_17_0/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1

Data path
pin name                                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_14_17_0/lcout                          LogicCell40_SEQ_MODE_1010   1391              2530   4274  RISE       2
I__8443/I                                                                      LocalMux                       0              2530   4274  RISE       1
I__8443/O                                                                      LocalMux                    1099              3629   4274  RISE       1
I__8444/I                                                                      InMux                          0              3629   4274  RISE       1
I__8444/O                                                                      InMux                        662              4291   4274  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIF0ND_1_LC_14_17_1/in1                    LogicCell40_SEQ_MODE_0000      0              4291   4274  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIF0ND_1_LC_14_17_1/lcout                  LogicCell40_SEQ_MODE_0000   1179              5470   4274  RISE      11
I__9477/I                                                                      LocalMux                       0              5470   4274  RISE       1
I__9477/O                                                                      LocalMux                    1099              6569   4274  RISE       1
I__9481/I                                                                      InMux                          0              6569   4274  RISE       1
I__9481/O                                                                      InMux                        662              7232   4274  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIRJME_2_LC_14_16_5/in3               LogicCell40_SEQ_MODE_0000      0              7232   4274  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIRJME_2_LC_14_16_5/lcout             LogicCell40_SEQ_MODE_0000    861              8092   4274  RISE      12
I__11114/I                                                                     Odrv12                         0              8092   4274  RISE       1
I__11114/O                                                                     Odrv12                      1073              9165   4274  RISE       1
I__11117/I                                                                     Span12Mux_v                    0              9165   4274  RISE       1
I__11117/O                                                                     Span12Mux_v                  980             10145   4274  RISE       1
I__11121/I                                                                     Span12Mux_s3_v                 0             10145   4274  RISE       1
I__11121/O                                                                     Span12Mux_s3_v               305             10450   4274  RISE       1
I__11127/I                                                                     LocalMux                       0             10450   4274  RISE       1
I__11127/O                                                                     LocalMux                    1099             11549   4274  RISE       1
I__11134/I                                                                     InMux                          0             11549   4274  RISE       1
I__11134/O                                                                     InMux                        662             12211   4274  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIDH9H3_2_LC_13_1_6/in1               LogicCell40_SEQ_MODE_0000      0             12211   4274  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIDH9H3_2_LC_13_1_6/lcout             LogicCell40_SEQ_MODE_0000   1179             13390   4274  RISE       1
I__6961/I                                                                      LocalMux                       0             13390   4274  RISE       1
I__6961/O                                                                      LocalMux                    1099             14490   4274  RISE       1
I__6962/I                                                                      IoInMux                        0             14490   4274  RISE       1
I__6962/O                                                                      IoInMux                      662             15152   4274  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIDH9H3_1_2/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             15152   4274  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIDH9H3_1_2/GLOBALBUFFEROUTPUT        ICE_GB                      1589             16741   4274  RISE      56
I__12882/I                                                                     gio2CtrlBuf                    0             16741   4274  RISE       1
I__12882/O                                                                     gio2CtrlBuf                    0             16741   4274  RISE       1
I__12883/I                                                                     GlobalMux                      0             16741   4274  RISE       1
I__12883/O                                                                     GlobalMux                    252             16993   4274  RISE       1
I__12884/I                                                                     CEMux                          0             16993   4274  RISE       1
I__12884/O                                                                     CEMux                        702             17695   4274  RISE       1
u_usb_cdc.u_sie.crc16_q_1_LC_12_4_6/ce                                         LogicCell40_SEQ_MODE_1010      0             17695   4274  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                  ICE_GB                         0                 0  RISE     379
I__15568/I                               gio2CtrlBuf                    0                 0  RISE       1
I__15568/O                               gio2CtrlBuf                    0                 0  RISE       1
I__15569/I                               GlobalMux                      0                 0  RISE       1
I__15569/O                               GlobalMux                    252               252  RISE       1
I__15680/I                               ClkMux                         0               252  RISE       1
I__15680/O                               ClkMux                       887              1139  RISE       1
u_usb_cdc.u_sie.crc16_q_1_LC_12_4_6/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_app:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_ready_q_LC_8_11_1/lcout
Path End         : u_app.byte_cnt_q_20_LC_11_23_2/ce
Capture Clock    : u_app.byte_cnt_q_20_LC_11_23_2/clk
Setup Constraint : 20840p
Path slack       : 10337p

Capture Clock Arrival Time (clk_app:R#2)   20840
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  9178
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             30018

Launch Clock Arrival Time (clk_usb:R#4)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         17151
---------------------------------------   ----- 
End-of-path arrival time (ps)             19681
 
Launch Clock Path
pin name                                                                     model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                                                      ICE_GB                         0                 0  RISE     379
I__15568/I                                                                   gio2CtrlBuf                    0                 0  RISE       1
I__15568/O                                                                   gio2CtrlBuf                    0                 0  RISE       1
I__15569/I                                                                   GlobalMux                      0                 0  RISE       1
I__15569/O                                                                   GlobalMux                    252               252  RISE       1
I__15667/I                                                                   ClkMux                         0               252  RISE       1
I__15667/O                                                                   ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_ready_q_LC_8_11_1/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1

Data path
pin name                                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_ready_q_LC_8_11_1/lcout  LogicCell40_SEQ_MODE_1010   1391              2530  10337  RISE       5
I__6205/I                                                                      Odrv12                         0              2530  10337  RISE       1
I__6205/O                                                                      Odrv12                      1073              3603  10337  RISE       1
I__6208/I                                                                      Sp12to4                        0              3603  10337  RISE       1
I__6208/O                                                                      Sp12to4                      596              4199  10337  RISE       1
I__6211/I                                                                      LocalMux                       0              4199  10337  RISE       1
I__6211/O                                                                      LocalMux                    1099              5298  10337  RISE       1
I__6213/I                                                                      InMux                          0              5298  10337  RISE       1
I__6213/O                                                                      InMux                        662              5960  10337  RISE       1
u_app.wait_cnt_q_RNIRIE22_0_LC_7_15_6/in3                                      LogicCell40_SEQ_MODE_0000      0              5960  10337  RISE       1
u_app.wait_cnt_q_RNIRIE22_0_LC_7_15_6/ltout                                    LogicCell40_SEQ_MODE_0000    609              6569  10337  FALL       1
I__2333/I                                                                      CascadeMux                     0              6569  10337  FALL       1
I__2333/O                                                                      CascadeMux                     0              6569  10337  FALL       1
u_app.state_q_RNITNPF2_6_LC_7_15_7/in2                                         LogicCell40_SEQ_MODE_0000      0              6569  10337  FALL       1
u_app.state_q_RNITNPF2_6_LC_7_15_7/lcout                                       LogicCell40_SEQ_MODE_0000   1179              7748  10337  RISE       3
I__4426/I                                                                      Odrv12                         0              7748  10337  RISE       1
I__4426/O                                                                      Odrv12                      1073              8821  10337  RISE       1
I__4428/I                                                                      LocalMux                       0              8821  10337  RISE       1
I__4428/O                                                                      LocalMux                    1099              9920  10337  RISE       1
I__4430/I                                                                      InMux                          0              9920  10337  RISE       1
I__4430/O                                                                      InMux                        662             10582  10337  RISE       1
u_app.state_q_RNIUGUG5_7_LC_10_15_7/in3                                        LogicCell40_SEQ_MODE_0000      0             10582  10337  RISE       1
u_app.state_q_RNIUGUG5_7_LC_10_15_7/lcout                                      LogicCell40_SEQ_MODE_0000    861             11443  10337  RISE       1
I__5877/I                                                                      Odrv4                          0             11443  10337  RISE       1
I__5877/O                                                                      Odrv4                        596             12039  10337  RISE       1
I__5878/I                                                                      Span4Mux_v                     0             12039  10337  RISE       1
I__5878/O                                                                      Span4Mux_v                   596             12635  10337  RISE       1
I__5879/I                                                                      LocalMux                       0             12635  10337  RISE       1
I__5879/O                                                                      LocalMux                    1099             13735  10337  RISE       1
I__5880/I                                                                      InMux                          0             13735  10337  RISE       1
I__5880/O                                                                      InMux                        662             14397  10337  RISE       1
u_app.mem_valid_q_e_0_RNICQC48_LC_11_21_0/in1                                  LogicCell40_SEQ_MODE_0000      0             14397  10337  RISE       1
u_app.mem_valid_q_e_0_RNICQC48_LC_11_21_0/lcout                                LogicCell40_SEQ_MODE_0000   1179             15576  10337  RISE      24
I__10610/I                                                                     Odrv4                          0             15576  10337  RISE       1
I__10610/O                                                                     Odrv4                        596             16172  10337  RISE       1
I__10615/I                                                                     Span4Mux_h                     0             16172  10337  RISE       1
I__10615/O                                                                     Span4Mux_h                   517             16688  10337  RISE       1
I__10622/I                                                                     Span4Mux_v                     0             16688  10337  RISE       1
I__10622/O                                                                     Span4Mux_v                   596             17284  10337  RISE       1
I__10633/I                                                                     Span4Mux_v                     0             17284  10337  RISE       1
I__10633/O                                                                     Span4Mux_v                   596             17880  10337  RISE       1
I__10643/I                                                                     LocalMux                       0             17880  10337  RISE       1
I__10643/O                                                                     LocalMux                    1099             18979  10337  RISE       1
I__10648/I                                                                     CEMux                          0             18979  10337  RISE       1
I__10648/O                                                                     CEMux                        702             19681  10337  RISE       1
u_app.byte_cnt_q_20_LC_11_23_2/ce                                              LogicCell40_SEQ_MODE_1000      0             19681  10337  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_15_24_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__10584/I                                       Odrv12                         0                 0  RISE       1
I__10584/O                                       Odrv12                      1073              1073  RISE       1
I__10586/I                                       Span12Mux_h                    0              1073  RISE       1
I__10586/O                                       Span12Mux_h                 1073              2146  RISE       1
I__10587/I                                       Span12Mux_v                    0              2146  RISE       1
I__10587/O                                       Span12Mux_v                  980              3126  RISE       1
I__10588/I                                       Sp12to4                        0              3126  RISE       1
I__10588/O                                       Sp12to4                      596              3722  RISE       1
I__10589/I                                       Span4Mux_s1_v                  0              3722  RISE       1
I__10589/O                                       Span4Mux_s1_v                344              4066  RISE       1
I__10590/I                                       IoSpan4Mux                     0              4066  RISE       1
I__10590/O                                       IoSpan4Mux                   622              4689  RISE       1
I__10591/I                                       LocalMux                       0              4689  RISE       1
I__10591/O                                       LocalMux                    1099              5788  RISE       1
I__10592/I                                       IoInMux                        0              5788  RISE       1
I__10592/O                                       IoInMux                      662              6450  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6450  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              8039  RISE     160
I__13026/I                                       gio2CtrlBuf                    0              8039  RISE       1
I__13026/O                                       gio2CtrlBuf                    0              8039  RISE       1
I__13027/I                                       GlobalMux                      0              8039  RISE       1
I__13027/O                                       GlobalMux                    252              8291  RISE       1
I__13103/I                                       ClkMux                         0              8291  RISE       1
I__13103/O                                       ClkMux                       887              9178  RISE       1
u_app.byte_cnt_q_20_LC_11_23_2/clk               LogicCell40_SEQ_MODE_1000      0              9178  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_usb:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_out_fifo.u_gtex4_async_data_out_consumed_q_LC_13_20_0/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_out_fifo.u_gtex4_async_data_out_first_q_0_LC_18_15_4/in3
Capture Clock    : u_usb_cdc.u_bulk_endp.u_out_fifo.u_gtex4_async_data_out_first_q_0_LC_18_15_4/clk
Setup Constraint : 20830p
Path slack       : 1639p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  9178
+ Clock To Q                               1391
+ Data Path Delay                          9033
---------------------------------------   ----- 
End-of-path arrival time (ps)             19602
 
Launch Clock Path
pin name                                                                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_15_24_1/lcout                                       LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__10584/I                                                                         Odrv12                         0                 0  RISE       1
I__10584/O                                                                         Odrv12                      1073              1073  RISE       1
I__10586/I                                                                         Span12Mux_h                    0              1073  RISE       1
I__10586/O                                                                         Span12Mux_h                 1073              2146  RISE       1
I__10587/I                                                                         Span12Mux_v                    0              2146  RISE       1
I__10587/O                                                                         Span12Mux_v                  980              3126  RISE       1
I__10588/I                                                                         Sp12to4                        0              3126  RISE       1
I__10588/O                                                                         Sp12to4                      596              3722  RISE       1
I__10589/I                                                                         Span4Mux_s1_v                  0              3722  RISE       1
I__10589/O                                                                         Span4Mux_s1_v                344              4066  RISE       1
I__10590/I                                                                         IoSpan4Mux                     0              4066  RISE       1
I__10590/O                                                                         IoSpan4Mux                   622              4689  RISE       1
I__10591/I                                                                         LocalMux                       0              4689  RISE       1
I__10591/O                                                                         LocalMux                    1099              5788  RISE       1
I__10592/I                                                                         IoInMux                        0              5788  RISE       1
I__10592/O                                                                         IoInMux                      662              6450  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER                                    ICE_GB                         0              6450  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT                                          ICE_GB                      1589              8039  RISE     160
I__13026/I                                                                         gio2CtrlBuf                    0              8039  RISE       1
I__13026/O                                                                         gio2CtrlBuf                    0              8039  RISE       1
I__13027/I                                                                         GlobalMux                      0              8039  RISE       1
I__13027/O                                                                         GlobalMux                    252              8291  RISE       1
I__13100/I                                                                         ClkMux                         0              8291  RISE       1
I__13100/O                                                                         ClkMux                       887              9178  RISE       1
u_usb_cdc.u_bulk_endp.u_out_fifo.u_gtex4_async_data_out_consumed_q_LC_13_20_0/clk  LogicCell40_SEQ_MODE_1010      0              9178  RISE       1

Data path
pin name                                                                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_out_fifo.u_gtex4_async_data_out_consumed_q_LC_13_20_0/lcout           LogicCell40_SEQ_MODE_1010   1391             10569   1639  RISE       3
I__13708/I                                                                                    Odrv4                          0             10569   1639  RISE       1
I__13708/O                                                                                    Odrv4                        596             11165   1639  RISE       1
I__13709/I                                                                                    Span4Mux_h                     0             11165   1639  RISE       1
I__13709/O                                                                                    Span4Mux_h                   517             11682   1639  RISE       1
I__13710/I                                                                                    Span4Mux_v                     0             11682   1639  RISE       1
I__13710/O                                                                                    Span4Mux_v                   596             12278   1639  RISE       1
I__13711/I                                                                                    LocalMux                       0             12278   1639  RISE       1
I__13711/O                                                                                    LocalMux                    1099             13377   1639  RISE       1
I__13713/I                                                                                    InMux                          0             13377   1639  RISE       1
I__13713/O                                                                                    InMux                        662             14039   1639  RISE       1
u_usb_cdc.u_bulk_endp.u_out_fifo.u_gtex4_async_data_out_consumed_q_RNI2QEQ3_LC_18_15_0/in1    LogicCell40_SEQ_MODE_0000      0             14039   1639  RISE       1
u_usb_cdc.u_bulk_endp.u_out_fifo.u_gtex4_async_data_out_consumed_q_RNI2QEQ3_LC_18_15_0/lcout  LogicCell40_SEQ_MODE_0000   1179             15218   1639  RISE       5
I__13741/I                                                                                    LocalMux                       0             15218   1639  RISE       1
I__13741/O                                                                                    LocalMux                    1099             16317   1639  RISE       1
I__13744/I                                                                                    InMux                          0             16317   1639  RISE       1
I__13744/O                                                                                    InMux                        662             16979   1639  RISE       1
u_usb_cdc.u_bulk_endp.u_out_fifo.u_gtex4_async_data_out_first_q_RNO_0_0_LC_17_15_0/in3        LogicCell40_SEQ_MODE_0000      0             16979   1639  RISE       1
u_usb_cdc.u_bulk_endp.u_out_fifo.u_gtex4_async_data_out_first_q_RNO_0_0_LC_17_15_0/lcout      LogicCell40_SEQ_MODE_0000    861             17840   1639  RISE       1
I__13734/I                                                                                    LocalMux                       0             17840   1639  RISE       1
I__13734/O                                                                                    LocalMux                    1099             18940   1639  RISE       1
I__13735/I                                                                                    InMux                          0             18940   1639  RISE       1
I__13735/O                                                                                    InMux                        662             19602   1639  RISE       1
u_usb_cdc.u_bulk_endp.u_out_fifo.u_gtex4_async_data_out_first_q_0_LC_18_15_4/in3              LogicCell40_SEQ_MODE_1010      0             19602   1639  RISE       1

Capture Clock Path
pin name                                                                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                                                           ICE_GB                         0                 0  RISE     379
I__15568/I                                                                        gio2CtrlBuf                    0                 0  RISE       1
I__15568/O                                                                        gio2CtrlBuf                    0                 0  RISE       1
I__15569/I                                                                        GlobalMux                      0                 0  RISE       1
I__15569/O                                                                        GlobalMux                    252               252  RISE       1
I__15587/I                                                                        ClkMux                         0               252  RISE       1
I__15587/O                                                                        ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_out_fifo.u_gtex4_async_data_out_first_q_0_LC_18_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.out_data_q_0_LC_15_17_1/lcout
Path End         : u_app.mem_addr_q_9_LC_9_15_4/in1
Capture Clock    : u_app.mem_addr_q_9_LC_9_15_4/clk
Setup Constraint : 83330p
Path slack       : 59384p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  9178
- Setup Time                               -1060
----------------------------------------   ----- 
End-of-path required time (ps)             91449

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  9178
+ Clock To Q                               1391
+ Data Path Delay                         21496
---------------------------------------   ----- 
End-of-path arrival time (ps)             32065
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_15_24_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__10584/I                                       Odrv12                         0                 0  RISE       1
I__10584/O                                       Odrv12                      1073              1073  RISE       1
I__10586/I                                       Span12Mux_h                    0              1073  RISE       1
I__10586/O                                       Span12Mux_h                 1073              2146  RISE       1
I__10587/I                                       Span12Mux_v                    0              2146  RISE       1
I__10587/O                                       Span12Mux_v                  980              3126  RISE       1
I__10588/I                                       Sp12to4                        0              3126  RISE       1
I__10588/O                                       Sp12to4                      596              3722  RISE       1
I__10589/I                                       Span4Mux_s1_v                  0              3722  RISE       1
I__10589/O                                       Span4Mux_s1_v                344              4066  RISE       1
I__10590/I                                       IoSpan4Mux                     0              4066  RISE       1
I__10590/O                                       IoSpan4Mux                   622              4689  RISE       1
I__10591/I                                       LocalMux                       0              4689  RISE       1
I__10591/O                                       LocalMux                    1099              5788  RISE       1
I__10592/I                                       IoInMux                        0              5788  RISE       1
I__10592/O                                       IoInMux                      662              6450  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6450  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              8039  RISE     160
I__13026/I                                       gio2CtrlBuf                    0              8039  RISE       1
I__13026/O                                       gio2CtrlBuf                    0              8039  RISE       1
I__13027/I                                       GlobalMux                      0              8039  RISE       1
I__13027/O                                       GlobalMux                    252              8291  RISE       1
I__13097/I                                       ClkMux                         0              8291  RISE       1
I__13097/O                                       ClkMux                       887              9178  RISE       1
u_app.out_data_q_0_LC_15_17_1/clk                LogicCell40_SEQ_MODE_1000      0              9178  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.out_data_q_0_LC_15_17_1/lcout           LogicCell40_SEQ_MODE_1000   1391             10569  59384  RISE      19
I__10087/I                                    Odrv12                         0             10569  59384  RISE       1
I__10087/O                                    Odrv12                      1073             11642  59384  RISE       1
I__10089/I                                    LocalMux                       0             11642  59384  RISE       1
I__10089/O                                    LocalMux                    1099             12741  59384  RISE       1
I__10093/I                                    InMux                          0             12741  59384  RISE       1
I__10093/O                                    InMux                        662             13403  59384  RISE       1
u_app.out_data_q_RNIV0MG_6_LC_12_17_7/in3     LogicCell40_SEQ_MODE_0000      0             13403  59384  RISE       1
u_app.out_data_q_RNIV0MG_6_LC_12_17_7/lcout   LogicCell40_SEQ_MODE_0000    861             14264  59384  RISE       1
I__6798/I                                     LocalMux                       0             14264  59384  RISE       1
I__6798/O                                     LocalMux                    1099             15364  59384  RISE       1
I__6799/I                                     InMux                          0             15364  59384  RISE       1
I__6799/O                                     InMux                        662             16026  59384  RISE       1
u_app.out_data_q_RNISVB11_7_LC_12_17_6/in3    LogicCell40_SEQ_MODE_0000      0             16026  59384  RISE       1
u_app.out_data_q_RNISVB11_7_LC_12_17_6/lcout  LogicCell40_SEQ_MODE_0000    861             16887  59384  RISE       2
I__6800/I                                     Odrv4                          0             16887  59384  RISE       1
I__6800/O                                     Odrv4                        596             17483  59384  RISE       1
I__6801/I                                     Span4Mux_h                     0             17483  59384  RISE       1
I__6801/O                                     Span4Mux_h                   517             17999  59384  RISE       1
I__6803/I                                     LocalMux                       0             17999  59384  RISE       1
I__6803/O                                     LocalMux                    1099             19099  59384  RISE       1
I__6805/I                                     InMux                          0             19099  59384  RISE       1
I__6805/O                                     InMux                        662             19761  59384  RISE       1
u_app.out_valid_q_RNIH9943_LC_8_15_5/in0      LogicCell40_SEQ_MODE_0000      0             19761  59384  RISE       1
u_app.out_valid_q_RNIH9943_LC_8_15_5/lcout    LogicCell40_SEQ_MODE_0000   1245             21006  59384  RISE       7
I__2745/I                                     LocalMux                       0             21006  59384  RISE       1
I__2745/O                                     LocalMux                    1099             22105  59384  RISE       1
I__2747/I                                     InMux                          0             22105  59384  RISE       1
I__2747/O                                     InMux                        662             22767  59384  RISE       1
u_app.state_q_RNICMTS4_1_LC_8_15_4/in3        LogicCell40_SEQ_MODE_0000      0             22767  59384  RISE       1
u_app.state_q_RNICMTS4_1_LC_8_15_4/lcout      LogicCell40_SEQ_MODE_0000    861             23628  59384  RISE       3
I__2755/I                                     LocalMux                       0             23628  59384  RISE       1
I__2755/O                                     LocalMux                    1099             24728  59384  RISE       1
I__2758/I                                     InMux                          0             24728  59384  RISE       1
I__2758/O                                     InMux                        662             25390  59384  RISE       1
I__2761/I                                     CascadeMux                     0             25390  59384  RISE       1
I__2761/O                                     CascadeMux                     0             25390  59384  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_8_14_0/in2        LogicCell40_SEQ_MODE_0000      0             25390  59384  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_8_14_0/carryout   LogicCell40_SEQ_MODE_0000    609             25999  59384  RISE       2
u_app.mem_addr_q_RNO_1_1_LC_8_14_1/carryin    LogicCell40_SEQ_MODE_0000      0             25999  59384  RISE       1
u_app.mem_addr_q_RNO_1_1_LC_8_14_1/carryout   LogicCell40_SEQ_MODE_0000    278             26277  59384  RISE       2
u_app.mem_addr_q_RNO_1_2_LC_8_14_2/carryin    LogicCell40_SEQ_MODE_0000      0             26277  59384  RISE       1
u_app.mem_addr_q_RNO_1_2_LC_8_14_2/carryout   LogicCell40_SEQ_MODE_0000    278             26555  59384  RISE       2
u_app.mem_addr_q_RNO_1_3_LC_8_14_3/carryin    LogicCell40_SEQ_MODE_0000      0             26555  59384  RISE       1
u_app.mem_addr_q_RNO_1_3_LC_8_14_3/carryout   LogicCell40_SEQ_MODE_0000    278             26833  59384  RISE       2
u_app.mem_addr_q_RNO_1_4_LC_8_14_4/carryin    LogicCell40_SEQ_MODE_0000      0             26833  59384  RISE       1
u_app.mem_addr_q_RNO_1_4_LC_8_14_4/carryout   LogicCell40_SEQ_MODE_0000    278             27112  59384  RISE       2
u_app.mem_addr_q_RNO_1_5_LC_8_14_5/carryin    LogicCell40_SEQ_MODE_0000      0             27112  59384  RISE       1
u_app.mem_addr_q_RNO_1_5_LC_8_14_5/carryout   LogicCell40_SEQ_MODE_0000    278             27390  59384  RISE       2
u_app.mem_addr_q_RNO_1_6_LC_8_14_6/carryin    LogicCell40_SEQ_MODE_0000      0             27390  59384  RISE       1
u_app.mem_addr_q_RNO_1_6_LC_8_14_6/carryout   LogicCell40_SEQ_MODE_0000    278             27668  59384  RISE       2
u_app.mem_addr_q_RNO_1_7_LC_8_14_7/carryin    LogicCell40_SEQ_MODE_0000      0             27668  59384  RISE       1
u_app.mem_addr_q_RNO_1_7_LC_8_14_7/carryout   LogicCell40_SEQ_MODE_0000    278             27946  59384  RISE       1
IN_MUX_bfv_8_15_0_/carryinitin                ICE_CARRY_IN_MUX               0             27946  59384  RISE       1
IN_MUX_bfv_8_15_0_/carryinitout               ICE_CARRY_IN_MUX             556             28502  59384  RISE       2
u_app.mem_addr_q_RNO_1_8_LC_8_15_0/carryin    LogicCell40_SEQ_MODE_0000      0             28502  59384  RISE       1
u_app.mem_addr_q_RNO_1_8_LC_8_15_0/carryout   LogicCell40_SEQ_MODE_0000    278             28780  59384  RISE       1
I__2635/I                                     InMux                          0             28780  59384  RISE       1
I__2635/O                                     InMux                        662             29443  59384  RISE       1
u_app.mem_addr_q_RNO_1_9_LC_8_15_1/in3        LogicCell40_SEQ_MODE_0000      0             29443  59384  RISE       1
u_app.mem_addr_q_RNO_1_9_LC_8_15_1/lcout      LogicCell40_SEQ_MODE_0000    861             30304  59384  RISE       1
I__3551/I                                     LocalMux                       0             30304  59384  RISE       1
I__3551/O                                     LocalMux                    1099             31403  59384  RISE       1
I__3552/I                                     InMux                          0             31403  59384  RISE       1
I__3552/O                                     InMux                        662             32065  59384  RISE       1
u_app.mem_addr_q_9_LC_9_15_4/in1              LogicCell40_SEQ_MODE_1000      0             32065  59384  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_15_24_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__10584/I                                       Odrv12                         0                 0  RISE       1
I__10584/O                                       Odrv12                      1073              1073  RISE       1
I__10586/I                                       Span12Mux_h                    0              1073  RISE       1
I__10586/O                                       Span12Mux_h                 1073              2146  RISE       1
I__10587/I                                       Span12Mux_v                    0              2146  RISE       1
I__10587/O                                       Span12Mux_v                  980              3126  RISE       1
I__10588/I                                       Sp12to4                        0              3126  RISE       1
I__10588/O                                       Sp12to4                      596              3722  RISE       1
I__10589/I                                       Span4Mux_s1_v                  0              3722  RISE       1
I__10589/O                                       Span4Mux_s1_v                344              4066  RISE       1
I__10590/I                                       IoSpan4Mux                     0              4066  RISE       1
I__10590/O                                       IoSpan4Mux                   622              4689  RISE       1
I__10591/I                                       LocalMux                       0              4689  RISE       1
I__10591/O                                       LocalMux                    1099              5788  RISE       1
I__10592/I                                       IoInMux                        0              5788  RISE       1
I__10592/O                                       IoInMux                      662              6450  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6450  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              8039  RISE     160
I__13026/I                                       gio2CtrlBuf                    0              8039  RISE       1
I__13026/O                                       gio2CtrlBuf                    0              8039  RISE       1
I__13027/I                                       GlobalMux                      0              8039  RISE       1
I__13027/O                                       GlobalMux                    252              8291  RISE       1
I__13049/I                                       ClkMux                         0              8291  RISE       1
I__13049/O                                       ClkMux                       887              9178  RISE       1
u_app.mem_addr_q_9_LC_9_15_4/clk                 LogicCell40_SEQ_MODE_1000      0              9178  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : u_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 3463


Data Path Delay                3874
+ Setup Time                    728
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 3463

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       demo                       0      0                  RISE  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__10576/I                                      Odrv4                      0      1000               RISE  1       
I__10576/O                                      Odrv4                      596    1596               RISE  1       
I__10577/I                                      Span4Mux_h                 0      1596               RISE  1       
I__10577/O                                      Span4Mux_h                 517    2113               RISE  1       
I__10578/I                                      LocalMux                   0      2113               RISE  1       
I__10578/O                                      LocalMux                   1099   3212               RISE  1       
I__10579/I                                      InMux                      0      3212               RISE  1       
I__10579/O                                      InMux                      662    3874               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_15_28_5/in3  LogicCell40_SEQ_MODE_1000  0      3874               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                         ICE_GB                     0      0                  RISE  379     
I__15568/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15568/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15569/I                                      GlobalMux                  0      0                  RISE  1       
I__15569/O                                      GlobalMux                  252    252                RISE  1       
I__15570/I                                      ClkMux                     0      252                RISE  1       
I__15570/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_15_28_5/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.1.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : u_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 3980


Data Path Delay                4391
+ Setup Time                    728
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 3980

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       demo                       0      0                  RISE  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__6224/I                                       Odrv4                      0      1000               RISE  1       
I__6224/O                                       Odrv4                      596    1596               RISE  1       
I__6225/I                                       Span4Mux_h                 0      1596               RISE  1       
I__6225/O                                       Span4Mux_h                 517    2113               RISE  1       
I__6226/I                                       Span4Mux_h                 0      2113               RISE  1       
I__6226/O                                       Span4Mux_h                 517    2629               RISE  1       
I__6227/I                                       LocalMux                   0      2629               RISE  1       
I__6227/O                                       LocalMux                   1099   3728               RISE  1       
I__6228/I                                       InMux                      0      3728               RISE  1       
I__6228/O                                       InMux                      662    4391               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_11_28_1/in3  LogicCell40_SEQ_MODE_1000  0      4391               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                         ICE_GB                     0      0                  RISE  379     
I__15568/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15568/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15569/I                                      GlobalMux                  0      0                  RISE  1       
I__15569/O                                      GlobalMux                  252    252                RISE  1       
I__15573/I                                      ClkMux                     0      252                RISE  1       
I__15573/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_11_28_1/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : u_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 16569


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             14039
---------------------------- ------
Clock To Out Delay            16569

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                               ICE_GB                     0      0                  RISE  379     
I__15568/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__15568/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__15569/I                                            GlobalMux                  0      0                  RISE  1       
I__15569/O                                            GlobalMux                  252    252                RISE  1       
I__15636/I                                            ClkMux                     0      252                RISE  1       
I__15636/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_13_11_7/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_13_11_7/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  13      
I__10995/I                                                        LocalMux                   0      2530               RISE  1       
I__10995/O                                                        LocalMux                   1099   3629               RISE  1       
I__10999/I                                                        InMux                      0      3629               RISE  1       
I__10999/O                                                        InMux                      662    4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_LC_13_11_0/in1      LogicCell40_SEQ_MODE_0000  0      4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_LC_13_11_0/lcout    LogicCell40_SEQ_MODE_0000  1179   5470               RISE  4       
I__14995/I                                                        Odrv4                      0      5470               RISE  1       
I__14995/O                                                        Odrv4                      596    6066               RISE  1       
I__14996/I                                                        Span4Mux_v                 0      6066               RISE  1       
I__14996/O                                                        Span4Mux_v                 596    6662               RISE  1       
I__14997/I                                                        Span4Mux_v                 0      6662               RISE  1       
I__14997/O                                                        Span4Mux_v                 596    7258               RISE  1       
I__15000/I                                                        Span4Mux_v                 0      7258               RISE  1       
I__15000/O                                                        Span4Mux_v                 596    7854               RISE  1       
I__15004/I                                                        Span4Mux_h                 0      7854               RISE  1       
I__15004/O                                                        Span4Mux_h                 517    8371               RISE  1       
I__15005/I                                                        Span4Mux_v                 0      8371               RISE  1       
I__15005/O                                                        Span4Mux_v                 596    8967               RISE  1       
I__15006/I                                                        LocalMux                   0      8967               RISE  1       
I__15006/O                                                        LocalMux                   1099   10066              RISE  1       
I__15007/I                                                        InMux                      0      10066              RISE  1       
I__15007/O                                                        InMux                      662    10728              RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_18_29_0/in3    LogicCell40_SEQ_MODE_0000  0      10728              RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_18_29_0/lcout  LogicCell40_SEQ_MODE_0000  861    11589              RISE  2       
I__14990/I                                                        Odrv4                      0      11589              RISE  1       
I__14990/O                                                        Odrv4                      596    12185              RISE  1       
I__14991/I                                                        LocalMux                   0      12185              RISE  1       
I__14991/O                                                        LocalMux                   1099   13284              RISE  1       
I__14993/I                                                        IoInMux                    0      13284              RISE  1       
I__14993/O                                                        IoInMux                    662    13946              RISE  1       
u_usb_dn_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      13946              RISE  1       
u_usb_dn_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    14481              FALL  1       
u_usb_dn_iopad/OE                                                 IO_PAD                     0      14481              FALL  1       
u_usb_dn_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   16569              FALL  1       
usb_dn:out                                                        demo                       0      16569              FALL  1       

6.2.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : u_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 16569


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             14039
---------------------------- ------
Clock To Out Delay            16569

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                               ICE_GB                     0      0                  RISE  379     
I__15568/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__15568/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__15569/I                                            GlobalMux                  0      0                  RISE  1       
I__15569/O                                            GlobalMux                  252    252                RISE  1       
I__15636/I                                            ClkMux                     0      252                RISE  1       
I__15636/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_13_11_7/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_13_11_7/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  13      
I__10995/I                                                        LocalMux                   0      2530               RISE  1       
I__10995/O                                                        LocalMux                   1099   3629               RISE  1       
I__10999/I                                                        InMux                      0      3629               RISE  1       
I__10999/O                                                        InMux                      662    4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_LC_13_11_0/in1      LogicCell40_SEQ_MODE_0000  0      4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_LC_13_11_0/lcout    LogicCell40_SEQ_MODE_0000  1179   5470               RISE  4       
I__14995/I                                                        Odrv4                      0      5470               RISE  1       
I__14995/O                                                        Odrv4                      596    6066               RISE  1       
I__14996/I                                                        Span4Mux_v                 0      6066               RISE  1       
I__14996/O                                                        Span4Mux_v                 596    6662               RISE  1       
I__14997/I                                                        Span4Mux_v                 0      6662               RISE  1       
I__14997/O                                                        Span4Mux_v                 596    7258               RISE  1       
I__15000/I                                                        Span4Mux_v                 0      7258               RISE  1       
I__15000/O                                                        Span4Mux_v                 596    7854               RISE  1       
I__15004/I                                                        Span4Mux_h                 0      7854               RISE  1       
I__15004/O                                                        Span4Mux_h                 517    8371               RISE  1       
I__15005/I                                                        Span4Mux_v                 0      8371               RISE  1       
I__15005/O                                                        Span4Mux_v                 596    8967               RISE  1       
I__15006/I                                                        LocalMux                   0      8967               RISE  1       
I__15006/O                                                        LocalMux                   1099   10066              RISE  1       
I__15007/I                                                        InMux                      0      10066              RISE  1       
I__15007/O                                                        InMux                      662    10728              RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_18_29_0/in3    LogicCell40_SEQ_MODE_0000  0      10728              RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_18_29_0/lcout  LogicCell40_SEQ_MODE_0000  861    11589              RISE  2       
I__14990/I                                                        Odrv4                      0      11589              RISE  1       
I__14990/O                                                        Odrv4                      596    12185              RISE  1       
I__14992/I                                                        LocalMux                   0      12185              RISE  1       
I__14992/O                                                        LocalMux                   1099   13284              RISE  1       
I__14994/I                                                        IoInMux                    0      13284              RISE  1       
I__14994/O                                                        IoInMux                    662    13946              RISE  1       
u_usb_dp_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      13946              RISE  1       
u_usb_dp_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    14481              FALL  1       
u_usb_dp_iopad/OE                                                 IO_PAD                     0      14481              FALL  1       
u_usb_dp_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   16569              FALL  1       
usb_dp:out                                                        demo                       0      16569              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : u_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -2275


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -3414
---------------------------- ------
Hold Time                     -2275

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       demo                       0      0                  FALL  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__10576/I                                      Odrv4                      0      950                FALL  1       
I__10576/O                                      Odrv4                      649    1599               FALL  1       
I__10577/I                                      Span4Mux_h                 0      1599               FALL  1       
I__10577/O                                      Span4Mux_h                 543    2142               FALL  1       
I__10578/I                                      LocalMux                   0      2142               FALL  1       
I__10578/O                                      LocalMux                   768    2910               FALL  1       
I__10579/I                                      InMux                      0      2910               FALL  1       
I__10579/O                                      InMux                      503    3414               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_15_28_5/in3  LogicCell40_SEQ_MODE_1000  0      3414               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                         ICE_GB                     0      0                  RISE  379     
I__15568/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15568/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15569/I                                      GlobalMux                  0      0                  RISE  1       
I__15569/O                                      GlobalMux                  252    252                RISE  1       
I__15570/I                                      ClkMux                     0      252                RISE  1       
I__15570/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_15_28_5/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.4.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : u_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -2818


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -3957
---------------------------- ------
Hold Time                     -2818

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       demo                       0      0                  FALL  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__6224/I                                       Odrv4                      0      950                FALL  1       
I__6224/O                                       Odrv4                      649    1599               FALL  1       
I__6225/I                                       Span4Mux_h                 0      1599               FALL  1       
I__6225/O                                       Span4Mux_h                 543    2142               FALL  1       
I__6226/I                                       Span4Mux_h                 0      2142               FALL  1       
I__6226/O                                       Span4Mux_h                 543    2685               FALL  1       
I__6227/I                                       LocalMux                   0      2685               FALL  1       
I__6227/O                                       LocalMux                   768    3453               FALL  1       
I__6228/I                                       InMux                      0      3453               FALL  1       
I__6228/O                                       InMux                      503    3957               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_11_28_1/in3  LogicCell40_SEQ_MODE_1000  0      3957               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                         ICE_GB                     0      0                  RISE  379     
I__15568/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15568/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15569/I                                      GlobalMux                  0      0                  RISE  1       
I__15569/O                                      GlobalMux                  252    252                RISE  1       
I__15573/I                                      ClkMux                     0      252                RISE  1       
I__15573/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_11_28_1/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : u_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 11583


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              9053
---------------------------- ------
Clock To Out Delay            11583

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                         ICE_GB                     0      0                  RISE  379     
I__15568/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15568/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15569/I                                      GlobalMux                  0      0                  RISE  1       
I__15569/O                                      GlobalMux                  252    252                RISE  1       
I__15600/I                                      ClkMux                     0      252                RISE  1       
I__15600/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_14_16_2/clk  LogicCell40_SEQ_MODE_1011  0      1139               RISE  1       

Data Path
pin name                                                     model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_14_16_2/lcout             LogicCell40_SEQ_MODE_1011  1391   2530               FALL  3       
I__8332/I                                                    LocalMux                   0      2530               FALL  1       
I__8332/O                                                    LocalMux                   768    3298               FALL  1       
I__8334/I                                                    InMux                      0      3298               FALL  1       
I__8334/O                                                    InMux                      503    3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_14_16_3/in1    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000  1232   5033               FALL  1       
I__8327/I                                                    Odrv12                     0      5033               FALL  1       
I__8327/O                                                    Odrv12                     1232   6265               FALL  1       
I__8328/I                                                    Span12Mux_v                0      6265               FALL  1       
I__8328/O                                                    Span12Mux_v                1073   7337               FALL  1       
I__8329/I                                                    Span12Mux_s2_v             0      7337               FALL  1       
I__8329/O                                                    Span12Mux_s2_v             305    7642               FALL  1       
I__8330/I                                                    LocalMux                   0      7642               FALL  1       
I__8330/O                                                    LocalMux                   768    8410               FALL  1       
I__8331/I                                                    IoInMux                    0      8410               FALL  1       
I__8331/O                                                    IoInMux                    503    8914               FALL  1       
u_usb_dn_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      8914               FALL  1       
u_usb_dn_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     755    9669               RISE  1       
u_usb_dn_iopad/DIN                                           IO_PAD                     0      9669               RISE  1       
u_usb_dn_iopad/PACKAGEPIN:out                                IO_PAD                     1914   11583              RISE  1       
usb_dn:out                                                   demo                       0      11583              RISE  1       

6.5.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : u_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 13635


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             11105
---------------------------- ------
Clock To Out Delay            13635

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                         ICE_GB                     0      0                  RISE  379     
I__15568/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15568/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15569/I                                      GlobalMux                  0      0                  RISE  1       
I__15569/O                                      GlobalMux                  252    252                RISE  1       
I__15600/I                                      ClkMux                     0      252                RISE  1       
I__15600/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_14_16_2/clk  LogicCell40_SEQ_MODE_1011  0      1139               RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_14_16_2/lcout           LogicCell40_SEQ_MODE_1011  1391   2530               FALL  3       
I__8332/I                                                  LocalMux                   0      2530               FALL  1       
I__8332/O                                                  LocalMux                   768    3298               FALL  1       
I__8335/I                                                  InMux                      0      3298               FALL  1       
I__8335/O                                                  InMux                      503    3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_14_16_0/in0    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_14_16_0/lcout  LogicCell40_SEQ_MODE_0000  1245   5046               RISE  1       
I__8344/I                                                  Odrv12                     0      5046               RISE  1       
I__8344/O                                                  Odrv12                     1073   6119               RISE  1       
I__8345/I                                                  Span12Mux_v                0      6119               RISE  1       
I__8345/O                                                  Span12Mux_v                980    7099               RISE  1       
I__8346/I                                                  Span12Mux_h                0      7099               RISE  1       
I__8346/O                                                  Span12Mux_h                1073   8172               RISE  1       
I__8347/I                                                  Sp12to4                    0      8172               RISE  1       
I__8347/O                                                  Sp12to4                    596    8768               RISE  1       
I__8348/I                                                  Span4Mux_s2_v              0      8768               RISE  1       
I__8348/O                                                  Span4Mux_s2_v              437    9205               RISE  1       
I__8349/I                                                  LocalMux                   0      9205               RISE  1       
I__8349/O                                                  LocalMux                   1099   10304              RISE  1       
I__8350/I                                                  IoInMux                    0      10304              RISE  1       
I__8350/O                                                  IoInMux                    662    10966              RISE  1       
u_usb_dp_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      10966              RISE  1       
u_usb_dp_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     755    11721              RISE  1       
u_usb_dp_iopad/DIN                                         IO_PAD                     0      11721              RISE  1       
u_usb_dp_iopad/PACKAGEPIN:out                              IO_PAD                     1914   13635              RISE  1       
usb_dp:out                                                 demo                       0      13635              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

