{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1723672738969 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1723672738974 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1723672738974 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "niosv_soc_xip_epcs_sdram_top EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"niosv_soc_xip_epcs_sdram_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1723672739018 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1723672739057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1723672739057 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1\|wire_pll7_clk\[0\] port" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" 151 -1 0 } } { "" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 6462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1723672739088 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1\|wire_pll7_clk\[1\] 2 1 -60 -1667 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -60 degrees (-1667 ps) for NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1\|wire_pll7_clk\[1\] port" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" 151 -1 0 } } { "" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 6463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1723672739088 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1\|wire_pll7_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1\|wire_pll7_clk\[2\] port" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" 151 -1 0 } } { "" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1723672739088 ""}  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" 151 -1 0 } } { "" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 6462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1723672739088 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1723672739203 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723672739310 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723672739310 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723672739310 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1723672739310 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_INIT_DONE~ G16 " "Pin ~ALTERA_INIT_DONE~ is reserved at location G16" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_INIT_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 18706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723672739317 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1723672739317 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1723672739317 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1723672739317 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1723672739317 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1723672739317 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1723672739319 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1723672739539 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1723672740354 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1723672740354 ""}
{ "Info" "ISTA_SDC_FOUND" "../qsys/NIOSV_SOC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../qsys/NIOSV_SOC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1723672740411 ""}
{ "Info" "ISTA_SDC_FOUND" "../qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: '../qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1723672740425 ""}
{ "Info" "ISTA_SDC_FOUND" "../constraints/timing_de0nano_brd.sdc " "Reading SDC File: '../constraints/timing_de0nano_brd.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1723672740431 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\]\} \{NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\]\} \{NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1723672740439 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name \{NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[1\]\} \{NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name \{NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[1\]\} \{NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1723672740439 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\]\} \{NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\]\} \{NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1723672740439 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1723672740439 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1723672740440 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1723672740534 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1723672740536 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1723672740536 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1723672740536 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1723672740536 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 EXT_CLK_50MHz " "  20.000 EXT_CLK_50MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1723672740536 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\] " "  10.000 NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1723672740536 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[1\] " "  10.000 NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1723672740536 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\] " "  40.000 NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1723672740536 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1723672740536 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EXT_CLK_50MHz~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node EXT_CLK_50MHz~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723672741025 ""}  } { { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 18684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723672741025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723672741025 ""}  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 6462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723672741025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_4) " "Automatically promoted node NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723672741025 ""}  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 6462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723672741025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_4) " "Automatically promoted node NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723672741025 ""}  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 6462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723672741025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723672741025 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 18173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723672741025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOSV_SOC:NIOSV_SOC_inst\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node NIOSV_SOC:NIOSV_SOC_inst\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723672741025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|M0_nxt_pc\[2\] " "Destination node NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|M0_nxt_pc\[2\]" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" 988 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 4619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723672741025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|M0_nxt_pc\[3\] " "Destination node NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|M0_nxt_pc\[3\]" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" 988 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 4620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723672741025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|M0_nxt_pc\[4\] " "Destination node NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|M0_nxt_pc\[4\]" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" 988 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 4621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723672741025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|M0_nxt_pc\[5\] " "Destination node NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|M0_nxt_pc\[5\]" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" 988 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 4622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723672741025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|M0_nxt_pc\[6\] " "Destination node NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|M0_nxt_pc\[6\]" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" 988 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 4623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723672741025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|M0_nxt_pc\[7\] " "Destination node NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|M0_nxt_pc\[7\]" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" 988 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 4624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723672741025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|M0_nxt_pc\[1\] " "Destination node NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|M0_nxt_pc\[1\]" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" 988 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 4618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723672741025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|M0_nxt_pc\[0\] " "Destination node NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|M0_nxt_pc\[0\]" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" 988 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 4316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723672741025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|M0_nxt_pc\[25\] " "Destination node NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|M0_nxt_pc\[25\]" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" 988 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 4642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723672741025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|M0_nxt_pc\[24\] " "Destination node NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|M0_nxt_pc\[24\]" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" 988 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 4641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723672741025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1723672741025 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1723672741025 ""}  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 6511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723672741025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOSV_SOC:NIOSV_SOC_inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node NIOSV_SOC:NIOSV_SOC_inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723672741026 ""}  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 6516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723672741026 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOSV_SOC:NIOSV_SOC_inst\|altera_reset_controller:rst_controller_002\|merged_reset~0  " "Automatically promoted node NIOSV_SOC:NIOSV_SOC_inst\|altera_reset_controller:rst_controller_002\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723672741026 ""}  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 9296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723672741026 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks\|comb~0  " "Automatically promoted node NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723672741026 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 9098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723672741026 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1723672741628 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1723672741636 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1723672741636 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1723672741645 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1723672741668 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1723672741668 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1723672741668 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1723672741668 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1723672741668 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1723672741668 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1723672741668 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1723672741668 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1723672741668 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1723672741668 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1723672741668 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1723672741668 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1723672741668 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1723672741668 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1723672741668 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1723672741668 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1723672741668 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1723672741668 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1723672741668 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1723672741668 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1723672741668 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1723672741668 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1723672741668 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1723672741683 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1723672741683 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1723672741690 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1723672742482 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1723672742492 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1723672742492 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1723672742492 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1723672742492 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1723672742492 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1\|pll7 clk\[1\] SDRAM_CLK~output " "PLL \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1\|pll7\" output port clk\[1\] feeds output pin \"SDRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" 151 -1 0 } } { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" 295 0 0 } } { "../qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" 178 0 0 } } { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 93 0 0 } } { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 25 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1723672742567 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1\|pll7 clk\[2\] NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller\|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|sd3~ALTERA_DCLK_OBUF " "PLL \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1\|pll7\" output port clk\[2\] feeds output pin \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller\|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|sd3~ALTERA_DCLK_OBUF\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" 151 -1 0 } } { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" 295 0 0 } } { "../qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" 178 0 0 } } { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 93 0 0 } } { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 492 -1 0 } } { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name.v" 56 0 0 } } { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EPCS_FLASH_CONTROLLER.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EPCS_FLASH_CONTROLLER.sv" 166 0 0 } } { "../qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" 208 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1723672742568 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1723672742823 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1723672743959 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723672744015 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1723672744025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1723672744899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723672745833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1723672745877 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1723672762078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723672762078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1723672763005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1723672766451 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1723672766451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723672778774 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.74 " "Total time spent on timing analysis during the Fitter is 7.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1723672778946 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1723672778982 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1723672779430 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1723672779433 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1723672779834 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723672780905 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1723672781388 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller\|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|sd3~ALTERA_DATA0 3.3-V LVTTL H2 " "Pin NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller\|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|sd3~ALTERA_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0 } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller\|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|sd3~ALTERA_DATA0" } } } } { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 492 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 9021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1723672781411 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1723672781411 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "24 Cyclone IV E " "24 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin SDRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1723672781411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin SDRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1723672781411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin SDRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1723672781411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin SDRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1723672781411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin SDRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1723672781411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin SDRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1723672781411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin SDRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1723672781411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin SDRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1723672781411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin SDRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[8] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1723672781411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin SDRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[9] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1723672781411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin SDRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[10] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1723672781411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin SDRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[11] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } } { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1723672781411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin SDRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[12] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } } { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1723672781411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin SDRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[13] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } } { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1723672781411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin SDRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[14] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } } { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1723672781411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin SDRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[15] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } } { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1723672781411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EXT_CLK_50MHz 3.3-V LVTTL R8 " "Pin EXT_CLK_50MHz uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { EXT_CLK_50MHz } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLK_50MHz" } } } } { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1723672781411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BTN_RESET_n 3.3-V LVTTL J15 " "Pin BTN_RESET_n uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { BTN_RESET_n } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BTN_RESET_n" } } } } { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1723672781411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BTN_USER_n 3.3-V LVTTL E1 " "Pin BTN_USER_n uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { BTN_USER_n } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BTN_USER_n" } } } } { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1723672781411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIPSW\[0\] 3.3-V LVTTL M1 " "Pin DIPSW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DIPSW[0] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIPSW\[0\]" } } } } { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1723672781411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIPSW\[1\] 3.3-V LVTTL T8 " "Pin DIPSW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DIPSW[1] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIPSW\[1\]" } } } } { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1723672781411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIPSW\[3\] 3.3-V LVTTL M15 " "Pin DIPSW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DIPSW[3] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIPSW\[3\]" } } } } { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1723672781411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIPSW\[2\] 3.3-V LVTTL B9 " "Pin DIPSW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DIPSW[2] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIPSW\[2\]" } } } } { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1723672781411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL C9 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "../hdl/niosv_soc_xip_epcs_sdram_top.sv" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/hdl/niosv_soc_xip_epcs_sdram_top.sv" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1723672781411 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1723672781411 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller\|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|sd3~ALTERA_DATA0 3.3-V LVTTL H2 " "Pin NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller\|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|sd3~ALTERA_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0 } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller\|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|sd3~ALTERA_DATA0" } } } } { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 492 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/" { { 0 { 0 ""} 0 9021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1723672781411 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1723672781411 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/output_files/niosv_soc_xip_epcs_sdram_top.fit.smsg " "Generated suppressed messages file C:/Users/Public/Github/niosv_soc_xip_epcs_sdram/quartus/output_files/niosv_soc_xip_epcs_sdram_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1723672781743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6533 " "Peak virtual memory: 6533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723672782720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 15 00:59:42 2024 " "Processing ended: Thu Aug 15 00:59:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723672782720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723672782720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:56 " "Total CPU time (on all processors): 00:01:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723672782720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1723672782720 ""}
