<profile>

<section name = "Vitis HLS Report for 'score_matrix_Pipeline_LOOP2'" level="0">
<item name = "Date">Mon Dec 13 14:39:59 2021
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">TRT</item>
<item name = "Solution">Optimization (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.297 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">16, 16, 0.160 us, 0.160 us, 16, 16, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP2">14, 14, 13, 1, 1, 3, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 19, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 15, 915, 918, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 285, 32, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_3_full_dsp_1_U1">fadd_32ns_32ns_32_3_full_dsp_1, 0, 2, 177, 229, 0</column>
<column name="fadd_32ns_32ns_32_3_full_dsp_1_U2">fadd_32ns_32ns_32_3_full_dsp_1, 0, 2, 177, 229, 0</column>
<column name="fadd_32ns_32ns_32_3_full_dsp_1_U3">fadd_32ns_32ns_32_3_full_dsp_1, 0, 2, 177, 229, 0</column>
<column name="fmul_32ns_32ns_32_2_max_dsp_1_U4">fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 77, 0</column>
<column name="fmul_32ns_32ns_32_2_max_dsp_1_U5">fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 77, 0</column>
<column name="fmul_32ns_32ns_32_2_max_dsp_1_U6">fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 77, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln12_fu_201_p2">+, 0, 0, 9, 2, 1</column>
<column name="icmp_ln12_fu_195_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_o_1">9, 2, 2, 4</column>
<column name="o_fu_56">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_1_reg_328">32, 0, 32, 0</column>
<column name="add_2_reg_338">32, 0, 32, 0</column>
<column name="add_reg_308">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="mul_1_reg_313">32, 0, 32, 0</column>
<column name="mul_2_reg_333">32, 0, 32, 0</column>
<column name="mul_reg_293">32, 0, 32, 0</column>
<column name="o_fu_56">2, 0, 2, 0</column>
<column name="zext_ln12_reg_274">2, 0, 64, 62</column>
<column name="zext_ln12_reg_274">64, 32, 64, 62</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, score_matrix_Pipeline_LOOP2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, score_matrix_Pipeline_LOOP2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, score_matrix_Pipeline_LOOP2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, score_matrix_Pipeline_LOOP2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, score_matrix_Pipeline_LOOP2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, score_matrix_Pipeline_LOOP2, return value</column>
<column name="score_m_0_address0">out, 2, ap_memory, score_m_0, array</column>
<column name="score_m_0_ce0">out, 1, ap_memory, score_m_0, array</column>
<column name="score_m_0_we0">out, 1, ap_memory, score_m_0, array</column>
<column name="score_m_0_d0">out, 32, ap_memory, score_m_0, array</column>
<column name="keys_t_0_address0">out, 2, ap_memory, keys_t_0, array</column>
<column name="keys_t_0_ce0">out, 1, ap_memory, keys_t_0, array</column>
<column name="keys_t_0_q0">in, 32, ap_memory, keys_t_0, array</column>
<column name="empty_4">in, 32, ap_none, empty_4, scalar</column>
<column name="keys_t_1_address0">out, 2, ap_memory, keys_t_1, array</column>
<column name="keys_t_1_ce0">out, 1, ap_memory, keys_t_1, array</column>
<column name="keys_t_1_q0">in, 32, ap_memory, keys_t_1, array</column>
<column name="empty_5">in, 32, ap_none, empty_5, scalar</column>
<column name="keys_t_2_address0">out, 2, ap_memory, keys_t_2, array</column>
<column name="keys_t_2_ce0">out, 1, ap_memory, keys_t_2, array</column>
<column name="keys_t_2_q0">in, 32, ap_memory, keys_t_2, array</column>
<column name="empty">in, 32, ap_none, empty, scalar</column>
<column name="m">in, 2, ap_none, m, scalar</column>
<column name="score_m_1_address0">out, 2, ap_memory, score_m_1, array</column>
<column name="score_m_1_ce0">out, 1, ap_memory, score_m_1, array</column>
<column name="score_m_1_we0">out, 1, ap_memory, score_m_1, array</column>
<column name="score_m_1_d0">out, 32, ap_memory, score_m_1, array</column>
<column name="score_m_2_address0">out, 2, ap_memory, score_m_2, array</column>
<column name="score_m_2_ce0">out, 1, ap_memory, score_m_2, array</column>
<column name="score_m_2_we0">out, 1, ap_memory, score_m_2, array</column>
<column name="score_m_2_d0">out, 32, ap_memory, score_m_2, array</column>
</table>
</item>
</section>
</profile>
