INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/vivado/project_1/CMDproc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMDproc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/imports/new/Display_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Gen_Digilent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/Rectangle_Fill_Engine/Rectangle_Fill_Engine.srcs/sources_1/new/RectFill.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RectFill
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sources_1/new/Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sources_1/new/TopLevelInterface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelInterface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/VRAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_1/new/command_queue.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module command_queue
INFO: [VRFC 10-2458] undeclared symbol IN_XFC, assumed default net type wire [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_1/new/command_queue.sv:24]
INFO: [VRFC 10-2458] undeclared symbol OUT_XFC, assumed default net type wire [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_1/new/command_queue.sv:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module host_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/pattern_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_gen
INFO: [VRFC 10-2458] undeclared symbol rect_wr_en, assumed default net type wire [H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/top.sv:108]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.srcs/sources_1/new/Host_to_Display_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Host_to_Display_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/LineEngine/LineEngine.srcs/sources_1/new/LineEngine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineEngine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.srcs/sim_1/new/Host_IF_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3248] data object 'clk' is already declared [H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.srcs/sim_1/new/Host_IF_TB.sv:19]
WARNING: [VRFC 10-3703] second declaration of 'clk' ignored [H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.srcs/sim_1/new/Host_IF_TB.sv:19]
INFO: [VRFC 10-2458] undeclared symbol data, assumed default net type wire [H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.srcs/sim_1/new/Host_IF_TB.sv:28]
WARNING: [VRFC 10-2938] 'data' is already implicitly declared on line 28 [H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.srcs/sim_1/new/Host_IF_TB.sv:99]
