$date
	Mon Apr 22 23:07:15 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module instmemory_tb $end
$var wire 32 ! instruct [31:0] $end
$var parameter 32 " CLK_PERIOD $end
$var reg 32 # Read1 [31:0] $end
$var reg 1 $ clock $end
$scope module uut $end
$var wire 1 % RegWrite $end
$var wire 32 & WriteData [31:0] $end
$var wire 32 ' WriteReg [31:0] $end
$var wire 32 ( addr [31:0] $end
$var wire 1 $ clock $end
$var wire 32 ) instruct [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 "
$end
#0
$dumpvars
b101000100000000010110011 )
b0 (
bz '
bz &
z%
x$
b0 #
b101000100000000010110011 !
$end
#2
b1000000000100100000000100110011 !
b1000000000100100000000100110011 )
b1 #
b1 (
#4
