{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702650240182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702650240182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 15 23:24:00 2023 " "Processing started: Fri Dec 15 23:24:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702650240182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702650240182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kadai4kensho -c kadai4kensho " "Command: quartus_map --read_settings_files=on --write_settings_files=off kadai4kensho -c kadai4kensho" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702650240182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702650241783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702650241783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tenbunshu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tenbunshu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TenBunshu " "Found entity 1: TenBunshu" {  } { { "TenBunshu.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/TenBunshu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702650255521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702650255521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixbushu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sixbushu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SixBushu " "Found entity 1: SixBushu" {  } { { "SixBushu.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/SixBushu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702650255617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702650255617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downedge.bdf 1 1 " "Found 1 design units, including 1 entities, in source file downedge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 downEdge " "Found entity 1: downEdge" {  } { { "downEdge.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/downEdge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702650255712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702650255712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bunshu_50hz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bunshu_50hz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Bunshu_50Hz " "Found entity 1: Bunshu_50Hz" {  } { { "Bunshu_50Hz.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/Bunshu_50Hz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702650255743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702650255743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kadai4kensho.bdf 1 1 " "Found 1 design units, including 1 entities, in source file kadai4kensho.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 kadai4kensho " "Found entity 1: kadai4kensho" {  } { { "kadai4kensho.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/kadai4kensho.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702650255837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702650255837 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "kadai4kensho " "Elaborating entity \"kadai4kensho\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702650256047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TenBunshu TenBunshu:inst22 " "Elaborating entity \"TenBunshu\" for hierarchy \"TenBunshu:inst22\"" {  } { { "kadai4kensho.bdf" "inst22" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/kadai4kensho.bdf" { { 600 440 536 696 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702650256161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixBushu SixBushu:inst " "Elaborating entity \"SixBushu\" for hierarchy \"SixBushu:inst\"" {  } { { "kadai4kensho.bdf" "inst" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/kadai4kensho.bdf" { { 520 312 408 616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702650256194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bunshu_50Hz Bunshu_50Hz:inst1 " "Elaborating entity \"Bunshu_50Hz\" for hierarchy \"Bunshu_50Hz:inst1\"" {  } { { "kadai4kensho.bdf" "inst1" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/kadai4kensho.bdf" { { 384 152 248 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702650256210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "downEdge downEdge:inst3 " "Elaborating entity \"downEdge\" for hierarchy \"downEdge:inst3\"" {  } { { "kadai4kensho.bdf" "inst3" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/kadai4kensho.bdf" { { 160 840 952 384 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702650256242 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702650257088 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702650258431 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702650258431 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702650258640 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702650258640 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702650258640 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702650258640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702650258688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 15 23:24:18 2023 " "Processing ended: Fri Dec 15 23:24:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702650258688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702650258688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702650258688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702650258688 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702650260919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702650260919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 15 23:24:19 2023 " "Processing started: Fri Dec 15 23:24:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702650260919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702650260919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off kadai4kensho -c kadai4kensho " "Command: quartus_fit --read_settings_files=off --write_settings_files=off kadai4kensho -c kadai4kensho" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702650260919 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702650261082 ""}
{ "Info" "0" "" "Project  = kadai4kensho" {  } {  } 0 0 "Project  = kadai4kensho" 0 0 "Fitter" 0 0 1702650261082 ""}
{ "Info" "0" "" "Revision = kadai4kensho" {  } {  } 0 0 "Revision = kadai4kensho" 0 0 "Fitter" 0 0 1702650261082 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702650261706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702650261706 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "kadai4kensho 10CL025YU256I7G " "Selected device 10CL025YU256I7G for design \"kadai4kensho\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702650261753 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702650261816 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702650261816 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702650262024 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702650262040 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256A7G " "Device 10CL006YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702650262200 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256I7G " "Device 10CL006YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702650262200 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256A7G " "Device 10CL010YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702650262200 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256I7G " "Device 10CL010YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702650262200 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256A7G " "Device 10CL016YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702650262200 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256I7G " "Device 10CL016YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702650262200 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256A7G " "Device 10CL025YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702650262200 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1702650262200 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702650262200 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702650262200 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702650262200 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702650262200 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702650262200 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1702650262200 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702650262216 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 17 " "No exact pin location assignment(s) for 10 pins of 17 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702650262614 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "kadai4kensho.sdc " "Synopsys Design Constraints File file not found: 'kadai4kensho.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702650262817 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702650262817 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702650262817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1702650262817 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1702650262817 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702650262833 ""}  } { { "kadai4kensho.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/kadai4kensho.bdf" { { 408 -72 96 424 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702650262833 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Bunshu_50Hz:inst1\|TenBunshu:inst1\|inst4  " "Automatically promoted node Bunshu_50Hz:inst1\|TenBunshu:inst1\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702650262833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bunshu_50Hz:inst1\|TenBunshu:inst1\|inst~0 " "Destination node Bunshu_50Hz:inst1\|TenBunshu:inst1\|inst~0" {  } { { "TenBunshu.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/TenBunshu.bdf" { { 440 504 568 520 "inst" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702650262833 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702650262833 ""}  } { { "TenBunshu.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/TenBunshu.bdf" { { 440 1384 1448 520 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702650262833 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Bunshu_50Hz:inst1\|TenBunshu:inst2\|inst4  " "Automatically promoted node Bunshu_50Hz:inst1\|TenBunshu:inst2\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702650262833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bunshu_50Hz:inst1\|TenBunshu:inst2\|inst~0 " "Destination node Bunshu_50Hz:inst1\|TenBunshu:inst2\|inst~0" {  } { { "TenBunshu.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/TenBunshu.bdf" { { 440 504 568 520 "inst" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702650262833 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702650262833 ""}  } { { "TenBunshu.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/TenBunshu.bdf" { { 440 1384 1448 520 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702650262833 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Bunshu_50Hz:inst1\|TenBunshu:inst3\|inst4  " "Automatically promoted node Bunshu_50Hz:inst1\|TenBunshu:inst3\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702650262833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bunshu_50Hz:inst1\|TenBunshu:inst3\|inst~0 " "Destination node Bunshu_50Hz:inst1\|TenBunshu:inst3\|inst~0" {  } { { "TenBunshu.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/TenBunshu.bdf" { { 440 504 568 520 "inst" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702650262833 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702650262833 ""}  } { { "TenBunshu.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/TenBunshu.bdf" { { 440 1384 1448 520 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702650262833 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Bunshu_50Hz:inst1\|TenBunshu:inst4\|inst4  " "Automatically promoted node Bunshu_50Hz:inst1\|TenBunshu:inst4\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702650262833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bunshu_50Hz:inst1\|TenBunshu:inst4\|inst~0 " "Destination node Bunshu_50Hz:inst1\|TenBunshu:inst4\|inst~0" {  } { { "TenBunshu.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/TenBunshu.bdf" { { 440 504 568 520 "inst" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702650262833 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702650262833 ""}  } { { "TenBunshu.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/TenBunshu.bdf" { { 440 1384 1448 520 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702650262833 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Bunshu_50Hz:inst1\|TenBunshu:inst\|inst4  " "Automatically promoted node Bunshu_50Hz:inst1\|TenBunshu:inst\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702650262833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bunshu_50Hz:inst1\|TenBunshu:inst\|inst~0 " "Destination node Bunshu_50Hz:inst1\|TenBunshu:inst\|inst~0" {  } { { "TenBunshu.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/TenBunshu.bdf" { { 440 504 568 520 "inst" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702650262833 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702650262833 ""}  } { { "TenBunshu.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/TenBunshu.bdf" { { 440 1384 1448 520 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702650262833 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SixBushu:inst\|inst2  " "Automatically promoted node SixBushu:inst\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702650262833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SixBushu:inst\|inst~0 " "Destination node SixBushu:inst\|inst~0" {  } { { "SixBushu.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/SixBushu.bdf" { { 128 344 408 208 "inst" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702650262833 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702650262833 ""}  } { { "SixBushu.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/SixBushu.bdf" { { 128 792 856 208 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702650262833 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TenBunshu:inst22\|inst4  " "Automatically promoted node TenBunshu:inst22\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702650262833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TenBunshu:inst22\|inst~0 " "Destination node TenBunshu:inst22\|inst~0" {  } { { "TenBunshu.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/TenBunshu.bdf" { { 440 504 568 520 "inst" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702650262833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED1~output " "Destination node LED1~output" {  } { { "kadai4kensho.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/kadai4kensho.bdf" { { 544 824 1000 560 "LED1" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702650262833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED2~output " "Destination node LED2~output" {  } { { "kadai4kensho.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/kadai4kensho.bdf" { { 672 824 1000 688 "LED2" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702650262833 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702650262833 ""}  } { { "TenBunshu.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/TenBunshu.bdf" { { 440 1384 1448 520 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702650262833 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Bunshu_50Hz:inst1\|TenBunshu:inst5\|inst4  " "Automatically promoted node Bunshu_50Hz:inst1\|TenBunshu:inst5\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702650262833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bunshu_50Hz:inst1\|TenBunshu:inst5\|inst~0 " "Destination node Bunshu_50Hz:inst1\|TenBunshu:inst5\|inst~0" {  } { { "TenBunshu.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/TenBunshu.bdf" { { 440 504 568 520 "inst" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702650262833 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702650262833 ""}  } { { "TenBunshu.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/TenBunshu.bdf" { { 440 1384 1448 520 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702650262833 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702650263147 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702650263147 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702650263147 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702650263147 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702650263147 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702650263163 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702650263163 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702650263163 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702650263163 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702650263163 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702650263163 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1702650263163 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1702650263163 ""} { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 2.5V 9 0 0 " "Number of I/O pins in group: 9 (unused VREF, 2.5V VCCIO, 9 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1702650263163 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1702650263163 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1702650263163 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702650263179 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702650263179 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702650263179 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702650263179 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 5 13 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702650263179 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702650263179 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702650263179 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702650263179 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1702650263179 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1702650263179 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702650263195 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1702650263215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702650264170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702650264218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702650264235 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702650266097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702650266097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702650266337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y0 X31_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10" {  } { { "loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10"} { { 12 { 0 ""} 21 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702650267129 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702650267129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702650267452 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702650267452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702650267452 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702650267612 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702650267628 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702650267838 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702650267838 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702650268164 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702650268553 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "9 Cyclone 10 LP " "9 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[7\] 2.5 V J14 " "Pin key\[7\] uses I/O standard 2.5 V at J14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { key[7] } } } { "kadai4kensho.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/kadai4kensho.bdf" { { 312 -72 96 328 "key" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702650268853 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[6\] 2.5 V J13 " "Pin key\[6\] uses I/O standard 2.5 V at J13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { key[6] } } } { "kadai4kensho.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/kadai4kensho.bdf" { { 312 -72 96 328 "key" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702650268853 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[5\] 2.5 V P16 " "Pin key\[5\] uses I/O standard 2.5 V at P16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { key[5] } } } { "kadai4kensho.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/kadai4kensho.bdf" { { 312 -72 96 328 "key" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702650268853 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[4\] 2.5 V N14 " "Pin key\[4\] uses I/O standard 2.5 V at N14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { key[4] } } } { "kadai4kensho.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/kadai4kensho.bdf" { { 312 -72 96 328 "key" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702650268853 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[3\] 2.5 V N16 " "Pin key\[3\] uses I/O standard 2.5 V at N16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { key[3] } } } { "kadai4kensho.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/kadai4kensho.bdf" { { 312 -72 96 328 "key" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702650268853 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[2\] 2.5 V L14 " "Pin key\[2\] uses I/O standard 2.5 V at L14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { key[2] } } } { "kadai4kensho.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/kadai4kensho.bdf" { { 312 -72 96 328 "key" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702650268853 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[1\] 2.5 V L15 " "Pin key\[1\] uses I/O standard 2.5 V at L15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { key[1] } } } { "kadai4kensho.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/kadai4kensho.bdf" { { 312 -72 96 328 "key" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702650268853 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[0\] 3.3-V LVTTL R1 " "Pin key\[0\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { key[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } } { "kadai4kensho.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/kadai4kensho.bdf" { { 312 -72 96 328 "key" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702650268853 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVTTL E1 " "Pin CLK uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "kadai4kensho.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/kadai4kensho.bdf" { { 408 -72 96 424 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702650268853 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1702650268853 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/output_files/kadai4kensho.fit.smsg " "Generated suppressed messages file /share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/output_files/kadai4kensho.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702650268933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5233 " "Peak virtual memory: 5233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702650269677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 15 23:24:29 2023 " "Processing ended: Fri Dec 15 23:24:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702650269677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702650269677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702650269677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702650269677 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702650271337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702650271353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 15 23:24:31 2023 " "Processing started: Fri Dec 15 23:24:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702650271353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702650271353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off kadai4kensho -c kadai4kensho " "Command: quartus_asm --read_settings_files=off --write_settings_files=off kadai4kensho -c kadai4kensho" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702650271353 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702650272252 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1702650272840 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702650272940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702650273398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 15 23:24:33 2023 " "Processing ended: Fri Dec 15 23:24:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702650273398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702650273398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702650273398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702650273398 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702650274228 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702650275537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702650275554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 15 23:24:34 2023 " "Processing started: Fri Dec 15 23:24:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702650275554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702650275554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta kadai4kensho -c kadai4kensho " "Command: quartus_sta kadai4kensho -c kadai4kensho" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702650275554 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702650275679 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702650276615 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702650276615 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702650276678 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702650276678 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "kadai4kensho.sdc " "Synopsys Design Constraints File file not found: 'kadai4kensho.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1702650277088 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702650277088 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SixBushu:inst\|inst2 SixBushu:inst\|inst2 " "create_clock -period 1.000 -name SixBushu:inst\|inst2 SixBushu:inst\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702650277088 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Bunshu_50Hz:inst1\|TenBunshu:inst5\|inst4 Bunshu_50Hz:inst1\|TenBunshu:inst5\|inst4 " "create_clock -period 1.000 -name Bunshu_50Hz:inst1\|TenBunshu:inst5\|inst4 Bunshu_50Hz:inst1\|TenBunshu:inst5\|inst4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702650277088 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Bunshu_50Hz:inst1\|TenBunshu:inst4\|inst4 Bunshu_50Hz:inst1\|TenBunshu:inst4\|inst4 " "create_clock -period 1.000 -name Bunshu_50Hz:inst1\|TenBunshu:inst4\|inst4 Bunshu_50Hz:inst1\|TenBunshu:inst4\|inst4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702650277088 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Bunshu_50Hz:inst1\|TenBunshu:inst3\|inst4 Bunshu_50Hz:inst1\|TenBunshu:inst3\|inst4 " "create_clock -period 1.000 -name Bunshu_50Hz:inst1\|TenBunshu:inst3\|inst4 Bunshu_50Hz:inst1\|TenBunshu:inst3\|inst4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702650277088 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Bunshu_50Hz:inst1\|TenBunshu:inst2\|inst4 Bunshu_50Hz:inst1\|TenBunshu:inst2\|inst4 " "create_clock -period 1.000 -name Bunshu_50Hz:inst1\|TenBunshu:inst2\|inst4 Bunshu_50Hz:inst1\|TenBunshu:inst2\|inst4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702650277088 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Bunshu_50Hz:inst1\|TenBunshu:inst1\|inst4 Bunshu_50Hz:inst1\|TenBunshu:inst1\|inst4 " "create_clock -period 1.000 -name Bunshu_50Hz:inst1\|TenBunshu:inst1\|inst4 Bunshu_50Hz:inst1\|TenBunshu:inst1\|inst4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702650277088 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Bunshu_50Hz:inst1\|TenBunshu:inst\|inst4 Bunshu_50Hz:inst1\|TenBunshu:inst\|inst4 " "create_clock -period 1.000 -name Bunshu_50Hz:inst1\|TenBunshu:inst\|inst4 Bunshu_50Hz:inst1\|TenBunshu:inst\|inst4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702650277088 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702650277088 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TenBunshu:inst22\|inst4 TenBunshu:inst22\|inst4 " "create_clock -period 1.000 -name TenBunshu:inst22\|inst4 TenBunshu:inst22\|inst4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702650277088 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702650277088 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1702650277088 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702650277088 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702650277104 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1702650277183 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702650277216 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702650277216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.931 " "Worst-case setup slack is -0.931" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.931              -0.931 Bunshu_50Hz:inst1\|TenBunshu:inst\|inst4  " "   -0.931              -0.931 Bunshu_50Hz:inst1\|TenBunshu:inst\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.831              -0.831 CLK  " "   -0.831              -0.831 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.723              -0.723 Bunshu_50Hz:inst1\|TenBunshu:inst5\|inst4  " "   -0.723              -0.723 Bunshu_50Hz:inst1\|TenBunshu:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.723              -0.723 SixBushu:inst\|inst2  " "   -0.723              -0.723 SixBushu:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.692              -0.692 Bunshu_50Hz:inst1\|TenBunshu:inst2\|inst4  " "   -0.692              -0.692 Bunshu_50Hz:inst1\|TenBunshu:inst2\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.686              -0.686 Bunshu_50Hz:inst1\|TenBunshu:inst1\|inst4  " "   -0.686              -0.686 Bunshu_50Hz:inst1\|TenBunshu:inst1\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.675              -0.675 Bunshu_50Hz:inst1\|TenBunshu:inst3\|inst4  " "   -0.675              -0.675 Bunshu_50Hz:inst1\|TenBunshu:inst3\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.633              -0.633 Bunshu_50Hz:inst1\|TenBunshu:inst4\|inst4  " "   -0.633              -0.633 Bunshu_50Hz:inst1\|TenBunshu:inst4\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.214              -0.288 TenBunshu:inst22\|inst4  " "   -0.214              -0.288 TenBunshu:inst22\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702650277216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.439 " "Worst-case hold slack is 0.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst\|inst4  " "    0.439               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 SixBushu:inst\|inst2  " "    0.439               0.000 SixBushu:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst1\|inst4  " "    0.440               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst1\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst2\|inst4  " "    0.440               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst2\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst3\|inst4  " "    0.440               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst3\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst4\|inst4  " "    0.440               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst4\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst5\|inst4  " "    0.441               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 CLK  " "    0.441               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 TenBunshu:inst22\|inst4  " "    0.455               0.000 TenBunshu:inst22\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702650277232 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702650277249 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702650277249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.210 " "Worst-case minimum pulse width slack is -3.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.210             -12.845 TenBunshu:inst22\|inst4  " "   -3.210             -12.845 TenBunshu:inst22\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.425 CLK  " "   -3.000              -9.425 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 Bunshu_50Hz:inst1\|TenBunshu:inst1\|inst4  " "   -1.285              -6.425 Bunshu_50Hz:inst1\|TenBunshu:inst1\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 Bunshu_50Hz:inst1\|TenBunshu:inst2\|inst4  " "   -1.285              -6.425 Bunshu_50Hz:inst1\|TenBunshu:inst2\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 Bunshu_50Hz:inst1\|TenBunshu:inst3\|inst4  " "   -1.285              -6.425 Bunshu_50Hz:inst1\|TenBunshu:inst3\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 Bunshu_50Hz:inst1\|TenBunshu:inst4\|inst4  " "   -1.285              -6.425 Bunshu_50Hz:inst1\|TenBunshu:inst4\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 Bunshu_50Hz:inst1\|TenBunshu:inst\|inst4  " "   -1.285              -6.425 Bunshu_50Hz:inst1\|TenBunshu:inst\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 SixBushu:inst\|inst2  " "   -1.285              -6.425 SixBushu:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -3.855 Bunshu_50Hz:inst1\|TenBunshu:inst5\|inst4  " "   -1.285              -3.855 Bunshu_50Hz:inst1\|TenBunshu:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650277265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702650277265 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702650277873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702650277873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702650277873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702650277873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.258 ns " "Worst Case Available Settling Time: 0.258 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702650277873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702650277873 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702650277873 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1702650277889 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702650277936 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702650278333 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702650278540 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702650278602 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702650278602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.814 " "Worst-case setup slack is -0.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.814              -0.814 Bunshu_50Hz:inst1\|TenBunshu:inst\|inst4  " "   -0.814              -0.814 Bunshu_50Hz:inst1\|TenBunshu:inst\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.702              -0.702 CLK  " "   -0.702              -0.702 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.622              -0.622 SixBushu:inst\|inst2  " "   -0.622              -0.622 SixBushu:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.621              -0.621 Bunshu_50Hz:inst1\|TenBunshu:inst5\|inst4  " "   -0.621              -0.621 Bunshu_50Hz:inst1\|TenBunshu:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.616              -0.616 Bunshu_50Hz:inst1\|TenBunshu:inst2\|inst4  " "   -0.616              -0.616 Bunshu_50Hz:inst1\|TenBunshu:inst2\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.586              -0.586 Bunshu_50Hz:inst1\|TenBunshu:inst3\|inst4  " "   -0.586              -0.586 Bunshu_50Hz:inst1\|TenBunshu:inst3\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.583              -0.583 Bunshu_50Hz:inst1\|TenBunshu:inst1\|inst4  " "   -0.583              -0.583 Bunshu_50Hz:inst1\|TenBunshu:inst1\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.541              -0.541 Bunshu_50Hz:inst1\|TenBunshu:inst4\|inst4  " "   -0.541              -0.541 Bunshu_50Hz:inst1\|TenBunshu:inst4\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.045              -0.045 TenBunshu:inst22\|inst4  " "   -0.045              -0.045 TenBunshu:inst22\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702650278651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.396 " "Worst-case hold slack is 0.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst1\|inst4  " "    0.396               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst1\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst\|inst4  " "    0.396               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst3\|inst4  " "    0.397               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst3\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst4\|inst4  " "    0.397               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst4\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 CLK  " "    0.397               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 SixBushu:inst\|inst2  " "    0.397               0.000 SixBushu:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst2\|inst4  " "    0.398               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst2\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst5\|inst4  " "    0.398               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 TenBunshu:inst22\|inst4  " "    0.398               0.000 TenBunshu:inst22\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702650278698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702650278747 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702650278780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.210 " "Worst-case minimum pulse width slack is -3.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.210             -12.845 TenBunshu:inst22\|inst4  " "   -3.210             -12.845 TenBunshu:inst22\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.425 CLK  " "   -3.000              -9.425 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 Bunshu_50Hz:inst1\|TenBunshu:inst1\|inst4  " "   -1.285              -6.425 Bunshu_50Hz:inst1\|TenBunshu:inst1\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 Bunshu_50Hz:inst1\|TenBunshu:inst2\|inst4  " "   -1.285              -6.425 Bunshu_50Hz:inst1\|TenBunshu:inst2\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 Bunshu_50Hz:inst1\|TenBunshu:inst3\|inst4  " "   -1.285              -6.425 Bunshu_50Hz:inst1\|TenBunshu:inst3\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 Bunshu_50Hz:inst1\|TenBunshu:inst4\|inst4  " "   -1.285              -6.425 Bunshu_50Hz:inst1\|TenBunshu:inst4\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 Bunshu_50Hz:inst1\|TenBunshu:inst\|inst4  " "   -1.285              -6.425 Bunshu_50Hz:inst1\|TenBunshu:inst\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 SixBushu:inst\|inst2  " "   -1.285              -6.425 SixBushu:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -3.855 Bunshu_50Hz:inst1\|TenBunshu:inst5\|inst4  " "   -1.285              -3.855 Bunshu_50Hz:inst1\|TenBunshu:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650278842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702650278842 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702650279223 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702650279223 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702650279223 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702650279223 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.501 ns " "Worst Case Available Settling Time: 0.501 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702650279223 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702650279223 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702650279223 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1702650279239 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702650279412 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702650279412 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702650279412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.290 " "Worst-case setup slack is -0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290              -0.290 Bunshu_50Hz:inst1\|TenBunshu:inst\|inst4  " "   -0.290              -0.290 Bunshu_50Hz:inst1\|TenBunshu:inst\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.143              -0.143 CLK  " "   -0.143              -0.143 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.066              -0.066 Bunshu_50Hz:inst1\|TenBunshu:inst2\|inst4  " "   -0.066              -0.066 Bunshu_50Hz:inst1\|TenBunshu:inst2\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.065              -0.065 Bunshu_50Hz:inst1\|TenBunshu:inst5\|inst4  " "   -0.065              -0.065 Bunshu_50Hz:inst1\|TenBunshu:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042              -0.042 Bunshu_50Hz:inst1\|TenBunshu:inst1\|inst4  " "   -0.042              -0.042 Bunshu_50Hz:inst1\|TenBunshu:inst1\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.032              -0.032 Bunshu_50Hz:inst1\|TenBunshu:inst4\|inst4  " "   -0.032              -0.032 Bunshu_50Hz:inst1\|TenBunshu:inst4\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.013              -0.013 Bunshu_50Hz:inst1\|TenBunshu:inst3\|inst4  " "   -0.013              -0.013 Bunshu_50Hz:inst1\|TenBunshu:inst3\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.008              -0.008 SixBushu:inst\|inst2  " "   -0.008              -0.008 SixBushu:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 TenBunshu:inst22\|inst4  " "    0.436               0.000 TenBunshu:inst22\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702650279428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst3\|inst4  " "    0.174               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst3\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 SixBushu:inst\|inst2  " "    0.175               0.000 SixBushu:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst2\|inst4  " "    0.184               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst2\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst\|inst4  " "    0.184               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst1\|inst4  " "    0.185               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst1\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst4\|inst4  " "    0.185               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst4\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 CLK  " "    0.185               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst5\|inst4  " "    0.187               0.000 Bunshu_50Hz:inst1\|TenBunshu:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 TenBunshu:inst22\|inst4  " "    0.196               0.000 TenBunshu:inst22\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702650279428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702650279444 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702650279460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.000 TenBunshu:inst22\|inst4  " "   -3.000             -11.000 TenBunshu:inst22\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.712 CLK  " "   -3.000              -9.712 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 Bunshu_50Hz:inst1\|TenBunshu:inst1\|inst4  " "   -1.000              -5.000 Bunshu_50Hz:inst1\|TenBunshu:inst1\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 Bunshu_50Hz:inst1\|TenBunshu:inst2\|inst4  " "   -1.000              -5.000 Bunshu_50Hz:inst1\|TenBunshu:inst2\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 Bunshu_50Hz:inst1\|TenBunshu:inst3\|inst4  " "   -1.000              -5.000 Bunshu_50Hz:inst1\|TenBunshu:inst3\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 Bunshu_50Hz:inst1\|TenBunshu:inst4\|inst4  " "   -1.000              -5.000 Bunshu_50Hz:inst1\|TenBunshu:inst4\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 Bunshu_50Hz:inst1\|TenBunshu:inst\|inst4  " "   -1.000              -5.000 Bunshu_50Hz:inst1\|TenBunshu:inst\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 SixBushu:inst\|inst2  " "   -1.000              -5.000 SixBushu:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 Bunshu_50Hz:inst1\|TenBunshu:inst5\|inst4  " "   -1.000              -3.000 Bunshu_50Hz:inst1\|TenBunshu:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702650279475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702650279475 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702650279744 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702650279744 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702650279744 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702650279744 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1.186 ns " "Worst Case Available Settling Time: 1.186 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702650279744 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702650279744 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702650279744 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702650280273 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702650280273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702650280444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 15 23:24:40 2023 " "Processing ended: Fri Dec 15 23:24:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702650280444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702650280444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702650280444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702650280444 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1702650282148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702650282148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 15 23:24:42 2023 " "Processing started: Fri Dec 15 23:24:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702650282148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702650282148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off kadai4kensho -c kadai4kensho " "Command: quartus_eda --read_settings_files=off --write_settings_files=off kadai4kensho -c kadai4kensho" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702650282148 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1702650283724 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "kadai4kensho.vo /share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/simulation/modelsim/ simulation " "Generated file kadai4kensho.vo in folder \"/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702650283931 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702650284076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 15 23:24:44 2023 " "Processing ended: Fri Dec 15 23:24:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702650284076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702650284076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702650284076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702650284076 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus Prime Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702650285015 ""}
