// Seed: 1819870979
module module_0 (
    input tri id_0,
    input wand id_1,
    input wand id_2,
    output wor id_3,
    input wand id_4,
    input tri id_5,
    input supply1 id_6,
    output wor id_7,
    output uwire id_8,
    output tri id_9,
    input uwire id_10,
    output logic id_11,
    output supply1 id_12,
    input tri id_13,
    input wire id_14,
    input uwire id_15,
    input tri0 id_16
);
  assign id_9 = id_0;
  always id_11 = id_5;
endmodule
module module_1 (
    output logic id_0,
    inout wor id_1,
    input supply1 id_2
    , id_4
);
  wire id_5;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
  initial begin : LABEL_0
    id_0 = id_5;
  end
  logic id_6;
  ;
  assign id_6 = 1;
  wire id_7;
endmodule
