
ubuntu-preinstalled/ssh-keygen:     file format elf32-littlearm


Disassembly of section .init:

00003fbc <.init>:
    3fbc:	push	{r3, lr}
    3fc0:	bl	7934 <PEM_write_bio_PrivateKey@plt+0x2938>
    3fc4:	pop	{r3, pc}

Disassembly of section .plt:

00003fc8 <BN_div@plt-0x14>:
    3fc8:	push	{lr}		; (str lr, [sp, #-4]!)
    3fcc:	ldr	lr, [pc, #4]	; 3fd8 <BN_div@plt-0x4>
    3fd0:	add	lr, pc, lr
    3fd4:	ldr	pc, [lr, #8]!
    3fd8:	andeq	sp, r5, r0, ror sl

00003fdc <BN_div@plt>:
    3fdc:	add	ip, pc, #0, 12
    3fe0:	add	ip, ip, #380928	; 0x5d000
    3fe4:	ldr	pc, [ip, #2672]!	; 0xa70

00003fe8 <EVP_DigestInit_ex@plt>:
    3fe8:	add	ip, pc, #0, 12
    3fec:	add	ip, ip, #380928	; 0x5d000
    3ff0:	ldr	pc, [ip, #2664]!	; 0xa68

00003ff4 <RSA_set0_factors@plt>:
    3ff4:	add	ip, pc, #0, 12
    3ff8:	add	ip, ip, #380928	; 0x5d000
    3ffc:	ldr	pc, [ip, #2656]!	; 0xa60

00004000 <sigemptyset@plt>:
    4000:	add	ip, pc, #0, 12
    4004:	add	ip, ip, #380928	; 0x5d000
    4008:	ldr	pc, [ip, #2648]!	; 0xa58

0000400c <DSA_generate_parameters_ex@plt>:
    400c:	add	ip, pc, #0, 12
    4010:	add	ip, ip, #380928	; 0x5d000
    4014:	ldr	pc, [ip, #2640]!	; 0xa50

00004018 <strerror@plt>:
    4018:			; <UNDEFINED> instruction: 0xe7fd4778
    401c:	add	ip, pc, #0, 12
    4020:	add	ip, ip, #380928	; 0x5d000
    4024:	ldr	pc, [ip, #2628]!	; 0xa44

00004028 <__ctype_toupper_loc@plt>:
    4028:	add	ip, pc, #0, 12
    402c:	add	ip, ip, #380928	; 0x5d000
    4030:	ldr	pc, [ip, #2620]!	; 0xa3c

00004034 <PEM_write_RSAPrivateKey@plt>:
    4034:	add	ip, pc, #0, 12
    4038:	add	ip, ip, #380928	; 0x5d000
    403c:	ldr	pc, [ip, #2612]!	; 0xa34

00004040 <BN_lshift@plt>:
    4040:	add	ip, pc, #0, 12
    4044:	add	ip, ip, #380928	; 0x5d000
    4048:	ldr	pc, [ip, #2604]!	; 0xa2c

0000404c <mkdir@plt>:
    404c:	add	ip, pc, #0, 12
    4050:	add	ip, ip, #380928	; 0x5d000
    4054:	ldr	pc, [ip, #2596]!	; 0xa24

00004058 <localtime_r@plt>:
    4058:	add	ip, pc, #0, 12
    405c:	add	ip, ip, #380928	; 0x5d000
    4060:	ldr	pc, [ip, #2588]!	; 0xa1c

00004064 <EVP_PKEY_set1_DSA@plt>:
    4064:	add	ip, pc, #0, 12
    4068:	add	ip, ip, #380928	; 0x5d000
    406c:	ldr	pc, [ip, #2580]!	; 0xa14

00004070 <EC_KEY_free@plt>:
    4070:	add	ip, pc, #0, 12
    4074:	add	ip, ip, #380928	; 0x5d000
    4078:	ldr	pc, [ip, #2572]!	; 0xa0c

0000407c <abort@plt>:
    407c:	add	ip, pc, #0, 12
    4080:	add	ip, ip, #380928	; 0x5d000
    4084:	ldr	pc, [ip, #2564]!	; 0xa04

00004088 <connect@plt>:
    4088:	add	ip, pc, #0, 12
    408c:	add	ip, ip, #380928	; 0x5d000
    4090:	ldr	pc, [ip, #2556]!	; 0x9fc

00004094 <DSA_SIG_new@plt>:
    4094:	add	ip, pc, #0, 12
    4098:	add	ip, ip, #380928	; 0x5d000
    409c:	ldr	pc, [ip, #2548]!	; 0x9f4

000040a0 <BN_set_flags@plt>:
    40a0:	add	ip, pc, #0, 12
    40a4:	add	ip, ip, #380928	; 0x5d000
    40a8:	ldr	pc, [ip, #2540]!	; 0x9ec

000040ac <EVP_PKEY_get0_RSA@plt>:
    40ac:	add	ip, pc, #0, 12
    40b0:	add	ip, ip, #380928	; 0x5d000
    40b4:	ldr	pc, [ip, #2532]!	; 0x9e4

000040b8 <EVP_CipherInit@plt>:
    40b8:	add	ip, pc, #0, 12
    40bc:	add	ip, ip, #380928	; 0x5d000
    40c0:	ldr	pc, [ip, #2524]!	; 0x9dc

000040c4 <EC_KEY_new@plt>:
    40c4:	add	ip, pc, #0, 12
    40c8:	add	ip, ip, #380928	; 0x5d000
    40cc:	ldr	pc, [ip, #2516]!	; 0x9d4

000040d0 <ERR_get_error@plt>:
    40d0:	add	ip, pc, #0, 12
    40d4:	add	ip, ip, #380928	; 0x5d000
    40d8:	ldr	pc, [ip, #2508]!	; 0x9cc

000040dc <strcasestr@plt>:
    40dc:	add	ip, pc, #0, 12
    40e0:	add	ip, ip, #380928	; 0x5d000
    40e4:	ldr	pc, [ip, #2500]!	; 0x9c4

000040e8 <localtime@plt>:
    40e8:	add	ip, pc, #0, 12
    40ec:	add	ip, ip, #380928	; 0x5d000
    40f0:	ldr	pc, [ip, #2492]!	; 0x9bc

000040f4 <EVP_CIPHER_CTX_iv_length@plt>:
    40f4:			; <UNDEFINED> instruction: 0xe7fd4778
    40f8:	add	ip, pc, #0, 12
    40fc:	add	ip, ip, #380928	; 0x5d000
    4100:	ldr	pc, [ip, #2480]!	; 0x9b0

00004104 <opendir@plt>:
    4104:	add	ip, pc, #0, 12
    4108:	add	ip, ip, #380928	; 0x5d000
    410c:	ldr	pc, [ip, #2472]!	; 0x9a8

00004110 <memcmp@plt>:
    4110:			; <UNDEFINED> instruction: 0xe7fd4778
    4114:	add	ip, pc, #0, 12
    4118:	add	ip, ip, #380928	; 0x5d000
    411c:	ldr	pc, [ip, #2460]!	; 0x99c

00004120 <CRYPTO_get_ex_new_index@plt>:
    4120:	add	ip, pc, #0, 12
    4124:	add	ip, ip, #380928	; 0x5d000
    4128:	ldr	pc, [ip, #2452]!	; 0x994

0000412c <sysconf@plt>:
    412c:	add	ip, pc, #0, 12
    4130:	add	ip, ip, #380928	; 0x5d000
    4134:	ldr	pc, [ip, #2444]!	; 0x98c

00004138 <EVP_MD_CTX_md@plt>:
    4138:	add	ip, pc, #0, 12
    413c:	add	ip, ip, #380928	; 0x5d000
    4140:	ldr	pc, [ip, #2436]!	; 0x984

00004144 <EC_KEY_METHOD_get_sign@plt>:
    4144:	add	ip, pc, #0, 12
    4148:	add	ip, ip, #380928	; 0x5d000
    414c:	ldr	pc, [ip, #2428]!	; 0x97c

00004150 <__libc_start_main@plt>:
    4150:	add	ip, pc, #0, 12
    4154:	add	ip, ip, #380928	; 0x5d000
    4158:	ldr	pc, [ip, #2420]!	; 0x974

0000415c <BN_CTX_free@plt>:
    415c:	add	ip, pc, #0, 12
    4160:	add	ip, ip, #380928	; 0x5d000
    4164:	ldr	pc, [ip, #2412]!	; 0x96c

00004168 <EVP_PKEY_get1_EC_KEY@plt>:
    4168:	add	ip, pc, #0, 12
    416c:	add	ip, ip, #380928	; 0x5d000
    4170:	ldr	pc, [ip, #2404]!	; 0x964

00004174 <__isoc99_fscanf@plt>:
    4174:	add	ip, pc, #0, 12
    4178:	add	ip, ip, #380928	; 0x5d000
    417c:	ldr	pc, [ip, #2396]!	; 0x95c

00004180 <EVP_CIPHER_CTX_key_length@plt>:
    4180:	add	ip, pc, #0, 12
    4184:	add	ip, ip, #380928	; 0x5d000
    4188:	ldr	pc, [ip, #2388]!	; 0x954

0000418c <RSA_get_ex_data@plt>:
    418c:	add	ip, pc, #0, 12
    4190:	add	ip, ip, #380928	; 0x5d000
    4194:	ldr	pc, [ip, #2380]!	; 0x94c

00004198 <clock_gettime@plt>:
    4198:	add	ip, pc, #0, 12
    419c:	add	ip, ip, #380928	; 0x5d000
    41a0:	ldr	pc, [ip, #2372]!	; 0x944

000041a4 <ECDSA_SIG_get0@plt>:
    41a4:	add	ip, pc, #0, 12
    41a8:	add	ip, ip, #380928	; 0x5d000
    41ac:	ldr	pc, [ip, #2364]!	; 0x93c

000041b0 <__gmon_start__@plt>:
    41b0:	add	ip, pc, #0, 12
    41b4:	add	ip, ip, #380928	; 0x5d000
    41b8:	ldr	pc, [ip, #2356]!	; 0x934

000041bc <_getshort@plt>:
    41bc:	add	ip, pc, #0, 12
    41c0:	add	ip, ip, #380928	; 0x5d000
    41c4:	ldr	pc, [ip, #2348]!	; 0x92c

000041c8 <__ctype_get_mb_cur_max@plt>:
    41c8:	add	ip, pc, #0, 12
    41cc:	add	ip, ip, #380928	; 0x5d000
    41d0:	ldr	pc, [ip, #2340]!	; 0x924

000041d4 <EC_POINT_is_at_infinity@plt>:
    41d4:	add	ip, pc, #0, 12
    41d8:	add	ip, ip, #380928	; 0x5d000
    41dc:	ldr	pc, [ip, #2332]!	; 0x91c

000041e0 <rewind@plt>:
    41e0:	add	ip, pc, #0, 12
    41e4:	add	ip, ip, #380928	; 0x5d000
    41e8:	ldr	pc, [ip, #2324]!	; 0x914

000041ec <DSA_SIG_set0@plt>:
    41ec:	add	ip, pc, #0, 12
    41f0:	add	ip, ip, #380928	; 0x5d000
    41f4:	ldr	pc, [ip, #2316]!	; 0x90c

000041f8 <strsep@plt>:
    41f8:	add	ip, pc, #0, 12
    41fc:	add	ip, ip, #380928	; 0x5d000
    4200:	ldr	pc, [ip, #2308]!	; 0x904

00004204 <EC_GROUP_new_by_curve_name@plt>:
    4204:	add	ip, pc, #0, 12
    4208:	add	ip, ip, #380928	; 0x5d000
    420c:	ldr	pc, [ip, #2300]!	; 0x8fc

00004210 <strptime@plt>:
    4210:	add	ip, pc, #0, 12
    4214:	add	ip, ip, #380928	; 0x5d000
    4218:	ldr	pc, [ip, #2292]!	; 0x8f4

0000421c <socketpair@plt>:
    421c:	add	ip, pc, #0, 12
    4220:	add	ip, ip, #380928	; 0x5d000
    4224:	ldr	pc, [ip, #2284]!	; 0x8ec

00004228 <rename@plt>:
    4228:	add	ip, pc, #0, 12
    422c:	add	ip, ip, #380928	; 0x5d000
    4230:	ldr	pc, [ip, #2276]!	; 0x8e4

00004234 <fclose@plt>:
    4234:	add	ip, pc, #0, 12
    4238:	add	ip, ip, #380928	; 0x5d000
    423c:	ldr	pc, [ip, #2268]!	; 0x8dc

00004240 <fgets@plt>:
    4240:	add	ip, pc, #0, 12
    4244:	add	ip, ip, #380928	; 0x5d000
    4248:	ldr	pc, [ip, #2260]!	; 0x8d4

0000424c <getenv@plt>:
    424c:	add	ip, pc, #0, 12
    4250:	add	ip, ip, #380928	; 0x5d000
    4254:	ldr	pc, [ip, #2252]!	; 0x8cc

00004258 <EVP_PKEY_new@plt>:
    4258:	add	ip, pc, #0, 12
    425c:	add	ip, ip, #380928	; 0x5d000
    4260:	ldr	pc, [ip, #2244]!	; 0x8c4

00004264 <__printf_chk@plt>:
    4264:	add	ip, pc, #0, 12
    4268:	add	ip, ip, #380928	; 0x5d000
    426c:	ldr	pc, [ip, #2236]!	; 0x8bc

00004270 <ECDSA_size@plt>:
    4270:	add	ip, pc, #0, 12
    4274:	add	ip, ip, #380928	; 0x5d000
    4278:	ldr	pc, [ip, #2228]!	; 0x8b4

0000427c <X509_get_pubkey@plt>:
    427c:	add	ip, pc, #0, 12
    4280:	add	ip, ip, #380928	; 0x5d000
    4284:	ldr	pc, [ip, #2220]!	; 0x8ac

00004288 <DSA_do_sign@plt>:
    4288:	add	ip, pc, #0, 12
    428c:	add	ip, ip, #380928	; 0x5d000
    4290:	ldr	pc, [ip, #2212]!	; 0x8a4

00004294 <strchr@plt>:
    4294:	add	ip, pc, #0, 12
    4298:	add	ip, ip, #380928	; 0x5d000
    429c:	ldr	pc, [ip, #2204]!	; 0x89c

000042a0 <EVP_PKEY_get0_EC_KEY@plt>:
    42a0:	add	ip, pc, #0, 12
    42a4:	add	ip, ip, #380928	; 0x5d000
    42a8:	ldr	pc, [ip, #2196]!	; 0x894

000042ac <putchar@plt>:
    42ac:	add	ip, pc, #0, 12
    42b0:	add	ip, ip, #380928	; 0x5d000
    42b4:	ldr	pc, [ip, #2188]!	; 0x88c

000042b8 <strcasecmp@plt>:
    42b8:	add	ip, pc, #0, 12
    42bc:	add	ip, ip, #380928	; 0x5d000
    42c0:	ldr	pc, [ip, #2180]!	; 0x884

000042c4 <dirname@plt>:
    42c4:	add	ip, pc, #0, 12
    42c8:	add	ip, ip, #380928	; 0x5d000
    42cc:	ldr	pc, [ip, #2172]!	; 0x87c

000042d0 <EC_KEY_get0_public_key@plt>:
    42d0:	add	ip, pc, #0, 12
    42d4:	add	ip, ip, #380928	; 0x5d000
    42d8:	ldr	pc, [ip, #2164]!	; 0x874

000042dc <RSA_meth_set_priv_dec@plt>:
    42dc:	add	ip, pc, #0, 12
    42e0:	add	ip, ip, #380928	; 0x5d000
    42e4:	ldr	pc, [ip, #2156]!	; 0x86c

000042e8 <reallocarray@plt>:
    42e8:	add	ip, pc, #0, 12
    42ec:	add	ip, ip, #380928	; 0x5d000
    42f0:	ldr	pc, [ip, #2148]!	; 0x864

000042f4 <listen@plt>:
    42f4:	add	ip, pc, #0, 12
    42f8:	add	ip, ip, #380928	; 0x5d000
    42fc:	ldr	pc, [ip, #2140]!	; 0x85c

00004300 <calloc@plt>:
    4300:			; <UNDEFINED> instruction: 0xe7fd4778
    4304:	add	ip, pc, #0, 12
    4308:	add	ip, ip, #380928	; 0x5d000
    430c:	ldr	pc, [ip, #2128]!	; 0x850

00004310 <BN_set_word@plt>:
    4310:	add	ip, pc, #0, 12
    4314:	add	ip, ip, #380928	; 0x5d000
    4318:	ldr	pc, [ip, #2120]!	; 0x848

0000431c <dlclose@plt>:
    431c:			; <UNDEFINED> instruction: 0xe7fd4778
    4320:	add	ip, pc, #0, 12
    4324:	add	ip, ip, #380928	; 0x5d000
    4328:	ldr	pc, [ip, #2108]!	; 0x83c

0000432c <d2i_X509_NAME@plt>:
    432c:	add	ip, pc, #0, 12
    4330:	add	ip, ip, #380928	; 0x5d000
    4334:	ldr	pc, [ip, #2100]!	; 0x834

00004338 <BN_bin2bn@plt>:
    4338:	add	ip, pc, #0, 12
    433c:	add	ip, ip, #380928	; 0x5d000
    4340:	ldr	pc, [ip, #2092]!	; 0x82c

00004344 <mktime@plt>:
    4344:	add	ip, pc, #0, 12
    4348:	add	ip, ip, #380928	; 0x5d000
    434c:	ldr	pc, [ip, #2084]!	; 0x824

00004350 <EC_GROUP_method_of@plt>:
    4350:	add	ip, pc, #0, 12
    4354:	add	ip, ip, #380928	; 0x5d000
    4358:	ldr	pc, [ip, #2076]!	; 0x81c

0000435c <EVP_CIPHER_CTX_ctrl@plt>:
    435c:	add	ip, pc, #0, 12
    4360:	add	ip, ip, #380928	; 0x5d000
    4364:	ldr	pc, [ip, #2068]!	; 0x814

00004368 <memset@plt>:
    4368:	add	ip, pc, #0, 12
    436c:	add	ip, ip, #380928	; 0x5d000
    4370:	ldr	pc, [ip, #2060]!	; 0x80c

00004374 <gai_strerror@plt>:
    4374:			; <UNDEFINED> instruction: 0xe7fd4778
    4378:	add	ip, pc, #0, 12
    437c:	add	ip, ip, #380928	; 0x5d000
    4380:	ldr	pc, [ip, #2048]!	; 0x800

00004384 <RSA_meth_dup@plt>:
    4384:	add	ip, pc, #0, 12
    4388:	add	ip, ip, #380928	; 0x5d000
    438c:	ldr	pc, [ip, #2040]!	; 0x7f8

00004390 <EC_GROUP_free@plt>:
    4390:	add	ip, pc, #0, 12
    4394:	add	ip, ip, #380928	; 0x5d000
    4398:	ldr	pc, [ip, #2032]!	; 0x7f0

0000439c <PEM_write_DSA_PUBKEY@plt>:
    439c:	add	ip, pc, #0, 12
    43a0:	add	ip, ip, #380928	; 0x5d000
    43a4:	ldr	pc, [ip, #2024]!	; 0x7e8

000043a8 <EC_POINT_new@plt>:
    43a8:	add	ip, pc, #0, 12
    43ac:	add	ip, ip, #380928	; 0x5d000
    43b0:	ldr	pc, [ip, #2016]!	; 0x7e0

000043b4 <EVP_PKEY_base_id@plt>:
    43b4:	add	ip, pc, #0, 12
    43b8:	add	ip, ip, #380928	; 0x5d000
    43bc:	ldr	pc, [ip, #2008]!	; 0x7d8

000043c0 <freeaddrinfo@plt>:
    43c0:	add	ip, pc, #0, 12
    43c4:	add	ip, ip, #380928	; 0x5d000
    43c8:	ldr	pc, [ip, #2000]!	; 0x7d0

000043cc <EC_KEY_set_group@plt>:
    43cc:	add	ip, pc, #0, 12
    43d0:	add	ip, ip, #380928	; 0x5d000
    43d4:	ldr	pc, [ip, #1992]!	; 0x7c8

000043d8 <EC_KEY_set_public_key@plt>:
    43d8:	add	ip, pc, #0, 12
    43dc:	add	ip, ip, #380928	; 0x5d000
    43e0:	ldr	pc, [ip, #1984]!	; 0x7c0

000043e4 <strrchr@plt>:
    43e4:	add	ip, pc, #0, 12
    43e8:	add	ip, ip, #380928	; 0x5d000
    43ec:	ldr	pc, [ip, #1976]!	; 0x7b8

000043f0 <RSA_set0_key@plt>:
    43f0:	add	ip, pc, #0, 12
    43f4:	add	ip, ip, #380928	; 0x5d000
    43f8:	ldr	pc, [ip, #1968]!	; 0x7b0

000043fc <EVP_PKEY_get1_DSA@plt>:
    43fc:	add	ip, pc, #0, 12
    4400:	add	ip, ip, #380928	; 0x5d000
    4404:	ldr	pc, [ip, #1960]!	; 0x7a8

00004408 <ungetc@plt>:
    4408:	add	ip, pc, #0, 12
    440c:	add	ip, ip, #380928	; 0x5d000
    4410:	ldr	pc, [ip, #1952]!	; 0x7a0

00004414 <BN_copy@plt>:
    4414:	add	ip, pc, #0, 12
    4418:	add	ip, ip, #380928	; 0x5d000
    441c:	ldr	pc, [ip, #1944]!	; 0x798

00004420 <DSA_generate_key@plt>:
    4420:	add	ip, pc, #0, 12
    4424:	add	ip, ip, #380928	; 0x5d000
    4428:	ldr	pc, [ip, #1936]!	; 0x790

0000442c <perror@plt>:
    442c:	add	ip, pc, #0, 12
    4430:	add	ip, ip, #380928	; 0x5d000
    4434:	ldr	pc, [ip, #1928]!	; 0x788

00004438 <BN_num_bits@plt>:
    4438:	add	ip, pc, #0, 12
    443c:	add	ip, ip, #380928	; 0x5d000
    4440:	ldr	pc, [ip, #1920]!	; 0x780

00004444 <EC_KEY_get_ex_data@plt>:
    4444:	add	ip, pc, #0, 12
    4448:	add	ip, ip, #380928	; 0x5d000
    444c:	ldr	pc, [ip, #1912]!	; 0x778

00004450 <strtoll@plt>:
    4450:	add	ip, pc, #0, 12
    4454:	add	ip, ip, #380928	; 0x5d000
    4458:	ldr	pc, [ip, #1904]!	; 0x770

0000445c <__res_query@plt>:
    445c:	add	ip, pc, #0, 12
    4460:	add	ip, ip, #380928	; 0x5d000
    4464:	ldr	pc, [ip, #1896]!	; 0x768

00004468 <execlp@plt>:
    4468:	add	ip, pc, #0, 12
    446c:	add	ip, ip, #380928	; 0x5d000
    4470:	ldr	pc, [ip, #1888]!	; 0x760

00004474 <dlopen@plt>:
    4474:	add	ip, pc, #0, 12
    4478:	add	ip, ip, #380928	; 0x5d000
    447c:	ldr	pc, [ip, #1880]!	; 0x758

00004480 <__dn_expand@plt>:
    4480:	add	ip, pc, #0, 12
    4484:	add	ip, ip, #380928	; 0x5d000
    4488:	ldr	pc, [ip, #1872]!	; 0x750

0000448c <RSA_generate_key_ex@plt>:
    448c:	add	ip, pc, #0, 12
    4490:	add	ip, ip, #380928	; 0x5d000
    4494:	ldr	pc, [ip, #1864]!	; 0x748

00004498 <__fxstat64@plt>:
    4498:	add	ip, pc, #0, 12
    449c:	add	ip, ip, #380928	; 0x5d000
    44a0:	ldr	pc, [ip, #1856]!	; 0x740

000044a4 <EVP_DigestUpdate@plt>:
    44a4:	add	ip, pc, #0, 12
    44a8:	add	ip, ip, #380928	; 0x5d000
    44ac:	ldr	pc, [ip, #1848]!	; 0x738

000044b0 <BN_sub@plt>:
    44b0:	add	ip, pc, #0, 12
    44b4:	add	ip, ip, #380928	; 0x5d000
    44b8:	ldr	pc, [ip, #1840]!	; 0x730

000044bc <EC_KEY_get0_group@plt>:
    44bc:	add	ip, pc, #0, 12
    44c0:	add	ip, ip, #380928	; 0x5d000
    44c4:	ldr	pc, [ip, #1832]!	; 0x728

000044c8 <OpenSSL_version_num@plt>:
    44c8:	add	ip, pc, #0, 12
    44cc:	add	ip, ip, #380928	; 0x5d000
    44d0:	ldr	pc, [ip, #1824]!	; 0x720

000044d4 <_exit@plt>:
    44d4:	add	ip, pc, #0, 12
    44d8:	add	ip, ip, #380928	; 0x5d000
    44dc:	ldr	pc, [ip, #1816]!	; 0x718

000044e0 <DSA_get0_key@plt>:
    44e0:	add	ip, pc, #0, 12
    44e4:	add	ip, ip, #380928	; 0x5d000
    44e8:	ldr	pc, [ip, #1808]!	; 0x710

000044ec <getuid@plt>:
    44ec:	add	ip, pc, #0, 12
    44f0:	add	ip, ip, #380928	; 0x5d000
    44f4:	ldr	pc, [ip, #1800]!	; 0x708

000044f8 <BN_cmp@plt>:
    44f8:	add	ip, pc, #0, 12
    44fc:	add	ip, ip, #380928	; 0x5d000
    4500:	ldr	pc, [ip, #1792]!	; 0x700

00004504 <DSA_set0_key@plt>:
    4504:	add	ip, pc, #0, 12
    4508:	add	ip, ip, #380928	; 0x5d000
    450c:	ldr	pc, [ip, #1784]!	; 0x6f8

00004510 <RSA_get0_factors@plt>:
    4510:	add	ip, pc, #0, 12
    4514:	add	ip, ip, #380928	; 0x5d000
    4518:	ldr	pc, [ip, #1776]!	; 0x6f0

0000451c <strtoull@plt>:
    451c:	add	ip, pc, #0, 12
    4520:	add	ip, ip, #380928	; 0x5d000
    4524:	ldr	pc, [ip, #1768]!	; 0x6e8

00004528 <EVP_MD_block_size@plt>:
    4528:			; <UNDEFINED> instruction: 0xe7fd4778
    452c:	add	ip, pc, #0, 12
    4530:	add	ip, ip, #380928	; 0x5d000
    4534:	ldr	pc, [ip, #1756]!	; 0x6dc

00004538 <free@plt>:
    4538:			; <UNDEFINED> instruction: 0xe7fd4778
    453c:	add	ip, pc, #0, 12
    4540:	add	ip, ip, #380928	; 0x5d000
    4544:	ldr	pc, [ip, #1744]!	; 0x6d0

00004548 <BN_add_word@plt>:
    4548:	add	ip, pc, #0, 12
    454c:	add	ip, ip, #380928	; 0x5d000
    4550:	ldr	pc, [ip, #1736]!	; 0x6c8

00004554 <read@plt>:
    4554:	add	ip, pc, #0, 12
    4558:	add	ip, ip, #380928	; 0x5d000
    455c:	ldr	pc, [ip, #1728]!	; 0x6c0

00004560 <write@plt>:
    4560:	add	ip, pc, #0, 12
    4564:	add	ip, ip, #380928	; 0x5d000
    4568:	ldr	pc, [ip, #1720]!	; 0x6b8

0000456c <RSA_set_method@plt>:
    456c:	add	ip, pc, #0, 12
    4570:	add	ip, ip, #380928	; 0x5d000
    4574:	ldr	pc, [ip, #1712]!	; 0x6b0

00004578 <RSA_size@plt>:
    4578:	add	ip, pc, #0, 12
    457c:	add	ip, ip, #380928	; 0x5d000
    4580:	ldr	pc, [ip, #1704]!	; 0x6a8

00004584 <EVP_DigestFinal_ex@plt>:
    4584:	add	ip, pc, #0, 12
    4588:	add	ip, ip, #380928	; 0x5d000
    458c:	ldr	pc, [ip, #1696]!	; 0x6a0

00004590 <access@plt>:
    4590:	add	ip, pc, #0, 12
    4594:	add	ip, ip, #380928	; 0x5d000
    4598:	ldr	pc, [ip, #1688]!	; 0x698

0000459c <EC_POINT_point2oct@plt>:
    459c:	add	ip, pc, #0, 12
    45a0:	add	ip, ip, #380928	; 0x5d000
    45a4:	ldr	pc, [ip, #1680]!	; 0x690

000045a8 <openlog@plt>:
    45a8:	add	ip, pc, #0, 12
    45ac:	add	ip, ip, #380928	; 0x5d000
    45b0:	ldr	pc, [ip, #1672]!	; 0x688

000045b4 <gettimeofday@plt>:
    45b4:	add	ip, pc, #0, 12
    45b8:	add	ip, ip, #380928	; 0x5d000
    45bc:	ldr	pc, [ip, #1664]!	; 0x680

000045c0 <PEM_write_ECPrivateKey@plt>:
    45c0:	add	ip, pc, #0, 12
    45c4:	add	ip, ip, #380928	; 0x5d000
    45c8:	ldr	pc, [ip, #1656]!	; 0x678

000045cc <EVP_PKEY_set1_RSA@plt>:
    45cc:	add	ip, pc, #0, 12
    45d0:	add	ip, ip, #380928	; 0x5d000
    45d4:	ldr	pc, [ip, #1648]!	; 0x670

000045d8 <fseek@plt>:
    45d8:	add	ip, pc, #0, 12
    45dc:	add	ip, ip, #380928	; 0x5d000
    45e0:	ldr	pc, [ip, #1640]!	; 0x668

000045e4 <EVP_PKEY_set1_EC_KEY@plt>:
    45e4:	add	ip, pc, #0, 12
    45e8:	add	ip, ip, #380928	; 0x5d000
    45ec:	ldr	pc, [ip, #1632]!	; 0x660

000045f0 <BN_dup@plt>:
    45f0:	add	ip, pc, #0, 12
    45f4:	add	ip, ip, #380928	; 0x5d000
    45f8:	ldr	pc, [ip, #1624]!	; 0x658

000045fc <__asprintf_chk@plt>:
    45fc:	add	ip, pc, #0, 12
    4600:	add	ip, ip, #380928	; 0x5d000
    4604:	ldr	pc, [ip, #1616]!	; 0x650

00004608 <EC_KEY_generate_key@plt>:
    4608:	add	ip, pc, #0, 12
    460c:	add	ip, ip, #380928	; 0x5d000
    4610:	ldr	pc, [ip, #1608]!	; 0x648

00004614 <EC_KEY_dup@plt>:
    4614:	add	ip, pc, #0, 12
    4618:	add	ip, ip, #380928	; 0x5d000
    461c:	ldr	pc, [ip, #1600]!	; 0x640

00004620 <EC_KEY_set_ex_data@plt>:
    4620:	add	ip, pc, #0, 12
    4624:	add	ip, ip, #380928	; 0x5d000
    4628:	ldr	pc, [ip, #1592]!	; 0x638

0000462c <__memcpy_chk@plt>:
    462c:	add	ip, pc, #0, 12
    4630:	add	ip, ip, #380928	; 0x5d000
    4634:	ldr	pc, [ip, #1584]!	; 0x630

00004638 <__res_init@plt>:
    4638:	add	ip, pc, #0, 12
    463c:	add	ip, ip, #380928	; 0x5d000
    4640:	ldr	pc, [ip, #1576]!	; 0x628

00004644 <BN_clear_free@plt>:
    4644:			; <UNDEFINED> instruction: 0xe7fd4778
    4648:	add	ip, pc, #0, 12
    464c:	add	ip, ip, #380928	; 0x5d000
    4650:	ldr	pc, [ip, #1564]!	; 0x61c

00004654 <tcgetattr@plt>:
    4654:	add	ip, pc, #0, 12
    4658:	add	ip, ip, #380928	; 0x5d000
    465c:	ldr	pc, [ip, #1556]!	; 0x614

00004660 <EC_KEY_METHOD_set_sign@plt>:
    4660:	add	ip, pc, #0, 12
    4664:	add	ip, ip, #380928	; 0x5d000
    4668:	ldr	pc, [ip, #1548]!	; 0x60c

0000466c <EC_KEY_set_method@plt>:
    466c:	add	ip, pc, #0, 12
    4670:	add	ip, ip, #380928	; 0x5d000
    4674:	ldr	pc, [ip, #1540]!	; 0x604

00004678 <BIO_new@plt>:
    4678:	add	ip, pc, #0, 12
    467c:	add	ip, ip, #380928	; 0x5d000
    4680:	ldr	pc, [ip, #1532]!	; 0x5fc

00004684 <EC_POINT_get_affine_coordinates_GFp@plt>:
    4684:	add	ip, pc, #0, 12
    4688:	add	ip, ip, #380928	; 0x5d000
    468c:	ldr	pc, [ip, #1524]!	; 0x5f4

00004690 <socket@plt>:
    4690:	add	ip, pc, #0, 12
    4694:	add	ip, ip, #380928	; 0x5d000
    4698:	ldr	pc, [ip, #1516]!	; 0x5ec

0000469c <BN_hex2bn@plt>:
    469c:	add	ip, pc, #0, 12
    46a0:	add	ip, ip, #380928	; 0x5d000
    46a4:	ldr	pc, [ip, #1508]!	; 0x5e4

000046a8 <umask@plt>:
    46a8:	add	ip, pc, #0, 12
    46ac:	add	ip, ip, #380928	; 0x5d000
    46b0:	ldr	pc, [ip, #1500]!	; 0x5dc

000046b4 <RSA_meth_set_priv_enc@plt>:
    46b4:	add	ip, pc, #0, 12
    46b8:	add	ip, ip, #380928	; 0x5d000
    46bc:	ldr	pc, [ip, #1492]!	; 0x5d4

000046c0 <getaddrinfo@plt>:
    46c0:	add	ip, pc, #0, 12
    46c4:	add	ip, ip, #380928	; 0x5d000
    46c8:	ldr	pc, [ip, #1484]!	; 0x5cc

000046cc <fflush@plt>:
    46cc:	add	ip, pc, #0, 12
    46d0:	add	ip, ip, #380928	; 0x5d000
    46d4:	ldr	pc, [ip, #1476]!	; 0x5c4

000046d8 <PEM_write_DSAPrivateKey@plt>:
    46d8:	add	ip, pc, #0, 12
    46dc:	add	ip, ip, #380928	; 0x5d000
    46e0:	ldr	pc, [ip, #1468]!	; 0x5bc

000046e4 <RSA_new@plt>:
    46e4:	add	ip, pc, #0, 12
    46e8:	add	ip, ip, #380928	; 0x5d000
    46ec:	ldr	pc, [ip, #1460]!	; 0x5b4

000046f0 <ECDSA_do_verify@plt>:
    46f0:	add	ip, pc, #0, 12
    46f4:	add	ip, ip, #380928	; 0x5d000
    46f8:	ldr	pc, [ip, #1452]!	; 0x5ac

000046fc <ioctl@plt>:
    46fc:	add	ip, pc, #0, 12
    4700:	add	ip, ip, #380928	; 0x5d000
    4704:	ldr	pc, [ip, #1444]!	; 0x5a4

00004708 <RSA_meth_set1_name@plt>:
    4708:	add	ip, pc, #0, 12
    470c:	add	ip, ip, #380928	; 0x5d000
    4710:	ldr	pc, [ip, #1436]!	; 0x59c

00004714 <isatty@plt>:
    4714:	add	ip, pc, #0, 12
    4718:	add	ip, ip, #380928	; 0x5d000
    471c:	ldr	pc, [ip, #1428]!	; 0x594

00004720 <DSA_set0_pqg@plt>:
    4720:	add	ip, pc, #0, 12
    4724:	add	ip, ip, #380928	; 0x5d000
    4728:	ldr	pc, [ip, #1420]!	; 0x58c

0000472c <strsignal@plt>:
    472c:	add	ip, pc, #0, 12
    4730:	add	ip, ip, #380928	; 0x5d000
    4734:	ldr	pc, [ip, #1412]!	; 0x584

00004738 <ECDSA_SIG_new@plt>:
    4738:	add	ip, pc, #0, 12
    473c:	add	ip, ip, #380928	; 0x5d000
    4740:	ldr	pc, [ip, #1404]!	; 0x57c

00004744 <BN_is_prime_ex@plt>:
    4744:	add	ip, pc, #0, 12
    4748:	add	ip, ip, #380928	; 0x5d000
    474c:	ldr	pc, [ip, #1396]!	; 0x574

00004750 <BN_add@plt>:
    4750:	add	ip, pc, #0, 12
    4754:	add	ip, ip, #380928	; 0x5d000
    4758:	ldr	pc, [ip, #1388]!	; 0x56c

0000475c <strndup@plt>:
    475c:	add	ip, pc, #0, 12
    4760:	add	ip, ip, #380928	; 0x5d000
    4764:	ldr	pc, [ip, #1380]!	; 0x564

00004768 <strlen@plt>:
    4768:	add	ip, pc, #0, 12
    476c:	add	ip, ip, #380928	; 0x5d000
    4770:	ldr	pc, [ip, #1372]!	; 0x55c

00004774 <EC_KEY_METHOD_new@plt>:
    4774:	add	ip, pc, #0, 12
    4778:	add	ip, ip, #380928	; 0x5d000
    477c:	ldr	pc, [ip, #1364]!	; 0x554

00004780 <PEM_read_bio_PrivateKey@plt>:
    4780:	add	ip, pc, #0, 12
    4784:	add	ip, ip, #380928	; 0x5d000
    4788:	ldr	pc, [ip, #1356]!	; 0x54c

0000478c <EVP_MD_CTX_copy_ex@plt>:
    478c:	add	ip, pc, #0, 12
    4790:	add	ip, ip, #380928	; 0x5d000
    4794:	ldr	pc, [ip, #1348]!	; 0x544

00004798 <unlink@plt>:
    4798:	add	ip, pc, #0, 12
    479c:	add	ip, ip, #380928	; 0x5d000
    47a0:	ldr	pc, [ip, #1340]!	; 0x53c

000047a4 <strtoul@plt>:
    47a4:	add	ip, pc, #0, 12
    47a8:	add	ip, ip, #380928	; 0x5d000
    47ac:	ldr	pc, [ip, #1332]!	; 0x534

000047b0 <EC_POINT_cmp@plt>:
    47b0:	add	ip, pc, #0, 12
    47b4:	add	ip, ip, #380928	; 0x5d000
    47b8:	ldr	pc, [ip, #1324]!	; 0x52c

000047bc <BN_mod_word@plt>:
    47bc:	add	ip, pc, #0, 12
    47c0:	add	ip, ip, #380928	; 0x5d000
    47c4:	ldr	pc, [ip, #1316]!	; 0x524

000047c8 <BN_print_fp@plt>:
    47c8:	add	ip, pc, #0, 12
    47cc:	add	ip, ip, #380928	; 0x5d000
    47d0:	ldr	pc, [ip, #1308]!	; 0x51c

000047d4 <EC_KEY_new_by_curve_name@plt>:
    47d4:	add	ip, pc, #0, 12
    47d8:	add	ip, ip, #380928	; 0x5d000
    47dc:	ldr	pc, [ip, #1300]!	; 0x514

000047e0 <memcpy@plt>:
    47e0:	add	ip, pc, #0, 12
    47e4:	add	ip, ip, #380928	; 0x5d000
    47e8:	ldr	pc, [ip, #1292]!	; 0x50c

000047ec <setlocale@plt>:
    47ec:			; <UNDEFINED> instruction: 0xe7fd4778
    47f0:	add	ip, pc, #0, 12
    47f4:	add	ip, ip, #380928	; 0x5d000
    47f8:	ldr	pc, [ip, #1280]!	; 0x500

000047fc <__h_errno_location@plt>:
    47fc:	add	ip, pc, #0, 12
    4800:	add	ip, ip, #380928	; 0x5d000
    4804:	ldr	pc, [ip, #1272]!	; 0x4f8

00004808 <fopen64@plt>:
    4808:	add	ip, pc, #0, 12
    480c:	add	ip, ip, #380928	; 0x5d000
    4810:	ldr	pc, [ip, #1264]!	; 0x4f0

00004814 <EC_KEY_OpenSSL@plt>:
    4814:	add	ip, pc, #0, 12
    4818:	add	ip, ip, #380928	; 0x5d000
    481c:	ldr	pc, [ip, #1256]!	; 0x4e8

00004820 <getpwuid@plt>:
    4820:	add	ip, pc, #0, 12
    4824:	add	ip, ip, #380928	; 0x5d000
    4828:	ldr	pc, [ip, #1248]!	; 0x4e0

0000482c <__ctype_tolower_loc@plt>:
    482c:	add	ip, pc, #0, 12
    4830:	add	ip, ip, #380928	; 0x5d000
    4834:	ldr	pc, [ip, #1240]!	; 0x4d8

00004838 <PEM_write_EC_PUBKEY@plt>:
    4838:	add	ip, pc, #0, 12
    483c:	add	ip, ip, #380928	; 0x5d000
    4840:	ldr	pc, [ip, #1232]!	; 0x4d0

00004844 <__res_state@plt>:
    4844:	add	ip, pc, #0, 12
    4848:	add	ip, ip, #380928	; 0x5d000
    484c:	ldr	pc, [ip, #1224]!	; 0x4c8

00004850 <EVP_MD_CTX_new@plt>:
    4850:	add	ip, pc, #0, 12
    4854:	add	ip, ip, #380928	; 0x5d000
    4858:	ldr	pc, [ip, #1216]!	; 0x4c0

0000485c <BIO_s_mem@plt>:
    485c:	add	ip, pc, #0, 12
    4860:	add	ip, ip, #380928	; 0x5d000
    4864:	ldr	pc, [ip, #1208]!	; 0x4b8

00004868 <X509_NAME_oneline@plt>:
    4868:	add	ip, pc, #0, 12
    486c:	add	ip, ip, #380928	; 0x5d000
    4870:	ldr	pc, [ip, #1200]!	; 0x4b0

00004874 <feof@plt>:
    4874:	add	ip, pc, #0, 12
    4878:	add	ip, ip, #380928	; 0x5d000
    487c:	ldr	pc, [ip, #1192]!	; 0x4a8

00004880 <getppid@plt>:
    4880:	add	ip, pc, #0, 12
    4884:	add	ip, ip, #380928	; 0x5d000
    4888:	ldr	pc, [ip, #1184]!	; 0x4a0

0000488c <EC_GROUP_get_curve_name@plt>:
    488c:	add	ip, pc, #0, 12
    4890:	add	ip, ip, #380928	; 0x5d000
    4894:	ldr	pc, [ip, #1176]!	; 0x498

00004898 <RSA_public_decrypt@plt>:
    4898:	add	ip, pc, #0, 12
    489c:	add	ip, ip, #380928	; 0x5d000
    48a0:	ldr	pc, [ip, #1168]!	; 0x490

000048a4 <fgetc@plt>:
    48a4:	add	ip, pc, #0, 12
    48a8:	add	ip, ip, #380928	; 0x5d000
    48ac:	ldr	pc, [ip, #1160]!	; 0x488

000048b0 <__explicit_bzero_chk@plt>:
    48b0:			; <UNDEFINED> instruction: 0xe7fd4778
    48b4:	add	ip, pc, #0, 12
    48b8:	add	ip, ip, #380928	; 0x5d000
    48bc:	ldr	pc, [ip, #1148]!	; 0x47c

000048c0 <BN_value_one@plt>:
    48c0:	add	ip, pc, #0, 12
    48c4:	add	ip, ip, #380928	; 0x5d000
    48c8:	ldr	pc, [ip, #1140]!	; 0x474

000048cc <ENGINE_load_builtin_engines@plt>:
    48cc:	add	ip, pc, #0, 12
    48d0:	add	ip, ip, #380928	; 0x5d000
    48d4:	ldr	pc, [ip, #1132]!	; 0x46c

000048d8 <strtol@plt>:
    48d8:	add	ip, pc, #0, 12
    48dc:	add	ip, ip, #380928	; 0x5d000
    48e0:	ldr	pc, [ip, #1124]!	; 0x464

000048e4 <waitpid@plt>:
    48e4:	add	ip, pc, #0, 12
    48e8:	add	ip, ip, #380928	; 0x5d000
    48ec:	ldr	pc, [ip, #1116]!	; 0x45c

000048f0 <__vsnprintf_chk@plt>:
    48f0:	add	ip, pc, #0, 12
    48f4:	add	ip, ip, #380928	; 0x5d000
    48f8:	ldr	pc, [ip, #1108]!	; 0x454

000048fc <BN_new@plt>:
    48fc:	add	ip, pc, #0, 12
    4900:	add	ip, ip, #380928	; 0x5d000
    4904:	ldr	pc, [ip, #1100]!	; 0x44c

00004908 <_getlong@plt>:
    4908:	add	ip, pc, #0, 12
    490c:	add	ip, ip, #380928	; 0x5d000
    4910:	ldr	pc, [ip, #1092]!	; 0x444

00004914 <ctime@plt>:
    4914:	add	ip, pc, #0, 12
    4918:	add	ip, ip, #380928	; 0x5d000
    491c:	ldr	pc, [ip, #1084]!	; 0x43c

00004920 <open64@plt>:
    4920:	add	ip, pc, #0, 12
    4924:	add	ip, ip, #380928	; 0x5d000
    4928:	ldr	pc, [ip, #1076]!	; 0x434

0000492c <memmem@plt>:
    492c:	add	ip, pc, #0, 12
    4930:	add	ip, ip, #380928	; 0x5d000
    4934:	ldr	pc, [ip, #1068]!	; 0x42c

00004938 <EVP_Digest@plt>:
    4938:	add	ip, pc, #0, 12
    493c:	add	ip, ip, #380928	; 0x5d000
    4940:	ldr	pc, [ip, #1060]!	; 0x424

00004944 <raise@plt>:
    4944:			; <UNDEFINED> instruction: 0xe7fd4778
    4948:	add	ip, pc, #0, 12
    494c:	add	ip, ip, #380928	; 0x5d000
    4950:	ldr	pc, [ip, #1048]!	; 0x418

00004954 <EVP_CIPHER_CTX_iv@plt>:
    4954:	add	ip, pc, #0, 12
    4958:	add	ip, ip, #380928	; 0x5d000
    495c:	ldr	pc, [ip, #1040]!	; 0x410

00004960 <ERR_error_string@plt>:
    4960:	add	ip, pc, #0, 12
    4964:	add	ip, ip, #380928	; 0x5d000
    4968:	ldr	pc, [ip, #1032]!	; 0x408

0000496c <fcntl64@plt>:
    496c:	add	ip, pc, #0, 12
    4970:	add	ip, ip, #380928	; 0x5d000
    4974:	ldr	pc, [ip, #1024]!	; 0x400

00004978 <EVP_CIPHER_CTX_set_key_length@plt>:
    4978:	add	ip, pc, #0, 12
    497c:	add	ip, ip, #380928	; 0x5d000
    4980:	ldr	pc, [ip, #1016]!	; 0x3f8

00004984 <__snprintf_chk@plt>:
    4984:	add	ip, pc, #0, 12
    4988:	add	ip, ip, #380928	; 0x5d000
    498c:	ldr	pc, [ip, #1008]!	; 0x3f0

00004990 <dirfd@plt>:
    4990:	add	ip, pc, #0, 12
    4994:	add	ip, ip, #380928	; 0x5d000
    4998:	ldr	pc, [ip, #1000]!	; 0x3e8

0000499c <bind@plt>:
    499c:	add	ip, pc, #0, 12
    49a0:	add	ip, ip, #380928	; 0x5d000
    49a4:	ldr	pc, [ip, #992]!	; 0x3e0

000049a8 <fdopen@plt>:
    49a8:	add	ip, pc, #0, 12
    49ac:	add	ip, ip, #380928	; 0x5d000
    49b0:	ldr	pc, [ip, #984]!	; 0x3d8

000049b4 <EVP_CIPHER_CTX_new@plt>:
    49b4:	add	ip, pc, #0, 12
    49b8:	add	ip, ip, #380928	; 0x5d000
    49bc:	ldr	pc, [ip, #976]!	; 0x3d0

000049c0 <BN_CTX_new@plt>:
    49c0:	add	ip, pc, #0, 12
    49c4:	add	ip, ip, #380928	; 0x5d000
    49c8:	ldr	pc, [ip, #968]!	; 0x3c8

000049cc <RSA_get_default_method@plt>:
    49cc:	add	ip, pc, #0, 12
    49d0:	add	ip, ip, #380928	; 0x5d000
    49d4:	ldr	pc, [ip, #960]!	; 0x3c0

000049d8 <__syslog_chk@plt>:
    49d8:	add	ip, pc, #0, 12
    49dc:	add	ip, ip, #380928	; 0x5d000
    49e0:	ldr	pc, [ip, #952]!	; 0x3b8

000049e4 <strstr@plt>:
    49e4:	add	ip, pc, #0, 12
    49e8:	add	ip, ip, #380928	; 0x5d000
    49ec:	ldr	pc, [ip, #944]!	; 0x3b0

000049f0 <EC_KEY_set_private_key@plt>:
    49f0:	add	ip, pc, #0, 12
    49f4:	add	ip, ip, #380928	; 0x5d000
    49f8:	ldr	pc, [ip, #936]!	; 0x3a8

000049fc <X509_NAME_free@plt>:
    49fc:	add	ip, pc, #0, 12
    4a00:	add	ip, ip, #380928	; 0x5d000
    4a04:	ldr	pc, [ip, #928]!	; 0x3a0

00004a08 <close@plt>:
    4a08:			; <UNDEFINED> instruction: 0xe7fd4778
    4a0c:	add	ip, pc, #0, 12
    4a10:	add	ip, ip, #380928	; 0x5d000
    4a14:	ldr	pc, [ip, #916]!	; 0x394

00004a18 <EC_GROUP_get_order@plt>:
    4a18:	add	ip, pc, #0, 12
    4a1c:	add	ip, ip, #380928	; 0x5d000
    4a20:	ldr	pc, [ip, #908]!	; 0x38c

00004a24 <PEM_write_bio_ECPrivateKey@plt>:
    4a24:	add	ip, pc, #0, 12
    4a28:	add	ip, ip, #380928	; 0x5d000
    4a2c:	ldr	pc, [ip, #900]!	; 0x384

00004a30 <fwrite@plt>:
    4a30:			; <UNDEFINED> instruction: 0xe7fd4778
    4a34:	add	ip, pc, #0, 12
    4a38:	add	ip, ip, #380928	; 0x5d000
    4a3c:	ldr	pc, [ip, #888]!	; 0x378

00004a40 <EC_POINT_mul@plt>:
    4a40:	add	ip, pc, #0, 12
    4a44:	add	ip, ip, #380928	; 0x5d000
    4a48:	ldr	pc, [ip, #880]!	; 0x370

00004a4c <closedir@plt>:
    4a4c:	add	ip, pc, #0, 12
    4a50:	add	ip, ip, #380928	; 0x5d000
    4a54:	ldr	pc, [ip, #872]!	; 0x368

00004a58 <ERR_peek_last_error@plt>:
    4a58:	add	ip, pc, #0, 12
    4a5c:	add	ip, ip, #380928	; 0x5d000
    4a60:	ldr	pc, [ip, #864]!	; 0x360

00004a64 <strncasecmp@plt>:
    4a64:	add	ip, pc, #0, 12
    4a68:	add	ip, ip, #380928	; 0x5d000
    4a6c:	ldr	pc, [ip, #856]!	; 0x358

00004a70 <RSA_set_ex_data@plt>:
    4a70:	add	ip, pc, #0, 12
    4a74:	add	ip, ip, #380928	; 0x5d000
    4a78:	ldr	pc, [ip, #848]!	; 0x350

00004a7c <BN_bn2hex@plt>:
    4a7c:	add	ip, pc, #0, 12
    4a80:	add	ip, ip, #380928	; 0x5d000
    4a84:	ldr	pc, [ip, #840]!	; 0x348

00004a88 <o2i_ECPublicKey@plt>:
    4a88:	add	ip, pc, #0, 12
    4a8c:	add	ip, ip, #380928	; 0x5d000
    4a90:	ldr	pc, [ip, #832]!	; 0x340

00004a94 <time@plt>:
    4a94:	add	ip, pc, #0, 12
    4a98:	add	ip, ip, #380928	; 0x5d000
    4a9c:	ldr	pc, [ip, #824]!	; 0x338

00004aa0 <ERR_peek_error@plt>:
    4aa0:	add	ip, pc, #0, 12
    4aa4:	add	ip, ip, #380928	; 0x5d000
    4aa8:	ldr	pc, [ip, #816]!	; 0x330

00004aac <setvbuf@plt>:
    4aac:	add	ip, pc, #0, 12
    4ab0:	add	ip, ip, #380928	; 0x5d000
    4ab4:	ldr	pc, [ip, #808]!	; 0x328

00004ab8 <__ctype_b_loc@plt>:
    4ab8:	add	ip, pc, #0, 12
    4abc:	add	ip, ip, #380928	; 0x5d000
    4ac0:	ldr	pc, [ip, #800]!	; 0x320

00004ac4 <__xstat64@plt>:
    4ac4:	add	ip, pc, #0, 12
    4ac8:	add	ip, ip, #380928	; 0x5d000
    4acc:	ldr	pc, [ip, #792]!	; 0x318

00004ad0 <BN_rshift@plt>:
    4ad0:	add	ip, pc, #0, 12
    4ad4:	add	ip, ip, #380928	; 0x5d000
    4ad8:	ldr	pc, [ip, #784]!	; 0x310

00004adc <PEM_read_RSAPublicKey@plt>:
    4adc:	add	ip, pc, #0, 12
    4ae0:	add	ip, ip, #380928	; 0x5d000
    4ae4:	ldr	pc, [ip, #776]!	; 0x308

00004ae8 <EC_GROUP_cmp@plt>:
    4ae8:	add	ip, pc, #0, 12
    4aec:	add	ip, ip, #380928	; 0x5d000
    4af0:	ldr	pc, [ip, #768]!	; 0x300

00004af4 <BIO_write@plt>:
    4af4:	add	ip, pc, #0, 12
    4af8:	add	ip, ip, #380928	; 0x5d000
    4afc:	ldr	pc, [ip, #760]!	; 0x2f8

00004b00 <strdup@plt>:
    4b00:			; <UNDEFINED> instruction: 0xe7fd4778
    4b04:	add	ip, pc, #0, 12
    4b08:	add	ip, ip, #380928	; 0x5d000
    4b0c:	ldr	pc, [ip, #748]!	; 0x2ec

00004b10 <malloc@plt>:
    4b10:	add	ip, pc, #0, 12
    4b14:	add	ip, ip, #380928	; 0x5d000
    4b18:	ldr	pc, [ip, #740]!	; 0x2e4

00004b1c <EVP_aes_128_cbc@plt>:
    4b1c:	add	ip, pc, #0, 12
    4b20:	add	ip, ip, #380928	; 0x5d000
    4b24:	ldr	pc, [ip, #732]!	; 0x2dc

00004b28 <nl_langinfo@plt>:
    4b28:	add	ip, pc, #0, 12
    4b2c:	add	ip, ip, #380928	; 0x5d000
    4b30:	ldr	pc, [ip, #724]!	; 0x2d4

00004b34 <gethostname@plt>:
    4b34:	add	ip, pc, #0, 12
    4b38:	add	ip, ip, #380928	; 0x5d000
    4b3c:	ldr	pc, [ip, #716]!	; 0x2cc

00004b40 <__stack_chk_fail@plt>:
    4b40:	add	ip, pc, #0, 12
    4b44:	add	ip, ip, #380928	; 0x5d000
    4b48:	ldr	pc, [ip, #708]!	; 0x2c4

00004b4c <sigaction@plt>:
    4b4c:	add	ip, pc, #0, 12
    4b50:	add	ip, ip, #380928	; 0x5d000
    4b54:	ldr	pc, [ip, #700]!	; 0x2bc

00004b58 <ASN1_OCTET_STRING_free@plt>:
    4b58:	add	ip, pc, #0, 12
    4b5c:	add	ip, ip, #380928	; 0x5d000
    4b60:	ldr	pc, [ip, #692]!	; 0x2b4

00004b64 <DSA_free@plt>:
    4b64:	add	ip, pc, #0, 12
    4b68:	add	ip, ip, #380928	; 0x5d000
    4b6c:	ldr	pc, [ip, #684]!	; 0x2ac

00004b70 <__fprintf_chk@plt>:
    4b70:	add	ip, pc, #0, 12
    4b74:	add	ip, ip, #380928	; 0x5d000
    4b78:	ldr	pc, [ip, #676]!	; 0x2a4

00004b7c <BN_set_bit@plt>:
    4b7c:	add	ip, pc, #0, 12
    4b80:	add	ip, ip, #380928	; 0x5d000
    4b84:	ldr	pc, [ip, #668]!	; 0x29c

00004b88 <poll@plt>:
    4b88:	add	ip, pc, #0, 12
    4b8c:	add	ip, ip, #380928	; 0x5d000
    4b90:	ldr	pc, [ip, #660]!	; 0x294

00004b94 <__getdelim@plt>:
    4b94:	add	ip, pc, #0, 12
    4b98:	add	ip, ip, #380928	; 0x5d000
    4b9c:	ldr	pc, [ip, #652]!	; 0x28c

00004ba0 <dlerror@plt>:
    4ba0:	add	ip, pc, #0, 12
    4ba4:	add	ip, ip, #380928	; 0x5d000
    4ba8:	ldr	pc, [ip, #644]!	; 0x284

00004bac <PEM_read_PUBKEY@plt>:
    4bac:	add	ip, pc, #0, 12
    4bb0:	add	ip, ip, #380928	; 0x5d000
    4bb4:	ldr	pc, [ip, #636]!	; 0x27c

00004bb8 <fputc@plt>:
    4bb8:			; <UNDEFINED> instruction: 0xe7fd4778
    4bbc:	add	ip, pc, #0, 12
    4bc0:	add	ip, ip, #380928	; 0x5d000
    4bc4:	ldr	pc, [ip, #624]!	; 0x270

00004bc8 <PEM_write_bio_RSAPrivateKey@plt>:
    4bc8:	add	ip, pc, #0, 12
    4bcc:	add	ip, ip, #380928	; 0x5d000
    4bd0:	ldr	pc, [ip, #616]!	; 0x268

00004bd4 <BN_rand@plt>:
    4bd4:	add	ip, pc, #0, 12
    4bd8:	add	ip, ip, #380928	; 0x5d000
    4bdc:	ldr	pc, [ip, #608]!	; 0x260

00004be0 <PEM_write_bio_DSAPrivateKey@plt>:
    4be0:	add	ip, pc, #0, 12
    4be4:	add	ip, ip, #380928	; 0x5d000
    4be8:	ldr	pc, [ip, #600]!	; 0x258

00004bec <getgrgid@plt>:
    4bec:	add	ip, pc, #0, 12
    4bf0:	add	ip, ip, #380928	; 0x5d000
    4bf4:	ldr	pc, [ip, #592]!	; 0x250

00004bf8 <RSA_sign@plt>:
    4bf8:	add	ip, pc, #0, 12
    4bfc:	add	ip, ip, #380928	; 0x5d000
    4c00:	ldr	pc, [ip, #584]!	; 0x248

00004c04 <DSA_SIG_get0@plt>:
    4c04:	add	ip, pc, #0, 12
    4c08:	add	ip, ip, #380928	; 0x5d000
    4c0c:	ldr	pc, [ip, #576]!	; 0x240

00004c10 <memmove@plt>:
    4c10:	add	ip, pc, #0, 12
    4c14:	add	ip, ip, #380928	; 0x5d000
    4c18:	ldr	pc, [ip, #568]!	; 0x238

00004c1c <sigfillset@plt>:
    4c1c:	add	ip, pc, #0, 12
    4c20:	add	ip, ip, #380928	; 0x5d000
    4c24:	ldr	pc, [ip, #560]!	; 0x230

00004c28 <EC_GROUP_set_asn1_flag@plt>:
    4c28:	add	ip, pc, #0, 12
    4c2c:	add	ip, ip, #380928	; 0x5d000
    4c30:	ldr	pc, [ip, #552]!	; 0x228

00004c34 <RSA_set0_crt_params@plt>:
    4c34:	add	ip, pc, #0, 12
    4c38:	add	ip, ip, #380928	; 0x5d000
    4c3c:	ldr	pc, [ip, #544]!	; 0x220

00004c40 <DSA_do_verify@plt>:
    4c40:	add	ip, pc, #0, 12
    4c44:	add	ip, ip, #380928	; 0x5d000
    4c48:	ldr	pc, [ip, #536]!	; 0x218

00004c4c <DSA_get0_pqg@plt>:
    4c4c:	add	ip, pc, #0, 12
    4c50:	add	ip, ip, #380928	; 0x5d000
    4c54:	ldr	pc, [ip, #528]!	; 0x210

00004c58 <dup2@plt>:
    4c58:	add	ip, pc, #0, 12
    4c5c:	add	ip, ip, #380928	; 0x5d000
    4c60:	ldr	pc, [ip, #520]!	; 0x208

00004c64 <EC_POINT_oct2point@plt>:
    4c64:	add	ip, pc, #0, 12
    4c68:	add	ip, ip, #380928	; 0x5d000
    4c6c:	ldr	pc, [ip, #512]!	; 0x200

00004c70 <EVP_CIPHER_CTX_free@plt>:
    4c70:	add	ip, pc, #0, 12
    4c74:	add	ip, ip, #380928	; 0x5d000
    4c78:	ldr	pc, [ip, #504]!	; 0x1f8

00004c7c <puts@plt>:
    4c7c:	add	ip, pc, #0, 12
    4c80:	add	ip, ip, #380928	; 0x5d000
    4c84:	ldr	pc, [ip, #496]!	; 0x1f0

00004c88 <strftime@plt>:
    4c88:	add	ip, pc, #0, 12
    4c8c:	add	ip, ip, #380928	; 0x5d000
    4c90:	ldr	pc, [ip, #488]!	; 0x1e8

00004c94 <EVP_MD_CTX_free@plt>:
    4c94:	add	ip, pc, #0, 12
    4c98:	add	ip, ip, #380928	; 0x5d000
    4c9c:	ldr	pc, [ip, #480]!	; 0x1e0

00004ca0 <tcsetattr@plt>:
    4ca0:	add	ip, pc, #0, 12
    4ca4:	add	ip, ip, #380928	; 0x5d000
    4ca8:	ldr	pc, [ip, #472]!	; 0x1d8

00004cac <ENGINE_register_all_complete@plt>:
    4cac:	add	ip, pc, #0, 12
    4cb0:	add	ip, ip, #380928	; 0x5d000
    4cb4:	ldr	pc, [ip, #464]!	; 0x1d0

00004cb8 <getpid@plt>:
    4cb8:	add	ip, pc, #0, 12
    4cbc:	add	ip, ip, #380928	; 0x5d000
    4cc0:	ldr	pc, [ip, #456]!	; 0x1c8

00004cc4 <EC_POINT_free@plt>:
    4cc4:	add	ip, pc, #0, 12
    4cc8:	add	ip, ip, #380928	; 0x5d000
    4ccc:	ldr	pc, [ip, #448]!	; 0x1c0

00004cd0 <RAND_bytes@plt>:
    4cd0:	add	ip, pc, #0, 12
    4cd4:	add	ip, ip, #380928	; 0x5d000
    4cd8:	ldr	pc, [ip, #440]!	; 0x1b8

00004cdc <endpwent@plt>:
    4cdc:	add	ip, pc, #0, 12
    4ce0:	add	ip, ip, #380928	; 0x5d000
    4ce4:	ldr	pc, [ip, #432]!	; 0x1b0

00004ce8 <EVP_Cipher@plt>:
    4ce8:	add	ip, pc, #0, 12
    4cec:	add	ip, ip, #380928	; 0x5d000
    4cf0:	ldr	pc, [ip, #424]!	; 0x1a8

00004cf4 <d2i_ECPKParameters@plt>:
    4cf4:	add	ip, pc, #0, 12
    4cf8:	add	ip, ip, #380928	; 0x5d000
    4cfc:	ldr	pc, [ip, #416]!	; 0x1a0

00004d00 <mbtowc@plt>:
    4d00:	add	ip, pc, #0, 12
    4d04:	add	ip, ip, #380928	; 0x5d000
    4d08:	ldr	pc, [ip, #408]!	; 0x198

00004d0c <closelog@plt>:
    4d0c:			; <UNDEFINED> instruction: 0xe7fd4778
    4d10:	add	ip, pc, #0, 12
    4d14:	add	ip, ip, #380928	; 0x5d000
    4d18:	ldr	pc, [ip, #396]!	; 0x18c

00004d1c <EVP_PKEY_free@plt>:
    4d1c:	add	ip, pc, #0, 12
    4d20:	add	ip, ip, #380928	; 0x5d000
    4d24:	ldr	pc, [ip, #388]!	; 0x184

00004d28 <RSA_blinding_on@plt>:
    4d28:	add	ip, pc, #0, 12
    4d2c:	add	ip, ip, #380928	; 0x5d000
    4d30:	ldr	pc, [ip, #380]!	; 0x17c

00004d34 <fork@plt>:
    4d34:	add	ip, pc, #0, 12
    4d38:	add	ip, ip, #380928	; 0x5d000
    4d3c:	ldr	pc, [ip, #372]!	; 0x174

00004d40 <RSA_get0_crt_params@plt>:
    4d40:	add	ip, pc, #0, 12
    4d44:	add	ip, ip, #380928	; 0x5d000
    4d48:	ldr	pc, [ip, #364]!	; 0x16c

00004d4c <BN_bn2bin@plt>:
    4d4c:	add	ip, pc, #0, 12
    4d50:	add	ip, ip, #380928	; 0x5d000
    4d54:	ldr	pc, [ip, #356]!	; 0x164

00004d58 <strspn@plt>:
    4d58:	add	ip, pc, #0, 12
    4d5c:	add	ip, ip, #380928	; 0x5d000
    4d60:	ldr	pc, [ip, #348]!	; 0x15c

00004d64 <ECDSA_SIG_free@plt>:
    4d64:	add	ip, pc, #0, 12
    4d68:	add	ip, ip, #380928	; 0x5d000
    4d6c:	ldr	pc, [ip, #340]!	; 0x154

00004d70 <__realpath_chk@plt>:
    4d70:	add	ip, pc, #0, 12
    4d74:	add	ip, ip, #380928	; 0x5d000
    4d78:	ldr	pc, [ip, #332]!	; 0x14c

00004d7c <RSA_free@plt>:
    4d7c:	add	ip, pc, #0, 12
    4d80:	add	ip, ip, #380928	; 0x5d000
    4d84:	ldr	pc, [ip, #324]!	; 0x144

00004d88 <readdir64@plt>:
    4d88:	add	ip, pc, #0, 12
    4d8c:	add	ip, ip, #380928	; 0x5d000
    4d90:	ldr	pc, [ip, #316]!	; 0x13c

00004d94 <BIO_ctrl@plt>:
    4d94:	add	ip, pc, #0, 12
    4d98:	add	ip, ip, #380928	; 0x5d000
    4d9c:	ldr	pc, [ip, #308]!	; 0x134

00004da0 <ECDSA_SIG_set0@plt>:
    4da0:	add	ip, pc, #0, 12
    4da4:	add	ip, ip, #380928	; 0x5d000
    4da8:	ldr	pc, [ip, #300]!	; 0x12c

00004dac <BIO_free@plt>:
    4dac:	add	ip, pc, #0, 12
    4db0:	add	ip, ip, #380928	; 0x5d000
    4db4:	ldr	pc, [ip, #292]!	; 0x124

00004db8 <EVP_sha512@plt>:
    4db8:	add	ip, pc, #0, 12
    4dbc:	add	ip, ip, #380928	; 0x5d000
    4dc0:	ldr	pc, [ip, #284]!	; 0x11c

00004dc4 <snprintf@plt>:
    4dc4:	add	ip, pc, #0, 12
    4dc8:	add	ip, ip, #380928	; 0x5d000
    4dcc:	ldr	pc, [ip, #276]!	; 0x114

00004dd0 <RAND_status@plt>:
    4dd0:	add	ip, pc, #0, 12
    4dd4:	add	ip, ip, #380928	; 0x5d000
    4dd8:	ldr	pc, [ip, #268]!	; 0x10c

00004ddc <OPENSSL_init_crypto@plt>:
    4ddc:			; <UNDEFINED> instruction: 0xe7fd4778
    4de0:	add	ip, pc, #0, 12
    4de4:	add	ip, ip, #380928	; 0x5d000
    4de8:	ldr	pc, [ip, #256]!	; 0x100

00004dec <strcspn@plt>:
    4dec:	add	ip, pc, #0, 12
    4df0:	add	ip, ip, #380928	; 0x5d000
    4df4:	ldr	pc, [ip, #248]!	; 0xf8

00004df8 <EVP_PKEY_get1_RSA@plt>:
    4df8:	add	ip, pc, #0, 12
    4dfc:	add	ip, ip, #380928	; 0x5d000
    4e00:	ldr	pc, [ip, #240]!	; 0xf0

00004e04 <wcwidth@plt>:
    4e04:	add	ip, pc, #0, 12
    4e08:	add	ip, ip, #380928	; 0x5d000
    4e0c:	ldr	pc, [ip, #232]!	; 0xe8

00004e10 <strncmp@plt>:
    4e10:	add	ip, pc, #0, 12
    4e14:	add	ip, ip, #380928	; 0x5d000
    4e18:	ldr	pc, [ip, #224]!	; 0xe0

00004e1c <RSAPublicKey_dup@plt>:
    4e1c:	add	ip, pc, #0, 12
    4e20:	add	ip, ip, #380928	; 0x5d000
    4e24:	ldr	pc, [ip, #216]!	; 0xd8

00004e28 <ECDSA_do_sign@plt>:
    4e28:	add	ip, pc, #0, 12
    4e2c:	add	ip, ip, #380928	; 0x5d000
    4e30:	ldr	pc, [ip, #208]!	; 0xd0

00004e34 <getpwent@plt>:
    4e34:	add	ip, pc, #0, 12
    4e38:	add	ip, ip, #380928	; 0x5d000
    4e3c:	ldr	pc, [ip, #200]!	; 0xc8

00004e40 <gmtime@plt>:
    4e40:	add	ip, pc, #0, 12
    4e44:	add	ip, ip, #380928	; 0x5d000
    4e48:	ldr	pc, [ip, #192]!	; 0xc0

00004e4c <EC_KEY_set_asn1_flag@plt>:
    4e4c:	add	ip, pc, #0, 12
    4e50:	add	ip, ip, #380928	; 0x5d000
    4e54:	ldr	pc, [ip, #184]!	; 0xb8

00004e58 <kill@plt>:
    4e58:	add	ip, pc, #0, 12
    4e5c:	add	ip, ip, #380928	; 0x5d000
    4e60:	ldr	pc, [ip, #176]!	; 0xb0

00004e64 <link@plt>:
    4e64:	add	ip, pc, #0, 12
    4e68:	add	ip, ip, #380928	; 0x5d000
    4e6c:	ldr	pc, [ip, #168]!	; 0xa8

00004e70 <PEM_write_RSAPublicKey@plt>:
    4e70:	add	ip, pc, #0, 12
    4e74:	add	ip, ip, #380928	; 0x5d000
    4e78:	ldr	pc, [ip, #160]!	; 0xa0

00004e7c <nanosleep@plt>:
    4e7c:	add	ip, pc, #0, 12
    4e80:	add	ip, ip, #380928	; 0x5d000
    4e84:	ldr	pc, [ip, #152]!	; 0x98

00004e88 <ferror@plt>:
    4e88:	add	ip, pc, #0, 12
    4e8c:	add	ip, ip, #380928	; 0x5d000
    4e90:	ldr	pc, [ip, #144]!	; 0x90

00004e94 <realloc@plt>:
    4e94:	add	ip, pc, #0, 12
    4e98:	add	ip, ip, #380928	; 0x5d000
    4e9c:	ldr	pc, [ip, #136]!	; 0x88

00004ea0 <d2i_X509@plt>:
    4ea0:	add	ip, pc, #0, 12
    4ea4:	add	ip, ip, #380928	; 0x5d000
    4ea8:	ldr	pc, [ip, #128]!	; 0x80

00004eac <EVP_CIPHER_CTX_iv_noconst@plt>:
    4eac:	add	ip, pc, #0, 12
    4eb0:	add	ip, ip, #380928	; 0x5d000
    4eb4:	ldr	pc, [ip, #120]!	; 0x78

00004eb8 <PEM_write_RSA_PUBKEY@plt>:
    4eb8:	add	ip, pc, #0, 12
    4ebc:	add	ip, ip, #380928	; 0x5d000
    4ec0:	ldr	pc, [ip, #112]!	; 0x70

00004ec4 <X509_free@plt>:
    4ec4:	add	ip, pc, #0, 12
    4ec8:	add	ip, ip, #380928	; 0x5d000
    4ecc:	ldr	pc, [ip, #104]!	; 0x68

00004ed0 <d2i_ASN1_OCTET_STRING@plt>:
    4ed0:	add	ip, pc, #0, 12
    4ed4:	add	ip, ip, #380928	; 0x5d000
    4ed8:	ldr	pc, [ip, #96]!	; 0x60

00004edc <getservbyname@plt>:
    4edc:	add	ip, pc, #0, 12
    4ee0:	add	ip, ip, #380928	; 0x5d000
    4ee4:	ldr	pc, [ip, #88]!	; 0x58

00004ee8 <getsockopt@plt>:
    4ee8:	add	ip, pc, #0, 12
    4eec:	add	ip, ip, #380928	; 0x5d000
    4ef0:	ldr	pc, [ip, #80]!	; 0x50

00004ef4 <pipe@plt>:
    4ef4:	add	ip, pc, #0, 12
    4ef8:	add	ip, ip, #380928	; 0x5d000
    4efc:	ldr	pc, [ip, #72]!	; 0x48

00004f00 <setsockopt@plt>:
    4f00:	add	ip, pc, #0, 12
    4f04:	add	ip, ip, #380928	; 0x5d000
    4f08:	ldr	pc, [ip, #64]!	; 0x40

00004f0c <getsid@plt>:
    4f0c:	add	ip, pc, #0, 12
    4f10:	add	ip, ip, #380928	; 0x5d000
    4f14:	ldr	pc, [ip, #56]!	; 0x38

00004f18 <strpbrk@plt>:
    4f18:	add	ip, pc, #0, 12
    4f1c:	add	ip, ip, #380928	; 0x5d000
    4f20:	ldr	pc, [ip, #48]!	; 0x30

00004f24 <DSA_SIG_free@plt>:
    4f24:	add	ip, pc, #0, 12
    4f28:	add	ip, ip, #380928	; 0x5d000
    4f2c:	ldr	pc, [ip, #40]!	; 0x28

00004f30 <memchr@plt>:
    4f30:	add	ip, pc, #0, 12
    4f34:	add	ip, ip, #380928	; 0x5d000
    4f38:	ldr	pc, [ip, #32]!

00004f3c <fchmod@plt>:
    4f3c:	add	ip, pc, #0, 12
    4f40:	add	ip, ip, #380928	; 0x5d000
    4f44:	ldr	pc, [ip, #24]!

00004f48 <EC_METHOD_get_field_type@plt>:
    4f48:	add	ip, pc, #0, 12
    4f4c:	add	ip, ip, #380928	; 0x5d000
    4f50:	ldr	pc, [ip, #16]!

00004f54 <setenv@plt>:
    4f54:	add	ip, pc, #0, 12
    4f58:	add	ip, ip, #380928	; 0x5d000
    4f5c:	ldr	pc, [ip, #8]!

00004f60 <strcmp@plt>:
    4f60:	add	ip, pc, #0, 12
    4f64:	add	ip, ip, #380928	; 0x5d000
    4f68:	ldr	pc, [ip, #0]!

00004f6c <EC_KEY_get0_private_key@plt>:
    4f6c:	add	ip, pc, #0, 12
    4f70:	add	ip, ip, #92, 20	; 0x5c000
    4f74:	ldr	pc, [ip, #4088]!	; 0xff8

00004f78 <exit@plt>:
    4f78:	add	ip, pc, #0, 12
    4f7c:	add	ip, ip, #92, 20	; 0x5c000
    4f80:	ldr	pc, [ip, #4080]!	; 0xff0

00004f84 <__vasprintf_chk@plt>:
    4f84:	add	ip, pc, #0, 12
    4f88:	add	ip, ip, #92, 20	; 0x5c000
    4f8c:	ldr	pc, [ip, #4072]!	; 0xfe8

00004f90 <__errno_location@plt>:
    4f90:	add	ip, pc, #0, 12
    4f94:	add	ip, ip, #92, 20	; 0x5c000
    4f98:	ldr	pc, [ip, #4064]!	; 0xfe0

00004f9c <DSA_new@plt>:
    4f9c:	add	ip, pc, #0, 12
    4fa0:	add	ip, ip, #92, 20	; 0x5c000
    4fa4:	ldr	pc, [ip, #4056]!	; 0xfd8

00004fa8 <dlsym@plt>:
    4fa8:	add	ip, pc, #0, 12
    4fac:	add	ip, ip, #92, 20	; 0x5c000
    4fb0:	ldr	pc, [ip, #4048]!	; 0xfd0

00004fb4 <RSA_get0_key@plt>:
    4fb4:	add	ip, pc, #0, 12
    4fb8:	add	ip, ip, #92, 20	; 0x5c000
    4fbc:	ldr	pc, [ip, #4040]!	; 0xfc8

00004fc0 <__cxa_finalize@plt>:
    4fc0:	add	ip, pc, #0, 12
    4fc4:	add	ip, ip, #92, 20	; 0x5c000
    4fc8:	ldr	pc, [ip, #4032]!	; 0xfc0

00004fcc <getpwnam@plt>:
    4fcc:	add	ip, pc, #0, 12
    4fd0:	add	ip, ip, #92, 20	; 0x5c000
    4fd4:	ldr	pc, [ip, #4024]!	; 0xfb8

00004fd8 <getpagesize@plt>:
    4fd8:	add	ip, pc, #0, 12
    4fdc:	add	ip, ip, #92, 20	; 0x5c000
    4fe0:	ldr	pc, [ip, #4016]!	; 0xfb0

00004fe4 <BN_free@plt>:
    4fe4:	add	ip, pc, #0, 12
    4fe8:	add	ip, ip, #92, 20	; 0x5c000
    4fec:	ldr	pc, [ip, #4008]!	; 0xfa8

00004ff0 <fputs@plt>:
    4ff0:	add	ip, pc, #0, 12
    4ff4:	add	ip, ip, #92, 20	; 0x5c000
    4ff8:	ldr	pc, [ip, #4000]!	; 0xfa0

00004ffc <PEM_write_bio_PrivateKey@plt>:
    4ffc:	add	ip, pc, #0, 12
    5000:	add	ip, ip, #92, 20	; 0x5c000
    5004:	ldr	pc, [ip, #3992]!	; 0xf98

Disassembly of section .text:

00005008 <error@@Base-0x16acc>:
    5008:	svcmi	0x00f0e92d
    500c:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
    5010:	strmi	r8, [sp], -r4, lsl #22
    5014:	stceq	8, cr15, [r8], {223}	; 0xdf
    5018:			; <UNDEFINED> instruction: 0xf8df2700
    501c:	ldrbtmi	r1, [r8], #-3080	; 0xfffff3f8
    5020:	stcge	8, cr15, [r4], {223}	; 0xdf
    5024:	cfstr64pl	mvdx15, [r6, #-692]	; 0xfffffd4c
    5028:	ldrbtmi	fp, [sl], #133	; 0x85
    502c:			; <UNDEFINED> instruction: 0xf50dab34
    5030:	movwls	r5, #29254	; 0x7246
    5034:	stmdapl	r1, {r2, r3, r9, ip, sp}^
    5038:	andsvs	r6, r1, r9, lsl #16
    503c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    5040:	stcvc	8, cr15, [ip], #-268	; 0xfffffef4
    5044:			; <UNDEFINED> instruction: 0xf01a972a
    5048:	stmdavs	r8!, {r0, r2, r6, r7, r8, fp, ip, sp, lr, pc}
    504c:			; <UNDEFINED> instruction: 0xffbaf023
    5050:	blcc	ff6433d4 <mkdtemp@@Base+0xff6182c4>
    5054:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    5058:	andsvs	r9, r8, r7, lsr #6
    505c:			; <UNDEFINED> instruction: 0xf88cf01e
    5060:	tstcs	r3, r1, lsl #6
    5064:	stmdavs	r8!, {r1, r3, r4, r9, sl, lr}
    5068:	blx	6c10ca <mkdtemp@@Base+0x695fba>
    506c:	blx	febc10e4 <mkdtemp@@Base+0xfeb95fd4>
    5070:	b	f43074 <mkdtemp@@Base+0xf17f64>
    5074:	bl	ff543078 <mkdtemp@@Base+0xff517f68>
    5078:	stmdacs	r0, {r5, ip, pc}
    507c:	rsbhi	pc, r0, #2
    5080:	blmi	feb43404 <mkdtemp@@Base+0xfeb182f4>
    5084:	tstmi	r1, r0, asr #4	; <UNPREDICTABLE>
    5088:			; <UNDEFINED> instruction: 0xf104447c
    508c:			; <UNDEFINED> instruction: 0xf7ff0054
    5090:	andcc	lr, r1, r2, asr sp
    5094:	rsbshi	pc, pc, #2
    5098:	bleq	fe64341c <mkdtemp@@Base+0xfe61830c>
    509c:			; <UNDEFINED> instruction: 0xf8df46bb
    50a0:	ldrbtmi	r8, [r8], #-2968	; 0xfffff468
    50a4:	ldm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    50a8:	blcc	fe44342c <mkdtemp@@Base+0xfe41831c>
    50ac:	blcs	fe443430 <mkdtemp@@Base+0xfe418320>
    50b0:	ldrbtmi	r4, [fp], #-1272	; 0xfffffb08
    50b4:	movtcc	r9, #34573	; 0x870d
    50b8:	movwcs	r9, #13093	; 0x3325
    50bc:	movwcs	r9, #780	; 0x30c
    50c0:	andscc	r4, r0, #2046820352	; 0x7a000000
    50c4:	strls	r9, [fp, -lr, lsl #14]
    50c8:			; <UNDEFINED> instruction: 0x971e9719
    50cc:	strls	r9, [pc, -r2, lsr #14]
    50d0:	ldrls	r9, [sl, -r3, lsr #14]
    50d4:			; <UNDEFINED> instruction: 0x971b9718
    50d8:			; <UNDEFINED> instruction: 0x971c971f
    50dc:			; <UNDEFINED> instruction: 0x971d9716
    50e0:	stmib	sp, {r0, r4, r8, r9, sl, ip, pc}^
    50e4:			; <UNDEFINED> instruction: 0x97177712
    50e8:	ldrvc	lr, [r4, -sp, asr #19]
    50ec:	eorls	r9, r4, #2621440	; 0x280000
    50f0:			; <UNDEFINED> instruction: 0xf8cd9710
    50f4:	adcvs	sl, r0, #24
    50f8:	stmib	sp, {sl, sp}^
    50fc:			; <UNDEFINED> instruction: 0xf8df3408
    5100:	ldrbtmi	r3, [fp], #-2884	; 0xfffff4bc
    5104:	bcc	44092c <mkdtemp@@Base+0x41581c>
    5108:	strbmi	r4, [r2], -r9, lsr #12
    510c:			; <UNDEFINED> instruction: 0xf0254630
    5110:	mcrrne	10, 14, pc, r1, cr11	; <UNPREDICTABLE>
    5114:	addhi	pc, r7, r0
    5118:	ldmdacs	r9!, {r0, r6, fp, ip, sp}
    511c:	strhi	pc, [r9, -r0, lsl #4]
    5120:			; <UNDEFINED> instruction: 0xf853a302
    5124:	ldrmi	r2, [r3], #-32	; 0xffffffe0
    5128:	svclt	0x00004718
    512c:	andeq	r0, r0, r3, asr #4
    5130:	andeq	r0, r0, r9, asr #4
    5134:	andeq	r0, r0, r3, lsr #5
    5138:	andeq	r0, r0, pc, lsl #5
    513c:	andeq	r0, r0, r7, ror #4
    5140:	andeq	r0, r0, r5, asr r2
    5144:	andeq	r0, r0, r7, lsl #28
    5148:	andeq	r0, r0, r9, ror #1
    514c:	andeq	r0, r0, pc, ror r6
    5150:	andeq	r0, r0, r7, lsl #28
    5154:	andeq	r0, r0, r9, ror r6
    5158:	andeq	r0, r0, r3, ror r6
    515c:	andeq	r0, r0, r5, asr #12
    5160:	andeq	r0, r0, r1, lsr r6
    5164:	andeq	r0, r0, r5, lsl #12
    5168:	strdeq	r0, [r0], -r1
    516c:	andeq	r0, r0, fp, ror #11
    5170:	ldrdeq	r0, [r0], -r9
    5174:	andeq	r0, r0, r7, lsl #28
    5178:	andeq	r0, r0, r7, lsl #28
    517c:	ldrdeq	r0, [r0], -r3
    5180:	strdeq	r0, [r0], -r3
    5184:	andeq	r0, r0, r7, lsl #28
    5188:	andeq	r0, r0, sp, ror #9
    518c:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5190:	andeq	r0, r0, fp, asr #9
    5194:	andeq	r0, r0, r7, lsl #28
    5198:	andeq	r0, r0, r7, lsl #28
    519c:	andeq	r0, r0, r7, lsl #28
    51a0:	andeq	r0, r0, r7, lsl #28
    51a4:	andeq	r0, r0, r7, lsl #28
    51a8:	andeq	r0, r0, r7, lsl #28
    51ac:	andeq	r0, r0, r7, lsl #9
    51b0:	andeq	r0, r0, r7, asr #8
    51b4:	andeq	r0, r0, r1, asr #8
    51b8:	andeq	r0, r0, r7, lsl #28
    51bc:	andeq	r0, r0, fp, lsr r4
    51c0:	andeq	r0, r0, pc, lsl #8
    51c4:	andeq	r0, r0, r9, lsl #8
    51c8:	strdeq	r0, [r0], -r9
    51cc:	andeq	r0, r0, sp, ror #9
    51d0:	andeq	r0, r0, r7, lsl #28
    51d4:	strdeq	r0, [r0], -r3
    51d8:	andeq	r0, r0, r7, ror #7
    51dc:			; <UNDEFINED> instruction: 0x000003b1
    51e0:	muleq	r0, sp, r3
    51e4:			; <UNDEFINED> instruction: 0xffffffdd
    51e8:	muleq	r0, r7, r3
    51ec:	andeq	r0, r0, fp, lsl #7
    51f0:	andeq	r0, r0, sp, ror r3
    51f4:	andeq	r0, r0, pc, ror #6
    51f8:	andeq	r0, r0, fp, asr r3
    51fc:	andeq	r0, r0, r5, asr r3
    5200:	andeq	r0, r0, fp, lsr r3
    5204:	andeq	r0, r0, r7, lsr #6
    5208:	andeq	r0, r0, r7, lsl #28
    520c:	andeq	r0, r0, r1, lsr #6
    5210:			; <UNDEFINED> instruction: 0x000002b1
    5214:	strbmi	r4, [r2], -r9, lsr #12
    5218:	smladxcs	r1, r0, r6, r4
    521c:	blx	19412b8 <mkdtemp@@Base+0x19161a8>
    5220:			; <UNDEFINED> instruction: 0xf47f1c41
    5224:			; <UNDEFINED> instruction: 0xf8dfaf79
    5228:	strmi	r3, [r4], -r0, lsr #20
    522c:	ldrdls	pc, [r0], #-141	; 0xffffff73
    5230:			; <UNDEFINED> instruction: 0xf8dd447b
    5234:	bvs	fe6ad29c <mkdtemp@@Base+0xfe68218c>
    5238:			; <UNDEFINED> instruction: 0xf0002a00
    523c:	movwcs	r8, #5092	; 0x13e4
    5240:	ldrmi	r9, [sl], -ip, lsl #18
    5244:			; <UNDEFINED> instruction: 0xf0166828
    5248:			; <UNDEFINED> instruction: 0xf8dffa2b
    524c:	ldrtmi	r3, [r0], -r0, lsl #20
    5250:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    5254:	ldrdhi	pc, [r0], -r3
    5258:	bl	156b64 <mkdtemp@@Base+0x12ba54>
    525c:	movwls	r0, #50056	; 0xc388
    5260:	ldc2	0, cr15, [r6], {39}	; 0x27
    5264:			; <UNDEFINED> instruction: 0xf1b99006
    5268:			; <UNDEFINED> instruction: 0xf0000f00
    526c:			; <UNDEFINED> instruction: 0xf8df8381
    5270:	andcs	r1, pc, #224, 18	; 0x380000
    5274:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    5278:	stcl	7, cr15, [sl, #1020]	; 0x3fc
    527c:	stmdacs	r0, {r0, r1, r9, sl, lr}
    5280:	adchi	pc, r0, #64	; 0x40
    5284:	bcs	2bab8 <mkdtemp@@Base+0x9a8>
    5288:	msrhi	SPSR_sxc, r2
    528c:	stmibcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5290:	ldmdbvs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    5294:			; <UNDEFINED> instruction: 0xf0022a00
    5298:	bls	1e5578 <mkdtemp@@Base+0x1ba468>
    529c:			; <UNDEFINED> instruction: 0xf1a2980b
    52a0:			; <UNDEFINED> instruction: 0xf1a20110
    52a4:			; <UNDEFINED> instruction: 0xf1a20414
    52a8:			; <UNDEFINED> instruction: 0xf1a2060c
    52ac:			; <UNDEFINED> instruction: 0xf8420508
    52b0:			; <UNDEFINED> instruction: 0xf8423c14
    52b4:			; <UNDEFINED> instruction: 0xf8423c10
    52b8:			; <UNDEFINED> instruction: 0xf8423c0c
    52bc:			; <UNDEFINED> instruction: 0xf0203c08
    52c0:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    52c4:	ldrbhi	pc, [r4, -r0, asr #32]	; <UNPREDICTABLE>
    52c8:	strtmi	r9, [r1], -r7, lsl #22
    52cc:	ldceq	8, cr15, [r0], {83}	; 0x53
    52d0:	blx	13412f6 <mkdtemp@@Base+0x13161e6>
    52d4:			; <UNDEFINED> instruction: 0xf0412800
    52d8:	stmdavs	r0!, {r1, r3, r6, r8, pc}
    52dc:			; <UNDEFINED> instruction: 0xf0084631
    52e0:	stmdacs	r0, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    52e4:	cmphi	r1, r1, asr #32	; <UNPREDICTABLE>
    52e8:	stmdbeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    52ec:	ldmdavs	r1!, {r1, r3, r5, r9, sl, lr}
    52f0:			; <UNDEFINED> instruction: 0xf0084478
    52f4:	andls	pc, pc, r5, lsl r8	; <UNPREDICTABLE>
    52f8:			; <UNDEFINED> instruction: 0xf0422800
    52fc:	stmdavs	fp!, {r0, r2, r4, r5, r8, pc}
    5300:			; <UNDEFINED> instruction: 0xf8dfac3a
    5304:	teqls	sl, #88, 18	; 0x160000
    5308:	and	r4, r3, sp, ror r4
    530c:	teqlt	fp, r3, lsl #16
    5310:	ldc	7, cr15, [r4], #1020	; 0x3fc
    5314:	strtmi	r4, [r0], -r9, lsr #12
    5318:	svc	0x006ef7fe
    531c:	mvnsle	r2, r0, lsl #16
    5320:			; <UNDEFINED> instruction: 0xf8549c07
    5324:			; <UNDEFINED> instruction: 0xf0090c14
    5328:			; <UNDEFINED> instruction: 0xf854f9f3
    532c:			; <UNDEFINED> instruction: 0xf0090c10
    5330:			; <UNDEFINED> instruction: 0xf854f9ef
    5334:			; <UNDEFINED> instruction: 0xf00a0c0c
    5338:			; <UNDEFINED> instruction: 0xf854fa75
    533c:			; <UNDEFINED> instruction: 0xf7ff0c08
    5340:			; <UNDEFINED> instruction: 0xf8dfe8fe
    5344:			; <UNDEFINED> instruction: 0xf50d191c
    5348:			; <UNDEFINED> instruction: 0xf8df5346
    534c:	movwcc	r2, #51416	; 0xc8d8
    5350:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    5354:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    5358:			; <UNDEFINED> instruction: 0xf0424051
    535c:	stmdals	pc, {r2, r3, r4, r5, r6, r7, pc}	; <UNPREDICTABLE>
    5360:	cfstr64pl	mvdx15, [r6, #-52]	; 0xffffffcc
    5364:	ldc	0, cr11, [sp], #20
    5368:	pop	{r2, r8, r9, fp, pc}
    536c:			; <UNDEFINED> instruction: 0xf04f8ff0
    5370:	strb	r0, [r9], r1, lsl #22
    5374:	stmiacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5378:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    537c:			; <UNDEFINED> instruction: 0xe6c3621a
    5380:			; <UNDEFINED> instruction: 0xf8df2201
    5384:	andsls	r3, r3, #228, 16	; 0xe40000
    5388:	ldmpl	r3, {r1, r2, r9, fp, ip, pc}^
    538c:	movwls	r6, #43035	; 0xa81b
    5390:			; <UNDEFINED> instruction: 0xf8dfe6ba
    5394:	bls	1936ec <mkdtemp@@Base+0x1685dc>
    5398:	stmdavs	r0!, {r2, r4, r6, r7, fp, ip, lr}
    539c:			; <UNDEFINED> instruction: 0xffe0f01f
    53a0:	stmiacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    53a4:	subsvs	r4, r8, fp, ror r4
    53a8:			; <UNDEFINED> instruction: 0xf47f3001
    53ac:			; <UNDEFINED> instruction: 0xf8dfaead
    53b0:	stmdavs	r1!, {r6, r7, fp}
    53b4:			; <UNDEFINED> instruction: 0xf0144478
    53b8:			; <UNDEFINED> instruction: 0xf8dfffbf
    53bc:	stmdbls	r6, {r2, r3, r5, r7, fp, ip, sp}
    53c0:	ldmcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    53c4:	ldrbtmi	r5, [sl], #-2251	; 0xfffff735
    53c8:	bicsvs	r6, r3, #1769472	; 0x1b0000
    53cc:			; <UNDEFINED> instruction: 0xf8dfe69c
    53d0:	bls	193638 <mkdtemp@@Base+0x168528>
    53d4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    53d8:			; <UNDEFINED> instruction: 0xe6959319
    53dc:	ldcl	7, cr15, [r8, #1020]	; 0x3fc
    53e0:			; <UNDEFINED> instruction: 0xf8df2200
    53e4:	andvs	r3, r2, r4, lsl #17
    53e8:	bls	196c00 <mkdtemp@@Base+0x16baf0>
    53ec:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    53f0:	stmdavc	r3, {r0, r3, r4, r7, r9, sl, lr}
    53f4:	tstle	r4, fp, lsr #22
    53f8:	ldrmi	r2, [r8], #-769	; 0xfffffcff
    53fc:			; <UNDEFINED> instruction: 0xf8c99323
    5400:	blls	1c5408 <mkdtemp@@Base+0x19a2f8>
    5404:			; <UNDEFINED> instruction: 0xf1a3220a
    5408:			; <UNDEFINED> instruction: 0xf7ff0130
    540c:			; <UNDEFINED> instruction: 0xf8d9e888
    5410:	ldmdavc	r3, {sp}
    5414:	blcs	2540dc <mkdtemp@@Base+0x228fcc>
    5418:	smlabteq	r8, sp, r9, lr
    541c:	blls	1fb464 <mkdtemp@@Base+0x1d0354>
    5420:	ldccc	8, cr15, [r0], #-332	; 0xfffffeb4
    5424:	ldmdblt	fp, {r0, r1, r3, r4, fp, ip, sp, lr}^
    5428:	bls	23fba4 <mkdtemp@@Base+0x214a94>
    542c:	strbmi	r6, [fp], -r1, lsr #16
    5430:	andmi	r4, r3, r0, asr r6
    5434:	svclt	0x00082922
    5438:	svccc	0x00fff1b3
    543c:	mcrge	4, 3, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
    5440:	ldmdaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5444:	ldrbtmi	r4, [r8], #-1553	; 0xfffff9ef
    5448:			; <UNDEFINED> instruction: 0xff76f014
    544c:	tstls	r8, #67108864	; 0x4000000
    5450:			; <UNDEFINED> instruction: 0xf8dfe65a
    5454:	stmdbls	r6, {r2, r4, fp, ip, sp}
    5458:	stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    545c:	ldrbtmi	r5, [sl], #-2251	; 0xfffff735
    5460:	addsvs	r6, r3, #1769472	; 0x1b0000
    5464:	stmdals	ip, {r4, r6, r9, sl, sp, lr, pc}
    5468:			; <UNDEFINED> instruction: 0xf0002803
    546c:	svcne	0x0043826a
    5470:			; <UNDEFINED> instruction: 0xf63f2b01
    5474:	tstcs	r1, r9, asr #28
    5478:	blx	164151e <mkdtemp@@Base+0x161640e>
    547c:	strb	r9, [r3], -ip
    5480:	tstls	sp, #67108864	; 0x4000000
    5484:			; <UNDEFINED> instruction: 0xf8dfe640
    5488:	stmdbls	r6, {r5, r6, r7, r8, r9, sl, ip, sp}
    548c:	ubfxcs	pc, pc, #17, #17
    5490:	ldrbtmi	r5, [sl], #-2251	; 0xfffff735
    5494:	orrsvs	r6, r3, fp, lsl r8
    5498:			; <UNDEFINED> instruction: 0xf8dfe636
    549c:	bls	1933d4 <mkdtemp@@Base+0x1682c4>
    54a0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    54a4:	strt	r9, [pc], -fp, lsl #6
    54a8:	sbfxcc	pc, pc, #17, #29
    54ac:	ldmpl	r3, {r1, r2, r9, fp, ip, pc}^
    54b0:	movwls	r6, #43035	; 0xa81b
    54b4:			; <UNDEFINED> instruction: 0xf8dfe628
    54b8:	andcs	r3, r1, #204, 14	; 0x3300000
    54bc:	bicsvs	r4, sl, fp, ror r4
    54c0:	movwcs	lr, #5666	; 0x1622
    54c4:			; <UNDEFINED> instruction: 0xe61f9315
    54c8:			; <UNDEFINED> instruction: 0x379cf8df
    54cc:			; <UNDEFINED> instruction: 0xf8df9906
    54d0:	stmiapl	fp, {r3, r4, r5, r7, r8, r9, sl, sp}^
    54d4:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    54d8:			; <UNDEFINED> instruction: 0xe6156413
    54dc:			; <UNDEFINED> instruction: 0x3788f8df
    54e0:			; <UNDEFINED> instruction: 0xf8df9a06
    54e4:	ldmpl	r3, {r3, r5, r7, r8, r9, sl, ip}^
    54e8:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    54ec:			; <UNDEFINED> instruction: 0xf7fe4620
    54f0:	smlalttlt	lr, r0, r4, lr
    54f4:			; <UNDEFINED> instruction: 0x1798f8df
    54f8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    54fc:	mrc	7, 6, APSR_nzcv, cr12, cr14, {7}
    5500:			; <UNDEFINED> instruction: 0xf0402800
    5504:			; <UNDEFINED> instruction: 0xf8df81f6
    5508:	andcs	r3, r0, #140, 14	; 0x2300000
    550c:	ldrvs	r4, [sl, #-1147]	; 0xfffffb85
    5510:			; <UNDEFINED> instruction: 0xf8dfe5fa
    5514:	andcs	r3, r1, #132, 14	; 0x2100000
    5518:	subsvs	r4, sl, #2063597568	; 0x7b000000
    551c:	movwcs	lr, #5620	; 0x15f4
    5520:	ldrb	r9, [r1, #785]!	; 0x311
    5524:			; <UNDEFINED> instruction: 0x3774f8df
    5528:	andcs	r2, r0, #-2147483648	; 0x80000000
    552c:	addsvs	r4, r9, fp, ror r4
    5530:	strb	r6, [r9, #26]!
    5534:	tstls	sl, #67108864	; 0x4000000
    5538:	stmdbls	r6, {r1, r2, r5, r6, r7, r8, sl, sp, lr, pc}
    553c:	addpl	pc, r0, #1325400064	; 0x4f000000
    5540:			; <UNDEFINED> instruction: 0x3724f8df
    5544:	smmlseq	r8, pc, r8, pc	; <UNPREDICTABLE>
    5548:	ldrbtmi	r5, [r8], #-2251	; 0xfffff735
    554c:			; <UNDEFINED> instruction: 0xf0266819
    5550:			; <UNDEFINED> instruction: 0xf5b0f8fd
    5554:			; <UNDEFINED> instruction: 0xf0815f80
    5558:			; <UNDEFINED> instruction: 0xf8df87fa
    555c:	andcs	r3, r1, #72, 14	; 0x1200000
    5560:	cmpvs	sl, fp, ror r4
    5564:	movwcs	lr, #5584	; 0x15d0
    5568:	strb	r9, [sp, #799]	; 0x31f
    556c:	tstls	r4, #67108864	; 0x4000000
    5570:			; <UNDEFINED> instruction: 0xf8dfe5ca
    5574:	movwcs	r0, #1780	; 0x6f4
    5578:	bls	1ec598 <mkdtemp@@Base+0x1c1488>
    557c:			; <UNDEFINED> instruction: 0xf1a25824
    5580:			; <UNDEFINED> instruction: 0xf04f0124
    5584:	strdls	r3, [r2, -pc]
    5588:	movwcs	lr, #2509	; 0x9cd
    558c:	movwcs	r2, #513	; 0x201
    5590:			; <UNDEFINED> instruction: 0xf0266820
    5594:	blls	2039b0 <mkdtemp@@Base+0x1d88a0>
    5598:	stccs	8, cr15, [r4], #-332	; 0xfffffeb4
    559c:	stceq	8, cr15, [r8], #-268	; 0xfffffef4
    55a0:			; <UNDEFINED> instruction: 0xf43f2a00
    55a4:			; <UNDEFINED> instruction: 0xf8dfadb1
    55a8:	stmdavs	r1!, {r8, r9, sl}
    55ac:			; <UNDEFINED> instruction: 0xf0144478
    55b0:			; <UNDEFINED> instruction: 0xf8dffec3
    55b4:			; <UNDEFINED> instruction: 0xf06f06b4
    55b8:	sfmls	f4, 4, [r6], {-0}
    55bc:	stmdapl	r4!, {r0, r1, r2, r8, r9, fp, ip, pc}
    55c0:	msreq	CPSR_s, r3, lsr #3
    55c4:	mrsls	r2, LR_svc
    55c8:	movwcs	lr, #2509	; 0x9cd
    55cc:	movwcs	r2, #513	; 0x201
    55d0:			; <UNDEFINED> instruction: 0xf0266820
    55d4:	bls	203970 <mkdtemp@@Base+0x1d8860>
    55d8:			; <UNDEFINED> instruction: 0x36d0f8df
    55dc:	stccs	8, cr15, [r4], #-328	; 0xfffffeb8
    55e0:	tstvs	r8, #2063597568	; 0x7b000000
    55e4:			; <UNDEFINED> instruction: 0xf43f2a00
    55e8:			; <UNDEFINED> instruction: 0xf8dfad8f
    55ec:	stmdavs	r1!, {r2, r6, r7, r9, sl}
    55f0:			; <UNDEFINED> instruction: 0xf0144478
    55f4:			; <UNDEFINED> instruction: 0xf8dffea1
    55f8:	stmdbls	r6, {r4, r5, r6, r9, sl, ip, sp}
    55fc:	ssatcs	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    5600:	ldrbtmi	r5, [sl], #-2251	; 0xfffff735
    5604:	cmpvs	r3, #1769472	; 0x1b0000
    5608:			; <UNDEFINED> instruction: 0xf8dfe57e
    560c:	bls	192f84 <mkdtemp@@Base+0x167e74>
    5610:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5614:	ldrb	r9, [r7, #-784]!	; 0xfffffcf0
    5618:	tstls	fp, #67108864	; 0x4000000
    561c:	bls	1bebf4 <mkdtemp@@Base+0x193ae4>
    5620:			; <UNDEFINED> instruction: 0xf8df2000
    5624:	ldmpl	r3, {r2, r6, r9, sl, ip, sp}^
    5628:			; <UNDEFINED> instruction: 0xf7ff681c
    562c:	stmdavc	r3!, {r2, r4, r5, r9, fp, sp, lr, pc}
    5630:	blcs	ad70bc <mkdtemp@@Base+0xaabfac>
    5634:	tstle	r6, r1, lsr #32
    5638:			; <UNDEFINED> instruction: 0x4620213a
    563c:	mcr	7, 1, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    5640:			; <UNDEFINED> instruction: 0xf0002800
    5644:			; <UNDEFINED> instruction: 0x46488210
    5648:			; <UNDEFINED> instruction: 0xf9c2f018
    564c:			; <UNDEFINED> instruction: 0x4604213a
    5650:	mcr	7, 1, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    5654:	blx	fec8bee4 <mkdtemp@@Base+0xfec60dd4>
    5658:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    565c:	svclt	0x00082800
    5660:	bcs	de6c <PEM_write_bio_PrivateKey@plt+0x8e70>
    5664:	strhi	pc, [sp, r1, asr #32]
    5668:	stmdbcs	r0, {r0, r6, fp, ip, sp, lr}
    566c:	strhi	pc, [r9, r1]
    5670:	eorls	r4, r6, r1, lsl #12
    5674:	blcs	83680 <mkdtemp@@Base+0x58570>
    5678:	stmdavc	r2!, {r0, r3, r7, r9, sl, lr}
    567c:			; <UNDEFINED> instruction: 0xf0123a2b
    5680:			; <UNDEFINED> instruction: 0xf0000ffd
    5684:			; <UNDEFINED> instruction: 0xf8df8162
    5688:			; <UNDEFINED> instruction: 0x46201630
    568c:			; <UNDEFINED> instruction: 0xf7ff4479
    5690:	blls	9c0838 <mkdtemp@@Base+0x995728>
    5694:			; <UNDEFINED> instruction: 0xf0402800
    5698:			; <UNDEFINED> instruction: 0xf8df8146
    569c:	andcs	r2, r0, r0, lsr #12
    56a0:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    56a4:	tsteq	r2, r2, asr #19
    56a8:	bcc	ae3818 <mkdtemp@@Base+0xab8708>
    56ac:	svceq	0x00fdf012
    56b0:	cmphi	r5, r0	; <UNPREDICTABLE>
    56b4:			; <UNDEFINED> instruction: 0x1608f8df
    56b8:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    56bc:	mrrc	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    56c0:			; <UNDEFINED> instruction: 0xf0402800
    56c4:			; <UNDEFINED> instruction: 0xf8df81a4
    56c8:			; <UNDEFINED> instruction: 0xf04f15fc
    56cc:			; <UNDEFINED> instruction: 0xf04f32ff
    56d0:	ldrbtmi	r3, [r9], #-1023	; 0xfffffc01
    56d4:	movwcs	lr, #18881	; 0x49c1
    56d8:	strbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    56dc:	strbne	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    56e0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    56e4:	movwcs	lr, #18899	; 0x49d3
    56e8:			; <UNDEFINED> instruction: 0x0112e9d1
    56ec:	svclt	0x00084299
    56f0:			; <UNDEFINED> instruction: 0xf0814290
    56f4:	strtmi	r8, [r0], -r3, lsl #13
    56f8:	svc	0x0020f7fe
    56fc:	movwcs	lr, #5380	; 0x1504
    5700:	str	r9, [r1, #-796]	; 0xfffffce4
    5704:			; <UNDEFINED> instruction: 0xf8df2201
    5708:	andsls	r3, r2, #96, 10	; 0x18000000
    570c:	ldmpl	r3, {r1, r2, r9, fp, ip, pc}^
    5710:	movwls	r6, #43035	; 0xa81b
    5714:	movwcs	lr, #5368	; 0x14f8
    5718:	ldrbt	r9, [r5], #790	; 0x316
    571c:	strbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    5720:			; <UNDEFINED> instruction: 0xf8df9906
    5724:	stmiapl	fp, {r2, r3, r5, r7, r8, sl, sp}^
    5728:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    572c:	strbt	r6, [fp], #19
    5730:	movwcs	r9, #18957	; 0x4a0d
    5734:	mrrcne	8, 0, r9, r4, cr14
    5738:			; <UNDEFINED> instruction: 0x46924611
    573c:			; <UNDEFINED> instruction: 0xf0184622
    5740:	bls	1c3c24 <mkdtemp@@Base+0x198b14>
    5744:	strcc	pc, [r0, #-2271]!	; 0xfffff721
    5748:	strmi	r9, [r1], lr
    574c:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    5750:			; <UNDEFINED> instruction: 0xf93ef018
    5754:			; <UNDEFINED> instruction: 0xf849940d
    5758:	ldrb	r0, [r5], #42	; 0x2a
    575c:	strcc	pc, [r8, #-2271]	; 0xfffff721
    5760:			; <UNDEFINED> instruction: 0xf8df9906
    5764:	stmiapl	fp, {r4, r5, r6, r8, sl, sp}^
    5768:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    576c:	strb	r6, [fp], #723	; 0x2d3
    5770:	ldrbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    5774:	vnmls.f32	s18, s16, s12
    5778:	ldmpl	r3, {r4, r9, fp, ip}^
    577c:			; <UNDEFINED> instruction: 0x4620681c
    5780:	bl	ffbc3784 <mkdtemp@@Base+0xffb98674>
    5784:			; <UNDEFINED> instruction: 0xf8dfb1d8
    5788:			; <UNDEFINED> instruction: 0x46201550
    578c:			; <UNDEFINED> instruction: 0xf7ff4479
    5790:	stmdacs	r0, {r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    5794:	ldrbthi	pc, [sl], r1, asr #32	; <UNPREDICTABLE>
    5798:			; <UNDEFINED> instruction: 0x93222301
    579c:	movwcs	lr, #5300	; 0x14b4
    57a0:	ldrt	r9, [r1], #791	; 0x317
    57a4:	tstls	lr, #67108864	; 0x4000000
    57a8:			; <UNDEFINED> instruction: 0xf8dfe4ae
    57ac:	stmdbls	r6, {r2, r3, r4, r5, r7, sl, ip, sp}
    57b0:	strcs	pc, [r8, #-2271]!	; 0xfffff721
    57b4:	ldrbtmi	r5, [sl], #-2251	; 0xfffff735
    57b8:	ldrbvs	r6, [r3], #-2075	; 0xfffff7e5
    57bc:	movwcs	lr, #5284	; 0x14a4
    57c0:	strt	r9, [r1], #783	; 0x30f
    57c4:	ldrne	pc, [r8, #-2271]	; 0xfffff721
    57c8:	strbmi	r2, [r8], -r4, lsl #4
    57cc:			; <UNDEFINED> instruction: 0xf7ff4479
    57d0:	stmdacs	r0, {r5, r8, r9, fp, sp, lr, pc}
    57d4:	msrhi	CPSR_sxc, r0, asr #32
    57d8:	strcc	pc, [r8, #-2271]	; 0xfffff721
    57dc:	cfldrsvs	mvf4, [pc], {123}	; 0x7b
    57e0:			; <UNDEFINED> instruction: 0xf0012f00
    57e4:	ldmdavc	sl!, {r2, r3, r4, r8, r9, pc}
    57e8:			; <UNDEFINED> instruction: 0xf0012a00
    57ec:	ldmdbvs	fp, {r3, r4, r8, r9, pc}^
    57f0:			; <UNDEFINED> instruction: 0xf0012b00
    57f4:	cdpls	3, 0, cr8, cr6, cr12, {0}
    57f8:	stmdbls	r7, {r2, r6, r9, fp, sp, pc}
    57fc:	mvnscc	pc, #79	; 0x4f
    5800:	andls	r2, sl, #0, 28
    5804:			; <UNDEFINED> instruction: 0xf841903a
    5808:	ldcle	12, cr3, [r2, #-32]	; 0xffffffe0
    580c:	svcne	0x001d9b0c
    5810:	svccc	0x0004f855
    5814:	bcs	b63884 <mkdtemp@@Base+0xb38774>
    5818:	ldmdavc	fp, {r1, r2, r8, ip, lr, pc}^
    581c:	vmlacs.f16	s22, s2, s7	; <UNPREDICTABLE>
    5820:	stmdacs	r0, {r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, pc}
    5824:	subshi	pc, lr, #67108864	; 0x4000000
    5828:			; <UNDEFINED> instruction: 0xf0272101
    582c:	addmi	pc, r6, #2080768	; 0x1fc000
    5830:			; <UNDEFINED> instruction: 0xf8dfd1ee
    5834:	andcs	r6, r0, #180, 8	; 0xb4000000
    5838:	ldrbtmi	r9, [lr], #-2826	; 0xfffff4f6
    583c:	streq	pc, [r8, #-419]!	; 0xfffffe5d
    5840:			; <UNDEFINED> instruction: 0x46294630
    5844:			; <UNDEFINED> instruction: 0xf854f014
    5848:			; <UNDEFINED> instruction: 0xf0412800
    584c:	blls	1e614c <mkdtemp@@Base+0x1bb03c>
    5850:	movwls	r3, #35592	; 0x8b08
    5854:			; <UNDEFINED> instruction: 0xf0134618
    5858:	stmdacs	r0, {r0, r1, r2, r4, r6, r7, r8, fp, ip, sp, lr, pc}
    585c:			; <UNDEFINED> instruction: 0x81a7f000
    5860:	stc2	0, cr15, [ip, #-32]!	; 0xffffffe0
    5864:			; <UNDEFINED> instruction: 0xf8df4601
    5868:	ldrbtmi	r0, [r8], #-1156	; 0xfffffb7c
    586c:			; <UNDEFINED> instruction: 0xf9ccf016
    5870:	strtmi	r9, [r2], sl, lsl #22
    5874:	ldrbtpl	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5878:			; <UNDEFINED> instruction: 0xf853447d
    587c:			; <UNDEFINED> instruction: 0xf8df6c28
    5880:			; <UNDEFINED> instruction: 0x46283474
    5884:	movwls	r4, #29819	; 0x747b
    5888:	svc	0x006ef7fe
    588c:	strtmi	r4, [r8], -r1, lsl #13
    5890:			; <UNDEFINED> instruction: 0xf89ef018
    5894:	strbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5898:	strbtgt	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    589c:	tstcc	r8, #2063597568	; 0x7b000000
    58a0:			; <UNDEFINED> instruction: 0x460544fc
    58a4:	muleq	r7, r3, r8
    58a8:	bicsvc	pc, lr, #12, 10	; 0x3000000
    58ac:	blge	152a4e0 <mkdtemp@@Base+0x14ff3d0>
    58b0:	stm	r3, {r3, r4, r7, r9, sl, lr}
    58b4:			; <UNDEFINED> instruction: 0xf8580007
    58b8:			; <UNDEFINED> instruction: 0x2c004b04
    58bc:	tsthi	r0, r0	; <UNPREDICTABLE>
    58c0:			; <UNDEFINED> instruction: 0xf7fe4620
    58c4:	strmi	lr, [r1, #3922]	; 0xf52
    58c8:	bl	fea7c0a4 <mkdtemp@@Base+0xfea50f94>
    58cc:	strtmi	r0, [r1], -r0, lsl #22
    58d0:	andeq	lr, fp, r5, lsl #22
    58d4:	bl	11438d8 <mkdtemp@@Base+0x11187c8>
    58d8:	mvnle	r2, r0, lsl #16
    58dc:	andeq	pc, fp, r5, lsl #16
    58e0:			; <UNDEFINED> instruction: 0xf8df462b
    58e4:	bls	1c695c <mkdtemp@@Base+0x19b84c>
    58e8:	ldrbtmi	r9, [r8], #-2315	; 0xfffff6f5
    58ec:			; <UNDEFINED> instruction: 0xf98cf016
    58f0:			; <UNDEFINED> instruction: 0xf8dfe7e1
    58f4:			; <UNDEFINED> instruction: 0x46201410
    58f8:			; <UNDEFINED> instruction: 0xf7fe4479
    58fc:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    5900:	adchi	pc, r9, r0
    5904:	strne	pc, [r0], #-2271	; 0xfffff721
    5908:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    590c:	ldcl	7, cr15, [r4], {254}	; 0xfe
    5910:			; <UNDEFINED> instruction: 0xf0412800
    5914:	blmi	fff6606c <mkdtemp@@Base+0xfff3af5c>
    5918:	andcs	r2, r1, #-2147483648	; 0x80000000
    591c:	ldrvs	r4, [r9, #-1147]	; 0xfffffb85
    5920:			; <UNDEFINED> instruction: 0xf7ff639a
    5924:	stmdbls	r5!, {r0, r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}
    5928:			; <UNDEFINED> instruction: 0x93264620
    592c:			; <UNDEFINED> instruction: 0xf9d0f01b
    5930:	stmdacs	r0, {r1, r2, r5, r8, r9, fp, ip, pc}
    5934:	mrcge	4, 5, APSR_nzcv, cr8, cr15, {1}
    5938:			; <UNDEFINED> instruction: 0x462148f5
    593c:			; <UNDEFINED> instruction: 0xf0144478
    5940:	movwcs	pc, #23803	; 0x5cfb	; <UNPREDICTABLE>
    5944:			; <UNDEFINED> instruction: 0xf7ff930c
    5948:	stmdbls	r1!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, pc}
    594c:			; <UNDEFINED> instruction: 0xf0024620
    5950:	bmi	ffc43aac <mkdtemp@@Base+0xffc1899c>
    5954:	ldrbtmi	r9, [sl], #-2854	; 0xfffff4da
    5958:	tsteq	r2, r2, asr #19
    595c:	stmdbls	r1!, {r2, r5, r7, r9, sl, sp, lr, pc}
    5960:			; <UNDEFINED> instruction: 0xf0024648
    5964:	blmi	ffb43a98 <mkdtemp@@Base+0xffb18988>
    5968:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    596c:	ldrt	r0, [r3], r4, lsl #2
    5970:	bls	2ec5bc <mkdtemp@@Base+0x2c14ac>
    5974:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    5978:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    597c:			; <UNDEFINED> instruction: 0xf0002a00
    5980:	bls	1a5bf4 <mkdtemp@@Base+0x17aae4>
    5984:			; <UNDEFINED> instruction: 0xdc022a00
    5988:			; <UNDEFINED> instruction: 0xf0412b00
    598c:	ldmib	sp, {r0, r2, r4, r9, pc}^
    5990:	b	4ce5e8 <mkdtemp@@Base+0x4a34d8>
    5994:			; <UNDEFINED> instruction: 0xf0410402
    5998:	blmi	ff8261c0 <mkdtemp@@Base+0xff7fb0b0>
    599c:	bvs	16d6b90 <mkdtemp@@Base+0x16aba80>
    59a0:	bls	4b1e14 <mkdtemp@@Base+0x486d04>
    59a4:			; <UNDEFINED> instruction: 0xf041433a
    59a8:	bls	466060 <mkdtemp@@Base+0x43af50>
    59ac:			; <UNDEFINED> instruction: 0xf0402a00
    59b0:	bls	5a626c <mkdtemp@@Base+0x57b15c>
    59b4:			; <UNDEFINED> instruction: 0xf0412a00
    59b8:	bls	2e6028 <mkdtemp@@Base+0x2baf18>
    59bc:			; <UNDEFINED> instruction: 0xf0002a00
    59c0:	blmi	ff5e60ec <mkdtemp@@Base+0xff5bafdc>
    59c4:	cfldrdvs	mvd4, [fp], {123}	; 0x7b
    59c8:			; <UNDEFINED> instruction: 0xf0002b00
    59cc:	blls	3666b0 <mkdtemp@@Base+0x33b5a0>
    59d0:	ldmib	sp, {r0, r1, r3, r6, r8, ip, sp, pc}^
    59d4:	bl	213a10 <mkdtemp@@Base+0x1e8900>
    59d8:			; <UNDEFINED> instruction: 0xf8580483
    59dc:			; <UNDEFINED> instruction: 0xf0020b04
    59e0:	strbmi	pc, [r4, #-2305]	; 0xfffff6ff	; <UNPREDICTABLE>
    59e4:	blls	33a1d0 <mkdtemp@@Base+0x30f0c0>
    59e8:	bls	72ba70 <mkdtemp@@Base+0x700960>
    59ec:	andcc	r9, r8, r4, lsl #6
    59f0:	stmdbls	fp, {r1, r2, r8, r9, fp, ip, pc}
    59f4:	blls	8ea608 <mkdtemp@@Base+0x8bf4f8>
    59f8:	ldmib	sp, {r1, r8, r9, ip, pc}^
    59fc:	stmib	sp, {r3, sl, ip, sp}^
    5a00:			; <UNDEFINED> instruction: 0xf0043400
    5a04:	bmi	ff203d58 <mkdtemp@@Base+0xff1d8c48>
    5a08:	addsvs	r4, sl, #2046820352	; 0x7a000000
    5a0c:	stmdbls	r4!, {r0, r1, r2, r4, sl, sp, lr, pc}
    5a10:			; <UNDEFINED> instruction: 0xf01b4648
    5a14:	stmdacs	r0, {r0, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    5a18:	mrcge	4, 2, APSR_nzcv, cr14, cr15, {1}
    5a1c:	strbmi	r4, [r9], -r2, asr #17
    5a20:			; <UNDEFINED> instruction: 0xf0144478
    5a24:	stmibmi	r1, {r0, r3, r7, sl, fp, ip, sp, lr, pc}^
    5a28:			; <UNDEFINED> instruction: 0x46482210
    5a2c:			; <UNDEFINED> instruction: 0xf7ff4479
    5a30:			; <UNDEFINED> instruction: 0x4603e9f0
    5a34:			; <UNDEFINED> instruction: 0xf0402800
    5a38:	bls	2e5d68 <mkdtemp@@Base+0x2bac58>
    5a3c:			; <UNDEFINED> instruction: 0xf0012a00
    5a40:	ldmibmi	fp!, {r1, r2, r4, r5, r6, r7, r8, pc}
    5a44:	movwls	r4, #1562	; 0x61a
    5a48:	stmdals	fp, {r0, r3, r4, r5, r6, sl, lr}
    5a4c:			; <UNDEFINED> instruction: 0xf0026c09
    5a50:	andls	pc, pc, pc, asr #26
    5a54:	blmi	fedfec30 <mkdtemp@@Base+0xfedd3b20>
    5a58:	andcs	r2, r2, #1073741824	; 0x40000000
    5a5c:	ldrvs	r4, [r9, #-1147]	; 0xfffffb85
    5a60:			; <UNDEFINED> instruction: 0xf7ff639a
    5a64:			; <UNDEFINED> instruction: 0x1c60bb51
    5a68:			; <UNDEFINED> instruction: 0xffd4f018
    5a6c:	strmi	r1, [r2], -r3, asr #15
    5a70:			; <UNDEFINED> instruction: 0xf0013001
    5a74:	stmdbls	r1!, {r1, r2, r3, r4, r8, pc}
    5a78:	b	13d8d3c <mkdtemp@@Base+0x13adc2c>
    5a7c:	strmi	r7, [r8], -r1, ror #21
    5a80:			; <UNDEFINED> instruction: 0x4651447c
    5a84:			; <UNDEFINED> instruction: 0xf866f027
    5a88:	stmibmi	ip!, {r0, r1, r3, r9, sl, lr}
    5a8c:	stmdals	r1!, {r1, r9, sl, lr}
    5a90:	movwcs	lr, #18884	; 0x49c4
    5a94:			; <UNDEFINED> instruction: 0x91264479
    5a98:	teqeq	sl, pc, rrx	; <UNPREDICTABLE>
    5a9c:			; <UNDEFINED> instruction: 0xf846f027
    5aa0:			; <UNDEFINED> instruction: 0xf026213c
    5aa4:	teqcs	ip, r1, lsl sp	; <UNPREDICTABLE>
    5aa8:			; <UNDEFINED> instruction: 0xf886f027
    5aac:	strbne	r9, [r1, r6, lsr #22]
    5ab0:	tsteq	r2, r3, asr #19
    5ab4:	bllt	a43ab8 <mkdtemp@@Base+0xa189a8>
    5ab8:	bcs	2c2d8 <mkdtemp@@Base+0x11c8>
    5abc:	svcge	0x0067f77f
    5ac0:			; <UNDEFINED> instruction: 0xf43f2b00
    5ac4:	bls	8b185c <mkdtemp@@Base+0x88674c>
    5ac8:	tstmi	r3, #15360	; 0x3c00
    5acc:	tstmi	r3, #90112	; 0x16000
    5ad0:	svcge	0x005df47f
    5ad4:	ldrbtmi	r4, [r8], #-2202	; 0xfffff766
    5ad8:			; <UNDEFINED> instruction: 0xfffcf015
    5adc:			; <UNDEFINED> instruction: 0xffbef001
    5ae0:	strtmi	r4, [r8], -r3, lsr #12
    5ae4:			; <UNDEFINED> instruction: 0x46544619
    5ae8:			; <UNDEFINED> instruction: 0xfff4f001
    5aec:	stmdacs	r0, {r7, r9, sl, lr}
    5af0:	rschi	pc, r8, #0
    5af4:	ldrtmi	r4, [r0], -r1, lsl #12
    5af8:			; <UNDEFINED> instruction: 0xff90f009
    5afc:			; <UNDEFINED> instruction: 0xf0002800
    5b00:			; <UNDEFINED> instruction: 0x463082bb
    5b04:	stc2l	0, cr15, [sl, #36]	; 0x24
    5b08:			; <UNDEFINED> instruction: 0xf0402800
    5b0c:	andcs	r8, r0, lr, ror #4
    5b10:			; <UNDEFINED> instruction: 0xf00946c1
    5b14:	strtmi	pc, [r8], -r7, lsl #29
    5b18:	ldc	7, cr15, [r0, #-1016]	; 0xfffffc08
    5b1c:	ldrmi	r2, [sl], -r0, lsl #6
    5b20:	blcs	2c740 <mkdtemp@@Base+0x1630>
    5b24:	mvnhi	pc, r0
    5b28:	subhi	pc, ip, #64, 6
    5b2c:	cdp	4, 0, cr9, cr8, cr7, {0}
    5b30:	vmovls	s24, r8
    5b34:			; <UNDEFINED> instruction: 0xf8dd2500
    5b38:			; <UNDEFINED> instruction: 0x4614b018
    5b3c:	stmdavc	r2, {r0, r2, r4, sp, lr, pc}^
    5b40:	blls	234270 <mkdtemp@@Base+0x209160>
    5b44:	stmib	sp, {r3, r6, r9, sl, lr}^
    5b48:	ldrtmi	r4, [fp], -r0, lsl #6
    5b4c:	stcne	8, cr15, [r4], {86}	; 0x56
    5b50:			; <UNDEFINED> instruction: 0xf87cf003
    5b54:			; <UNDEFINED> instruction: 0xf0402800
    5b58:	strtmi	r8, [r8], -fp, lsl #5
    5b5c:			; <UNDEFINED> instruction: 0xf0262101
    5b60:	strmi	pc, [r3, #4069]	; 0xfe5
    5b64:			; <UNDEFINED> instruction: 0xf0004605
    5b68:	ldrtmi	r8, [r2], fp, lsr #4
    5b6c:	bleq	143ccc <mkdtemp@@Base+0x118bbc>
    5b70:	bcs	b63b80 <mkdtemp@@Base+0xb38a70>
    5b74:	smlattcs	r0, r3, r0, sp
    5b78:	mrc	7, 6, APSR_nzcv, cr2, cr14, {7}
    5b7c:	svccc	0x00fff1b0
    5b80:			; <UNDEFINED> instruction: 0xf0004680
    5b84:	blls	22650c <mkdtemp@@Base+0x1fb3fc>
    5b88:	strls	r4, [r0], #-1538	; 0xfffff9fe
    5b8c:	movwls	r4, #5704	; 0x1648
    5b90:			; <UNDEFINED> instruction: 0xf856463b
    5b94:			; <UNDEFINED> instruction: 0xf0031c04
    5b98:	stmdacs	r0, {r0, r3, r4, r6, fp, ip, sp, lr, pc}
    5b9c:	msrhi	CPSR_c, r0, asr #32
    5ba0:	svceq	0x0000f1b8
    5ba4:			; <UNDEFINED> instruction: 0x4640d0d9
    5ba8:	svc	0x0030f7fe
    5bac:	blls	1ffb08 <mkdtemp@@Base+0x1d49f8>
    5bb0:			; <UNDEFINED> instruction: 0xf8536829
    5bb4:			; <UNDEFINED> instruction: 0xf0130c08
    5bb8:	stmdacs	r0, {r0, r3, r4, r7, r8, fp, ip, sp, lr, pc}
    5bbc:	andhi	pc, r4, #64	; 0x40
    5bc0:	strmi	r4, [r0], r0, ror #22
    5bc4:	ldrdls	pc, [r0], -r5
    5bc8:			; <UNDEFINED> instruction: 0x461a447b
    5bcc:	ldmdbmi	lr, {r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    5bd0:	strbmi	r2, [r8], -r6, lsl #4
    5bd4:			; <UNDEFINED> instruction: 0xf7ff4479
    5bd8:	stmdacs	r0, {r2, r3, r4, r8, fp, sp, lr, pc}
    5bdc:			; <UNDEFINED> instruction: 0x81a3f040
    5be0:	ldrbtmi	r4, [fp], #-2906	; 0xfffff4a6
    5be4:	stmdbcs	r0, {r0, r3, r4, sl, fp, sp, lr}
    5be8:	subshi	pc, fp, r1
    5bec:	bcs	23c1c <error@@Base+0x8148>
    5bf0:	subshi	pc, r7, r1
    5bf4:	bcs	2c428 <mkdtemp@@Base+0x1318>
    5bf8:	subhi	pc, fp, r1
    5bfc:	bcs	2016c <error@@Base+0x4698>
    5c00:			; <UNDEFINED> instruction: 0x81a4f001
    5c04:	bcs	20d74 <error@@Base+0x52a0>
    5c08:	orrshi	pc, r8, r1
    5c0c:	stmdals	fp, {r1, r3, r8, r9, fp, ip, pc}
    5c10:	blmi	13ea818 <mkdtemp@@Base+0x13bf708>
    5c14:			; <UNDEFINED> instruction: 0xf002447b
    5c18:	andls	pc, pc, fp, ror #24
    5c1c:	bllt	fe483c20 <mkdtemp@@Base+0xfe458b10>
    5c20:	andeq	ip, r5, r6, lsr #20
    5c24:	muleq	r0, r4, r5
    5c28:	andeq	ip, r5, sl, lsl sl
    5c2c:	andeq	r0, r0, r0, ror #10
    5c30:	andeq	sp, r5, r4, asr #32
    5c34:	andeq	r9, r2, r2, asr #27
    5c38:	andeq	r9, r2, r0, ror #30
    5c3c:	andeq	sp, r5, sl, lsl r0
    5c40:	andeq	ip, r5, r4, asr #30
    5c44:	ldrdeq	r9, [r2], -sl
    5c48:	muleq	r5, ip, lr
    5c4c:	andeq	r0, r0, ip, lsr #11
    5c50:	andeq	r9, r2, lr, ror #27
    5c54:	andeq	ip, r5, ip, lsr lr
    5c58:	andeq	sp, r5, r4, lsr r2
    5c5c:	andeq	r8, r2, r8, lsl #10
    5c60:	strdeq	ip, [r5], -r4
    5c64:	andeq	ip, r5, r2, asr sp
    5c68:	andeq	r0, r0, ip, ror r5
    5c6c:	andeq	ip, r5, r0, ror #24
    5c70:	ldrdeq	r9, [r2], -ip
    5c74:	andeq	ip, r5, r6, lsl #26
    5c78:	andeq	r9, r2, sl, ror fp
    5c7c:	andeq	ip, r5, lr, ror #24
    5c80:	andeq	ip, r5, sl, lsr ip
    5c84:	andeq	ip, r5, r0, lsl ip
    5c88:	strdeq	ip, [r5], -r8
    5c8c:	andeq	r9, r2, r4, asr #19
    5c90:			; <UNDEFINED> instruction: 0x000299ba
    5c94:	andeq	ip, r5, r0, asr #23
    5c98:			; <UNDEFINED> instruction: 0x0005cbb4
    5c9c:	ldrdeq	ip, [r5], -r8
    5ca0:	ldrdeq	ip, [r5], -sl
    5ca4:	andeq	ip, r5, ip, ror #22
    5ca8:	andeq	r9, r2, r8, asr #17
    5cac:	andeq	ip, r5, ip, ror #21
    5cb0:	ldrdeq	r8, [r2], -ip
    5cb4:	andeq	ip, r5, sl, asr #21
    5cb8:	ldrdeq	r9, [r2], -r0
    5cbc:	andeq	ip, r5, sl, lsr #20
    5cc0:	andeq	r9, r2, r2, asr #17
    5cc4:	andeq	ip, r5, r2, lsr r9
    5cc8:	andeq	ip, r5, r4, lsr #18
    5ccc:	andeq	ip, r5, sl, ror #19
    5cd0:	andeq	ip, r5, r4, lsr #19
    5cd4:	andeq	ip, r5, r4, ror #18
    5cd8:	andeq	r9, r2, ip, asr r8
    5cdc:	andeq	ip, r5, r6, lsl r9
    5ce0:	andeq	r9, r2, ip, ror r9
    5ce4:	strdeq	ip, [r5], -r0
    5ce8:	andeq	ip, r5, sl, ror #25
    5cec:	andeq	r9, r2, sl, lsl #19
    5cf0:	andeq	ip, r5, ip, lsr #25
    5cf4:	andeq	ip, r5, r0, lsr #25
    5cf8:	andeq	ip, r5, r8, ror #14
    5cfc:	ldrdeq	sl, [r2], -r0
    5d00:	andeq	r9, r2, sl, asr #18
    5d04:	andeq	r9, r2, r4, asr #11
    5d08:			; <UNDEFINED> instruction: 0x000295ba
    5d0c:			; <UNDEFINED> instruction: 0x0005c7b0
    5d10:	andeq	r9, r2, r8, lsr #12
    5d14:	andeq	ip, r5, r6, ror r7
    5d18:	muleq	r5, ip, r6
    5d1c:	andeq	ip, r5, r0, lsr r7
    5d20:	andeq	ip, r5, r8, lsl #14
    5d24:	andeq	r9, r2, r0, asr r6
    5d28:	andeq	r9, r2, r4, ror #10
    5d2c:	andeq	r9, r2, r8, ror #17
    5d30:	andeq	ip, r5, r4, lsl #13
    5d34:	andeq	ip, r5, r0, ror r6
    5d38:	andeq	ip, r5, r4, lsl #11
    5d3c:	andeq	ip, r5, r8, lsr r6
    5d40:	andeq	r9, r2, r6, lsr #19
    5d44:	andeq	r1, r0, r5, ror #29
    5d48:	muleq	r2, r4, r7
    5d4c:	andeq	ip, r5, sl, ror #9
    5d50:	andeq	ip, r5, r0, lsl r9
    5d54:	bcs	2c5b8 <mkdtemp@@Base+0x14a8>
    5d58:	addshi	pc, sp, r1, asr #32
    5d5c:	b	10ac5ac <mkdtemp@@Base+0x108149c>
    5d60:	bls	4c6d84 <mkdtemp@@Base+0x49bc74>
    5d64:			; <UNDEFINED> instruction: 0x0602ea54
    5d68:	rsbshi	pc, r8, r1, asr #32
    5d6c:	ldccs	8, cr15, [r4], #892	; 0x37c
    5d70:	blvs	ff416f60 <mkdtemp@@Base+0xff3ebe50>
    5d74:			; <UNDEFINED> instruction: 0xf0412800
    5d78:	ldmdbls	lr, {r1, r2, r4, r5, r9, pc}
    5d7c:			; <UNDEFINED> instruction: 0xf0402900
    5d80:	bvs	4a60f0 <mkdtemp@@Base+0x47afe0>
    5d84:			; <UNDEFINED> instruction: 0xf0414313
    5d88:	blls	566a50 <mkdtemp@@Base+0x53b940>
    5d8c:			; <UNDEFINED> instruction: 0xf0412b00
    5d90:	blls	526a3c <mkdtemp@@Base+0x4fb92c>
    5d94:			; <UNDEFINED> instruction: 0xf0412b00
    5d98:	blls	7e6a24 <mkdtemp@@Base+0x7bb914>
    5d9c:			; <UNDEFINED> instruction: 0xf0412b00
    5da0:	blls	6e6a10 <mkdtemp@@Base+0x6bb900>
    5da4:			; <UNDEFINED> instruction: 0xf0412b00
    5da8:	blls	626f50 <mkdtemp@@Base+0x5fbe40>
    5dac:			; <UNDEFINED> instruction: 0xf0402b00
    5db0:	stmdbls	sl, {r0, r8, r9, sl, pc}
    5db4:			; <UNDEFINED> instruction: 0xf0002900
    5db8:			; <UNDEFINED> instruction: 0xf8df81c2
    5dbc:	ldrbtmi	r3, [fp], #-3180	; 0xfffff394
    5dc0:	blcs	20334 <error@@Base+0x4860>
    5dc4:	orrhi	pc, sl, r0
    5dc8:	stclmi	8, cr15, [r0], #-892	; 0xfffffc84
    5dcc:	ldrbtmi	r9, [ip], #-2586	; 0xfffff5e6
    5dd0:			; <UNDEFINED> instruction: 0xf0054620
    5dd4:	stmdacs	r0, {r0, r2, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    5dd8:	adchi	pc, sl, #1
    5ddc:			; <UNDEFINED> instruction: 0xf7ff2000
    5de0:	strbmi	lr, [r2], ip, asr #17
    5de4:	cdp	12, 1, cr9, cr8, cr7, {0}
    5de8:			; <UNDEFINED> instruction: 0xf1ba8a10
    5dec:	andle	r0, r2, r0, lsl #30
    5df0:			; <UNDEFINED> instruction: 0xf7fe4650
    5df4:	blls	2c162c <mkdtemp@@Base+0x29651c>
    5df8:			; <UNDEFINED> instruction: 0xf853940f
    5dfc:			; <UNDEFINED> instruction: 0xf0090c28
    5e00:			; <UNDEFINED> instruction: 0x4640fd11
    5e04:	stc2	0, cr15, [lr, #-36]	; 0xffffffdc
    5e08:	blt	fe703e0c <mkdtemp@@Base+0xfe6d8cfc>
    5e0c:	stcne	8, cr15, [r0], #-892	; 0xfffffc84
    5e10:	bls	1cea18 <mkdtemp@@Base+0x1a3908>
    5e14:			; <UNDEFINED> instruction: 0xf8424479
    5e18:	stmdavc	fp, {r3, sl, fp, ip, sp}
    5e1c:			; <UNDEFINED> instruction: 0xf0012b00
    5e20:	bge	ea62f0 <mkdtemp@@Base+0xe7b1e0>
    5e24:	tstls	sl, r3
    5e28:	mcr	7, 2, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    5e2c:			; <UNDEFINED> instruction: 0xf0003001
    5e30:	blls	2e60c4 <mkdtemp@@Base+0x2bafb4>
    5e34:			; <UNDEFINED> instruction: 0xf0002b00
    5e38:			; <UNDEFINED> instruction: 0xf8df814e
    5e3c:			; <UNDEFINED> instruction: 0x46181bf8
    5e40:			; <UNDEFINED> instruction: 0xf7fe4479
    5e44:	stmdacs	r0, {r1, r3, r4, r5, r9, fp, sp, lr, pc}
    5e48:	msrhi	CPSR_f, r0, asr #32
    5e4c:	blcs	2cac8 <mkdtemp@@Base+0x19b8>
    5e50:	adchi	pc, r9, r0
    5e54:			; <UNDEFINED> instruction: 0xf1a39b07
    5e58:			; <UNDEFINED> instruction: 0xf005000c
    5e5c:	ldmib	sp, {r0, r1, r4, r7, r9, fp, ip, sp, lr, pc}^
    5e60:	tstmi	r3, #8, 6	; 0x20000000
    5e64:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
    5e68:	stmdbcs	r0, {r0, r3, r4, r8, fp, ip, pc}
    5e6c:	adcshi	pc, r5, r0
    5e70:			; <UNDEFINED> instruction: 0xf8559d07
    5e74:			; <UNDEFINED> instruction: 0xf0100c0c
    5e78:	svcls	0x0020fe85
    5e7c:	ldrsbthi	pc, [r0], -sp	; <UNPREDICTABLE>
    5e80:			; <UNDEFINED> instruction: 0xf8dd9e06
    5e84:	and	r9, pc, r4, asr #32
    5e88:	stceq	8, cr15, [ip], {85}	; 0x55
    5e8c:			; <UNDEFINED> instruction: 0xf858464a
    5e90:			; <UNDEFINED> instruction: 0xf8551024
    5e94:	andls	r3, r0, r8, lsl #24
    5e98:			; <UNDEFINED> instruction: 0xf00368b8
    5e9c:			; <UNDEFINED> instruction: 0x4620fa37
    5ea0:			; <UNDEFINED> instruction: 0xf0262101
    5ea4:	strmi	pc, [r4], -r3, asr #28
    5ea8:	sfmle	f4, 2, [sp], #664	; 0x298
    5eac:	blx	fe8c1ed6 <mkdtemp@@Base+0xfe896dc6>
    5eb0:	stmdacs	r0, {r2, r9, sl, lr}
    5eb4:	rscshi	pc, sp, r1
    5eb8:	movwcs	r9, #3335	; 0xd07
    5ebc:	ldrmi	r4, [sl], -r1, lsl #12
    5ec0:	streq	pc, [ip], -r5, lsr #3
    5ec4:	stceq	8, cr15, [ip], {85}	; 0x55
    5ec8:			; <UNDEFINED> instruction: 0xf9f0f011
    5ecc:			; <UNDEFINED> instruction: 0xf0412800
    5ed0:			; <UNDEFINED> instruction: 0xf8df80eb
    5ed4:	strtmi	r5, [r1], -r4, ror #22
    5ed8:			; <UNDEFINED> instruction: 0x4628447d
    5edc:			; <UNDEFINED> instruction: 0xffc2f01f
    5ee0:	stmdacs	r0, {r0, r1, r2, r3, ip, pc}
    5ee4:	sbcshi	pc, r4, r1, asr #32
    5ee8:			; <UNDEFINED> instruction: 0xf0084620
    5eec:	ldmdavs	r0!, {r0, r4, sl, fp, ip, sp, lr, pc}
    5ef0:	mcr2	0, 2, pc, cr0, cr0, {0}	; <UNPREDICTABLE>
    5ef4:			; <UNDEFINED> instruction: 0xf8539b07
    5ef8:			; <UNDEFINED> instruction: 0xf0090c08
    5efc:			; <UNDEFINED> instruction: 0xf7fffc93
    5f00:	blls	234788 <mkdtemp@@Base+0x209678>
    5f04:			; <UNDEFINED> instruction: 0xf8df4648
    5f08:	andls	r1, r0, #52, 22	; 0xd000
    5f0c:	bls	1970f8 <mkdtemp@@Base+0x16bfe8>
    5f10:	ldrtmi	r9, [fp], -r1, lsl #6
    5f14:	cdp2	0, 9, cr15, cr10, cr2, {0}
    5f18:	svclt	0x00183800
    5f1c:			; <UNDEFINED> instruction: 0xf0262001
    5f20:			; <UNDEFINED> instruction: 0x4604fe55
    5f24:			; <UNDEFINED> instruction: 0xf8dfe767
    5f28:			; <UNDEFINED> instruction: 0x46490b18
    5f2c:			; <UNDEFINED> instruction: 0xf0154478
    5f30:			; <UNDEFINED> instruction: 0xf001fdd1
    5f34:			; <UNDEFINED> instruction: 0xf8dffd93
    5f38:			; <UNDEFINED> instruction: 0x9c0b6b0c
    5f3c:			; <UNDEFINED> instruction: 0x870de9dd
    5f40:	and	r4, sp, lr, ror r4
    5f44:	eorpl	pc, r4, r7, asr r8	; <UNPREDICTABLE>
    5f48:	ldrtmi	r2, [r1], -r7, lsl #4
    5f4c:			; <UNDEFINED> instruction: 0xf7fe4628
    5f50:	stmdacs	r0, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
    5f54:	subhi	pc, ip, #65	; 0x41
    5f58:	strcc	r1, [r1], #-3560	; 0xfffff218
    5f5c:	ldc2	0, cr15, [r8, #-92]!	; 0xffffffa4
    5f60:	mvnle	r4, r4, asr #10
    5f64:	bcc	ff8442e8 <mkdtemp@@Base+0xff8191d8>
    5f68:	ldrbtmi	r4, [fp], #-1537	; 0xfffff9ff
    5f6c:			; <UNDEFINED> instruction: 0xf0036a98
    5f70:	andls	pc, pc, r1, lsr #16
    5f74:	stmiblt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5f78:	stmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5f7c:	stmdavs	r0, {r1, r3, r8, fp, ip, pc}
    5f80:			; <UNDEFINED> instruction: 0xf0412802
    5f84:	blls	766164 <mkdtemp@@Base+0x73b054>
    5f88:			; <UNDEFINED> instruction: 0xf0412b00
    5f8c:	blls	2e6400 <mkdtemp@@Base+0x2bb2f0>
    5f90:			; <UNDEFINED> instruction: 0xf0002b00
    5f94:			; <UNDEFINED> instruction: 0xf8df8308
    5f98:	stmdals	fp, {r2, r4, r5, r7, r9, fp, ip}
    5f9c:			; <UNDEFINED> instruction: 0xf7fe4479
    5fa0:	stmdacs	r0, {r2, r3, r7, r8, fp, sp, lr, pc}
    5fa4:			; <UNDEFINED> instruction: 0xf010d17a
    5fa8:	blls	205704 <mkdtemp@@Base+0x1da5f4>
    5fac:	stceq	8, cr15, [ip], {67}	; 0x43
    5fb0:			; <UNDEFINED> instruction: 0xf47f2800
    5fb4:			; <UNDEFINED> instruction: 0xf8dfaf54
    5fb8:	ldrbtmi	r0, [r8], #-2712	; 0xfffff568
    5fbc:			; <UNDEFINED> instruction: 0xf9bcf014
    5fc0:	bhi	441828 <mkdtemp@@Base+0x416718>
    5fc4:	ldr	r2, [r6, -r0, lsl #8]
    5fc8:			; <UNDEFINED> instruction: 0xf978f008
    5fcc:			; <UNDEFINED> instruction: 0xf8df4601
    5fd0:	ldrbtmi	r0, [r8], #-2692	; 0xfffff57c
    5fd4:	mrc2	0, 0, pc, cr8, cr5, {0}
    5fd8:	svcls	0x0020e44a
    5fdc:	ldrsbthi	pc, [r0], -sp	; <UNPREDICTABLE>
    5fe0:			; <UNDEFINED> instruction: 0xf8dd9e06
    5fe4:	stcls	0, cr9, [r7, #-272]	; 0xfffffef0
    5fe8:			; <UNDEFINED> instruction: 0x4640e75e
    5fec:	blx	15c201a <mkdtemp@@Base+0x1596f0a>
    5ff0:			; <UNDEFINED> instruction: 0xf47f2800
    5ff4:	strbmi	sl, [r0], -ip, lsl #27
    5ff8:			; <UNDEFINED> instruction: 0xff70f00a
    5ffc:			; <UNDEFINED> instruction: 0xf0402800
    6000:			; <UNDEFINED> instruction: 0x4630871e
    6004:			; <UNDEFINED> instruction: 0xf00a4641
    6008:	stmdacs	r0, {r0, r1, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    600c:	cfldrdge	mvd15, [pc, #-252]!	; 5f18 <PEM_write_bio_PrivateKey@plt+0xf1c>
    6010:			; <UNDEFINED> instruction: 0xf954f008
    6014:	bcc	1044398 <mkdtemp@@Base+0x1019288>
    6018:			; <UNDEFINED> instruction: 0xf503447b
    601c:			; <UNDEFINED> instruction: 0x460271de
    6020:	beq	e443a4 <mkdtemp@@Base+0xe19294>
    6024:			; <UNDEFINED> instruction: 0xf0154478
    6028:			; <UNDEFINED> instruction: 0x4640fd55
    602c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6030:	blx	ffe4205e <mkdtemp@@Base+0xffe16f4e>
    6034:			; <UNDEFINED> instruction: 0xf7fe4628
    6038:	ldrb	lr, [ip], r2, lsl #21
    603c:	beq	8443c0 <mkdtemp@@Base+0x8192b0>
    6040:			; <UNDEFINED> instruction: 0xf0144478
    6044:			; <UNDEFINED> instruction: 0x46d3f979
    6048:			; <UNDEFINED> instruction: 0xf7fe4682
    604c:			; <UNDEFINED> instruction: 0xf8dbefa2
    6050:	cdp	0, 1, cr1, cr8, cr0, {0}
    6054:			; <UNDEFINED> instruction: 0x46548a10
    6058:	stmdavs	r0, {r1, r2, r8, ip, pc}
    605c:	svc	0x00def7fd
    6060:	strmi	r9, [r2], -r6, lsl #18
    6064:	ldmibeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6068:			; <UNDEFINED> instruction: 0xf0154478
    606c:			; <UNDEFINED> instruction: 0xe6c2fd33
    6070:	bhi	4418d8 <mkdtemp@@Base+0x4167c8>
    6074:	ldrt	r9, [lr], r7, lsl #24
    6078:	stmibne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    607c:			; <UNDEFINED> instruction: 0xf8df462a
    6080:	ldrbtmi	r0, [r9], #-2540	; 0xfffff614
    6084:			; <UNDEFINED> instruction: 0xf0154478
    6088:	strb	pc, [lr, r5, lsr #26]	; <UNPREDICTABLE>
    608c:	ldmib	sp, {r0, r1, r2, r8, fp, ip, pc}^
    6090:			; <UNDEFINED> instruction: 0xf8512308
    6094:			; <UNDEFINED> instruction: 0xf0100c0c
    6098:			; <UNDEFINED> instruction: 0xe6e5fd71
    609c:	stmdals	fp, {r5, r8, r9, fp, ip, pc}
    60a0:			; <UNDEFINED> instruction: 0xf0186899
    60a4:	blls	205f88 <mkdtemp@@Base+0x1dae78>
    60a8:			; <UNDEFINED> instruction: 0xf1a32200
    60ac:	strmi	r0, [r5], -r8, lsl #2
    60b0:	ldc2	0, cr15, [lr], {19}
    60b4:	stmdacs	r0, {r0, r4, ip, pc}
    60b8:	rsbshi	pc, fp, r1, asr #32
    60bc:			; <UNDEFINED> instruction: 0xf7fe4628
    60c0:			; <UNDEFINED> instruction: 0xe6c3ea3e
    60c4:	stmibne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    60c8:	stmibeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    60cc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    60d0:	stc2	0, cr15, [r0, #-84]	; 0xffffffac
    60d4:	blls	2fff80 <mkdtemp@@Base+0x2d4e70>
    60d8:	ssat	r9, #24, r1, lsl #6
    60dc:	stcls	14, cr9, [sl, #-104]	; 0xffffff98
    60e0:	ldmibeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    60e4:			; <UNDEFINED> instruction: 0x46294632
    60e8:			; <UNDEFINED> instruction: 0xf0054478
    60ec:	ldrtmi	pc, [r2], -r9, ror #17	; <UNPREDICTABLE>
    60f0:	strmi	r4, [r4], -r9, lsr #12
    60f4:	stmibeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    60f8:			; <UNDEFINED> instruction: 0xf0054478
    60fc:	ldrtmi	pc, [r2], -r1, ror #17	; <UNPREDICTABLE>
    6100:	strmi	r4, [r4], #-1577	; 0xfffff9d7
    6104:	ldmdbeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6108:			; <UNDEFINED> instruction: 0xf0054478
    610c:			; <UNDEFINED> instruction: 0x4632f8d9
    6110:	strmi	r4, [r4], #-1577	; 0xfffff9d7
    6114:	stmdbeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6118:			; <UNDEFINED> instruction: 0xf0054478
    611c:			; <UNDEFINED> instruction: 0x4632f8d1
    6120:	strmi	r4, [r4], #-1577	; 0xfffff9d7
    6124:	stmdbeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6128:			; <UNDEFINED> instruction: 0xf0054478
    612c:	rscmi	pc, r0, #13172736	; 0xc90000
    6130:	mrcge	4, 2, APSR_nzcv, cr4, cr15, {3}
    6134:	ldmdbeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6138:			; <UNDEFINED> instruction: 0xf0144478
    613c:	blls	404538 <mkdtemp@@Base+0x3d9428>
    6140:	tstmi	r3, #139264	; 0x22000
    6144:	blls	1ba200 <mkdtemp@@Base+0x18f0f0>
    6148:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    614c:	blls	1a709c <mkdtemp@@Base+0x17bf8c>
    6150:			; <UNDEFINED> instruction: 0xf0412b01
    6154:	blls	3e6c9c <mkdtemp@@Base+0x3bbb8c>
    6158:	eorvs	pc, r8, r5, asr r8	; <UNPREDICTABLE>
    615c:			; <UNDEFINED> instruction: 0xf0412b00
    6160:	ldmib	sp, {r2, r5, r9, pc}^
    6164:	ldrtmi	r2, [r0], -sp, lsl #2
    6168:			; <UNDEFINED> instruction: 0xf822f002
    616c:	stmialt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6170:			; <UNDEFINED> instruction: 0xf8a4f008
    6174:			; <UNDEFINED> instruction: 0xf8df4601
    6178:	ldrbtmi	r0, [r8], #-2328	; 0xfffff6e8
    617c:	stc2	0, cr15, [sl], #84	; 0x54
    6180:	ldmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6184:			; <UNDEFINED> instruction: 0xf8df2216
    6188:	tstcs	r1, r0, lsl r9
    618c:	ldrbtcc	pc, [pc], #79	; 6194 <PEM_write_bio_PrivateKey@plt+0x1198>	; <UNPREDICTABLE>
    6190:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    6194:	strls	r4, [pc], #-1144	; 619c <PEM_write_bio_PrivateKey@plt+0x11a0>
    6198:			; <UNDEFINED> instruction: 0xf7fe681b
    619c:			; <UNDEFINED> instruction: 0xf7ffec4c
    61a0:			; <UNDEFINED> instruction: 0xf1bbb8bf
    61a4:			; <UNDEFINED> instruction: 0xf0400f00
    61a8:			; <UNDEFINED> instruction: 0xf8df8221
    61ac:	ldrbtmi	r3, [fp], #-2288	; 0xfffff710
    61b0:	bcs	20820 <error@@Base+0x4d4c>
    61b4:	andshi	pc, r5, #0
    61b8:	stmiapl	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    61bc:	stmibvs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}
    61c0:			; <UNDEFINED> instruction: 0xf908f009
    61c4:	stmibvs	r9!, {r0, r1, r2, r8, r9, fp, ip, pc}
    61c8:	eoreq	pc, r8, #-1073741784	; 0xc0000028
    61cc:	beq	4419f4 <mkdtemp@@Base+0x4168e4>
    61d0:			; <UNDEFINED> instruction: 0xf922f002
    61d4:	blcs	20988 <error@@Base+0x4eb4>
    61d8:	tsthi	sp, r1	; <UNPREDICTABLE>
    61dc:	bcc	441a44 <mkdtemp@@Base+0x416934>
    61e0:	streq	pc, [sl, #-419]	; 0xfffffe5d
    61e4:	streq	pc, [r2, #-53]	; 0xffffffcb
    61e8:	sbchi	pc, r2, r0
    61ec:	vnmls.f64	d9, d8, d7
    61f0:			; <UNDEFINED> instruction: 0xf1a30a10
    61f4:			; <UNDEFINED> instruction: 0xf8530210
    61f8:			; <UNDEFINED> instruction: 0xf00a1c28
    61fc:	stmdacs	r0, {r0, r1, r3, r6, r9, fp, ip, sp, lr, pc}
    6200:	mvnhi	pc, r0, asr #32
    6204:	strmi	r4, [r7], -r6, lsl #12
    6208:			; <UNDEFINED> instruction: 0xf1a39b07
    620c:			; <UNDEFINED> instruction: 0xf8530b0c
    6210:			; <UNDEFINED> instruction: 0x46590c10
    6214:	blx	b42246 <mkdtemp@@Base+0xb17136>
    6218:			; <UNDEFINED> instruction: 0xf0402800
    621c:			; <UNDEFINED> instruction: 0xf8df81d5
    6220:	ldrbtmi	r3, [fp], #-2180	; 0xfffff77c
    6224:	blcs	20798 <error@@Base+0x4cc4>
    6228:	bichi	pc, r5, r0
    622c:	ldmdami	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6230:	stmiavc	r6, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^
    6234:	ldmdacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6238:	orrpl	pc, r0, #1325400064	; 0x4f000000
    623c:	strls	r4, [r2], #-1148	; 0xfffffb84
    6240:	ldrbtmi	r9, [sl], #-3104	; 0xfffff3e0
    6244:			; <UNDEFINED> instruction: 0x46404619
    6248:	andls	r6, r0, #100, 18	; 0x190000
    624c:	strls	r2, [r1], #-513	; 0xfffffdff
    6250:	bl	fe644250 <mkdtemp@@Base+0xfe619140>
    6254:	ldmdaeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6258:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    625c:	bl	ff0c425c <mkdtemp@@Base+0xff09914c>
    6260:	bge	eb2748 <mkdtemp@@Base+0xe87638>
    6264:	andcs	r4, r3, r1, asr #12
    6268:	stc	7, cr15, [ip], #-1016	; 0xfffffc08
    626c:			; <UNDEFINED> instruction: 0xf0003001
    6270:			; <UNDEFINED> instruction: 0xf8df8344
    6274:	ldrbtmi	r0, [r8], #-2112	; 0xfffff7c0
    6278:	ldc2	0, cr15, [r2], {2}
    627c:			; <UNDEFINED> instruction: 0xf0002800
    6280:			; <UNDEFINED> instruction: 0xf002868f
    6284:	ldmdbls	r9, {r0, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    6288:	stmdbcs	r0, {r7, r9, sl, lr}
    628c:	sbcshi	pc, lr, r1
    6290:	strpl	pc, [r6], #-1293	; 0xfffffaf3
    6294:	addvs	pc, r0, #1325400064	; 0x4f000000
    6298:	strtmi	r3, [r0], -ip, lsl #8
    629c:	blx	15c2338 <mkdtemp@@Base+0x1597228>
    62a0:	ldmdals	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    62a4:	stmdbls	r7, {r0, r1, r5, r9, sl, lr}
    62a8:	ldrbtmi	r4, [r9], #1602	; 0x642
    62ac:	stmdage	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    62b0:	ldrsbtpl	pc, [r0], -r9	; <UNPREDICTABLE>
    62b4:			; <UNDEFINED> instruction: 0xf85144fa
    62b8:			; <UNDEFINED> instruction: 0x46510c10
    62bc:			; <UNDEFINED> instruction: 0xf8d99502
    62c0:	strls	r5, [r1, #-52]	; 0xffffffcc
    62c4:	ldrsbtpl	pc, [r8], -r9	; <UNPREDICTABLE>
    62c8:			; <UNDEFINED> instruction: 0xf0139500
    62cc:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, r8, fp, ip, sp, lr, pc}
    62d0:	sbcshi	pc, r4, r1, asr #32
    62d4:			; <UNDEFINED> instruction: 0xf7fe4640
    62d8:	strmi	lr, [r1], -r8, asr #20
    62dc:			; <UNDEFINED> instruction: 0xf0244640
    62e0:	blls	20492c <mkdtemp@@Base+0x1d981c>
    62e4:	ldceq	8, cr15, [r0], {83}	; 0x53
    62e8:	blx	fe742314 <mkdtemp@@Base+0xfe717204>
    62ec:			; <UNDEFINED> instruction: 0x301cf8d9
    62f0:			; <UNDEFINED> instruction: 0xf0012b00
    62f4:			; <UNDEFINED> instruction: 0xf8df80a2
    62f8:	vst1.64	{d25}, [pc], r8
    62fc:			; <UNDEFINED> instruction: 0xf8df5280
    6300:	ldrbtmi	r1, [r9], #1988	; 0x7c4
    6304:			; <UNDEFINED> instruction: 0x46484479
    6308:			; <UNDEFINED> instruction: 0xf9e8f025
    630c:	strtmi	r9, [r2], -r7, lsl #22
    6310:			; <UNDEFINED> instruction: 0xf8534649
    6314:			; <UNDEFINED> instruction: 0xf0130c0c
    6318:	stmdacs	r0, {r0, r1, r2, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    631c:	rscshi	pc, r5, r1, asr #32
    6320:	sbfxcc	pc, pc, #17, #5
    6324:	ldmibvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6328:			; <UNDEFINED> instruction: 0xf0012a00
    632c:	ldrhlt	r8, [r7, r9]!
    6330:			; <UNDEFINED> instruction: 0xf0012e00
    6334:	ldrtmi	r8, [r0], -r1, lsl #2
    6338:	blx	1942362 <mkdtemp@@Base+0x1917252>
    633c:			; <UNDEFINED> instruction: 0xf0012800
    6340:			; <UNDEFINED> instruction: 0x463180fb
    6344:			; <UNDEFINED> instruction: 0xf01f4638
    6348:	stmdacs	r0, {r0, r2, r3, r7, r8, sl, fp, ip, sp, lr, pc}
    634c:	rschi	pc, ip, r1, asr #32
    6350:			; <UNDEFINED> instruction: 0x3778f8df
    6354:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6358:			; <UNDEFINED> instruction: 0xf0012b00
    635c:	ldrtmi	r8, [r0], -r5, rrx
    6360:			; <UNDEFINED> instruction: 0xf9d6f008
    6364:			; <UNDEFINED> instruction: 0xf8539b07
    6368:			; <UNDEFINED> instruction: 0xf0090c0c
    636c:	ldr	pc, [r5, #-2651]!	; 0xfffff5a5
    6370:	smmlscs	ip, pc, r8, pc	; <UNPREDICTABLE>
    6374:			; <UNDEFINED> instruction: 0xf8df2301
    6378:			; <UNDEFINED> instruction: 0x462eb75c
    637c:			; <UNDEFINED> instruction: 0x462f447a
    6380:	strls	r4, [fp, #-1705]	; 0xfffff957
    6384:	bcs	fe441bac <mkdtemp@@Base+0xfe416a9c>
    6388:			; <UNDEFINED> instruction: 0x274cf8df
    638c:	ldrbtmi	r9, [fp], #1288	; 0x508
    6390:			; <UNDEFINED> instruction: 0xf8cd447a
    6394:			; <UNDEFINED> instruction: 0xf8dda030
    6398:			; <UNDEFINED> instruction: 0x46aa8038
    639c:	bcs	441bc8 <mkdtemp@@Base+0x416ab8>
    63a0:	and	r4, r2, sp, lsl r6
    63a4:	ldrbeq	pc, [lr, #5]!	; <UNPREDICTABLE>
    63a8:	blls	353bb4 <mkdtemp@@Base+0x328aa4>
    63ac:			; <UNDEFINED> instruction: 0xd071429e
    63b0:	andshi	pc, r8, sp, asr #17
    63b4:			; <UNDEFINED> instruction: 0xf8584659
    63b8:	strtmi	r4, [r0], -r4, lsl #22
    63bc:	svc	0x007cf7fd
    63c0:	rscle	r2, pc, r0, lsl #16
    63c4:	bne	fe441c2c <mkdtemp@@Base+0xfe416b1c>
    63c8:			; <UNDEFINED> instruction: 0xf7fd4620
    63cc:	ldmdblt	r0, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    63d0:	streq	pc, [r0, #-69]!	; 0xffffffbb
    63d4:	cdp	7, 1, cr14, cr9, cr8, {7}
    63d8:	andcs	r1, r7, #16, 20	; 0x10000
    63dc:			; <UNDEFINED> instruction: 0xf7fe4620
    63e0:	bicslt	lr, r8, r2, asr #22
    63e4:	usatne	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    63e8:	strtmi	r2, [r0], -r5, lsl #4
    63ec:			; <UNDEFINED> instruction: 0xf7fe4479
    63f0:	stmdacs	r0, {r1, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    63f4:			; <UNDEFINED> instruction: 0xf8dfd049
    63f8:	andcs	r1, sl, #232, 12	; 0xe800000
    63fc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6400:	bl	c44400 <mkdtemp@@Base+0xc192f0>
    6404:			; <UNDEFINED> instruction: 0xf8dfb358
    6408:	andscs	r1, r2, #220, 12	; 0xdc00000
    640c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6410:	bl	a44410 <mkdtemp@@Base+0xa19300>
    6414:			; <UNDEFINED> instruction: 0xf104b938
    6418:	bfi	r0, r2, (invalid: 14:5)
    641c:			; <UNDEFINED> instruction: 0xf0171de0
    6420:	ldrdls	pc, [r8], -r7
    6424:			; <UNDEFINED> instruction: 0xf8dfe7c0
    6428:	andcs	r1, ip, #192, 12	; 0xc000000
    642c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6430:	bl	644430 <mkdtemp@@Base+0x619320>
    6434:			; <UNDEFINED> instruction: 0xf0402800
    6438:			; <UNDEFINED> instruction: 0xf10480b8
    643c:			; <UNDEFINED> instruction: 0xf017000c
    6440:			; <UNDEFINED> instruction: 0xf8dffac7
    6444:	andcs	r1, r4, #168, 12	; 0xa800000
    6448:	sxtab16mi	r4, r1, r9, ror #8
    644c:	stcl	7, cr15, [r0], #1016	; 0x3f8
    6450:	adcle	r2, r9, r0, lsl #16
    6454:			; <UNDEFINED> instruction: 0x0698f8df
    6458:			; <UNDEFINED> instruction: 0xf0134478
    645c:	blls	206218 <mkdtemp@@Base+0x1db108>
    6460:	andeq	pc, sl, r4, lsl #2
    6464:	msreq	CPSR_fs, r3, lsr #3
    6468:	ldc2l	0, cr15, [sl], {31}
    646c:	addsle	r2, fp, r0, lsl #16
    6470:	ldmdavs	r9, {r1, r2, r8, r9, fp, ip, pc}
    6474:	tstls	r6, sl, lsl #2
    6478:			; <UNDEFINED> instruction: 0xff20f007
    647c:	strmi	r9, [r2], -r6, lsl #18
    6480:			; <UNDEFINED> instruction: 0x0670f8df
    6484:			; <UNDEFINED> instruction: 0xf0134478
    6488:	stclne	15, cr15, [r0, #-348]!	; 0xfffffea4
    648c:	blx	fe8424f0 <mkdtemp@@Base+0xfe8173e0>
    6490:	str	r9, [r9, fp]
    6494:			; <UNDEFINED> instruction: 0x3660f8df
    6498:	ldrbmi	r9, [r5], -r6, lsl #10
    649c:			; <UNDEFINED> instruction: 0xf8dd447b
    64a0:	ldmibvs	fp, {r4, r5, sp, pc}^
    64a4:			; <UNDEFINED> instruction: 0xf0002b00
    64a8:			; <UNDEFINED> instruction: 0xf00882b7
    64ac:	strmi	pc, [r6], -r3, lsr #17
    64b0:			; <UNDEFINED> instruction: 0xf0002800
    64b4:	blge	c27cb4 <mkdtemp@@Base+0xbfcba4>
    64b8:			; <UNDEFINED> instruction: 0xf8df930d
    64bc:	stcge	6, cr3, [r9], #-256	; 0xffffff00
    64c0:			; <UNDEFINED> instruction: 0x263cf8df
    64c4:			; <UNDEFINED> instruction: 0xf8df447b
    64c8:			; <UNDEFINED> instruction: 0xf1b9163c
    64cc:	svclt	0x00140f00
    64d0:	ldrmi	r4, [fp], fp, asr #13
    64d4:			; <UNDEFINED> instruction: 0x3630f8df
    64d8:	tstls	ip, r9, ror r4
    64dc:			; <UNDEFINED> instruction: 0xf85a447b
    64e0:	strtmi	r8, [r1], r2
    64e4:	ldrmi	r9, [sl], sl, lsl #24
    64e8:			; <UNDEFINED> instruction: 0x3620f8df
    64ec:	mcr	4, 0, r4, cr8, cr11, {3}
    64f0:			; <UNDEFINED> instruction: 0xf8d83a90
    64f4:			; <UNDEFINED> instruction: 0xf7fe0000
    64f8:			; <UNDEFINED> instruction: 0xf8d9e8ea
    64fc:	bls	34a504 <mkdtemp@@Base+0x31f3f4>
    6500:			; <UNDEFINED> instruction: 0x9605465b
    6504:	stmdbls	r6, {r1, r3, r8, ip, pc}
    6508:	strls	r9, [r2], #-516	; 0xfffffdfc
    650c:	stmdbls	fp, {r0, r8, ip, pc}
    6510:	beq	441d78 <mkdtemp@@Base+0x416c68>
    6514:	tstls	r0, r8, lsl #20
    6518:	tstls	r3, sl, lsl #18
    651c:	bvs	fe26c954 <mkdtemp@@Base+0xfe241844>
    6520:	ldc2l	0, cr15, [r0], #-28	; 0xffffffe4
    6524:	stmdacs	r0, {r0, r1, r9, sl, lr}
    6528:			; <UNDEFINED> instruction: 0x83a7f000
    652c:			; <UNDEFINED> instruction: 0xf040332b
    6530:	stmiblt	sp, {r2, r3, r4, r7, r8, r9, pc}
    6534:	strtmi	fp, [r0], -r4, asr #2
    6538:	ldmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    653c:	strtmi	r4, [r0], -r1, lsl #12
    6540:			; <UNDEFINED> instruction: 0xf860f024
    6544:	andle	r2, sp, r3, lsl #26
    6548:	beq	fe441db0 <mkdtemp@@Base+0xfe416ca0>
    654c:			; <UNDEFINED> instruction: 0xf0162102
    6550:	strcc	pc, [r1, #-3693]	; 0xfffff193
    6554:	strb	r4, [ip, r4, lsl #12]
    6558:			; <UNDEFINED> instruction: 0xf0154650
    655c:			; <UNDEFINED> instruction: 0x2c00fabb
    6560:	strb	sp, [pc, r9, ror #3]!
    6564:	streq	pc, [r8, #2271]!	; 0x8df
    6568:			; <UNDEFINED> instruction: 0xf0134478
    656c:			; <UNDEFINED> instruction: 0xf007fee5
    6570:			; <UNDEFINED> instruction: 0xf8dffea5
    6574:	ldrbtmi	r3, [fp], #-1440	; 0xfffffa60
    6578:	bicsvc	pc, r4, r3, lsl #10
    657c:			; <UNDEFINED> instruction: 0xf8df4602
    6580:	ldrbtmi	r0, [r8], #-1432	; 0xfffffa68
    6584:	blx	fe9c25e0 <mkdtemp@@Base+0xfe9974d0>
    6588:			; <UNDEFINED> instruction: 0xf007e5fa
    658c:			; <UNDEFINED> instruction: 0xf8dffe97
    6590:	ldrbtmi	r3, [fp], #-1420	; 0xfffffa74
    6594:	bicsvc	pc, r4, r3, lsl #10
    6598:			; <UNDEFINED> instruction: 0xf8df4602
    659c:	ldrbtmi	r0, [r8], #-1412	; 0xfffffa7c
    65a0:	blx	fe6425fc <mkdtemp@@Base+0xfe6174ec>
    65a4:	tstls	r1, #236, 10	; 0x3b000000
    65a8:			; <UNDEFINED> instruction: 0xf8dfe4fd
    65ac:			; <UNDEFINED> instruction: 0x46210578
    65b0:			; <UNDEFINED> instruction: 0xf0134478
    65b4:	blls	8460c0 <mkdtemp@@Base+0x81afb0>
    65b8:	strbne	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    65bc:	andseq	pc, r4, r3, lsl #2
    65c0:			; <UNDEFINED> instruction: 0xf0034479
    65c4:			; <UNDEFINED> instruction: 0xe631fe1b
    65c8:	cdp2	0, 7, cr15, cr8, cr7, {0}
    65cc:			; <UNDEFINED> instruction: 0xf8df4601
    65d0:	ldrbtmi	r0, [r8], #-1372	; 0xfffffaa4
    65d4:	mrc2	0, 5, pc, cr0, cr3, {0}
    65d8:	ldrbeq	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    65dc:			; <UNDEFINED> instruction: 0xf0134478
    65e0:			; <UNDEFINED> instruction: 0xf8dffeab
    65e4:	ldrbtmi	r2, [sl], #-1360	; 0xfffffab0
    65e8:	strb	r6, [r5, #410]!	; 0x19a
    65ec:	mrrcge	11, 0, r9, r4, cr7
    65f0:	strbpl	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    65f4:	ldrmi	r9, [pc], -r6, lsl #8
    65f8:	ldrbtmi	r9, [sp], #-2826	; 0xfffff4f6
    65fc:			; <UNDEFINED> instruction: 0xf8473524
    6600:	ldrmi	r3, [lr], -r0, lsr #24
    6604:	ldrcc	pc, [r4, #-2271]!	; 0xfffff721
    6608:	movwls	r4, #46203	; 0xb47b
    660c:	smmlacc	r4, pc, r6, r4	; <UNPREDICTABLE>
    6610:	strls	ip, [sp, -pc, lsl #26]
    6614:	strvc	pc, [r8, #-2271]!	; 0xfffff721
    6618:	ldrbtmi	ip, [pc], #-1039	; 6620 <PEM_write_bio_PrivateKey@plt+0x1624>
    661c:	cdp	13, 0, cr12, cr8, cr15, {0}
    6620:	strgt	r7, [pc], #-2576	; 6628 <PEM_write_bio_PrivateKey@plt+0x162c>
    6624:	strgt	ip, [pc], #-3343	; 662c <PEM_write_bio_PrivateKey@plt+0x1630>
    6628:	muleq	r7, r5, r8
    662c:	blt	3c0d68 <mkdtemp@@Base+0x395c58>
    6630:	andeq	lr, r7, r4, lsl #17
    6634:	rsc	r9, r2, r7, lsl #24
    6638:	movwcs	lr, #51674	; 0xc9da
    663c:			; <UNDEFINED> instruction: 0xf0404313
    6640:			; <UNDEFINED> instruction: 0xf8df80c4
    6644:	strbmi	r2, [fp], -r0, lsl #10
    6648:	ldrbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    664c:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    6650:	ldrbtmi	r9, [r9], #-528	; 0xfffffdf0
    6654:			; <UNDEFINED> instruction: 0xf9e0f017
    6658:	ldrbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    665c:			; <UNDEFINED> instruction: 0x464b9a10
    6660:			; <UNDEFINED> instruction: 0x46404479
    6664:			; <UNDEFINED> instruction: 0xf9d8f017
    6668:	strbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    666c:			; <UNDEFINED> instruction: 0x464b9a10
    6670:	ldrbtmi	r9, [r9], #-2056	; 0xfffff7f8
    6674:			; <UNDEFINED> instruction: 0xf9d0f017
    6678:			; <UNDEFINED> instruction: 0xf0002e00
    667c:	blls	1a6b30 <mkdtemp@@Base+0x17ba20>
    6680:			; <UNDEFINED> instruction: 0xf8df2001
    6684:	ldmdavs	sl, {r4, r6, r7, sl, ip}^
    6688:			; <UNDEFINED> instruction: 0xf7fd4479
    668c:	bls	401e44 <mkdtemp@@Base+0x3d6d34>
    6690:	strbtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6694:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    6698:	ldmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    669c:			; <UNDEFINED> instruction: 0xf0084658
    66a0:			; <UNDEFINED> instruction: 0x4605fe99
    66a4:			; <UNDEFINED> instruction: 0xf0246838
    66a8:	mcrrne	13, 2, pc, r3, cr13	; <UNPREDICTABLE>
    66ac:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
    66b0:			; <UNDEFINED> instruction: 0xf7fe2600
    66b4:			; <UNDEFINED> instruction: 0xf1a4e9ac
    66b8:	ldrtmi	r0, [r1], -r0, lsr #4
    66bc:			; <UNDEFINED> instruction: 0xf8444628
    66c0:			; <UNDEFINED> instruction: 0xf0016c20
    66c4:	bls	206170 <mkdtemp@@Base+0x1db060>
    66c8:	stcne	8, cr15, [r0], #-336	; 0xfffffeb0
    66cc:			; <UNDEFINED> instruction: 0xf0094628
    66d0:	stmdacs	r0, {r0, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    66d4:	rschi	pc, r7, r0, asr #32
    66d8:	stmdbls	sl, {r0, r1, r2, r8, r9, fp, ip, pc}
    66dc:			; <UNDEFINED> instruction: 0xf00a6818
    66e0:	strmi	pc, [r5], -r7, asr #17
    66e4:			; <UNDEFINED> instruction: 0xf0402800
    66e8:	blls	366ae4 <mkdtemp@@Base+0x33b9d4>
    66ec:	blpl	1c3b28 <mkdtemp@@Base+0x198a18>
    66f0:	bleq	342b24 <mkdtemp@@Base+0x317a14>
    66f4:	strbtvs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    66f8:	ldrbtmi	r9, [lr], #-770	; 0xfffffcfe
    66fc:	ldrbmi	r9, [r8], -r0, lsr #22
    6700:	vst2.8	{d22-d23}, [pc :64], sl
    6704:	ldrmi	r6, [r9], -r0, lsl #7
    6708:	andls	r9, r1, #0, 12
    670c:			; <UNDEFINED> instruction: 0xf7fe2201
    6710:			; <UNDEFINED> instruction: 0x9e0be93a
    6714:			; <UNDEFINED> instruction: 0x465b6839
    6718:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    671c:	ldrbtmi	r6, [sl], #-2864	; 0xfffff4d0
    6720:	stmdals	r7, {r1, ip, pc}
    6724:	stmdavs	r0, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr}
    6728:	cfmadd32ls	mvax0, mvfx9, mvfx11, mvfx1
    672c:			; <UNDEFINED> instruction: 0x96006bb6
    6730:			; <UNDEFINED> instruction: 0xff7cf012
    6734:	stmdacs	r0, {r1, r2, r9, sl, lr}
    6738:	adchi	pc, r9, r0, asr #32
    673c:	ldrdeq	pc, [r0], -r8
    6740:	stc2l	0, cr15, [r0], #144	; 0x90
    6744:	svccc	0x00fff1b0
    6748:			; <UNDEFINED> instruction: 0xf0004682
    674c:	vst4.<illegal width 64>	{d24-d27}, [pc :256], r6
    6750:			; <UNDEFINED> instruction: 0xf7fe71d2
    6754:			; <UNDEFINED> instruction: 0xf8dfebf4
    6758:	ldrbmi	r1, [r0], -r8, lsl #8
    675c:			; <UNDEFINED> instruction: 0xf7fe4479
    6760:	strmi	lr, [r5], -r4, lsr #18
    6764:			; <UNDEFINED> instruction: 0xf0002800
    6768:	blls	2a6b88 <mkdtemp@@Base+0x27ba78>
    676c:	ldmdavs	r8, {r0, r9, sl, lr}
    6770:	cdp2	0, 14, cr15, cr14, cr9, {0}
    6774:	stmdacs	r0, {r1, r7, r9, sl, lr}
    6778:	rscshi	pc, r2, r0, asr #32
    677c:			; <UNDEFINED> instruction: 0x465b4af9
    6780:	strtmi	r2, [r8], -r1, lsl #2
    6784:			; <UNDEFINED> instruction: 0xf7fe447a
    6788:			; <UNDEFINED> instruction: 0x4628e9f4
    678c:	bl	1f4478c <mkdtemp@@Base+0x1f1967c>
    6790:	stmdacs	r0, {r1, r2, r9, sl, lr}
    6794:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
    6798:			; <UNDEFINED> instruction: 0xf7fd4628
    679c:	stmdacs	r0, {r2, r3, r6, r8, sl, fp, sp, lr, pc}
    67a0:	rscshi	pc, fp, r0, asr #32
    67a4:			; <UNDEFINED> instruction: 0xf8d89b08
    67a8:	ldmdavs	r9, {}	; <UNPREDICTABLE>
    67ac:	ldc	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    67b0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    67b4:	tsthi	fp, r0, asr #32	; <UNPREDICTABLE>
    67b8:	ldmdavs	r8!, {r2, r3, r8, r9, fp, ip, pc}
    67bc:			; <UNDEFINED> instruction: 0xf7fd6819
    67c0:	stmdacs	r0, {r2, r4, r5, r8, sl, fp, sp, lr, pc}
    67c4:	adchi	pc, r8, r0, asr #32
    67c8:	blls	1ee008 <mkdtemp@@Base+0x1c2ef8>
    67cc:	blls	1a0834 <mkdtemp@@Base+0x175724>
    67d0:	movwls	r3, #25356	; 0x630c
    67d4:			; <UNDEFINED> instruction: 0xf826f009
    67d8:	ldmdavs	r8, {r1, r3, r8, r9, fp, ip, pc}
    67dc:			; <UNDEFINED> instruction: 0xf822f009
    67e0:			; <UNDEFINED> instruction: 0xf7fd6838
    67e4:			; <UNDEFINED> instruction: 0xf8d8eeac
    67e8:			; <UNDEFINED> instruction: 0xf7fd0000
    67ec:	blls	342294 <mkdtemp@@Base+0x317184>
    67f0:			; <UNDEFINED> instruction: 0xf7fd6818
    67f4:	blls	24228c <mkdtemp@@Base+0x21717c>
    67f8:			; <UNDEFINED> instruction: 0xf7fd6818
    67fc:	blls	1c2284 <mkdtemp@@Base+0x197174>
    6800:	ldrdlt	pc, [r0], -r3
    6804:	svceq	0x0000f1bb
    6808:	addshi	pc, r2, r0
    680c:			; <UNDEFINED> instruction: 0xf10d9b06
    6810:	ldmibmi	r5, {r3, r5, r6, r7, r9, fp}^
    6814:	cfmul32	mvfx2, mvfx8, mvfx0
    6818:			; <UNDEFINED> instruction: 0xf1a42a10
    681c:			; <UNDEFINED> instruction: 0xf8d3071c
    6820:			; <UNDEFINED> instruction: 0xf1a49008
    6824:	ldrbtmi	r0, [r9], #-780	; 0xfffffcf4
    6828:	ldrmi	r9, [r8], -ip, lsl #6
    682c:	strbmi	r9, [fp], -r7, lsl #14
    6830:	ldreq	pc, [r8, -r4, lsr #3]
    6834:	ldcpl	8, cr15, [ip], {68}	; 0x44
    6838:	ldmdaeq	r0, {r2, r5, r7, r8, ip, sp, lr, pc}
    683c:			; <UNDEFINED> instruction: 0xf1a4970a
    6840:			; <UNDEFINED> instruction: 0xf8440708
    6844:	smladls	r8, r8, ip, r5
    6848:	ldreq	pc, [r4, -r4, lsr #3]
    684c:	stcpl	8, cr15, [r8], {68}	; 0x44
    6850:	strpl	lr, [r4, #-2372]	; 0xfffff6bc
    6854:	ldcpl	8, cr15, [r4], {68}	; 0x44
    6858:			; <UNDEFINED> instruction: 0xf8def017
    685c:	stcne	8, cr15, [ip], {84}	; 0x54
    6860:	andcs	r4, r3, r2, asr r6
    6864:	stmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6868:			; <UNDEFINED> instruction: 0xf43f2800
    686c:			; <UNDEFINED> instruction: 0xf7feaee5
    6870:	stmdavs	r0, {r4, r7, r8, r9, fp, sp, lr, pc}
    6874:			; <UNDEFINED> instruction: 0xf43f2802
    6878:			; <UNDEFINED> instruction: 0xf7fdaee4
    687c:			; <UNDEFINED> instruction: 0x4649ebd0
    6880:	strmi	r4, [r2], -lr, lsr #12
    6884:	ldrbtmi	r4, [r8], #-2233	; 0xfffff747
    6888:			; <UNDEFINED> instruction: 0xf924f015
    688c:	ldmdavs	r9!, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    6890:	tstls	r0, lr, lsr #12
    6894:	ldc2	0, cr15, [r2, #-28]	; 0xffffffe4
    6898:			; <UNDEFINED> instruction: 0x46029910
    689c:	ldrbtmi	r4, [r8], #-2228	; 0xfffff74c
    68a0:			; <UNDEFINED> instruction: 0xf918f015
    68a4:			; <UNDEFINED> instruction: 0xf007e791
    68a8:	strmi	pc, [r1], -r9, lsl #26
    68ac:	ldrbtmi	r4, [r8], #-2225	; 0xfffff74f
    68b0:			; <UNDEFINED> instruction: 0xf910f015
    68b4:			; <UNDEFINED> instruction: 0xf7fee789
    68b8:	ldmdavs	r9!, {r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    68bc:	tstls	r0, r0, lsl #12
    68c0:			; <UNDEFINED> instruction: 0xf7fd6800
    68c4:	ldmdbls	r0, {r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    68c8:	stmiami	fp!, {r1, r9, sl, lr}
    68cc:			; <UNDEFINED> instruction: 0xf0154478
    68d0:	ldrb	pc, [sl, -r1, lsl #18]!	; <UNPREDICTABLE>
    68d4:	andcs	r9, r1, r7, lsr #22
    68d8:	ldmdavs	sl, {r3, r5, r7, r8, fp, lr}
    68dc:			; <UNDEFINED> instruction: 0xf7fd4479
    68e0:	strb	lr, [ip], r2, asr #25
    68e4:	stc2l	0, cr15, [sl], #28
    68e8:	stmiami	r5!, {r0, r9, sl, lr}
    68ec:			; <UNDEFINED> instruction: 0xf0134478
    68f0:	stmiami	r4!, {r0, r1, r5, r8, sl, fp, ip, sp, lr, pc}
    68f4:			; <UNDEFINED> instruction: 0xf0134478
    68f8:			; <UNDEFINED> instruction: 0xf7fefd1f
    68fc:	strmi	lr, [r4], -sl, asr #22
    6900:	stmdacs	r2, {fp, sp, lr}
    6904:			; <UNDEFINED> instruction: 0xf7fdd073
    6908:	strbmi	lr, [r1], -sl, lsl #23
    690c:	ldmmi	lr, {r1, r9, sl, lr}
    6910:			; <UNDEFINED> instruction: 0xf0154478
    6914:	strt	pc, [ip], #2271	; 0x8df
    6918:	bl	ec4918 <mkdtemp@@Base+0xe99808>
    691c:			; <UNDEFINED> instruction: 0xf7fd6800
    6920:			; <UNDEFINED> instruction: 0x4649eb7e
    6924:	ldmmi	r9, {r1, r9, sl, lr}
    6928:			; <UNDEFINED> instruction: 0xf0154478
    692c:			; <UNDEFINED> instruction: 0xe74cf8d3
    6930:	movwcs	fp, #2454	; 0x996
    6934:			; <UNDEFINED> instruction: 0xf7fe930f
    6938:			; <UNDEFINED> instruction: 0xf7febd04
    693c:			; <UNDEFINED> instruction: 0xf8d8eb2a
    6940:	tstls	r0, r0
    6944:			; <UNDEFINED> instruction: 0xf7fd6800
    6948:	ldmdbls	r0, {r1, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    694c:	ldmmi	r0, {r1, r9, sl, lr}
    6950:			; <UNDEFINED> instruction: 0xf0154478
    6954:			; <UNDEFINED> instruction: 0xe738f8bf
    6958:			; <UNDEFINED> instruction: 0xf7fd200a
    695c:	strb	lr, [r8, r8, lsr #25]!
    6960:	stc2	0, cr15, [ip], #28
    6964:	stmmi	fp, {r0, r9, sl, lr}
    6968:			; <UNDEFINED> instruction: 0xf0154478
    696c:			; <UNDEFINED> instruction: 0x4628f8b3
    6970:	stcl	7, cr15, [r0], #-1012	; 0xfffffc0c
    6974:			; <UNDEFINED> instruction: 0xf7fee729
    6978:			; <UNDEFINED> instruction: 0xf8d8eb0c
    697c:	tstls	r0, r0
    6980:			; <UNDEFINED> instruction: 0xf7fd6800
    6984:	ldmdbls	r0, {r2, r3, r6, r8, r9, fp, sp, lr, pc}
    6988:	stmmi	r3, {r1, r9, sl, lr}
    698c:			; <UNDEFINED> instruction: 0xf0154478
    6990:	ldrbmi	pc, [r0], -r1, lsr #17	; <UNPREDICTABLE>
    6994:	ldmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6998:			; <UNDEFINED> instruction: 0xf7fee717
    699c:	stmdavs	r0, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    69a0:	bl	f4499c <mkdtemp@@Base+0xf1988c>
    69a4:	ldmdami	sp!, {r0, r9, sl, lr}^
    69a8:			; <UNDEFINED> instruction: 0xf0154478
    69ac:			; <UNDEFINED> instruction: 0xe70cf893
    69b0:	b	ffbc49b0 <mkdtemp@@Base+0xffb998a0>
    69b4:	stmdavs	r0, {r1, r2, r4, r6, r9, sl, lr}
    69b8:	bl	c449b4 <mkdtemp@@Base+0xc198a4>
    69bc:	ldmdami	r8!, {r0, r9, sl, lr}^
    69c0:			; <UNDEFINED> instruction: 0xf0154478
    69c4:	strtmi	pc, [r8], -r7, lsl #17
    69c8:	ldc	7, cr15, [r4], #-1012	; 0xfffffc0c
    69cc:			; <UNDEFINED> instruction: 0xf7fee6fd
    69d0:	blls	241558 <mkdtemp@@Base+0x216448>
    69d4:	ldmdavs	r9, {r9, sl, sp}
    69d8:	stmdavs	r0, {r4, r8, ip, pc}
    69dc:	bl	7c49d8 <mkdtemp@@Base+0x7998c8>
    69e0:			; <UNDEFINED> instruction: 0x46029910
    69e4:	ldrbtmi	r4, [r8], #-2159	; 0xfffff791
    69e8:			; <UNDEFINED> instruction: 0xf874f015
    69ec:	vst1.64	{d30-d32}, [pc :128]!
    69f0:	strbmi	r7, [r0], -r0, ror #3
    69f4:	bl	ac49f0 <mkdtemp@@Base+0xa998e0>
    69f8:			; <UNDEFINED> instruction: 0xf0003001
    69fc:	blmi	1aa79a4 <mkdtemp@@Base+0x1a7c894>
    6a00:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6a04:			; <UNDEFINED> instruction: 0xf47f2b00
    6a08:	stmdbmi	r8!, {r2, r4, r5, sl, fp, sp, pc}^
    6a0c:	andcs	r4, r1, r2, asr #12
    6a10:			; <UNDEFINED> instruction: 0xf7fd4479
    6a14:	strt	lr, [ip], #-3112	; 0xfffff3d8
    6a18:	ldrbtmi	r4, [r8], #-2149	; 0xfffff79b
    6a1c:	stmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a20:	svclt	0x0000e543
    6a24:	andeq	ip, r5, ip, asr r3
    6a28:	andeq	ip, r5, lr, lsl #6
    6a2c:	andeq	ip, r5, r6, asr r7
    6a30:	andeq	ip, r5, r0, lsl r7
    6a34:	andeq	r8, r2, ip, ror #28
    6a38:	andeq	ip, r5, ip, asr #12
    6a3c:			; <UNDEFINED> instruction: 0x000286bc
    6a40:	andeq	r9, r2, r8, lsl r5
    6a44:	ldrdeq	r9, [r2], -r0
    6a48:	andeq	ip, r5, r2, ror #2
    6a4c:	andeq	r8, r2, r0, lsl sp
    6a50:	andeq	r9, r2, r2, ror r5
    6a54:	andeq	r9, r2, r2, asr #4
    6a58:	andeq	r9, r2, r8, asr sp
    6a5c:			; <UNDEFINED> instruction: 0x000292b4
    6a60:	andeq	r9, r2, ip, ror #10
    6a64:	andeq	r9, r2, ip, lsl #5
    6a68:	andeq	ip, r5, r2, lsr #9
    6a6c:	andeq	r9, r2, r0, lsl r2
    6a70:	andeq	ip, r5, r8, asr r4
    6a74:	andeq	r9, r2, sl, lsr #3
    6a78:	andeq	r6, r2, r8, ror #25
    6a7c:	strdeq	r6, [r2], -r8
    6a80:	andeq	r6, r2, ip, lsl #26
    6a84:	andeq	r6, r2, r0, lsr #26
    6a88:	andeq	r9, r2, ip, lsr #12
    6a8c:	andeq	r9, r2, r8, lsr r6
    6a90:	andeq	r7, r2, r6, ror #17
    6a94:	andeq	r0, r0, r4, lsr #11
    6a98:	muleq	r2, ip, pc	; <UNPREDICTABLE>
    6a9c:	andeq	fp, r5, lr, lsl pc
    6aa0:	andeq	fp, r5, r0, lsl pc
    6aa4:	andeq	fp, r5, sl, lsr #29
    6aa8:	andeq	r9, r2, r0, lsl r9
    6aac:	andeq	r8, r2, r2, ror r3
    6ab0:	andeq	ip, r5, sl, asr #5
    6ab4:	andeq	ip, r5, lr, lsr #5
    6ab8:	andeq	fp, r5, r2, lsr #28
    6abc:	andeq	ip, r5, r0, ror r2
    6ac0:	andeq	ip, r5, r2, lsr #4
    6ac4:	muleq	r2, r8, r5
    6ac8:	andeq	fp, r5, r8, lsr #27
    6acc:	andeq	fp, r5, r8, ror sp
    6ad0:	andeq	r9, r2, r0, lsl #12
    6ad4:	andeq	r7, r2, sl, lsl r3
    6ad8:	andeq	r9, r2, r0, lsl #7
    6adc:	muleq	r2, ip, r5
    6ae0:	muleq	r2, r2, r5
    6ae4:	andeq	r9, r2, r2, asr #11
    6ae8:			; <UNDEFINED> instruction: 0x000295b6
    6aec:	andeq	r7, r2, r8, ror #21
    6af0:	muleq	r2, ip, r5
    6af4:	andeq	r9, r2, r8, lsl r5
    6af8:	andeq	fp, r5, r0, lsr ip
    6afc:	andeq	r7, r2, ip, ror #20
    6b00:	andeq	r0, r0, r0, lsr #11
    6b04:	strdeq	fp, [r5], -r4
    6b08:	andeq	r9, r2, ip, ror #11
    6b0c:	muleq	r2, ip, r9
    6b10:	andeq	r9, r2, r0, ror r5
    6b14:	strdeq	r9, [r2], -sl
    6b18:	andeq	r7, r2, r2, lsl #10
    6b1c:	ldrdeq	r9, [r2], -lr
    6b20:	andeq	r8, r2, r6, asr fp
    6b24:	andeq	r9, r2, r4, ror r4
    6b28:	andeq	r9, r2, r8, ror #10
    6b2c:	andeq	r9, r2, r6, lsr r5
    6b30:	andeq	r9, r2, r4, lsl r5
    6b34:	andeq	fp, r2, r6, rrx
    6b38:	andeq	fp, r5, sl, lsl #20
    6b3c:	andeq	fp, r5, r4, asr #21
    6b40:	andeq	fp, r5, sl, lsl #30
    6b44:	ldrdeq	fp, [r5], -r6
    6b48:	andeq	r9, r2, r2, lsr #4
    6b4c:	andeq	r9, r2, r4, lsr #4
    6b50:	andeq	r9, r2, r6, lsr #4
    6b54:	andeq	r9, r2, ip, lsr r2
    6b58:	andeq	r9, r2, r6, lsl r2
    6b5c:	andeq	ip, r2, sl, lsl r8
    6b60:	andeq	r7, r2, r8, asr #26
    6b64:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
    6b68:	andeq	r7, r2, sl, lsl r7
    6b6c:	ldrdeq	r8, [r2], -r6
    6b70:	andeq	r7, r2, sl, lsr #13
    6b74:	andeq	r9, r2, r6, asr #32
    6b78:	strdeq	r8, [r2], -ip
    6b7c:	andeq	r8, r2, r8, asr #31
    6b80:	andeq	r7, r2, r8, lsr #30
    6b84:	andeq	r8, r2, ip, lsl #29
    6b88:	andeq	r8, r2, ip, asr #30
    6b8c:	andeq	r9, r2, r8
    6b90:	andeq	r8, r2, r8, ror pc
    6b94:	andeq	r7, r2, ip, lsl #30
    6b98:	ldrdeq	r7, [r2], -r0
    6b9c:	andeq	r8, r2, r0, ror pc
    6ba0:			; <UNDEFINED> instruction: 0x00027eb4
    6ba4:	andeq	r8, r2, sl, asr #30
    6ba8:	andeq	fp, r5, ip, asr #13
    6bac:	andeq	r9, r2, r8, ror #2
    6bb0:	andeq	r9, r2, sl, asr #32
    6bb4:	blcc	1544f38 <mkdtemp@@Base+0x1519e28>
    6bb8:	ldrbtmi	r9, [fp], #-2567	; 0xfffff5f9
    6bbc:	ldmdbvs	fp, {r0, r4, r9, sl, lr}^
    6bc0:			; <UNDEFINED> instruction: 0xf8419a1b
    6bc4:	blcs	11bec <PEM_write_bio_PrivateKey@plt+0xcbf0>
    6bc8:			; <UNDEFINED> instruction: 0xf8dfd047
    6bcc:	bge	e8d8e4 <mkdtemp@@Base+0xe627d4>
    6bd0:	ldrbtmi	r2, [r9], #-3
    6bd4:			; <UNDEFINED> instruction: 0xf7fd9106
    6bd8:	stmdbls	r6, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    6bdc:	eorsle	r3, r0, r1
    6be0:	strmi	r9, [r8], -r7, lsl #22
    6be4:	smlatbeq	r8, r3, r1, pc	; <UNPREDICTABLE>
    6be8:			; <UNDEFINED> instruction: 0xff74f000
    6bec:	blcc	944f70 <mkdtemp@@Base+0x919e60>
    6bf0:	andhi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    6bf4:	ldrdne	pc, [r0], -r8
    6bf8:			; <UNDEFINED> instruction: 0xf0094604
    6bfc:	ldmiblt	r8!, {r0, r3, r5, r7, sl, fp, ip, sp, lr, pc}
    6c00:			; <UNDEFINED> instruction: 0xf0084620
    6c04:	blls	206448 <mkdtemp@@Base+0x1db338>
    6c08:	stccc	8, cr15, [r8], {83}	; 0x53
    6c0c:	ldmdavc	sl, {r0, r1, r3, r4, r8, ip, sp, pc}
    6c10:			; <UNDEFINED> instruction: 0xf0402a00
    6c14:			; <UNDEFINED> instruction: 0xf8d88535
    6c18:	andcs	r1, sl, r0
    6c1c:	svc	0x00cef7fd
    6c20:			; <UNDEFINED> instruction: 0xf8539b07
    6c24:			; <UNDEFINED> instruction: 0xf7fd0c08
    6c28:	andcs	lr, r0, sl, lsl #25
    6c2c:	stmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6c30:	blx	1142c56 <mkdtemp@@Base+0x1117b46>
    6c34:			; <UNDEFINED> instruction: 0xf8df4601
    6c38:	ldrbtmi	r0, [r8], #-2784	; 0xfffff520
    6c3c:			; <UNDEFINED> instruction: 0xff4af014
    6c40:			; <UNDEFINED> instruction: 0xf7fee7de
    6c44:	stmdavs	r0, {r1, r2, r5, r7, r8, fp, sp, lr, pc}
    6c48:	stmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6c4c:	strmi	r9, [r2], -r6, lsl #18
    6c50:	beq	ff244fd4 <mkdtemp@@Base+0xff219ec4>
    6c54:			; <UNDEFINED> instruction: 0xf0134478
    6c58:	stmdals	r0!, {r0, r1, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    6c5c:	bne	ff044fe0 <mkdtemp@@Base+0xff019ed0>
    6c60:	ldrbtmi	r3, [r9], #-20	; 0xffffffec
    6c64:	blx	ff2c2c78 <mkdtemp@@Base+0xff297b68>
    6c68:			; <UNDEFINED> instruction: 0xf007e7af
    6c6c:	strmi	pc, [r1], -r7, lsr #22
    6c70:	beq	fec44ff4 <mkdtemp@@Base+0xfec19ee4>
    6c74:			; <UNDEFINED> instruction: 0xf0134478
    6c78:			; <UNDEFINED> instruction: 0x2c00fb5f
    6c7c:	bge	ff143d80 <mkdtemp@@Base+0xff118c70>
    6c80:			; <UNDEFINED> instruction: 0xf7fd4620
    6c84:			; <UNDEFINED> instruction: 0x4601ed72
    6c88:			; <UNDEFINED> instruction: 0xf0234620
    6c8c:			; <UNDEFINED> instruction: 0xf7fffcbb
    6c90:			; <UNDEFINED> instruction: 0xf8dfbabb
    6c94:	ldrbtmi	r0, [r8], #-2708	; 0xfffff56c
    6c98:			; <UNDEFINED> instruction: 0xff1cf014
    6c9c:			; <UNDEFINED> instruction: 0xf7fe2001
    6ca0:			; <UNDEFINED> instruction: 0xf8dfe96c
    6ca4:	ldrbtmi	r0, [r8], #-2696	; 0xfffff578
    6ca8:			; <UNDEFINED> instruction: 0xff14f014
    6cac:			; <UNDEFINED> instruction: 0xf7fe2001
    6cb0:			; <UNDEFINED> instruction: 0xf8dfe964
    6cb4:			; <UNDEFINED> instruction: 0x46210a7c
    6cb8:			; <UNDEFINED> instruction: 0xf0134478
    6cbc:			; <UNDEFINED> instruction: 0xf8dffb3d
    6cc0:			; <UNDEFINED> instruction: 0x46210a74
    6cc4:			; <UNDEFINED> instruction: 0xf0134478
    6cc8:			; <UNDEFINED> instruction: 0xf007fb37
    6ccc:			; <UNDEFINED> instruction: 0x4631faf7
    6cd0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6cd4:			; <UNDEFINED> instruction: 0xf8df4602
    6cd8:	ldrbtmi	r0, [r8], #-2656	; 0xfffff5a0
    6cdc:	mrc2	0, 7, pc, cr10, cr4, {0}
    6ce0:	stmlt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6ce4:	beq	1545068 <mkdtemp@@Base+0x1519f58>
    6ce8:			; <UNDEFINED> instruction: 0xf0134478
    6cec:			; <UNDEFINED> instruction: 0xf8dffb25
    6cf0:	ldrbtmi	r3, [fp], #-2640	; 0xfffff5b0
    6cf4:	ldmdblt	fp, {r0, r1, r3, r4, fp, ip, sp, lr}^
    6cf8:	beq	124507c <mkdtemp@@Base+0x1219f6c>
    6cfc:			; <UNDEFINED> instruction: 0xf0134478
    6d00:			; <UNDEFINED> instruction: 0xf8dffb1b
    6d04:	ldrbtmi	r0, [r8], #-2628	; 0xfffff5bc
    6d08:	mcr2	0, 7, pc, cr4, cr4, {0}	; <UNPREDICTABLE>
    6d0c:	cdp2	0, 10, cr15, cr6, cr0, {0}
    6d10:	vldrls	d9, [r1, #-28]	; 0xffffffe4
    6d14:	bhi	d45098 <mkdtemp@@Base+0xd19f88>
    6d18:	andeq	pc, r8, r3, lsr #3
    6d1c:	bge	c450a0 <mkdtemp@@Base+0xc19f90>
    6d20:	ldrbtmi	r9, [r8], #3596	; 0xe0c
    6d24:			; <UNDEFINED> instruction: 0x462c44fa
    6d28:			; <UNDEFINED> instruction: 0xf0049008
    6d2c:	blls	1c59e0 <mkdtemp@@Base+0x19a8d0>
    6d30:	sfmle	f4, 2, [r4, #-684]!	; 0xfffffd54
    6d34:			; <UNDEFINED> instruction: 0xf50d9b07
    6d38:			; <UNDEFINED> instruction: 0xf1ab7b88
    6d3c:	ldmdavs	r0!, {r3, r5, r8, fp}
    6d40:	streq	pc, [ip, -r3, lsr #3]
    6d44:	ldrtmi	r4, [sl], -r9, asr #12
    6d48:	ldc2l	0, cr15, [r2, #72]	; 0x48
    6d4c:	cmple	fp, r0, lsl #16
    6d50:			; <UNDEFINED> instruction: 0xf85b9b08
    6d54:	ldmdavs	r8, {r3, r5, sl, fp, ip}
    6d58:			; <UNDEFINED> instruction: 0xfff6f010
    6d5c:			; <UNDEFINED> instruction: 0xf8569b07
    6d60:			; <UNDEFINED> instruction: 0xf8532b04
    6d64:			; <UNDEFINED> instruction: 0xf89ccc0c
    6d68:	strmi	r3, [r1], -r0
    6d6c:			; <UNDEFINED> instruction: 0xf8dfb35b
    6d70:	ldrbmi	r0, [r3], -r4, ror #19
    6d74:	bllt	1257f5c <mkdtemp@@Base+0x122ce4c>
    6d78:	ldmibne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6d7c:	andgt	lr, r0, sp, asr #19
    6d80:	ldrbtmi	r2, [r9], #-1
    6d84:			; <UNDEFINED> instruction: 0xf8df9102
    6d88:	ldrbtmi	r1, [r9], #-2516	; 0xfffff62c
    6d8c:	b	1ac4d88 <mkdtemp@@Base+0x1a99c78>
    6d90:	ldrdeq	pc, [r0], -r9
    6d94:	stc2l	0, cr15, [r6, #-32]	; 0xffffffe0
    6d98:			; <UNDEFINED> instruction: 0xf7fd6838
    6d9c:			; <UNDEFINED> instruction: 0x4628ebd0
    6da0:			; <UNDEFINED> instruction: 0xf0252101
    6da4:	strmi	pc, [r5], -r3, asr #29
    6da8:			; <UNDEFINED> instruction: 0xf8dfe7c1
    6dac:	ldrbtmi	r0, [r8], #-2484	; 0xfffff64c
    6db0:	mrc2	0, 4, pc, cr0, cr4, {0}
    6db4:	cdp2	0, 5, cr15, cr2, cr0, {0}
    6db8:	stmibeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6dbc:			; <UNDEFINED> instruction: 0xf0144478
    6dc0:			; <UNDEFINED> instruction: 0xf000fe89
    6dc4:	strbmi	pc, [r3], -fp, asr #28	; <UNPREDICTABLE>
    6dc8:	ldrb	r4, [r4, r0, asr #12]
    6dcc:	ldmibne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6dd0:	andgt	lr, r0, sp, asr #19
    6dd4:	ldrbtmi	r2, [r9], #-1
    6dd8:			; <UNDEFINED> instruction: 0xf8df9102
    6ddc:			; <UNDEFINED> instruction: 0x9c161990
    6de0:			; <UNDEFINED> instruction: 0xf7fd4479
    6de4:	ldrb	lr, [r3, r0, asr #20]
    6de8:	tstls	r6, r1, lsr r8
    6dec:	blx	19c2e10 <mkdtemp@@Base+0x1997d00>
    6df0:	strmi	r9, [r2], -r6, lsl #18
    6df4:	ldmdbeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6df8:			; <UNDEFINED> instruction: 0xf0134478
    6dfc:	blls	205878 <mkdtemp@@Base+0x1da768>
    6e00:	stceq	8, cr15, [r8], {83}	; 0x53
    6e04:	cdp2	0, 11, cr15, cr6, cr15, {0}
    6e08:			; <UNDEFINED> instruction: 0xf7fe4620
    6e0c:			; <UNDEFINED> instruction: 0xf8dfe8b6
    6e10:	ldrbtmi	r0, [r8], #-2404	; 0xfffff69c
    6e14:	mrc2	0, 2, pc, cr14, cr4, {0}
    6e18:			; <UNDEFINED> instruction: 0xf7fe2001
    6e1c:			; <UNDEFINED> instruction: 0xf8dfe8ae
    6e20:	ldrbtmi	r0, [r8], #-2392	; 0xfffff6a8
    6e24:	mrc2	0, 2, pc, cr6, cr4, {0}
    6e28:			; <UNDEFINED> instruction: 0xf7fe2001
    6e2c:			; <UNDEFINED> instruction: 0xf8dfe8a6
    6e30:	ldrbtmi	r0, [r8], #-2380	; 0xfffff6b4
    6e34:	mcr2	0, 2, pc, cr14, cr4, {0}	; <UNPREDICTABLE>
    6e38:			; <UNDEFINED> instruction: 0xf7fe2001
    6e3c:			; <UNDEFINED> instruction: 0xf007e89e
    6e40:			; <UNDEFINED> instruction: 0xf8dffa3d
    6e44:	ldrbtmi	r3, [fp], #-2364	; 0xfffff6c4
    6e48:	bicsvc	pc, lr, r3, lsl #10
    6e4c:			; <UNDEFINED> instruction: 0xf8df4602
    6e50:	ldrbtmi	r0, [r8], #-2356	; 0xfffff6cc
    6e54:	mrc2	0, 1, pc, cr14, cr4, {0}
    6e58:	stmialt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6e5c:	stmdbpl	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6e60:	stmdbvs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    6e64:	blls	835658 <mkdtemp@@Base+0x80a548>
    6e68:	stmdbeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6e6c:	ldrbtmi	r6, [r8], #-2201	; 0xfffff767
    6e70:			; <UNDEFINED> instruction: 0xf8d0f018
    6e74:	addpl	pc, r0, #1325400064	; 0x4f000000
    6e78:	strmi	r4, [r0], r1, lsl #12
    6e7c:	ldmdbeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6e80:			; <UNDEFINED> instruction: 0xf0244478
    6e84:			; <UNDEFINED> instruction: 0xf5b0fc63
    6e88:	movwle	r5, #32640	; 0x7f80
    6e8c:	stmdbeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6e90:			; <UNDEFINED> instruction: 0xf0134478
    6e94:	stmdals	r0!, {r0, r4, r6, r9, fp, ip, sp, lr, pc}
    6e98:	blx	18c2eac <mkdtemp@@Base+0x1897d9c>
    6e9c:			; <UNDEFINED> instruction: 0xf7fd4640
    6ea0:	movwcs	lr, #6990	; 0x1b4e
    6ea4:	stflss	f6, [r7, #-428]	; 0xfffffe54
    6ea8:	ldmdals	r3, {r8, r9, sp}
    6eac:	stmdacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6eb0:			; <UNDEFINED> instruction: 0xf8414629
    6eb4:	stmib	r5, {r3, r8, fp, ip, sp}^
    6eb8:	tstls	r8, r1, lsl #6
    6ebc:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    6ec0:	ldmdals	r2, {r3, r7, r8, sp, lr}
    6ec4:	ldmdavs	r2, {r0, r1, r4, r8, r9, fp, ip, pc}
    6ec8:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    6ecc:	stmdals	sl, {r3, r6, r7, r8, sp, lr}
    6ed0:	cmpvs	pc, r3, lsr #4
    6ed4:			; <UNDEFINED> instruction: 0xf845604a
    6ed8:			; <UNDEFINED> instruction: 0xf0400c08
    6edc:			; <UNDEFINED> instruction: 0xf8df80f3
    6ee0:			; <UNDEFINED> instruction: 0xf08738b8
    6ee4:	bls	4c8af0 <mkdtemp@@Base+0x49d9e0>
    6ee8:	bvs	16d80dc <mkdtemp@@Base+0x16acfcc>
    6eec:	svclt	0x00142b00
    6ef0:	movwcs	r2, #770	; 0x302
    6ef4:	teqmi	sl, #1275068416	; 0x4c000000
    6ef8:	rschi	pc, r0, r0, asr #32
    6efc:	ldmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6f00:			; <UNDEFINED> instruction: 0xf8df4479
    6f04:	andcs	r4, r0, #156, 16	; 0x9c0000
    6f08:	ldrbtmi	r9, [ip], #-769	; 0xfffffcff
    6f0c:	andls	r9, r0, #10240	; 0x2800
    6f10:	bls	218798 <mkdtemp@@Base+0x1ed688>
    6f14:	mrc2	0, 2, pc, cr4, cr3, {0}
    6f18:			; <UNDEFINED> instruction: 0x46059b17
    6f1c:	stmiblt	fp!, {r5, r8, r9, ip, sp, pc}^
    6f20:			; <UNDEFINED> instruction: 0xf0074628
    6f24:			; <UNDEFINED> instruction: 0xf8dff9cb
    6f28:	ldrbtmi	r3, [fp], #-2172	; 0xfffff784
    6f2c:	mvnvc	pc, r3, lsl #10
    6f30:			; <UNDEFINED> instruction: 0xf8df4602
    6f34:	ldrbtmi	r0, [r8], #-2164	; 0xfffff78c
    6f38:			; <UNDEFINED> instruction: 0xf9fef013
    6f3c:	stmdaeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6f40:			; <UNDEFINED> instruction: 0xf0144478
    6f44:	andcs	pc, r1, r7, asr #27
    6f48:	ldmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f4c:	stmdaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6f50:			; <UNDEFINED> instruction: 0xf0144478
    6f54:			; <UNDEFINED> instruction: 0x2001fdbf
    6f58:	stmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f5c:	addpl	pc, ip, sp, lsl #10
    6f60:			; <UNDEFINED> instruction: 0xf7fd300c
    6f64:	bfi	lr, sl, #24, #4
    6f68:	blls	23571c <mkdtemp@@Base+0x20a60c>
    6f6c:	stmiblt	fp, {r0, r1, r3, r4, r8, fp, sp, lr}
    6f70:			; <UNDEFINED> instruction: 0xb1239b12
    6f74:	ldmvs	fp, {r3, r8, r9, fp, ip, pc}^
    6f78:			; <UNDEFINED> instruction: 0xf0002b00
    6f7c:	bls	4e7330 <mkdtemp@@Base+0x4bc220>
    6f80:	blls	233430 <mkdtemp@@Base+0x208320>
    6f84:	blcs	212f8 <error@@Base+0x5824>
    6f88:	andcs	fp, r0, #24, 30	; 0x60
    6f8c:	ldmdals	r3, {r0, r1, r4, r9, ip, pc}
    6f90:	svc	0x00f2f7fd
    6f94:	ldmdaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6f98:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    6f9c:	ldc2	0, cr15, [sl, #80]	; 0x50
    6fa0:			; <UNDEFINED> instruction: 0xf7fd2001
    6fa4:	stcls	15, cr14, [r8, #-936]	; 0xfffffc58
    6fa8:			; <UNDEFINED> instruction: 0xf7fd6868
    6fac:	stmdbvs	fp!, {r2, r6, r8, fp, sp, lr, pc}
    6fb0:	blls	4b5744 <mkdtemp@@Base+0x48a634>
    6fb4:	blls	233448 <mkdtemp@@Base+0x208338>
    6fb8:	blcs	2132c <error@@Base+0x5858>
    6fbc:	sbcshi	pc, r2, r0
    6fc0:	strpl	pc, [r6], #-1293	; 0xfffffaf3
    6fc4:	strtmi	r3, [r0], -ip, lsl #8
    6fc8:	bl	ff9c4fc4 <mkdtemp@@Base+0xff999eb4>
    6fcc:	tstle	lr, r1
    6fd0:	svc	0x00def7fd
    6fd4:	stmdacs	r2, {fp, sp, lr}
    6fd8:			; <UNDEFINED> instruction: 0xf7fdd019
    6fdc:	strtmi	lr, [r1], -r0, lsr #16
    6fe0:			; <UNDEFINED> instruction: 0xf8df4602
    6fe4:	ldrbtmi	r0, [r8], #-2004	; 0xfffff82c
    6fe8:			; <UNDEFINED> instruction: 0xf9a6f013
    6fec:			; <UNDEFINED> instruction: 0x07ccf8df
    6ff0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    6ff4:	stc2l	0, cr15, [lr, #-80]!	; 0xffffffb0
    6ff8:			; <UNDEFINED> instruction: 0x07c4f8df
    6ffc:			; <UNDEFINED> instruction: 0xf0144478
    7000:			; <UNDEFINED> instruction: 0xf50dfd69
    7004:	andcc	r5, ip, ip, lsl #1
    7008:	bl	ff1c5004 <mkdtemp@@Base+0xff199ef4>
    700c:			; <UNDEFINED> instruction: 0xf8dfe7c8
    7010:			; <UNDEFINED> instruction: 0x462157b4
    7014:			; <UNDEFINED> instruction: 0x4628447d
    7018:	svc	0x0024f7fd
    701c:			; <UNDEFINED> instruction: 0xf0003001
    7020:			; <UNDEFINED> instruction: 0xf50d81c7
    7024:	strtmi	r5, [r9], -ip, lsl #13
    7028:	ldrtmi	r3, [r0], -ip, lsl #12
    702c:	ldm	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7030:			; <UNDEFINED> instruction: 0xf0003001
    7034:			; <UNDEFINED> instruction: 0xf8df81a9
    7038:			; <UNDEFINED> instruction: 0x462a1790
    703c:	ldrbtmi	r2, [r9], #-1
    7040:	ldmdb	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7044:			; <UNDEFINED> instruction: 0x1784f8df
    7048:	andcs	r4, r1, r2, lsr #12
    704c:			; <UNDEFINED> instruction: 0xf7fd4479
    7050:	blls	241480 <mkdtemp@@Base+0x216370>
    7054:	blcs	212c8 <error@@Base+0x57f4>
    7058:			; <UNDEFINED> instruction: 0xf8dfd091
    705c:			; <UNDEFINED> instruction: 0x46210774
    7060:			; <UNDEFINED> instruction: 0xf0144478
    7064:			; <UNDEFINED> instruction: 0xf8dffd7d
    7068:	ldrbtmi	r0, [r8], #-1900	; 0xfffff894
    706c:	ldc2l	0, cr15, [r8, #-80]!	; 0xffffffb0
    7070:	smlabbls	r6, r5, r7, lr
    7074:	svc	0x00d2f7fc
    7078:	strmi	r9, [r2], -r6, lsl #18
    707c:	smmlseq	r8, pc, r8, pc	; <UNPREDICTABLE>
    7080:			; <UNDEFINED> instruction: 0xf0134478
    7084:			; <UNDEFINED> instruction: 0xf8dff959
    7088:	ldrbtmi	r0, [r8], #-1876	; 0xfffff8ac
    708c:			; <UNDEFINED> instruction: 0xf954f013
    7090:	svc	0x007ef7fd
    7094:			; <UNDEFINED> instruction: 0xf7fc6800
    7098:	strtmi	lr, [r9], -r2, asr #31
    709c:			; <UNDEFINED> instruction: 0xf8df4602
    70a0:	ldrbtmi	r0, [r8], #-1856	; 0xfffff8c0
    70a4:			; <UNDEFINED> instruction: 0xf948f013
    70a8:			; <UNDEFINED> instruction: 0x0738f8df
    70ac:			; <UNDEFINED> instruction: 0xf0134478
    70b0:			; <UNDEFINED> instruction: 0xf8dff943
    70b4:	ldrbtmi	r0, [r8], #-1844	; 0xfffff8cc
    70b8:			; <UNDEFINED> instruction: 0xf93ef013
    70bc:			; <UNDEFINED> instruction: 0x172cf8df
    70c0:			; <UNDEFINED> instruction: 0xe71e4479
    70c4:			; <UNDEFINED> instruction: 0x8728f8df
    70c8:	strpl	pc, [ip], #1293	; 0x50d
    70cc:	vst3.8	{d19-d21}, [pc], ip
    70d0:	ldrbtmi	r5, [r8], #640	; 0x280
    70d4:	strbmi	r4, [r1], -r0, lsr #12
    70d8:	blx	e43172 <mkdtemp@@Base+0xe18062>
    70dc:	svcpl	0x0080f5b0
    70e0:			; <UNDEFINED> instruction: 0xf8dfd20a
    70e4:	vst1.8	{d17}, [pc :64], r0
    70e8:	strtmi	r5, [r0], -r0, lsl #5
    70ec:			; <UNDEFINED> instruction: 0xf0244479
    70f0:			; <UNDEFINED> instruction: 0xf5b0faf5
    70f4:	movwle	r5, #20352	; 0x4f80
    70f8:	usateq	pc, #28, pc, asr #17	; <UNPREDICTABLE>
    70fc:			; <UNDEFINED> instruction: 0xf0134478
    7100:			; <UNDEFINED> instruction: 0xf50df91b
    7104:	strbmi	r5, [r1], -r6, lsl #10
    7108:	vst3.8	{d19,d21,d23}, [pc], ip
    710c:	strtmi	r5, [r8], -r0, lsl #5
    7110:	blx	7431aa <mkdtemp@@Base+0x71809a>
    7114:	svcpl	0x0080f5b0
    7118:			; <UNDEFINED> instruction: 0xf8dfd2ee
    711c:	strtmi	r1, [r8], -r0, ror #13
    7120:	addpl	pc, r0, #1325400064	; 0x4f000000
    7124:			; <UNDEFINED> instruction: 0xf0244479
    7128:			; <UNDEFINED> instruction: 0xf5b0fad9
    712c:	rscle	r5, r3, #128, 30	; 0x200
    7130:			; <UNDEFINED> instruction: 0xf7fd203f
    7134:			; <UNDEFINED> instruction: 0x4620eaba
    7138:			; <UNDEFINED> instruction: 0xffe4f023
    713c:	eorle	r1, sp, r2, asr #24
    7140:	ssatne	pc, #29, pc, asr #17	; <UNPREDICTABLE>
    7144:			; <UNDEFINED> instruction: 0xf7fd4479
    7148:	blls	242210 <mkdtemp@@Base+0x217100>
    714c:	asrslt	r6, r8, r0
    7150:			; <UNDEFINED> instruction: 0xe6c49617
    7154:	ssateq	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    7158:	stmdbls	sl, {r1, r5, r9, sl, lr}
    715c:			; <UNDEFINED> instruction: 0xf0144478
    7160:			; <UNDEFINED> instruction: 0xe70cfcff
    7164:	ssateq	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    7168:	stmdbls	sl, {r1, r5, r9, sl, lr}
    716c:			; <UNDEFINED> instruction: 0xf0144478
    7170:			; <UNDEFINED> instruction: 0xf50dfcf7
    7174:	andcc	r5, ip, ip, lsl #1
    7178:	bl	3c5174 <mkdtemp@@Base+0x39a064>
    717c:			; <UNDEFINED> instruction: 0xf7fde6ff
    7180:	stmdavs	r5, {r3, r8, r9, sl, fp, sp, lr, pc}
    7184:			; <UNDEFINED> instruction: 0xf7fd4620
    7188:	strtmi	lr, [r8], -r8, lsl #22
    718c:	svc	0x0046f7fc
    7190:			; <UNDEFINED> instruction: 0xf8df4601
    7194:	ldrbtmi	r0, [r8], #-1656	; 0xfffff988
    7198:			; <UNDEFINED> instruction: 0xf8cef013
    719c:	mrc	7, 7, APSR_nzcv, cr8, cr13, {7}
    71a0:			; <UNDEFINED> instruction: 0xf7fc6800
    71a4:			; <UNDEFINED> instruction: 0x4601ef3c
    71a8:			; <UNDEFINED> instruction: 0x0664f8df
    71ac:			; <UNDEFINED> instruction: 0xf0134478
    71b0:			; <UNDEFINED> instruction: 0xf007f8c3
    71b4:	strtmi	pc, [r9], -r3, lsl #17
    71b8:			; <UNDEFINED> instruction: 0xf8df4602
    71bc:	ldrbtmi	r0, [r8], #-1624	; 0xfffff9a8
    71c0:			; <UNDEFINED> instruction: 0xf8baf013
    71c4:			; <UNDEFINED> instruction: 0x0650f8df
    71c8:			; <UNDEFINED> instruction: 0xf0134478
    71cc:	stmdavs	r0!, {r0, r2, r4, r5, r7, fp, ip, sp, lr, pc}
    71d0:	svc	0x0024f7fc
    71d4:	strmi	r4, [r2], -r1, asr #12
    71d8:			; <UNDEFINED> instruction: 0x0640f8df
    71dc:			; <UNDEFINED> instruction: 0xf0144478
    71e0:			; <UNDEFINED> instruction: 0xf7fffc79
    71e4:	stmdbls	r7, {r1, r2, r6, fp, ip, sp, pc}
    71e8:	bge	1121a3c <mkdtemp@@Base+0x10f692c>
    71ec:	strmi	r9, [r8], -sl, lsl #4
    71f0:			; <UNDEFINED> instruction: 0xf8409917
    71f4:	teqls	sl, r8, lsl #24
    71f8:			; <UNDEFINED> instruction: 0xf0402b00
    71fc:			; <UNDEFINED> instruction: 0xf8df80e6
    7200:	bls	2d4a88 <mkdtemp@@Base+0x2a9978>
    7204:	ldmdavs	pc, {r0, r1, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    7208:	blls	2aba28 <mkdtemp@@Base+0x280918>
    720c:			; <UNDEFINED> instruction: 0xf8df2001
    7210:			; <UNDEFINED> instruction: 0xf1a3b614
    7214:	blls	1c82bc <mkdtemp@@Base+0x19d1ac>
    7218:	blcc	21860c <mkdtemp@@Base+0x1ed4fc>
    721c:	ldrmi	r9, [sp], -r8, lsl #6
    7220:	blx	ffd4329c <mkdtemp@@Base+0xffd1818c>
    7224:			; <UNDEFINED> instruction: 0xf8db4623
    7228:			; <UNDEFINED> instruction: 0x462a003c
    722c:			; <UNDEFINED> instruction: 0xf01d2100
    7230:	vmlsne.f64	d15, d3, d5
    7234:	vcgt.u8	d25, d0, d7
    7238:			; <UNDEFINED> instruction: 0xf8df80a2
    723c:	strtmi	r3, [r8], ip, ror #11
    7240:	mcr	4, 0, r4, cr8, cr11, {3}
    7244:			; <UNDEFINED> instruction: 0xf8df3a10
    7248:	ldrbtmi	r3, [fp], #-1508	; 0xfffffa1c
    724c:	strcc	lr, [sl, -sp, asr #19]
    7250:	ldrbmi	r4, [ip], -r3, lsr #12
    7254:			; <UNDEFINED> instruction: 0x469a46d3
    7258:	bls	1bf380 <mkdtemp@@Base+0x194270>
    725c:			; <UNDEFINED> instruction: 0xf008990b
    7260:			; <UNDEFINED> instruction: 0xf8dffe39
    7264:			; <UNDEFINED> instruction: 0xf8d835cc
    7268:	andcs	r7, r4, #0
    726c:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    7270:			; <UNDEFINED> instruction: 0xf8574605
    7274:			; <UNDEFINED> instruction: 0xf0080026
    7278:	strmi	pc, [r7], -sp, lsr #28
    727c:	rsbsle	r2, r4, r0, lsl #26
    7280:	rsbsle	r2, r2, r0, lsl #16
    7284:	ldrdcc	pc, [r0], -r8
    7288:	andeq	pc, r9, r3, asr r8	; <UNPREDICTABLE>
    728c:			; <UNDEFINED> instruction: 0xf9aaf008
    7290:	ldrdcc	pc, [r0], -r8
    7294:			; <UNDEFINED> instruction: 0xf853900c
    7298:			; <UNDEFINED> instruction: 0xf0080009
    729c:			; <UNDEFINED> instruction: 0xf8dff829
    72a0:	bls	30c8f8 <mkdtemp@@Base+0x2e17e8>
    72a4:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
    72a8:	andcs	r9, r1, r0
    72ac:	svc	0x00daf7fc
    72b0:			; <UNDEFINED> instruction: 0xf970f014
    72b4:	mrrcle	8, 0, r2, r4, cr3
    72b8:			; <UNDEFINED> instruction: 0xf7fd4638
    72bc:	strtmi	lr, [r8], -r0, asr #18
    72c0:	ldmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    72c4:	ldrdcc	pc, [r0], -sl
    72c8:	andeq	pc, r9, r3, asr r8	; <UNPREDICTABLE>
    72cc:	ldmdb	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    72d0:	ldrdcc	pc, [r0], -r8
    72d4:	andeq	pc, r9, r3, asr r8	; <UNPREDICTABLE>
    72d8:	blx	fe943300 <mkdtemp@@Base+0xfe9181f0>
    72dc:	tstcs	r1, r0, lsr r6
    72e0:	stc2	0, cr15, [r4], #-148	; 0xffffff6c
    72e4:	addmi	r9, r3, #7168	; 0x1c00
    72e8:	eorle	r4, sp, r6, lsl #12
    72ec:	ldrdcs	pc, [r0], -r8
    72f0:	stmibeq	r6, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    72f4:			; <UNDEFINED> instruction: 0xf8526a63
    72f8:	blcs	7398 <PEM_write_bio_PrivateKey@plt+0x239c>
    72fc:			; <UNDEFINED> instruction: 0xf8dfd1ad
    7300:			; <UNDEFINED> instruction: 0xf85b3414
    7304:	stmdavs	r9!, {r0, r1, ip, lr}
    7308:			; <UNDEFINED> instruction: 0xf922f009
    730c:	ldrdcc	pc, [r0], -sl
    7310:			; <UNDEFINED> instruction: 0xf8536828
    7314:	ldmdavc	r3, {r1, r2, r5, sp}
    7318:	subsle	r2, sl, r0, lsl #22
    731c:	ldrcc	pc, [r8, #-2271]	; 0xfffff721
    7320:	andls	r4, r0, #2063597568	; 0x7b000000
    7324:	mufe	f2, f0, f1
    7328:			; <UNDEFINED> instruction: 0xf7fd2a10
    732c:	strb	lr, [r9, r2, lsr #24]
    7330:	mcr	7, 1, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    7334:			; <UNDEFINED> instruction: 0xf7fc6800
    7338:			; <UNDEFINED> instruction: 0x4621ee72
    733c:			; <UNDEFINED> instruction: 0xf8df4602
    7340:	ldrbtmi	r0, [r8], #-1276	; 0xfffffb04
    7344:			; <UNDEFINED> instruction: 0xfff8f012
    7348:	ldrdeq	pc, [r0], -sl
    734c:	ldm	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7350:	ldmdavs	r8, {r3, r8, r9, fp, ip, pc}
    7354:	ldm	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7358:	blx	1bc33d4 <mkdtemp@@Base+0x1b982c4>
    735c:			; <UNDEFINED> instruction: 0xf7fd2000
    7360:	ldrtmi	lr, [r8], -ip, lsl #28
    7364:	stc	7, cr15, [sl], {253}	; 0xfd
    7368:			; <UNDEFINED> instruction: 0xf8dfe7a6
    736c:			; <UNDEFINED> instruction: 0xf8df14d4
    7370:	ldrbtmi	r0, [r9], #-1236	; 0xfffffb2c
    7374:			; <UNDEFINED> instruction: 0xf5014478
    7378:			; <UNDEFINED> instruction: 0xf01271ee
    737c:			; <UNDEFINED> instruction: 0xf8dfffdd
    7380:	ldrbtmi	r0, [r8], #-1224	; 0xfffffb38
    7384:			; <UNDEFINED> instruction: 0xffd8f012
    7388:	mcr	7, 0, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    738c:			; <UNDEFINED> instruction: 0xf7fc6800
    7390:	strtmi	lr, [sl], -r6, asr #28
    7394:			; <UNDEFINED> instruction: 0x46034631
    7398:	ldrteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    739c:			; <UNDEFINED> instruction: 0xf0144478
    73a0:			; <UNDEFINED> instruction: 0x4630fb99
    73a4:	ldmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    73a8:			; <UNDEFINED> instruction: 0xf7fd4620
    73ac:	ldrb	lr, [r7, #2550]!	; 0x9f6
    73b0:	stcl	7, cr15, [lr, #1012]!	; 0x3f4
    73b4:			; <UNDEFINED> instruction: 0xf7fc6800
    73b8:			; <UNDEFINED> instruction: 0x4622ee32
    73bc:	strmi	r4, [r3], -r9, lsr #12
    73c0:	streq	pc, [ip], #2271	; 0x8df
    73c4:			; <UNDEFINED> instruction: 0xf0124478
    73c8:	movwcs	pc, #16311	; 0x3fb7	; <UNPREDICTABLE>
    73cc:	movwls	r2, #26369	; 0x6701
    73d0:	blls	2c1044 <mkdtemp@@Base+0x295f34>
    73d4:	stmdals	r0!, {r0, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    73d8:	cdp2	0, 1, cr15, cr10, cr3, {0}
    73dc:	stmdals	r0!, {r0, r3, r4, r8, fp, ip, pc}
    73e0:			; <UNDEFINED> instruction: 0xf998f003
    73e4:			; <UNDEFINED> instruction: 0xf0039820
    73e8:	stmdals	r0!, {r0, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    73ec:	stc2	0, cr15, [lr], {3}
    73f0:	strbteq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    73f4:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    73f8:			; <UNDEFINED> instruction: 0xff9ef012
    73fc:	ldrbeq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7400:			; <UNDEFINED> instruction: 0xf0124478
    7404:			; <UNDEFINED> instruction: 0xf8dfff99
    7408:	ldrbtmi	r0, [r8], #-1108	; 0xfffffbac
    740c:	blx	18c3466 <mkdtemp@@Base+0x1898356>
    7410:			; <UNDEFINED> instruction: 0xf7fd2001
    7414:			; <UNDEFINED> instruction: 0xf8dfedb2
    7418:	andcs	r1, r1, r8, asr #8
    741c:	ldrbtmi	r6, [r9], #-2474	; 0xfffff656
    7420:	svc	0x0020f7fc
    7424:	mrclt	7, 6, APSR_nzcv, cr10, cr14, {7}
    7428:	ldrtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    742c:	andcs	r4, r1, sl, lsr r6
    7430:			; <UNDEFINED> instruction: 0xf7fc4479
    7434:			; <UNDEFINED> instruction: 0xf7feef18
    7438:			; <UNDEFINED> instruction: 0xf8dfbf92
    743c:	ldrbmi	r1, [r2], -ip, lsr #8
    7440:	ldrbtmi	r2, [r9], #-1
    7444:	svc	0x000ef7fc
    7448:	svclt	0x0055f7fe
    744c:	ldrcs	pc, [ip], #-2271	; 0xfffff721
    7450:	strpl	pc, [r6], #-1293	; 0xfffffaf3
    7454:			; <UNDEFINED> instruction: 0xf8df340c
    7458:	ldrbtmi	r1, [sl], #-1048	; 0xfffffbe8
    745c:	orrvs	pc, r0, #1325400064	; 0x4f000000
    7460:	andls	r3, r2, #84, 4	; 0x40000005
    7464:	ldrbtmi	r9, [r9], #-2592	; 0xfffff5e0
    7468:	ldmdavs	r2, {r5, r9, sl, lr}
    746c:	ldrmi	r9, [r9], -r0, lsl #2
    7470:	andcs	r9, r1, #268435456	; 0x10000000
    7474:	b	fe1c5470 <mkdtemp@@Base+0xfe19a360>
    7478:	svclt	0x0012f7fe
    747c:			; <UNDEFINED> instruction: 0xff1ef006
    7480:			; <UNDEFINED> instruction: 0x46024651
    7484:	ldrbtmi	r4, [r8], #-2299	; 0xfffff705
    7488:	blx	9434e2 <mkdtemp@@Base+0x9183d2>
    748c:			; <UNDEFINED> instruction: 0xf7fd4640
    7490:	strmi	lr, [r1], -ip, ror #18
    7494:			; <UNDEFINED> instruction: 0xf0234640
    7498:			; <UNDEFINED> instruction: 0x2001f8b5
    749c:	stcl	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    74a0:	bicshi	pc, r4, #14614528	; 0xdf0000
    74a4:	ldrdeq	pc, [r0], -fp
    74a8:			; <UNDEFINED> instruction: 0xf8d844f8
    74ac:			; <UNDEFINED> instruction: 0xf0081004
    74b0:			; <UNDEFINED> instruction: 0xf8d8fd11
    74b4:	andcs	r1, r4, #4
    74b8:			; <UNDEFINED> instruction: 0xf8db4603
    74bc:	ldrmi	r0, [sp], -r0
    74c0:	stc2	0, cr15, [r8, #-32]	; 0xffffffe0
    74c4:	cmplt	sp, #128, 12	; 0x8000000
    74c8:	stmibmi	ip!, {r4, r6, r8, r9, ip, sp, pc}^
    74cc:	andcs	r4, r1, sl, asr #12
    74d0:			; <UNDEFINED> instruction: 0xf7fc4479
    74d4:	stmiami	sl!, {r3, r6, r7, r9, sl, fp, sp, lr, pc}^
    74d8:			; <UNDEFINED> instruction: 0xf7fd4478
    74dc:	stmibmi	r9!, {r4, r6, r7, r8, r9, fp, sp, lr, pc}^
    74e0:	strtmi	r4, [sl], -r3, lsr #12
    74e4:	andcs	r4, r1, r9, ror r4
    74e8:	mrc	7, 5, APSR_nzcv, cr12, cr12, {7}
    74ec:	ldrbtmi	r4, [r8], #-2278	; 0xfffff71a
    74f0:	bl	ff1454ec <mkdtemp@@Base+0xff11a3dc>
    74f4:			; <UNDEFINED> instruction: 0xf7fd4640
    74f8:	strbmi	lr, [r0], -r2, asr #23
    74fc:	ldmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7500:			; <UNDEFINED> instruction: 0xf7fd4628
    7504:			; <UNDEFINED> instruction: 0xf7fee81c
    7508:			; <UNDEFINED> instruction: 0xf7fdbf12
    750c:	stmdavs	r0, {r1, r6, r8, sl, fp, sp, lr, pc}
    7510:	stc	7, cr15, [r4, #1008]	; 0x3f0
    7514:	strmi	r4, [r2], -r9, asr #12
    7518:	ldrbtmi	r4, [r8], #-2268	; 0xfffff724
    751c:			; <UNDEFINED> instruction: 0xff0cf012
    7520:	ldrbtmi	r4, [r8], #-2267	; 0xfffff725
    7524:			; <UNDEFINED> instruction: 0xff08f012
    7528:	cdp2	0, 12, cr15, cr8, cr6, {0}
    752c:			; <UNDEFINED> instruction: 0x46024639
    7530:	ldrbtmi	r4, [r8], #-2264	; 0xfffff728
    7534:			; <UNDEFINED> instruction: 0xff00f012
    7538:	ldrbtmi	r4, [r8], #-2263	; 0xfffff729
    753c:	mrc2	0, 7, pc, cr12, cr2, {0}
    7540:	svc	0x00d4f7fc
    7544:	ldmmi	r5, {r0, r9, sl, lr}^
    7548:			; <UNDEFINED> instruction: 0xf0124478
    754c:	ldmmi	r4, {r0, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    7550:			; <UNDEFINED> instruction: 0xf0124478
    7554:			; <UNDEFINED> instruction: 0xf7fdfef1
    7558:	ldmmi	r2, {r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
    755c:			; <UNDEFINED> instruction: 0xf0144478
    7560:			; <UNDEFINED> instruction: 0x2001fab9
    7564:	stc	7, cr15, [r8, #-1012]	; 0xfffffc0c
    7568:	cdp2	0, 10, cr15, cr8, cr6, {0}
    756c:	ldrbtmi	r4, [fp], #-3022	; 0xfffff432
    7570:	bicsvc	pc, r4, r3, lsl #10
    7574:	stmiami	sp, {r1, r9, sl, lr}^
    7578:			; <UNDEFINED> instruction: 0xf0144478
    757c:			; <UNDEFINED> instruction: 0xf7fefaab
    7580:	stmiami	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    7584:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    7588:	mrc2	0, 6, pc, cr6, cr2, {0}
    758c:	strtmi	r4, [r1], -r9, asr #17
    7590:			; <UNDEFINED> instruction: 0xf0124478
    7594:			; <UNDEFINED> instruction: 0xf7fdfed1
    7598:	stmdavs	r0, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    759c:	ldc	7, cr15, [lr, #-1008]!	; 0xfffffc10
    75a0:	stmiami	r5, {r0, r9, sl, lr}^
    75a4:			; <UNDEFINED> instruction: 0xf0124478
    75a8:	blls	2070cc <mkdtemp@@Base+0x1dbfbc>
    75ac:			; <UNDEFINED> instruction: 0xf8df9c18
    75b0:			; <UNDEFINED> instruction: 0xf8dfb30c
    75b4:			; <UNDEFINED> instruction: 0xf843930c
    75b8:	ldrbtmi	r4, [fp], #3080	; 0xc08
    75bc:	ldrbtmi	r4, [r9], #3009	; 0xbc1
    75c0:	ldrsbthi	pc, [r8], -sp	; <UNPREDICTABLE>
    75c4:	ldrbtmi	r4, [fp], #-1575	; 0xfffff9d9
    75c8:	bcc	442df0 <mkdtemp@@Base+0x417ce0>
    75cc:	andcs	lr, r6, #34	; 0x22
    75d0:	strtmi	r4, [r8], -r9, asr #12
    75d4:	ldc	7, cr15, [ip], {253}	; 0xfd
    75d8:	suble	r2, r2, r0, lsl #16
    75dc:	bne	442e44 <mkdtemp@@Base+0x417d34>
    75e0:	strtmi	r2, [r8], -r5, lsl #4
    75e4:	ldc	7, cr15, [r4], {253}	; 0xfd
    75e8:	cmnle	r4, r0, lsl #16
    75ec:	stclge	13, cr1, [r4, #-416]	; 0xfffffe60
    75f0:	msreq	CPSR_f, #1073741865	; 0x40000029
    75f4:	andmi	pc, r0, #111	; 0x6f
    75f8:	movwcs	r9, #770	; 0x302
    75fc:	movwcs	lr, #2509	; 0x9cd
    7600:	movwcs	r2, #513	; 0x201
    7604:			; <UNDEFINED> instruction: 0xf8ccf024
    7608:	stccs	8, cr15, [r8], #-340	; 0xfffffeac
    760c:	bcs	2b674 <mkdtemp@@Base+0x564>
    7610:	smlsdxcc	r1, r5, r1, sp
    7614:	adcsmi	r9, fp, #13312	; 0x3400
    7618:			; <UNDEFINED> instruction: 0x46c2d03b
    761c:	blpl	145784 <mkdtemp@@Base+0x11a674>
    7620:	ldrbmi	r2, [r9], -r7, lsl #4
    7624:			; <UNDEFINED> instruction: 0xf7fd4628
    7628:	stmdacs	r0, {r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    762c:	stfnep	f5, [r8, #828]!	; 0x33c
    7630:			; <UNDEFINED> instruction: 0xf1a5ad44
    7634:			; <UNDEFINED> instruction: 0xf04f0328
    7638:	movwls	r3, #8959	; 0x22ff
    763c:	stmib	sp, {r8, r9, sp}^
    7640:	andcs	r2, r1, #0, 6
    7644:			; <UNDEFINED> instruction: 0xf0242300
    7648:			; <UNDEFINED> instruction: 0xf855f8ab
    764c:	strmi	r1, [r4], -r8, lsr #24
    7650:	sbcsle	r2, lr, r0, lsl #18
    7654:	ldrdcs	pc, [r0], -sl
    7658:	andcc	r4, r7, #10158080	; 0x9b0000
    765c:			; <UNDEFINED> instruction: 0xf0124478
    7660:	blls	207014 <mkdtemp@@Base+0x1dbf04>
    7664:			; <UNDEFINED> instruction: 0xf1a31da9
    7668:			; <UNDEFINED> instruction: 0xf7fd0008
    766c:	stmdacs	r0, {r3, r4, fp, sp, lr, pc}
    7670:	ldmmi	r6, {r0, r1, r2, r3, r6, r7, r8, ip, lr, pc}
    7674:			; <UNDEFINED> instruction: 0xf0124478
    7678:	stmdals	r0!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    767c:	blx	1bc3694 <mkdtemp@@Base+0x1b98584>
    7680:			; <UNDEFINED> instruction: 0x21014a93
    7684:	ldrdeq	pc, [r0], -r8
    7688:			; <UNDEFINED> instruction: 0xf7fd447a
    768c:			; <UNDEFINED> instruction: 0xf7ffea72
    7690:	ldmibmi	r0, {r1, r6, r7, r9, fp, ip, sp, pc}
    7694:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    7698:	ldm	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    769c:	mvnslt	r4, r5, lsl #12
    76a0:	andcs	r2, r1, #0, 6
    76a4:			; <UNDEFINED> instruction: 0xf7fd4619
    76a8:	blls	641eb8 <mkdtemp@@Base+0x616da8>
    76ac:	strtmi	r4, [r8], -r1, lsr #12
    76b0:	svclt	0x00182b00
    76b4:	blls	1d8f24 <mkdtemp@@Base+0x1ade14>
    76b8:			; <UNDEFINED> instruction: 0xf44fbf08
    76bc:			; <UNDEFINED> instruction: 0xf8536240
    76c0:			; <UNDEFINED> instruction: 0xf0143c08
    76c4:	strdls	pc, [pc], -fp
    76c8:			; <UNDEFINED> instruction: 0xf43d2800
    76cc:	stmmi	r2, {r1, r3, r4, r5, r9, sl, fp, sp, pc}
    76d0:			; <UNDEFINED> instruction: 0xf0124478
    76d4:	stmmi	r1, {r0, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    76d8:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    76dc:	mcr2	0, 1, pc, cr12, cr2, {0}	; <UNPREDICTABLE>
    76e0:	mrrc	7, 15, pc, r6, cr13	; <UNPREDICTABLE>
    76e4:			; <UNDEFINED> instruction: 0xf7fc6800
    76e8:			; <UNDEFINED> instruction: 0x4631ec9a
    76ec:	ldmdami	ip!, {r1, r9, sl, lr}^
    76f0:			; <UNDEFINED> instruction: 0xf0124478
    76f4:	ldmdami	fp!, {r0, r5, r9, sl, fp, ip, sp, lr, pc}^
    76f8:			; <UNDEFINED> instruction: 0xf0124478
    76fc:			; <UNDEFINED> instruction: 0xf8dafe1d
    7700:	ldmdami	r9!, {ip}^
    7704:	ldrbtmi	r3, [r8], #-268	; 0xfffffef4
    7708:	mrc2	0, 0, pc, cr6, cr2, {0}
    770c:	andeq	fp, r5, r2, lsl r5
    7710:	andeq	fp, r5, r2, asr r9
    7714:	andeq	r0, r0, r0, lsr #11
    7718:	andeq	fp, r2, r6, lsl r4
    771c:	andeq	r7, r2, r0, lsr #19
    7720:	andeq	r7, r2, lr, ror #18
    7724:	andeq	r8, r2, r8, lsr lr
    7728:	andeq	r8, r2, sl, lsl #14
    772c:	andeq	r8, r2, sl, asr #13
    7730:	andeq	r8, r2, r0, asr r2
    7734:	andeq	r8, r2, r4, lsl #4
    7738:	strdeq	r8, [r2], -sl
    773c:	andeq	r8, r2, r0, asr #9
    7740:	andeq	fp, r5, r2, lsr r8
    7744:	andeq	r8, r2, ip, ror #16
    7748:	andeq	r8, r2, sl, lsr #15
    774c:	andeq	ip, r2, r6, lsl r2
    7750:	andeq	r8, r2, r0, lsl r1
    7754:	andeq	fp, r2, r8, lsr sl
    7758:	andeq	r8, r2, r2, ror pc
    775c:	andeq	r8, r2, sl, asr pc
    7760:	andeq	r8, r2, r2, ror #13
    7764:	andeq	r8, r2, ip, lsr #13
    7768:	andeq	r6, r2, r2, lsr #29
    776c:	andeq	r8, r2, r4, lsl #30
    7770:	muleq	r2, r4, r7
    7774:	andeq	r8, r2, lr, ror #6
    7778:	andeq	r8, r2, lr, lsr #6
    777c:	strdeq	r8, [r2], -r6
    7780:	andeq	r8, r2, sl, lsr #30
    7784:	andeq	r8, r2, sl, ror #8
    7788:	andeq	fp, r5, ip, ror #4
    778c:	andeq	r8, r2, sl, ror #14
    7790:	andeq	fp, r5, r4, lsr #13
    7794:	andeq	r8, r2, ip, asr r7
    7798:	andeq	fp, r5, r4, ror #3
    779c:	andeq	r1, r0, r9, asr #32
    77a0:	andeq	fp, r5, sl, lsl r6
    77a4:	andeq	r8, r2, r6, asr #28
    77a8:	strdeq	r8, [r2], -lr
    77ac:	ldrdeq	r8, [r2], -r0
    77b0:	andeq	r8, r2, r8, lsl #9
    77b4:	andeq	r8, r2, lr, asr sp
    77b8:	andeq	fp, r2, lr, lsl #4
    77bc:	andeq	r8, r2, r6, lsl #26
    77c0:	andeq	r8, r2, r0, lsr #26
    77c4:	andeq	fp, r5, r0, lsl r5
    77c8:	andeq	r8, r2, lr, lsr #12
    77cc:	andeq	r8, r2, r0, lsr r6
    77d0:	andeq	r8, r2, r0, asr #12
    77d4:	andeq	r8, r2, lr, asr r6
    77d8:	andeq	r8, r2, r8, ror r4
    77dc:	andeq	r8, r2, r6, asr #8
    77e0:			; <UNDEFINED> instruction: 0x000284b6
    77e4:	muleq	r2, r4, r4
    77e8:	muleq	r2, sl, r0
    77ec:	andeq	r1, r0, r9, ror #16
    77f0:	andeq	fp, r5, r2, asr r4
    77f4:	andeq	r8, r2, r0, lsr #15
    77f8:	andeq	r8, r2, r4, lsl r5
    77fc:	andeq	r8, r2, r8, lsl #10
    7800:	andeq	r7, r2, r0, ror #6
    7804:	strdeq	r8, [r2], -ip
    7808:	andeq	r8, r2, ip, ror #23
    780c:	andeq	r7, r2, r6, lsl r3
    7810:	andeq	fp, r2, r0, lsl r0
    7814:	andeq	r7, r2, sl, asr #1
    7818:	andeq	r8, r2, ip, asr #6
    781c:	andeq	r8, r2, r8, ror r9
    7820:	andeq	sl, r5, r0, lsl #28
    7824:			; <UNDEFINED> instruction: 0x0005aeb4
    7828:	andeq	r6, r2, r4, lsl #21
    782c:	andeq	fp, r2, lr, ror #25
    7830:	muleq	r5, r8, sp
    7834:	andeq	r8, r2, r2, asr r4
    7838:	andeq	r7, r2, r4, lsr #5
    783c:			; <UNDEFINED> instruction: 0x000272b2
    7840:	strdeq	r8, [r2], -lr
    7844:			; <UNDEFINED> instruction: 0x000272b8
    7848:			; <UNDEFINED> instruction: 0x00026ebe
    784c:			; <UNDEFINED> instruction: 0x000282b8
    7850:	andeq	sl, r2, r8, asr #28
    7854:	andeq	r8, r2, r2, lsr #6
    7858:	muleq	r2, ip, fp
    785c:	andeq	r7, r2, sl, lsr #25
    7860:	andeq	r8, r2, r6, lsr r5
    7864:	andeq	r8, r2, ip, ror r8
    7868:	andeq	r8, r2, r2, asr r7
    786c:	andeq	sl, r5, r2, ror ip
    7870:	andeq	r8, r2, sl, lsr #9
    7874:	andeq	r6, r2, r2, asr #21
    7878:	andeq	sl, r5, ip, asr fp
    787c:	andeq	r8, r2, r4, lsl r7
    7880:	andeq	r8, r2, r4, lsr r7
    7884:	muleq	r2, ip, r1
    7888:	andeq	r8, r2, r6, lsr r7
    788c:	andeq	r8, r2, r6, lsr #13
    7890:	andeq	r6, r2, lr, ror r5
    7894:	andeq	r8, r2, r6, asr #14
    7898:	andeq	r8, r2, sl, lsl #14
    789c:	strdeq	r7, [r2], -r0
    78a0:	muleq	r2, ip, r9
    78a4:	andeq	r7, r2, r8, lsl fp
    78a8:	andeq	r8, r2, r2, lsl #16
    78ac:	muleq	r2, r8, fp
    78b0:	andeq	r7, r2, sl, lsr #19
    78b4:	andeq	r7, r2, r0, ror #20
    78b8:			; <UNDEFINED> instruction: 0x000278b0
    78bc:	andeq	r8, r2, r2, lsl #4
    78c0:	andeq	r8, r2, lr, lsl r2
    78c4:	andeq	r8, r2, r6, lsr r2
    78c8:	andeq	r8, r2, r8, ror #2
    78cc:	andeq	r8, r2, r0, ror r1
    78d0:	muleq	r2, ip, r0
    78d4:	andeq	r6, r2, lr, lsl #28
    78d8:	andeq	r8, r2, r8, ror #2
    78dc:	andeq	r8, r2, sl, lsr #2
    78e0:	andeq	r6, r2, r4, lsr #4
    78e4:	andeq	r8, r2, r4, lsr #1
    78e8:	andeq	r6, r2, r6, asr #3
    78ec:	bleq	43a30 <mkdtemp@@Base+0x18920>
    78f0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    78f4:	strbtmi	fp, [sl], -r2, lsl #24
    78f8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    78fc:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    7900:	ldrmi	sl, [sl], #776	; 0x308
    7904:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    7908:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    790c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    7910:			; <UNDEFINED> instruction: 0xf85a4b06
    7914:	stmdami	r6, {r0, r1, ip, sp}
    7918:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    791c:	ldc	7, cr15, [r8], {252}	; 0xfc
    7920:	bl	feb45918 <mkdtemp@@Base+0xfeb1a808>
    7924:	andeq	sl, r5, r4, lsr #2
    7928:	andeq	r0, r0, r8, asr r5
    792c:	muleq	r0, r0, r5
    7930:			; <UNDEFINED> instruction: 0x000005b4
    7934:	ldr	r3, [pc, #20]	; 7950 <PEM_write_bio_PrivateKey@plt+0x2954>
    7938:	ldr	r2, [pc, #20]	; 7954 <PEM_write_bio_PrivateKey@plt+0x2958>
    793c:	add	r3, pc, r3
    7940:	ldr	r2, [r3, r2]
    7944:	cmp	r2, #0
    7948:	bxeq	lr
    794c:	b	41b0 <__gmon_start__@plt>
    7950:	andeq	sl, r5, r4, lsl #2
    7954:	andeq	r0, r0, r4, ror #10
    7958:	blmi	1d9978 <mkdtemp@@Base+0x1ae868>
    795c:	bmi	1d8b44 <mkdtemp@@Base+0x1ada34>
    7960:	addmi	r4, r3, #2063597568	; 0x7b000000
    7964:	andle	r4, r3, sl, ror r4
    7968:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    796c:	ldrmi	fp, [r8, -r3, lsl #2]
    7970:	svclt	0x00004770
    7974:	andeq	sl, r5, r4, ror #14
    7978:	andeq	sl, r5, r0, ror #14
    797c:	andeq	sl, r5, r0, ror #1
    7980:	andeq	r0, r0, r0, ror r5
    7984:	stmdbmi	r9, {r3, fp, lr}
    7988:	bmi	258b70 <mkdtemp@@Base+0x22da60>
    798c:	bne	258b78 <mkdtemp@@Base+0x22da68>
    7990:	svceq	0x00cb447a
    7994:			; <UNDEFINED> instruction: 0x01a1eb03
    7998:	andle	r1, r3, r9, asr #32
    799c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    79a0:	ldrmi	fp, [r8, -r3, lsl #2]
    79a4:	svclt	0x00004770
    79a8:	andeq	sl, r5, r8, lsr r7
    79ac:	andeq	sl, r5, r4, lsr r7
    79b0:	strheq	sl, [r5], -r4
    79b4:	andeq	r0, r0, r0, lsl #11
    79b8:	blmi	2b4de0 <mkdtemp@@Base+0x289cd0>
    79bc:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    79c0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    79c4:	blmi	275f78 <mkdtemp@@Base+0x24ae68>
    79c8:	ldrdlt	r5, [r3, -r3]!
    79cc:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    79d0:			; <UNDEFINED> instruction: 0xf7fd6818
    79d4:			; <UNDEFINED> instruction: 0xf7ffeaf6
    79d8:	blmi	1c78dc <mkdtemp@@Base+0x19c7cc>
    79dc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    79e0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    79e4:	andeq	sl, r5, r6, lsl #14
    79e8:	andeq	sl, r5, r4, lsl #1
    79ec:			; <UNDEFINED> instruction: 0x000005b0
    79f0:	andeq	sl, r5, r2, lsr r6
    79f4:	andeq	sl, r5, r6, ror #13
    79f8:	svclt	0x0000e7c4
    79fc:			; <UNDEFINED> instruction: 0x4605b538
    7a00:	blcc	85a48 <mkdtemp@@Base+0x5a938>
    7a04:	blcs	b5923c <mkdtemp@@Base+0xb2e12c>
    7a08:			; <UNDEFINED> instruction: 0xf017d009
    7a0c:	strbne	pc, [r3, r3, lsl #16]	; <UNPREDICTABLE>
    7a10:	andcc	r4, r1, r2, lsl #12
    7a14:	ldmdbne	r0, {r2, r4, ip, lr, pc}
    7a18:	mvnvc	lr, r3, asr #22
    7a1c:			; <UNDEFINED> instruction: 0xf016bd38
    7a20:	mcrrne	15, 15, pc, r1, cr9	; <UNPREDICTABLE>
    7a24:	mvnvc	lr, #323584	; 0x4f000
    7a28:	addmi	sp, r4, #10
    7a2c:	ldrmi	sp, [r9], -sp, lsl #22
    7a30:			; <UNDEFINED> instruction: 0xf8dcf025
    7a34:	ldmdbne	r0, {r1, r9, sl, lr}
    7a38:	bl	10d926c <mkdtemp@@Base+0x10ae15c>
    7a3c:	ldflts	f7, [r8, #-912]!	; 0xfffffc70
    7a40:	strtmi	r4, [r9], -r4, lsl #16
    7a44:			; <UNDEFINED> instruction: 0xf0124478
    7a48:	stmdami	r3, {r0, r1, r2, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    7a4c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    7a50:	ldc2l	0, cr15, [r2], #-72	; 0xffffffb8
    7a54:	andeq	r5, r2, r4, lsl r4
    7a58:	andeq	r5, r2, r2, lsr r4
    7a5c:	vst3.8	{d27,d29,d31}, [pc], r8
    7a60:	blmi	3a42ec <mkdtemp@@Base+0x3791dc>
    7a64:	stfmis	f2, [lr], {1}
    7a68:	stmdami	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    7a6c:	ldrbtmi	r5, [r8], #-2332	; 0xfffff6e4
    7a70:			; <UNDEFINED> instruction: 0xf7fc6823
    7a74:	stmdami	ip, {r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    7a78:	andscs	r6, ip, #2293760	; 0x230000
    7a7c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    7a80:	svc	0x00d8f7fc
    7a84:	stmdavs	r3!, {r0, r3, fp, lr}
    7a88:	subsmi	pc, lr, #64, 4
    7a8c:	tstcs	r1, r8, ror r4
    7a90:	svc	0x00d0f7fc
    7a94:			; <UNDEFINED> instruction: 0xf7fd2001
    7a98:	svclt	0x0000ea70
    7a9c:	ldrdeq	r9, [r5], -ip
    7aa0:	andeq	r0, r0, r4, lsr #11
    7aa4:	andeq	r5, r2, lr, lsr r4
    7aa8:			; <UNDEFINED> instruction: 0x000256b6
    7aac:	andeq	r5, r2, r8, asr #13
    7ab0:			; <UNDEFINED> instruction: 0x468cb4f0
    7ab4:	strvs	lr, [r4, #-2525]	; 0xfffff623
    7ab8:	stcls	6, cr4, [r8], {23}
    7abc:	strbtmi	r4, [r2], -r1, lsl #12
    7ac0:			; <UNDEFINED> instruction: 0x96054618
    7ac4:	andls	r4, r4, fp, lsr r6
    7ac8:	stmdavs	r0!, {r1, r2, r8, sl, ip, pc}
    7acc:			; <UNDEFINED> instruction: 0xf011bcf0
    7ad0:	svclt	0x0000ba4d
    7ad4:	blmi	bda394 <mkdtemp@@Base+0xbaf284>
    7ad8:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    7adc:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    7ae0:	strmi	r4, [ip], -r5, lsl #12
    7ae4:	movwls	r6, #14363	; 0x381b
    7ae8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7aec:	movwcs	fp, #265	; 0x109
    7af0:	stmdbmi	r9!, {r0, r1, r3, sp, lr}
    7af4:	strtmi	sl, [r3], -r2, lsl #20
    7af8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    7afc:			; <UNDEFINED> instruction: 0xf0119201
    7b00:	bls	8757c <mkdtemp@@Base+0x5c46c>
    7b04:	mvnlt	r4, r3, lsl #12
    7b08:	teqle	r9, fp, lsr #6
    7b0c:	andls	r4, r1, #35840	; 0x8c00
    7b10:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    7b14:			; <UNDEFINED> instruction: 0xf015b308
    7b18:	bls	8788c <mkdtemp@@Base+0x5c77c>
    7b1c:	strtmi	r4, [r3], -r6, lsl #12
    7b20:			; <UNDEFINED> instruction: 0x46284631
    7b24:	mcr2	0, 4, pc, cr10, cr1, {0}	; <UNPREDICTABLE>
    7b28:	ldrtmi	r4, [r0], -r4, lsl #12
    7b2c:	mrc	7, 0, APSR_nzcv, cr12, cr12, {7}
    7b30:	rscscc	pc, pc, #79	; 0x4f
    7b34:	ldrtmi	r4, [r0], -r1, lsl #12
    7b38:	mrc	7, 5, APSR_nzcv, cr12, cr12, {7}
    7b3c:			; <UNDEFINED> instruction: 0xf7fc4630
    7b40:	ldmiblt	r4, {r1, r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    7b44:	blmi	4da3a4 <mkdtemp@@Base+0x4af294>
    7b48:	stmdals	r2, {r1, r3, r4, r5, r6, sl, lr}
    7b4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7b50:	subsmi	r9, sl, r3, lsl #22
    7b54:	andlt	sp, r4, r2, lsl r1
    7b58:	ldmdami	r2, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    7b5c:	ldrbtmi	r2, [r8], #-258	; 0xfffffefe
    7b60:	blx	1943bbe <mkdtemp@@Base+0x1918aae>
    7b64:	strmi	r9, [r6], -r1, lsl #20
    7b68:			; <UNDEFINED> instruction: 0x4620e7d9
    7b6c:	blx	fe9c3b8e <mkdtemp@@Base+0xfe998a7e>
    7b70:	strmi	r4, [r2], -r9, lsr #12
    7b74:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    7b78:	blx	ff7c3bca <mkdtemp@@Base+0xff798aba>
    7b7c:	svc	0x00e0f7fc
    7b80:	blx	fe743ba2 <mkdtemp@@Base+0xfe718a92>
    7b84:	strmi	r4, [r2], -r9, lsr #12
    7b88:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    7b8c:	blx	ff543bde <mkdtemp@@Base+0xff518ace>
    7b90:	andeq	r9, r5, ip, ror #30
    7b94:	muleq	r0, r4, r5
    7b98:	andeq	fp, r2, lr, lsr r4
    7b9c:			; <UNDEFINED> instruction: 0x0005a5bc
    7ba0:	strdeq	r9, [r5], -ip
    7ba4:	andeq	r5, r2, sl, ror #20
    7ba8:	andeq	r5, r2, lr, lsr sl
    7bac:	andeq	r5, r2, sl, lsr #20
    7bb0:			; <UNDEFINED> instruction: 0x4605b538
    7bb4:			; <UNDEFINED> instruction: 0xf007200f
    7bb8:	msrlt	(UNDEF: 96), r3
    7bbc:	strmi	r4, [r4], -r9, lsr #12
    7bc0:			; <UNDEFINED> instruction: 0xf954f00a
    7bc4:	strtmi	fp, [r0], -r8, lsl #18
    7bc8:			; <UNDEFINED> instruction: 0x4620bd38
    7bcc:			; <UNDEFINED> instruction: 0xf0072400
    7bd0:	strtmi	pc, [r0], -r9, lsr #28
    7bd4:	stmdami	r2, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    7bd8:			; <UNDEFINED> instruction: 0xf0124478
    7bdc:	svclt	0x0000fbad
    7be0:	andeq	r8, r2, r8, lsr #20
    7be4:	ldrblt	r4, [r8, #2459]!	; 0x99b
    7be8:			; <UNDEFINED> instruction: 0x46044479
    7bec:	bl	1945be4 <mkdtemp@@Base+0x191aad4>
    7bf0:	blmi	fe676058 <mkdtemp@@Base+0xfe64af48>
    7bf4:	andsvs	r4, r8, fp, ror r4
    7bf8:	ldmibmi	r8, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    7bfc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7c00:	bl	16c5bf8 <mkdtemp@@Base+0x169aae8>
    7c04:	bmi	fe5b60cc <mkdtemp@@Base+0xfe58afbc>
    7c08:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    7c0c:	movweq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
    7c10:	ldcllt	0, cr6, [r8, #76]!	; 0x4c
    7c14:			; <UNDEFINED> instruction: 0x46204993
    7c18:			; <UNDEFINED> instruction: 0xf7fc4479
    7c1c:	cmnlt	r0, lr, asr #22
    7c20:			; <UNDEFINED> instruction: 0x46204991
    7c24:			; <UNDEFINED> instruction: 0xf7fc4479
    7c28:	stmdblt	r8!, {r3, r6, r8, r9, fp, sp, lr, pc}^
    7c2c:	ldrbtmi	r4, [sl], #-2703	; 0xfffff571
    7c30:			; <UNDEFINED> instruction: 0xf0236813
    7c34:	andsvs	r0, r3, r2, lsl #6
    7c38:	bmi	fe377420 <mkdtemp@@Base+0xfe34c310>
    7c3c:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    7c40:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    7c44:	ldcllt	0, cr6, [r8, #76]!	; 0x4c
    7c48:	strtmi	r4, [r0], -sl, lsl #19
    7c4c:			; <UNDEFINED> instruction: 0xf7fc4479
    7c50:	cmnlt	r0, r4, lsr fp
    7c54:	strtmi	r4, [r0], -r8, lsl #19
    7c58:			; <UNDEFINED> instruction: 0xf7fc4479
    7c5c:	stmdblt	r8!, {r1, r2, r3, r5, r8, r9, fp, sp, lr, pc}^
    7c60:	ldrbtmi	r4, [sl], #-2694	; 0xfffff57a
    7c64:			; <UNDEFINED> instruction: 0xf0236813
    7c68:	andsvs	r0, r3, r4, lsl #6
    7c6c:	bmi	fe137454 <mkdtemp@@Base+0xfe10c344>
    7c70:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    7c74:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    7c78:	ldcllt	0, cr6, [r8, #76]!	; 0x4c
    7c7c:	strtmi	r4, [r0], -r1, lsl #19
    7c80:			; <UNDEFINED> instruction: 0xf7fc4479
    7c84:	ldmdblt	r0!, {r1, r3, r4, r8, r9, fp, sp, lr, pc}
    7c88:	ldrbtmi	r4, [sl], #-2687	; 0xfffff581
    7c8c:			; <UNDEFINED> instruction: 0xf0436813
    7c90:	andsvs	r0, r3, r4, lsl #6
    7c94:	ldmdbmi	sp!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    7c98:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7c9c:	bl	345c94 <mkdtemp@@Base+0x31ab84>
    7ca0:	bmi	1ef6168 <mkdtemp@@Base+0x1ecb058>
    7ca4:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    7ca8:	movweq	pc, #32803	; 0x8023	; <UNPREDICTABLE>
    7cac:	ldcllt	0, cr6, [r8, #76]!	; 0x4c
    7cb0:			; <UNDEFINED> instruction: 0x46204978
    7cb4:			; <UNDEFINED> instruction: 0xf7fc4479
    7cb8:	ldmdblt	r0!, {r8, r9, fp, sp, lr, pc}
    7cbc:	ldrbtmi	r4, [sl], #-2678	; 0xfffff58a
    7cc0:			; <UNDEFINED> instruction: 0xf0436813
    7cc4:	andsvs	r0, r3, r8, lsl #6
    7cc8:	ldmdbmi	r4!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    7ccc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7cd0:	b	ffcc5cc8 <mkdtemp@@Base+0xffc9abb8>
    7cd4:	bmi	1cb619c <mkdtemp@@Base+0x1c8b08c>
    7cd8:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    7cdc:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
    7ce0:	ldcllt	0, cr6, [r8, #76]!	; 0x4c
    7ce4:	strtmi	r4, [r0], -pc, ror #18
    7ce8:			; <UNDEFINED> instruction: 0xf7fc4479
    7cec:	ldmdblt	r0!, {r1, r2, r5, r6, r7, r9, fp, sp, lr, pc}
    7cf0:	ldrbtmi	r4, [sl], #-2669	; 0xfffff593
    7cf4:			; <UNDEFINED> instruction: 0xf0436813
    7cf8:	andsvs	r0, r3, r0, lsl r3
    7cfc:	stmdbmi	fp!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    7d00:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7d04:	b	ff645cfc <mkdtemp@@Base+0xff61abec>
    7d08:	bmi	1a761d0 <mkdtemp@@Base+0x1a4b0c0>
    7d0c:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    7d10:	nopeq	{35}	; 0x23
    7d14:	ldcllt	0, cr6, [r8, #76]!	; 0x4c
    7d18:	strtmi	r4, [r0], -r6, ror #18
    7d1c:			; <UNDEFINED> instruction: 0xf7fc4479
    7d20:	ldmdblt	r0!, {r2, r3, r6, r7, r9, fp, sp, lr, pc}
    7d24:	ldrbtmi	r4, [sl], #-2660	; 0xfffff59c
    7d28:			; <UNDEFINED> instruction: 0xf0436813
    7d2c:	andsvs	r0, r3, r0, lsr #6
    7d30:	stmdbmi	r2!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    7d34:	strtmi	r2, [r0], -lr, lsl #4
    7d38:			; <UNDEFINED> instruction: 0xf7fc4479
    7d3c:	ldmdblt	r8, {r2, r4, r7, r9, sl, fp, sp, lr, pc}^
    7d40:			; <UNDEFINED> instruction: 0xf1047ba3
    7d44:	tstlt	r3, #14
    7d48:	ldrbtmi	r4, [sp], #-3421	; 0xfffff2a3
    7d4c:	ldmiblt	r3, {r0, r1, r3, r5, r6, fp, sp, lr}^
    7d50:	mrc2	0, 1, pc, cr14, cr5, {0}
    7d54:	ldcllt	0, cr6, [r8, #416]!	; 0x1a0
    7d58:	andcs	r4, pc, #1474560	; 0x168000
    7d5c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7d60:	mcr	7, 4, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    7d64:	blvc	ff8f69cc <mkdtemp@@Base+0xff8cb8bc>
    7d68:	mvnlt	r3, pc, lsl #8
    7d6c:	ldrbtmi	r4, [sp], #-3414	; 0xfffff2aa
    7d70:	stmiblt	r3!, {r0, r1, r3, r5, r7, fp, sp, lr}
    7d74:			; <UNDEFINED> instruction: 0xf0164621
    7d78:	stmdblt	r0!, {r0, r3, r4, r8, fp, ip, sp, lr, pc}^
    7d7c:			; <UNDEFINED> instruction: 0xf0154620
    7d80:	adcvs	pc, r8, r7, lsr #28
    7d84:	ldmdami	r1, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    7d88:			; <UNDEFINED> instruction: 0xf0124478
    7d8c:	ldmdami	r0, {r0, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}^
    7d90:			; <UNDEFINED> instruction: 0xf0124478
    7d94:	stmdami	pc, {r0, r4, r6, r7, r9, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    7d98:			; <UNDEFINED> instruction: 0xf0124478
    7d9c:	stmdami	lr, {r0, r2, r3, r6, r7, r9, fp, ip, sp, lr, pc}^
    7da0:			; <UNDEFINED> instruction: 0xf0124478
    7da4:	stmdami	sp, {r0, r3, r6, r7, r9, fp, ip, sp, lr, pc}^
    7da8:			; <UNDEFINED> instruction: 0xf0124478
    7dac:	stmdbmi	ip, {r0, r2, r6, r7, r9, fp, ip, sp, lr, pc}^
    7db0:	strtmi	r2, [r0], -sl, lsl #4
    7db4:			; <UNDEFINED> instruction: 0xf7fc4479
    7db8:			; <UNDEFINED> instruction: 0x4605ee56
    7dbc:	stmdbmi	r9, {r3, r4, r5, r8, ip, sp, pc}^
    7dc0:	strtmi	r2, [r0], -r9, lsl #4
    7dc4:			; <UNDEFINED> instruction: 0xf7fc4479
    7dc8:	bllt	1e43708 <mkdtemp@@Base+0x1e185f8>
    7dcc:	teqcs	sl, r1, lsl #10
    7dd0:			; <UNDEFINED> instruction: 0xf7fc4620
    7dd4:	andcc	lr, r1, r0, ror #20
    7dd8:	ldc2l	0, cr15, [sl, #84]!	; 0x54
    7ddc:			; <UNDEFINED> instruction: 0x4606213d
    7de0:	b	1645dd8 <mkdtemp@@Base+0x161acc8>
    7de4:	teqlt	r0, #4, 12	; 0x400000
    7de8:	movwcs	r4, #3903	; 0xf3f
    7dec:			; <UNDEFINED> instruction: 0xf804220c
    7df0:	ldrbtmi	r3, [pc], #-2817	; 7df8 <PEM_write_bio_PrivateKey@plt+0x2dfc>
    7df4:	ldrdne	lr, [r3], -r7
    7df8:			; <UNDEFINED> instruction: 0xf0153101
    7dfc:	ldmvs	r9!, {r0, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    7e00:	blx	9063a <mkdtemp@@Base+0x6552a>
    7e04:	strmi	pc, [r3], -r1, lsl #4
    7e08:	addspl	r4, lr, r0, lsr #12
    7e0c:			; <UNDEFINED> instruction: 0xf015613b
    7e10:			; <UNDEFINED> instruction: 0x4604fddf
    7e14:	andcs	r4, ip, r5, lsr sl
    7e18:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    7e1c:	ldfnee	f3, [lr], {3}
    7e20:	blx	20182 <error@@Base+0x46ae>
    7e24:	stmib	r3, {r0, r1, r8, r9, ip}^
    7e28:	cfldr64lt	mvdx4, [r8, #4]!
    7e2c:			; <UNDEFINED> instruction: 0x46214830
    7e30:			; <UNDEFINED> instruction: 0xf0124478
    7e34:	svcmi	0x002ffa81
    7e38:	ldrbtmi	r2, [pc], #-524	; 7e40 <PEM_write_bio_PrivateKey@plt+0x2e44>
    7e3c:	ldrdne	lr, [r3], -r7
    7e40:			; <UNDEFINED> instruction: 0xf0153101
    7e44:	ldmvs	sl!, {r0, r2, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
    7e48:	blx	d0a82 <mkdtemp@@Base+0xa5972>
    7e4c:	teqvs	r8, r2, lsl #6	; <UNPREDICTABLE>
    7e50:	ldrb	r5, [pc, r6, asr #1]
    7e54:	strdeq	r5, [r2], -r4
    7e58:	andeq	sl, r5, r0, lsl r4
    7e5c:	andeq	r5, r2, r6, ror #19
    7e60:	strdeq	sl, [r5], -ip
    7e64:	andeq	r5, r2, r0, ror #19
    7e68:	andeq	r5, r2, ip, ror #19
    7e6c:	ldrdeq	sl, [r5], -r6
    7e70:	andeq	sl, r5, r8, asr #7
    7e74:	ldrdeq	r5, [r2], -r8
    7e78:	andeq	r5, r2, r4, ror #19
    7e7c:	andeq	sl, r5, r2, lsr #7
    7e80:	muleq	r5, r4, r3
    7e84:	ldrdeq	r5, [r2], -r0
    7e88:	andeq	sl, r5, sl, ror r3
    7e8c:	andeq	r5, r2, lr, asr #19
    7e90:	andeq	sl, r5, r0, ror #6
    7e94:			; <UNDEFINED> instruction: 0x000259bc
    7e98:	andeq	sl, r5, r6, asr #6
    7e9c:	andeq	r5, r2, lr, lsr #19
    7ea0:	andeq	sl, r5, ip, lsr #6
    7ea4:	andeq	r5, r2, r0, lsr #19
    7ea8:	andeq	sl, r5, r2, lsl r3
    7eac:	muleq	r2, r6, r9
    7eb0:	strdeq	sl, [r5], -r8
    7eb4:	andeq	r5, r2, ip, lsl #19
    7eb8:	ldrdeq	sl, [r5], -lr
    7ebc:	andeq	r5, r2, r4, lsl #19
    7ec0:	andeq	sl, r5, r2, lsl #7
    7ec4:	andeq	r5, r2, sl, lsr #19
    7ec8:	andeq	sl, r5, lr, asr r3
    7ecc:	andeq	r5, r2, r0, ror #18
    7ed0:	andeq	r5, r2, ip, lsr r9
    7ed4:	andeq	r5, r2, r0, asr #19
    7ed8:	muleq	r2, r4, r9
    7edc:	andeq	r5, r2, r0, ror r9
    7ee0:	andeq	r5, r2, r0, asr #19
    7ee4:			; <UNDEFINED> instruction: 0x000259bc
    7ee8:	ldrdeq	sl, [r5], -sl	; <UNPREDICTABLE>
    7eec:			; <UNDEFINED> instruction: 0x0005a2b4
    7ef0:	andeq	r5, r2, ip, asr r9
    7ef4:	muleq	r5, r2, r2
    7ef8:	ldrlt	r4, [r8, #-1546]!	; 0xfffff9f6
    7efc:	strmi	r4, [r5], -ip, lsl #12
    7f00:	stmdami	pc, {r1, r2, r3, r8, fp, lr}	; <UNPREDICTABLE>
    7f04:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7f08:	mrc2	0, 6, pc, cr2, cr3, {0}
    7f0c:	strtmi	r4, [r8], -r1, lsr #12
    7f10:			; <UNDEFINED> instruction: 0xf8f2f00d
    7f14:	ldmdblt	r0!, {r1, r9, sl, lr}
    7f18:			; <UNDEFINED> instruction: 0x46284611
    7f1c:			; <UNDEFINED> instruction: 0xf8aaf00d
    7f20:	stmdblt	r0, {r1, r9, sl, lr}
    7f24:			; <UNDEFINED> instruction: 0x4610bd38
    7f28:			; <UNDEFINED> instruction: 0xf9c8f006
    7f2c:	ldrbtmi	r4, [r9], #-2309	; 0xfffff6fb
    7f30:	stmdami	r5, {r1, r9, sl, lr}
    7f34:			; <UNDEFINED> instruction: 0xf0124478
    7f38:	svclt	0x0000f9ff
    7f3c:	andeq	r7, r2, ip, ror #28
    7f40:	andeq	r6, r2, lr, ror #13
    7f44:	andeq	r7, r2, r2, asr #28
    7f48:	andeq	r5, r2, ip, ror r8
    7f4c:	blmi	151a8a0 <mkdtemp@@Base+0x14ef790>
    7f50:	push	{r1, r3, r4, r5, r6, sl, lr}
    7f54:	strdlt	r4, [r4], r0
    7f58:	strmi	r6, [r4], -r5, lsl #19
    7f5c:			; <UNDEFINED> instruction: 0x460e58d3
    7f60:	ldmdavs	fp, {r0, r1, r2, r7, fp, sp, lr}
    7f64:			; <UNDEFINED> instruction: 0xf04f9303
    7f68:	stccs	3, cr0, [r0, #-0]
    7f6c:	stmdbmi	sp, {r3, r6, ip, lr, pc}^
    7f70:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    7f74:	svc	0x003af7fc
    7f78:	strtmi	r4, [r8], -r0, lsl #13
    7f7c:	bl	ffd45f74 <mkdtemp@@Base+0xffd1ae64>
    7f80:	blcs	1f26034 <mkdtemp@@Base+0x1efaf24>
    7f84:	andsle	r4, r8, r1, lsl #13
    7f88:	eorsle	r2, r0, r1, lsl #30
    7f8c:	rsbsle	r2, r4, r3, lsl #30
    7f90:	rsbsle	r2, r2, r0, lsl #30
    7f94:	tstcs	r1, r4, asr #20
    7f98:	ldmdavs	r0!, {r0, r1, r5, r8, fp, sp, lr}^
    7f9c:			; <UNDEFINED> instruction: 0xf7fc447a
    7fa0:	bmi	10c3748 <mkdtemp@@Base+0x1098638>
    7fa4:	ldrbtmi	r4, [sl], #-2878	; 0xfffff4c2
    7fa8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7fac:	subsmi	r9, sl, r3, lsl #22
    7fb0:	andcs	sp, r0, r1, ror r1
    7fb4:	pop	{r2, ip, sp, pc}
    7fb8:	svccs	0x000187f0
    7fbc:	svccs	0x0003d017
    7fc0:	svccs	0x0000d001
    7fc4:	bmi	ebc764 <mkdtemp@@Base+0xe91654>
    7fc8:	stmdbvs	r3!, {r0, r8, sp}
    7fcc:	ldrbtmi	r6, [sl], #-2160	; 0xfffff790
    7fd0:	stcl	7, cr15, [lr, #1008]	; 0x3f0
    7fd4:	rscle	r4, r4, r8, asr #11
    7fd8:	blcs	226ac <error@@Base+0x6bd8>
    7fdc:	ldmdami	r5!, {r0, r5, r6, r7, r8, ip, lr, pc}
    7fe0:	ldmib	r4, {r0, r1, r5, r7, r8, fp, sp, lr}^
    7fe4:	ldrbtmi	r1, [r8], #-512	; 0xfffffe00
    7fe8:	ldc2	0, cr15, [sl, #76]!	; 0x4c
    7fec:	ldmdami	r2!, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    7ff0:	teqvs	r3, r1, lsl #6
    7ff4:	ldmib	r4, {r3, r4, r5, r6, sl, lr}^
    7ff8:			; <UNDEFINED> instruction: 0xf0131200
    7ffc:			; <UNDEFINED> instruction: 0xe7c9fdb1
    8000:	rscsle	r2, r4, r1, lsl #30
    8004:	andle	r2, r1, r3, lsl #30
    8008:	bicle	r2, r3, r0, lsl #30
    800c:	blcs	625a0 <mkdtemp@@Base+0x37490>
    8010:	bmi	abc034 <mkdtemp@@Base+0xa90f24>
    8014:	stmdbvs	r3!, {r0, r8, sp}
    8018:	ldrbtmi	r6, [sl], #-2160	; 0xfffff790
    801c:	stc	7, cr15, [r8, #1008]!	; 0x3f0
    8020:			; <UNDEFINED> instruction: 0x4628e7bf
    8024:			; <UNDEFINED> instruction: 0xf0154f26
    8028:			; <UNDEFINED> instruction: 0xf8dffcd3
    802c:			; <UNDEFINED> instruction: 0xf10d9098
    8030:	ldrbtmi	r0, [pc], #-2056	; 8038 <PEM_write_bio_PrivateKey@plt+0x303c>
    8034:			; <UNDEFINED> instruction: 0x468244f9
    8038:	ands	r9, r3, r2
    803c:	biclt	r7, r3, r3, lsl #16
    8040:	mrc2	0, 7, pc, cr8, cr7, {0}
    8044:	strtmi	r2, [r8], -r0, lsl #4
    8048:			; <UNDEFINED> instruction: 0xf0124611
    804c:			; <UNDEFINED> instruction: 0x4603fb5f
    8050:	stmibvs	r5!, {r3, r5, r6, r7, r8, ip, sp, pc}^
    8054:	ldmdavs	r0!, {r1, r3, r6, r9, sl, lr}^
    8058:	strls	r2, [r0, #-257]	; 0xfffffeff
    805c:	stc	7, cr15, [r8, #1008]	; 0x3f0
    8060:	adcsvs	r2, r3, r1, lsl #6
    8064:			; <UNDEFINED> instruction: 0x46404639
    8068:	stmia	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    806c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    8070:	ldrbmi	sp, [r0], -r4, ror #3
    8074:	b	18c606c <mkdtemp@@Base+0x189af5c>
    8078:	strbmi	lr, [r8, #1939]	; 0x793
    807c:	bmi	4bc39c <mkdtemp@@Base+0x49128c>
    8080:	stmdbvs	r3!, {r0, r8, sp}
    8084:	ldrbtmi	r6, [sl], #-2160	; 0xfffff790
    8088:	ldcl	7, cr15, [r2, #-1008]!	; 0xfffffc10
    808c:	stmdami	pc, {r2, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    8090:			; <UNDEFINED> instruction: 0xf0124478
    8094:			; <UNDEFINED> instruction: 0xf7fcf951
    8098:	svclt	0x0000ed54
    809c:	strdeq	r9, [r5], -r4
    80a0:	muleq	r0, r4, r5
    80a4:	andeq	r5, r2, r6, asr r8
    80a8:	andeq	r7, r2, r8, lsl #23
    80ac:	muleq	r5, lr, sl
    80b0:	andeq	r7, r2, r6, asr fp
    80b4:	andeq	r5, r2, r6, ror #15
    80b8:	andeq	r5, r2, r0, lsr #16
    80bc:	andeq	r7, r2, sl, lsl #22
    80c0:	ldrdeq	r5, [r2], -lr
    80c4:	andeq	r6, r2, ip, asr #12
    80c8:	muleq	r2, lr, sl
    80cc:	andeq	r5, r2, ip, ror #14
    80d0:	blmi	b5a988 <mkdtemp@@Base+0xb2f878>
    80d4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    80d8:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    80dc:	strbtmi	r4, [r9], -lr, lsl #12
    80e0:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    80e4:			; <UNDEFINED> instruction: 0xf04f9301
    80e8:			; <UNDEFINED> instruction: 0xf00c0300
    80ec:	ldmiblt	r0!, {r0, r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}^
    80f0:	stcls	6, cr4, [r0], {40}	; 0x28
    80f4:	stc2	0, cr15, [r6], {6}
    80f8:	stmiaeq	r4!, {r0, r1, r2, sl, ip, sp}^
    80fc:	strtmi	r4, [r8], -r0, lsr #5
    8100:			; <UNDEFINED> instruction: 0xf006d334
    8104:	ldrtmi	pc, [r2], -r3, ror #25	; <UNPREDICTABLE>
    8108:			; <UNDEFINED> instruction: 0xf7fc4621
    810c:	teqlt	r0, #360448	; 0x58000
    8110:	strtmi	r4, [r8], -r1, lsr #12
    8114:	stc2l	0, cr15, [lr, #24]
    8118:	bmi	7367e0 <mkdtemp@@Base+0x70b6d0>
    811c:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
    8120:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8124:	subsmi	r9, sl, r1, lsl #22
    8128:	andlt	sp, r2, ip, lsl #2
    812c:			; <UNDEFINED> instruction: 0xf006bd70
    8130:	blmi	60644c <mkdtemp@@Base+0x5db33c>
    8134:			; <UNDEFINED> instruction: 0xf103447b
    8138:			; <UNDEFINED> instruction: 0x46020110
    813c:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    8140:			; <UNDEFINED> instruction: 0xf8faf012
    8144:	ldcl	7, cr15, [ip], #1008	; 0x3f0
    8148:			; <UNDEFINED> instruction: 0xf8b8f006
    814c:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    8150:	tsteq	r0, r3, lsl #2	; <UNPREDICTABLE>
    8154:	ldmdami	r1, {r1, r9, sl, lr}
    8158:			; <UNDEFINED> instruction: 0xf0124478
    815c:	ldmdbmi	r0, {r0, r2, r3, r5, r6, r7, fp, ip, sp, lr, pc}
    8160:	ldrbtmi	r4, [r9], #-2064	; 0xfffff7f0
    8164:	tstcc	r0, r8, ror r4
    8168:			; <UNDEFINED> instruction: 0xf8e6f012
    816c:	mcrr2	0, 0, pc, sl, cr6	; <UNPREDICTABLE>
    8170:	strtmi	r4, [r2], -sp, lsl #18
    8174:	tstcc	r0, r9, ror r4
    8178:	stmdami	ip, {r0, r1, r9, sl, lr}
    817c:			; <UNDEFINED> instruction: 0xf0124478
    8180:	svclt	0x0000f8db
    8184:	andeq	r9, r5, r0, ror r9
    8188:	muleq	r0, r4, r5
    818c:	andeq	r9, r5, r6, lsr #18
    8190:	andeq	r7, r2, ip, lsr ip
    8194:	andeq	r5, r2, r2, ror r6
    8198:	andeq	r7, r2, r2, lsr #24
    819c:	andeq	r5, r2, r8, asr r6
    81a0:	andeq	r7, r2, lr, lsl #24
    81a4:	strdeq	r5, [r2], -r8
    81a8:	strdeq	r7, [r2], -ip
    81ac:			; <UNDEFINED> instruction: 0x000256b0
    81b0:	svcmi	0x00f0e92d
    81b4:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
    81b8:	vstrmi	d8, [r2, #8]
    81bc:	ldrbtmi	r4, [sp], #-3202	; 0xfffff37e
    81c0:	addlt	r4, sp, r2, lsl #23
    81c4:	beq	4439ec <mkdtemp@@Base+0x4188dc>
    81c8:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
    81cc:	strls	r6, [fp], #-2084	; 0xfffff7dc
    81d0:	streq	pc, [r0], #-79	; 0xffffffb1
    81d4:	ldmdbpl	r8, {r1, r2, r3, r4, r5, r6, sl, fp, lr}
    81d8:	movwls	r6, #38915	; 0x9803
    81dc:			; <UNDEFINED> instruction: 0xf0002a00
    81e0:	blmi	1f28518 <mkdtemp@@Base+0x1efd408>
    81e4:			; <UNDEFINED> instruction: 0xf8df2400
    81e8:			; <UNDEFINED> instruction: 0x460d91f0
    81ec:	ldrdlt	pc, [ip, #143]!	; 0x8f
    81f0:	ldrbtmi	r4, [r9], #1147	; 0x47b
    81f4:	ldrbtmi	r4, [fp], #1698	; 0x6a2
    81f8:	stmib	sp, {r2, r8, r9, ip, pc}^
    81fc:	stmib	sp, {r0, r2, sl, lr}^
    8200:	eors	r4, r3, r7, lsl #8
    8204:	strbmi	r2, [r9], -fp, lsl #4
    8208:			; <UNDEFINED> instruction: 0xf7fc4638
    820c:	stmdacs	r0, {r1, r9, sl, fp, sp, lr, pc}
    8210:	andcs	sp, fp, #122	; 0x7a
    8214:			; <UNDEFINED> instruction: 0x46384659
    8218:	ldcl	7, cr15, [sl, #1008]!	; 0x3f0
    821c:	rsbsle	r2, fp, r0, lsl #16
    8220:	andcs	r4, sl, #1818624	; 0x1bc000
    8224:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    8228:	ldcl	7, cr15, [r2, #1008]!	; 0x3f0
    822c:	rsbsle	r2, r9, r0, lsl #16
    8230:	andcs	r4, ip, #108, 18	; 0x1b0000
    8234:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    8238:	stcl	7, cr15, [sl, #1008]!	; 0x3f0
    823c:			; <UNDEFINED> instruction: 0xf0402800
    8240:	blge	2a84ec <mkdtemp@@Base+0x27d3dc>
    8244:	andmi	pc, r0, #111	; 0x6f
    8248:			; <UNDEFINED> instruction: 0xf1079302
    824c:	movwcs	r0, #12
    8250:	movwcs	lr, #2509	; 0x9cd
    8254:	movwcs	r2, #513	; 0x201
    8258:	blx	fe8c42ec <mkdtemp@@Base+0xfe8991dc>
    825c:	strmi	r9, [r2], sl, lsl #20
    8260:			; <UNDEFINED> instruction: 0xf0402a00
    8264:	strcc	r8, [r1], #-144	; 0xffffff70
    8268:	andsle	r4, r2, r6, lsr #5
    826c:			; <UNDEFINED> instruction: 0xf85546a8
    8270:	stmdbls	r4, {r2, r8, r9, fp, ip, sp, lr}
    8274:	ldrtmi	r2, [r8], -r6, lsl #4
    8278:	stcl	7, cr15, [sl, #1008]	; 0x3f0
    827c:	stmdacs	r0, {r0, r9, sl, lr}
    8280:	ldfned	f5, [r8, #768]!	; 0x300
    8284:			; <UNDEFINED> instruction: 0xf7fc220a
    8288:	strcc	lr, [r1], #-2702	; 0xfffff572
    828c:	andls	r4, r5, r6, lsr #5
    8290:	blmi	157ca48 <mkdtemp@@Base+0x1551938>
    8294:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8298:	ldfmip	f3, [r4], {67}	; 0x43
    829c:	ldrbtmi	r4, [ip], #-2388	; 0xfffff6ac
    82a0:			; <UNDEFINED> instruction: 0x46204479
    82a4:	mrc	7, 2, APSR_nzcv, cr12, cr12, {7}
    82a8:	cmple	r3, r0, lsl #16
    82ac:			; <UNDEFINED> instruction: 0xee184951
    82b0:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
    82b4:	b	fea462ac <mkdtemp@@Base+0xfea1b19c>
    82b8:	stmdacs	r0, {r2, r9, sl, lr}
    82bc:	movwcs	sp, #117	; 0x75
    82c0:	ldrmi	r2, [r9], -r1, lsl #4
    82c4:	bl	ffcc62bc <mkdtemp@@Base+0xffc9b1ac>
    82c8:			; <UNDEFINED> instruction: 0xf1ba9b05
    82cc:	stmdals	r9, {r8, r9, sl, fp}
    82d0:	svclt	0x00189302
    82d4:	blls	199c24 <mkdtemp@@Base+0x16eb14>
    82d8:	rsbcs	fp, r4, #8, 30
    82dc:	ldmib	sp, {r0, r8, r9, ip, pc}^
    82e0:	tstls	r0, r7, lsl #6
    82e4:			; <UNDEFINED> instruction: 0xf0144621
    82e8:	stmdacs	r0, {r0, r2, r7, sl, fp, ip, sp, lr, pc}
    82ec:	bmi	10bc858 <mkdtemp@@Base+0x1091748>
    82f0:	ldrbtmi	r4, [sl], #-2869	; 0xfffff4cb
    82f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    82f8:	subsmi	r9, sl, fp, lsl #22
    82fc:	andlt	sp, sp, pc, asr #2
    8300:	blhi	c35fc <mkdtemp@@Base+0x984ec>
    8304:	svchi	0x00f0e8bd
    8308:	andcs	r4, sl, #1048576	; 0x100000
    830c:	andeq	pc, fp, r7, lsl #2
    8310:	b	1246308 <mkdtemp@@Base+0x121b1f8>
    8314:	str	r9, [r6, r6]!
    8318:	andeq	pc, fp, r7, lsl #2
    831c:	blx	164437a <mkdtemp@@Base+0x161926a>
    8320:	str	r9, [r0, r7]!
    8324:			; <UNDEFINED> instruction: 0xf04fab0a
    8328:	movwls	r3, #8959	; 0x22ff
    832c:	andeq	pc, sl, r7, lsl #2
    8330:	stmib	sp, {r8, r9, sp}^
    8334:	andcs	r2, r1, #0, 6
    8338:			; <UNDEFINED> instruction: 0xf0232300
    833c:	bls	2c6c08 <mkdtemp@@Base+0x29baf8>
    8340:	bcs	2c368 <mkdtemp@@Base+0x1258>
    8344:			; <UNDEFINED> instruction: 0xf8d8d08f
    8348:	stmdami	ip!, {ip}
    834c:	ldrbtmi	r3, [r8], #-266	; 0xfffffef6
    8350:			; <UNDEFINED> instruction: 0xfff2f011
    8354:	strtmi	r4, [r0], -sl, lsr #18
    8358:			; <UNDEFINED> instruction: 0xf7fc4479
    835c:	andls	lr, r9, r6, asr sl
    8360:			; <UNDEFINED> instruction: 0xd1a32800
    8364:	mrc	7, 0, APSR_nzcv, cr4, cr12, {7}
    8368:			; <UNDEFINED> instruction: 0xf7fb6800
    836c:			; <UNDEFINED> instruction: 0x4621ee58
    8370:	stmdami	r4!, {r1, r9, sl, lr}
    8374:			; <UNDEFINED> instruction: 0xf0114478
    8378:			; <UNDEFINED> instruction: 0x4692ffdf
    837c:	andcs	lr, r5, #3358720	; 0x334000
    8380:	andls	r9, r7, #8, 4	; 0x80000000
    8384:			; <UNDEFINED> instruction: 0xf8d8e785
    8388:	ldmdami	pc, {ip}	; <UNPREDICTABLE>
    838c:	ldrbtmi	r3, [r8], #-268	; 0xfffffef4
    8390:			; <UNDEFINED> instruction: 0xffd2f011
    8394:			; <UNDEFINED> instruction: 0x4639481d
    8398:			; <UNDEFINED> instruction: 0xf0114478
    839c:			; <UNDEFINED> instruction: 0xf7fcffcd
    83a0:	ldmdami	fp, {r4, r6, r7, r8, r9, fp, sp, lr, pc}
    83a4:			; <UNDEFINED> instruction: 0xf0114478
    83a8:			; <UNDEFINED> instruction: 0xf7fcffc7
    83ac:	stmdavs	r0, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    83b0:	mrc	7, 1, APSR_nzcv, cr4, cr11, {7}
    83b4:	bne	443c1c <mkdtemp@@Base+0x418b0c>
    83b8:	ldmdami	r6, {r1, r9, sl, lr}
    83bc:			; <UNDEFINED> instruction: 0xf0114478
    83c0:	svclt	0x0000ffbb
    83c4:	andeq	r9, r5, r6, lsl #17
    83c8:	muleq	r0, r4, r5
    83cc:	andeq	r9, r5, sl, ror r8
    83d0:	muleq	r0, r8, r5
    83d4:	andeq	r5, r2, r4, lsl #13
    83d8:	andeq	r5, r2, sl, lsl #13
    83dc:	muleq	r2, r2, r6
    83e0:	andeq	r5, r2, lr, ror #12
    83e4:	andeq	r5, r2, r6, lsl #13
    83e8:	andeq	r9, r5, r8, lsr lr
    83ec:	andeq	sl, r5, r6, lsl #5
    83f0:	andeq	r6, r2, r8, asr r8
    83f4:	andeq	r6, r2, lr, ror #5
    83f8:	andeq	r9, r5, r2, asr r7
    83fc:	andeq	r5, r2, r2, asr r5
    8400:	andeq	r5, r2, r8, lsl #5
    8404:	andeq	r5, r2, r0, lsr #11
    8408:	andeq	r5, r2, lr, lsr r5
    840c:	andeq	r5, r2, ip, asr #10
    8410:	andeq	r5, r2, r4, asr #11
    8414:	andeq	r5, r2, r8, lsl #11
    8418:	strlt	r2, [r0, #-2063]	; 0xfffff7f1
    841c:	suble	fp, lr, r3, lsl #1
    8420:	ldmdblt	fp!, {r0, r1, r4, fp, sp, lr}
    8424:	eorsle	r2, ip, r1, lsl #16
    8428:	eorle	r2, ip, r2, lsl #16
    842c:	andlt	fp, r3, r8, lsr #6
    8430:	blx	1465ae <mkdtemp@@Base+0x11b49e>
    8434:	andsle	r2, r9, r1, lsl #16
    8438:	svclt	0x00082802
    843c:	tstle	r7, r8, lsl r6
    8440:			; <UNDEFINED> instruction: 0xf9aaf007
    8444:	mvnsle	r3, r1
    8448:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
    844c:			; <UNDEFINED> instruction: 0xff74f011
    8450:	mvnle	r2, r0, lsl #16
    8454:	svcvs	0x0080f5b3
    8458:			; <UNDEFINED> instruction: 0xf5b3d338
    845c:	stmible	r6!, {r7, r8, r9, sl, fp, lr}^
    8460:	vst2.8	{d20-d21}, [pc :64], lr
    8464:	ldrbtmi	r4, [r8], #-384	; 0xfffffe80
    8468:			; <UNDEFINED> instruction: 0xff66f011
    846c:	svcvs	0x0080f5b3
    8470:	ldmdami	fp, {r0, r2, r3, r4, r6, r7, ip, lr, pc}
    8474:			; <UNDEFINED> instruction: 0xf0114478
    8478:			; <UNDEFINED> instruction: 0xf44fff5f
    847c:	andsvs	r6, r3, r0, asr #6
    8480:			; <UNDEFINED> instruction: 0xf85db003
    8484:	cmplt	r1, r4, lsl #22	; <UNPREDICTABLE>
    8488:	andls	r4, r1, #8, 12	; 0x800000
    848c:			; <UNDEFINED> instruction: 0xffc2f006
    8490:	stmdblt	r0!, {r0, r9, fp, ip, pc}^
    8494:	stmdacs	r0, {r4, fp, sp, lr}
    8498:	vst4.<illegal width 64>	{d29,d31,d33,d35}, [pc :64], r2
    849c:	andsvs	r7, r0, r0, lsl #1
    84a0:	vst1.64	{d30}, [pc], lr
    84a4:	andsvs	r6, r3, r0, lsl #7
    84a8:			; <UNDEFINED> instruction: 0xf85db003
    84ac:	andls	pc, r1, #4, 22	; 0x1000
    84b0:			; <UNDEFINED> instruction: 0xf95cf007
    84b4:	andsvs	r9, r0, r1, lsl #20
    84b8:	bicle	r2, r1, r0, lsl #16
    84bc:	blmi	282478 <mkdtemp@@Base+0x257368>
    84c0:	ldrbtmi	r4, [fp], #-2057	; 0xfffff7f7
    84c4:	ldmibvs	r9, {r3, r4, r5, r6, sl, lr}
    84c8:			; <UNDEFINED> instruction: 0xff36f011
    84cc:	vst2.8	{d20-d21}, [pc], r7
    84d0:	ldrbtmi	r6, [r8], #-384	; 0xfffffe80
    84d4:			; <UNDEFINED> instruction: 0xff30f011
    84d8:	ldrdeq	r5, [r2], -r2
    84dc:	andeq	r5, r2, sl, lsl #11
    84e0:	andeq	r5, r2, r4, lsr #10
    84e4:	andeq	r9, r5, sl, lsl #24
    84e8:	andeq	r5, r2, r0, asr #9
    84ec:	strdeq	r5, [r2], -r2
    84f0:	mvnsmi	lr, #737280	; 0xb4000
    84f4:	bmi	1ed9d58 <mkdtemp@@Base+0x1eaec48>
    84f8:	blmi	1ed9f60 <mkdtemp@@Base+0x1eaee50>
    84fc:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
    8500:	stmdbge	r4, {r1, r2, r3, r9, sl, lr}
    8504:	ldmpl	r3, {sl, sp}^
    8508:	ldrdls	pc, [r0], #-141	; 0xffffff73
    850c:	movwls	r6, #30747	; 0x781b
    8510:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8514:	strmi	lr, [r3], #-2509	; 0xfffff633
    8518:	strmi	lr, [r5], #-2509	; 0xfffff633
    851c:	stc2	0, cr15, [r0], {29}
    8520:			; <UNDEFINED> instruction: 0xf0402800
    8524:	stmdbge	r3, {r0, r1, r3, r5, r7, pc}
    8528:			; <UNDEFINED> instruction: 0xf0049804
    852c:			; <UNDEFINED> instruction: 0x4601fa1f
    8530:			; <UNDEFINED> instruction: 0xf0402800
    8534:	bge	1a87fc <mkdtemp@@Base+0x17d6ec>
    8538:	andls	r9, r0, #196608	; 0x30000
    853c:	ldrtmi	sl, [r2], -r5, lsl #22
    8540:	stc2	0, cr15, [ip], {4}
    8544:	stmdacs	r0, {r2, r9, sl, lr}
    8548:	addhi	pc, pc, r0, asr #32
    854c:	strmi	r4, [r2], -r7, ror #22
    8550:	ldrbtmi	r9, [fp], #-2053	; 0xfffff7fb
    8554:			; <UNDEFINED> instruction: 0xf0076859
    8558:			; <UNDEFINED> instruction: 0x4605fcbd
    855c:			; <UNDEFINED> instruction: 0xf0002800
    8560:			; <UNDEFINED> instruction: 0x460180b7
    8564:	ldrbtmi	r4, [r8], #-2146	; 0xfffff79e
    8568:	blx	13c45be <mkdtemp@@Base+0x13994ae>
    856c:	cmplt	r2, r6, lsl #20
    8570:	stmdami	r1!, {r5, r6, r8, fp, lr}^
    8574:	ldmdbvc	r3, {r0, r3, r4, r5, r6, sl, lr}
    8578:	ldmdavs	r2, {r3, r5, r8, ip, sp}
    857c:			; <UNDEFINED> instruction: 0xf0134478
    8580:	strtmi	pc, [r8], -sp, ror #22
    8584:	svc	0x00daf7fb
    8588:	svceq	0x0000f1b9
    858c:	stmdals	r5, {r2, ip, lr, pc}
    8590:			; <UNDEFINED> instruction: 0xf0114649
    8594:	bllt	12472d0 <mkdtemp@@Base+0x121c1c0>
    8598:	svceq	0x0000f1b8
    859c:	stmdbls	r5, {r2, r4, r6, ip, lr, pc}
    85a0:	ldrtmi	r4, [r3], -r0, asr #12
    85a4:			; <UNDEFINED> instruction: 0xf004463a
    85a8:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    85ac:	addhi	pc, r3, r0, asr #32
    85b0:	ldrbtmi	r4, [fp], #-2898	; 0xfffff4ae
    85b4:	bllt	16e2d28 <mkdtemp@@Base+0x16b7c18>
    85b8:	andcs	r4, r0, #82944	; 0x14400
    85bc:	ldrbtmi	r9, [fp], #-2053	; 0xfffff7fb
    85c0:			; <UNDEFINED> instruction: 0xf0076859
    85c4:	strmi	pc, [r5], -r7, lsl #25
    85c8:			; <UNDEFINED> instruction: 0xf0002800
    85cc:	stmdals	r5, {r0, r7, pc}
    85d0:	eorsle	r2, pc, r0, lsl #30
    85d4:	cdp2	0, 8, cr15, cr12, cr6, {0}
    85d8:	ldrtmi	r4, [fp], -sl, asr #18
    85dc:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    85e0:	andls	r9, r0, r1, lsl #10
    85e4:			; <UNDEFINED> instruction: 0xf7fb2001
    85e8:	ands	lr, r2, lr, lsr lr
    85ec:	cdp2	0, 6, cr15, cr6, cr5, {0}
    85f0:	stmdami	r5, {r0, r9, sl, lr}^
    85f4:			; <UNDEFINED> instruction: 0xf0134478
    85f8:	blmi	114736c <mkdtemp@@Base+0x111c25c>
    85fc:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8600:	teqle	r7, r0, lsl #22
    8604:			; <UNDEFINED> instruction: 0xf04f4842
    8608:	ldrbtmi	r3, [r8], #-1279	; 0xfffffb01
    860c:	bl	dc6604 <mkdtemp@@Base+0xd9b4f4>
    8610:	stmdals	r3, {r8, sl, sp}
    8614:			; <UNDEFINED> instruction: 0xf87cf006
    8618:			; <UNDEFINED> instruction: 0xf0069804
    861c:	stmdals	r5, {r0, r3, r4, r5, r6, fp, ip, sp, lr, pc}
    8620:			; <UNDEFINED> instruction: 0xf900f007
    8624:			; <UNDEFINED> instruction: 0xf00b9806
    8628:			; <UNDEFINED> instruction: 0x4628ffd3
    862c:	svc	0x0086f7fb
    8630:	blmi	b5af18 <mkdtemp@@Base+0xb2fe08>
    8634:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8638:	blls	1e26a8 <mkdtemp@@Base+0x1b7598>
    863c:	qdaddle	r4, sl, lr
    8640:	andlt	r4, r9, r0, lsr #12
    8644:	mvnshi	lr, #12386304	; 0xbd0000
    8648:	ldrbtmi	r4, [fp], #-2867	; 0xfffff4cd
    864c:	blcs	22dc0 <error@@Base+0x72ec>
    8650:			; <UNDEFINED> instruction: 0xe7ddd0b2
    8654:	cdp2	0, 4, cr15, cr12, cr6, {0}
    8658:			; <UNDEFINED> instruction: 0x46324930
    865c:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    8660:	andcs	r4, r1, r3, lsl #12
    8664:	ldcl	7, cr15, [lr, #1004]!	; 0x3ec
    8668:	blmi	b825bc <mkdtemp@@Base+0xb574ac>
    866c:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8670:	sbcle	r2, r7, r0, lsl #22
    8674:	ldrbtcc	pc, [pc], #79	; 867c <PEM_write_bio_PrivateKey@plt+0x3680>	; <UNPREDICTABLE>
    8678:	strb	r2, [sl, r0, lsl #10]
    867c:	cdp2	0, 1, cr15, cr14, cr5, {0}
    8680:	stmdami	r8!, {r0, r9, sl, lr}
    8684:			; <UNDEFINED> instruction: 0xf0134478
    8688:	blmi	a06f24 <mkdtemp@@Base+0x9dbe14>
    868c:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8690:	adcsle	r2, r7, r0, lsl #22
    8694:			; <UNDEFINED> instruction: 0xf005e7ee
    8698:	stmdbmi	r4!, {r0, r4, r9, sl, fp, ip, sp, lr, pc}
    869c:			; <UNDEFINED> instruction: 0x31284479
    86a0:	stmdami	r3!, {r1, r9, sl, lr}
    86a4:			; <UNDEFINED> instruction: 0xf0134478
    86a8:	blmi	8c6f04 <mkdtemp@@Base+0x89bdf4>
    86ac:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    86b0:	adcle	r2, r7, r0, lsl #22
    86b4:			; <UNDEFINED> instruction: 0xf005e7de
    86b8:	strmi	pc, [r1], -r1, lsl #28
    86bc:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
    86c0:	blx	ffdc4714 <mkdtemp@@Base+0xffd99604>
    86c4:	ldrbtmi	r4, [fp], #-2845	; 0xfffff4e3
    86c8:	blcs	22e3c <error@@Base+0x7368>
    86cc:	bfi	sp, sl, #1, #17
    86d0:	ldmdami	ip, {r0, r1, r3, r4, r8, fp, lr}
    86d4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    86d8:			; <UNDEFINED> instruction: 0xf0113128
    86dc:			; <UNDEFINED> instruction: 0xf7fcfe2d
    86e0:	svclt	0x0000ea30
    86e4:	andeq	r9, r5, r6, asr #10
    86e8:	muleq	r0, r4, r5
    86ec:			; <UNDEFINED> instruction: 0x00059ab2
    86f0:	andeq	r5, r2, r6, asr r5
    86f4:	strdeq	r7, [r2], -ip
    86f8:	andeq	r5, r2, ip, ror #10
    86fc:	andeq	r9, r5, sl, lsl fp
    8700:	andeq	r9, r5, r6, asr #20
    8704:	andeq	r5, r2, sl, lsr #11
    8708:	andeq	r5, r2, r8, lsr #10
    870c:	ldrdeq	r9, [r5], -r0
    8710:	andeq	r5, r2, sl, lsr #11
    8714:	andeq	r9, r5, r0, lsl r4
    8718:	andeq	r9, r5, r2, lsl #21
    871c:	andeq	r5, r2, r6, lsl #10
    8720:	andeq	r9, r5, r0, ror #20
    8724:	ldrdeq	r5, [r2], -ip
    8728:	andeq	r9, r5, r0, asr #20
    872c:	ldrdeq	r7, [r2], -r4
    8730:	andeq	r5, r2, r0, ror #7
    8734:	andeq	r9, r5, r0, lsr #20
    8738:	andeq	r5, r2, lr, ror r4
    873c:	andeq	r9, r5, r6, lsl #20
    8740:	muleq	r2, ip, r6
    8744:	andeq	r5, r2, r6, asr #7
    8748:	blmi	191b0dc <mkdtemp@@Base+0x18effcc>
    874c:	push	{r1, r3, r4, r5, r6, sl, lr}
    8750:	strdlt	r4, [r5], r0
    8754:			; <UNDEFINED> instruction: 0x460d58d3
    8758:	movwls	r6, #14363	; 0x381b
    875c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8760:	movwls	r2, #8960	; 0x2300
    8764:			; <UNDEFINED> instruction: 0xf81cf006
    8768:			; <UNDEFINED> instruction: 0xf0002800
    876c:	cdpmi	0, 5, cr8, cr12, cr12, {5}
    8770:			; <UNDEFINED> instruction: 0xf8df4604
    8774:	svcmi	0x005c8170
    8778:	ldrbtmi	r4, [r8], #1150	; 0x47e
    877c:	eor	r4, r4, pc, ror r4
    8780:			; <UNDEFINED> instruction: 0x46484639
    8784:	bl	ffb4677c <mkdtemp@@Base+0xffb1b66c>
    8788:	ldmdbmi	r8, {r4, r5, r8, ip, sp, pc}^
    878c:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    8790:	bl	ff9c6788 <mkdtemp@@Base+0xff99b678>
    8794:	cmple	pc, r0, lsl #16
    8798:	stmdbge	r1, {r1, fp, ip, pc}
    879c:			; <UNDEFINED> instruction: 0xf00c2200
    87a0:	stmdacs	r0, {r0, r1, r2, r5, r6, r8, fp, ip, sp, lr, pc}
    87a4:	addhi	pc, r4, r0, asr #32
    87a8:	andcs	r4, r1, r1, asr r9
    87ac:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
    87b0:	ldcl	7, cr15, [r8, #-1004]	; 0xfffffc14
    87b4:			; <UNDEFINED> instruction: 0xf7fb9801
    87b8:	stmdals	r0, {r1, r6, r7, r9, sl, fp, sp, lr, pc}
    87bc:	mrc	7, 5, APSR_nzcv, cr14, cr11, {7}
    87c0:			; <UNDEFINED> instruction: 0xf0069802
    87c4:	stmdacs	r0, {r0, r1, r2, r3, r4, r8, fp, ip, sp, lr, pc}
    87c8:	strtmi	sp, [r0], -lr, ror #2
    87cc:			; <UNDEFINED> instruction: 0xf91af006
    87d0:	suble	r2, sp, r0, lsl #16
    87d4:			; <UNDEFINED> instruction: 0xf0059802
    87d8:	andcs	pc, r0, #620	; 0x26c
    87dc:	strtmi	r4, [r0], -r9, ror #12
    87e0:			; <UNDEFINED> instruction: 0xf00c9202
    87e4:	stmdacs	r0, {r0, r2, r6, r8, fp, ip, sp, lr, pc}
    87e8:	stmdbge	r2, {r0, r1, r4, r6, r8, ip, lr, pc}
    87ec:			; <UNDEFINED> instruction: 0xf00c4620
    87f0:	stmdacs	r0, {r0, r3, r5, r7, sl, fp, ip, sp, lr, pc}
    87f4:	bls	3cd30 <mkdtemp@@Base+0x11c20>
    87f8:	andcs	r4, r1, r1, lsr r6
    87fc:	ldc	7, cr15, [r2, #-1004]!	; 0xfffffc14
    8800:	ldrdls	pc, [r0], -sp
    8804:			; <UNDEFINED> instruction: 0xd1bb2d00
    8808:			; <UNDEFINED> instruction: 0x4648493a
    880c:			; <UNDEFINED> instruction: 0xf7fc4479
    8810:	mvnlt	lr, r8, lsr #23
    8814:			; <UNDEFINED> instruction: 0x46484938
    8818:			; <UNDEFINED> instruction: 0xf7fc4479
    881c:			; <UNDEFINED> instruction: 0xb1b8eba2
    8820:			; <UNDEFINED> instruction: 0x46484936
    8824:			; <UNDEFINED> instruction: 0xf7fc4479
    8828:			; <UNDEFINED> instruction: 0xb188eb9c
    882c:			; <UNDEFINED> instruction: 0x46484934
    8830:			; <UNDEFINED> instruction: 0xf7fc4479
    8834:			; <UNDEFINED> instruction: 0xb158eb96
    8838:			; <UNDEFINED> instruction: 0x46484932
    883c:			; <UNDEFINED> instruction: 0xf7fc4479
    8840:			; <UNDEFINED> instruction: 0xb128eb90
    8844:			; <UNDEFINED> instruction: 0x46484930
    8848:			; <UNDEFINED> instruction: 0xf7fc4479
    884c:	ldmdblt	r8, {r1, r3, r7, r8, r9, fp, sp, lr, pc}
    8850:			; <UNDEFINED> instruction: 0xf7fb200a
    8854:	ldr	lr, [r0, ip, lsr #26]!
    8858:			; <UNDEFINED> instruction: 0xf0069802
    885c:			; <UNDEFINED> instruction: 0x4641f8d3
    8860:	andcs	r4, r1, r2, lsl #12
    8864:	ldcl	7, cr15, [lr], #1004	; 0x3ec
    8868:			; <UNDEFINED> instruction: 0xf0069802
    886c:	str	pc, [r4, sp, lsl #16]!
    8870:			; <UNDEFINED> instruction: 0xf0059802
    8874:	strtmi	pc, [r0], -sp, asr #30
    8878:			; <UNDEFINED> instruction: 0xff4af005
    887c:	blmi	5db110 <mkdtemp@@Base+0x5b0000>
    8880:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8884:	blls	e28f4 <mkdtemp@@Base+0xb77e4>
    8888:	qsuble	r4, sl, r3
    888c:	pop	{r0, r2, ip, sp, pc}
    8890:			; <UNDEFINED> instruction: 0xf00583f0
    8894:	blmi	7c7ce8 <mkdtemp@@Base+0x79cbd8>
    8898:			; <UNDEFINED> instruction: 0xf103447b
    889c:			; <UNDEFINED> instruction: 0x46020134
    88a0:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    88a4:	stc2l	0, cr15, [r8, #-68]	; 0xffffffbc
    88a8:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    88ac:	stc2l	0, cr15, [r4, #-68]	; 0xffffffbc
    88b0:	stc2	0, cr15, [r4, #-20]	; 0xffffffec
    88b4:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
    88b8:	teqeq	r4, r3, lsl #2	; <UNPREDICTABLE>
    88bc:	ldmdami	r8, {r1, r9, sl, lr}
    88c0:			; <UNDEFINED> instruction: 0xf0114478
    88c4:	ldmdbmi	r7, {r0, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    88c8:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    88cc:	teqcc	r4, r8, ror r4
    88d0:	ldc2	0, cr15, [r2, #-68]!	; 0xffffffbc
    88d4:	ldmdb	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    88d8:	strdeq	r9, [r5], -r8
    88dc:	muleq	r0, r4, r5
    88e0:	andeq	r5, r2, r0, ror r4
    88e4:			; <UNDEFINED> instruction: 0x000254ba
    88e8:	muleq	r2, r8, r4
    88ec:	muleq	r2, r6, r4
    88f0:	ldrdeq	sl, [r2], -r2
    88f4:	strdeq	r5, [r2], -r0
    88f8:	andeq	r4, r2, ip, lsl #28
    88fc:	andeq	r4, r2, ip, lsr #28
    8900:	andeq	r4, r2, r0, asr #28
    8904:	andeq	r4, r2, ip, asr #28
    8908:	andeq	r4, r2, r0, ror #28
    890c:	andeq	r9, r5, r4, asr #3
    8910:	ldrdeq	r7, [r2], -r8
    8914:	andeq	r4, r2, lr, lsl #30
    8918:	andeq	r5, r2, r6, lsr #7
    891c:			; <UNDEFINED> instruction: 0x000274ba
    8920:	strdeq	r4, [r2], -r0
    8924:	andeq	r7, r2, r6, lsr #9
    8928:	andeq	r5, r2, r4, lsl #6
    892c:	ldrblt	r4, [r0, #2908]!	; 0xb5c
    8930:	addlt	r4, r5, fp, ror r4
    8934:	bvs	79a150 <mkdtemp@@Base+0x76f040>
    8938:	tstls	r3, ip, lsl #12
    893c:	blmi	1676fbc <mkdtemp@@Base+0x164beac>
    8940:	ldrbtmi	r6, [fp], #-2530	; 0xfffff61e
    8944:	stmiavs	fp!, {r0, r1, r2, r3, r4, r6, fp, sp, lr}
    8948:	andsle	r2, r2, r3, lsl #22
    894c:	blcs	74e5c <mkdtemp@@Base+0x49d4c>
    8950:	bmi	157cb14 <mkdtemp@@Base+0x1551a04>
    8954:	stmdbvs	fp!, {r0, r8, sp}
    8958:	ldrbtmi	r6, [sl], #-2144	; 0xfffff7a0
    895c:	stmdb	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8960:	andlt	r2, r5, r0
    8964:	stmiavs	fp!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    8968:	stmibvs	r2!, {r0, r8, r9, sl, sp}^
    896c:	blcs	d2180 <mkdtemp@@Base+0xa7070>
    8970:	bcs	3d128 <mkdtemp@@Base+0x12018>
    8974:	stmibvs	r3!, {r1, r4, r6, r8, ip, lr, pc}
    8978:	rscsle	r2, r1, r0, lsl #22
    897c:	andcs	r4, r1, #76800	; 0x12c00
    8980:	ldrbtmi	r6, [fp], #-226	; 0xffffff1e
    8984:	ldmdblt	r3!, {r0, r1, r3, r4, r6, r7, r8, fp, sp, lr}^
    8988:	stmdavs	r2!, {r0, r3, r5, r6, r8, fp, sp, lr}
    898c:	stmdavs	fp!, {r0, r1, r8, fp, sp}^
    8990:	stmdbcs	r2, {r0, r1, r2, r5, r6, ip, lr, pc}
    8994:	stmdbmi	r6, {r0, r3, r4, r5, r6, ip, lr, pc}^
    8998:	tstls	r0, r9, ror r4
    899c:	stmdbmi	r5, {r0, sp}^
    89a0:			; <UNDEFINED> instruction: 0xf7fb4479
    89a4:	stmdbvs	r3!, {r5, r6, sl, fp, sp, lr, pc}^
    89a8:	cmnle	r5, r0, lsl #22
    89ac:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
    89b0:	blcs	23324 <error@@Base+0x7850>
    89b4:			; <UNDEFINED> instruction: 0x4632d058
    89b8:	bvs	1a1a2a4 <mkdtemp@@Base+0x19ef194>
    89bc:	blx	fe2c49e0 <mkdtemp@@Base+0xfe2998d0>
    89c0:	andcs	r4, r4, #63488	; 0xf800
    89c4:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    89c8:	bvs	1a2c9dc <mkdtemp@@Base+0x1a018cc>
    89cc:			; <UNDEFINED> instruction: 0xf0079e03
    89d0:	stmdacs	r0, {r0, r7, r9, fp, ip, sp, lr, pc}
    89d4:	mcrcs	15, 0, fp, cr0, cr8, {0}
    89d8:	andls	r4, r3, r7, lsl #12
    89dc:	stmdavs	r1!, {r3, r4, r6, ip, lr, pc}
    89e0:	tstls	r3, r8, ror #20
    89e4:	stc2	0, cr15, [r4], {6}
    89e8:	stmdbls	r3, {r0, r1, r3, r5, r7, r9, fp, sp, lr}
    89ec:	ldmdavc	r8, {r1, r9, sl, lr}
    89f0:	teqle	r3, r0, lsl #16
    89f4:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
    89f8:	movweq	lr, #2509	; 0x9cd
    89fc:	ldmdami	r1!, {r0, r1, r4, r5, r9, sl, lr}
    8a00:			; <UNDEFINED> instruction: 0xf0184478
    8a04:			; <UNDEFINED> instruction: 0xf012fdb1
    8a08:	stmdacs	r3, {r0, r2, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    8a0c:			; <UNDEFINED> instruction: 0x4638dc39
    8a10:	ldc	7, cr15, [r4, #1004]	; 0x3ec
    8a14:			; <UNDEFINED> instruction: 0xf7fb4630
    8a18:			; <UNDEFINED> instruction: 0xe7a1ed92
    8a1c:	stmdacs	r1, {r3, r5, r6, r8, fp, sp, lr}
    8a20:	bmi	a7ca64 <mkdtemp@@Base+0xa51954>
    8a24:	stmdbvs	fp!, {r0, r8, sp}
    8a28:	ldrbtmi	r6, [sl], #-2144	; 0xfffff7a0
    8a2c:	stmia	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8a30:	stmdami	r6!, {r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    8a34:	ldrbtmi	r6, [r8], #-291	; 0xfffffedd
    8a38:	andne	lr, r0, #3489792	; 0x354000
    8a3c:			; <UNDEFINED> instruction: 0xf890f013
    8a40:	blmi	902864 <mkdtemp@@Base+0x8d7754>
    8a44:	ldrbtmi	r6, [fp], #-224	; 0xffffff20
    8a48:	blcs	231bc <error@@Base+0x76e8>
    8a4c:	stmdbmi	r1!, {r3, r7, r8, ip, lr, pc}
    8a50:	stmdavs	r2!, {r0, r1, r3, r5, r6, fp, sp, lr}
    8a54:			; <UNDEFINED> instruction: 0xf7fb4479
    8a58:	str	lr, [r1, r6, lsl #24]
    8a5c:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
    8a60:	ldmdbmi	lr, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    8a64:			; <UNDEFINED> instruction: 0xe7984479
    8a68:	tstcs	r1, sp, lsl sl
    8a6c:	stmdavs	r0!, {r0, r1, r3, r5, r8, fp, sp, lr}^
    8a70:			; <UNDEFINED> instruction: 0xf7fc447a
    8a74:			; <UNDEFINED> instruction: 0xe773e87e
    8a78:	strtmi	r4, [r8], -r1, lsr #12
    8a7c:	blx	19c6a80 <mkdtemp@@Base+0x199b970>
    8a80:	ldrtmi	lr, [r8], -lr, ror #14
    8a84:	ldm	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8a88:	ldmdbmi	r6, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
    8a8c:			; <UNDEFINED> instruction: 0xe7844479
    8a90:	ldmdami	r6, {r0, r2, r4, r8, fp, lr}
    8a94:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8a98:			; <UNDEFINED> instruction: 0xf0113144
    8a9c:	svclt	0x0000fc4d
    8aa0:	muleq	r5, ip, r7
    8aa4:	andeq	r9, r5, r2, asr #13
    8aa8:	andeq	r7, r2, sl, asr #3
    8aac:	andeq	r9, r5, sl, asr #14
    8ab0:	andeq	sl, r2, r0, lsr #11
    8ab4:	strdeq	r5, [r2], -ip
    8ab8:	andeq	r9, r5, lr, lsl r7
    8abc:	andeq	r9, r5, r0, asr #12
    8ac0:	andeq	sl, r2, r2, asr #10
    8ac4:			; <UNDEFINED> instruction: 0x000252bc
    8ac8:	strdeq	r7, [r2], -sl
    8acc:	ldrdeq	r4, [r2], -lr
    8ad0:	andeq	r9, r5, r6, lsl #13
    8ad4:	andeq	r5, r2, ip, lsr #4
    8ad8:	andeq	r5, r2, r6, ror #22
    8adc:	andeq	r5, r2, r0, lsl r2
    8ae0:	strheq	r7, [r2], -r4
    8ae4:	andeq	r5, r2, ip, ror #3
    8ae8:	ldrdeq	r7, [r2], -ip
    8aec:	andeq	r5, r2, r6
    8af0:	ldrblt	r4, [r0, #2852]!	; 0xb24
    8af4:	addlt	r4, r5, fp, ror r4
    8af8:	bvs	69a310 <mkdtemp@@Base+0x66f200>
    8afc:	bllt	fe09a340 <mkdtemp@@Base+0xfe06f230>
    8b00:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
    8b04:			; <UNDEFINED> instruction: 0x46206859
    8b08:			; <UNDEFINED> instruction: 0xf9e4f007
    8b0c:	andcs	r4, r4, #31744	; 0x7c00
    8b10:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8b14:	strtmi	r4, [r0], -r5, lsl #12
    8b18:			; <UNDEFINED> instruction: 0xf9dcf007
    8b1c:	svclt	0x00182800
    8b20:	strmi	r2, [r6], -r0, lsl #26
    8b24:	strtmi	sp, [r0], -r7, lsr #32
    8b28:	ldc2l	0, cr15, [ip, #-24]	; 0xffffffe8
    8b2c:	mvnslt	r4, r1, lsl #12
    8b30:	tstls	r3, r0, lsr #12
    8b34:	blx	ff744b56 <mkdtemp@@Base+0xff719a46>
    8b38:	ldrtmi	r9, [fp], -r3, lsl #18
    8b3c:	andls	r4, r0, sl, lsr #12
    8b40:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    8b44:	ldc2	0, cr15, [r0, #-96]	; 0xffffffa0
    8b48:	stc2	0, cr15, [r4, #-72]!	; 0xffffffb8
    8b4c:	stcle	8, cr2, [fp], {3}
    8b50:			; <UNDEFINED> instruction: 0xf7fb4630
    8b54:			; <UNDEFINED> instruction: 0x4628ecf4
    8b58:	pop	{r0, r2, ip, sp, pc}
    8b5c:			; <UNDEFINED> instruction: 0xf7fb40f0
    8b60:	smlattcs	r1, fp, ip, fp
    8b64:	strb	r2, [lr, r3, lsl #4]
    8b68:			; <UNDEFINED> instruction: 0xf7fc4630
    8b6c:	strb	lr, [pc, r8, lsl #17]!
    8b70:	ldrbtmi	r4, [pc], #-3848	; 8b78 <PEM_write_bio_PrivateKey@plt+0x3b7c>
    8b74:	stmdbmi	r8, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    8b78:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
    8b7c:	cmpcc	ip, r8, ror r4
    8b80:	blx	ff6c4bce <mkdtemp@@Base+0xff699abe>
    8b84:	ldrdeq	r9, [r5], -r8
    8b88:	andeq	r9, r5, r2, lsl #10
    8b8c:	strdeq	r9, [r5], -r4
    8b90:	muleq	r2, r6, r1
    8b94:	andeq	r5, r2, sl, asr r1
    8b98:	strdeq	r7, [r2], -r6
    8b9c:	andeq	r4, r2, r0, lsr #30
    8ba0:	addslt	fp, ip, r0, ror r5
    8ba4:	strmi	r4, [r5], -r1, lsr #24
    8ba8:	strbtmi	r4, [sl], -r1, lsr #22
    8bac:	andcs	r4, r3, ip, ror r4
    8bb0:	cfmadda32mi	mvax1, mvax4, mvfx0, mvfx9
    8bb4:	strcs	r5, [r1], #-2275	; 0xfffff71d
    8bb8:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
    8bbc:			; <UNDEFINED> instruction: 0xf04f931b
    8bc0:			; <UNDEFINED> instruction: 0xf7fb0300
    8bc4:	cmplt	r0, r0, lsl #31
    8bc8:	blmi	65b43c <mkdtemp@@Base+0x63032c>
    8bcc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8bd0:	blls	6e2c40 <mkdtemp@@Base+0x6b7b30>
    8bd4:	qsuble	r4, sl, r6
    8bd8:	andslt	r4, ip, r0, lsr #12
    8bdc:	ldmdbmi	r7, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    8be0:	strmi	r4, [r4], -sl, lsr #12
    8be4:	ldrbtmi	r2, [r9], #-1
    8be8:	bl	f46bdc <mkdtemp@@Base+0xf1bacc>
    8bec:	andcs	r4, r1, r4, lsl r9
    8bf0:			; <UNDEFINED> instruction: 0xf7fb4479
    8bf4:	blmi	5038dc <mkdtemp@@Base+0x4d87cc>
    8bf8:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    8bfc:	stcl	7, cr15, [r6, #-1004]!	; 0xfffffc14
    8c00:	ldmdage	sl, {r0, r4, r8, r9, fp, lr}
    8c04:	ldmpl	r3!, {r0, r1, r8, sp}^
    8c08:			; <UNDEFINED> instruction: 0xf7fb681a
    8c0c:	stmdacs	r0, {r1, r3, r4, r8, r9, fp, sp, lr, pc}
    8c10:			; <UNDEFINED> instruction: 0xf89dd0da
    8c14:			; <UNDEFINED> instruction: 0xf0044068
    8c18:			; <UNDEFINED> instruction: 0xf1a404df
    8c1c:	blx	fed09d88 <mkdtemp@@Base+0xfecdec78>
    8c20:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
    8c24:			; <UNDEFINED> instruction: 0xf7fbe7d0
    8c28:	svclt	0x0000ef8c
    8c2c:	muleq	r5, r8, lr
    8c30:	muleq	r0, r4, r5
    8c34:	andeq	r8, r5, ip, lsl #29
    8c38:	andeq	r8, r5, r8, ror lr
    8c3c:	andeq	r5, r2, r2, lsl #2
    8c40:	andeq	r5, r2, ip, lsl #2
    8c44:	andeq	r0, r0, r0, lsr #11
    8c48:	muleq	r0, r8, r5
    8c4c:	svcmi	0x00f0e92d
    8c50:	ldcmi	6, cr4, [sp], {21}
    8c54:	bmi	fe75a478 <mkdtemp@@Base+0xfe72f368>
    8c58:	ldrbtmi	fp, [ip], #-139	; 0xffffff75
    8c5c:	rsbsls	pc, r0, #14614528	; 0xdf0000
    8c60:	ldmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    8c64:	stmibvs	r0!, {r2, r4, r8, r9, fp, pc}^
    8c68:	blmi	fe69a4e0 <mkdtemp@@Base+0xfe66f3d0>
    8c6c:			; <UNDEFINED> instruction: 0x460e44f9
    8c70:	andcs	r5, r0, #13828096	; 0xd30000
    8c74:	movwls	r6, #38939	; 0x981b
    8c78:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8c7c:	andcs	lr, r6, #3358720	; 0x334000
    8c80:	stmdblt	r0!, {r3, r9, ip, pc}^
    8c84:			; <UNDEFINED> instruction: 0xf8594b94
    8c88:	ldmdavs	fp, {r0, r1, ip, sp}
    8c8c:	stccs	3, cr9, [r0, #-20]	; 0xffffffec
    8c90:	ldmmi	r2, {r2, r3, r6, r8, ip, lr, pc}
    8c94:	tstcs	r1, pc, lsl r2
    8c98:			; <UNDEFINED> instruction: 0xf7fb4478
    8c9c:			; <UNDEFINED> instruction: 0xf1b8eecc
    8ca0:	suble	r0, sp, r0, lsl #30
    8ca4:	eorsge	pc, r8, #14614528	; 0xdf0000
    8ca8:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
    8cac:	strtmi	r8, [fp], -r2, lsl #22
    8cb0:	strdcs	r4, [r0, -sl]
    8cb4:	ldrdcs	pc, [r8], -sl	; <UNPREDICTABLE>
    8cb8:	cfstrsge	mvf9, [r6], {-0}
    8cbc:			; <UNDEFINED> instruction: 0xf0039401
    8cc0:	strmi	pc, [r4], -pc, ror #31
    8cc4:	cmnle	r2, r0, lsl #16
    8cc8:	stmdbge	r7, {r1, r2, fp, ip, pc}
    8ccc:	ldc2l	0, cr15, [r4, #12]
    8cd0:	stmdacs	r0, {r7, r9, sl, lr}
    8cd4:	stmdals	r7, {r1, r2, r3, r4, r6, r8, ip, lr, pc}
    8cd8:	ldc2l	0, cr15, [sl], #48	; 0x30
    8cdc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    8ce0:	adcshi	pc, r6, r0
    8ce4:	cmnle	ip, r0, lsl #26
    8ce8:			; <UNDEFINED> instruction: 0xf8594b7e
    8cec:	stmdavs	r9!, {r0, r1, ip, lr}
    8cf0:	ldmdb	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8cf4:			; <UNDEFINED> instruction: 0xf7fb6828
    8cf8:	stmdals	r8, {r1, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    8cfc:	ldc	7, cr15, [lr], {251}	; 0xfb
    8d00:			; <UNDEFINED> instruction: 0xf7fb4638
    8d04:	stmdals	r7, {r2, r3, r4, sl, fp, sp, lr, pc}
    8d08:	stc2	0, cr15, [r2, #-20]	; 0xffffffec
    8d0c:			; <UNDEFINED> instruction: 0xf0059806
    8d10:	bmi	1d88114 <mkdtemp@@Base+0x1d5d004>
    8d14:	ldrbtmi	r4, [sl], #-2927	; 0xfffff491
    8d18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8d1c:	subsmi	r9, sl, r9, lsl #22
    8d20:	sbchi	pc, r9, r0, asr #32
    8d24:	andlt	r4, fp, r0, lsr #12
    8d28:	svchi	0x00f0e8bd
    8d2c:	strmi	r4, [fp], -pc, ror #20
    8d30:	tstcs	r1, r5, lsl #16
    8d34:			; <UNDEFINED> instruction: 0xf7fb447a
    8d38:			; <UNDEFINED> instruction: 0xf1b8ef1c
    8d3c:			; <UNDEFINED> instruction: 0xd1b10f00
    8d40:			; <UNDEFINED> instruction: 0xf0064638
    8d44:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    8d48:			; <UNDEFINED> instruction: 0xf897d0ac
    8d4c:			; <UNDEFINED> instruction: 0x07da3038
    8d50:	blmi	19fe3f8 <mkdtemp@@Base+0x19d32e8>
    8d54:	ldrtmi	r4, [r8], -r2, asr #12
    8d58:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8d5c:			; <UNDEFINED> instruction: 0xf8baf007
    8d60:	stmdacs	r0, {r1, r7, r9, sl, lr}
    8d64:	adchi	pc, r9, r0
    8d68:			; <UNDEFINED> instruction: 0x46384b5b
    8d6c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    8d70:	tstls	r5, r9, lsl r8
    8d74:	blx	fef44d94 <mkdtemp@@Base+0xfef19c84>
    8d78:	bmi	17af194 <mkdtemp@@Base+0x1784084>
    8d7c:	andge	pc, r0, sp, asr #17
    8d80:			; <UNDEFINED> instruction: 0x4603447a
    8d84:	tstcs	r1, r8, lsl #12
    8d88:	mrc	7, 7, APSR_nzcv, cr2, cr11, {7}
    8d8c:			; <UNDEFINED> instruction: 0xf7fb4650
    8d90:			; <UNDEFINED> instruction: 0xe787ebd6
    8d94:	blx	fe4c4db0 <mkdtemp@@Base+0xfe499ca0>
    8d98:			; <UNDEFINED> instruction: 0x46444957
    8d9c:	ldrbtmi	r2, [r9], #-1792	; 0xfffff900
    8da0:			; <UNDEFINED> instruction: 0x46023170
    8da4:	ldrbtmi	r4, [r8], #-2133	; 0xfffff7ab
    8da8:	mrc2	0, 4, pc, cr4, cr2, {0}
    8dac:			; <UNDEFINED> instruction: 0xf005e7a5
    8db0:	ldrtmi	pc, [r1], -r5, lsl #21	; <UNPREDICTABLE>
    8db4:	strmi	r2, [r2], -r0, lsl #14
    8db8:	ldrbtmi	r4, [r8], #-2129	; 0xfffff7af
    8dbc:	mcr2	0, 4, pc, cr10, cr2, {0}	; <UNPREDICTABLE>
    8dc0:	ldmdbmi	r0, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    8dc4:	stmdage	r8, {r1, r4, r5, r9, sl, lr}
    8dc8:			; <UNDEFINED> instruction: 0xf0144479
    8dcc:	stmdals	r8, {r0, r2, r5, r9, sl, fp, ip, sp, lr, pc}
    8dd0:	mcr2	7, 7, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    8dd4:	stmdacs	r0, {r2, r9, sl, lr}
    8dd8:	stmdals	r8, {r0, r1, r2, r3, r7, ip, lr, pc}
    8ddc:	sbcsvc	pc, fp, #1325400064	; 0x4f000000
    8de0:	cmpcs	r1, r0, asr #4	; <UNPREDICTABLE>
    8de4:	ldc	7, cr15, [ip, #1004]	; 0x3ec
    8de8:	strmi	r1, [r5], -r3, asr #24
    8dec:			; <UNDEFINED> instruction: 0x4638d050
    8df0:			; <UNDEFINED> instruction: 0xf7fb4c45
    8df4:			; <UNDEFINED> instruction: 0x463aecba
    8df8:	strmi	r4, [r3], -r9, lsr #12
    8dfc:	andeq	pc, r4, r9, asr r8	; <UNPREDICTABLE>
    8e00:	blx	2c4e5c <mkdtemp@@Base+0x299d4c>
    8e04:	ldrtmi	r4, [r8], -r4, lsl #12
    8e08:	stc	7, cr15, [lr], #1004	; 0x3ec
    8e0c:	smlawble	r9, r4, r2, r4
    8e10:			; <UNDEFINED> instruction: 0x401cf8da
    8e14:	cmnlt	ip, r8, lsl #16
    8e18:			; <UNDEFINED> instruction: 0xf7fb4644
    8e1c:			; <UNDEFINED> instruction: 0x4638eb90
    8e20:	bl	fe346e14 <mkdtemp@@Base+0xfe31bd04>
    8e24:			; <UNDEFINED> instruction: 0xf0059807
    8e28:	stmdals	r6, {r0, r1, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    8e2c:	ldc2l	0, cr15, [r0], #-20	; 0xffffffec
    8e30:			; <UNDEFINED> instruction: 0xf7fb4628
    8e34:	strb	lr, [ip, -ip, ror #27]!
    8e38:	strmi	r4, [r3], -r7, lsr #28
    8e3c:	tstcs	r1, r3, lsr sl
    8e40:	andeq	pc, r6, r9, asr r8	; <UNPREDICTABLE>
    8e44:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    8e48:	mrc	7, 4, APSR_nzcv, cr2, cr11, {7}
    8e4c:	strb	r9, [r4, r8, lsl #16]!
    8e50:			; <UNDEFINED> instruction: 0xf06f492f
    8e54:	stmdami	pc!, {r0, sl}	; <UNPREDICTABLE>
    8e58:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8e5c:			; <UNDEFINED> instruction: 0xf0123170
    8e60:	smlaldx	pc, sl, r9, lr	; <UNPREDICTABLE>
    8e64:	ldm	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8e68:			; <UNDEFINED> instruction: 0xf06f9908
    8e6c:	tstls	r5, r7, lsl r4
    8e70:	ldrdhi	pc, [r0], -r0
    8e74:	strbmi	r4, [r0], -r6, lsl #12
    8e78:	ldm	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8e7c:	strmi	r9, [r2], -r5, lsl #18
    8e80:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
    8e84:	mcr2	0, 1, pc, cr6, cr2, {0}	; <UNPREDICTABLE>
    8e88:			; <UNDEFINED> instruction: 0xf8c69808
    8e8c:	strb	r8, [r4, r0]
    8e90:	ldmda	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8e94:			; <UNDEFINED> instruction: 0xf06f9908
    8e98:	tstls	r5, r7, lsl r4
    8e9c:	strmi	r6, [r5], -r6, lsl #16
    8ea0:			; <UNDEFINED> instruction: 0xf7fb4630
    8ea4:	stmdbls	r5, {r2, r3, r4, r5, r7, fp, sp, lr, pc}
    8ea8:	ldmdami	ip, {r1, r9, sl, lr}
    8eac:			; <UNDEFINED> instruction: 0xf0124478
    8eb0:	eorvs	pc, lr, r1, lsl lr	; <UNPREDICTABLE>
    8eb4:			; <UNDEFINED> instruction: 0xf7fbe721
    8eb8:	ldmdbmi	r9, {r2, r6, r9, sl, fp, sp, lr, pc}
    8ebc:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
    8ec0:	cmncc	r0, r8, ror r4
    8ec4:	blx	e44f10 <mkdtemp@@Base+0xe19e00>
    8ec8:	andeq	r9, r5, r2, ror r4
    8ecc:	andeq	r8, r5, r4, ror #27
    8ed0:	ldrdeq	r8, [r5], -r8	; <UNPREDICTABLE>
    8ed4:	muleq	r0, r4, r5
    8ed8:	andeq	r0, r0, r4, lsr #11
    8edc:	andeq	r5, r2, r8, ror r0
    8ee0:	andeq	r9, r5, ip, lsl r4
    8ee4:	andeq	r0, r0, r0, lsr #11
    8ee8:	andeq	r8, r5, lr, lsr #26
    8eec:	strdeq	r4, [r2], -ip
    8ef0:	andeq	r9, r5, ip, lsr #5
    8ef4:	andeq	r4, r2, r4, asr #31
    8ef8:	ldrdeq	r6, [r2], -r2
    8efc:	ldrdeq	r4, [r2], -lr
    8f00:			; <UNDEFINED> instruction: 0x00024fb2
    8f04:	ldrdeq	r4, [r2], -r0
    8f08:	andeq	r0, r0, r8, ror r5
    8f0c:	andeq	r4, r2, r8, lsl #31
    8f10:	andeq	r6, r2, r8, lsl pc
    8f14:	andeq	r4, r2, sl, lsr #30
    8f18:	andeq	r4, r2, r2, lsr pc
    8f1c:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
    8f20:			; <UNDEFINED> instruction: 0x00026eb2
    8f24:	ldrdeq	r4, [r2], -ip
    8f28:	blmi	7b6710 <mkdtemp@@Base+0x78b600>
    8f2c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    8f30:	pop	{r3, r4, r8, ip, sp, pc}
    8f34:			; <UNDEFINED> instruction: 0xf01440f8
    8f38:	bvs	ff63846c <mkdtemp@@Base+0xff60d35c>
    8f3c:	mvnsle	r2, r0, lsl #16
    8f40:	mrcmi	15, 0, r4, cr10, cr9, {0}
    8f44:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
    8f48:			; <UNDEFINED> instruction: 0xf7fbe010
    8f4c:	strmi	lr, [r1], -lr, lsl #24
    8f50:			; <UNDEFINED> instruction: 0xf0214620
    8f54:			; <UNDEFINED> instruction: 0x4628fb57
    8f58:	stc	7, cr15, [r6], {251}	; 0xfb
    8f5c:	strtmi	r4, [r8], -r1, lsl #12
    8f60:	blx	1444fee <mkdtemp@@Base+0x1419ede>
    8f64:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    8f68:	mcr	7, 4, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    8f6c:	ldrtmi	r2, [r8], -r2, lsl #2
    8f70:			; <UNDEFINED> instruction: 0xf95cf014
    8f74:	strmi	r2, [r4], -r2, lsl #2
    8f78:			; <UNDEFINED> instruction: 0xf0144630
    8f7c:			; <UNDEFINED> instruction: 0x4605f957
    8f80:	strtmi	r4, [r9], -r0, lsr #12
    8f84:	svc	0x00ecf7fb
    8f88:	strtmi	r4, [r0], -r3, lsl #12
    8f8c:	bicsle	r2, ip, r0, lsl #22
    8f90:			; <UNDEFINED> instruction: 0xf7fb4628
    8f94:	strmi	lr, [r1], -sl, ror #23
    8f98:			; <UNDEFINED> instruction: 0xf0214628
    8f9c:			; <UNDEFINED> instruction: 0x4620fb33
    8fa0:	svclt	0x0000bdf8
    8fa4:	andeq	r9, r5, r0, lsr #3
    8fa8:	andeq	r4, r2, r0, lsr #29
    8fac:	andeq	r4, r2, lr, asr #29
    8fb0:	andeq	r4, r2, lr, asr #29
    8fb4:	blmi	feedbaa4 <mkdtemp@@Base+0xfeeb0994>
    8fb8:	push	{r1, r3, r4, r5, r6, sl, lr}
    8fbc:	strdlt	r4, [sp], r0
    8fc0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8fc4:			; <UNDEFINED> instruction: 0xf04f930b
    8fc8:	stmdacs	r0, {r8, r9}
    8fcc:	msrhi	SPSR_x, r0
    8fd0:	ldmmi	r5!, {r0, r2, r9, sl, lr}
    8fd4:	tstcs	r2, lr, lsl #12
    8fd8:			; <UNDEFINED> instruction: 0xf0144478
    8fdc:	blge	247480 <mkdtemp@@Base+0x21c370>
    8fe0:	movwls	r4, #1585	; 0x631
    8fe4:	strmi	sl, [r4], -r7, lsl #22
    8fe8:	strtmi	r4, [r2], -r8, lsr #12
    8fec:			; <UNDEFINED> instruction: 0xf838f005
    8ff0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    8ff4:	teqhi	r5, r0, asr #32	; <UNPREDICTABLE>
    8ff8:	blcs	2fc20 <mkdtemp@@Base+0x4b10>
    8ffc:	mrshi	pc, (UNDEF: 4)	; <UNPREDICTABLE>
    9000:			; <UNDEFINED> instruction: 0xf7fb4620
    9004:			; <UNDEFINED> instruction: 0x4601ebb2
    9008:			; <UNDEFINED> instruction: 0xf0214620
    900c:	blls	247c00 <mkdtemp@@Base+0x21caf0>
    9010:			; <UNDEFINED> instruction: 0xf0002b00
    9014:			; <UNDEFINED> instruction: 0xf8df80c9
    9018:			; <UNDEFINED> instruction: 0x27008294
    901c:	addsge	pc, r0, #14614528	; 0xdf0000
    9020:			; <UNDEFINED> instruction: 0xf8df463c
    9024:	ldrbtmi	r9, [r8], #656	; 0x290
    9028:	ldrbtmi	r4, [sl], #2979	; 0xba3
    902c:			; <UNDEFINED> instruction: 0xf10844f9
    9030:	ldrbtmi	r0, [fp], #-2172	; 0xfffff784
    9034:	movwvc	lr, #18893	; 0x49cd
    9038:	blmi	fe841154 <mkdtemp@@Base+0xfe816044>
    903c:	stmibmi	r0!, {r0, r1, r3, r4, r5, r6, sl, lr}
    9040:	strls	sl, [r0], -r9, lsl #16
    9044:			; <UNDEFINED> instruction: 0xf0144479
    9048:	stmdals	r9, {r0, r1, r2, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    904c:	stc2	7, cr15, [r8, #1020]!	; 0x3fc
    9050:			; <UNDEFINED> instruction: 0xf0002800
    9054:	blls	1293d4 <mkdtemp@@Base+0xfe2c4>
    9058:			; <UNDEFINED> instruction: 0xf0002b00
    905c:			; <UNDEFINED> instruction: 0xf8df80cb
    9060:	blls	1f59f8 <mkdtemp@@Base+0x1ca8e8>
    9064:	bls	11a458 <mkdtemp@@Base+0xef348>
    9068:	ldmdbpl	r8, {r0, r3, r8, fp, ip, pc}^
    906c:	ldrsbtvc	pc, [r0], -fp	; <UNPREDICTABLE>
    9070:	strls	r6, [r2, -r3, asr #22]
    9074:	ldrsbtvc	pc, [r4], -fp	; <UNPREDICTABLE>
    9078:			; <UNDEFINED> instruction: 0xf8db9701
    907c:	smladxls	r0, r8, r0, r7
    9080:	blx	ff5450c8 <mkdtemp@@Base+0xff519fb8>
    9084:			; <UNDEFINED> instruction: 0xf0402800
    9088:			; <UNDEFINED> instruction: 0xf8db80ca
    908c:	blcs	15104 <PEM_write_bio_PrivateKey@plt+0x10108>
    9090:	addshi	pc, lr, r0
    9094:	stmdage	sl, {r2, r3, r7, r8, fp, lr}
    9098:	ldrbtmi	r9, [r9], #-2569	; 0xfffff5f7
    909c:	ldc2	0, cr15, [ip], #80	; 0x50
    90a0:			; <UNDEFINED> instruction: 0xf7fb9809
    90a4:	blls	2039dc <mkdtemp@@Base+0x1d88cc>
    90a8:	ldmdbpl	r8, {r1, r3, r8, fp, ip, pc}^
    90ac:			; <UNDEFINED> instruction: 0xf0106b42
    90b0:	stmdacs	r0, {r0, r1, r3, r9, sl, fp, ip, sp, lr, pc}
    90b4:	sbchi	pc, r3, r0, asr #32
    90b8:	strcc	r9, [r1], #-2058	; 0xfffff7f6
    90bc:	b	fc70b0 <mkdtemp@@Base+0xf9bfa0>
    90c0:	adcmi	r9, r5, #8, 26	; 0x200
    90c4:	blls	1ff61c <mkdtemp@@Base+0x1d450c>
    90c8:			; <UNDEFINED> instruction: 0xf85300a5
    90cc:	stmdavs	r2, {r2, r5}
    90d0:			; <UNDEFINED> instruction: 0xf0323a0a
    90d4:	teqle	ip, r2, lsl #4
    90d8:	ldrdne	pc, [r4], -sl
    90dc:	cdp2	0, 15, cr15, cr10, cr6, {0}
    90e0:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    90e4:	sbchi	pc, pc, r0
    90e8:	ldmdbpl	r8, {r0, r1, r2, r8, r9, fp, ip, pc}^
    90ec:			; <UNDEFINED> instruction: 0xf900f006
    90f0:	strtmi	r9, [r2], -r7, lsl #28
    90f4:	ldmdbpl	r6!, {r0, r6, r9, sl, lr}^
    90f8:	mlasgt	r8, r6, r8, pc	; <UNPREDICTABLE>
    90fc:	andgt	pc, r8, sp, asr #17
    9100:	stmib	sp, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr}^
    9104:	strmi	fp, [r3], -r0, lsl #12
    9108:			; <UNDEFINED> instruction: 0xf0124648
    910c:	blls	208708 <mkdtemp@@Base+0x1dd5f8>
    9110:	andcs	r4, r6, #1802240	; 0x1b8000
    9114:	andlt	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    9118:			; <UNDEFINED> instruction: 0xf8db4479
    911c:			; <UNDEFINED> instruction: 0x46306034
    9120:	mrc	7, 3, APSR_nzcv, cr6, cr11, {7}
    9124:	subsle	r2, r1, r0, lsl #16
    9128:	andcs	r4, r4, #1720320	; 0x1a4000
    912c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    9130:	mcr	7, 3, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    9134:	strcc	fp, [r4], -r0, lsl #18
    9138:	ldrdcc	pc, [r0], -fp
    913c:	suble	r2, r2, sl, lsl #22
    9140:	ldrbtmi	r4, [sl], #-2660	; 0xfffff59c
    9144:	blcs	27218 <error@@Base+0xb744>
    9148:	svcge	0x0077f47f
    914c:	ldrbtmi	r4, [fp], #-2914	; 0xfffff49e
    9150:			; <UNDEFINED> instruction: 0xf006e775
    9154:	blls	207490 <mkdtemp@@Base+0x1dc380>
    9158:	eorcc	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    915c:	ldmdavs	sl, {r0, sl, ip, sp}
    9160:	ldmdami	lr, {r0, r9, sl, lr}^
    9164:			; <UNDEFINED> instruction: 0xf0124478
    9168:	stcls	12, cr15, [r8, #-724]	; 0xfffffd2c
    916c:	stmiale	sl!, {r0, r2, r5, r7, r9, lr}
    9170:	adcmi	r9, r5, #4, 30
    9174:	mulcs	r0, r4, pc	; <UNPREDICTABLE>
    9178:			; <UNDEFINED> instruction: 0xf0232001
    917c:	strmi	pc, [r6], -r7, lsr #26
    9180:			; <UNDEFINED> instruction: 0x4638b13f
    9184:	b	ffc47178 <mkdtemp@@Base+0xffc1c068>
    9188:	ldrtmi	r4, [r8], -r1, lsl #12
    918c:	blx	ec5218 <mkdtemp@@Base+0xe9a108>
    9190:	strcs	r9, [r0], #-3336	; 0xfffff2f8
    9194:	blls	1f56b0 <mkdtemp@@Base+0x1ca5a0>
    9198:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    919c:			; <UNDEFINED> instruction: 0xf0063401
    91a0:	blls	247eac <mkdtemp@@Base+0x21cd9c>
    91a4:	ldmle	r6!, {r0, r1, r5, r7, r9, lr}^
    91a8:			; <UNDEFINED> instruction: 0xf7fb9807
    91ac:	mvnsmi	lr, #200, 18	; 0x320000
    91b0:	blmi	f1bae4 <mkdtemp@@Base+0xef09d4>
    91b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    91b8:	blls	2e3228 <mkdtemp@@Base+0x2b8118>
    91bc:	qdsuble	r4, sl, sp
    91c0:	pop	{r0, r2, r3, ip, sp, pc}
    91c4:	bmi	11ed18c <mkdtemp@@Base+0x11c207c>
    91c8:			; <UNDEFINED> instruction: 0xe7bb447a
    91cc:	ldr	r3, [r3, r6, lsl #12]!
    91d0:	ldmdbpl	r8, {r0, r1, r2, r8, r9, fp, ip, pc}^
    91d4:			; <UNDEFINED> instruction: 0xf88cf006
    91d8:			; <UNDEFINED> instruction: 0x46027833
    91dc:	stmdbls	r5, {r0, r1, r4, r5, r6, r8, fp, ip, sp, pc}
    91e0:	cfmadd32ls	mvax0, mvfx4, mvfx9, mvfx11
    91e4:	tstls	r0, r1
    91e8:			; <UNDEFINED> instruction: 0x9601493f
    91ec:			; <UNDEFINED> instruction: 0xf7fb4479
    91f0:	smlaldx	lr, pc, sl, r8	; <UNPREDICTABLE>
    91f4:	mrc2	7, 4, pc, cr8, cr15, {7}
    91f8:	ldr	r9, [r0, -r4]!
    91fc:	blmi	eef620 <mkdtemp@@Base+0xec4510>
    9200:	ldrbtmi	r5, [fp], #-2377	; 0xfffff6b7
    9204:	strb	r6, [ip, r9, asr #22]!
    9208:	ldrbtmi	r4, [r8], #-2105	; 0xfffff7c7
    920c:	stc2	0, cr15, [r8], #72	; 0x48
    9210:	stmdals	r9, {r1, r2, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    9214:			; <UNDEFINED> instruction: 0xf7fb9f04
    9218:	vstrls.16	s28, [r8, #-292]	; 0xfffffedc	; <UNPREDICTABLE>
    921c:	stmdbls	r9, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    9220:	tstls	r4, r4, lsl #30
    9224:			; <UNDEFINED> instruction: 0xf84af005
    9228:	strmi	r9, [r2], -r4, lsl #18
    922c:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
    9230:	mrrc2	0, 1, pc, r0, cr2	; <UNPREDICTABLE>
    9234:			; <UNDEFINED> instruction: 0xf7fb9809
    9238:	vstrls.16	s28, [r8, #-260]	; 0xfffffefc	; <UNPREDICTABLE>
    923c:			; <UNDEFINED> instruction: 0x4605e799
    9240:	svcls	0x0004980a
    9244:	ldmdb	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9248:	strtmi	r9, [r8], -sl, lsl #18
    924c:			; <UNDEFINED> instruction: 0xf0059104
    9250:	stmdbls	r4, {r0, r2, r4, r5, fp, ip, sp, lr, pc}
    9254:	stmdami	r8!, {r1, r9, sl, lr}
    9258:			; <UNDEFINED> instruction: 0xf0124478
    925c:	stcls	12, cr15, [r8, #-236]	; 0xffffff14
    9260:	strtmi	lr, [r0], -r7, lsl #15
    9264:	b	fe047258 <mkdtemp@@Base+0xfe01c148>
    9268:	strtmi	r4, [r0], -r1, lsl #12
    926c:			; <UNDEFINED> instruction: 0xf9caf021
    9270:			; <UNDEFINED> instruction: 0xf0054630
    9274:	strmi	pc, [r1], -r3, lsr #16
    9278:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
    927c:	stc2	0, cr15, [sl], #-72	; 0xffffffb8
    9280:	rscscc	pc, pc, pc, asr #32
    9284:	ldmdbmi	lr, {r2, r4, r7, r8, r9, sl, sp, lr, pc}
    9288:	ldrbtmi	r4, [r9], #-2078	; 0xfffff7e2
    928c:	cmncc	ip, r8, ror r4
    9290:			; <UNDEFINED> instruction: 0xf852f011
    9294:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    9298:			; <UNDEFINED> instruction: 0xf84ef011
    929c:	mrrc	7, 15, pc, r0, cr11	; <UNPREDICTABLE>
    92a0:	andeq	r8, r5, ip, lsl #21
    92a4:	muleq	r0, r4, r5
    92a8:			; <UNDEFINED> instruction: 0x00024eb0
    92ac:	andeq	r6, r2, sl, asr #26
    92b0:	ldrdeq	r8, [r5], -sl
    92b4:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
    92b8:	andeq	r9, r2, r6, lsl #30
    92bc:	andeq	r4, r2, r0, lsr #28
    92c0:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
    92c4:	andeq	r9, r5, r8, rrx
    92c8:	andeq	r4, r2, r2, ror #29
    92cc:	andeq	r4, r2, r0, lsl lr
    92d0:	andeq	r4, r2, r2, lsl #28
    92d4:	andeq	r5, r2, r6, asr #8
    92d8:	andeq	r9, r2, sl, ror #27
    92dc:	andeq	r4, r2, ip, ror sp
    92e0:	muleq	r5, r0, r8
    92e4:	muleq	r2, ip, r3
    92e8:	andeq	r4, r2, r8, ror sp
    92ec:	andeq	r5, r2, r2, asr #7
    92f0:	andeq	r4, r2, r2, asr #25
    92f4:	andeq	r4, r2, sl, lsl sp
    92f8:	andeq	r4, r2, ip, lsr #26
    92fc:	andeq	r4, r2, lr, lsr #24
    9300:	andeq	r6, r2, r6, ror #21
    9304:	andeq	r4, r2, r0, lsl r8
    9308:	andeq	r4, r2, sl, asr #23
    930c:	svcmi	0x00f0e92d
    9310:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    9314:	vmla.f64	d8, d10, d6
    9318:			; <UNDEFINED> instruction: 0x46011a10
    931c:			; <UNDEFINED> instruction: 0x4620b091
    9320:			; <UNDEFINED> instruction: 0xf8df9207
    9324:	movwls	r2, #21976	; 0x55d8
    9328:	ldrbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    932c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9330:	ldmdavs	fp, {r5, r9, fp, ip, pc}
    9334:			; <UNDEFINED> instruction: 0xf04f930f
    9338:	movwcs	r0, #768	; 0x300
    933c:	movwcc	lr, #47565	; 0xb9cd
    9340:	bcs	fe444b68 <mkdtemp@@Base+0xfe419a58>
    9344:	movwcc	lr, #55757	; 0xd9cd
    9348:	mcr2	0, 3, pc, cr4, cr5, {0}	; <UNPREDICTABLE>
    934c:	ldrcc	pc, [r4, #2271]!	; 0x8df
    9350:	stmdavc	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    9354:	beq	fe444b80 <mkdtemp@@Base+0xfe419a70>
    9358:			; <UNDEFINED> instruction: 0xf0402a2d
    935c:	stmdavc	r2, {r0, r1, r3, r6, r7, pc}^
    9360:			; <UNDEFINED> instruction: 0xf0402a00
    9364:			; <UNDEFINED> instruction: 0xf8df80c7
    9368:	ldmpl	fp, {r5, r7, r8, sl, sp}
    936c:			; <UNDEFINED> instruction: 0xf7fb681f
    9370:			; <UNDEFINED> instruction: 0xf8dfe8e6
    9374:	ldrbtmi	r0, [r8], #-1432	; 0xfffffa68
    9378:	blx	ac53d2 <mkdtemp@@Base+0xa9a2c2>
    937c:	beq	fe444ba8 <mkdtemp@@Base+0xfe419a98>
    9380:	strcc	pc, [ip, #2271]	; 0x8df
    9384:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9388:			; <UNDEFINED> instruction: 0xf0002b00
    938c:			; <UNDEFINED> instruction: 0xf8df8247
    9390:			; <UNDEFINED> instruction: 0xf10d3584
    9394:			; <UNDEFINED> instruction: 0xf8df0938
    9398:			; <UNDEFINED> instruction: 0xf10db580
    939c:	ldrbtmi	r0, [fp], #-2092	; 0xfffff7d4
    93a0:	ldrbtmi	r2, [fp], #1536	; 0x600
    93a4:	bcc	444bcc <mkdtemp@@Base+0x419abc>
    93a8:	ldrbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    93ac:			; <UNDEFINED> instruction: 0x46cb46da
    93b0:	uxtab16mi	r4, r1, fp, ror #8
    93b4:	bcc	444be0 <mkdtemp@@Base+0x419ad0>
    93b8:	andcs	r4, sl, #61865984	; 0x3b00000
    93bc:			; <UNDEFINED> instruction: 0x46484659
    93c0:	bl	ffa473b4 <mkdtemp@@Base+0xffa1c2a4>
    93c4:			; <UNDEFINED> instruction: 0xf0003001
    93c8:	sfmls	f0, 1, [fp, #-20]	; 0xffffffec
    93cc:			; <UNDEFINED> instruction: 0x36014651
    93d0:			; <UNDEFINED> instruction: 0xf7fb4628
    93d4:	stmdane	ip!, {r1, r6, r7, sl, fp, sp, lr, pc}
    93d8:	cfstrspl	mvf9, [fp], #-36	; 0xffffffdc
    93dc:	rscle	r2, fp, r0, lsl #22
    93e0:	andcs	r4, r0, r0, lsr #13
    93e4:	ldrbcc	pc, [pc, #79]!	; 943b <PEM_write_bio_PrivateKey@plt+0x443f>	; <UNPREDICTABLE>
    93e8:			; <UNDEFINED> instruction: 0xf1b5e012
    93ec:	svclt	0x00083fff
    93f0:	blcs	25ac0c <mkdtemp@@Base+0x22fafc>
    93f4:	blcs	83905c <mkdtemp@@Base+0x80df4c>
    93f8:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
    93fc:			; <UNDEFINED> instruction: 0xf04fbf18
    9400:			; <UNDEFINED> instruction: 0xf02335ff
    9404:			; <UNDEFINED> instruction: 0xf818fb93
    9408:	blcs	19014 <PEM_write_bio_PrivateKey@plt+0x14018>
    940c:	addhi	pc, sl, r0
    9410:	svclt	0x00182b0a
    9414:	mvnle	r2, r3, lsr #22
    9418:			; <UNDEFINED> instruction: 0xf04f1c68
    941c:			; <UNDEFINED> instruction: 0xf8880300
    9420:	svclt	0x00183000
    9424:	andle	r9, r1, r9, lsl #24
    9428:	strbpl	r2, [r3, #-768]!	; 0xfffffd00
    942c:	stmdavc	r3!, {r0, r3, sl, fp, ip, pc}
    9430:	sbcle	r2, r1, r0, lsl #22
    9434:	bne	444c9c <mkdtemp@@Base+0x419b8c>
    9438:	strtmi	r2, [r0], -r7, lsl #4
    943c:	bl	4c7430 <mkdtemp@@Base+0x49c320>
    9440:	cmnle	sl, r0, lsl #16
    9444:			; <UNDEFINED> instruction: 0xf0839b07
    9448:	blls	14a854 <mkdtemp@@Base+0x11f744>
    944c:	streq	pc, [r1, #-5]
    9450:	svclt	0x00182b00
    9454:	cfstr32cs	mvfx2, [r0, #-0]
    9458:	andhi	pc, r2, #64	; 0x40
    945c:			; <UNDEFINED> instruction: 0xf8df3407
    9460:	blge	28e768 <mkdtemp@@Base+0x263658>
    9464:	ldrbtmi	r9, [r9], #-1033	; 0xfffffbf7
    9468:	movwls	r4, #26144	; 0x6620
    946c:	ldcl	7, cr15, [r4], #-1004	; 0xfffffc14
    9470:	strls	r4, [r9], #-1028	; 0xfffffbfc
    9474:	stc	7, cr15, [ip, #1004]	; 0x3ec
    9478:	stmdbls	r6, {r1, r3, r5, r9, sl, lr}
    947c:	strtmi	r4, [r0], -r0, lsl #13
    9480:	andpl	pc, r0, r8, asr #17
    9484:	stmda	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9488:	ldmdavc	sl, {r0, r3, r8, r9, fp, ip, pc}
    948c:	strmi	r4, [sp], -r4, lsl #12
    9490:			; <UNDEFINED> instruction: 0xf0002a00
    9494:	stmdals	sl, {r4, r5, r6, r7, r8, pc}
    9498:	stmdbcs	r0, {r0, fp, ip, sp, lr}
    949c:	pushcs	{r3, r4, r8, r9, sl, fp, ip, sp, pc}
    94a0:	mvnhi	pc, r0, asr #32
    94a4:	ldrdcc	pc, [r0], -r8
    94a8:	andeq	lr, r5, #4, 20	; 0x4000
    94ac:	svclt	0x00082b22
    94b0:	svccc	0x00fff1b2
    94b4:	andcs	fp, r1, #12, 30	; 0x30
    94b8:			; <UNDEFINED> instruction: 0xf0002200
    94bc:	pushcs	{r0, r2, r4, r6, r7, r8, pc}
    94c0:	qadd16mi	fp, r2, ip
    94c4:			; <UNDEFINED> instruction: 0xf000462b
    94c8:	stmib	sp, {r1, r2, r4, r5, r7, pc}^
    94cc:	strtmi	r2, [r2], -r0, lsl #6
    94d0:	beq	fe444d38 <mkdtemp@@Base+0xfe419c28>
    94d4:	stmdbls	r5, {r0, r1, r3, r5, r9, sl, lr}
    94d8:	blx	1945516 <mkdtemp@@Base+0x191a406>
    94dc:			; <UNDEFINED> instruction: 0xf43f2800
    94e0:			; <UNDEFINED> instruction: 0xf8dfaf6b
    94e4:			; <UNDEFINED> instruction: 0xf8df1440
    94e8:	ldrbtmi	r0, [r9], #-1088	; 0xfffffbc0
    94ec:	orrcc	r4, ip, r8, ror r4
    94f0:			; <UNDEFINED> instruction: 0xff22f010
    94f4:	ldrtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    94f8:	beq	fe444d64 <mkdtemp@@Base+0xfe419c54>
    94fc:			; <UNDEFINED> instruction: 0xf7fb4479
    9500:	strmi	lr, [r7], -r4, lsl #19
    9504:			; <UNDEFINED> instruction: 0xf47f2800
    9508:			; <UNDEFINED> instruction: 0xf7fbaf3b
    950c:	stmdavs	r0, {r1, r6, r8, sl, fp, sp, lr, pc}
    9510:	stc	7, cr15, [r4, #1000]	; 0x3e8
    9514:	bne	fe444d80 <mkdtemp@@Base+0xfe419c70>
    9518:			; <UNDEFINED> instruction: 0xf8df4602
    951c:	ldrbtmi	r0, [r8], #-1044	; 0xfffffbec
    9520:			; <UNDEFINED> instruction: 0xff0af010
    9524:			; <UNDEFINED> instruction: 0xf47f1c6b
    9528:	mrc	15, 0, sl, cr8, cr15, {3}
    952c:	andcs	r1, r7, #16, 20	; 0x10000
    9530:			; <UNDEFINED> instruction: 0xf7fb4620
    9534:	stmdacs	r0, {r3, r4, r7, r9, fp, sp, lr, pc}
    9538:	cdp	0, 1, cr13, cr9, cr4, {4}
    953c:	andcs	r1, r3, #16, 20	; 0x10000
    9540:			; <UNDEFINED> instruction: 0xf7fb4620
    9544:	bllt	643f8c <mkdtemp@@Base+0x618e7c>
    9548:	bls	17016c <mkdtemp@@Base+0x14505c>
    954c:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    9550:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    9554:	svclt	0x00182a00
    9558:	blcs	12160 <PEM_write_bio_PrivateKey@plt+0xd164>
    955c:	orrshi	pc, r2, r0, asr #32
    9560:	ldmibmi	r4!, {r0, r1, sl, ip, sp}^
    9564:	ldrbtmi	r9, [r9], #-1033	; 0xfffffbf7
    9568:			; <UNDEFINED> instruction: 0xf7fb4620
    956c:	stmdbls	r5, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    9570:	cdp	8, 1, cr1, cr8, cr2, {1}
    9574:	andls	r0, r9, #144, 20	; 0x90000
    9578:	stc2	0, cr15, [r4, #-52]	; 0xffffffcc
    957c:			; <UNDEFINED> instruction: 0xf43f2800
    9580:	stmibmi	sp!, {r0, r1, r3, r4, r8, r9, sl, fp, sp, pc}^
    9584:	ldrbtmi	r4, [r9], #-2285	; 0xfffff713
    9588:	orrcc	r4, ip, r8, ror r4
    958c:	mrc2	0, 6, pc, cr4, cr0, {0}
    9590:	andcs	r4, r5, #3850240	; 0x3ac000
    9594:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9598:	b	194758c <mkdtemp@@Base+0x191c47c>
    959c:			; <UNDEFINED> instruction: 0xf0002800
    95a0:	stmibmi	r8!, {r1, r2, r3, r7, pc}^
    95a4:	strtmi	r2, [r0], -r4, lsl #4
    95a8:			; <UNDEFINED> instruction: 0xf7fb4479
    95ac:			; <UNDEFINED> instruction: 0x4605ea5c
    95b0:	cmnle	pc, r0, lsl #16
    95b4:	stmibmi	r4!, {r2, sl, ip, sp}^
    95b8:			; <UNDEFINED> instruction: 0xf04f9006
    95bc:	strtmi	r0, [r0], -r1, lsl #16
    95c0:	strls	r4, [r9], #-1145	; 0xfffffb87
    95c4:	bl	ff2475b8 <mkdtemp@@Base+0xff21c4a8>
    95c8:	strls	r4, [r9], #-1028	; 0xfffffbfc
    95cc:			; <UNDEFINED> instruction: 0xf006200f
    95d0:			; <UNDEFINED> instruction: 0x4604f9d7
    95d4:			; <UNDEFINED> instruction: 0xf0002800
    95d8:	stmdbge	r9, {r2, r3, r7, r8, pc}
    95dc:	mcrr2	0, 0, pc, r6, cr8	; <UNPREDICTABLE>
    95e0:			; <UNDEFINED> instruction: 0xf0402800
    95e4:			; <UNDEFINED> instruction: 0xf1b8817c
    95e8:			; <UNDEFINED> instruction: 0xf0400f00
    95ec:	stccs	0, cr8, [r0, #-764]	; 0xfffffd04
    95f0:	rschi	pc, r0, r0, asr #32
    95f4:	blcs	30214 <mkdtemp@@Base+0x5104>
    95f8:	sbcshi	pc, r5, r0
    95fc:	bge	334238 <mkdtemp@@Base+0x309128>
    9600:	strtmi	r2, [r0], -r2, lsl #2
    9604:	blx	fffc5626 <mkdtemp@@Base+0xfff9a516>
    9608:			; <UNDEFINED> instruction: 0xf0402800
    960c:	mnfez	f0, f1
    9610:	bls	34c058 <mkdtemp@@Base+0x320f48>
    9614:			; <UNDEFINED> instruction: 0xf00d990c
    9618:	strmi	pc, [r5], -r3, lsl #28
    961c:			; <UNDEFINED> instruction: 0xf0402d00
    9620:	ldmib	sp, {r0, r1, r3, r6, r8, pc}^
    9624:			; <UNDEFINED> instruction: 0xf020010c
    9628:	strtmi	pc, [r0], -sp, ror #31
    962c:	strpl	lr, [ip, #-2509]	; 0xfffff633
    9630:			; <UNDEFINED> instruction: 0xf8f8f006
    9634:	andcc	lr, r1, r0, asr #13
    9638:	andcs	pc, r0, r8, asr #17
    963c:	andls	r9, r9, r6, lsl #18
    9640:	svc	0x006cf7fa
    9644:	ldrdgt	pc, [r4], -sp	; <UNPREDICTABLE>
    9648:			; <UNDEFINED> instruction: 0xf89c460b
    964c:	strmi	r1, [r2], -r0
    9650:			; <UNDEFINED> instruction: 0xf0002900
    9654:	stmdbls	sl, {r0, r3, r5, r8, pc}
    9658:	stmdbcs	r0, {r0, r3, fp, ip, sp, lr}
    965c:	msrhi	CPSR_s, r0, asr #32
    9660:	ldrdeq	pc, [r0], -r8
    9664:	tsteq	r3, r2, lsl #20
    9668:	svclt	0x00082822
    966c:	svccc	0x00fff1b1
    9670:	tsthi	r3, r0	; <UNPREDICTABLE>
    9674:	svclt	0x0008429d
    9678:			; <UNDEFINED> instruction: 0xf4ff4294
    967c:	ldmmi	r3!, {r1, r2, r5, r8, r9, sl, fp, sp, pc}
    9680:	movwcs	lr, #10701	; 0x29cd
    9684:	mrc	6, 0, r4, cr9, cr2, {1}
    9688:	ldrbtmi	r1, [r8], #-2704	; 0xfffff570
    968c:	strmi	lr, [r0, #-2509]	; 0xfffff633
    9690:	mrc2	0, 2, pc, cr2, cr0, {0}
    9694:	andcs	r4, r5, #2850816	; 0x2b8000
    9698:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    969c:	stmib	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    96a0:	stmdacs	r0, {r7, r9, sl, lr}
    96a4:	strcc	sp, [r5], #-361	; 0xfffffe97
    96a8:	andls	r4, r6, sl, lsr #19
    96ac:	strtmi	r2, [r0], -r1, lsl #10
    96b0:	strls	r4, [r9], #-1145	; 0xfffffb87
    96b4:	bl	14476a8 <mkdtemp@@Base+0x141c598>
    96b8:	strls	r4, [r9], #-1028	; 0xfffffbfc
    96bc:	strcc	lr, [r5], #-1926	; 0xfffff87a
    96c0:	strls	r4, [r9], #-2469	; 0xfffff65b
    96c4:			; <UNDEFINED> instruction: 0x46204479
    96c8:	bl	11c76bc <mkdtemp@@Base+0x119c5ac>
    96cc:	andcs	r4, r7, #2670592	; 0x28c000
    96d0:	strmi	r4, [r4], #-1145	; 0xfffffb87
    96d4:	strtmi	r9, [r0], -r9, lsl #8
    96d8:	bl	fe6c76cc <mkdtemp@@Base+0xfe69c5bc>
    96dc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    96e0:	sbcshi	pc, r4, r0, asr #32
    96e4:	smlattls	r6, r1, sp, r1
    96e8:			; <UNDEFINED> instruction: 0xf7fb4608
    96ec:			; <UNDEFINED> instruction: 0x4604e83e
    96f0:			; <UNDEFINED> instruction: 0xf0143005
    96f4:	stmdbls	r6, {r0, r1, r2, r4, r8, fp, ip, sp, lr, pc}
    96f8:	strmi	r1, [r0], r2, ror #24
    96fc:			; <UNDEFINED> instruction: 0xf826f022
    9700:	svclt	0x001e07a1
    9704:	movweq	lr, #19208	; 0x4b08
    9708:	smlabteq	r1, r8, r1, pc	; <UNPREDICTABLE>
    970c:	andle	r2, r5, sp, lsr r0
    9710:	andsvc	r1, r8, sl, asr #17
    9714:			; <UNDEFINED> instruction: 0xf8030792
    9718:	mvnsle	r5, r1, lsl #30
    971c:			; <UNDEFINED> instruction: 0xff6af004
    9720:	stmdacs	r0, {r2, r9, sl, lr}
    9724:	addhi	pc, lr, r0
    9728:			; <UNDEFINED> instruction: 0xf00b4641
    972c:	stmdacs	r0, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    9730:			; <UNDEFINED> instruction: 0x4640d17e
    9734:	svc	0x0002f7fa
    9738:			; <UNDEFINED> instruction: 0xf0054620
    973c:	andls	pc, sp, r3, ror #18
    9740:			; <UNDEFINED> instruction: 0xf8f0f014
    9744:	strtmi	r4, [r0], -r5, lsl #12
    9748:			; <UNDEFINED> instruction: 0xf005950c
    974c:	bls	387e50 <mkdtemp@@Base+0x35cd40>
    9750:	strtmi	r4, [r8], -r1, lsl #12
    9754:	stmda	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9758:			; <UNDEFINED> instruction: 0xf0044620
    975c:	mrc	15, 0, APSR_nzcv, cr8, cr9, {6}
    9760:	ldmib	sp, {r4, r7, r9, fp}^
    9764:			; <UNDEFINED> instruction: 0xf00d120c
    9768:			; <UNDEFINED> instruction: 0xe625fd5b
    976c:	beq	fe444fd4 <mkdtemp@@Base+0xfe419ec4>
    9770:			; <UNDEFINED> instruction: 0xf00d4621
    9774:			; <UNDEFINED> instruction: 0x4605fcfd
    9778:	ldmdbmi	r9!, {r4, r6, r8, r9, sl, sp, lr, pc}^
    977c:	strtmi	r2, [r0], -r7, lsl #4
    9780:			; <UNDEFINED> instruction: 0xf7fb4479
    9784:			; <UNDEFINED> instruction: 0x4680e970
    9788:	teqle	lr, r0, lsl #16
    978c:	ldmdbmi	r5!, {r0, r1, r2, sl, ip, sp}^
    9790:	strls	r4, [r9], #-1541	; 0xfffff9fb
    9794:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9798:	b	ff7c778c <mkdtemp@@Base+0xff79c67c>
    979c:	movwls	r2, #25345	; 0x6301
    97a0:	strls	r4, [r9], #-1028	; 0xfffffbfc
    97a4:	mrc	7, 0, lr, cr8, cr2, {0}
    97a8:			; <UNDEFINED> instruction: 0x46210a90
    97ac:	ldc2l	0, cr15, [r6, #-52]	; 0xffffffcc
    97b0:	ldr	r4, [r3, -r5, lsl #12]!
    97b4:	bge	3343f0 <mkdtemp@@Base+0x3092e0>
    97b8:	strtmi	r2, [r0], -r1, lsl #2
    97bc:	blx	8c57de <mkdtemp@@Base+0x89a6ce>
    97c0:	cmple	r6, r0, lsl #16
    97c4:	beq	fe44502c <mkdtemp@@Base+0xfe419f1c>
    97c8:	stmdbls	ip, {r0, r2, r3, r9, fp, ip, pc}
    97cc:	stc2	0, cr15, [sl, #-52]	; 0xffffffcc
    97d0:	str	r4, [r3, -r5, lsl #12]!
    97d4:	bcs	fe445040 <mkdtemp@@Base+0xfe419f30>
    97d8:	blcs	b6782c <mkdtemp@@Base+0xb3c71c>
    97dc:	ldmdavc	r3, {r1, r3, r4, r8, ip, lr, pc}^
    97e0:	stmdals	fp, {r0, r1, r6, r7, r8, fp, ip, sp, pc}
    97e4:	mcr	7, 5, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    97e8:	beq	fe445054 <mkdtemp@@Base+0xfe419f44>
    97ec:	mcr	7, 5, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    97f0:	blmi	10dc16c <mkdtemp@@Base+0x10b105c>
    97f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    97f8:	blls	3e3868 <mkdtemp@@Base+0x3b8758>
    97fc:	tstle	r5, sl, asr r0
    9800:	ldc	0, cr11, [sp], #68	; 0x44
    9804:	pop	{r1, r2, r8, r9, fp, pc}
    9808:	movwcs	r8, #4080	; 0xff0
    980c:	ldrmi	r9, [sp], -r6, lsl #6
    9810:			; <UNDEFINED> instruction: 0xe6db4698
    9814:			; <UNDEFINED> instruction: 0xf7fa4638
    9818:	strb	lr, [r2, lr, lsl #26]!
    981c:	andcs	r4, r1, r3, asr r9
    9820:	bcs	fe44508c <mkdtemp@@Base+0xfe419f7c>
    9824:			; <UNDEFINED> instruction: 0xf7fa4479
    9828:	ldr	lr, [r0, #3358]!	; 0xd1e
    982c:	stmib	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9830:	stc2l	0, cr15, [r4, #-16]
    9834:	bne	4450a4 <mkdtemp@@Base+0x419f94>
    9838:			; <UNDEFINED> instruction: 0x46034632
    983c:	ldrbtmi	r4, [r8], #-2124	; 0xfffff7b4
    9840:	ldc2l	0, cr15, [sl, #-64]!	; 0xffffffc0
    9844:	stmdami	ip, {r0, r1, r3, r6, r8, fp, lr}^
    9848:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    984c:			; <UNDEFINED> instruction: 0xf01031a4
    9850:	stmdami	sl, {r0, r1, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    9854:	mrc	6, 0, r4, cr10, cr2, {1}
    9858:	ldrbtmi	r1, [r8], #-2576	; 0xfffff5f0
    985c:	stc2l	0, cr15, [ip, #-64]!	; 0xffffffc0
    9860:	ldrbtmi	r4, [r8], #-2119	; 0xfffff7b9
    9864:	stc2l	0, cr15, [r8, #-64]!	; 0xffffffc0
    9868:	ldrtmi	r4, [r2], -r6, asr #16
    986c:	bne	fe4450d8 <mkdtemp@@Base+0xfe419fc8>
    9870:			; <UNDEFINED> instruction: 0xf0104478
    9874:	stmdami	r4, {r0, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    9878:	mrc	6, 0, r4, cr9, cr2, {1}
    987c:	ldrbtmi	r1, [r8], #-2704	; 0xfffff570
    9880:	ldc2l	0, cr15, [sl, #-64]	; 0xffffffc0
    9884:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
    9888:	ldc2l	0, cr15, [r6, #-64]	; 0xffffffc0
    988c:	ldrtmi	r4, [r2], -r0, asr #16
    9890:	bne	445100 <mkdtemp@@Base+0x419ff0>
    9894:			; <UNDEFINED> instruction: 0xf0104478
    9898:	ldmdami	lr!, {r0, r1, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    989c:	mrc	6, 0, r4, cr9, cr2, {1}
    98a0:	ldrbtmi	r1, [r8], #-2704	; 0xfffff570
    98a4:	stc2l	0, cr15, [r8, #-64]	; 0xffffffc0
    98a8:			; <UNDEFINED> instruction: 0x4663483b
    98ac:	bne	fe445118 <mkdtemp@@Base+0xfe41a008>
    98b0:	ldrbtmi	r4, [r8], #-1586	; 0xfffff9ce
    98b4:	stc2l	0, cr15, [r0, #-64]	; 0xffffffc0
    98b8:			; <UNDEFINED> instruction: 0xf0044628
    98bc:	blmi	e08cc0 <mkdtemp@@Base+0xdddbb0>
    98c0:			; <UNDEFINED> instruction: 0xf103447b
    98c4:	strmi	r0, [r2], -ip, lsl #3
    98c8:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
    98cc:	ldc2	0, cr15, [r4, #-64]!	; 0xffffffc0
    98d0:			; <UNDEFINED> instruction: 0x46324834
    98d4:	bne	445144 <mkdtemp@@Base+0x41a034>
    98d8:			; <UNDEFINED> instruction: 0xf0104478
    98dc:			; <UNDEFINED> instruction: 0xf004fd2d
    98e0:	cdp	12, 1, cr15, cr9, cr13, {7}
    98e4:			; <UNDEFINED> instruction: 0x46321a90
    98e8:	stmdami	pc!, {r0, r1, r9, sl, lr}	; <UNPREDICTABLE>
    98ec:			; <UNDEFINED> instruction: 0xf0104478
    98f0:	stmdami	lr!, {r0, r1, r5, r8, sl, fp, ip, sp, lr, pc}
    98f4:			; <UNDEFINED> instruction: 0xf0104478
    98f8:	svclt	0x0000fd1f
    98fc:	andeq	r8, r5, r8, lsl r7
    9900:	muleq	r0, r4, r5
    9904:	strdeq	r8, [r5], -r4
    9908:	muleq	r0, r8, r5
    990c:	andeq	r4, r2, r2, lsr ip
    9910:	andeq	r8, r5, r8, asr #26
    9914:	andeq	r4, r2, r6, asr #24
    9918:	andeq	r4, r2, lr, lsr ip
    991c:	andeq	r4, r2, r4, lsl #26
    9920:	andeq	r4, r2, sl, ror fp
    9924:	andeq	r6, r2, r6, lsl #17
    9928:	andeq	r4, r2, ip, lsr #23
    992c:	andeq	r4, r2, r4, ror #1
    9930:	muleq	r2, lr, sl
    9934:	andeq	r4, r2, sl, ror sl
    9938:	andeq	r6, r2, sl, ror #15
    993c:	andeq	r4, r2, r4, ror fp
    9940:	andeq	r4, r2, r2, lsl #23
    9944:	ldrdeq	r4, [r2], -ip
    9948:	andeq	r4, r2, r0, lsr #20
    994c:	andeq	r4, r2, r6, ror #19
    9950:	strdeq	r4, [r2], -r2
    9954:	andeq	r4, r2, r0, lsr r9
    9958:	andeq	r4, r2, ip, lsl r9
    995c:	andeq	r4, r2, r0, asr sl
    9960:	andeq	r4, r2, r4, lsl sl
    9964:	andeq	r4, r2, sl, asr #16
    9968:	andeq	r8, r5, r0, asr r2
    996c:	andeq	r4, r2, r8, lsr #15
    9970:	andeq	r4, r2, r6, lsr #18
    9974:	andeq	r6, r2, r8, lsr #10
    9978:	andeq	r4, r2, r2, lsl #18
    997c:	andeq	r4, r2, r6, ror #18
    9980:	andeq	r4, r2, sl, lsl #15
    9984:	andeq	r4, r2, r4, ror #15
    9988:			; <UNDEFINED> instruction: 0x000247ba
    998c:	andeq	r4, r2, r2, lsr r8
    9990:	muleq	r2, r4, r8
    9994:			; <UNDEFINED> instruction: 0x000247b2
    9998:	andeq	r4, r2, r6, lsl #15
    999c:			; <UNDEFINED> instruction: 0x000264b0
    99a0:	andeq	r4, r2, r2, lsl r9
    99a4:	andeq	r4, r2, r8, ror #17
    99a8:			; <UNDEFINED> instruction: 0x000248bc
    99ac:	andeq	r4, r2, r8, lsr #17
    99b0:	mvnsmi	lr, sp, lsr #18
    99b4:	ldcmi	6, cr4, [r9], {128}	; 0x80
    99b8:	ldmdami	r9, {r0, r1, r4, r9, sl, lr}
    99bc:	ldrbtmi	r4, [ip], #-1550	; 0xfffff9f2
    99c0:	ldrtcc	r4, [r4], #1559	; 0x617
    99c4:	ldrbtmi	r4, [r8], #-1546	; 0xfffff9f6
    99c8:			; <UNDEFINED> instruction: 0xf0124621
    99cc:			; <UNDEFINED> instruction: 0xf004f971
    99d0:	mvnslt	pc, r1, lsl lr	; <UNPREDICTABLE>
    99d4:			; <UNDEFINED> instruction: 0x46054639
    99d8:	blx	fe3c5a0e <mkdtemp@@Base+0xfe39a8fe>
    99dc:			; <UNDEFINED> instruction: 0x4631b970
    99e0:			; <UNDEFINED> instruction: 0xf00b4640
    99e4:	stmdblt	r8, {r0, r3, r7, r8, r9, fp, ip, sp, lr, pc}^
    99e8:	strtmi	r4, [r9], -r0, asr #12
    99ec:	blx	fe545a22 <mkdtemp@@Base+0xfe51a912>
    99f0:	strtmi	fp, [r8], -r0, lsr #18
    99f4:	ldrhmi	lr, [r0, #141]!	; 0x8d
    99f8:	cdplt	0, 8, cr15, cr10, cr4, {0}
    99fc:	mrrc2	0, 0, pc, lr, cr4	; <UNPREDICTABLE>
    9a00:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    9a04:			; <UNDEFINED> instruction: 0x01b4f103
    9a08:	stmdami	r7, {r1, r9, sl, lr}
    9a0c:			; <UNDEFINED> instruction: 0xf0104478
    9a10:	stmdami	r6, {r0, r1, r4, r7, sl, fp, ip, sp, lr, pc}
    9a14:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    9a18:	stc2	0, cr15, [lr], {16}
    9a1c:			; <UNDEFINED> instruction: 0x000263b2
    9a20:	andeq	r4, r2, r2, lsr r8
    9a24:	andeq	r6, r2, lr, ror #6
    9a28:	andeq	r3, r2, r4, lsr #27
    9a2c:	andeq	r4, r2, r6, lsr r7
    9a30:	ldrbmi	lr, [r0, sp, lsr #18]!
    9a34:			; <UNDEFINED> instruction: 0xf001460f
    9a38:	strmi	r0, [r5], -r2, lsl #18
    9a3c:			; <UNDEFINED> instruction: 0xff24f004
    9a40:	smuadeq	r1, r7, r0
    9a44:	blmi	127db74 <mkdtemp@@Base+0x1252a64>
    9a48:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9a4c:	stmdbmi	r8, {r1, r5, r8, ip, sp, pc}^
    9a50:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    9a54:			; <UNDEFINED> instruction: 0xffacf7ff
    9a58:	svceq	0x0000f1b9
    9a5c:	blmi	117df68 <mkdtemp@@Base+0x1152e58>
    9a60:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9a64:	strble	r0, [ip], #-1694	; 0xfffff962
    9a68:	ldrbtmi	r4, [fp], #-2883	; 0xfffff4bd
    9a6c:			; <UNDEFINED> instruction: 0xb122689a
    9a70:	strtmi	r4, [r8], -r2, asr #18
    9a74:			; <UNDEFINED> instruction: 0xf7ff4479
    9a78:	mcrmi	15, 2, pc, cr1, cr11, {4}	; <UNPREDICTABLE>
    9a7c:	ldmvs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    9a80:	strcs	fp, [r0], #-851	; 0xfffffcad
    9a84:			; <UNDEFINED> instruction: 0xf04f46b2
    9a88:	and	r0, fp, ip, lsl #16
    9a8c:			; <UNDEFINED> instruction: 0xf8dcb92f
    9a90:	stmiapl	r9, {r2, sp}^
    9a94:			; <UNDEFINED> instruction: 0xf7ffb1c2
    9a98:			; <UNDEFINED> instruction: 0xf8daff8b
    9a9c:	strcc	r3, [r1], #-12
    9aa0:	ldmdble	r9, {r0, r1, r5, r7, r9, lr}
    9aa4:	vqrdmulh.s<illegal width 8>	d15, d4, d8
    9aa8:			; <UNDEFINED> instruction: 0x46286931
    9aac:			; <UNDEFINED> instruction: 0x0c03eb01
    9ab0:	ldrdcs	pc, [r8], -ip
    9ab4:	rscle	r2, r9, r0, lsl #20
    9ab8:	svceq	0x0000f1b9
    9abc:			; <UNDEFINED> instruction: 0xf8dcd1ed
    9ac0:	stmiapl	r9, {r2, sp}^
    9ac4:	mvnle	r2, r0, lsl #20
    9ac8:	strcc	r4, [r1], #-1576	; 0xfffff9d8
    9acc:	blx	547acc <mkdtemp@@Base+0x51c9bc>
    9ad0:	ldrdcc	pc, [ip], -sl
    9ad4:	stmiale	r5!, {r0, r1, r5, r7, r9, lr}^
    9ad8:			; <UNDEFINED> instruction: 0x87f0e8bd
    9adc:	svceq	0x0000f1b9
    9ae0:	stcmi	0, cr13, [r8], #-812	; 0xfffffcd4
    9ae4:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    9ae8:	ldrle	r0, [r0], #-2010	; 0xfffff826
    9aec:	ldrle	r0, [r6], #-1946	; 0xfffff866
    9af0:	ldrle	r0, [lr], #-1881	; 0xfffff8a7
    9af4:	strtle	r0, [r6], #-1816	; 0xfffff8e8
    9af8:	strtle	r0, [lr], #-1756	; 0xfffff924
    9afc:	adcsle	r2, ip, r0, lsl #30
    9b00:	stmdbmi	r1!, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    9b04:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    9b08:			; <UNDEFINED> instruction: 0xf9f6f7fe
    9b0c:	ldmdbmi	pc, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    9b10:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    9b14:			; <UNDEFINED> instruction: 0xf9f0f7fe
    9b18:	ldreq	r6, [sl, r3, lsr #16]
    9b1c:	ldmdbmi	ip, {r3, r5, r6, r7, r8, sl, ip, lr, pc}
    9b20:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    9b24:			; <UNDEFINED> instruction: 0xf9e8f7fe
    9b28:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    9b2c:	smmlaeq	r9, fp, r8, r6
    9b30:	ldmdbmi	r9, {r5, r6, r7, r8, sl, ip, lr, pc}
    9b34:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    9b38:			; <UNDEFINED> instruction: 0xf9def7fe
    9b3c:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    9b40:			; <UNDEFINED> instruction: 0x0718681b
    9b44:	ldmdbmi	r6, {r3, r4, r6, r7, r8, sl, ip, lr, pc}
    9b48:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    9b4c:			; <UNDEFINED> instruction: 0xf9d4f7fe
    9b50:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
    9b54:			; <UNDEFINED> instruction: 0x06dc681b
    9b58:	ldmdbmi	r3, {r4, r6, r7, r8, sl, ip, lr, pc}
    9b5c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    9b60:			; <UNDEFINED> instruction: 0xf9caf7fe
    9b64:	addle	r2, r8, r0, lsl #30
    9b68:	svclt	0x0000e779
    9b6c:	andeq	r8, r5, r4, lsl #13
    9b70:	andeq	r4, r2, r2, asr #3
    9b74:	andeq	r8, r5, r4, lsr #11
    9b78:	andeq	r8, r5, r2, ror #12
    9b7c:			; <UNDEFINED> instruction: 0x000241b0
    9b80:	andeq	r8, r5, r0, asr r6
    9b84:	andeq	r8, r5, r0, lsr #10
    9b88:	andeq	r3, r2, r2, lsr #23
    9b8c:	andeq	r4, r2, sl, ror #1
    9b90:	andeq	r3, r2, r2, lsl #22
    9b94:	ldrdeq	r8, [r5], -sl
    9b98:	andeq	r3, r2, sl, lsl fp
    9b9c:	andeq	r8, r5, r6, asr #9
    9ba0:	andeq	r3, r2, r6, lsr #22
    9ba4:			; <UNDEFINED> instruction: 0x000584b2
    9ba8:	andeq	r3, r2, sl, lsr #22
    9bac:			; <UNDEFINED> instruction: 0xf8df4614
    9bb0:			; <UNDEFINED> instruction: 0xf8df2598
    9bb4:	pkhbtmi	r3, r8, r8, lsl #11
    9bb8:			; <UNDEFINED> instruction: 0xf8df447a
    9bbc:	push	{r2, r4, r7, r8, sl, ip, pc}
    9bc0:	adclt	r4, r7, r0, lsl #17
    9bc4:			; <UNDEFINED> instruction: 0x460758d3
    9bc8:	andcs	r9, r1, sl, lsr #20
    9bcc:			; <UNDEFINED> instruction: 0x9325681b
    9bd0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9bd4:	mvnscc	pc, #79	; 0x4f
    9bd8:	ldrbtmi	r9, [r9], #782	; 0x30e
    9bdc:	andls	r9, r7, #44032	; 0xac00
    9be0:	movwls	r9, #36398	; 0x8e2e
    9be4:	mrc2	0, 0, pc, cr2, cr10, {0}
    9be8:			; <UNDEFINED> instruction: 0x46406839
    9bec:	blx	4c5c48 <mkdtemp@@Base+0x49ab38>
    9bf0:	ldrsbtcs	pc, [ip], -r9	; <UNPREDICTABLE>
    9bf4:	bcs	2dc40 <mkdtemp@@Base+0x2b30>
    9bf8:	orrshi	pc, sl, r0
    9bfc:	ldmdbge	r4, {r9, sp}
    9c00:	andsls	r4, r3, #5242880	; 0x500000
    9c04:	cdp2	0, 7, cr15, cr4, cr15, {0}
    9c08:	stmdacs	r0, {r2, r9, sl, lr}
    9c0c:	addshi	pc, r3, #64	; 0x40
    9c10:			; <UNDEFINED> instruction: 0xf8d94603
    9c14:	bge	4cdc1c <mkdtemp@@Base+0x4a2b0c>
    9c18:	ldrsbteq	pc, [ip], -r9	; <UNPREDICTABLE>
    9c1c:	mcr2	0, 2, pc, cr14, cr10, {0}	; <UNPREDICTABLE>
    9c20:	ldrne	pc, [r0, #-2271]!	; 0xfffff721
    9c24:	biccc	r4, r8, r9, ror r4
    9c28:	strmi	r4, [r2], -r5, lsl #12
    9c2c:	streq	pc, [r8, #-2271]!	; 0xfffff721
    9c30:			; <UNDEFINED> instruction: 0xf0124478
    9c34:	stccs	8, cr15, [r0, #-244]	; 0xffffff0c
    9c38:	rsbshi	pc, r9, #64, 6
    9c3c:	ldrdge	pc, [ip], #-141	; 0xffffff73
    9c40:	ldrtmi	r4, [r3], -sl, lsr #12
    9c44:	ldrmi	r4, [r9], r6, lsr #12
    9c48:			; <UNDEFINED> instruction: 0x46924655
    9c4c:	strtmi	lr, [r0], -r9
    9c50:			; <UNDEFINED> instruction: 0xf0222101
    9c54:	ldcls	15, cr15, [r3, #-428]	; 0xfffffe54
    9c58:	eorvs	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    9c5c:	strmi	r4, [r4], -r2, lsl #11
    9c60:			; <UNDEFINED> instruction: 0xf855d013
    9c64:	ldmdals	r4, {r2, r5, ip}
    9c68:	cdp2	0, 13, cr15, cr8, cr5, {0}
    9c6c:	mvnle	r2, r0, lsl #16
    9c70:			; <UNDEFINED> instruction: 0xf8539b13
    9c74:			; <UNDEFINED> instruction: 0xf0050024
    9c78:			; <UNDEFINED> instruction: 0x4620fdd5
    9c7c:	ldflss	f2, [r3, #-4]
    9c80:			; <UNDEFINED> instruction: 0xff54f022
    9c84:	strmi	r4, [r4], -r2, lsl #11
    9c88:	strbmi	sp, [fp], -fp, ror #3
    9c8c:	ldrtmi	r4, [r1], r8, lsr #12
    9c90:			; <UNDEFINED> instruction: 0xf7fa461e
    9c94:	ldmdals	r4, {r2, r4, r6, sl, fp, sp, lr, pc}
    9c98:	stc2l	0, cr15, [r4, #20]
    9c9c:	eorsls	pc, ip, sp, asr #17
    9ca0:	svceq	0x0000f1b9
    9ca4:			; <UNDEFINED> instruction: 0x81abf000
    9ca8:	ldrtmi	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    9cac:	ldrbtmi	r9, [ip], #-2065	; 0xfffff7ef
    9cb0:	mcrr	7, 15, pc, r4, cr10	; <UNPREDICTABLE>
    9cb4:	stmdacs	r0, {r5, r7, r8, fp, sp, lr}
    9cb8:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
    9cbc:	blx	fe2c5cda <mkdtemp@@Base+0xfe29abca>
    9cc0:	ldmdavs	sl, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
    9cc4:			; <UNDEFINED> instruction: 0xf0404290
    9cc8:			; <UNDEFINED> instruction: 0xf8df8187
    9ccc:	andcs	r3, r0, #148, 8	; 0x94000000
    9cd0:	ldrbtmi	r9, [fp], #-2063	; 0xfffff7f1
    9cd4:			; <UNDEFINED> instruction: 0xf0066859
    9cd8:	blls	b880d4 <mkdtemp@@Base+0xb5cfc4>
    9cdc:	andls	r2, ip, r0, lsl #22
    9ce0:	rschi	pc, r7, r0, asr #6
    9ce4:	ldrbtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9ce8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9cec:	strls	r4, [fp, -ip, asr #12]
    9cf0:	movwls	r4, #42107	; 0xa47b
    9cf4:	movwls	r1, #40755	; 0x9f33
    9cf8:	strbtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9cfc:	ldrbtmi	r4, [fp], #-1614	; 0xfffff9b2
    9d00:	blls	2ae93c <mkdtemp@@Base+0x28382c>
    9d04:			; <UNDEFINED> instruction: 0x46056c18
    9d08:			; <UNDEFINED> instruction: 0xf0402800
    9d0c:	blls	2ea0a0 <mkdtemp@@Base+0x2bef90>
    9d10:	blls	263d7c <mkdtemp@@Base+0x238c6c>
    9d14:	svceq	0x0004f853
    9d18:			; <UNDEFINED> instruction: 0xf0159309
    9d1c:	bge	508310 <mkdtemp@@Base+0x4dd200>
    9d20:	andsls	sl, r1, r0, lsl r9
    9d24:	stc2l	0, cr15, [r4, #60]!	; 0x3c
    9d28:			; <UNDEFINED> instruction: 0xf0402800
    9d2c:	ldmdals	r0, {r2, r3, r4, r7, r8, pc}
    9d30:	ldc2	0, cr15, [r4], #20
    9d34:			; <UNDEFINED> instruction: 0xf0402800
    9d38:	ldmdals	r0, {r0, r1, r5, r7, r8, pc}
    9d3c:			; <UNDEFINED> instruction: 0xf8cef007
    9d40:			; <UNDEFINED> instruction: 0xf0402800
    9d44:			; <UNDEFINED> instruction: 0xf8df81ab
    9d48:	ldmdbls	r0, {r2, r5, sl, ip, sp, pc}
    9d4c:			; <UNDEFINED> instruction: 0xf8df44fb
    9d50:	cfstrdvs	mvd7, [fp], {32}
    9d54:			; <UNDEFINED> instruction: 0xf8db447f
    9d58:	ldclvs	0, cr2, [r8], #-32	; 0xffffffe0
    9d5c:	bls	1e1ecc <mkdtemp@@Base+0x1b6dbc>
    9d60:	addsvs	r6, sl, fp, asr #24
    9d64:	sbcsvs	r9, sl, r8, lsl #20
    9d68:	ldrdge	pc, [r4], #-129	; 0xffffff7f
    9d6c:	mrc2	0, 1, pc, cr0, cr3, {0}
    9d70:	ldrdgt	pc, [r0], #-141	; 0xffffff73
    9d74:	ldmib	fp, {r0, r8, sp}^
    9d78:			; <UNDEFINED> instruction: 0xf8ca2304
    9d7c:			; <UNDEFINED> instruction: 0xf8dc0010
    9d80:	ldmib	r7, {r2, r6}^
    9d84:	cmpvs	r5, r2, lsl fp
    9d88:	ldrdeq	pc, [r4], #-140	; 0xffffff74
    9d8c:			; <UNDEFINED> instruction: 0xf8dc6184
    9d90:	stmib	r0, {r2, r6}^
    9d94:			; <UNDEFINED> instruction: 0xf8dcab08
    9d98:	stmib	r0, {r2, r6}^
    9d9c:			; <UNDEFINED> instruction: 0xf8dc230a
    9da0:	blvs	615eb8 <mkdtemp@@Base+0x5eada8>
    9da4:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    9da8:	tstcs	r2, r0, lsl fp
    9dac:	blvs	1624f20 <mkdtemp@@Base+0x15f9e10>
    9db0:	mrc2	7, 1, pc, cr14, cr15, {7}
    9db4:	movweq	lr, #63965	; 0xf9dd
    9db8:	teqcc	r8, r9, asr ip
    9dbc:	ldc2l	0, cr15, [r8, #-24]	; 0xffffffe8
    9dc0:			; <UNDEFINED> instruction: 0xf0402800
    9dc4:	ldmib	sp, {r0, r2, r4, r5, r6, r8, pc}^
    9dc8:	movwcc	r3, #4110	; 0x100e
    9dcc:	stmdavs	r3, {r0, r1, ip, lr, pc}^
    9dd0:			; <UNDEFINED> instruction: 0xf10007d9
    9dd4:			; <UNDEFINED> instruction: 0xf00580e4
    9dd8:	stmdbls	pc, {r0, r1, r4, r5, r6, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    9ddc:			; <UNDEFINED> instruction: 0xf891b120
    9de0:			; <UNDEFINED> instruction: 0x07da3038
    9de4:	tsthi	r0, r0, lsl #2	; <UNPREDICTABLE>
    9de8:	ldmdals	r0, {r1, r5, r6, r7, r9, fp, lr}
    9dec:	bvs	fe4dafdc <mkdtemp@@Base+0xfe4afecc>
    9df0:			; <UNDEFINED> instruction: 0xf0076992
    9df4:			; <UNDEFINED> instruction: 0x4605fafb
    9df8:			; <UNDEFINED> instruction: 0xf0134648
    9dfc:	stccs	13, cr15, [r0, #-404]	; 0xfffffe6c
    9e00:	orrhi	pc, sl, r0, asr #32
    9e04:			; <UNDEFINED> instruction: 0x212e9f11
    9e08:			; <UNDEFINED> instruction: 0xf7fa4638
    9e0c:	strmi	lr, [r5], -ip, ror #21
    9e10:	ldmibmi	r9, {r4, r5, r8, ip, sp, pc}^
    9e14:			; <UNDEFINED> instruction: 0xf7fb4479
    9e18:	stmdblt	r8, {r2, r5, r7, fp, sp, lr, pc}
    9e1c:	svcls	0x00117028
    9e20:			; <UNDEFINED> instruction: 0x463a49d6
    9e24:	ldrbtmi	sl, [r9], #-2066	; 0xfffff7ee
    9e28:	ldc2l	0, cr15, [r6, #76]!	; 0x4c
    9e2c:			; <UNDEFINED> instruction: 0xf7fa9811
    9e30:	ldmdals	r2, {r1, r2, r7, r8, r9, fp, sp, lr, pc}
    9e34:	sbcsvc	pc, r2, #1325400064	; 0x4f000000
    9e38:	cmpcs	r1, r0, asr #4	; <UNPREDICTABLE>
    9e3c:	ldcl	7, cr15, [r0, #-1000]!	; 0xfffffc18
    9e40:			; <UNDEFINED> instruction: 0xf0001c43
    9e44:	stmibmi	lr, {r2, r3, r4, r5, r8, pc}^
    9e48:			; <UNDEFINED> instruction: 0xf7fa4479
    9e4c:	strmi	lr, [r7], -lr, lsr #27
    9e50:			; <UNDEFINED> instruction: 0xf0002800
    9e54:			; <UNDEFINED> instruction: 0x46018154
    9e58:			; <UNDEFINED> instruction: 0xf0069810
    9e5c:	stmdacs	r0, {r0, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    9e60:	cmphi	r3, r0, asr #32	; <UNPREDICTABLE>
    9e64:	smlabtcs	r1, r7, sp, r4
    9e68:	ldrtmi	r4, [r8], -r7, asr #21
    9e6c:	ldrbtmi	r9, [sp], #-2835	; 0xfffff4ed
    9e70:			; <UNDEFINED> instruction: 0xf7fa447a
    9e74:			; <UNDEFINED> instruction: 0x4638ee7e
    9e78:	ldmib	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9e7c:	blcs	24630 <error@@Base+0x8b5c>
    9e80:	ldmdals	r0, {r0, r2, r3, r5, r6, ip, lr, pc}
    9e84:	stc2l	0, cr15, [lr], {5}
    9e88:			; <UNDEFINED> instruction: 0xf7fa9812
    9e8c:	blls	b44bf4 <mkdtemp@@Base+0xb19ae4>
    9e90:	blls	1f6364 <mkdtemp@@Base+0x1cb254>
    9e94:	movwls	r3, #29441	; 0x7301
    9e98:			; <UNDEFINED> instruction: 0xf1439b08
    9e9c:	movwls	r0, #33536	; 0x8300
    9ea0:	tstcs	r1, r0, lsr r6
    9ea4:	cdp2	0, 4, cr15, cr2, cr2, {1}
    9ea8:	addsmi	r9, r8, #46080	; 0xb400
    9eac:			; <UNDEFINED> instruction: 0xf47f4606
    9eb0:	stmdals	ip, {r3, r5, r8, r9, sl, fp, sp, pc}
    9eb4:	bl	10c7ea4 <mkdtemp@@Base+0x109cd94>
    9eb8:	ldc2	0, cr15, [lr], #104	; 0x68
    9ebc:			; <UNDEFINED> instruction: 0xf7fb2000
    9ec0:	blls	404038 <mkdtemp@@Base+0x3d8f28>
    9ec4:	blcs	23f38 <error@@Base+0x8464>
    9ec8:	mrcge	4, 7, APSR_nzcv, cr15, cr15, {3}
    9ecc:	ldrbtmi	r4, [fp], #-2991	; 0xfffff451
    9ed0:	ldrbt	r6, [sl], r3, lsr #3
    9ed4:	ldc2l	0, cr15, [ip, #-76]!	; 0xffffffb4
    9ed8:	strcs	r4, [r0], #-4013	; 0xfffff053
    9edc:	beq	1146318 <mkdtemp@@Base+0x111b208>
    9ee0:			; <UNDEFINED> instruction: 0x4625447f
    9ee4:	andsls	r4, r1, r3, lsl #13
    9ee8:	strcc	lr, [r1, #-16]
    9eec:	andcs	r4, r4, #32, 12	; 0x2000000
    9ef0:			; <UNDEFINED> instruction: 0xf0134629
    9ef4:	adceq	pc, fp, sp, asr #26
    9ef8:	strbmi	r4, [r0], -r4, lsl #12
    9efc:	stmdaeq	r4, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
    9f00:	stc2l	0, cr15, [r6, #-76]!	; 0xffffffb4
    9f04:	andeq	pc, r8, r4, asr #16
    9f08:			; <UNDEFINED> instruction: 0xb3237803
    9f0c:			; <UNDEFINED> instruction: 0x46504639
    9f10:	ldmdb	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9f14:	stmdacs	r0, {r7, r9, sl, lr}
    9f18:	ldrbmi	sp, [r8], -r7, ror #3
    9f1c:	bl	3c7f0c <mkdtemp@@Base+0x39cdfc>
    9f20:	svcvc	0x0080f5b5
    9f24:	mrcge	6, 7, APSR_nzcv, cr3, cr15, {3}
    9f28:	ldrbtmi	r4, [r8], #-2202	; 0xfffff766
    9f2c:	blx	145f74 <mkdtemp@@Base+0x11ae64>
    9f30:	suble	r2, ip, r0, lsl #24
    9f34:			; <UNDEFINED> instruction: 0xf00fa90f
    9f38:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    9f3c:	stmdage	lr, {r0, r2, r4, r6, r8, ip, lr, pc}
    9f40:	cdp2	0, 6, cr15, cr2, cr14, {0}
    9f44:	rsble	r2, pc, r0, lsl #16
    9f48:			; <UNDEFINED> instruction: 0xf9b8f004
    9f4c:	ldmmi	r2, {r0, r9, sl, lr}
    9f50:			; <UNDEFINED> instruction: 0xf0104478
    9f54:	ldmmi	r1, {r0, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    9f58:			; <UNDEFINED> instruction: 0xf0104478
    9f5c:	blls	448718 <mkdtemp@@Base+0x41d608>
    9f60:	subcs	sl, r0, #21, 30	; 0x54
    9f64:	mrrcvs	6, 3, r4, r8, cr9
    9f68:	blx	fefc5f8c <mkdtemp@@Base+0xfef9ae7c>
    9f6c:			; <UNDEFINED> instruction: 0xf0069810
    9f70:	blls	448bfc <mkdtemp@@Base+0x41daec>
    9f74:			; <UNDEFINED> instruction: 0x46019a12
    9f78:	mrrcvs	12, 2, r6, sp, cr8
    9f7c:	ldmib	r5, {r0, r1, r3, r5, r8, fp, sp, lr}^
    9f80:	stmdacs	r0, {r1, r8, r9, fp, sp, pc}
    9f84:	stcmi	0, cr13, [r6, #308]	; 0x134
    9f88:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    9f8c:	stmmi	r5, {r0, r1, r8, r9, sl}
    9f90:	ldrbtmi	r9, [r8], #-1282	; 0xfffffafe
    9f94:	blge	446d0 <mkdtemp@@Base+0x195c0>
    9f98:	stc2l	0, cr15, [r2, #68]!	; 0x44
    9f9c:	bmi	fe0c3d68 <mkdtemp@@Base+0xfe098c58>
    9fa0:	movwls	sl, #6926	; 0x1b0e
    9fa4:	ldrbtmi	r4, [sl], #-1537	; 0xfffff9ff
    9fa8:	andls	r6, r0, #765952	; 0xbb000
    9fac:	ldmdals	r0, {r1, r3, r4, r5, r7, r8, fp, sp, lr}
    9fb0:			; <UNDEFINED> instruction: 0xfffaf006
    9fb4:			; <UNDEFINED> instruction: 0xf43f2800
    9fb8:	ldmdbls	r1, {r0, r2, r5, r8, r9, sl, fp, sp, pc}
    9fbc:			; <UNDEFINED> instruction: 0xf0049107
    9fc0:	stmdbls	r7, {r0, r2, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    9fc4:	ldmdami	r9!, {r1, r9, sl, lr}^
    9fc8:			; <UNDEFINED> instruction: 0xf0104478
    9fcc:			; <UNDEFINED> instruction: 0x4621f9b5
    9fd0:	stc2	7, cr15, [r0, #1012]	; 0x3f4
    9fd4:	strbt	r9, [r7], -pc
    9fd8:			; <UNDEFINED> instruction: 0xf0054618
    9fdc:	stmibvs	r2!, {r0, r2, r3, r5, r7, r8, fp, ip, sp, lr, pc}
    9fe0:	ldmdami	r3!, {r0, r9, sl, lr}^
    9fe4:			; <UNDEFINED> instruction: 0xf0104478
    9fe8:	ldmdbls	r1, {r0, r1, r2, r5, r7, r8, fp, ip, sp, lr, pc}
    9fec:			; <UNDEFINED> instruction: 0xf0049107
    9ff0:	stmdbls	r7, {r0, r2, r5, r6, r8, fp, ip, sp, lr, pc}
    9ff4:	stmdami	pc!, {r1, r9, sl, lr}^	; <UNPREDICTABLE>
    9ff8:			; <UNDEFINED> instruction: 0xf0104478
    9ffc:	stmdami	lr!, {r0, r2, r3, r4, r7, r8, fp, ip, sp, lr, pc}^
    a000:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    a004:			; <UNDEFINED> instruction: 0xf998f010
    a008:			; <UNDEFINED> instruction: 0xf0054608
    a00c:	stmdbmi	fp!, {r0, r4, r5, r6, r8, fp, ip, sp, lr, pc}^
    a010:	ldrbtmi	r9, [r9], #-2828	; 0xfffff4f4
    a014:	andcs	r4, r0, r2, lsl #12
    a018:	blx	74606e <mkdtemp@@Base+0x71af5e>
    a01c:	strmi	r9, [r1], pc, lsl #18
    a020:	stmdals	sp, {r1, r5, r6, r7, r9, sl, sp, lr, pc}
    a024:	ldr	r4, [r0, r5, lsl #12]!
    a028:	ldmdbge	r4, {r1, r2, r3, fp, ip, pc}
    a02c:	cdp2	0, 7, cr15, cr6, cr14, {0}
    a030:	cmnlt	r8, r4, lsl #12
    a034:			; <UNDEFINED> instruction: 0xf942f004
    a038:	stmdami	r1!, {r0, r9, sl, lr}^
    a03c:			; <UNDEFINED> instruction: 0xf0104478
    a040:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}^
    a044:			; <UNDEFINED> instruction: 0xf853980f
    a048:			; <UNDEFINED> instruction: 0xf0051024
    a04c:	stmdacs	r0, {r0, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    a050:	strcc	sp, [r1], #-322	; 0xfffffebe
    a054:	ldmdavs	sl, {r2, r4, r8, r9, fp, ip, pc}
    a058:	mvnsle	r4, #148, 4	; 0x40000009
    a05c:	ldmdbls	r1, {r0, r3, r4, r6, fp, lr}
    a060:			; <UNDEFINED> instruction: 0xf0104478
    a064:	bls	488610 <mkdtemp@@Base+0x45d500>
    a068:			; <UNDEFINED> instruction: 0xf0049207
    a06c:	ldmdbmi	r6, {r0, r1, r2, r5, r8, fp, ip, sp, lr, pc}^
    a070:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
    a074:			; <UNDEFINED> instruction: 0x460331d8
    a078:	ldrbtmi	r4, [r8], #-2132	; 0xfffff7ac
    a07c:			; <UNDEFINED> instruction: 0xf95cf010
    a080:	ldmdals	r0, {r0, r4, r9, fp, ip, pc}
    a084:			; <UNDEFINED> instruction: 0xf0059207
    a088:	ldmdbmi	r1, {r0, r1, r4, r5, r8, fp, ip, sp, lr, pc}^
    a08c:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
    a090:			; <UNDEFINED> instruction: 0x460331d8
    a094:	ldrbtmi	r4, [r8], #-2127	; 0xfffff7b1
    a098:			; <UNDEFINED> instruction: 0xf94ef010
    a09c:	tstls	r7, r1, lsl r9
    a0a0:			; <UNDEFINED> instruction: 0xf90cf004
    a0a4:	strmi	r9, [r2], -r7, lsl #18
    a0a8:	ldrbtmi	r4, [r8], #-2123	; 0xfffff7b5
    a0ac:			; <UNDEFINED> instruction: 0xf944f010
    a0b0:			; <UNDEFINED> instruction: 0xf904f004
    a0b4:	stmdami	r9, {r0, r9, sl, lr}^
    a0b8:			; <UNDEFINED> instruction: 0xf0104478
    a0bc:			; <UNDEFINED> instruction: 0xf7faf93d
    a0c0:	ldmdbls	r2, {r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    a0c4:	stmdavs	r0, {r0, r1, r2, r8, ip, pc}
    a0c8:	svc	0x00a8f7f9
    a0cc:	strmi	r9, [r2], -r7, lsl #18
    a0d0:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
    a0d4:			; <UNDEFINED> instruction: 0xf930f010
    a0d8:			; <UNDEFINED> instruction: 0xf00e9814
    a0dc:	bls	409cf0 <mkdtemp@@Base+0x3debe0>
    a0e0:			; <UNDEFINED> instruction: 0xf0436853
    a0e4:	subsvs	r0, r3, r1, lsl #6
    a0e8:	ldmdbls	r2, {r1, r2, r3, r4, r6, r7, r8, sl, sp, lr, pc}
    a0ec:			; <UNDEFINED> instruction: 0xf0049107
    a0f0:	stmdbls	r7, {r0, r2, r5, r6, r7, fp, ip, sp, lr, pc}
    a0f4:	ldmdami	fp!, {r1, r9, sl, lr}
    a0f8:			; <UNDEFINED> instruction: 0xf0104478
    a0fc:			; <UNDEFINED> instruction: 0xf7faf91d
    a100:	stmdavs	r0, {r3, r6, r8, r9, sl, fp, sp, lr, pc}
    a104:	svc	0x008af7f9
    a108:	ldrbtmi	r4, [r9], #-2359	; 0xfffff6c9
    a10c:			; <UNDEFINED> instruction: 0x460231d8
    a110:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
    a114:			; <UNDEFINED> instruction: 0xf910f010
    a118:			; <UNDEFINED> instruction: 0x46289911
    a11c:			; <UNDEFINED> instruction: 0xf0049107
    a120:	stmdbls	r7, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    a124:	ldmdami	r2!, {r1, r9, sl, lr}
    a128:			; <UNDEFINED> instruction: 0xf0104478
    a12c:	ldmdami	r1!, {r0, r2, r8, fp, ip, sp, lr, pc}
    a130:			; <UNDEFINED> instruction: 0xf0104478
    a134:			; <UNDEFINED> instruction: 0xf004f901
    a138:	strtmi	pc, [r9], -r1, asr #17
    a13c:	stmdami	lr!, {r1, r9, sl, lr}
    a140:			; <UNDEFINED> instruction: 0xf0104478
    a144:	svclt	0x0000f8f9
    a148:	andeq	r7, r5, ip, lsl #29
    a14c:	muleq	r0, r4, r5
    a150:	strdeq	r8, [r5], -r2
    a154:	andeq	r6, r2, ip, asr #2
    a158:	andeq	r4, r2, r4, lsl #12
    a15c:	andeq	r8, r5, lr, lsl r4
    a160:	andeq	r8, r5, r2, lsr r3
    a164:	ldrdeq	r8, [r5], -ip
    a168:	andeq	r9, r2, sl, lsr r2
    a16c:			; <UNDEFINED> instruction: 0x000582b8
    a170:	andeq	r8, r5, r8, ror r3
    a174:	andeq	r8, r5, r0, ror #5
    a178:	andeq	r5, r2, r8, lsl #21
    a17c:	andeq	r4, r2, lr, asr #12
    a180:	andeq	r4, r2, ip, asr r6
    a184:	andeq	r8, r5, lr, asr r2
    a188:	andeq	r9, r2, r0, lsl r4
    a18c:	andeq	r4, r2, r2, asr r4
    a190:	andeq	r3, r2, r0, lsr r9
    a194:	andeq	r4, r2, lr, lsl r4
    a198:	andeq	r4, r2, ip, asr r3
    a19c:	ldrdeq	r4, [r2], -r8
    a1a0:	andeq	r4, r2, ip, ror r2
    a1a4:	andeq	r4, r2, lr, asr #10
    a1a8:			; <UNDEFINED> instruction: 0xffffdb07
    a1ac:	andeq	r4, r2, r4, asr #8
    a1b0:	andeq	r4, r2, r0, lsl r3
    a1b4:	muleq	r2, r0, r2
    a1b8:	andeq	r4, r2, r2, ror #4
    a1bc:	andeq	r4, r2, r2, lsr #8
    a1c0:	muleq	r2, ip, r2
    a1c4:			; <UNDEFINED> instruction: 0x000244b4
    a1c8:	strdeq	r5, [r2], -lr
    a1cc:	strdeq	r4, [r2], -sl
    a1d0:	andeq	r5, r2, r2, ror #25
    a1d4:	strdeq	r4, [r2], -sl
    a1d8:	andeq	r4, r2, r2, lsl r3
    a1dc:	andeq	r4, r2, r0, lsr r3
    a1e0:	andeq	r4, r2, lr, lsr #7
    a1e4:	andeq	r4, r2, r0, asr #7
    a1e8:	andeq	r5, r2, r6, ror #24
    a1ec:	muleq	r2, r6, r3
    a1f0:	andeq	r4, r2, r0, lsr r3
    a1f4:	andeq	r4, r2, r0, lsl r1
    a1f8:	andeq	r4, r2, ip, asr #1
    a1fc:	ldrblt	r4, [r0, #2883]!	; 0xb43
    a200:	stmdbmi	r3, {r0, r2, r3, r9, sl, lr}^
    a204:	bmi	10db3f8 <mkdtemp@@Base+0x10b02e8>
    a208:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    a20c:			; <UNDEFINED> instruction: 0x4e426998
    a210:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    a214:	ldrbtmi	r5, [lr], #-2186	; 0xfffff776
    a218:			; <UNDEFINED> instruction: 0xf8cd6812
    a21c:			; <UNDEFINED> instruction: 0xf04f2414
    a220:	cmnlt	r0, r0, lsl #4
    a224:			; <UNDEFINED> instruction: 0xf8d6f005
    a228:	stmdale	sl!, {r0, r2, r3, fp, sp}^
    a22c:			; <UNDEFINED> instruction: 0xf000e8df
    a230:	blpl	161f780 <mkdtemp@@Base+0x15f4670>
    a234:	blpl	161f784 <mkdtemp@@Base+0x15f4674>
    a238:	cmnvs	r1, lr, asr lr
    a23c:	ldmdami	r7!, {r0, r1, r2, r3, r6, r8, r9, sl, fp, lr}
    a240:	svcmi	0x00374478
    a244:	orrpl	pc, r0, #1325400064	; 0x4f000000
    a248:	ldrmi	r6, [r9], -r2, lsr #16
    a24c:	cfldrsmi	mvf4, [r5], #-508	; 0xfffffe04
    a250:	ldrbtmi	r9, [ip], #-2
    a254:	strls	r9, [r0], #-513	; 0xfffffdff
    a258:	ldrtmi	r2, [r8], -r1, lsl #4
    a25c:			; <UNDEFINED> instruction: 0xf7faac05
    a260:	ldmdbmi	r1!, {r1, r4, r7, r8, r9, fp, sp, lr, pc}
    a264:	ldrtmi	r4, [fp], -sl, lsr #12
    a268:	andcs	r4, r1, r9, ror r4
    a26c:	svc	0x00faf7f9
    a270:	ldmpl	r3!, {r1, r2, r3, r5, r8, r9, fp, lr}^
    a274:			; <UNDEFINED> instruction: 0xf7fa6818
    a278:	blmi	b84b28 <mkdtemp@@Base+0xb59a18>
    a27c:	vst1.8	{d20-d22}, [pc :128], r0
    a280:	ldmpl	r3!, {r7, r8, sp, lr}^
    a284:			; <UNDEFINED> instruction: 0xf7f9681a
    a288:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    a28c:	stmdbmi	r9!, {r1, r2, r4, r5, ip, lr, pc}
    a290:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a294:	stc	7, cr15, [sl, #1000]!	; 0x3e8
    a298:	strtpl	r2, [r3], #-768	; 0xfffffd00
    a29c:	ldmdblt	fp!, {r0, r1, r5, fp, ip, sp, lr}^
    a2a0:	andcs	r4, r1, #37888	; 0x9400
    a2a4:	cmpvs	sl, fp, ror r4
    a2a8:	blmi	69cb40 <mkdtemp@@Base+0x671a30>
    a2ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a2b0:			; <UNDEFINED> instruction: 0xf8dd681a
    a2b4:	subsmi	r3, sl, r4, lsl r4
    a2b8:	vand	d13, d13, d14
    a2bc:	ldcllt	13, cr4, [r0, #112]!	; 0x70
    a2c0:	ldrtmi	r4, [r8], -r1, lsr #12
    a2c4:	addpl	pc, r0, #1325400064	; 0x4f000000
    a2c8:	blx	1046354 <mkdtemp@@Base+0x101b244>
    a2cc:	ldmdami	ip, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    a2d0:			; <UNDEFINED> instruction: 0xe7b64478
    a2d4:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    a2d8:	ldmdami	fp, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    a2dc:			; <UNDEFINED> instruction: 0xe7b04478
    a2e0:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    a2e4:	ldmdami	sl, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    a2e8:			; <UNDEFINED> instruction: 0xe7aa4478
    a2ec:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    a2f0:	ldmdami	r9, {r0, r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    a2f4:			; <UNDEFINED> instruction: 0xe7a44478
    a2f8:	stc	7, cr15, [r2], #-1000	; 0xfffffc18
    a2fc:			; <UNDEFINED> instruction: 0xf7fa2001
    a300:	ldmdami	r6, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
    a304:			; <UNDEFINED> instruction: 0xf0104478
    a308:	svclt	0x0000f817
    a30c:	andeq	r7, r5, r8, asr #29
    a310:	andeq	r7, r5, sl, lsr r8
    a314:	muleq	r0, r4, r5
    a318:	andeq	r7, r5, lr, lsr #16
    a31c:	andeq	r4, r2, r0, lsl r3
    a320:	ldrdeq	r8, [r5], -r8	; <UNPREDICTABLE>
    a324:	andeq	r4, r2, r2, ror #6
    a328:	andeq	r4, r2, r4, asr r3
    a32c:	andeq	r0, r0, r0, lsr #11
    a330:	muleq	r0, r8, r5
    a334:	andeq	r4, r2, r2, lsr r4
    a338:	andeq	r7, r5, r8, lsr #28
    a33c:	muleq	r5, r8, r7
    a340:			; <UNDEFINED> instruction: 0x000242b0
    a344:	andeq	r4, r2, sl, ror r2
    a348:	andeq	r4, r2, r8, ror #4
    a34c:			; <UNDEFINED> instruction: 0x000242b2
    a350:	andeq	r4, r2, r8, lsl #5
    a354:	andeq	r4, r2, r6, asr #4
    a358:	andeq	r4, r2, r8, ror #4
    a35c:	andeq	r4, r2, r0, lsr #5
    a360:	svcmi	0x00f0e92d
    a364:	vpush	{d4-<overflow reg d39>}
    a368:	stmibmi	r8, {r1, r8, r9, fp, pc}^
    a36c:	bmi	ff21b560 <mkdtemp@@Base+0xff1f0450>
    a370:	cfstrdmi	mvd4, [r8, #484]	; 0x1e4
    a374:	adcslt	r6, r7, fp, asr r9
    a378:	ldrbtmi	r5, [sp], #-2186	; 0xfffff776
    a37c:	eorsls	r6, r5, #1179648	; 0x120000
    a380:	andeq	pc, r0, #79	; 0x4f
    a384:	stmib	sp, {r9, sp}^
    a388:	blcs	12bb0 <PEM_write_bio_PrivateKey@plt+0xdbb4>
    a38c:	mrshi	pc, SPSR	; <UNPREDICTABLE>
    a390:	ldrbtmi	r4, [ip], #-3265	; 0xfffff33f
    a394:	blcs	b6c428 <mkdtemp@@Base+0xb41318>
    a398:	bge	2be408 <mkdtemp@@Base+0x2932f8>
    a39c:	andcs	r4, r3, r1, lsr #12
    a3a0:	bl	fe448390 <mkdtemp@@Base+0xfe41d280>
    a3a4:			; <UNDEFINED> instruction: 0xf0003001
    a3a8:	ldmibmi	ip!, {r2, r3, r6, r8, pc}
    a3ac:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a3b0:	ldcl	7, cr15, [r6, #1000]	; 0x3e8
    a3b4:	ldmibmi	sl!, {r5, r6, r8, ip, sp, pc}
    a3b8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a3bc:	b	9483ac <mkdtemp@@Base+0x91d29c>
    a3c0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    a3c4:	mrshi	pc, (UNDEF: 77)	; <UNPREDICTABLE>
    a3c8:	bmi	445bf0 <mkdtemp@@Base+0x41aae0>
    a3cc:	and	r2, r7, r0, lsl #4
    a3d0:	andcs	r4, r1, #180, 22	; 0x2d000
    a3d4:	stmiapl	fp!, {r2, r4, r5, r7, r8, fp, lr}^
    a3d8:	mcr	4, 0, r4, cr8, cr9, {3}
    a3dc:	ldmdavs	pc, {r4, r9, fp, ip}	; <UNPREDICTABLE>
    a3e0:	sbcls	pc, r8, #14614528	; 0xdf0000
    a3e4:			; <UNDEFINED> instruction: 0xf10d2600
    a3e8:			; <UNDEFINED> instruction: 0xf10d0b24
    a3ec:	ldrbtmi	r0, [r9], #2592	; 0xa20
    a3f0:			; <UNDEFINED> instruction: 0x46344635
    a3f4:	movweq	pc, #4226	; 0x1082	; <UNPREDICTABLE>
    a3f8:	ldrtmi	r9, [fp], -r5, lsl #6
    a3fc:	ldrbmi	r2, [r9], -sl, lsl #4
    a400:			; <UNDEFINED> instruction: 0xf7fa4650
    a404:	andcc	lr, r1, r8, asr #23
    a408:	mrshi	pc, (UNDEF: 4)	; <UNPREDICTABLE>
    a40c:	strcc	r4, [r1], -r0, lsr #12
    a410:	blx	24642c <mkdtemp@@Base+0x21b31c>
    a414:	strbmi	r9, [r9], -r8, lsl #24
    a418:			; <UNDEFINED> instruction: 0xf7fa4620
    a41c:	stmdane	r3!, {r1, r2, r3, r4, r7, sl, fp, sp, lr, pc}
    a420:	stcpl	3, cr9, [r3], #-28	; 0xffffffe4
    a424:	svclt	0x00182b00
    a428:			; <UNDEFINED> instruction: 0xf0002b23
    a42c:	strhcs	r8, [pc], -lr
    a430:	blx	fe9c644c <mkdtemp@@Base+0xfe99b33c>
    a434:	stmdacs	r0, {r2, r9, sl, lr}
    a438:	rscshi	pc, pc, r0
    a43c:			; <UNDEFINED> instruction: 0xf007a907
    a440:	stmdacs	r0, {r0, r2, r4, r8, sl, fp, ip, sp, lr, pc}
    a444:	adcshi	pc, r3, r0, asr #32
    a448:			; <UNDEFINED> instruction: 0xf0054620
    a44c:	stmdacs	r0, {r0, r1, r2, r5, r8, fp, ip, sp, lr, pc}
    a450:	sbcshi	pc, r8, r0
    a454:	vmlacs.f64	d9, d1, d5
    a458:	movwcs	fp, #3860	; 0xf14
    a45c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    a460:			; <UNDEFINED> instruction: 0xf0002b00
    a464:	ldmibmi	r2, {r0, r1, r2, r3, r5, r7, pc}
    a468:	cdp	0, 1, cr2, cr8, cr1, {0}
    a46c:	ldrbtmi	r2, [r9], #-2576	; 0xfffff5f0
    a470:	mrc	7, 7, APSR_nzcv, cr8, cr9, {7}
    a474:	andcs	r4, r0, #9152	; 0x23c0
    a478:	ldrbtmi	r4, [sp], #-1568	; 0xfffff9e0
    a47c:			; <UNDEFINED> instruction: 0xf0056869
    a480:	stclvs	13, cr15, [r3], #-164	; 0xffffff5c
    a484:	andcs	r6, r0, #6881280	; 0x690000
    a488:	andls	r4, r2, r0, lsl #13
    a48c:			; <UNDEFINED> instruction: 0xf0056b98
    a490:	blx	fec4991c <mkdtemp@@Base+0xfec1e80c>
    a494:	cfsh32	mvfx15, mvfx8, #-64
    a498:	stmdbeq	sp!, {r4, r7, r9, fp}^
    a49c:	svceq	0x0000f1b8
    a4a0:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
    a4a4:	cfstr32cs	mvfx9, [r0, #-16]
    a4a8:	rschi	pc, r6, r0, asr #32
    a4ac:	ldmeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    a4b0:	sfmvs	f2, 2, [r0], #-256	; 0xffffff00
    a4b4:			; <UNDEFINED> instruction: 0xf0074641
    a4b8:			; <UNDEFINED> instruction: 0x4620f817
    a4bc:			; <UNDEFINED> instruction: 0xff3cf004
    a4c0:	strtmi	r9, [r0], -r3
    a4c4:			; <UNDEFINED> instruction: 0xf876f006
    a4c8:	bls	dcabc <mkdtemp@@Base+0xb19ac>
    a4cc:			; <UNDEFINED> instruction: 0x46034479
    a4d0:			; <UNDEFINED> instruction: 0xf7f92001
    a4d4:	strtmi	lr, [r0], -r8, asr #29
    a4d8:			; <UNDEFINED> instruction: 0xff0af004
    a4dc:	blls	9cac0 <mkdtemp@@Base+0x719b0>
    a4e0:			; <UNDEFINED> instruction: 0x46024479
    a4e4:			; <UNDEFINED> instruction: 0xf7f92001
    a4e8:	stclvs	14, cr14, [r3], #-760	; 0xfffffd08
    a4ec:			; <UNDEFINED> instruction: 0xf0046b98
    a4f0:			; <UNDEFINED> instruction: 0xf8d4feff
    a4f4:	ldmdbmi	r2!, {r2, r6, lr, pc}^
    a4f8:	bcc	fe445d60 <mkdtemp@@Base+0xfe41ac50>
    a4fc:	ldrsbtpl	pc, [ip], -ip	; <UNPREDICTABLE>
    a500:	strls	r4, [r0, #-1145]	; 0xfffffb87
    a504:	andcs	r4, r1, r2, lsl #12
    a508:	mcr	7, 5, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    a50c:	stmdbmi	sp!, {r0, r1, r5, r6, sl, fp, sp, lr}^
    a510:	ldmdbvs	sl, {r0, sp}
    a514:			; <UNDEFINED> instruction: 0xf7f94479
    a518:	stclvs	14, cr14, [r3], #-664	; 0xfffffd68
    a51c:	andcs	r4, r1, sl, ror #18
    a520:	movwcs	lr, #10707	; 0x29d3
    a524:			; <UNDEFINED> instruction: 0xf7f94479
    a528:	stmdbmi	r8!, {r1, r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}^
    a52c:	andcs	r4, r1, r2, asr #12
    a530:			; <UNDEFINED> instruction: 0xf7f94479
    a534:	stmdbmi	r6!, {r3, r4, r7, r9, sl, fp, sp, lr, pc}^
    a538:	ldrbtmi	r2, [r9], #-1
    a53c:	mrc	7, 4, APSR_nzcv, cr2, cr9, {7}
    a540:	ldmdbvs	sl, {r0, r1, r5, r6, sl, fp, sp, lr}^
    a544:	subsle	r2, r8, r0, lsl #20
    a548:	ldrdhi	pc, [r8, pc]
    a54c:	ldrbtmi	r9, [r8], #3332	; 0xd04
    a550:	mulcs	r1, fp, r9
    a554:			; <UNDEFINED> instruction: 0xf8534641
    a558:	strmi	r2, [r5], #-37	; 0xffffffdb
    a55c:	mcr	7, 4, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
    a560:	ldmdbvs	sl, {r0, r1, r5, r6, sl, fp, sp, lr}^
    a564:	mvnsle	r4, #1342177289	; 0x50000009
    a568:			; <UNDEFINED> instruction: 0xf7f9200a
    a56c:	ldmdbmi	sl, {r5, r7, r9, sl, fp, sp, lr, pc}^
    a570:	ldrbtmi	r2, [r9], #-1
    a574:	mrc	7, 3, APSR_nzcv, cr6, cr9, {7}
    a578:	blvs	62570c <mkdtemp@@Base+0x5fa5fc>
    a57c:	blx	10c6594 <mkdtemp@@Base+0x109b484>
    a580:	ldmdami	r6, {r4, r7, r8, r9, fp, ip, sp, pc}^
    a584:			; <UNDEFINED> instruction: 0xf7fa4478
    a588:	ldmdbmi	r5, {r1, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}^
    a58c:	ldrbtmi	r2, [r9], #-1
    a590:	mcr	7, 3, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    a594:	blvs	1625728 <mkdtemp@@Base+0x15fa618>
    a598:	blx	d465b0 <mkdtemp@@Base+0xd1b4a0>
    a59c:	ldmdami	r1, {r3, r4, r6, r7, r8, fp, ip, sp, pc}^
    a5a0:			; <UNDEFINED> instruction: 0xf7fa4478
    a5a4:	strcs	lr, [r1, #-2924]	; 0xfffff494
    a5a8:	strcs	lr, [r0], #-1831	; 0xfffff8d9
    a5ac:			; <UNDEFINED> instruction: 0xf003e725
    a5b0:	cdp	14, 1, cr15, cr8, cr5, {4}
    a5b4:			; <UNDEFINED> instruction: 0x46321a10
    a5b8:	stmdami	fp, {r0, r1, r9, sl, lr}^
    a5bc:			; <UNDEFINED> instruction: 0xf0114478
    a5c0:	ldr	pc, [sl, -r9, lsl #21]
    a5c4:	ldrtmi	r4, [r3], -r9, asr #18
    a5c8:	bcs	445e30 <mkdtemp@@Base+0x41ad20>
    a5cc:	ldrbtmi	r2, [r9], #-1
    a5d0:	mcr	7, 2, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    a5d4:	andcs	lr, sl, lr, asr #14
    a5d8:	mcr	7, 3, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    a5dc:	tstcs	r0, r3, ror #24
    a5e0:			; <UNDEFINED> instruction: 0xf7fe6b58
    a5e4:			; <UNDEFINED> instruction: 0xe7def8b1
    a5e8:			; <UNDEFINED> instruction: 0xf7f9200a
    a5ec:	stclvs	14, cr14, [r3], #-384	; 0xfffffe80
    a5f0:	blvs	6129fc <mkdtemp@@Base+0x5e78ec>
    a5f4:			; <UNDEFINED> instruction: 0xf8a8f7fe
    a5f8:	ldmdami	sp!, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    a5fc:			; <UNDEFINED> instruction: 0xf7fa4478
    a600:			; <UNDEFINED> instruction: 0xe7b4eb3e
    a604:			; <UNDEFINED> instruction: 0x4632483b
    a608:	bne	445e70 <mkdtemp@@Base+0x41ad60>
    a60c:			; <UNDEFINED> instruction: 0xf0114478
    a610:	ldrbt	pc, [r2], r1, ror #20	; <UNPREDICTABLE>
    a614:			; <UNDEFINED> instruction: 0xf7f99808
    a618:	qadd8mi	lr, r0, r2
    a61c:			; <UNDEFINED> instruction: 0xf902f005
    a620:			; <UNDEFINED> instruction: 0xf7f94638
    a624:			; <UNDEFINED> instruction: 0xf085ee08
    a628:			; <UNDEFINED> instruction: 0xf7fa0001
    a62c:	ldmdbmi	r2!, {r1, r2, r5, r7, sl, fp, sp, lr, pc}
    a630:	ldrbtmi	r3, [r9], #-20	; 0xffffffec
    a634:	stc2l	7, cr15, [r2, #1020]!	; 0x3fc
    a638:	ldmdami	r0!, {r1, r3, r5, r7, r9, sl, sp, lr, pc}
    a63c:			; <UNDEFINED> instruction: 0xf00f4478
    a640:	blmi	c0a034 <mkdtemp@@Base+0xbdef24>
    a644:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    a648:			; <UNDEFINED> instruction: 0xf7fa9102
    a64c:	stmdavs	r0, {r1, r5, r7, sl, fp, sp, lr, pc}
    a650:	stcl	7, cr15, [r4], #996	; 0x3e4
    a654:	strtmi	r9, [r2], -r2, lsl #18
    a658:	stmdami	sl!, {r0, r1, r9, sl, lr}
    a65c:			; <UNDEFINED> instruction: 0xf00f4478
    a660:			; <UNDEFINED> instruction: 0xf7fafe6b
    a664:	stmdavs	r0, {r1, r2, r4, r7, sl, fp, sp, lr, pc}
    a668:	ldcl	7, cr15, [r8], {249}	; 0xf9
    a66c:	strmi	r4, [r2], -r1, lsr #12
    a670:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
    a674:	cdp2	0, 6, cr15, cr0, cr15, {0}
    a678:	stmdami	r5!, {r2, r5, r8, fp, lr}
    a67c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    a680:			; <UNDEFINED> instruction: 0xf00f31e4
    a684:	svclt	0x0000fe59
    a688:	andeq	r7, r5, r0, ror #26
    a68c:	ldrdeq	r7, [r5], -r4
    a690:	muleq	r0, r4, r5
    a694:	andeq	r7, r5, sl, asr #13
    a698:	muleq	r5, r2, r1
    a69c:	andeq	r4, r2, sl, asr #14
    a6a0:	andeq	r3, r2, r6, lsr #4
    a6a4:	muleq	r0, r8, r5
    a6a8:	strdeq	r4, [r2], -r0
    a6ac:	strdeq	r3, [r2], -r2
    a6b0:	andeq	r4, r2, sl, lsr #3
    a6b4:	andeq	r7, r5, sl, lsl #23
    a6b8:	andeq	r4, r2, ip, ror r1
    a6bc:	andeq	r4, r2, ip, lsl #3
    a6c0:	andeq	r4, r2, r8, lsl #3
    a6c4:	muleq	r2, ip, r1
    a6c8:	andeq	r4, r2, r4, lsr #3
    a6cc:			; <UNDEFINED> instruction: 0x000241b0
    a6d0:			; <UNDEFINED> instruction: 0x000241ba
    a6d4:	andeq	r4, r2, r6, asr #3
    a6d8:			; <UNDEFINED> instruction: 0x000241b6
    a6dc:	andeq	r4, r2, r8, lsl #3
    a6e0:			; <UNDEFINED> instruction: 0x000241b6
    a6e4:	andeq	r4, r2, ip, ror #2
    a6e8:	andeq	r3, r2, ip, ror #23
    a6ec:	andeq	r4, r2, r2, asr r0
    a6f0:	andeq	r4, r2, r0, lsl r1
    a6f4:	strdeq	r3, [r2], -r0
    a6f8:	muleq	r2, lr, pc	; <UNPREDICTABLE>
    a6fc:	andeq	r3, r2, r0, ror #22
    a700:	andeq	r0, r0, r0, ror #10
    a704:	muleq	r2, r4, pc	; <UNPREDICTABLE>
    a708:	andeq	r3, r2, sl, asr #18
    a70c:	strdeq	r5, [r2], -r4
    a710:	andeq	r3, r2, lr, lsr #31
    a714:	push	{r0, r3, r6, r7, r8, r9, fp, lr}
    a718:			; <UNDEFINED> instruction: 0x460c47f0
    a71c:	ldrbtmi	r4, [fp], #-2504	; 0xfffff638
    a720:			; <UNDEFINED> instruction: 0xf5ad4ac8
    a724:	ldrbtmi	r6, [r9], #-3474	; 0xfffff26e
    a728:	svcmi	0x00c7695b
    a72c:	ldrbtmi	r5, [pc], #-2186	; a734 <PEM_write_bio_PrivateKey@plt+0x5738>
    a730:			; <UNDEFINED> instruction: 0xf8cd6812
    a734:			; <UNDEFINED> instruction: 0xf04f248c
    a738:	blcs	af40 <PEM_write_bio_PrivateKey@plt+0x5f44>
    a73c:	addshi	pc, sl, r0
    a740:	bge	21de50 <mkdtemp@@Base+0x1f2d40>
    a744:	ldrbtmi	r2, [sp], #-3
    a748:			; <UNDEFINED> instruction: 0xf7fa4629
    a74c:			; <UNDEFINED> instruction: 0x3001e9bc
    a750:	addhi	pc, r5, r0
    a754:	rscsls	pc, r8, #14614528	; 0xdf0000
    a758:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    a75c:	strtmi	sl, [r8], -r6, lsl #28
    a760:			; <UNDEFINED> instruction: 0x464344f9
    a764:			; <UNDEFINED> instruction: 0x46494632
    a768:			; <UNDEFINED> instruction: 0xf868f00f
    a76c:	cmplt	r0, r3, lsl #12
    a770:			; <UNDEFINED> instruction: 0xf000332b
    a774:			; <UNDEFINED> instruction: 0xf0038085
    a778:	strtmi	pc, [r9], -r1, lsr #27
    a77c:	ldmmi	r5!, {r1, r9, sl, lr}
    a780:			; <UNDEFINED> instruction: 0xf00f4478
    a784:			; <UNDEFINED> instruction: 0x4648fdd9
    a788:			; <UNDEFINED> instruction: 0xf922f013
    a78c:	ldmdavs	r3!, {r0, r2, r9, sl, lr}
    a790:	blcs	e4804 <mkdtemp@@Base+0xb96f4>
    a794:	blcs	23e7fc <mkdtemp@@Base+0x2136ec>
    a798:	blmi	febfe7f8 <mkdtemp@@Base+0xfebd36e8>
    a79c:	blvs	fe6db990 <mkdtemp@@Base+0xfe6b0880>
    a7a0:	stmiami	lr!, {r0, r1, r4, r7, r8, ip, sp, pc}
    a7a4:			; <UNDEFINED> instruction: 0xf0114478
    a7a8:			; <UNDEFINED> instruction: 0x4628f995
    a7ac:	svc	0x00dcf7f9
    a7b0:	rscscc	pc, pc, #79	; 0x4f
    a7b4:	strtmi	r4, [r8], -r1, lsl #12
    a7b8:	ldmda	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a7bc:			; <UNDEFINED> instruction: 0xf0056830
    a7c0:	andcs	pc, r1, r1, lsr r8	; <UNPREDICTABLE>
    a7c4:	bl	ff6487b4 <mkdtemp@@Base+0xff61d6a4>
    a7c8:	ldrdcs	pc, [r0], -r8
    a7cc:			; <UNDEFINED> instruction: 0xf0002a00
    a7d0:	stmibmi	r3!, {r0, r3, r4, r6, r7, pc}
    a7d4:	ldrbtmi	r2, [r9], #-1
    a7d8:	stcl	7, cr15, [r4, #-996]	; 0xfffffc1c
    a7dc:			; <UNDEFINED> instruction: 0xf0002c00
    a7e0:			; <UNDEFINED> instruction: 0xf10d80b2
    a7e4:	strtmi	r0, [r1], -ip, lsl #19
    a7e8:	addvs	pc, r0, #1325400064	; 0x4f000000
    a7ec:			; <UNDEFINED> instruction: 0xf0204648
    a7f0:			; <UNDEFINED> instruction: 0xf8d8ffad
    a7f4:	teqlt	r0, r0
    a7f8:			; <UNDEFINED> instruction: 0xf7fa4649
    a7fc:			; <UNDEFINED> instruction: 0x4604ebb2
    a800:			; <UNDEFINED> instruction: 0xf0002800
    a804:	ldmibmi	r7, {r0, r1, r2, r3, r7, pc}
    a808:	svcmi	0x0097464b
    a80c:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    a810:	ldrbtmi	r6, [pc], #-2096	; a818 <PEM_write_bio_PrivateKey@plt+0x581c>
    a814:	str	lr, [ip], #-2513	; 0xfffff62f
    a818:	stm	sp, {r0, r3, r7, r8, r9, fp, sp, lr}
    a81c:			; <UNDEFINED> instruction: 0x46394012
    a820:			; <UNDEFINED> instruction: 0xff04f00e
    a824:	cmple	r5, r0, lsl #16
    a828:	stcge	6, cr4, [r7], {40}	; 0x28
    a82c:	svc	0x009cf7f9
    a830:	rscscc	pc, pc, #79	; 0x4f
    a834:	strtmi	r4, [r8], -r1, lsl #12
    a838:	ldmda	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a83c:			; <UNDEFINED> instruction: 0xf7f94628
    a840:	ldmdavs	r0!, {r1, r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    a844:			; <UNDEFINED> instruction: 0xf0064621
    a848:	stmdacs	r0, {r0, r1, r4, fp, ip, sp, lr, pc}
    a84c:	addshi	pc, pc, r0
    a850:	ldc2	0, cr15, [r4, #-12]!
    a854:	stmmi	r5, {r0, r9, sl, lr}
    a858:			; <UNDEFINED> instruction: 0xf00f4478
    a85c:			; <UNDEFINED> instruction: 0xf7fafd6d
    a860:	stmdavs	r0, {r3, r4, r7, r8, r9, fp, sp, lr, pc}
    a864:	bl	ff6c8850 <mkdtemp@@Base+0xff69d740>
    a868:	strmi	r4, [r2], -r9, lsr #12
    a86c:	ldrbtmi	r4, [r8], #-2176	; 0xfffff780
    a870:	stc2l	0, cr15, [r2, #-60]!	; 0xffffffc4
    a874:	andscc	r4, r4, pc, ror r9
    a878:			; <UNDEFINED> instruction: 0xf7ff4479
    a87c:			; <UNDEFINED> instruction: 0xe75ffcbf
    a880:	ldrbtmi	r4, [fp], #-2941	; 0xfffff483
    a884:	stmdacs	r0, {r3, r4, fp, sp, lr}
    a888:			; <UNDEFINED> instruction: 0xf013d042
    a88c:	strmi	pc, [r5], -r1, lsr #17
    a890:	ldrdge	pc, [r8, #143]!	; 0x8f
    a894:	ldrtmi	r4, [r2], -r3, asr #12
    a898:	ldrbtmi	r4, [sl], #1577	; 0x629
    a89c:			; <UNDEFINED> instruction: 0xf00e4650
    a8a0:	strmi	pc, [r1], sp, asr #31
    a8a4:			; <UNDEFINED> instruction: 0xf43f2800
    a8a8:	qsub16mi	sl, r8, r2
    a8ac:	svc	0x005cf7f9
    a8b0:	rscscc	pc, pc, #79	; 0x4f
    a8b4:	strtmi	r4, [r8], -r1, lsl #12
    a8b8:	svc	0x00fcf7f9
    a8bc:			; <UNDEFINED> instruction: 0xf7f94628
    a8c0:			; <UNDEFINED> instruction: 0x4648ee3e
    a8c4:	ldc2l	0, cr15, [sl], #12
    a8c8:			; <UNDEFINED> instruction: 0x46024651
    a8cc:	ldrbtmi	r4, [r8], #-2156	; 0xfffff794
    a8d0:	ldc2	0, cr15, [r2, #-60]!	; 0xffffffc4
    a8d4:	ldc2l	0, cr15, [r2], #12
    a8d8:			; <UNDEFINED> instruction: 0x46024639
    a8dc:	ldrbtmi	r4, [r8], #-2153	; 0xfffff797
    a8e0:			; <UNDEFINED> instruction: 0xf8f8f011
    a8e4:			; <UNDEFINED> instruction: 0xf7f94628
    a8e8:			; <UNDEFINED> instruction: 0xf04fef40
    a8ec:			; <UNDEFINED> instruction: 0x460132ff
    a8f0:			; <UNDEFINED> instruction: 0xf7f94628
    a8f4:	strtmi	lr, [r8], -r0, ror #31
    a8f8:	mcr	7, 1, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    a8fc:			; <UNDEFINED> instruction: 0xf0046830
    a900:			; <UNDEFINED> instruction: 0xf8d8ff91
    a904:			; <UNDEFINED> instruction: 0xf7f90000
    a908:	andcs	lr, r1, sl, lsl lr
    a90c:	bl	d488fc <mkdtemp@@Base+0xd1d7ec>
    a910:	stmdacs	r0, {r3, r4, r6, r7, r9, fp, sp, lr}
    a914:	ldmdami	ip, {r0, r3, r4, r5, r7, r8, ip, lr, pc}^
    a918:	ldrbtmi	r2, [r8], #-258	; 0xfffffefe
    a91c:	stc2	0, cr15, [r6], {18}
    a920:	ldr	r4, [r5, r5, lsl #12]!
    a924:	ldrbtmi	r4, [r8], #-2137	; 0xfffff7a7
    a928:	stmib	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a92c:			; <UNDEFINED> instruction: 0xf7f94628
    a930:	ldmdavs	r0!, {r1, r2, r9, sl, fp, sp, lr, pc}
    a934:			; <UNDEFINED> instruction: 0xff76f004
    a938:	ldrdeq	pc, [r0], -r8
    a93c:	ldcl	7, cr15, [lr, #996]!	; 0x3e4
    a940:			; <UNDEFINED> instruction: 0xf7fa4620
    a944:	ldmdbmi	r2, {r1, r3, r4, r8, r9, fp, sp, lr, pc}^
    a948:			; <UNDEFINED> instruction: 0xf10d2001
    a94c:	ldrbtmi	r0, [r9], #-2444	; 0xfffff674
    a950:	stc	7, cr15, [r8], {249}	; 0xf9
    a954:	ldmpl	fp!, {r0, r1, r2, r3, r6, r8, r9, fp, lr}^
    a958:			; <UNDEFINED> instruction: 0xf7f96818
    a95c:	blmi	13c6444 <mkdtemp@@Base+0x139b334>
    a960:	vst1.16	{d20-d22}, [pc], r8
    a964:	ldmpl	fp!, {r7, r8, sp, lr}^
    a968:			; <UNDEFINED> instruction: 0xf7f9681a
    a96c:	stmdacs	r0, {r1, r3, r5, r6, sl, fp, sp, lr, pc}
    a970:	svcge	0x001bf43f
    a974:	strbmi	r4, [r8], -r9, asr #18
    a978:			; <UNDEFINED> instruction: 0xf7fa4479
    a97c:			; <UNDEFINED> instruction: 0xf809ea38
    a980:	ldr	r4, [r6, -r0]!
    a984:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
    a988:	ldmdb	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a98c:	ldmdavs	r0!, {r1, r2, r5, r8, r9, sl, sp, lr, pc}
    a990:			; <UNDEFINED> instruction: 0xff48f004
    a994:	vst2.16	{d20,d22}, [pc], r3
    a998:	ldrtmi	r5, [r8], -r0, lsl #5
    a99c:			; <UNDEFINED> instruction: 0xf0204479
    a9a0:			; <UNDEFINED> instruction: 0xf44ffe9d
    a9a4:	vqsub.s8	<illegal reg q11.5>, q8, q1
    a9a8:	ldrtmi	r2, [r8], -r1, asr #2
    a9ac:	svc	0x00b8f7f9
    a9b0:	andsle	r1, r1, r3, asr #24
    a9b4:	ldrbtmi	r4, [r9], #-2364	; 0xfffff6c4
    a9b8:	svc	0x00f6f7f9
    a9bc:	cmnlt	r8, #5242880	; 0x500000
    a9c0:	stmdavs	r0!, {r0, r9, sl, lr}
    a9c4:	stc2l	0, cr15, [r4, #20]
    a9c8:			; <UNDEFINED> instruction: 0xf003b158
    a9cc:			; <UNDEFINED> instruction: 0x4601fc77
    a9d0:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
    a9d4:	ldc2	0, cr15, [r0], #60	; 0x3c
    a9d8:			; <UNDEFINED> instruction: 0x46394835
    a9dc:			; <UNDEFINED> instruction: 0xf00f4478
    a9e0:	stmdavs	r0!, {r0, r1, r3, r5, r7, sl, fp, ip, sp, lr, pc}
    a9e4:			; <UNDEFINED> instruction: 0xff1ef004
    a9e8:			; <UNDEFINED> instruction: 0x464b4a32
    a9ec:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    a9f0:			; <UNDEFINED> instruction: 0xf7fa4628
    a9f4:			; <UNDEFINED> instruction: 0x4628e8be
    a9f8:	ldc	7, cr15, [ip], {249}	; 0xf9
    a9fc:	ldrdeq	pc, [r0], -r8
    aa00:	ldc	7, cr15, [ip, #996]	; 0x3e4
    aa04:	mulcc	r0, r9, r8
    aa08:	stmdbmi	fp!, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    aa0c:	andcs	r4, r1, sl, asr #12
    aa10:			; <UNDEFINED> instruction: 0xf7f94479
    aa14:	andcs	lr, r0, r8, lsr #24
    aa18:	b	febc8a08 <mkdtemp@@Base+0xfeb9d8f8>
    aa1c:	b	fee48a0c <mkdtemp@@Base+0xfee1d8fc>
    aa20:			; <UNDEFINED> instruction: 0xf7f96800
    aa24:			; <UNDEFINED> instruction: 0x4639eafc
    aa28:	stmdami	r4!, {r1, r9, sl, lr}
    aa2c:			; <UNDEFINED> instruction: 0xf00f4478
    aa30:	stmdami	r3!, {r0, r1, r7, sl, fp, ip, sp, lr, pc}
    aa34:			; <UNDEFINED> instruction: 0xf7fa4478
    aa38:	strb	lr, [ip, r2, lsr #18]!
    aa3c:	andeq	r7, r5, lr, lsr #19
    aa40:	andeq	r7, r5, lr, lsl r3
    aa44:	muleq	r0, r4, r5
    aa48:	andeq	r7, r5, r6, lsl r3
    aa4c:	ldrdeq	r7, [r5], -lr
    aa50:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
    aa54:	ldrdeq	r3, [r2], -ip
    aa58:	andeq	r7, r5, r0, lsr r9
    aa5c:	ldrdeq	r3, [r2], -ip
    aa60:	andeq	r3, r2, lr, ror #31
    aa64:			; <UNDEFINED> instruction: 0x000578be
    aa68:	andeq	r7, r5, r2, lsl sp
    aa6c:			; <UNDEFINED> instruction: 0x00023fbc
    aa70:	andeq	r3, r2, r6, lsl #27
    aa74:	andeq	r3, r2, r8, asr sp
    aa78:	andeq	r7, r5, sl, asr #16
    aa7c:	andeq	r7, r5, sl, lsl #25
    aa80:	andeq	r3, r2, lr, lsl #29
    aa84:	andeq	r3, r2, sl, ror #12
    aa88:	andeq	r2, r2, lr, lsr #25
    aa8c:	ldrdeq	r3, [r2], -r6
    aa90:	muleq	r2, lr, lr
    aa94:	andeq	r0, r0, r0, lsr #11
    aa98:	muleq	r0, r8, r5
    aa9c:	andeq	r3, r2, ip, asr #26
    aaa0:	andeq	r3, r2, r2, asr lr
    aaa4:	andeq	r4, r2, r0, lsl #30
    aaa8:	andeq	r3, r2, lr, ror #21
    aaac:	andeq	r3, r2, r2, lsr #29
    aab0:	andeq	r3, r2, r8, asr lr
    aab4:	muleq	r2, r2, r8
    aab8:	andeq	r3, r2, ip, ror lr
    aabc:	andeq	r3, r2, r0, lsr lr
    aac0:	andeq	r3, r2, r0, ror lr
    aac4:	ldmdbmi	sp!, {r2, r3, r4, r5, r6, r8, r9, fp, lr}^
    aac8:	ldrbtmi	r4, [fp], #-2685	; 0xfffff583
    aacc:	ldrblt	r4, [r0, #1145]!	; 0x479
    aad0:	ldmdbvs	fp, {r0, r1, r5, r7, ip, sp, pc}^
    aad4:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    aad8:			; <UNDEFINED> instruction: 0xf04f9221
    aadc:	blcs	b2e4 <PEM_write_bio_PrivateKey@plt+0x62e8>
    aae0:	addhi	pc, r7, r0
    aae4:	bge	19dcc8 <mkdtemp@@Base+0x172bb8>
    aae8:	ldrbtmi	r2, [ip], #-3
    aaec:			; <UNDEFINED> instruction: 0xf7f94621
    aaf0:	andcc	lr, r1, sl, ror #31
    aaf4:	ldmdbmi	r4!, {r1, r4, r5, r6, ip, lr, pc}^
    aaf8:	cdpge	15, 0, cr10, cr5, cr4, {0}
    aafc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    ab00:			; <UNDEFINED> instruction: 0x4632463b
    ab04:	cdp2	0, 9, cr15, cr10, cr14, {0}
    ab08:	svceq	0x002bf110
    ab0c:	andle	r4, sl, r4, lsl #12
    ab10:			; <UNDEFINED> instruction: 0x4620b338
    ab14:	blx	ff4c6b2a <mkdtemp@@Base+0xff49ba1a>
    ab18:	ldrbtmi	r4, [r9], #-2412	; 0xfffff694
    ab1c:	stmdami	ip!, {r1, r9, sl, lr}^
    ab20:			; <UNDEFINED> instruction: 0xf00f4478
    ab24:	blmi	1b09b50 <mkdtemp@@Base+0x1adea40>
    ab28:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    ab2c:	rsbsle	r2, pc, r0, lsl #16
    ab30:			; <UNDEFINED> instruction: 0xff4ef012
    ab34:	stmdami	r8!, {r0, r2, r9, sl, lr}^
    ab38:			; <UNDEFINED> instruction: 0x4632463b
    ab3c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    ab40:	cdp2	0, 7, cr15, cr12, cr14, {0}
    ab44:	strtmi	r4, [r8], -r4, lsl #12
    ab48:	mcr	7, 0, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    ab4c:	rscscc	pc, pc, #79	; 0x4f
    ab50:	strtmi	r4, [r8], -r1, lsl #12
    ab54:	mcr	7, 5, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    ab58:			; <UNDEFINED> instruction: 0xf7f94628
    ab5c:	stccs	12, cr14, [r0], {240}	; 0xf0
    ab60:	stmdbls	r4, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    ab64:	ldmdami	sp, {r0, r3, r4, r8, ip, sp, pc}^
    ab68:			; <UNDEFINED> instruction: 0xf0164478
    ab6c:	blmi	1749f68 <mkdtemp@@Base+0x171ee58>
    ab70:	bvs	ff61bd64 <mkdtemp@@Base+0xff5f0c54>
    ab74:	rsble	r2, r2, r0, lsl #16
    ab78:			; <UNDEFINED> instruction: 0xff2af012
    ab7c:	ldmdami	r9, {r2, r9, sl, lr}^
    ab80:	cdpmi	6, 5, cr4, cr9, cr2, {1}
    ab84:	blls	11bd6c <mkdtemp@@Base+0xf0c5c>
    ab88:	ldmib	r0, {r1, r2, r3, r4, r5, r6, sl, lr}^
    ab8c:	blvs	fe00ffc4 <mkdtemp@@Base+0xfdfe4eb4>
    ab90:	ldrtmi	r9, [r1], -r2, lsl #2
    ab94:	streq	lr, [r0, #-2509]	; 0xfffff633
    ab98:			; <UNDEFINED> instruction: 0xf00e9805
    ab9c:	strmi	pc, [r5], -r7, asr #26
    aba0:			; <UNDEFINED> instruction: 0xf003b368
    aba4:	ldrtmi	pc, [r1], -fp, lsl #23	; <UNPREDICTABLE>
    aba8:	ldmdami	r0, {r1, r9, sl, lr}^
    abac:			; <UNDEFINED> instruction: 0xf0104478
    abb0:	qadd8mi	pc, r0, r1	; <UNPREDICTABLE>
    abb4:	ldcl	7, cr15, [r8, #996]	; 0x3e4
    abb8:	rscscc	pc, pc, #79	; 0x4f
    abbc:	strtmi	r4, [r0], -r1, lsl #12
    abc0:	mrc	7, 3, APSR_nzcv, cr8, cr9, {7}
    abc4:			; <UNDEFINED> instruction: 0xf7f94620
    abc8:	stmdals	r5, {r1, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    abcc:	cdp2	0, 2, cr15, cr10, cr4, {0}
    abd0:			; <UNDEFINED> instruction: 0xf7f99804
    abd4:			; <UNDEFINED> instruction: 0x2001ecb4
    abd8:	stmib	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    abdc:	ldmib	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    abe0:			; <UNDEFINED> instruction: 0xf7f96800
    abe4:			; <UNDEFINED> instruction: 0x4621ea1c
    abe8:	stmdami	r1, {r1, r9, sl, lr}^
    abec:			; <UNDEFINED> instruction: 0xf00f4478
    abf0:	stmdbmi	r0, {r0, r1, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
    abf4:	ldrbtmi	r3, [r9], #-20	; 0xffffffec
    abf8:	blx	48bfe <mkdtemp@@Base+0x1daee>
    abfc:			; <UNDEFINED> instruction: 0x4620e772
    ac00:	ldc	7, cr15, [r2, #996]!	; 0x3e4
    ac04:	rscscc	pc, pc, #79	; 0x4f
    ac08:	strtmi	r4, [r0], -r1, lsl #12
    ac0c:	mrc	7, 2, APSR_nzcv, cr2, cr9, {7}
    ac10:			; <UNDEFINED> instruction: 0xf7f94620
    ac14:	stmdals	r5, {r2, r4, r7, sl, fp, sp, lr, pc}
    ac18:	cdp2	0, 0, cr15, cr4, cr4, {0}
    ac1c:			; <UNDEFINED> instruction: 0xf7f99804
    ac20:	ldmdami	r5!, {r1, r2, r3, r7, sl, fp, sp, lr, pc}
    ac24:			; <UNDEFINED> instruction: 0xf7fa4478
    ac28:	strtmi	lr, [r8], -sl, lsr #16
    ac2c:	stmib	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ac30:	tstcs	r2, r2, lsr r8
    ac34:			; <UNDEFINED> instruction: 0xf0124478
    ac38:			; <UNDEFINED> instruction: 0x4605faf9
    ac3c:	ldmdami	r0!, {r0, r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    ac40:	ldrbtmi	r2, [r8], #-258	; 0xfffffefe
    ac44:	blx	ffcc6c94 <mkdtemp@@Base+0xffc9bb84>
    ac48:	strmi	r2, [r4], -r2, lsl #2
    ac4c:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
    ac50:	blx	ffb46ca0 <mkdtemp@@Base+0xffb1bb90>
    ac54:	strtmi	r4, [r0], -r5, lsl #12
    ac58:			; <UNDEFINED> instruction: 0xf7fa4629
    ac5c:	mvnslt	lr, r2, lsl #19
    ac60:			; <UNDEFINED> instruction: 0xf7f94620
    ac64:			; <UNDEFINED> instruction: 0xf04fed82
    ac68:			; <UNDEFINED> instruction: 0x460132ff
    ac6c:			; <UNDEFINED> instruction: 0xf7f94620
    ac70:	strtmi	lr, [r8], -r2, lsr #28
    ac74:	ldcl	7, cr15, [r8, #-996]!	; 0xfffffc1c
    ac78:	rscscc	pc, pc, #79	; 0x4f
    ac7c:	strtmi	r4, [r8], -r1, lsl #12
    ac80:	mrc	7, 0, APSR_nzcv, cr8, cr9, {7}
    ac84:			; <UNDEFINED> instruction: 0xf7f94620
    ac88:			; <UNDEFINED> instruction: 0x4628ec5a
    ac8c:	mrrc	7, 15, pc, r6, cr9	; <UNPREDICTABLE>
    ac90:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
    ac94:	svc	0x00f2f7f9
    ac98:			; <UNDEFINED> instruction: 0xf7fa2001
    ac9c:	strtmi	lr, [r8], -lr, ror #18
    aca0:	stcl	7, cr15, [r2, #-996]!	; 0xfffffc1c
    aca4:	rscscc	pc, pc, #79	; 0x4f
    aca8:	strtmi	r4, [r8], -r1, lsl #12
    acac:	mcr	7, 0, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
    acb0:			; <UNDEFINED> instruction: 0xf7f94628
    acb4:	strb	lr, [r2, -r4, asr #24]!
    acb8:	andeq	r7, r5, r2, lsl #12
    acbc:	andeq	r6, r5, r8, ror pc
    acc0:	muleq	r0, r4, r5
    acc4:	andeq	r7, r5, sl, lsr sl
    acc8:	andeq	r8, r2, sl, lsr r4
    accc:	andeq	r7, r5, sl, lsl #20
    acd0:	andeq	r3, r2, ip, lsr #27
    acd4:	andeq	r7, r5, r4, lsr #11
    acd8:	andeq	r7, r5, r6, ror #19
    acdc:	andeq	r3, r2, r0, lsl #27
    ace0:	andeq	r7, r5, ip, asr r5
    ace4:	andeq	r7, r5, r8, asr #10
    ace8:	muleq	r5, ip, r9
    acec:			; <UNDEFINED> instruction: 0x00023db0
    acf0:	andeq	r3, r2, r8, lsl #20
    acf4:	ldrdeq	r3, [r2], -sl
    acf8:	andeq	r3, r2, r4, asr sp
    acfc:	andeq	r3, r2, r0, lsl #25
    ad00:			; <UNDEFINED> instruction: 0x00023cbe
    ad04:	andeq	r3, r2, r6, asr #3
    ad08:	andeq	r3, r2, r2, lsr #25
    ad0c:	svcmi	0x00f0e92d
    ad10:	vpush	{d4-d24}
    ad14:	stmibmi	sl!, {r1, r8, r9, fp, pc}
    ad18:	bmi	fea9bf0c <mkdtemp@@Base+0xfea70dfc>
    ad1c:	cfstrsmi	mvf4, [sl, #484]!	; 0x1e4
    ad20:	adclt	r6, r7, fp, asr r9
    ad24:	ldrbtmi	r5, [sp], #-2186	; 0xfffff776
    ad28:	eorls	r6, r5, #1179648	; 0x120000
    ad2c:	andeq	pc, r0, #79	; 0x4f
    ad30:	stmib	sp, {r9, sp}^
    ad34:	blcs	13554 <PEM_write_bio_PrivateKey@plt+0xe558>
    ad38:	mrshi	pc, CPSR	; <UNPREDICTABLE>
    ad3c:	ldrbtmi	r4, [ip], #-3235	; 0xfffff35d
    ad40:	blcs	b6cdd4 <mkdtemp@@Base+0xb41cc4>
    ad44:	rscshi	pc, pc, r0
    ad48:	strtmi	r4, [r0], -r1, lsr #19
    ad4c:			; <UNDEFINED> instruction: 0xf7f94479
    ad50:	mcr	13, 0, lr, cr8, cr12, {2}
    ad54:	stmdacs	r0, {r4, r9, fp}
    ad58:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
    ad5c:	bmi	fe446584 <mkdtemp@@Base+0xfe41b474>
    ad60:	rsbsge	pc, r0, #14614528	; 0xdf0000
    ad64:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    ad68:	rsblt	pc, ip, #14614528	; 0xdf0000
    ad6c:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    ad70:	blmi	fe69c160 <mkdtemp@@Base+0xfe671050>
    ad74:	ldrbtmi	r2, [fp], #1280	; 0x500
    ad78:			; <UNDEFINED> instruction: 0x462e4657
    ad7c:	strbmi	r4, [r1], sl, asr #13
    ad80:	movwls	r4, #13435	; 0x347b
    ad84:	movwls	r2, #4865	; 0x1301
    ad88:	bcc	4465f0 <mkdtemp@@Base+0x41b4e0>
    ad8c:	ldrbmi	r2, [r1], -sl, lsl #4
    ad90:			; <UNDEFINED> instruction: 0xf7f94648
    ad94:	andcc	lr, r1, r0, lsl #30
    ad98:	addhi	pc, r7, r0
    ad9c:	ldrbmi	r9, [r9], -r6, lsl #24
    ada0:	strtmi	r3, [r0], -r1, lsl #10
    ada4:			; <UNDEFINED> instruction: 0xf7fa9404
    ada8:	movwcs	lr, #2082	; 0x822
    adac:	strtpl	r4, [r3], #-1593	; 0xfffff9c7
    adb0:			; <UNDEFINED> instruction: 0x8018f8dd
    adb4:			; <UNDEFINED> instruction: 0xf7f94640
    adb8:	bl	246d00 <mkdtemp@@Base+0x21bbf0>
    adbc:	mrsls	r0, (UNDEF: 20)
    adc0:	andcc	pc, r0, r8, lsl r8	; <UNPREDICTABLE>
    adc4:	svclt	0x00182b00
    adc8:	svclt	0x000c2b23
    adcc:	strcs	r2, [r0], #-1025	; 0xfffffbff
    add0:	stccs	0, cr13, [r1, #-872]	; 0xfffffc98
    add4:	bmi	fe0bf210 <mkdtemp@@Base+0xfe094100>
    add8:	andls	r4, r2, #2046820352	; 0x7a000000
    addc:	blcs	b6ce30 <mkdtemp@@Base+0xb41d20>
    ade0:	strmi	sp, [r8], -r7
    ade4:	ldrbtmi	r4, [r9], #-2431	; 0xfffff681
    ade8:	ldcl	7, cr15, [ip, #996]!	; 0x3e4
    adec:	stmdacs	r0, {r1, r9, fp, ip, pc}
    adf0:			; <UNDEFINED> instruction: 0xf10dd16b
    adf4:			; <UNDEFINED> instruction: 0x46400810
    adf8:	mrc2	7, 6, pc, cr10, cr12, {7}
    adfc:	mvnlt	r4, r4, lsl #12
    ae00:	ldmdavc	sl, {r2, r8, r9, fp, ip, pc}
    ae04:	svclt	0x00182a20
    ae08:	tstle	r6, r9, lsl #20
    ae0c:	movwls	r3, #17153	; 0x4301
    ae10:	bcs	268e80 <mkdtemp@@Base+0x23dd70>
    ae14:	bcs	83aa7c <mkdtemp@@Base+0x80f96c>
    ae18:	bcs	3f200 <mkdtemp@@Base+0x140f0>
    ae1c:	bcs	8faa84 <mkdtemp@@Base+0x8cf974>
    ae20:			; <UNDEFINED> instruction: 0xf04f4620
    ae24:	andls	r0, r1, #0, 4
    ae28:	sadd16mi	fp, lr, r8
    ae2c:			; <UNDEFINED> instruction: 0xf7fd4631
    ae30:			; <UNDEFINED> instruction: 0x4620fe5f
    ae34:	ldc2l	0, cr15, [r6], #16
    ae38:	stmdals	r4, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    ae3c:	andcs	sl, sl, #81920	; 0x14000
    ae40:	stcl	7, cr15, [sl, #-996]	; 0xfffffc1c
    ae44:	blls	1774ac <mkdtemp@@Base+0x14c39c>
    ae48:	ldmdavc	fp, {r0, r1, r3, r7, r8, ip, sp, pc}
    ae4c:	svclt	0x00182b20
    ae50:	tstle	ip, r9, lsl #22
    ae54:			; <UNDEFINED> instruction: 0xf7fc4640
    ae58:	strmi	pc, [r4], -fp, lsr #29
    ae5c:	bicle	r2, pc, r0, lsl #16
    ae60:	bne	fe4466c8 <mkdtemp@@Base+0xfe41b5b8>
    ae64:	stmdals	r3, {r1, r3, r5, r9, sl, lr}
    ae68:	mcr2	0, 6, pc, cr14, cr0, {0}	; <UNPREDICTABLE>
    ae6c:	cdpls	7, 0, cr14, cr4, cr12, {4}
    ae70:	ldmdavc	r3!, {sp}
    ae74:	blcs	1c740 <error@@Base+0xc6c>
    ae78:	ldmdblt	r8, {r1, r2, r7, ip, lr, pc}
    ae7c:	svclt	0x00182b20
    ae80:	subsle	r2, ip, r9, lsl #22
    ae84:	andle	r2, sl, ip, asr fp
    ae88:	bls	115b18 <mkdtemp@@Base+0xeaa08>
    ae8c:			; <UNDEFINED> instruction: 0xf080bf08
    ae90:	mrrcne	0, 0, r0, r1, cr1
    ae94:	ldmdavc	r3, {r2, r8, ip, pc}^
    ae98:	mvnle	r2, r0, lsl #22
    ae9c:	stmdavc	fp, {r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    aea0:	svclt	0x000c2b22
    aea4:	bls	111fd4 <mkdtemp@@Base+0xe6ec4>
    aea8:	mrc	7, 0, lr, cr8, cr3, {7}
    aeac:			; <UNDEFINED> instruction: 0xf7f90a10
    aeb0:	stmdals	r6, {r1, r6, r7, r8, fp, sp, lr, pc}
    aeb4:	bl	10c8ea0 <mkdtemp@@Base+0x109dd90>
    aeb8:	blcs	31ac4 <mkdtemp@@Base+0x69b4>
    aebc:	stmdami	sl, {r2, r3, r4, r5, ip, lr, pc}^
    aec0:	bne	fe446728 <mkdtemp@@Base+0xfe41b618>
    aec4:			; <UNDEFINED> instruction: 0xf00f4478
    aec8:			; <UNDEFINED> instruction: 0x4640fa37
    aecc:			; <UNDEFINED> instruction: 0xf7f99201
    aed0:	vmov.s16	lr, d8[0]
    aed4:			; <UNDEFINED> instruction: 0xf7f90a10
    aed8:	bls	85598 <mkdtemp@@Base+0x5a488>
    aedc:	stmib	sp, {r0, r1, sp}^
    aee0:	ldrmi	r4, [r1], -r8, lsl #8
    aee4:			; <UNDEFINED> instruction: 0xf7f9aa0a
    aee8:	andcc	lr, r1, lr, ror #27
    aeec:	cdpge	0, 0, cr13, cr8, cr11, {2}
    aef0:	cdp	13, 1, cr10, cr8, cr9, {0}
    aef4:			; <UNDEFINED> instruction: 0x46320a90
    aef8:			; <UNDEFINED> instruction: 0xf00e4629
    aefc:	strdlt	pc, [r8, r9]
    af00:			; <UNDEFINED> instruction: 0xf9dcf003
    af04:	bne	fe44676c <mkdtemp@@Base+0xfe41b65c>
    af08:	ldmdami	r8!, {r1, r9, sl, lr}
    af0c:			; <UNDEFINED> instruction: 0xf0104478
    af10:	mrc	14, 0, APSR_nzcv, cr8, cr11, {3}
    af14:			; <UNDEFINED> instruction: 0x46330a90
    af18:	strtmi	r4, [r1], -sl, lsr #12
    af1c:	stc2	0, cr15, [lr], {14}
    af20:	teqle	ip, r0, lsl #16
    af24:	ldrdne	lr, [r8], -sp
    af28:	stc2l	7, cr15, [r2, #1012]!	; 0x3f4
    af2c:			; <UNDEFINED> instruction: 0xf0049809
    af30:	stmdals	r8, {r0, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    af34:	bl	c8f20 <mkdtemp@@Base+0x9de10>
    af38:			; <UNDEFINED> instruction: 0xf7fa2000
    af3c:	mcrrne	8, 1, lr, fp, cr14
    af40:	andvc	r9, r8, r4, lsl #6
    af44:	blmi	ac4d64 <mkdtemp@@Base+0xa99c54>
    af48:	stmiapl	fp!, {r1, r3, r5, r9, fp, lr}^
    af4c:	mcr	4, 0, r4, cr8, cr10, {3}
    af50:	ldmdavs	fp, {r4, r7, r9, fp, sp}
    af54:	bcc	44677c <mkdtemp@@Base+0x41b66c>
    af58:	stmdbmi	r7!, {r1, r8, r9, sl, sp, lr, pc}
    af5c:	ldrbtmi	r3, [r9], #-20	; 0xffffffec
    af60:			; <UNDEFINED> instruction: 0xf94cf7ff
    af64:	blmi	984b14 <mkdtemp@@Base+0x959a04>
    af68:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    af6c:			; <UNDEFINED> instruction: 0xf7fa9101
    af70:	stmdavs	r0, {r4, fp, sp, lr, pc}
    af74:	ldmda	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    af78:	strtmi	r9, [r2], -r1, lsl #18
    af7c:	stmdami	r0!, {r0, r1, r9, sl, lr}
    af80:			; <UNDEFINED> instruction: 0xf00f4478
    af84:			; <UNDEFINED> instruction: 0xf7faf9d9
    af88:	stmdavs	r0, {r2, fp, sp, lr, pc}
    af8c:	stmda	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    af90:	bne	fe4467f8 <mkdtemp@@Base+0xfe41b6e8>
    af94:	ldmdami	fp, {r1, r9, sl, lr}
    af98:			; <UNDEFINED> instruction: 0xf00f4478
    af9c:			; <UNDEFINED> instruction: 0xf003f9cd
    afa0:	vnmls.f16	s30, s17, s26
    afa4:			; <UNDEFINED> instruction: 0x46021a90
    afa8:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    afac:	mcr2	0, 1, pc, cr12, cr0, {0}	; <UNPREDICTABLE>
    afb0:	mrc	8, 0, r4, cr8, cr6, {0}
    afb4:	ldrbtmi	r1, [r8], #-2704	; 0xfffff570
    afb8:			; <UNDEFINED> instruction: 0xf9bef00f
    afbc:			; <UNDEFINED> instruction: 0x000573b4
    afc0:	andeq	r6, r5, r8, lsr #26
    afc4:	muleq	r0, r4, r5
    afc8:	andeq	r6, r5, lr, lsl sp
    afcc:	andeq	r7, r5, r6, ror #15
    afd0:	muleq	r2, r4, r8
    afd4:	andeq	r3, r2, r0, ror r2
    afd8:	andeq	r3, r2, lr, asr #18
    afdc:	andeq	r3, r2, r8, lsl #25
    afe0:	andeq	r7, r5, ip, asr #14
    afe4:	andeq	r3, r2, lr, asr #23
    afe8:	andeq	r3, r2, r0, ror #22
    afec:			; <UNDEFINED> instruction: 0x00023ab4
    aff0:	muleq	r0, r8, r5
    aff4:	andeq	r3, r2, ip, ror r6
    aff8:	andeq	r3, r2, r2, ror r6
    affc:	andeq	r0, r0, r0, ror #10
    b000:	andeq	r3, r2, r0, ror r6
    b004:	andeq	r3, r2, ip, asr r6
    b008:	andeq	r3, r2, lr, lsr #20
    b00c:	andeq	r3, r2, sl, lsr sl
    b010:	stmibmi	lr, {r0, r2, r3, r7, r8, r9, fp, lr}
    b014:	ldrbtmi	r4, [fp], #-2702	; 0xfffff572
    b018:	push	{r0, r3, r4, r5, r6, sl, lr}
    b01c:	ldrshtlt	r4, [r7], r0
    b020:			; <UNDEFINED> instruction: 0x4606695b
    b024:	stcmi	8, cr5, [fp, #552]	; 0x228
    b028:	eorsls	r6, r5, #1179648	; 0x120000
    b02c:	andeq	pc, r0, #79	; 0x4f
    b030:	blcs	1c22c <error@@Base+0x758>
    b034:	stcmi	0, cr13, [r8], {52}	; 0x34
    b038:	andcs	sl, r3, sl, lsl #20
    b03c:			; <UNDEFINED> instruction: 0x4621447c
    b040:	stcl	7, cr15, [r0, #-996]	; 0xfffffc1c
    b044:	andsle	r3, fp, r1
    b048:	andcs	sl, r0, #147456	; 0x24000
    b04c:			; <UNDEFINED> instruction: 0xf00e4620
    b050:	ldmdblt	r8!, {r0, r1, r2, r3, r6, sl, fp, ip, sp, lr, pc}^
    b054:	ldrbtmi	r4, [ip], #-3201	; 0xfffff37f
    b058:	bcs	664e8 <mkdtemp@@Base+0x3b3d8>
    b05c:	bcs	bf1b0 <mkdtemp@@Base+0x940a0>
    b060:	tstlt	sl, #58	; 0x3a
    b064:	ldmdami	pc!, {r1, r2, r3, r4, r5, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    b068:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b06c:	orrsvc	pc, r6, r1, lsl #10
    b070:			; <UNDEFINED> instruction: 0xf962f00f
    b074:	tstcs	r0, r0, lsr #12
    b078:	stc2	7, cr15, [ip, #-1008]!	; 0xfffffc10
    b07c:	strb	r9, [r9, r9]!
    b080:	stmiapl	fp!, {r0, r3, r4, r5, r6, r8, r9, fp, lr}^
    b084:	tstls	r7, r9, lsl r8
    b088:	svc	0x0082f7f9
    b08c:			; <UNDEFINED> instruction: 0xf7f86800
    b090:	stmdbls	r7, {r1, r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    b094:	strmi	r4, [r3], -r2, lsr #12
    b098:	ldrbtmi	r4, [r8], #-2164	; 0xfffff78c
    b09c:			; <UNDEFINED> instruction: 0xf94cf00f
    b0a0:	andscc	r4, r4, r3, ror r9
    b0a4:			; <UNDEFINED> instruction: 0xf7ff4479
    b0a8:	strb	pc, [r4, r9, lsr #17]	; <UNPREDICTABLE>
    b0ac:	ldrdls	pc, [r4], -sp	; <UNPREDICTABLE>
    b0b0:	blx	fe8470c4 <mkdtemp@@Base+0xfe81bfb4>
    b0b4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    b0b8:	adchi	pc, r3, r0
    b0bc:	strbmi	r4, [r8], -r1, lsl #12
    b0c0:	cdp2	0, 7, cr15, cr0, cr4, {0}
    b0c4:	stmdacs	r0, {r7, r9, sl, lr}
    b0c8:			; <UNDEFINED> instruction: 0xf003d04b
    b0cc:			; <UNDEFINED> instruction: 0x4601f8f7
    b0d0:	ldrbtmi	r4, [r8], #-2152	; 0xfffff798
    b0d4:			; <UNDEFINED> instruction: 0xf930f00f
    b0d8:	stmdavs	r0!, {r0, r3, sl, fp, ip, pc}
    b0dc:	blx	2470f6 <mkdtemp@@Base+0x21bfe6>
    b0e0:	eorsle	r2, r2, r1, lsl #16
    b0e4:	eorle	r2, r5, r2, lsl #16
    b0e8:			; <UNDEFINED> instruction: 0xf0002800
    b0ec:			; <UNDEFINED> instruction: 0x46208091
    b0f0:			; <UNDEFINED> instruction: 0xf8fef004
    b0f4:	ldrbtmi	r4, [r9], #-2400	; 0xfffff6a0
    b0f8:	orrvc	pc, ip, r1, lsl #10
    b0fc:	ldmdami	pc, {r1, r9, sl, lr}^	; <UNPREDICTABLE>
    b100:			; <UNDEFINED> instruction: 0xf00f4478
    b104:			; <UNDEFINED> instruction: 0x9c09f919
    b108:			; <UNDEFINED> instruction: 0xf0046820
    b10c:	stmdacs	r1, {r0, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    b110:	stmdacs	r2, {r0, r1, r3, r4, ip, lr, pc}
    b114:	stmdacs	r0, {r1, r2, r3, ip, lr, pc}
    b118:	addhi	pc, r6, r0
    b11c:			; <UNDEFINED> instruction: 0xf0044620
    b120:	ldmdbmi	r7, {r0, r1, r2, r5, r6, r7, fp, ip, sp, lr, pc}^
    b124:			; <UNDEFINED> instruction: 0xf5014479
    b128:	strmi	r7, [r2], -r2, lsl #3
    b12c:	ldrbtmi	r4, [r8], #-2133	; 0xfffff7ab
    b130:			; <UNDEFINED> instruction: 0xf902f00f
    b134:	stmdbvs	r1!, {r2, r4, r6, r8, r9, fp, lr}^
    b138:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    b13c:	bl	1f49128 <mkdtemp@@Base+0x1f1e018>
    b140:	rsbsle	r2, sp, r0, lsl #16
    b144:			; <UNDEFINED> instruction: 0xf7f92000
    b148:	blmi	1406db0 <mkdtemp@@Base+0x13dbca0>
    b14c:	stmiapl	fp!, {r0, r5, r6, r7, fp, sp, lr}^
    b150:			; <UNDEFINED> instruction: 0xf7f96818
    b154:	stmdacs	r0, {r2, r5, r8, fp, sp, lr, pc}
    b158:	stmdami	ip, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    b15c:			; <UNDEFINED> instruction: 0xf00f4478
    b160:	smlattcs	r1, fp, r8, pc	; <UNPREDICTABLE>
    b164:			; <UNDEFINED> instruction: 0xf00a4638
    b168:	strmi	pc, [r2], sp, ror #21
    b16c:	suble	r2, r1, r0, lsl #16
    b170:	ldrbcc	r4, [r4], #-1608	; 0xfffff9b8
    b174:	blx	dc718c <mkdtemp@@Base+0xd9c07c>
    b178:	strbmi	r4, [r8], -r3, lsl #13
    b17c:			; <UNDEFINED> instruction: 0xf8b8f004
    b180:			; <UNDEFINED> instruction: 0xf8df6831
    b184:	absges	f4, #4.0
    b188:	strls	r2, [r4], #-829	; 0xfffffcc3
    b18c:	strdls	r4, [r3, -ip]
    b190:	andgt	pc, r0, sp, asr #17
    b194:			; <UNDEFINED> instruction: 0xf8cd4619
    b198:	ldcmi	0, cr11, [lr], #-16
    b19c:			; <UNDEFINED> instruction: 0x4602447c
    b1a0:	andls	r4, r2, #48, 12	; 0x3000000
    b1a4:			; <UNDEFINED> instruction: 0xf7f92201
    b1a8:	strbmi	lr, [r8], -lr, ror #23
    b1ac:	blx	ec71c6 <mkdtemp@@Base+0xe9c0b6>
    b1b0:			; <UNDEFINED> instruction: 0xf0034638
    b1b4:	bmi	d49c70 <mkdtemp@@Base+0xd1eb60>
    b1b8:	tstcs	r1, r7, lsr fp
    b1bc:	ldrbtmi	r5, [fp], #-2221	; 0xfffff753
    b1c0:	stmdavs	r8!, {r1, r5, r9, sl, lr}
    b1c4:	ldcl	7, cr15, [r4], {249}	; 0xf9
    b1c8:			; <UNDEFINED> instruction: 0x46334a34
    b1cc:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    b1d0:	andge	pc, r0, sp, asr #17
    b1d4:			; <UNDEFINED> instruction: 0xf7f96828
    b1d8:	blmi	c86510 <mkdtemp@@Base+0xc5b400>
    b1dc:	tstcs	r1, r2, lsr #12
    b1e0:	stmdavs	r8!, {r0, r1, r3, r4, r5, r6, sl, lr}
    b1e4:	stcl	7, cr15, [r4], {249}	; 0xf9
    b1e8:			; <UNDEFINED> instruction: 0xf7f94650
    b1ec:	strbmi	lr, [r0], -r8, lsr #19
    b1f0:	mcr	7, 6, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
    b1f4:	stmdami	ip!, {r0, r1, r3, r5, r8, fp, lr}
    b1f8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b1fc:			; <UNDEFINED> instruction: 0xf00f31f0
    b200:	stmdbmi	sl!, {r0, r1, r3, r4, r7, fp, ip, sp, lr, pc}
    b204:	ldrbtmi	r4, [r9], #-2090	; 0xfffff7d6
    b208:	mvnscc	r4, r8, ror r4
    b20c:			; <UNDEFINED> instruction: 0xf894f00f
    b210:	stmiavs	r1!, {r0, r2, r3, r4, r8, r9, fp, lr}
    b214:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    b218:	mcr	7, 1, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    b21c:	orrsle	r2, r1, r0, lsl #16
    b220:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
    b224:			; <UNDEFINED> instruction: 0xf888f00f
    b228:	stmiavs	r1!, {r0, r1, r2, r4, r8, r9, fp, lr}
    b22c:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    b230:	mcr	7, 2, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
    b234:	orrle	r2, r5, r0, lsl #16
    b238:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
    b23c:			; <UNDEFINED> instruction: 0xf87cf00f
    b240:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
    b244:			; <UNDEFINED> instruction: 0xf878f00f
    b248:	strheq	r7, [r5], -r6
    b24c:	andeq	r6, r5, ip, lsr #20
    b250:	muleq	r0, r4, r5
    b254:	andeq	r6, r5, r4, lsl sl
    b258:	andeq	r7, r5, r8, ror #9
    b25c:	andeq	r7, r5, r6, ror r0
    b260:	andeq	r4, r2, r8, lsl #26
    b264:	andeq	r3, r2, r2, lsr #22
    b268:	andeq	r0, r0, r0, ror #10
    b26c:	andeq	r3, r2, r6, asr r5
    b270:	andeq	r3, r2, ip, lsr #10
    b274:	andeq	r3, r2, r2, ror r9
    b278:	andeq	r4, r2, sl, ror ip
    b27c:	andeq	r3, r2, r0, asr sl
    b280:	andeq	r4, r2, ip, asr #24
    b284:	andeq	r3, r2, r2, lsr #20
    b288:	andeq	r0, r0, r0, lsr #11
    b28c:			; <UNDEFINED> instruction: 0x000239bc
    b290:	strdeq	r3, [r2], -r0
    b294:	andeq	r4, r2, r8, lsl #19
    b298:	andeq	r3, r2, sl, ror #17
    b29c:	strdeq	r3, [r2], -sl
    b2a0:	strdeq	r3, [r2], -ip
    b2a4:	andeq	r4, r2, r8, ror fp
    b2a8:	andeq	r3, r2, r2, ror #16
    b2ac:	andeq	r4, r2, sl, ror #22
    b2b0:	andeq	r2, r2, r4, asr #30
    b2b4:	andeq	r3, r2, sl, asr #18
    b2b8:	andeq	r3, r2, r2, asr #17
    b2bc:	strdeq	r3, [r2], -r2
    b2c0:	mvnsmi	lr, sp, lsr #18
    b2c4:	stcmi	0, cr11, [r8], #-632	; 0xfffffd88
    b2c8:	blmi	a1ccf0 <mkdtemp@@Base+0x9f1be0>
    b2cc:	ldrbtmi	r4, [ip], #-1537	; 0xfffff9ff
    b2d0:	ldrmi	r4, [r6], -r5, lsl #12
    b2d4:	stmiapl	r3!, {r0, r1, sp}^
    b2d8:	strcs	sl, [r0], #-2562	; 0xfffff5fe
    b2dc:	ldmdavs	fp, {r2, r5, r8, r9, sl, fp, lr}
    b2e0:			; <UNDEFINED> instruction: 0xf04f931d
    b2e4:	strls	r0, [r1], #-768	; 0xfffffd00
    b2e8:	bl	ffb492d4 <mkdtemp@@Base+0xffb1e1c4>
    b2ec:	andcc	r4, r1, pc, ror r4
    b2f0:			; <UNDEFINED> instruction: 0xf7f9d111
    b2f4:	stmdavs	r0, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}
    b2f8:	svclt	0x00082802
    b2fc:			; <UNDEFINED> instruction: 0xd1224620
    b300:	blmi	69db78 <mkdtemp@@Base+0x672a68>
    b304:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b308:	blls	765378 <mkdtemp@@Base+0x73a268>
    b30c:	tstle	r8, sl, asr r0
    b310:	pop	{r1, r2, r3, r4, ip, sp, pc}
    b314:	bge	6badc <mkdtemp@@Base+0x409cc>
    b318:	strtmi	r4, [r8], -r9, ror #12
    b31c:	blx	ffa4735c <mkdtemp@@Base+0xffa1c24c>
    b320:	bmi	579a48 <mkdtemp@@Base+0x54e938>
    b324:	stmdbls	r0, {r0, r1, r4, r5, r9, sl, lr}
    b328:	ldmpl	sl!, {r6, r9, sl, lr}
    b32c:			; <UNDEFINED> instruction: 0xf0176812
    b330:	stmdals	r0, {r0, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    b334:	blx	1dc734c <mkdtemp@@Base+0x1d9c23c>
    b338:			; <UNDEFINED> instruction: 0xf7f99801
    b33c:	andcs	lr, r1, r0, lsl #18
    b340:			; <UNDEFINED> instruction: 0xf7f9e7de
    b344:			; <UNDEFINED> instruction: 0xf7f8ebfe
    b348:	strtmi	lr, [r9], -sl, ror #28
    b34c:	stmdami	fp, {r1, r9, sl, lr}
    b350:			; <UNDEFINED> instruction: 0xf00e4478
    b354:			; <UNDEFINED> instruction: 0xf002fff1
    b358:			; <UNDEFINED> instruction: 0x4629ffb1
    b35c:	stmdami	r8, {r1, r9, sl, lr}
    b360:			; <UNDEFINED> instruction: 0xf00e4478
    b364:	svclt	0x0000ffe9
    b368:	andeq	r6, r5, r6, ror r7
    b36c:	muleq	r0, r4, r5
    b370:	andeq	r6, r5, r8, asr r7
    b374:	andeq	r6, r5, r0, asr #14
    b378:	andeq	r0, r0, r0, lsr #11
    b37c:	andeq	r3, r2, r4, lsr #5
    b380:	andeq	r3, r2, r8, asr #16
    b384:	blmi	71dbf8 <mkdtemp@@Base+0x6f2ae8>
    b388:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    b38c:	addlt	r4, r2, r4, lsl #12
    b390:	ldmpl	r3, {r1, r3, r4, fp, lr}^
    b394:			; <UNDEFINED> instruction: 0x46694478
    b398:	movwls	r6, #6171	; 0x181b
    b39c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b3a0:	ldc2	0, cr15, [lr, #-104]!	; 0xffffff98
    b3a4:	strmi	fp, [r3], -r0, ror #19
    b3a8:	strtmi	r4, [r1], -r2, lsl #12
    b3ac:			; <UNDEFINED> instruction: 0xf00c9800
    b3b0:	ldmdblt	r0!, {r0, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    b3b4:	cmnlt	r3, r3, lsr #16
    b3b8:			; <UNDEFINED> instruction: 0xf0039800
    b3bc:	bmi	449a68 <mkdtemp@@Base+0x41e958>
    b3c0:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    b3c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b3c8:	subsmi	r9, sl, r1, lsl #22
    b3cc:	andlt	sp, r2, pc, lsl #2
    b3d0:			; <UNDEFINED> instruction: 0xf002bd10
    b3d4:			; <UNDEFINED> instruction: 0x4601ff73
    b3d8:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    b3dc:			; <UNDEFINED> instruction: 0xffacf00e
    b3e0:			; <UNDEFINED> instruction: 0xff6cf002
    b3e4:	stmdami	r8, {r0, r9, sl, lr}
    b3e8:			; <UNDEFINED> instruction: 0xf00e4478
    b3ec:			; <UNDEFINED> instruction: 0xf7f9ffa5
    b3f0:	svclt	0x0000eba8
    b3f4:			; <UNDEFINED> instruction: 0x000566bc
    b3f8:	muleq	r0, r4, r5
    b3fc:	muleq	r5, r0, r1
    b400:	andeq	r6, r5, r2, lsl #13
    b404:	andeq	r3, r2, r2, lsl r8
    b408:	andeq	r3, r2, ip, ror #15
    b40c:	svcmi	0x00f0e92d
    b410:	blhi	c68cc <mkdtemp@@Base+0x9b7bc>
    b414:	pkhtbcs	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    b418:	pkhtbvs	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    b41c:	cfldr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    b420:	addlt	r4, r1, lr, ror r4
    b424:	movwpl	pc, #62733	; 0xf50d	; <UNPREDICTABLE>
    b428:	teqcc	ip, #1073741825	; 0x40000001
    b42c:			; <UNDEFINED> instruction: 0x167cf8df
    b430:	ldrbtmi	r9, [r9], #-8
    b434:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    b438:			; <UNDEFINED> instruction: 0xf04f601a
    b43c:			; <UNDEFINED> instruction: 0xf0030200
    b440:	stmdacs	r0, {r0, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b444:	rschi	pc, fp, #0
    b448:			; <UNDEFINED> instruction: 0x5664f8df
    b44c:			; <UNDEFINED> instruction: 0xf8df4604
    b450:	ldrbtmi	r1, [sp], #-1636	; 0xfffff99c
    b454:			; <UNDEFINED> instruction: 0x46284479
    b458:	ldmib	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b45c:	stmdacs	r0, {r1, r7, r9, sl, lr}
    b460:	sbchi	pc, sp, #0
    b464:			; <UNDEFINED> instruction: 0xb650f8df
    b468:	ldcge	3, cr2, [r7, #-0]
    b46c:	strvs	pc, [ip], sp, lsl #10
    b470:	mcr	4, 0, r4, cr8, cr11, {7}
    b474:			; <UNDEFINED> instruction: 0x96074a10
    b478:			; <UNDEFINED> instruction: 0x461e4699
    b47c:	bge	81cdf4 <mkdtemp@@Base+0x7f1ce4>
    b480:	ldrbcc	pc, [ip], #-2189	; 0xfffff773	; <UNPREDICTABLE>
    b484:	strtmi	r9, [fp], r6, lsl #4
    b488:	vabd.s8	d18, d0, d0
    b48c:			; <UNDEFINED> instruction: 0xf88538ff
    b490:	ldrbmi	r9, [r0], -r0
    b494:	b	1c9480 <mkdtemp@@Base+0x19e370>
    b498:	suble	r1, r0, r3, asr #24
    b49c:			; <UNDEFINED> instruction: 0xf0004547
    b4a0:	stmdacs	sl, {r2, r3, r7, r9, pc}
    b4a4:	stmdacs	sp, {r0, r1, r2, r3, ip, lr, pc}
    b4a8:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
    b4ac:			; <UNDEFINED> instruction: 0xf7f94650
    b4b0:	mcrrne	9, 15, lr, r2, cr10	; <UNPREDICTABLE>
    b4b4:	stmdacs	sl, {r0, r1, r2, ip, lr, pc}
    b4b8:	ldrbmi	sp, [r1], -r5
    b4bc:	svc	0x00a4f7f8
    b4c0:			; <UNDEFINED> instruction: 0xf0003001
    b4c4:	cmplt	pc, fp, lsr r2	; <UNPREDICTABLE>
    b4c8:			; <UNDEFINED> instruction: 0xf817442f
    b4cc:	blcs	171a4d8 <mkdtemp@@Base+0x16ef3c8>
    b4d0:	ldrtmi	sp, [r0], -r4, lsl #2
    b4d4:			; <UNDEFINED> instruction: 0xf0212101
    b4d8:	strmi	pc, [r6], -r9, lsr #22
    b4dc:	strtmi	r2, [r1], -r4, lsl #4
    b4e0:			; <UNDEFINED> instruction: 0xf7f94628
    b4e4:			; <UNDEFINED> instruction: 0xb140ec96
    b4e8:	ldrbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    b4ec:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b4f0:	b	1e494dc <mkdtemp@@Base+0x1e1e3cc>
    b4f4:			; <UNDEFINED> instruction: 0xf0002800
    b4f8:			; <UNDEFINED> instruction: 0xf8df8168
    b4fc:	strtmi	r1, [r8], -r4, asr #11
    b500:			; <UNDEFINED> instruction: 0xf7f94479
    b504:	tstlt	r0, r0, ror sl
    b508:	movwcs	r9, #6661	; 0x1a05
    b50c:			; <UNDEFINED> instruction: 0xf8df6013
    b510:			; <UNDEFINED> instruction: 0x462815b4
    b514:			; <UNDEFINED> instruction: 0xf7f94479
    b518:	stmdacs	r0, {r1, r2, r5, r6, r9, fp, sp, lr, pc}
    b51c:	mcrls	0, 0, sp, cr7, cr3, {5}
    b520:	bmi	446d88 <mkdtemp@@Base+0x41bc78>
    b524:	tstls	r7, r1, lsr pc
    b528:			; <UNDEFINED> instruction: 0xf7f94608
    b52c:	stmdbls	r7, {r1, r2, r3, r4, r8, fp, sp, lr, pc}
    b530:	movweq	pc, #12288	; 0x3000	; <UNPREDICTABLE>
    b534:			; <UNDEFINED> instruction: 0xf0002b03
    b538:			; <UNDEFINED> instruction: 0x46208136
    b53c:			; <UNDEFINED> instruction: 0xf890f00a
    b540:	stmdacs	r0, {r0, r1, r9, sl, lr}
    b544:	subshi	pc, r0, #64	; 0x40
    b548:	ldmdavs	r2, {r0, r2, r9, fp, ip, pc}
    b54c:			; <UNDEFINED> instruction: 0xf0002a00
    b550:			; <UNDEFINED> instruction: 0xf8df810a
    b554:	cfldr32ge	mvfx2, [r0, #-464]	; 0xfffffe30
    b558:	ldrbtmi	r9, [sl], #-2310	; 0xfffff6fa
    b55c:	stccc	8, cr15, [ip], {69}	; 0x45
    b560:	bleq	c47bec <mkdtemp@@Base+0xc1cadc>
    b564:	ldrbmi	ip, [lr], -r7, lsl #20
    b568:			; <UNDEFINED> instruction: 0xf1a5c603
    b56c:	strtmi	r0, [r0], -r8, lsl #2
    b570:	blcs	c9610 <mkdtemp@@Base+0x9e500>
    b574:	eorsvc	r0, r2, r2, lsl ip
    b578:			; <UNDEFINED> instruction: 0xf8c8f009
    b57c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    b580:	subshi	pc, sl, #64	; 0x40
    b584:	stcne	8, cr15, [r8], {85}	; 0x55
    b588:	rscne	pc, fp, #82837504	; 0x4f00000
    b58c:	rsbvc	pc, pc, #204472320	; 0xc300000
    b590:			; <UNDEFINED> instruction: 0xf0404291
    b594:	svcne	0x0029812f
    b598:			; <UNDEFINED> instruction: 0xf0094620
    b59c:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, fp, ip, sp, lr, pc}
    b5a0:	andhi	pc, pc, #64	; 0x40
    b5a4:			; <UNDEFINED> instruction: 0xf1a54602
    b5a8:			; <UNDEFINED> instruction: 0x46200114
    b5ac:	blx	18475d8 <mkdtemp@@Base+0x181c4c8>
    b5b0:			; <UNDEFINED> instruction: 0xf0402800
    b5b4:	strmi	r8, [r2], -r6, lsl #4
    b5b8:	tsteq	r0, r5, lsr #3	; <UNPREDICTABLE>
    b5bc:			; <UNDEFINED> instruction: 0xf0094620
    b5c0:	stmdacs	r0, {r0, r1, r2, r4, r6, r9, fp, ip, sp, lr, pc}
    b5c4:	mvnshi	pc, r0, asr #32
    b5c8:	strtmi	r4, [r0], -r9, lsr #12
    b5cc:			; <UNDEFINED> instruction: 0xf89ef009
    b5d0:			; <UNDEFINED> instruction: 0xf0402800
    b5d4:	mcrls	1, 0, r8, cr6, cr6, {7}
    b5d8:			; <UNDEFINED> instruction: 0xf1a64620
    b5dc:			; <UNDEFINED> instruction: 0xf009013c
    b5e0:	stmdacs	r0, {r0, r2, r4, r7, fp, ip, sp, lr, pc}
    b5e4:	mvnhi	pc, r0, asr #32
    b5e8:	teqeq	r8, r6, lsr #3	; <UNPREDICTABLE>
    b5ec:			; <UNDEFINED> instruction: 0xf0094620
    b5f0:	stmdacs	r0, {r0, r2, r3, r7, fp, ip, sp, lr, pc}
    b5f4:	mvnhi	pc, r0, asr #32
    b5f8:			; <UNDEFINED> instruction: 0xf8df9b06
    b5fc:	stmdavs	sl!, {r4, r6, r7, sl}
    b600:	ldcne	8, cr15, [r8], #-332	; 0xfffffeb4
    b604:			; <UNDEFINED> instruction: 0xf8534478
    b608:	tstls	r0, ip, lsr ip
    b60c:	stcne	8, cr15, [r4], {85}	; 0x55
    b610:	blx	ffec7658 <mkdtemp@@Base+0xffe9c548>
    b614:	ldcvs	8, cr15, [r0], {85}	; 0x55
    b618:	ldrtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    b61c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    b620:	ldc	7, cr15, [lr], {249}	; 0xf9
    b624:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    b628:	cmnhi	r9, r0, asr #32	; <UNPREDICTABLE>
    b62c:			; <UNDEFINED> instruction: 0xf7f84630
    b630:			; <UNDEFINED> instruction: 0xf855ef86
    b634:			; <UNDEFINED> instruction: 0xf8df8c14
    b638:			; <UNDEFINED> instruction: 0x4640149c
    b63c:			; <UNDEFINED> instruction: 0xf7f94479
    b640:	stmdacs	r0, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
    b644:	sbchi	pc, r9, r0
    b648:	ldrtmi	r2, [r8], -r1, lsl #14
    b64c:			; <UNDEFINED> instruction: 0xf998f004
    b650:	stmdacs	r0, {r1, r2, r9, sl, lr}
    b654:	mvnshi	pc, r0
    b658:	ldceq	8, cr15, [r4], {85}	; 0x55
    b65c:	svc	0x006ef7f8
    b660:	blcs	25734 <error@@Base+0x9c60>
    b664:	sbcshi	pc, ip, r0
    b668:	cmple	r8, r1, lsl #22
    b66c:	stmdb	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b670:	stmdacs	r0, {r0, r7, r9, sl, lr}
    b674:	movshi	pc, r0
    b678:	stmdb	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b67c:	beq	446ea4 <mkdtemp@@Base+0x41bd94>
    b680:			; <UNDEFINED> instruction: 0xf0002800
    b684:			; <UNDEFINED> instruction: 0xf7f981a9
    b688:	andls	lr, r5, sl, lsr r9
    b68c:			; <UNDEFINED> instruction: 0xf0002800
    b690:			; <UNDEFINED> instruction: 0xf7f981a3
    b694:			; <UNDEFINED> instruction: 0x4607e934
    b698:			; <UNDEFINED> instruction: 0xf0002800
    b69c:			; <UNDEFINED> instruction: 0xf7f9819d
    b6a0:	blls	185b60 <mkdtemp@@Base+0x15aa50>
    b6a4:	stmdacs	r0, {r7, r9, sl, lr}
    b6a8:	orrshi	pc, r6, r0
    b6ac:	strtmi	r4, [r0], -r9, asr #12
    b6b0:			; <UNDEFINED> instruction: 0xf7fc9305
    b6b4:	blls	18aaf0 <mkdtemp@@Base+0x15f9e0>
    b6b8:	ldrmi	r4, [r9], -r0, lsr #12
    b6bc:	stc2	7, cr15, [r8, #-1008]	; 0xfffffc10
    b6c0:	bne	446f28 <mkdtemp@@Base+0x41be18>
    b6c4:			; <UNDEFINED> instruction: 0xf7fc4620
    b6c8:	ldrtmi	pc, [r9], -r3, lsl #26	; <UNPREDICTABLE>
    b6cc:			; <UNDEFINED> instruction: 0xf7fc4620
    b6d0:			; <UNDEFINED> instruction: 0x4641fcff
    b6d4:			; <UNDEFINED> instruction: 0xf7fc4620
    b6d8:	mrc	12, 0, APSR_nzcv, cr8, cr11, {7}
    b6dc:	blls	155f24 <mkdtemp@@Base+0x12ae14>
    b6e0:	ldmvs	r0!, {r0, r3, r6, r9, sl, lr}^
    b6e4:	ldmda	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b6e8:			; <UNDEFINED> instruction: 0xf0002800
    b6ec:	ldmvs	r0!, {r0, r1, r4, r6, r7, r8, pc}^
    b6f0:	ldrtmi	r4, [r9], -r2, asr #12
    b6f4:	svc	0x0006f7f8
    b6f8:			; <UNDEFINED> instruction: 0xf0002800
    b6fc:	strtmi	r8, [r0], -r3, asr #3
    b700:			; <UNDEFINED> instruction: 0xf980f003
    b704:			; <UNDEFINED> instruction: 0xf0402800
    b708:	bls	1abb10 <mkdtemp@@Base+0x180a00>
    b70c:	stmdaeq	ip, {r0, r2, r5, r7, r8, ip, sp, lr, pc}
    b710:	strcs	r2, [fp, -r0, lsl #6]
    b714:	movwls	r3, #14900	; 0x3a34
    b718:	movwcc	lr, #6605	; 0x19cd
    b71c:	ldrbmi	r4, [fp], -r1, asr #12
    b720:	smladxls	r0, r0, r6, r4
    b724:			; <UNDEFINED> instruction: 0xf936f008
    b728:	stmdacs	r0, {r1, r9, sl, lr}
    b72c:	stmib	sp, {r0, r1, r2, r5, r6, r8, ip, lr, pc}^
    b730:	ldrbmi	r7, [fp], -r0, lsl #4
    b734:	andls	r9, r3, r6, lsl #20
    b738:	ldrtmi	r9, [r0], -r2
    b73c:	ldccs	8, cr15, [r4], #-328	; 0xfffffeb8
    b740:	stcne	8, cr15, [ip], {85}	; 0x55
    b744:	blx	fe047762 <mkdtemp@@Base+0xfe01c652>
    b748:	cmple	r8, r0, lsl #16
    b74c:	ldrdeq	pc, [r0], -r8
    b750:	mrc	7, 7, APSR_nzcv, cr4, cr8, {7}
    b754:	andsvs	r9, lr, r8, lsl #22
    b758:			; <UNDEFINED> instruction: 0xf88be00c
    b75c:	strcc	r0, [r1, -r0]
    b760:	svcls	0x0001f80b
    b764:	stmdbls	r8, {r0, r2, r4, r7, r9, sl, sp, lr, pc}
    b768:			; <UNDEFINED> instruction: 0xf0064620
    b76c:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    b770:	cmphi	fp, r0, asr #32	; <UNPREDICTABLE>
    b774:			; <UNDEFINED> instruction: 0xf0024620
    b778:	ldrbmi	pc, [r0], -fp, asr #31	; <UNPREDICTABLE>
    b77c:	ldcl	7, cr15, [sl, #-992]	; 0xfffffc20
    b780:	bmi	ff21dedc <mkdtemp@@Base+0xff1f2dcc>
    b784:	movwpl	pc, #62733	; 0xf50d	; <UNPREDICTABLE>
    b788:	teqcc	ip, #2030043136	; 0x79000000
    b78c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    b790:	subsmi	r6, r1, sl, lsl r8
    b794:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
    b798:	cfldr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    b79c:	ldc	0, cr11, [sp], #4
    b7a0:	pop	{r1, r8, r9, fp, pc}
    b7a4:	stmdane	fp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b7a8:	stccs	8, cr15, [r1], {19}
    b7ac:			; <UNDEFINED> instruction: 0xf47f2a3d
    b7b0:			; <UNDEFINED> instruction: 0xf813aec4
    b7b4:	blcs	f5a7c4 <mkdtemp@@Base+0xf2f6b4>
    b7b8:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    b7bc:	stcpl	8, cr3, [fp], {3}
    b7c0:	svclt	0x00042b3d
    b7c4:	strpl	r2, [fp], #-768	; 0xfffffd00
    b7c8:	movwlt	lr, #59063	; 0xe6b7
    b7cc:			; <UNDEFINED> instruction: 0xf04f4630
    b7d0:			; <UNDEFINED> instruction: 0xf02131ff
    b7d4:	strmi	pc, [r6], -fp, lsr #19
    b7d8:	stmibmi	r0, {r0, r2, r4, r6, r9, sl, sp, lr, pc}^
    b7dc:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    b7e0:	stmdb	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b7e4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    b7e8:	svcge	0x002ff47f
    b7ec:			; <UNDEFINED> instruction: 0xf7f84640
    b7f0:	str	lr, [pc, r6, lsr #29]!
    b7f4:	ldrbtmi	r4, [r8], #-2234	; 0xfffff746
    b7f8:			; <UNDEFINED> instruction: 0xf96cf010
    b7fc:	ldrtmi	lr, [r0], -sl, lsr #15
    b800:			; <UNDEFINED> instruction: 0xf0042600
    b804:			; <UNDEFINED> instruction: 0xf855f80f
    b808:			; <UNDEFINED> instruction: 0xf7f80c0c
    b80c:			; <UNDEFINED> instruction: 0xe7a1ee98
    b810:			; <UNDEFINED> instruction: 0xf44f9b07
    b814:			; <UNDEFINED> instruction: 0x462952fd
    b818:			; <UNDEFINED> instruction: 0xf01f1f18
    b81c:	shsax	pc, r2, pc	; <UNPREDICTABLE>
    b820:	ldreq	pc, [r7, -r5, lsr #3]
    b824:	ldrtmi	r4, [r9], -r0, lsr #12
    b828:			; <UNDEFINED> instruction: 0xff9af008
    b82c:			; <UNDEFINED> instruction: 0xf0402800
    b830:			; <UNDEFINED> instruction: 0xf81580b1
    b834:	blcs	75a898 <mkdtemp@@Base+0x72f788>
    b838:	addshi	pc, sl, r0, asr #4
    b83c:	ldcvc	8, cr15, [r7], {21}
    b840:	ldrtmi	r4, [r9], -r8, lsr #17
    b844:	andls	r4, r5, r8, ror r4
    b848:			; <UNDEFINED> instruction: 0xf9def010
    b84c:	stmdals	r5, {r0, r2, r3, r4, r8, r9, sl, fp, sp}
    b850:			; <UNDEFINED> instruction: 0xf7f9d97e
    b854:	andls	lr, r7, r4, asr r8
    b858:			; <UNDEFINED> instruction: 0xf0002800
    b85c:			; <UNDEFINED> instruction: 0x463980bd
    b860:	ldcl	7, cr15, [r6, #-992]	; 0xfffffc20
    b864:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    b868:	addshi	pc, pc, r0
    b86c:	stmda	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b870:	stmdacs	r0, {r7, r9, sl, lr}
    b874:	adcshi	pc, r0, r0
    b878:	stmda	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b87c:	stmdacs	r0, {r0, r3, ip, pc}
    b880:	adchi	pc, sl, r0
    b884:	ldmda	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b888:	stmdacs	r0, {r0, r7, r9, sl, lr}
    b88c:	adchi	pc, r4, r0
    b890:	ldmda	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b894:	stmdacs	r0, {r0, r2, ip, pc}
    b898:	addshi	pc, lr, r0
    b89c:	stmda	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b8a0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    b8a4:	addshi	pc, r8, r0
    b8a8:	strtmi	r9, [r0], -r9, lsl #22
    b8ac:			; <UNDEFINED> instruction: 0xf7fc4619
    b8b0:	strbmi	pc, [r1], -pc, lsl #24	; <UNPREDICTABLE>
    b8b4:			; <UNDEFINED> instruction: 0xf7fc4620
    b8b8:	ldrtmi	pc, [r9], -fp, lsl #24	; <UNPREDICTABLE>
    b8bc:			; <UNDEFINED> instruction: 0xf7fc4620
    b8c0:	stmdbls	r5, {r0, r1, r2, sl, fp, ip, sp, lr, pc}
    b8c4:			; <UNDEFINED> instruction: 0xf7fc4620
    b8c8:	strbmi	pc, [r9], -r3, lsl #24	; <UNPREDICTABLE>
    b8cc:			; <UNDEFINED> instruction: 0xf7fc4620
    b8d0:	blls	28a8d4 <mkdtemp@@Base+0x25f7c4>
    b8d4:	strbmi	r9, [r1], -r7, lsl #20
    b8d8:			; <UNDEFINED> instruction: 0xf7f868b0
    b8dc:	stmdacs	r0, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
    b8e0:	adcshi	pc, r9, r0
    b8e4:	strbmi	r9, [r9], -r5, lsl #20
    b8e8:			; <UNDEFINED> instruction: 0xf7f868b0
    b8ec:	stmdacs	r0, {r2, r7, r8, r9, fp, sp, lr, pc}
    b8f0:	sbchi	pc, r0, r0
    b8f4:			; <UNDEFINED> instruction: 0x46304639
    b8f8:	ldc2l	0, cr15, [sl, #-88]!	; 0xffffffa8
    b8fc:			; <UNDEFINED> instruction: 0xf0402800
    b900:			; <UNDEFINED> instruction: 0x463880b2
    b904:	mcr	7, 5, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    b908:	ldmdbmi	r7!, {r0, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    b90c:	ldmdami	r7!, {r1, r9, sl, lr}^
    b910:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b914:			; <UNDEFINED> instruction: 0x71aaf501
    b918:			; <UNDEFINED> instruction: 0xf8dcf010
    b91c:	ldmdami	r4!, {r0, r2, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    b920:			; <UNDEFINED> instruction: 0x26004631
    b924:			; <UNDEFINED> instruction: 0xf0104478
    b928:			; <UNDEFINED> instruction: 0xf855f8d5
    b92c:			; <UNDEFINED> instruction: 0xf7f80c10
    b930:			; <UNDEFINED> instruction: 0xf855ee06
    b934:			; <UNDEFINED> instruction: 0xf7f80c14
    b938:	str	lr, [fp, -r2, lsl #28]
    b93c:	bl	a49928 <mkdtemp@@Base+0xa1e818>
    b940:			; <UNDEFINED> instruction: 0xf7f86800
    b944:	strmi	lr, [r1], -ip, ror #22
    b948:	ldrbtmi	r4, [r8], #-2154	; 0xfffff796
    b94c:	ldc2l	0, cr15, [r4], #56	; 0x38
    b950:	ldcne	8, cr15, [r6], {21}
    b954:	strcs	lr, [r7, -r1, lsl #22]
    b958:			; <UNDEFINED> instruction: 0xf0104639
    b95c:			; <UNDEFINED> instruction: 0xf815f955
    b960:	stmdals	r5, {r0, r2, r4, sl, fp, ip}
    b964:	strcs	lr, [r7, -r1, lsl #22]
    b968:			; <UNDEFINED> instruction: 0xf0104639
    b96c:	ldrb	pc, [r0, -sp, asr #18]!	; <UNPREDICTABLE>
    b970:	tsteq	r6, r5, lsr #3	; <UNPREDICTABLE>
    b974:			; <UNDEFINED> instruction: 0xf0084620
    b978:	ldmdblt	r8, {r0, r1, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    b97c:	blcs	769a70 <mkdtemp@@Base+0x73e960>
    b980:	svcge	0x005cf63f
    b984:	tsteq	r5, r5, lsr #3	; <UNPREDICTABLE>
    b988:			; <UNDEFINED> instruction: 0xf0084620
    b98c:	stmdacs	r0, {r0, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    b990:	svcge	0x0054f43f
    b994:	ldc2	0, cr15, [r2], {2}
    b998:	ldrbtmi	r4, [fp], #-2903	; 0xfffff4a9
    b99c:			; <UNDEFINED> instruction: 0x71aaf503
    b9a0:	ldmdami	r6, {r1, r9, sl, lr}^
    b9a4:			; <UNDEFINED> instruction: 0xf00e4478
    b9a8:	stmdals	r7, {r0, r1, r2, r6, r7, sl, fp, ip, sp, lr, pc}
    b9ac:	mcr	7, 2, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
    b9b0:			; <UNDEFINED> instruction: 0xf0034630
    b9b4:	shasxmi	pc, lr, r7	; <UNPREDICTABLE>
    b9b8:	ldmdami	r1, {r2, r3, r6, r7, r9, sl, sp, lr, pc}^
    b9bc:			; <UNDEFINED> instruction: 0xf00e4478
    b9c0:			; <UNDEFINED> instruction: 0xf002fcbb
    b9c4:	blmi	140abb8 <mkdtemp@@Base+0x13dfaa8>
    b9c8:			; <UNDEFINED> instruction: 0xf503447b
    b9cc:	strmi	r7, [r2], -sl, lsr #3
    b9d0:	ldrbtmi	r4, [r8], #-2125	; 0xfffff7b3
    b9d4:	ldc2	0, cr15, [r0], #56	; 0x38
    b9d8:	stmdami	sp, {r2, r3, r6, r8, fp, lr}^
    b9dc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b9e0:			; <UNDEFINED> instruction: 0x71aaf501
    b9e4:	stc2	0, cr15, [r8], #56	; 0x38
    b9e8:	stc2l	0, cr15, [r8], #-8
    b9ec:	ldrbtmi	r4, [fp], #-2889	; 0xfffff4b7
    b9f0:	orrsvc	pc, lr, r3, lsl #10
    b9f4:	stmdami	r8, {r1, r9, sl, lr}^
    b9f8:			; <UNDEFINED> instruction: 0xf00e4478
    b9fc:	blmi	120ac78 <mkdtemp@@Base+0x11dfb68>
    ba00:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    ba04:			; <UNDEFINED> instruction: 0xf7f99105
    ba08:	stmdavs	r0, {r2, r6, r7, r9, fp, sp, lr, pc}
    ba0c:	bl	1c99f4 <mkdtemp@@Base+0x19e8e4>
    ba10:	strtmi	r9, [sl], -r5, lsl #18
    ba14:	stmdami	r2, {r0, r1, r9, sl, lr}^
    ba18:			; <UNDEFINED> instruction: 0xf00e4478
    ba1c:	stmdami	r1, {r0, r2, r3, r7, sl, fp, ip, sp, lr, pc}^
    ba20:			; <UNDEFINED> instruction: 0xf00e4478
    ba24:			; <UNDEFINED> instruction: 0xf7f9fc89
    ba28:			; <UNDEFINED> instruction: 0xf002e88c
    ba2c:	strmi	pc, [r1], -r7, asr #24
    ba30:	ldrbtmi	r4, [r8], #-2109	; 0xfffff7c3
    ba34:	stc2	0, cr15, [r0], {14}
    ba38:	mcrr2	0, 0, pc, r0, cr2	; <UNPREDICTABLE>
    ba3c:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
    ba40:			; <UNDEFINED> instruction: 0x71aaf503
    ba44:	ldmdami	sl!, {r1, r9, sl, lr}
    ba48:			; <UNDEFINED> instruction: 0xf00e4478
    ba4c:	ldmdami	r9!, {r0, r2, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    ba50:			; <UNDEFINED> instruction: 0xf00e4478
    ba54:	ldmdbmi	r8!, {r0, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    ba58:	ldrbtmi	r4, [r9], #-2104	; 0xfffff7c8
    ba5c:			; <UNDEFINED> instruction: 0xf5014478
    ba60:			; <UNDEFINED> instruction: 0xf00e71aa
    ba64:			; <UNDEFINED> instruction: 0xf002fc69
    ba68:	strmi	pc, [r1], -r9, lsr #24
    ba6c:	ldrbtmi	r4, [r8], #-2100	; 0xfffff7cc
    ba70:	stc2l	0, cr15, [r2], #-56	; 0xffffffc8
    ba74:	ldmdami	r4!, {r0, r1, r4, r5, r8, fp, lr}
    ba78:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ba7c:			; <UNDEFINED> instruction: 0x71aaf501
    ba80:	mrrc2	0, 0, pc, sl, cr14	; <UNPREDICTABLE>
    ba84:	ldmdami	r2!, {r0, r4, r5, r8, fp, lr}
    ba88:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ba8c:			; <UNDEFINED> instruction: 0x71aaf501
    ba90:	mrrc2	0, 0, pc, r2, cr14	; <UNPREDICTABLE>
    ba94:	ldmdami	r0!, {r0, r1, r2, r3, r5, r8, fp, lr}
    ba98:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ba9c:			; <UNDEFINED> instruction: 0x71aaf501
    baa0:	mcrr2	0, 0, pc, sl, cr14	; <UNPREDICTABLE>
    baa4:	muleq	r0, r4, r5
    baa8:	andeq	r6, r5, r4, lsr #12
    baac:	andeq	r6, r5, r2, lsl r6
    bab0:	ldrdeq	r7, [r5], -r2
    bab4:	andeq	r2, r2, ip, lsl #3
    bab8:	strdeq	r4, [r2], -r8
    babc:	ldrdeq	r3, [r2], -sl
    bac0:	andeq	r3, r2, r4, lsl #14
    bac4:	andeq	r3, r2, ip, lsl r7
    bac8:	andeq	r3, r2, r2, asr #16
    bacc:	muleq	r2, r0, r6
    bad0:	andeq	r3, r2, lr, lsl #13
    bad4:	andeq	r2, r2, r0, lsl pc
    bad8:			; <UNDEFINED> instruction: 0x000562bc
    badc:	andeq	r5, r2, lr, ror #28
    bae0:	andeq	r3, r2, r6, lsl #9
    bae4:	andeq	r8, r2, r8, lsl #8
    bae8:	andeq	r4, r2, r0, ror #8
    baec:	andeq	r3, r2, lr, asr #8
    baf0:	muleq	r2, r0, r3
    baf4:	andeq	r3, r2, r6, lsl #6
    baf8:	ldrdeq	r4, [r2], -r6
    bafc:	andeq	r1, r2, ip, lsl #28
    bb00:	andeq	r3, r2, ip, ror r2
    bb04:	andeq	r4, r2, r8, lsr #7
    bb08:	ldrdeq	r1, [r2], -lr
    bb0c:	muleq	r2, r4, r3
    bb10:	andeq	r3, r2, lr, ror #5
    bb14:	andeq	r4, r2, r2, lsl #7
    bb18:	andeq	r3, r2, r4, ror #4
    bb1c:	andeq	r0, r0, r0, ror #10
    bb20:	ldrdeq	r2, [r2], -r8
    bb24:	andeq	r2, r2, r0, lsr r7
    bb28:	andeq	r3, r2, r2, asr r3
    bb2c:	andeq	r4, r2, r2, lsr r3
    bb30:	andeq	r1, r2, r8, ror #26
    bb34:			; <UNDEFINED> instruction: 0x00024bb0
    bb38:	andeq	r4, r2, r6, lsl r3
    bb3c:	andeq	r3, r2, ip, lsr #5
    bb40:	andeq	r3, r2, lr, asr #5
    bb44:	strdeq	r4, [r2], -r8
    bb48:	andeq	r3, r2, r6, lsr #5
    bb4c:	andeq	r4, r2, r8, ror #5
    bb50:	andeq	r3, r2, r6, ror #4
    bb54:	ldrdeq	r4, [r2], -r8
    bb58:	andeq	r3, r2, lr, lsr r2
    bb5c:	stmibmi	r7!, {r1, r2, r5, r7, r8, r9, fp, lr}
    bb60:	ldrbtmi	r4, [fp], #-2727	; 0xfffff559
    bb64:	push	{r0, r3, r4, r5, r6, sl, lr}
    bb68:	strdlt	r4, [r4], r0	; <UNPREDICTABLE>
    bb6c:	stmpl	sl, {r0, r1, r3, r4, r6, r8, fp, sp, lr}
    bb70:	ldmdavs	r2, {r2, r5, r7, r8, sl, fp, lr}
    bb74:			; <UNDEFINED> instruction: 0xf04f9223
    bb78:	andcs	r0, r0, #0, 4
    bb7c:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    bb80:	bicslt	r2, fp, r6, lsl #4
    bb84:	bge	21f60c <mkdtemp@@Base+0x1f44fc>
    bb88:	ldrbtmi	r2, [lr], #-3
    bb8c:			; <UNDEFINED> instruction: 0xf7f84631
    bb90:	mulcc	r1, sl, pc	; <UNPREDICTABLE>
    bb94:	blmi	fe77fbfc <mkdtemp@@Base+0xfe754aec>
    bb98:	cfldrsvs	mvf4, [ip, #-492]	; 0xfffffe14
    bb9c:	eorle	r2, r3, r1, lsl #24
    bba0:	rsble	r2, sp, r2, lsl #24
    bba4:			; <UNDEFINED> instruction: 0xf0002c00
    bba8:	ldmibmi	r9, {r0, r1, r3, r7, pc}
    bbac:	ldmmi	r9, {r1, r5, r9, sl, lr}
    bbb0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    bbb4:	bicvc	pc, ip, r1, lsl #10
    bbb8:	blx	fefc7bfa <mkdtemp@@Base+0xfef9caea>
    bbbc:	mulscc	r4, r6, r9
    bbc0:			; <UNDEFINED> instruction: 0xf7fe4479
    bbc4:	bfi	pc, fp, #22, #8	; <UNPREDICTABLE>
    bbc8:	stmiapl	fp!, {r2, r4, r7, r8, r9, fp, lr}^
    bbcc:	tstls	r5, r9, lsl r8
    bbd0:	ldmib	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bbd4:			; <UNDEFINED> instruction: 0xf7f86800
    bbd8:	stmdbls	r5, {r1, r5, r9, fp, sp, lr, pc}
    bbdc:			; <UNDEFINED> instruction: 0x46034632
    bbe0:	ldrbtmi	r4, [r8], #-2191	; 0xfffff771
    bbe4:	blx	fea47c26 <mkdtemp@@Base+0xfea1cb16>
    bbe8:	ldrtmi	r4, [r0], -lr, lsl #19
    bbec:			; <UNDEFINED> instruction: 0xf7f84479
    bbf0:	strmi	lr, [r0], ip, lsl #28
    bbf4:			; <UNDEFINED> instruction: 0xf0002800
    bbf8:	movwcs	r8, #215	; 0xd7
    bbfc:			; <UNDEFINED> instruction: 0x4619461a
    bc00:	svc	0x00d4f7f8
    bc04:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    bc08:	sbchi	pc, r5, r0
    bc0c:			; <UNDEFINED> instruction: 0xf7f84640
    bc10:			; <UNDEFINED> instruction: 0x4638eb12
    bc14:	bl	ff3c9bfc <mkdtemp@@Base+0xff39eaec>
    bc18:			; <UNDEFINED> instruction: 0xf0002874
    bc1c:			; <UNDEFINED> instruction: 0xf5b0809a
    bc20:	cmple	r2, ip, asr #31
    bc24:			; <UNDEFINED> instruction: 0xf003200f
    bc28:	strmi	pc, [r3], -fp, lsr #29
    bc2c:	stmdacs	r0, {r1, r2, ip, pc}
    bc30:	adchi	pc, sp, r0
    bc34:	ldrtmi	r2, [r8], -r2, lsl #4
    bc38:	mcrls	0, 0, r6, cr6, cr10, {0}
    bc3c:	b	fe549c24 <mkdtemp@@Base+0xfe51eb14>
    bc40:	cmnvs	r0, r6, lsl #24
    bc44:			; <UNDEFINED> instruction: 0xf0046960
    bc48:	smlawtvs	r0, fp, ip, pc	; <UNPREDICTABLE>
    bc4c:			; <UNDEFINED> instruction: 0xf7f94638
    bc50:	ldmib	sp, {r1, r2, r5, r6, fp, sp, lr, pc}^
    bc54:	blcs	10874 <PEM_write_bio_PrivateKey@plt+0xb878>
    bc58:	stmdavs	fp, {r0, r2, r6, ip, lr, pc}
    bc5c:	rsble	r2, r0, r1, lsl #22
    bc60:	rsble	r2, sl, r2, lsl #22
    bc64:	suble	r2, sl, r0, lsl #22
    bc68:			; <UNDEFINED> instruction: 0xf0034608
    bc6c:	stmdbmi	lr!, {r0, r6, r8, r9, fp, ip, sp, lr, pc}^
    bc70:			; <UNDEFINED> instruction: 0xf5014479
    bc74:	strmi	r7, [r2], -ip, asr #3
    bc78:	ldrbtmi	r4, [r8], #-2156	; 0xfffff794
    bc7c:	blx	1747cbe <mkdtemp@@Base+0x171cbae>
    bc80:	ldrtmi	r4, [r0], -fp, ror #18
    bc84:			; <UNDEFINED> instruction: 0xf7f84479
    bc88:	strmi	lr, [r7], -r0, asr #27
    bc8c:			; <UNDEFINED> instruction: 0xf0002800
    bc90:	movwcs	r8, #163	; 0xa3
    bc94:			; <UNDEFINED> instruction: 0x4619461a
    bc98:	svc	0x0020f7f8
    bc9c:	stmdacs	r0, {r2, r9, sl, lr}
    bca0:	addshi	pc, r2, r0
    bca4:			; <UNDEFINED> instruction: 0xf003200f
    bca8:	andls	pc, r6, fp, ror #28
    bcac:	rsble	r2, lr, r0, lsl #16
    bcb0:	andvs	r2, r2, r0, lsl #4
    bcb4:	ldrtmi	r9, [r8], -r6, lsl #22
    bcb8:			; <UNDEFINED> instruction: 0xf7f8609c
    bcbc:			; <UNDEFINED> instruction: 0xe7c8eabc
    bcc0:	stmdage	r6, {r0, r1, r2, r8, fp, sp, pc}
    bcc4:	blx	fe8c9cca <mkdtemp@@Base+0xfe89ebba>
    bcc8:	stmdacs	r6, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
    bccc:	ldrtmi	sp, [r8], -sp, asr #32
    bcd0:	bl	1c49cb8 <mkdtemp@@Base+0x1c1eba8>
    bcd4:	ldrbtmi	r4, [fp], #-2903	; 0xfffff4a9
    bcd8:			; <UNDEFINED> instruction: 0x71b6f503
    bcdc:	ldmdami	r6, {r1, r9, sl, lr}^
    bce0:			; <UNDEFINED> instruction: 0xf00e4478
    bce4:	blmi	158a990 <mkdtemp@@Base+0x155f880>
    bce8:	stmiapl	ip!, {r3, r9, sl, lr}^
    bcec:			; <UNDEFINED> instruction: 0xf0046821
    bcf0:	stmdacs	r0, {r0, r1, r2, r3, r5, sl, fp, ip, sp, lr, pc}
    bcf4:	ldmdami	r2, {r1, r2, r6, ip, lr, pc}^
    bcf8:			; <UNDEFINED> instruction: 0xf00e4478
    bcfc:	stmdami	pc, {r0, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    bd00:	stmdapl	r8!, {r1, r3, r4, r9, sl, lr}
    bd04:	movwcc	lr, #6605	; 0x19cd
    bd08:	movwls	r6, #2048	; 0x800
    bd0c:			; <UNDEFINED> instruction: 0xf7f86889
    bd10:	stmdacs	r0, {r1, r4, r7, r8, fp, sp, lr, pc}
    bd14:	stmdals	r6, {r0, r1, r2, r3, r5, r6, r7, ip, lr, pc}
    bd18:	stc2	0, cr15, [r4, #12]
    bd1c:			; <UNDEFINED> instruction: 0xf7f92000
    bd20:	stmdami	r6, {r2, r3, r5, r8, fp, sp, lr, pc}^
    bd24:	ldrmi	r2, [sl], -r0, lsl #6
    bd28:	stmib	sp, {r3, r5, fp, ip, lr}^
    bd2c:	stmdavs	r0, {r0, r8, r9, ip, sp}
    bd30:	stmiavs	r9, {r8, r9, ip, pc}^
    bd34:	ldcl	7, cr15, [r0], {248}	; 0xf8
    bd38:	stmdami	r0, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    bd3c:	ldrmi	r2, [sl], -r0, lsl #6
    bd40:	stmib	sp, {r3, r5, fp, ip, lr}^
    bd44:	stmdavs	r0, {r0, r8, r9, ip, sp}
    bd48:	stmdbvs	r9, {r8, r9, ip, pc}^
    bd4c:	ldc	7, cr15, [r8], #-992	; 0xfffffc20
    bd50:	ldrdcs	lr, [pc], -pc	; <UNPREDICTABLE>
    bd54:	cdp2	0, 1, cr15, cr4, cr3, {0}
    bd58:	biclt	r9, r0, r6
    bd5c:	ldrtmi	r6, [r8], -r4
    bd60:			; <UNDEFINED> instruction: 0xf7f89c06
    bd64:	rscvs	lr, r0, ip, asr #22
    bd68:	andcs	lr, pc, r0, ror r7	; <UNPREDICTABLE>
    bd6c:	cdp2	0, 0, cr15, cr8, cr3, {0}
    bd70:	cmnlt	r0, r6
    bd74:	andvs	r2, r3, r0, lsl #6
    bd78:	stcls	6, cr4, [r6], {56}	; 0x38
    bd7c:	ldmda	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bd80:	strb	r6, [r3, -r0, lsr #1]!
    bd84:	andcs	r6, sl, r1, lsr #16
    bd88:	svc	0x0018f7f8
    bd8c:	stmdami	sp!, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
    bd90:			; <UNDEFINED> instruction: 0xf00e4478
    bd94:	stmdbmi	ip!, {r0, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    bd98:	stmdami	ip!, {r1, r4, r5, r9, sl, lr}
    bd9c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    bda0:			; <UNDEFINED> instruction: 0x71b6f501
    bda4:	blx	ff247de4 <mkdtemp@@Base+0xff21ccd4>
    bda8:	stmiapl	fp!, {r2, r3, r4, r8, r9, fp, lr}^
    bdac:	tstls	r5, r9, lsl r8
    bdb0:	stmia	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bdb4:			; <UNDEFINED> instruction: 0xf7f86800
    bdb8:	stmdbls	r5, {r1, r4, r5, r8, fp, sp, lr, pc}
    bdbc:			; <UNDEFINED> instruction: 0x46034632
    bdc0:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
    bdc4:	blx	fee47e04 <mkdtemp@@Base+0xfee1ccf4>
    bdc8:	stmdami	r3!, {r1, r5, r8, fp, lr}
    bdcc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    bdd0:	bicvc	pc, r2, r1, lsl #10
    bdd4:	blx	fec47e14 <mkdtemp@@Base+0xfec1cd04>
    bdd8:	stmiapl	fp!, {r4, r8, r9, fp, lr}^
    bddc:	tstls	r5, r9, lsl r8
    bde0:	ldm	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bde4:			; <UNDEFINED> instruction: 0xf7f86800
    bde8:	stmdbls	r5, {r1, r3, r4, r8, fp, sp, lr, pc}
    bdec:			; <UNDEFINED> instruction: 0x46034632
    bdf0:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    bdf4:	blx	fe847e34 <mkdtemp@@Base+0xfe81cd24>
    bdf8:	andeq	r6, r5, sl, ror #10
    bdfc:	andeq	r5, r5, r0, ror #29
    be00:	muleq	r0, r4, r5
    be04:	andeq	r5, r5, r8, asr #29
    be08:	muleq	r5, sl, r9
    be0c:	andeq	r6, r5, r4, lsr r5
    be10:	andeq	r4, r2, r0, asr #3
    be14:	ldrdeq	r2, [r2], -sl
    be18:	andeq	r2, r2, r0, lsl sl
    be1c:	andeq	r0, r0, r0, ror #10
    be20:	andeq	r2, r2, lr, lsl #20
    be24:	strdeq	r1, [r2], -r4
    be28:	andeq	r4, r2, r0, lsl #2
    be2c:	ldrdeq	r2, [r2], -r6
    be30:	andeq	r1, r2, ip, asr r9
    be34:	muleq	r2, sl, r0
    be38:	strdeq	r3, [r2], -r8
    be3c:	andeq	r0, r0, r0, lsr #11
    be40:	andeq	r3, r2, r8, lsr #2
    be44:	andeq	r4, r2, r0, ror r8
    be48:	ldrdeq	r3, [r2], -r4
    be4c:	andeq	r3, r2, sl
    be50:	andeq	r2, r2, lr, lsr #16
    be54:	andeq	r3, r2, r4, lsr #31
    be58:	andeq	r3, r2, sl, lsr #32
    be5c:	strdeq	r2, [r2], -lr
    be60:	svcmi	0x00f0e92d
    be64:	bmi	1e9d8b0 <mkdtemp@@Base+0x1e727a0>
    be68:	blmi	1e9d8d0 <mkdtemp@@Base+0x1e727c0>
    be6c:	ldrbtmi	fp, [sl], #-143	; 0xffffff71
    be70:	andls	r4, r6, lr, lsl #12
    be74:			; <UNDEFINED> instruction: 0xf8dd58d3
    be78:	ldmdavs	fp, {r5, r6, sp, pc}
    be7c:			; <UNDEFINED> instruction: 0xf04f930d
    be80:	movwcs	r0, #768	; 0x300
    be84:	movwcc	lr, #47565	; 0xb9cd
    be88:	movwls	r9, #35609	; 0x8b19
    be8c:	movwls	r9, #31514	; 0x7b1a
    be90:			; <UNDEFINED> instruction: 0x461f9b1b
    be94:	blx	febc7ea6 <mkdtemp@@Base+0xfeb9cd96>
    be98:	stmdacs	r0, {r2, r9, sl, lr}
    be9c:	adchi	pc, r6, r0
    bea0:	blx	fea47eb2 <mkdtemp@@Base+0xfea1cda2>
    bea4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    bea8:	adchi	pc, r0, r0
    beac:	andcs	r4, r6, #1736704	; 0x1a8000
    beb0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    beb4:	cdp2	0, 7, cr15, cr8, cr8, {0}
    beb8:	stmdblt	r8!, {r0, r1, r7, r9, sl, lr}
    bebc:			; <UNDEFINED> instruction: 0x46204651
    bec0:			; <UNDEFINED> instruction: 0xf91af009
    bec4:	mvnlt	r4, r3, lsl #13
    bec8:			; <UNDEFINED> instruction: 0xf0024658
    becc:			; <UNDEFINED> instruction: 0x4601f9f7
    bed0:	ldrbtmi	r4, [r8], #-2146	; 0xfffff79e
    bed4:	ldc2l	0, cr15, [lr, #60]!	; 0x3c
    bed8:			; <UNDEFINED> instruction: 0xf7f8980c
    bedc:			; <UNDEFINED> instruction: 0x4628eb30
    bee0:	ldc2	0, cr15, [r6], {2}
    bee4:			; <UNDEFINED> instruction: 0xf0024620
    bee8:	bmi	178af3c <mkdtemp@@Base+0x175fe2c>
    beec:	ldrbtmi	r4, [sl], #-2905	; 0xfffff4a7
    bef0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bef4:	subsmi	r9, sl, sp, lsl #22
    bef8:	adchi	pc, r8, r0, asr #32
    befc:	andlt	r4, pc, r8, asr r6	; <UNPREDICTABLE>
    bf00:	svchi	0x00f0e8bd
    bf04:	strmi	r4, [r1], -r2, lsl #12
    bf08:			; <UNDEFINED> instruction: 0xf0094620
    bf0c:			; <UNDEFINED> instruction: 0x4683f8b3
    bf10:	bicsle	r2, r9, r0, lsl #16
    bf14:			; <UNDEFINED> instruction: 0x46204631
    bf18:			; <UNDEFINED> instruction: 0xf8eef009
    bf1c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    bf20:			; <UNDEFINED> instruction: 0x4641d1d2
    bf24:			; <UNDEFINED> instruction: 0xf0094620
    bf28:			; <UNDEFINED> instruction: 0x4683f8f7
    bf2c:	bicle	r2, fp, r0, lsl #16
    bf30:	ldmdavs	r8, {r1, r2, r8, r9, fp, ip, pc}
    bf34:	blx	ff747f4a <mkdtemp@@Base+0xff71ce3a>
    bf38:			; <UNDEFINED> instruction: 0xf8dfb910
    bf3c:	ldrbtmi	fp, [fp], #296	; 0x128
    bf40:	strtmi	r9, [r0], -r7, lsl #22
    bf44:	subsle	r2, fp, r0, lsl #22
    bf48:	stc2l	0, cr15, [r0, #8]
    bf4c:	strtmi	r9, [r0], -r9
    bf50:	ldc2l	0, cr15, [r8, #-8]
    bf54:			; <UNDEFINED> instruction: 0xf8cd9704
    bf58:	bge	2f7f70 <mkdtemp@@Base+0x2cce60>
    bf5c:	stmdbge	ip, {r0, r3, r8, r9, fp, ip, pc}
    bf60:	andls	pc, r8, sp, asr #17
    bf64:	andcs	r9, r0, r0
    bf68:	ldmib	sp, {r0, r1, ip, pc}^
    bf6c:	ldrmi	r0, [r8, r6, lsl #14]!
    bf70:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    bf74:	ldmdbmi	ip!, {r1, r5, r6, r8, ip, lr, pc}
    bf78:	strtmi	r2, [r8], -r6, lsl #4
    bf7c:			; <UNDEFINED> instruction: 0xf0084479
    bf80:	pkhbtmi	pc, r3, r3, lsl #28	; <UNPREDICTABLE>
    bf84:	tstcs	r1, r8, asr #22
    bf88:			; <UNDEFINED> instruction: 0xf0084628
    bf8c:	strmi	pc, [r3], r1, lsl #30
    bf90:	stmdals	r6, {r3, r4, r8, r9, fp, ip, sp, pc}
    bf94:			; <UNDEFINED> instruction: 0xf0034629
    bf98:	strmi	pc, [r3], r5, lsr #30
    bf9c:	ldrbmi	fp, [r1], -r8, ror #19
    bfa0:			; <UNDEFINED> instruction: 0xf0094628
    bfa4:	strmi	pc, [r3], r9, lsr #17
    bfa8:			; <UNDEFINED> instruction: 0x4602b9b8
    bfac:	strtmi	r4, [r8], -r1, lsl #12
    bfb0:			; <UNDEFINED> instruction: 0xf860f009
    bfb4:	stmiblt	r0, {r0, r1, r7, r9, sl, lr}
    bfb8:			; <UNDEFINED> instruction: 0x46284631
    bfbc:			; <UNDEFINED> instruction: 0xf89cf009
    bfc0:	ldmdblt	r0, {r0, r1, r7, r9, sl, lr}^
    bfc4:	strtmi	r9, [r8], -fp, lsl #20
    bfc8:			; <UNDEFINED> instruction: 0xf009990c
    bfcc:	pkhtbmi	pc, r3, r3, asr #16	; <UNPREDICTABLE>
    bfd0:	blls	23a438 <mkdtemp@@Base+0x20f328>
    bfd4:			; <UNDEFINED> instruction: 0x4605601d
    bfd8:			; <UNDEFINED> instruction: 0x4658e77e
    bfdc:			; <UNDEFINED> instruction: 0xf96ef002
    bfe0:	stmdami	r2!, {r0, r9, sl, lr}
    bfe4:			; <UNDEFINED> instruction: 0xf00f4478
    bfe8:			; <UNDEFINED> instruction: 0xe775fd75
    bfec:	strcs	r4, [r0, #-2336]	; 0xfffff6e0
    bff0:			; <UNDEFINED> instruction: 0xf06f4820
    bff4:	ldrbtmi	r0, [r9], #-2817	; 0xfffff4ff
    bff8:			; <UNDEFINED> instruction: 0xf00f4478
    bffc:	strb	pc, [fp, -fp, ror #26]!	; <UNPREDICTABLE>
    c000:	stc2l	0, cr15, [r4, #-8]!
    c004:	strtmi	r9, [r0], -r9
    c008:	ldc2l	0, cr15, [ip], #8
    c00c:			; <UNDEFINED> instruction: 0xf8cd9a07
    c010:	stmdbge	ip, {r2, ip, sp, pc}
    c014:	andls	r9, r3, #9216	; 0x2400
    c018:			; <UNDEFINED> instruction: 0xf8cdaa0b
    c01c:	andls	r9, r0, r8
    c020:			; <UNDEFINED> instruction: 0xf0079806
    c024:			; <UNDEFINED> instruction: 0x4683fcb7
    c028:	adcle	r2, r4, r0, lsl #16
    c02c:			; <UNDEFINED> instruction: 0xf946f002
    c030:	ldmdami	r1, {r0, r9, sl, lr}
    c034:			; <UNDEFINED> instruction: 0xf00f4478
    c038:	strb	pc, [sp, -sp, asr #26]	; <UNPREDICTABLE>
    c03c:			; <UNDEFINED> instruction: 0xf93ef002
    c040:	stmdami	lr, {r0, r9, sl, lr}
    c044:			; <UNDEFINED> instruction: 0xf00f4478
    c048:	strb	pc, [r5, -r5, asr #26]	; <UNPREDICTABLE>
    c04c:	ldcl	7, cr15, [r8, #-992]!	; 0xfffffc20
    c050:	ldrdeq	r5, [r5], -r6
    c054:	muleq	r0, r4, r5
    c058:	andeq	r4, r2, r6, lsr #1
    c05c:	andeq	r4, r2, lr, lsl #1
    c060:	andeq	r5, r5, r6, asr fp
    c064:	andeq	r2, r2, r2, ror #7
    c068:	ldrdeq	r3, [r2], -ip
    c06c:	andeq	r3, r2, r0, asr #31
    c070:	andeq	r4, r2, sl, asr #16
    c074:	andeq	r2, r2, r4, asr r1
    c078:	andeq	r3, r2, r4, asr pc
    c07c:	andeq	r3, r2, r4, asr #30
    c080:	movwcs	fp, #25904	; 0x6530
    c084:	addlt	r4, r3, ip, lsl sp
    c088:	tstcs	r0, ip, lsl ip
    c08c:	bmi	71d288 <mkdtemp@@Base+0x6f2178>
    c090:	ldrbtmi	r5, [sl], #-2348	; 0xfffff6d4
    c094:	stmdavs	r4!, {r0, r2, r9, sl, lr}
    c098:			; <UNDEFINED> instruction: 0xf04f9401
    c09c:			; <UNDEFINED> instruction: 0xf0090400
    c0a0:	strmi	pc, [r4], -pc, ror #22
    c0a4:	tstcs	r6, r8, lsr #18
    c0a8:			; <UNDEFINED> instruction: 0xf0024628
    c0ac:	strmi	pc, [r4], -r3, lsl #28
    c0b0:	ldmdami	r4, {r4, r5, r6, r8, ip, sp, pc}
    c0b4:			; <UNDEFINED> instruction: 0xf00f4478
    c0b8:	bmi	50b4f4 <mkdtemp@@Base+0x4e03e4>
    c0bc:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    c0c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c0c4:	subsmi	r9, sl, r1, lsl #22
    c0c8:			; <UNDEFINED> instruction: 0x4620d114
    c0cc:	ldclt	0, cr11, [r0, #-12]!
    c0d0:	strbtmi	r4, [r9], -r8, lsr #12
    c0d4:	blx	6c80fe <mkdtemp@@Base+0x69cfee>
    c0d8:	stmdacs	r0, {r2, r9, sl, lr}
    c0dc:	stmdbls	r0, {r0, r3, r5, r6, r7, r8, ip, lr, pc}
    c0e0:	stmible	sl!, {r0, r8, fp, sp}^
    c0e4:	andcs	r4, r1, #589824	; 0x90000
    c0e8:	streq	pc, [r3], #-111	; 0xffffff91
    c0ec:			; <UNDEFINED> instruction: 0xf00f4478
    c0f0:			; <UNDEFINED> instruction: 0xe7e2fcf1
    c0f4:	stc	7, cr15, [r4, #-992]!	; 0xfffffc20
    c0f8:			; <UNDEFINED> instruction: 0x000559b8
    c0fc:	muleq	r0, r4, r5
    c100:	andeq	r3, r2, r6, asr #29
    c104:	andeq	r3, r2, ip, lsl #30
    c108:	andeq	r5, r5, r6, lsl #19
    c10c:	andeq	r3, r2, r0, lsl #30
    c110:	blmi	c1e9d4 <mkdtemp@@Base+0xbf38c4>
    c114:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    c118:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    c11c:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
    c120:			; <UNDEFINED> instruction: 0xf04f9301
    c124:	movwcs	r0, #768	; 0x300
    c128:	movwls	r6, #11
    c12c:	blx	e4813e <mkdtemp@@Base+0xe1d02e>
    c130:	suble	r2, r8, r0, lsl #16
    c134:			; <UNDEFINED> instruction: 0xf7ff4605
    c138:	strmi	pc, [r4], -r3, lsr #31
    c13c:	stmdals	r0, {r7, r8, ip, sp, pc}
    c140:	ldmib	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c144:			; <UNDEFINED> instruction: 0xf0024628
    c148:	bmi	90acdc <mkdtemp@@Base+0x8dfbcc>
    c14c:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
    c150:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c154:	subsmi	r9, sl, r1, lsl #22
    c158:			; <UNDEFINED> instruction: 0x4620d138
    c15c:	ldcllt	0, cr11, [r0, #-8]!
    c160:	strmi	r4, [r1], -r2, lsl #12
    c164:			; <UNDEFINED> instruction: 0xf0084628
    c168:	strmi	pc, [r4], -r5, lsl #24
    c16c:			; <UNDEFINED> instruction: 0x4602b930
    c170:	strtmi	r4, [r8], -r1, lsl #12
    c174:	blx	fffc819e <mkdtemp@@Base+0xfff9d08e>
    c178:	cmplt	r0, r4, lsl #12
    c17c:			; <UNDEFINED> instruction: 0xf0024620
    c180:			; <UNDEFINED> instruction: 0x4601f89d
    c184:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    c188:	stc2	0, cr15, [r4], #60	; 0x3c
    c18c:			; <UNDEFINED> instruction: 0x4602e7d7
    c190:	strtmi	r4, [r8], -r1, lsl #12
    c194:	stc2	0, cr15, [sl], #-32	; 0xffffffe0
    c198:	stmdacs	r0, {r2, r9, sl, lr}
    c19c:	strmi	sp, [r2], -lr, ror #3
    c1a0:	strtmi	r4, [r8], -r9, ror #12
    c1a4:	stc2l	0, cr15, [r4], #-32	; 0xffffffe0
    c1a8:	stmdacs	r0, {r2, r9, sl, lr}
    c1ac:	strmi	sp, [r2], -r6, ror #3
    c1b0:	strtmi	r4, [r8], -r1, lsl #12
    c1b4:	blx	ff7c81de <mkdtemp@@Base+0xff79d0ce>
    c1b8:	stmdacs	r0, {r2, r9, sl, lr}
    c1bc:	blls	4093c <mkdtemp@@Base+0x1582c>
    c1c0:	eorsvs	r9, r3, r0
    c1c4:			; <UNDEFINED> instruction: 0xf06fe7bc
    c1c8:	ldr	r0, [lr, r1, lsl #8]!
    c1cc:	ldc	7, cr15, [r8], #992	; 0x3e0
    c1d0:	andeq	r5, r5, r0, lsr r9
    c1d4:	muleq	r0, r4, r5
    c1d8:	strdeq	r5, [r5], -r6
    c1dc:	andeq	r3, r2, r2, lsr #29
    c1e0:	svcmi	0x00f0e92d
    c1e4:	ldrmi	r4, [r6], -r1, lsl #13
    c1e8:	bmi	fe89da30 <mkdtemp@@Base+0xfe872920>
    c1ec:	blmi	fe89da70 <mkdtemp@@Base+0xfe872960>
    c1f0:	ldrbtmi	fp, [sl], #-145	; 0xffffff6f
    c1f4:			; <UNDEFINED> instruction: 0xf8dd2400
    c1f8:	strmi	fp, [r8], ip, rrx
    c1fc:			; <UNDEFINED> instruction: 0xf8dd58d3
    c200:	ldmdavs	fp, {r3, r5, r6, sp, pc}
    c204:			; <UNDEFINED> instruction: 0xf04f930f
    c208:	strls	r0, [r9], #-768	; 0xfffffd00
    c20c:	strmi	lr, [fp], #-2509	; 0xfffff633
    c210:			; <UNDEFINED> instruction: 0xf002940d
    c214:	ldmibmi	r9, {r0, r1, r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    c218:	tstcc	r4, r9, ror r4
    c21c:	ldmmi	r8, {r1, r9, sl, lr}
    c220:			; <UNDEFINED> instruction: 0xf00f4478
    c224:			; <UNDEFINED> instruction: 0xf1bbfcf1
    c228:	andle	r0, r1, r0, lsl #30
    c22c:	andmi	pc, r0, fp, asr #17
    c230:	svceq	0x0000f1ba
    c234:	movwcs	sp, #2
    c238:	andcc	pc, r0, sl, asr #17
    c23c:			; <UNDEFINED> instruction: 0xf9daf002
    c240:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c244:	sbchi	pc, fp, r0
    c248:	andcs	r4, r6, #2326528	; 0x238000
    c24c:			; <UNDEFINED> instruction: 0xf0084479
    c250:	strmi	pc, [r4], -fp, lsr #25
    c254:	ldrtmi	fp, [r9], -r8, lsr #18
    c258:			; <UNDEFINED> instruction: 0xf0084628
    c25c:	strmi	pc, [r4], -sp, asr #30
    c260:			; <UNDEFINED> instruction: 0x4620b330
    c264:			; <UNDEFINED> instruction: 0xf82af002
    c268:	stmmi	r7, {r0, r9, sl, lr}
    c26c:			; <UNDEFINED> instruction: 0xf00f4478
    c270:	stmdals	fp, {r0, r4, r5, sl, fp, ip, sp, lr, pc}
    c274:	stmdb	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c278:			; <UNDEFINED> instruction: 0xf7f8980c
    c27c:	stmdals	sp, {r5, r6, r8, fp, sp, lr, pc}
    c280:	ldmdb	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c284:			; <UNDEFINED> instruction: 0xf0022000
    c288:	strtmi	pc, [r8], -r3, asr #20
    c28c:	blx	104829c <mkdtemp@@Base+0x101d18c>
    c290:			; <UNDEFINED> instruction: 0xf0039809
    c294:	bmi	1f8adb8 <mkdtemp@@Base+0x1f5fca8>
    c298:	ldrbtmi	r4, [sl], #-2935	; 0xfffff489
    c29c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c2a0:	subsmi	r9, sl, pc, lsl #22
    c2a4:	adchi	pc, r5, r0, asr #32
    c2a8:	andslt	r4, r1, r0, lsr #12
    c2ac:	svchi	0x00f0e8bd
    c2b0:	strmi	r4, [r1], -r2, lsl #12
    c2b4:			; <UNDEFINED> instruction: 0xf0084628
    c2b8:			; <UNDEFINED> instruction: 0x4604fedd
    c2bc:	bicsle	r2, r0, r0, lsl #16
    c2c0:	strtmi	r4, [r8], -r1, asr #12
    c2c4:			; <UNDEFINED> instruction: 0xff18f008
    c2c8:	stmdacs	r0, {r2, r9, sl, lr}
    c2cc:	ldrtmi	sp, [r1], -r9, asr #3
    c2d0:			; <UNDEFINED> instruction: 0xf0084628
    c2d4:	strmi	pc, [r4], -r1, lsr #30
    c2d8:	bicle	r2, r2, r0, lsl #16
    c2dc:			; <UNDEFINED> instruction: 0xf7ff4648
    c2e0:	strmi	pc, [r4], -pc, asr #29
    c2e4:	bicle	r2, r4, r0, lsl #16
    c2e8:	strbmi	sl, [r8], -r9, lsl #18
    c2ec:			; <UNDEFINED> instruction: 0xff4ef005
    c2f0:	stmdacs	r0, {r2, r9, sl, lr}
    c2f4:	strmi	sp, [r2], -sl, ror #2
    c2f8:	strbmi	sl, [r8], -fp, lsl #18
    c2fc:	blx	fee48326 <mkdtemp@@Base+0xfee1d216>
    c300:	stmdacs	r0, {r2, r9, sl, lr}
    c304:	strmi	sp, [r2], -r2, ror #2
    c308:	strbmi	r4, [r8], -r1, lsl #12
    c30c:	blx	1bc8336 <mkdtemp@@Base+0x1b9d226>
    c310:	stmdacs	r0, {r2, r9, sl, lr}
    c314:	stmdbge	sp, {r1, r3, r4, r6, r8, ip, lr, pc}
    c318:	strbmi	r2, [r8], -r0, lsl #4
    c31c:	blx	fea48346 <mkdtemp@@Base+0xfea1d236>
    c320:	stmdacs	r0, {r2, r9, sl, lr}
    c324:	bge	3c0874 <mkdtemp@@Base+0x395764>
    c328:	strbmi	sl, [r8], -sl, lsl #18
    c32c:	blx	8c8356 <mkdtemp@@Base+0x89d246>
    c330:	stmdacs	r0, {r2, r9, sl, lr}
    c334:	strbmi	sp, [r8], -sl, asr #2
    c338:	blx	194834a <mkdtemp@@Base+0x191d23a>
    c33c:	cmnle	r2, r0, lsl #16
    c340:	ldrtmi	r9, [r8], -fp, lsl #18
    c344:	mcr	7, 0, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
    c348:			; <UNDEFINED> instruction: 0xf0402800
    c34c:	stmdbls	sp, {r0, r1, r7, pc}
    c350:			; <UNDEFINED> instruction: 0xf7f84640
    c354:	stmdacs	r0, {r1, r2, r9, sl, fp, sp, lr, pc}
    c358:	blls	280910 <mkdtemp@@Base+0x255800>
    c35c:			; <UNDEFINED> instruction: 0xf0036818
    c360:	ldmdblt	r8!, {r0, r1, r2, r6, r7, r8, fp, ip, sp, lr, pc}^
    c364:	bge	3327a4 <mkdtemp@@Base+0x307694>
    c368:			; <UNDEFINED> instruction: 0xf004980a
    c36c:			; <UNDEFINED> instruction: 0x4604fc7b
    c370:	cmple	r0, r0, lsl #16
    c374:	strmi	r4, [r2], -r6, asr #18
    c378:	ldrbtmi	r9, [r9], #-2060	; 0xfffff7f4
    c37c:	stc2	0, cr15, [lr, #-60]!	; 0xffffffc4
    c380:	cmple	r8, r1, lsl #16
    c384:	strtmi	r9, [r8], -sl, lsl #18
    c388:			; <UNDEFINED> instruction: 0x9c099a0e
    c38c:	andls	r9, r6, #-1073741823	; 0xc0000001
    c390:	blx	fe7483a2 <mkdtemp@@Base+0xfe71d292>
    c394:	strtmi	r4, [r8], -r3, lsl #12
    c398:			; <UNDEFINED> instruction: 0xf0029305
    c39c:	ldmib	sp, {r0, r1, r4, r5, r8, r9, fp, ip, sp, lr, pc}^
    c3a0:	stmdbls	r7, {r0, r2, r9, ip, sp}
    c3a4:	andlt	pc, ip, sp, asr #17
    c3a8:	strtmi	r9, [r0], -r0
    c3ac:	stmib	sp, {sl, sp}^
    c3b0:			; <UNDEFINED> instruction: 0xf0044401
    c3b4:	strmi	pc, [r4], -r9, asr #26
    c3b8:			; <UNDEFINED> instruction: 0xf1babb28
    c3bc:			; <UNDEFINED> instruction: 0xf43f0f00
    c3c0:	blls	278128 <mkdtemp@@Base+0x24d018>
    c3c4:			; <UNDEFINED> instruction: 0xf8ca9009
    c3c8:	ldrb	r3, [r2, -r0]
    c3cc:			; <UNDEFINED> instruction: 0xf0014620
    c3d0:			; <UNDEFINED> instruction: 0x4601ff75
    c3d4:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
    c3d8:	blx	1f4841e <mkdtemp@@Base+0x1f1d30e>
    c3dc:	stmdbmi	lr!, {r0, r3, r6, r8, r9, sl, sp, lr, pc}
    c3e0:	streq	pc, [r1], #-111	; 0xffffff91
    c3e4:	ldrbtmi	r4, [r9], #-2093	; 0xfffff7d3
    c3e8:	tstcc	r4, r8, ror r4
    c3ec:	blx	1cc8432 <mkdtemp@@Base+0x1c9d322>
    c3f0:			; <UNDEFINED> instruction: 0xf7f8e73f
    c3f4:			; <UNDEFINED> instruction: 0xf001eba6
    c3f8:	strmi	pc, [r1], -r1, ror #30
    c3fc:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
    c400:	blx	1a48446 <mkdtemp@@Base+0x1a1d336>
    c404:			; <UNDEFINED> instruction: 0xf001e735
    c408:			; <UNDEFINED> instruction: 0x4601ff59
    c40c:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
    c410:	blx	1848456 <mkdtemp@@Base+0x181d346>
    c414:	stmdami	r4!, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}
    c418:	ldrteq	pc, [r9], #-111	; 0xffffff91	; <UNPREDICTABLE>
    c41c:	ldrbtmi	r9, [r8], #-2316	; 0xfffff6f4
    c420:	blx	1648466 <mkdtemp@@Base+0x161d356>
    c424:	stmdami	r1!, {r0, r2, r5, r8, r9, sl, sp, lr, pc}
    c428:	streq	pc, [r3], #-111	; 0xffffff91
    c42c:			; <UNDEFINED> instruction: 0xf00f4478
    c430:			; <UNDEFINED> instruction: 0xe71efb51
    c434:			; <UNDEFINED> instruction: 0xf06f481e
    c438:	ldrbtmi	r0, [r8], #-1044	; 0xfffffbec
    c43c:	blx	12c8482 <mkdtemp@@Base+0x129d372>
    c440:	ldmdami	sp, {r2, r3, r4, r8, fp, lr}
    c444:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
    c448:	tstcc	r4, sp, lsl #22
    c44c:			; <UNDEFINED> instruction: 0xf00f4478
    c450:			; <UNDEFINED> instruction: 0xe70efbdb
    c454:			; <UNDEFINED> instruction: 0xf06f4819
    c458:	ldrbtmi	r0, [r8], #-1044	; 0xfffffbec
    c45c:	blx	ec84a2 <mkdtemp@@Base+0xe9d392>
    c460:	ldmdami	r8, {r0, r1, r2, r4, r8, fp, lr}
    c464:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    c468:	tstcc	r4, fp, lsl #22
    c46c:			; <UNDEFINED> instruction: 0xf00f4478
    c470:	ldrbt	pc, [lr], fp, asr #23	; <UNPREDICTABLE>
    c474:	andeq	r5, r5, r2, asr r8
    c478:	muleq	r0, r4, r5
    c47c:	andeq	r4, r2, r8, lsr #12
    c480:	andeq	r3, r2, ip, lsr #28
    c484:	andeq	r3, r2, ip, lsl #26
    c488:	andeq	r3, r2, r0, lsl #28
    c48c:	andeq	r5, r5, sl, lsr #15
    c490:	andeq	r3, r2, lr, lsr lr
    c494:	andeq	r3, r2, r2, asr ip
    c498:	andeq	r4, r2, sl, asr r4
    c49c:	andeq	r1, r2, r4, ror #26
    c4a0:	andeq	r3, r2, lr, ror sp
    c4a4:	andeq	r3, r2, sl, lsl #28
    c4a8:			; <UNDEFINED> instruction: 0x00023db6
    c4ac:	andeq	r3, r2, ip, ror #24
    c4b0:	andeq	r3, r2, r2, ror #25
    c4b4:	strdeq	r4, [r2], -sl
    c4b8:	andeq	r3, r2, r4, lsl #26
    c4bc:	andeq	r3, r2, r2, ror #24
    c4c0:	ldrdeq	r4, [r2], -sl
    c4c4:	andeq	r3, r2, r4, lsl #25
    c4c8:	stmdbmi	ip, {r3, r4, r6, r8, ip, sp, pc}
    c4cc:	ldrlt	r2, [r0, #-512]	; 0xfffffe00
    c4d0:			; <UNDEFINED> instruction: 0x46044479
    c4d4:	stc2	0, cr15, [r2], {15}
    c4d8:	svclt	0x00082801
    c4dc:	mrsle	r2, (UNDEF: 2)
    c4e0:	andcs	fp, r0, r0, lsl sp
    c4e4:	stmdbmi	r6, {r4, r5, r6, r8, r9, sl, lr}
    c4e8:	stmdami	r6, {r1, r5, r9, sl, lr}
    c4ec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c4f0:			; <UNDEFINED> instruction: 0xf00f3128
    c4f4:			; <UNDEFINED> instruction: 0xf06ffaef
    c4f8:	ldclt	0, cr0, [r0, #-228]	; 0xffffff1c
    c4fc:	andeq	r3, r2, ip, ror #26
    c500:	andeq	r4, r2, r4, asr r3
    c504:	andeq	r3, r2, lr, asr sp
    c508:	mvnsmi	lr, #737280	; 0xb4000
    c50c:	bmi	109dd70 <mkdtemp@@Base+0x1072c60>
    c510:	blmi	10b8764 <mkdtemp@@Base+0x108d654>
    c514:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    c518:			; <UNDEFINED> instruction: 0x460d447a
    c51c:	tstcs	r0, r6, lsl #12
    c520:			; <UNDEFINED> instruction: 0x464058d3
    c524:	ldmdavs	fp, {r6, r9, sp}
    c528:			; <UNDEFINED> instruction: 0xf04f9311
    c52c:	eorsvs	r0, r9, r0, lsl #6
    c530:	svc	0x001af7f7
    c534:			; <UNDEFINED> instruction: 0xf7ff4628
    c538:	strmi	pc, [r4], -r7, asr #31
    c53c:	bmi	e38aa4 <mkdtemp@@Base+0xe0d994>
    c540:	ldrbtmi	r4, [sl], #-2870	; 0xfffff4ca
    c544:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c548:	subsmi	r9, sl, r1, lsl fp
    c54c:	strtmi	sp, [r0], -r1, ror #2
    c550:	pop	{r0, r1, r4, ip, sp, pc}
    c554:			; <UNDEFINED> instruction: 0x462883f0
    c558:			; <UNDEFINED> instruction: 0xff02f018
    c55c:	svccc	0x00fff1b0
    c560:	suble	r4, ip, r1, lsl #13
    c564:	movtcs	r4, #1585	; 0x631
    c568:			; <UNDEFINED> instruction: 0xf0194642
    c56c:			; <UNDEFINED> instruction: 0x4604f83d
    c570:			; <UNDEFINED> instruction: 0x4648bb78
    c574:			; <UNDEFINED> instruction: 0xff1ef018
    c578:	strbmi	r4, [r0], -r1, lsl #12
    c57c:			; <UNDEFINED> instruction: 0xff8af012
    c580:	cmnlt	r0, r5, lsl #12
    c584:	strmi	r4, [r2], -r7, lsr #18
    c588:	ldrbtmi	r4, [r9], #-2087	; 0xfffff7d9
    c58c:	ldrbtmi	r3, [r8], #-320	; 0xfffffec0
    c590:	blx	fe3c85d6 <mkdtemp@@Base+0xfe39d4c6>
    c594:			; <UNDEFINED> instruction: 0xf7f84628
    c598:	strmi	lr, [r1], -r8, ror #17
    c59c:			; <UNDEFINED> instruction: 0xf01e4628
    c5a0:			; <UNDEFINED> instruction: 0xf002f831
    c5a4:	strmi	pc, [r5], -r7, lsr #16
    c5a8:			; <UNDEFINED> instruction: 0x4648b150
    c5ac:			; <UNDEFINED> instruction: 0xff02f018
    c5b0:	strmi	r4, [r2], -r1, asr #12
    c5b4:			; <UNDEFINED> instruction: 0xf0084628
    c5b8:	stmiblt	r8!, {r0, r1, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    c5bc:			; <UNDEFINED> instruction: 0x4605603d
    c5c0:			; <UNDEFINED> instruction: 0xf0024628
    c5c4:	subcs	pc, r0, #10813440	; 0xa50000
    c5c8:	ldrmi	r4, [r1], -r0, asr #12
    c5cc:	ldmdb	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c5d0:			; <UNDEFINED> instruction: 0xf001e7b5
    c5d4:	ldmdbmi	r5, {r0, r1, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    c5d8:	hvccc	1097	; 0x449
    c5dc:	ldmdami	r4, {r1, r9, sl, lr}
    c5e0:			; <UNDEFINED> instruction: 0xf00f4478
    c5e4:			; <UNDEFINED> instruction: 0xe7aafa77
    c5e8:	cdp2	0, 6, cr15, cr8, cr1, {0}
    c5ec:	ldrbtmi	r4, [r9], #-2321	; 0xfffff6ef
    c5f0:	strmi	r3, [r2], -r0, asr #2
    c5f4:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    c5f8:	blx	1b4863c <mkdtemp@@Base+0x1b1d52c>
    c5fc:	stmdbmi	pc, {r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    c600:	stmdami	pc, {r1, r3, r5, r9, sl, lr}	; <UNPREDICTABLE>
    c604:	ldrbtmi	r4, [r9], #-1612	; 0xfffff9b4
    c608:	hvccc	1096	; 0x448
    c60c:	blx	18c8650 <mkdtemp@@Base+0x189d540>
    c610:			; <UNDEFINED> instruction: 0xf7f8e795
    c614:	svclt	0x0000ea96
    c618:	andeq	r5, r5, ip, lsr #10
    c61c:	muleq	r0, r4, r5
    c620:	andeq	r5, r5, r2, lsl #10
    c624:			; <UNDEFINED> instruction: 0x000242b6
    c628:	andeq	r3, r2, lr, lsr #26
    c62c:	andeq	r4, r2, r8, ror #4
    c630:			; <UNDEFINED> instruction: 0x00023cb8
    c634:	andeq	r4, r2, r2, asr r2
    c638:	ldrdeq	r3, [r2], -sl
    c63c:	andeq	r4, r2, sl, lsr r2
    c640:	andeq	r3, r2, ip, ror #24
    c644:	svcmi	0x00f0e92d
    c648:	ldmdami	r5!, {r0, r2, r9, sl, lr}^
    c64c:	ldmdbmi	r5!, {r2, r3, r9, sl, lr}^
    c650:	cfstr32pl	mvfx15, [r1, #-692]	; 0xfffffd4c
    c654:	addlt	r4, r5, r8, ror r4
    c658:			; <UNDEFINED> instruction: 0xf10d4691
    c65c:	stmdapl	r1, {r2, r3, r9, fp}^
    c660:	andpl	pc, r1, #54525952	; 0x3400000
    c664:	andcc	r2, ip, #0, 6
    c668:	andsvs	r6, r1, r9, lsl #16
    c66c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    c670:	subcs	r4, r0, #26214400	; 0x1900000
    c674:	andcc	pc, r0, r9, asr #17
    c678:			; <UNDEFINED> instruction: 0xf7f74650
    c67c:			; <UNDEFINED> instruction: 0x4620ee76
    c680:			; <UNDEFINED> instruction: 0xff22f7ff
    c684:	orrlt	r4, r8, r6, lsl #12
    c688:			; <UNDEFINED> instruction: 0xf50d4967
    c68c:	bmi	1961298 <mkdtemp@@Base+0x1936188>
    c690:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
    c694:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    c698:	subsmi	r6, r1, sl, lsl r8
    c69c:	adcshi	pc, lr, r0, asr #32
    c6a0:			; <UNDEFINED> instruction: 0xf50d4630
    c6a4:	andlt	r5, r5, r1, lsl #26
    c6a8:	svchi	0x00f0e8bd
    c6ac:			; <UNDEFINED> instruction: 0xf0184620
    c6b0:	mcrrne	14, 5, pc, r2, cr7	; <UNPREDICTABLE>
    c6b4:	andls	r4, r1, r3, lsl #12
    c6b8:	addshi	pc, ip, r0
    c6bc:	mrc2	0, 4, pc, cr4, cr8, {0}
    c6c0:	bleq	1348afc <mkdtemp@@Base+0x131d9ec>
    c6c4:			; <UNDEFINED> instruction: 0x460746b0
    c6c8:			; <UNDEFINED> instruction: 0xf0002800
    c6cc:	vst4.32	{d24-d27}, [pc :64]!
    c6d0:	ldrbmi	r5, [r9], -r0, lsl #4
    c6d4:			; <UNDEFINED> instruction: 0xf7f74628
    c6d8:	mcrrne	15, 3, lr, r3, cr14
    c6dc:	andsle	r4, r5, r4, lsl #12
    c6e0:	eorsle	r2, fp, r0, lsl #16
    c6e4:	ldrbmi	r4, [r9], -r2, lsl #12
    c6e8:	strtmi	r4, [r0], #1592	; 0x638
    c6ec:	mcr2	0, 6, pc, cr6, cr8, {0}	; <UNPREDICTABLE>
    c6f0:	rscle	r2, ip, r0, lsl #16
    c6f4:	stc2l	0, cr15, [r2, #4]!
    c6f8:	strcs	r4, [r0, #-2380]	; 0xfffff6b4
    c6fc:	hvccc	50249	; 0xc449
    c700:	stmdami	fp, {r1, r9, sl, lr}^
    c704:			; <UNDEFINED> instruction: 0xf00f4478
    c708:	ands	pc, fp, r5, ror #19
    c70c:	mcrr	7, 15, pc, r0, cr8	; <UNPREDICTABLE>
    c710:	stccs	8, cr6, [fp], {4}
    c714:	stccs	15, cr11, [r4], {24}
    c718:	andcs	fp, r1, #12, 30	; 0x30
    c71c:	sbcsle	r2, r6, r0, lsl #4
    c720:	strtmi	r9, [r0], -r1
    c724:			; <UNDEFINED> instruction: 0xf7f74615
    c728:	stmdbmi	r2, {r1, r3, r4, r5, r6, sl, fp, sp, lr, pc}^
    c72c:	hvccc	50249	; 0xc449
    c730:	stmdami	r1, {r1, r9, sl, lr}^
    c734:			; <UNDEFINED> instruction: 0xf00f4478
    c738:	ldrtmi	pc, [r8], -sp, asr #19	; <UNPREDICTABLE>
    c73c:			; <UNDEFINED> instruction: 0xff00f018
    c740:	andsvs	r9, ip, r1, lsl #22
    c744:			; <UNDEFINED> instruction: 0xf0014628
    c748:	ldrtmi	pc, [r8], -r3, ror #31	; <UNPREDICTABLE>
    c74c:	mrc2	0, 7, pc, cr8, cr8, {0}
    c750:	ldrbmi	r2, [r0], -r0, asr #4
    c754:			; <UNDEFINED> instruction: 0xf7f84611
    c758:	ldr	lr, [r5, lr, lsr #17]
    c75c:			; <UNDEFINED> instruction: 0x46424d37
    c760:	ldrbtmi	r4, [sp], #-2103	; 0xfffff7c9
    c764:	ldrbtmi	r3, [r8], #-1356	; 0xfffffab4
    c768:			; <UNDEFINED> instruction: 0xf00f4629
    c76c:	subcs	pc, r0, #487424	; 0x77000
    c770:			; <UNDEFINED> instruction: 0x46384651
    c774:	mcr2	0, 5, pc, cr4, cr8, {0}	; <UNPREDICTABLE>
    c778:	stmdals	r1, {r3, r4, r5, r8, r9, fp, ip, sp, pc}
    c77c:	mrc2	0, 0, pc, cr10, cr8, {0}
    c780:	ldrbmi	r4, [r0], -r1, lsl #12
    c784:	mcr2	0, 4, pc, cr6, cr2, {0}	; <UNPREDICTABLE>
    c788:	cmnlt	r0, r4, lsl #12
    c78c:	stmdami	sp!, {r1, r9, sl, lr}
    c790:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    c794:	blx	fe3487d8 <mkdtemp@@Base+0xfe31d6c8>
    c798:			; <UNDEFINED> instruction: 0xf7f74620
    c79c:	strmi	lr, [r1], -r6, ror #31
    c7a0:			; <UNDEFINED> instruction: 0xf01d4620
    c7a4:			; <UNDEFINED> instruction: 0xf001ff2f
    c7a8:	strmi	pc, [r5], -r5, lsr #30
    c7ac:	sbcle	r2, r9, r0, lsl #16
    c7b0:			; <UNDEFINED> instruction: 0xf0189801
    c7b4:			; <UNDEFINED> instruction: 0x4651fdff
    c7b8:	strtmi	r4, [r8], -r2, lsl #12
    c7bc:			; <UNDEFINED> instruction: 0xf9f4f008
    c7c0:			; <UNDEFINED> instruction: 0xf8c9b968
    c7c4:	strmi	r5, [r5], -r0
    c7c8:			; <UNDEFINED> instruction: 0xf001e7bc
    c7cc:			; <UNDEFINED> instruction: 0x4629fd77
    c7d0:	strmi	r4, [r2], -r5, lsr #12
    c7d4:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    c7d8:			; <UNDEFINED> instruction: 0xf97cf00f
    c7dc:			; <UNDEFINED> instruction: 0xf001e7b2
    c7e0:	ldmdbmi	sl, {r0, r2, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    c7e4:	hvccc	50249	; 0xc449
    c7e8:	ldmdami	r9, {r1, r9, sl, lr}
    c7ec:			; <UNDEFINED> instruction: 0xf00f4478
    c7f0:			; <UNDEFINED> instruction: 0xe7a7f971
    c7f4:			; <UNDEFINED> instruction: 0x46224917
    c7f8:			; <UNDEFINED> instruction: 0x461e4817
    c7fc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c800:			; <UNDEFINED> instruction: 0xf00f314c
    c804:	ldr	pc, [pc, -r7, ror #18]!
    c808:			; <UNDEFINED> instruction: 0xf04f4914
    c80c:	ldmdami	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}
    c810:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c814:			; <UNDEFINED> instruction: 0xf00f314c
    c818:			; <UNDEFINED> instruction: 0xe735f95d
    c81c:	ldmib	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c820:	strdeq	r5, [r5], -r0
    c824:	muleq	r0, r4, r5
    c828:			; <UNDEFINED> instruction: 0x000553b2
    c82c:	andeq	r4, r2, r4, asr #2
    c830:	andeq	r3, r2, r4, lsr #24
    c834:	andeq	r4, r2, r4, lsl r1
    c838:	andeq	r3, r2, ip, asr #23
    c83c:	ldrdeq	r4, [r2], -lr
    c840:	andeq	r3, r2, sl, lsr #23
    c844:	andeq	r3, r2, sl, lsr #22
    c848:	andeq	r3, r2, lr, ror #22
    c84c:	andeq	r4, r2, ip, asr r0
    c850:	andeq	r3, r2, r4, ror #21
    c854:	andeq	r4, r2, r4, asr #32
    c858:	andeq	r3, r2, r6, ror sl
    c85c:	andeq	r4, r2, r0, lsr r0
    c860:	ldrdeq	r3, [r2], -r2
    c864:			; <UNDEFINED> instruction: 0x4604b510
    c868:			; <UNDEFINED> instruction: 0xf7f76840
    c86c:	strtmi	lr, [r0], -r8, ror #28
    c870:			; <UNDEFINED> instruction: 0x4010e8bd
    c874:	mcrlt	7, 3, pc, cr0, cr7, {7}	; <UNPREDICTABLE>
    c878:	movwcs	fp, #1528	; 0x5f8
    c87c:	strmi	r6, [lr], -fp
    c880:			; <UNDEFINED> instruction: 0xf0014605
    c884:			; <UNDEFINED> instruction: 0x4607feb7
    c888:	subsle	r2, r1, r0, lsl #16
    c88c:	andscs	r4, lr, #737280	; 0xb4000
    c890:			; <UNDEFINED> instruction: 0xf0084479
    c894:	strmi	pc, [r4], -r9, lsl #19
    c898:	teqle	sl, r0, lsl #16
    c89c:	andcs	r4, r1, #40, 12	; 0x2800000
    c8a0:			; <UNDEFINED> instruction: 0xf0084639
    c8a4:	strmi	pc, [r4], -fp, asr #28
    c8a8:	stmdbmi	r7!, {r5, r7, r8, fp, ip, sp, pc}
    c8ac:			; <UNDEFINED> instruction: 0x4638221b
    c8b0:			; <UNDEFINED> instruction: 0xf0084479
    c8b4:			; <UNDEFINED> instruction: 0x4604f979
    c8b8:	ldrdcs	fp, [sl, -r8]
    c8bc:			; <UNDEFINED> instruction: 0xf0084638
    c8c0:	strmi	pc, [r4], -r3, asr #21
    c8c4:	eorsvs	fp, r7, r8, lsr #19
    c8c8:	ldrtmi	r4, [r8], -r7, lsl #12
    c8cc:			; <UNDEFINED> instruction: 0xff20f001
    c8d0:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    c8d4:	ldc2l	0, cr15, [r2], #4
    c8d8:	ldrbtmi	r4, [r9], #-2332	; 0xfffff6e4
    c8dc:			; <UNDEFINED> instruction: 0x46023158
    c8e0:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    c8e4:			; <UNDEFINED> instruction: 0xf8f6f00f
    c8e8:			; <UNDEFINED> instruction: 0xf0014638
    c8ec:	qadd16mi	pc, r0, r1	; <UNPREDICTABLE>
    c8f0:			; <UNDEFINED> instruction: 0x4620bdf8
    c8f4:	stc2l	0, cr15, [r2], #4
    c8f8:	ldrbtmi	r4, [r9], #-2326	; 0xfffff6ea
    c8fc:			; <UNDEFINED> instruction: 0x46023158
    c900:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    c904:			; <UNDEFINED> instruction: 0xf8e6f00f
    c908:			; <UNDEFINED> instruction: 0xf0014638
    c90c:	strtmi	pc, [r0], -r1, lsl #30
    c910:			; <UNDEFINED> instruction: 0xf001bdf8
    c914:	ldmdbmi	r1, {r0, r1, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    c918:	cmpcc	r8, r9, ror r4
    c91c:	ldmdami	r0, {r1, r9, sl, lr}
    c920:			; <UNDEFINED> instruction: 0xf00f4478
    c924:			; <UNDEFINED> instruction: 0x4638f8d7
    c928:	cdp2	0, 15, cr15, cr2, cr1, {0}
    c92c:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    c930:			; <UNDEFINED> instruction: 0xf06f490c
    c934:	stmdami	ip, {r0, sl}
    c938:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c93c:			; <UNDEFINED> instruction: 0xf00f3158
    c940:	ldrb	pc, [r1, r9, asr #17]	; <UNPREDICTABLE>
    c944:	ldrdeq	r3, [r2], -r0
    c948:	andeq	r3, r2, ip, lsl fp
    c94c:	andeq	r3, r2, r6, ror #30
    c950:			; <UNDEFINED> instruction: 0x00023aba
    c954:	andeq	r3, r2, r6, asr #30
    c958:	andeq	r3, r2, r6, ror #21
    c95c:	andeq	r3, r2, r8, lsr #30
    c960:	andeq	r3, r2, r0, ror #20
    c964:	andeq	r3, r2, r8, lsl #30
    c968:	andeq	r1, r2, r2, lsl r8
    c96c:	blmi	161f2d0 <mkdtemp@@Base+0x15f41c0>
    c970:	push	{r1, r3, r4, r5, r6, sl, lr}
    c974:	strdlt	r4, [r4], r0
    c978:	strcs	r5, [r0, #-2259]	; 0xfffff72d
    c97c:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    c980:			; <UNDEFINED> instruction: 0xf04f9303
    c984:	strls	r0, [r2, #-768]	; 0xfffffd00
    c988:			; <UNDEFINED> instruction: 0xff0af001
    c98c:			; <UNDEFINED> instruction: 0xf0002800
    c990:	bmi	142cbdc <mkdtemp@@Base+0x1401acc>
    c994:			; <UNDEFINED> instruction: 0x4629231e
    c998:	ldrbtmi	r4, [sl], #-1664	; 0xfffff980
    c99c:	cdp2	0, 15, cr15, cr0, cr8, {0}
    c9a0:	stmdacs	r0, {r2, r9, sl, lr}
    c9a4:	tstcs	lr, r1, asr r1
    c9a8:			; <UNDEFINED> instruction: 0xf0024640
    c9ac:	strmi	pc, [r4], -r3, lsl #19
    c9b0:	bge	bb718 <mkdtemp@@Base+0x90608>
    c9b4:	bmi	12311bc <mkdtemp@@Base+0x12060ac>
    c9b8:	tstcs	ip, #1048576	; 0x100000
    c9bc:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
    c9c0:			; <UNDEFINED> instruction: 0xff0cf008
    c9c4:	stmdacs	r0, {r2, r9, sl, lr}
    c9c8:			; <UNDEFINED> instruction: 0x4640d151
    c9cc:			; <UNDEFINED> instruction: 0xf81af002
    c9d0:	strmi	r9, [r1], -r2, lsl #22
    c9d4:	bne	ff25e2dc <mkdtemp@@Base+0xff2331cc>
    c9d8:			; <UNDEFINED> instruction: 0xf9baf002
    c9dc:	stmdacs	r0, {r2, r9, sl, lr}
    c9e0:			; <UNDEFINED> instruction: 0x4640d139
    c9e4:	cdp2	0, 7, cr15, cr4, cr8, {0}
    c9e8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c9ec:			; <UNDEFINED> instruction: 0xf001d045
    c9f0:	strmi	pc, [r6], -r1, lsl #28
    c9f4:	suble	r2, fp, r0, lsl #16
    c9f8:			; <UNDEFINED> instruction: 0xf0084629
    c9fc:			; <UNDEFINED> instruction: 0x4604fe31
    ca00:	cmple	pc, r0, lsl #16
    ca04:			; <UNDEFINED> instruction: 0x4606603e
    ca08:			; <UNDEFINED> instruction: 0xf001e00a
    ca0c:	ldmdbmi	r3!, {r0, r1, r2, r4, r6, sl, fp, ip, sp, lr, pc}
    ca10:	ldrbtmi	r4, [r9], #-1582	; 0xfffff9d2
    ca14:	strmi	r3, [r2], -r8, ror #2
    ca18:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
    ca1c:			; <UNDEFINED> instruction: 0xf85af00f
    ca20:			; <UNDEFINED> instruction: 0xf0014630
    ca24:			; <UNDEFINED> instruction: 0x4640fe75
    ca28:	cdp2	0, 7, cr15, cr2, cr1, {0}
    ca2c:			; <UNDEFINED> instruction: 0xf7f74628
    ca30:	bmi	b48050 <mkdtemp@@Base+0xb1cf40>
    ca34:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
    ca38:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ca3c:	subsmi	r9, sl, r3, lsl #22
    ca40:	strtmi	sp, [r0], -r2, asr #2
    ca44:	pop	{r2, ip, sp, pc}
    ca48:	stmdami	r7!, {r4, r5, r6, r7, r8, pc}
    ca4c:	ldrbtmi	r4, [r8], #-1582	; 0xfffff9d2
    ca50:			; <UNDEFINED> instruction: 0xf840f00f
    ca54:			; <UNDEFINED> instruction: 0xf001e7e4
    ca58:	stmdbmi	r4!, {r0, r4, r5, sl, fp, ip, sp, lr, pc}
    ca5c:	ldrbtmi	r4, [r9], #-1582	; 0xfffff9d2
    ca60:	strmi	r3, [r2], -r8, ror #2
    ca64:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
    ca68:			; <UNDEFINED> instruction: 0xf834f00f
    ca6c:	stmdami	r1!, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    ca70:	ldrbtmi	r4, [r8], #-1582	; 0xfffff9d2
    ca74:			; <UNDEFINED> instruction: 0xf82ef00f
    ca78:	ldmdbmi	pc, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    ca7c:	ldmdami	pc, {r1, r2, r9, sl, lr}	; <UNPREDICTABLE>
    ca80:	streq	pc, [r1], #-111	; 0xffffff91
    ca84:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ca88:			; <UNDEFINED> instruction: 0xf00f3168
    ca8c:	strb	pc, [r7, r3, lsr #16]	; <UNPREDICTABLE>
    ca90:			; <UNDEFINED> instruction: 0xf06f491b
    ca94:	ldmdami	fp, {r0, sl}
    ca98:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ca9c:			; <UNDEFINED> instruction: 0xf00f3168
    caa0:			; <UNDEFINED> instruction: 0xe7bdf819
    caa4:	stc2	0, cr15, [sl], {1}
    caa8:	ldmdami	r7, {r0, r9, sl, lr}
    caac:			; <UNDEFINED> instruction: 0xf00f4478
    cab0:			; <UNDEFINED> instruction: 0xe7b5f811
    cab4:			; <UNDEFINED> instruction: 0xf06f4915
    cab8:	ldmdami	r5, {r0, sl}
    cabc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    cac0:			; <UNDEFINED> instruction: 0xf00f3168
    cac4:	ldr	pc, [r4, r7, lsl #16]!
    cac8:	ldmda	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cacc:	ldrdeq	r5, [r5], -r4
    cad0:	muleq	r0, r4, r5
    cad4:	andeq	r3, r2, r6, asr #19
    cad8:	muleq	r2, r2, sl
    cadc:	andeq	r3, r2, lr, lsr #28
    cae0:	andeq	r3, r2, r6, lsl sl
    cae4:	andeq	r5, r5, lr
    cae8:			; <UNDEFINED> instruction: 0x000239b6
    caec:	andeq	r3, r2, r2, ror #27
    caf0:	andeq	r3, r2, sl, asr #19
    caf4:	strdeq	r3, [r2], -lr
    caf8:			; <UNDEFINED> instruction: 0x00023dbc
    cafc:	andeq	r3, r2, r6, lsl sl
    cb00:	andeq	r3, r2, r8, lsr #27
    cb04:	andeq	r3, r2, r2, lsr #20
    cb08:	andeq	r3, r2, r8, lsr #20
    cb0c:	andeq	r3, r2, r4, lsl #27
    cb10:	andeq	r1, r2, r2, lsl r1
    cb14:	svcmi	0x00f0e92d
    cb18:	bmi	9de378 <mkdtemp@@Base+0x9b3268>
    cb1c:	ldrmi	r4, [r8], -r5, lsl #12
    cb20:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
    cb24:	strmi	fp, [fp], r7, lsl #1
    cb28:	svcls	0x001058d3
    cb2c:	movwls	r6, #22555	; 0x581b
    cb30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cb34:	ldmdage	r1, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    cb38:			; <UNDEFINED> instruction: 0xf8dd2300
    cb3c:	movwls	r9, #16460	; 0x404c
    cb40:			; <UNDEFINED> instruction: 0xf1bab341
    cb44:	andle	r0, r2, r0, lsl #30
    cb48:			; <UNDEFINED> instruction: 0xf8ca2300
    cb4c:	bge	118b54 <mkdtemp@@Base+0xeda44>
    cb50:			; <UNDEFINED> instruction: 0xf7ff4659
    cb54:			; <UNDEFINED> instruction: 0x4604fcd9
    cb58:	blls	13b760 <mkdtemp@@Base+0x110650>
    cb5c:			; <UNDEFINED> instruction: 0x46594632
    cb60:			; <UNDEFINED> instruction: 0xf8cd4628
    cb64:			; <UNDEFINED> instruction: 0xf8cd900c
    cb68:			; <UNDEFINED> instruction: 0xf8cd8008
    cb6c:	strls	sl, [r0, -r4]
    cb70:			; <UNDEFINED> instruction: 0xf976f7ff
    cb74:	stmdals	r4, {r2, r9, sl, lr}
    cb78:	stc2l	0, cr15, [sl, #4]
    cb7c:	blmi	3df3c4 <mkdtemp@@Base+0x3b42b4>
    cb80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cb84:	blls	166bf4 <mkdtemp@@Base+0x13bae4>
    cb88:	tstle	r2, sl, asr r0
    cb8c:	andlt	r4, r7, r0, lsr #12
    cb90:	svchi	0x00f0e8bd
    cb94:	ldrdlt	pc, [ip], -pc	; <UNPREDICTABLE>
    cb98:			; <UNDEFINED> instruction: 0xe7d244fb
    cb9c:	blx	fe3c8baa <mkdtemp@@Base+0xfe39da9a>
    cba0:	ldrbtmi	r4, [r9], #-2313	; 0xfffff6f7
    cba4:			; <UNDEFINED> instruction: 0x46023178
    cba8:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    cbac:			; <UNDEFINED> instruction: 0xff92f00e
    cbb0:			; <UNDEFINED> instruction: 0xf7f7e7e1
    cbb4:	svclt	0x0000efc6
    cbb8:	andeq	r4, r5, r2, lsr #30
    cbbc:	muleq	r0, r4, r5
    cbc0:	andeq	r4, r5, r4, asr #29
    cbc4:	andeq	r3, r2, ip, asr r9
    cbc8:	muleq	r2, lr, ip
    cbcc:	andeq	r3, r2, r2, asr r9
    cbd0:	ldrbmi	lr, [r0, sp, lsr #18]!
    cbd4:	bmi	b1e438 <mkdtemp@@Base+0xaf3328>
    cbd8:	blmi	b1e454 <mkdtemp@@Base+0xaf3344>
    cbdc:	ldrbtmi	fp, [sl], #-134	; 0xffffff7a
    cbe0:			; <UNDEFINED> instruction: 0xf8dd4606
    cbe4:			; <UNDEFINED> instruction: 0x46898038
    cbe8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    cbec:			; <UNDEFINED> instruction: 0xf04f9305
    cbf0:	movwcs	r0, #768	; 0x300
    cbf4:	movwcc	lr, #14797	; 0x39cd
    cbf8:	svceq	0x0000f1b8
    cbfc:			; <UNDEFINED> instruction: 0xf8c8d001
    cc00:	mrslt	r3, (UNDEF: 13)
    cc04:	eorvs	r2, fp, r0, lsl #6
    cc08:	ldrtmi	sl, [r0], -r4, lsl #18
    cc0c:	blx	fe04ac10 <mkdtemp@@Base+0xfe01fb00>
    cc10:	cmplt	r8, r4, lsl #12
    cc14:	blmi	75f494 <mkdtemp@@Base+0x734384>
    cc18:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cc1c:	blls	166c8c <mkdtemp@@Base+0x13bb7c>
    cc20:	qsuble	r4, sl, pc	; <UNPREDICTABLE>
    cc24:	andlt	r4, r6, r0, lsr #12
    cc28:			; <UNDEFINED> instruction: 0x87f0e8bd
    cc2c:	ldrdge	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    cc30:	ldrbtmi	r4, [sl], #2073	; 0x819
    cc34:			; <UNDEFINED> instruction: 0xf10a9a04
    cc38:	ldrbtmi	r0, [r8], #-2696	; 0xfffff578
    cc3c:			; <UNDEFINED> instruction: 0xf00e4651
    cc40:	stmdbls	r4, {r0, r1, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    cc44:	strbmi	sl, [r8], -r3, lsl #20
    cc48:	mrrc2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    cc4c:	stmiblt	r0, {r2, r9, sl, lr}
    cc50:	ldrdcs	lr, [r3, -sp]
    cc54:			; <UNDEFINED> instruction: 0x4630463b
    cc58:	andhi	pc, r4, sp, asr #17
    cc5c:			; <UNDEFINED> instruction: 0xf7ff9500
    cc60:			; <UNDEFINED> instruction: 0x4604fabf
    cc64:			; <UNDEFINED> instruction: 0xf0019803
    cc68:	stmdals	r4, {r0, r1, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    cc6c:	stcl	7, cr15, [r6], #-988	; 0xfffffc24
    cc70:			; <UNDEFINED> instruction: 0xf001e7d0
    cc74:	ldrbmi	pc, [r1], -r3, lsr #22	; <UNPREDICTABLE>
    cc78:	stmdami	r8, {r1, r9, sl, lr}
    cc7c:			; <UNDEFINED> instruction: 0xf00e4478
    cc80:	strb	pc, [pc, r9, lsr #30]!	; <UNPREDICTABLE>
    cc84:	svc	0x005cf7f7
    cc88:	andeq	r4, r5, r6, ror #28
    cc8c:	muleq	r0, r4, r5
    cc90:	andeq	r4, r5, ip, lsr #28
    cc94:	andeq	r3, r2, lr, lsl #24
    cc98:	ldrdeq	r3, [r2], -lr
    cc9c:	andeq	r3, r2, r0, lsl #17
    cca0:	svcmi	0x00f0e92d
    cca4:	bmi	9de504 <mkdtemp@@Base+0x9b33f4>
    cca8:	ldrmi	r4, [r8], -r5, lsl #12
    ccac:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
    ccb0:	strmi	fp, [fp], r7, lsl #1
    ccb4:	svcls	0x001058d3
    ccb8:	movwls	r6, #22555	; 0x581b
    ccbc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ccc0:	ldmdage	r1, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    ccc4:			; <UNDEFINED> instruction: 0xf8dd2300
    ccc8:	movwls	r9, #16460	; 0x404c
    cccc:			; <UNDEFINED> instruction: 0xf1bab341
    ccd0:	andle	r0, r2, r0, lsl #30
    ccd4:			; <UNDEFINED> instruction: 0xf8ca2300
    ccd8:	bge	118ce0 <mkdtemp@@Base+0xedbd0>
    ccdc:			; <UNDEFINED> instruction: 0xf7ff4659
    cce0:			; <UNDEFINED> instruction: 0x4604fcb1
    cce4:	blls	13b8ec <mkdtemp@@Base+0x1107dc>
    cce8:			; <UNDEFINED> instruction: 0x46594632
    ccec:			; <UNDEFINED> instruction: 0xf8cd4628
    ccf0:			; <UNDEFINED> instruction: 0xf8cd900c
    ccf4:			; <UNDEFINED> instruction: 0xf8cd8008
    ccf8:	strls	sl, [r0, -r4]
    ccfc:			; <UNDEFINED> instruction: 0xf8b0f7ff
    cd00:	stmdals	r4, {r2, r9, sl, lr}
    cd04:	stc2	0, cr15, [r4, #-4]
    cd08:	blmi	3df550 <mkdtemp@@Base+0x3b4440>
    cd0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cd10:	blls	166d80 <mkdtemp@@Base+0x13bc70>
    cd14:	tstle	r2, sl, asr r0
    cd18:	andlt	r4, r7, r0, lsr #12
    cd1c:	svchi	0x00f0e8bd
    cd20:	ldrdlt	pc, [ip], -pc	; <UNPREDICTABLE>
    cd24:			; <UNDEFINED> instruction: 0xe7d244fb
    cd28:	blx	ff248d34 <mkdtemp@@Base+0xff21dc24>
    cd2c:	ldrbtmi	r4, [r9], #-2313	; 0xfffff6f7
    cd30:			; <UNDEFINED> instruction: 0x46023198
    cd34:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    cd38:	cdp2	0, 12, cr15, cr12, cr14, {0}
    cd3c:			; <UNDEFINED> instruction: 0xf7f7e7e4
    cd40:	svclt	0x0000ef00
    cd44:	muleq	r5, r6, sp
    cd48:	muleq	r0, r4, r5
    cd4c:	andeq	r4, r5, r8, lsr sp
    cd50:	ldrdeq	r3, [r2], -r0
    cd54:	andeq	r3, r2, r2, lsl fp
    cd58:	andeq	r3, r2, r6, lsl #16
    cd5c:	ldrbmi	lr, [r0, sp, lsr #18]!
    cd60:	bmi	b1e5c4 <mkdtemp@@Base+0xaf34b4>
    cd64:	blmi	b1e5e0 <mkdtemp@@Base+0xaf34d0>
    cd68:	ldrbtmi	fp, [sl], #-134	; 0xffffff7a
    cd6c:			; <UNDEFINED> instruction: 0xf8dd4606
    cd70:			; <UNDEFINED> instruction: 0x46898038
    cd74:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    cd78:			; <UNDEFINED> instruction: 0xf04f9305
    cd7c:	movwcs	r0, #768	; 0x300
    cd80:	movwcc	lr, #14797	; 0x39cd
    cd84:	svceq	0x0000f1b8
    cd88:			; <UNDEFINED> instruction: 0xf8c8d001
    cd8c:	mrslt	r3, (UNDEF: 13)
    cd90:	eorvs	r2, fp, r0, lsl #6
    cd94:	ldrtmi	sl, [r0], -r4, lsl #18
    cd98:			; <UNDEFINED> instruction: 0xf9baf7ff
    cd9c:	cmplt	r8, r4, lsl #12
    cda0:	blmi	75f620 <mkdtemp@@Base+0x734510>
    cda4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cda8:	blls	166e18 <mkdtemp@@Base+0x13bd08>
    cdac:	qsuble	r4, sl, pc	; <UNPREDICTABLE>
    cdb0:	andlt	r4, r6, r0, lsr #12
    cdb4:			; <UNDEFINED> instruction: 0x87f0e8bd
    cdb8:	ldrdge	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    cdbc:	ldrbtmi	r4, [sl], #2073	; 0x819
    cdc0:			; <UNDEFINED> instruction: 0xf10a9a04
    cdc4:	ldrbtmi	r0, [r8], #-2728	; 0xfffff558
    cdc8:			; <UNDEFINED> instruction: 0xf00e4651
    cdcc:	stmdbls	r4, {r0, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    cdd0:	strbmi	sl, [r8], -r3, lsl #20
    cdd4:	ldc2	7, cr15, [r6], #-1020	; 0xfffffc04
    cdd8:	stmiblt	r0, {r2, r9, sl, lr}
    cddc:	ldrdcs	lr, [r3, -sp]
    cde0:			; <UNDEFINED> instruction: 0x4630463b
    cde4:	andhi	pc, r4, sp, asr #17
    cde8:			; <UNDEFINED> instruction: 0xf7ff9500
    cdec:			; <UNDEFINED> instruction: 0x4604f9f9
    cdf0:			; <UNDEFINED> instruction: 0xf0019803
    cdf4:	stmdals	r4, {r0, r2, r3, r7, sl, fp, ip, sp, lr, pc}
    cdf8:	bl	fe84addc <mkdtemp@@Base+0xfe81fccc>
    cdfc:			; <UNDEFINED> instruction: 0xf001e7d0
    ce00:			; <UNDEFINED> instruction: 0x4651fa5d
    ce04:	stmdami	r8, {r1, r9, sl, lr}
    ce08:			; <UNDEFINED> instruction: 0xf00e4478
    ce0c:	strb	pc, [pc, r3, ror #28]!	; <UNPREDICTABLE>
    ce10:	mrc	7, 4, APSR_nzcv, cr6, cr7, {7}
    ce14:	ldrdeq	r4, [r5], -sl
    ce18:	muleq	r0, r4, r5
    ce1c:	andeq	r4, r5, r0, lsr #25
    ce20:	andeq	r3, r2, r2, lsl #21
    ce24:	andeq	r3, r2, r2, asr r7
    ce28:	andeq	r3, r2, r4, lsr r7
    ce2c:	tstcs	r8, r8, lsr sl
    ce30:	mvnsmi	lr, #737280	; 0xb4000
    ce34:	blmi	dde6b8 <mkdtemp@@Base+0xdb35a8>
    ce38:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    ce3c:	andcs	r9, r1, r1
    ce40:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    ce44:			; <UNDEFINED> instruction: 0xf04f9303
    ce48:	movwcs	r0, #768	; 0x300
    ce4c:			; <UNDEFINED> instruction: 0xf7f79302
    ce50:			; <UNDEFINED> instruction: 0x4605ea5a
    ce54:	suble	r2, r1, r0, lsl #16
    ce58:	blcs	33a64 <mkdtemp@@Base+0x8954>
    ce5c:	ldmdavc	r9, {r1, r2, r3, r4, r5, ip, lr, pc}
    ce60:	eorsle	r2, fp, r0, lsl #18
    ce64:			; <UNDEFINED> instruction: 0xf10d4e2c
    ce68:			; <UNDEFINED> instruction: 0xf8df0904
    ce6c:	ldrbtmi	r8, [lr], #-176	; 0xffffff50
    ce70:			; <UNDEFINED> instruction: 0xe01044f8
    ce74:	eorvs	r2, fp, r1, lsl #6
    ce78:	stmdavc	r1!, {r0, sl, fp, ip, pc}
    ce7c:	bicseq	pc, pc, #1
    ce80:	svclt	0x00182b00
    ce84:	eorle	r2, r9, r9, lsl #18
    ce88:	teqle	r3, ip, lsr #18
    ce8c:	movwls	r1, #7267	; 0x1c63
    ce90:	stmdbcs	r0, {r0, r5, r6, fp, ip, sp, lr}
    ce94:			; <UNDEFINED> instruction: 0xf001d032
    ce98:	stmdbcs	r9, {r0, r1, r2, r3, r4, r6, r7}
    ce9c:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    cea0:			; <UNDEFINED> instruction: 0x464ad01c
    cea4:	ldrtmi	r2, [r0], -r0, lsl #2
    cea8:			; <UNDEFINED> instruction: 0xfff8f013
    ceac:	mvnle	r3, r1
    ceb0:	strbmi	r4, [r8], -r1, asr #12
    ceb4:			; <UNDEFINED> instruction: 0xf86cf014
    ceb8:	sbcsle	r2, sp, r0, lsl #16
    cebc:	bllt	2e7070 <mkdtemp@@Base+0x2bbf60>
    cec0:	strbmi	sl, [r8], -r2, lsl #18
    cec4:			; <UNDEFINED> instruction: 0xf810f014
    cec8:	stmdacs	r0, {r3, r5, r6, sp, lr}
    cecc:	ldrdlt	sp, [pc, -r4]
    ced0:	eorsvs	r9, fp, r2, lsl #22
    ced4:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
    ced8:	stc2l	7, cr15, [r4], {255}	; 0xff
    cedc:	blmi	35f724 <mkdtemp@@Base+0x334614>
    cee0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cee4:	blls	e6f54 <mkdtemp@@Base+0xbbe44>
    cee8:	qaddle	r4, sl, pc	; <UNPREDICTABLE>
    ceec:	andlt	r4, r5, r8, lsr #12
    cef0:	mvnshi	lr, #12386304	; 0xbd0000
    cef4:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    cef8:	strb	r9, [r8, r2, lsl #6]!
    cefc:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    cf00:	strb	r9, [r4, r2, lsl #6]!
    cf04:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
    cf08:	strb	r9, [r0, r2, lsl #6]!
    cf0c:	mrc	7, 0, APSR_nzcv, cr8, cr7, {7}
    cf10:	andeq	r4, r5, sl, lsl #24
    cf14:	muleq	r0, r4, r5
    cf18:	andeq	r3, r2, sl, ror #13
    cf1c:	strdeq	r3, [r2], -r8
    cf20:	andeq	r4, r5, r4, ror #22
    cf24:	muleq	r2, lr, r6
    cf28:	andeq	r3, r2, sl, lsr #13
    cf2c:	andeq	r3, r2, lr, ror #12
    cf30:	svcmi	0x00f0e92d
    cf34:	bmi	1e5e78c <mkdtemp@@Base+0x1e3367c>
    cf38:	blmi	1e5e7bc <mkdtemp@@Base+0x1e336ac>
    cf3c:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
    cf40:			; <UNDEFINED> instruction: 0xf8dd4680
    cf44:	strmi	sl, [r9], r8, asr #32
    cf48:	bls	4e329c <mkdtemp@@Base+0x4b818c>
    cf4c:	movwls	r6, #30747	; 0x781b
    cf50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cf54:	movwls	r2, #25344	; 0x6300
    cf58:	bls	531768 <mkdtemp@@Base+0x506658>
    cf5c:			; <UNDEFINED> instruction: 0xf1ba9203
    cf60:	andle	r0, r1, r0, lsl #30
    cf64:	andcc	pc, r0, sl, asr #17
    cf68:	movwcs	r9, #2563	; 0xa03
    cf6c:	strtmi	r4, [r0], -sp, ror #18
    cf70:	andsvs	r9, r3, r5, lsl #8
    cf74:	bls	9e160 <mkdtemp@@Base+0x73050>
    cf78:			; <UNDEFINED> instruction: 0xf7f76013
    cf7c:	stcpl	14, cr14, [r5], #-952	; 0xfffffc48
    cf80:	movwls	r1, #22563	; 0x5823
    cf84:	svclt	0x00182d00
    cf88:	svclt	0x000c2d23
    cf8c:	strcs	r2, [r0, #-1281]	; 0xfffffaff
    cf90:	adcshi	pc, r4, r0
    cf94:	bleq	5493d0 <mkdtemp@@Base+0x51e2c0>
    cf98:			; <UNDEFINED> instruction: 0xf0114658
    cf9c:	strmi	pc, [r4], -pc, ror #24
    cfa0:	rsbsle	r2, r0, r0, lsl #16
    cfa4:	stc	7, cr15, [lr, #988]!	; 0x3dc
    cfa8:	stmdacs	r0, {r1, r2, r9, sl, lr}
    cfac:	adchi	pc, fp, r0
    cfb0:			; <UNDEFINED> instruction: 0x4601b337
    cfb4:	ldrtmi	r4, [r8], -sl, lsr #12
    cfb8:			; <UNDEFINED> instruction: 0xff10f00e
    cfbc:	andsle	r2, r5, r1, lsl #16
    cfc0:			; <UNDEFINED> instruction: 0x462c4630
    cfc4:	b	feecafa8 <mkdtemp@@Base+0xfee9fe98>
    cfc8:	streq	pc, [sp, #-111]!	; 0xffffff91
    cfcc:			; <UNDEFINED> instruction: 0xf0024620
    cfd0:	bmi	158c07c <mkdtemp@@Base+0x1560f6c>
    cfd4:	ldrbtmi	r4, [sl], #-2898	; 0xfffff4ae
    cfd8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cfdc:	subsmi	r9, sl, r7, lsl #22
    cfe0:	addhi	pc, pc, r0, asr #32
    cfe4:	andlt	r4, r9, r8, lsr #12
    cfe8:	svchi	0x00f0e8bd
    cfec:	strbmi	r4, [fp], -pc, asr #18
    cff0:	strbmi	r4, [r2], -pc, asr #16
    cff4:	smlsdxls	r0, r9, r4, r4
    cff8:	ldrbtmi	r3, [r8], #-444	; 0xfffffe44
    cffc:	cdp2	0, 0, cr15, cr4, cr14, {0}
    d000:			; <UNDEFINED> instruction: 0xf002200f
    d004:			; <UNDEFINED> instruction: 0x4604fcbd
    d008:	suble	r2, r5, r0, lsl #16
    d00c:			; <UNDEFINED> instruction: 0xf0044659
    d010:	bllt	4cccc <mkdtemp@@Base+0x21bbc>
    d014:	strmi	r4, [r5], -r7, asr #22
    d018:	stmdami	r7, {r0, r1, r3, r4, r5, r6, sl, lr}^
    d01c:	strbmi	r4, [r1], -sl, asr #12
    d020:			; <UNDEFINED> instruction: 0xf00e4478
    d024:	blge	1cc940 <mkdtemp@@Base+0x1a1830>
    d028:	strbmi	r4, [sl], -r8, lsr #12
    d02c:			; <UNDEFINED> instruction: 0xf7ff4641
    d030:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    d034:			; <UNDEFINED> instruction: 0xf1bad049
    d038:	andle	r0, r2, r0, lsl #30
    d03c:	andvs	pc, r0, sl, asr #17
    d040:	blls	d6848 <mkdtemp@@Base+0xab738>
    d044:			; <UNDEFINED> instruction: 0x46306018
    d048:	andsvs	r9, ip, r2, lsl #22
    d04c:			; <UNDEFINED> instruction: 0xf7f72400
    d050:			; <UNDEFINED> instruction: 0x4625ea76
    d054:			; <UNDEFINED> instruction: 0x4658e7ba
    d058:			; <UNDEFINED> instruction: 0xf00c9d05
    d05c:	strmi	pc, [r3], -r5, lsl #28
    d060:	bls	17bd48 <mkdtemp@@Base+0x150c38>
    d064:	mrrcne	6, 5, r4, r1, cr8
    d068:	andsvc	r9, r3, r5, lsl #2
    d06c:			; <UNDEFINED> instruction: 0xff08f013
    d070:			; <UNDEFINED> instruction: 0x46204659
    d074:	cdp2	0, 15, cr15, cr10, cr4, {0}
    d078:	strtmi	fp, [fp], -r0, lsr #23
    d07c:	bicle	r2, ip, r0, lsl #26
    d080:	ldrbtmi	r4, [fp], #-2862	; 0xfffff4d2
    d084:	stmdami	lr!, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    d088:	strbmi	r4, [r1], -sl, asr #12
    d08c:	streq	pc, [r3, #-111]	; 0xffffff91
    d090:			; <UNDEFINED> instruction: 0xf00e4478
    d094:			; <UNDEFINED> instruction: 0xe799fd1f
    d098:			; <UNDEFINED> instruction: 0xf06f492a
    d09c:	stmdami	sl!, {r0, r8, sl}
    d0a0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    d0a4:			; <UNDEFINED> instruction: 0xf00e31bc
    d0a8:			; <UNDEFINED> instruction: 0x4630fd15
    d0ac:	b	11cb090 <mkdtemp@@Base+0x119ff80>
    d0b0:	stmdami	r6!, {r2, r3, r7, r8, r9, sl, sp, lr, pc}
    d0b4:	strbmi	r4, [r1], -sl, asr #12
    d0b8:	streq	pc, [r3, #-111]	; 0xffffff91
    d0bc:			; <UNDEFINED> instruction: 0xf00e4478
    d0c0:	ldrtmi	pc, [r0], -r9, lsl #26	; <UNPREDICTABLE>
    d0c4:	b	ecb0a8 <mkdtemp@@Base+0xe9ff98>
    d0c8:	stmdami	r1!, {r7, r8, r9, sl, sp, lr, pc}
    d0cc:	blls	19e9fc <mkdtemp@@Base+0x1738ec>
    d0d0:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    d0d4:	streq	pc, [r3, #-111]	; 0xffffff91
    d0d8:	ldc2l	0, cr15, [ip], #56	; 0x38
    d0dc:			; <UNDEFINED> instruction: 0xf7f74630
    d0e0:	ldrb	lr, [r3, -lr, lsr #20]!
    d0e4:			; <UNDEFINED> instruction: 0x464a481b
    d0e8:			; <UNDEFINED> instruction: 0xf06f4641
    d0ec:	ldrbtmi	r0, [r8], #-1283	; 0xfffffafd
    d0f0:	ldc2l	0, cr15, [r0], #56	; 0x38
    d0f4:			; <UNDEFINED> instruction: 0xf7f74630
    d0f8:	strb	lr, [r7, -r2, lsr #20]!
    d0fc:	streq	pc, [sp, #-111]!	; 0xffffff91
    d100:			; <UNDEFINED> instruction: 0xf7f7e767
    d104:	ldmdbmi	r4, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}
    d108:	ldmdami	r4, {r2, r9, sl, lr}
    d10c:	streq	pc, [r1, #-111]	; 0xffffff91
    d110:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    d114:			; <UNDEFINED> instruction: 0xf00e31bc
    d118:	smmls	r7, sp, ip, pc	; <UNPREDICTABLE>
    d11c:	andeq	r4, r5, r6, lsl #22
    d120:	muleq	r0, r4, r5
    d124:	andeq	r1, r2, ip, rrx
    d128:	andeq	r4, r5, lr, ror #20
    d12c:	andeq	r3, r2, ip, asr #16
    d130:	ldrdeq	r3, [r2], -lr
    d134:	andeq	r5, r2, r0, lsr #30
    d138:	andeq	r3, r2, r0, lsr #12
    d13c:			; <UNDEFINED> instruction: 0x00025eb6
    d140:	andeq	r0, r2, r4, lsl #15
    d144:	andeq	r3, r2, r0, lsr #15
    d148:	andeq	r3, r2, sl, asr r5
    d14c:	andeq	r3, r2, r8, asr r5
    d150:	andeq	r3, r2, r2, lsl #11
    d154:	andeq	r3, r2, lr, lsr r5
    d158:	andeq	r3, r2, r0, lsr r7
    d15c:			; <UNDEFINED> instruction: 0x000234b2
    d160:			; <UNDEFINED> instruction: 0xf7ffb108
    d164:			; <UNDEFINED> instruction: 0x4770bb7f
    d168:	svcmi	0x00f0e92d
    d16c:	ldrmi	fp, [r0], pc, lsl #1
    d170:	movwls	r4, #23138	; 0x5a62
    d174:	blmi	189eba0 <mkdtemp@@Base+0x1873a90>
    d178:	stmdbmi	r2!, {r1, r3, r4, r5, r6, sl, lr}^
    d17c:	strmi	r2, [r7], -r0, lsl #8
    d180:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    d184:	movwls	r6, #55323	; 0xd81b
    d188:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d18c:	strmi	lr, [r8], #-2509	; 0xfffff633
    d190:	bl	ecb174 <mkdtemp@@Base+0xea0064>
    d194:			; <UNDEFINED> instruction: 0xf0002800
    d198:	blmi	16ed40c <mkdtemp@@Base+0x16c22fc>
    d19c:	bleq	9495d8 <mkdtemp@@Base+0x91e4c8>
    d1a0:	beq	8495dc <mkdtemp@@Base+0x81e4cc>
    d1a4:	ldrbtmi	r4, [fp], #-1541	; 0xfffff9fb
    d1a8:	blmi	1631dcc <mkdtemp@@Base+0x1606cbc>
    d1ac:	movwls	r4, #25723	; 0x647b
    d1b0:	andcs	r4, sl, #45088768	; 0x2b00000
    d1b4:			; <UNDEFINED> instruction: 0x46504659
    d1b8:	stcl	7, cr15, [ip], #988	; 0x3dc
    d1bc:	rsbsle	r3, r7, r1
    d1c0:	strcs	r3, [r0], -r1, lsl #8
    d1c4:	bge	2b7dfc <mkdtemp@@Base+0x28ccec>
    d1c8:	strtmi	r9, [r1], -r0, lsl #12
    d1cc:	ldrtmi	r9, [r8], -r2, lsl #6
    d1d0:	strbmi	r9, [r3], -r1, lsl #4
    d1d4:	stmib	sp, {r3, r9, fp, ip, pc}^
    d1d8:	strls	r6, [ip], -sl, lsl #12
    d1dc:	mcr2	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    d1e0:	ldmiblt	r8!, {r1, r2, r9, sl, lr}
    d1e4:	ldmdavs	r9, {r2, r3, r8, r9, fp, ip, pc}^
    d1e8:			; <UNDEFINED> instruction: 0x4602b131
    d1ec:			; <UNDEFINED> instruction: 0xf00e9805
    d1f0:	stmdacs	r1, {r0, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    d1f4:	blls	341750 <mkdtemp@@Base+0x316640>
    d1f8:	biclt	r6, r3, fp, lsl r8
    d1fc:			; <UNDEFINED> instruction: 0xf0024648
    d200:	teqlt	r8, sp, asr #20	; <UNPREDICTABLE>
    d204:	ldrdcc	pc, [r4], #-137	; 0xffffff77
    d208:	blvs	fe633638 <mkdtemp@@Base+0xfe608528>
    d20c:	stc2	0, cr15, [r6], {2}
    d210:	teqle	r6, r0, lsl #16
    d214:			; <UNDEFINED> instruction: 0xf002980a
    d218:	stmdals	ip, {r0, r2, r8, r9, fp, ip, sp, lr, pc}
    d21c:			; <UNDEFINED> instruction: 0xf7ffb108
    d220:	stmdals	r8, {r0, r5, r8, r9, fp, ip, sp, lr, pc}
    d224:	stmib	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d228:	movwls	r2, #33536	; 0x8300
    d22c:	stmdals	sl, {r6, r7, r8, r9, sl, sp, lr, pc}
    d230:			; <UNDEFINED> instruction: 0xf0024649
    d234:	stmdblt	r0!, {r0, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    d238:	ldmdavs	fp, {r2, r3, r8, r9, fp, ip, pc}
    d23c:	rscle	r2, r9, r0, lsl #22
    d240:	ldmdami	r3!, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    d244:	ldrtmi	r4, [r9], -r2, lsr #12
    d248:			; <UNDEFINED> instruction: 0xf00e4478
    d24c:	stmdals	sl, {r0, r2, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    d250:	blx	ffa49260 <mkdtemp@@Base+0xffa1e150>
    d254:	stmdacs	r0, {r2, r3, fp, ip, pc}
    d258:	stmdals	r8, {r0, r2, r3, r6, r8, ip, lr, pc}
    d25c:	stmdb	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d260:	movwcs	r4, #1576	; 0x628
    d264:			; <UNDEFINED> instruction: 0xf7f69308
    d268:	bmi	ac9208 <mkdtemp@@Base+0xa9e0f8>
    d26c:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
    d270:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d274:	subsmi	r9, sl, sp, lsl #22
    d278:			; <UNDEFINED> instruction: 0x4630d13b
    d27c:	pop	{r0, r1, r2, r3, ip, sp, pc}
    d280:	bge	2f1248 <mkdtemp@@Base+0x2c6138>
    d284:	andls	r4, r0, #70254592	; 0x4300000
    d288:	andcs	r2, r1, #0, 2
    d28c:			; <UNDEFINED> instruction: 0xf0044648
    d290:	ldmiblt	r0!, {r0, r1, r3, r4, r5, r7, fp, ip, sp, lr, pc}
    d294:	strtmi	r4, [r2], -r0, lsr #16
    d298:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    d29c:	ldc2	0, cr15, [r4], #56	; 0x38
    d2a0:	blls	1871fc <mkdtemp@@Base+0x15c0ec>
    d2a4:	stmdals	r6, {r1, r5, r9, sl, lr}
    d2a8:			; <UNDEFINED> instruction: 0xf00e4639
    d2ac:			; <UNDEFINED> instruction: 0xe7b1fc13
    d2b0:			; <UNDEFINED> instruction: 0xf06f4628
    d2b4:			; <UNDEFINED> instruction: 0xf7f6062d
    d2b8:	stmdals	r8, {r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    d2bc:	ldmdb	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d2c0:	blls	307214 <mkdtemp@@Base+0x2dc104>
    d2c4:	stmdals	r7, {r1, r5, r9, sl, lr}
    d2c8:			; <UNDEFINED> instruction: 0xf00e4639
    d2cc:	str	pc, [r1, r3, lsl #24]!
    d2d0:	mrc	7, 2, APSR_nzcv, cr14, cr7, {7}
    d2d4:	ldreq	pc, [r7], -pc, rrx
    d2d8:	strmi	r6, [r4], -r5, lsl #16
    d2dc:			; <UNDEFINED> instruction: 0xf7f64628
    d2e0:			; <UNDEFINED> instruction: 0x4639ee9e
    d2e4:	stmdami	sp, {r1, r9, sl, lr}
    d2e8:			; <UNDEFINED> instruction: 0xf00e4478
    d2ec:	strdvs	pc, [r5], -r3	; <UNPREDICTABLE>
    d2f0:			; <UNDEFINED> instruction: 0xf7f7e7bb
    d2f4:			; <UNDEFINED> instruction: 0xf7ffec26
    d2f8:			; <UNDEFINED> instruction: 0xe7aefab5
    d2fc:	andeq	r4, r5, ip, asr #17
    d300:	muleq	r0, r4, r5
    d304:	andeq	r0, r2, lr, asr r4
    d308:	andeq	r3, r2, sl, asr r5
    d30c:	andeq	r3, r2, ip, ror #9
    d310:	muleq	r2, r4, r4
    d314:	ldrdeq	r4, [r5], -r6
    d318:	andeq	r3, r2, lr, lsl #9
    d31c:	andeq	r3, r2, r4, lsl #7
    d320:	svcmi	0x00f0e92d
    d324:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
    d328:	strcs	r8, [r0], #-2822	; 0xfffff4fa
    d32c:			; <UNDEFINED> instruction: 0x46074bd3
    d330:			; <UNDEFINED> instruction: 0xb09549d3
    d334:	andls	r4, r4, #2030043136	; 0x79000000
    d338:	ldrbtmi	r4, [sl], #-2770	; 0xfffff52e
    d33c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    d340:			; <UNDEFINED> instruction: 0xf04f9313
    d344:	stmib	sp, {r8, r9}^
    d348:			; <UNDEFINED> instruction: 0xf7f7440c
    d34c:	stmdacs	r0, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}
    d350:	cmnhi	sl, r0	; <UNPREDICTABLE>
    d354:			; <UNDEFINED> instruction: 0xf10d4bcc
    d358:	bmi	ff310030 <mkdtemp@@Base+0xff2e4f20>
    d35c:	beq	c49798 <mkdtemp@@Base+0xc1e688>
    d360:			; <UNDEFINED> instruction: 0x4605447b
    d364:	mvncc	r4, #2046820352	; 0x7a000000
    d368:	movwls	r9, #33287	; 0x8207
    d36c:	blmi	ff25fe94 <mkdtemp@@Base+0xff234d84>
    d370:	andls	r4, r6, #2046820352	; 0x7a000000
    d374:	movwls	r4, #21627	; 0x547b
    d378:	andcs	r4, sl, #45088768	; 0x2b00000
    d37c:			; <UNDEFINED> instruction: 0x46504659
    d380:	stc	7, cr15, [r8], {247}	; 0xf7
    d384:	eorle	r3, sp, r1
    d388:	movwcs	r9, #2308	; 0x904
    d38c:	strcc	r9, [r1], #-2572	; 0xfffff5f4
    d390:	movwcc	lr, #59853	; 0xe9cd
    d394:	tstlt	r1, r0, lsl r3
    d398:	blge	4253cc <mkdtemp@@Base+0x3fa2bc>
    d39c:	movwls	sl, #10511	; 0x290f
    d3a0:	blge	39ec88 <mkdtemp@@Base+0x373b78>
    d3a4:	movwls	r9, #4352	; 0x1100
    d3a8:	movwcs	r4, #1569	; 0x621
    d3ac:	stc2l	7, cr15, [r0, #1020]	; 0x3fc
    d3b0:	ldmdblt	r8!, {r1, r2, r9, sl, lr}
    d3b4:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}
    d3b8:	strbmi	fp, [r0], -fp, lsl #7
    d3bc:			; <UNDEFINED> instruction: 0xf96ef002
    d3c0:	teqle	r7, r0, lsl #16
    d3c4:			; <UNDEFINED> instruction: 0xf7f7980f
    d3c8:	stmdals	lr, {r1, r3, r4, r5, r7, fp, sp, lr, pc}
    d3cc:	blx	ac93dc <mkdtemp@@Base+0xa9e2cc>
    d3d0:	tstlt	r8, r0, lsl r8
    d3d4:	blx	11cb3d8 <mkdtemp@@Base+0x11a02c8>
    d3d8:			; <UNDEFINED> instruction: 0xf7f7980c
    d3dc:	movwcs	lr, #2224	; 0x8b0
    d3e0:	strb	r9, [r9, ip, lsl #6]
    d3e4:			; <UNDEFINED> instruction: 0xf7f7980c
    d3e8:	strtmi	lr, [r8], -sl, lsr #17
    d3ec:	stcl	7, cr15, [ip, #-988]	; 0xfffffc24
    d3f0:			; <UNDEFINED> instruction: 0xf0402800
    d3f4:			; <UNDEFINED> instruction: 0x46288115
    d3f8:	strteq	pc, [sp], -pc, rrx
    d3fc:	svc	0x001af7f6
    d400:	blmi	fe79fe9c <mkdtemp@@Base+0xfe774d8c>
    d404:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d408:	blls	4e7478 <mkdtemp@@Base+0x4bc368>
    d40c:			; <UNDEFINED> instruction: 0xf040405a
    d410:	ldrtmi	r8, [r0], -ip, lsr #2
    d414:	ldc	0, cr11, [sp], #84	; 0x54
    d418:	pop	{r1, r2, r8, r9, fp, pc}
    d41c:	stmdals	lr, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d420:			; <UNDEFINED> instruction: 0xf0024641
    d424:	stmdacs	r0, {r0, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    d428:	blls	441a08 <mkdtemp@@Base+0x4168f8>
    d42c:	blcs	274a0 <error@@Base+0xb9cc>
    d430:	strb	sp, [r2, r8, asr #1]
    d434:	ldrdcc	pc, [r4], #-136	; 0xffffff78
    d438:	blvs	fe633878 <mkdtemp@@Base+0xfe608768>
    d43c:	blx	ffbc944c <mkdtemp@@Base+0xffb9e33c>
    d440:	adcsle	r2, pc, r0, lsl #16
    d444:	ldrmi	r9, [sl], -pc, lsl #22
    d448:	andsls	r9, r1, #738197504	; 0x2c000000
    d44c:	movwls	r2, #62208	; 0xf300
    d450:			; <UNDEFINED> instruction: 0xf8d0f001
    d454:	beq	448c7c <mkdtemp@@Base+0x41db6c>
    d458:			; <UNDEFINED> instruction: 0xf0002800
    d45c:	bmi	fe3ed884 <mkdtemp@@Base+0xfe3c2774>
    d460:	mvnscc	pc, #79	; 0x4f
    d464:	movwls	r4, #38577	; 0x96b1
    d468:	blge	45e658 <mkdtemp@@Base+0x433548>
    d46c:	cdp	14, 0, cr9, cr9, cr6, {0}
    d470:	vmov	s21, sl
    d474:	vmov	s16, fp
    d478:			; <UNDEFINED> instruction: 0x46422a90
    d47c:	bpl	448ca8 <mkdtemp@@Base+0x41db98>
    d480:			; <UNDEFINED> instruction: 0x462546b8
    d484:	andls	r4, sl, #28, 12	; 0x1c00000
    d488:			; <UNDEFINED> instruction: 0x46204631
    d48c:	mrc	7, 5, APSR_nzcv, cr4, cr6, {7}
    d490:	biclt	r4, r0, r2, lsl #13
    d494:			; <UNDEFINED> instruction: 0xb1b37803
    d498:			; <UNDEFINED> instruction: 0xf7f79905
    d49c:	strmi	lr, [r3], r8, lsr #25
    d4a0:			; <UNDEFINED> instruction: 0xf7f74650
    d4a4:	ldrbmi	lr, [r3], -r2, ror #18
    d4a8:	subsle	r4, r0, r3, lsl #11
    d4ac:			; <UNDEFINED> instruction: 0x462a487c
    d4b0:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    d4b4:	blx	fea494f6 <mkdtemp@@Base+0xfea1e3e6>
    d4b8:			; <UNDEFINED> instruction: 0x46204631
    d4bc:	mrc	7, 4, APSR_nzcv, cr12, cr6, {7}
    d4c0:	stmdacs	r0, {r1, r7, r9, sl, lr}
    d4c4:	blls	2c1c64 <mkdtemp@@Base+0x296b54>
    d4c8:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx12
    d4cc:			; <UNDEFINED> instruction: 0x46470a10
    d4d0:	bpl	448d3c <mkdtemp@@Base+0x41dc2c>
    d4d4:	cfmsub32	mvax2, mvfx4, mvfx9, mvfx14
    d4d8:			; <UNDEFINED> instruction: 0x4698aa90
    d4dc:	blt	448d4c <mkdtemp@@Base+0x41dc3c>
    d4e0:	blx	fe4494ec <mkdtemp@@Base+0xfe41e3dc>
    d4e4:	rsbsle	r2, r0, r0, lsl #16
    d4e8:	beq	448d50 <mkdtemp@@Base+0x41dc40>
    d4ec:			; <UNDEFINED> instruction: 0xf8f0f008
    d4f0:	stmdacs	r0, {r0, r4, ip, pc}
    d4f4:	addhi	pc, r3, r0
    d4f8:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx3
    d4fc:	movwls	r0, #64016	; 0xfa10
    d500:			; <UNDEFINED> instruction: 0xf906f001
    d504:			; <UNDEFINED> instruction: 0xf7f7980b
    d508:	stmdami	r6!, {r1, r3, r4, fp, sp, lr, pc}^
    d50c:	ldrtmi	r4, [r9], -r2, lsr #12
    d510:			; <UNDEFINED> instruction: 0xf00e4478
    d514:	and	pc, r5, r9, ror fp	; <UNPREDICTABLE>
    d518:	strtmi	r4, [r2], -r3, ror #16
    d51c:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    d520:	blx	1cc9562 <mkdtemp@@Base+0x1c9e452>
    d524:	andcs	r9, r0, #15360	; 0x3c00
    d528:	bls	131d6c <mkdtemp@@Base+0x106c5c>
    d52c:	andsvs	r9, r3, lr, lsl #16
    d530:			; <UNDEFINED> instruction: 0xf978f002
    d534:	stmdacs	r0, {r4, fp, ip, pc}
    d538:	addshi	pc, sp, r0, asr #32
    d53c:			; <UNDEFINED> instruction: 0xf7f6980c
    d540:	qsub8mi	lr, r8, lr
    d544:	movwls	r2, #49920	; 0xc300
    d548:	mrc	7, 3, APSR_nzcv, cr4, cr6, {7}
    d54c:	bge	4c72b4 <mkdtemp@@Base+0x49c1a4>
    d550:	andls	r9, r0, #655360	; 0xa0000
    d554:	andcs	r2, r1, #0, 2
    d558:			; <UNDEFINED> instruction: 0xff56f003
    d55c:	bllt	1431588 <mkdtemp@@Base+0x1406478>
    d560:	beq	448dc8 <mkdtemp@@Base+0x41dcb8>
    d564:	blx	13c9570 <mkdtemp@@Base+0x139e460>
    d568:	stmdblt	r8, {r1, r4, r5, r9, sl, lr}
    d56c:	ldrbtmi	r4, [sl], #-2639	; 0xfffff5b1
    d570:	bne	fe448dd8 <mkdtemp@@Base+0xfe41dcc8>
    d574:	mrc	6, 0, r4, cr8, cr3, {2}
    d578:			; <UNDEFINED> instruction: 0xf0070a10
    d57c:	andls	pc, r9, fp, lsr #23
    d580:	addle	r2, r1, r0, lsl #16
    d584:	strbmi	r4, [r7], -sl, asr #18
    d588:	strtmi	r9, [ip], -sl, lsl #22
    d58c:	ldrbtmi	r4, [r9], #-2121	; 0xfffff7b7
    d590:	muf<illegal precision>z	f3, f1, f0
    d594:	ldrbtmi	r5, [r8], #-2576	; 0xfffff5f0
    d598:			; <UNDEFINED> instruction: 0xf00e4698
    d59c:	mrc	10, 0, APSR_nzcv, cr8, cr11, {4}
    d5a0:			; <UNDEFINED> instruction: 0xf0010a10
    d5a4:	stmdals	fp, {r0, r2, r4, r5, r7, fp, ip, sp, lr, pc}
    d5a8:	bge	fe448e14 <mkdtemp@@Base+0xfe41dd04>
    d5ac:	blt	448e1c <mkdtemp@@Base+0x41dd0c>
    d5b0:	svc	0x00c4f7f6
    d5b4:	svcls	0x0012e019
    d5b8:	ldmdami	pc!, {r0, r1, r4, r6, r9, sl, lr}	; <UNPREDICTABLE>
    d5bc:	strbmi	r4, [r1], -sl, lsr #12
    d5c0:	smlsdxls	r0, r8, r4, r4
    d5c4:	blx	849606 <mkdtemp@@Base+0x81e4f6>
    d5c8:	ldmdami	ip!, {r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    d5cc:	ldrtmi	r4, [r9], -r2, lsr #12
    d5d0:	tsteq	r8, #111	; 0x6f	; <UNPREDICTABLE>
    d5d4:	movwls	r4, #38008	; 0x9478
    d5d8:	blx	1f49618 <mkdtemp@@Base+0x1f1e508>
    d5dc:	beq	448e44 <mkdtemp@@Base+0x41dd34>
    d5e0:			; <UNDEFINED> instruction: 0xf896f001
    d5e4:			; <UNDEFINED> instruction: 0xf7f6980b
    d5e8:	stmdals	r9, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    d5ec:	cdp2	0, 6, cr15, cr6, cr0, {0}
    d5f0:	ldrtmi	r4, [r9], -r2, lsr #12
    d5f4:	stmdals	r7, {r0, r1, r9, sl, lr}
    d5f8:	blx	1c963a <mkdtemp@@Base+0x19e52a>
    d5fc:	ldmdami	r0!, {r1, r5, r6, r7, r9, sl, sp, lr, pc}
    d600:	ldrbtmi	r9, [r8], #-2312	; 0xfffff6f8
    d604:	blx	19c9644 <mkdtemp@@Base+0x199e534>
    d608:	beq	448e70 <mkdtemp@@Base+0x41dd60>
    d60c:			; <UNDEFINED> instruction: 0xf880f001
    d610:			; <UNDEFINED> instruction: 0xf7f6980b
    d614:	blls	28946c <mkdtemp@@Base+0x25e35c>
    d618:			; <UNDEFINED> instruction: 0xf43f2b00
    d61c:			; <UNDEFINED> instruction: 0xe7e4af76
    d620:	ldc	7, cr15, [r6], #988	; 0x3dc
    d624:	ldreq	pc, [r7], -pc, rrx
    d628:	strtmi	r4, [r8], -r4, lsl #12
    d62c:			; <UNDEFINED> instruction: 0xf7f66825
    d630:	stmdavs	r0!, {r1, r9, sl, fp, sp, lr, pc}
    d634:	ldcl	7, cr15, [r2], #984	; 0x3d8
    d638:			; <UNDEFINED> instruction: 0x46024639
    d63c:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
    d640:	blx	1249680 <mkdtemp@@Base+0x121e570>
    d644:	ldrb	r6, [fp], r5, lsr #32
    d648:	stc	7, cr15, [r2], #988	; 0x3dc
    d64c:	ldreq	pc, [r7], -pc, rrx
    d650:	strmi	r6, [r4], -r5, lsl #16
    d654:			; <UNDEFINED> instruction: 0xf7f64628
    d658:	ldrtmi	lr, [r9], -r2, ror #25
    d65c:	ldmdami	sl, {r1, r9, sl, lr}
    d660:			; <UNDEFINED> instruction: 0xf00e4478
    d664:	eorvs	pc, r5, r7, lsr sl	; <UNPREDICTABLE>
    d668:			; <UNDEFINED> instruction: 0xf7f7e6ca
    d66c:			; <UNDEFINED> instruction: 0xf06fea6a
    d670:	movwls	r0, #37633	; 0x9301
    d674:			; <UNDEFINED> instruction: 0xf7ffe7b9
    d678:	smmlsr	pc, r5, r8, pc	; <UNPREDICTABLE>
    d67c:	muleq	r0, r4, r5
    d680:	andeq	r0, r2, ip, lsr #5
    d684:	andeq	r4, r5, sl, lsl #14
    d688:	andeq	r3, r2, r0, ror #9
    d68c:	andeq	r3, r2, ip, lsl #9
    d690:	andeq	r0, r2, r0, lsr #9
    d694:	andeq	r3, r2, ip, ror #7
    d698:	andeq	r4, r5, r0, asr #12
    d69c:	ldrdeq	r0, [r2], -r8
    d6a0:			; <UNDEFINED> instruction: 0x000232b2
    d6a4:	andeq	r3, r2, r8, lsl r2
    d6a8:	andeq	r3, r2, lr, lsr #4
    d6ac:	andeq	r5, r2, sl, asr #19
    d6b0:			; <UNDEFINED> instruction: 0x000232b2
    d6b4:	andeq	r0, r2, lr, ror #15
    d6b8:	andeq	r3, r2, r0, ror #3
    d6bc:	strdeq	r3, [r2], -r8
    d6c0:	andeq	r0, r2, r2, lsl #15
    d6c4:	ldrdeq	r3, [r2], -r6
    d6c8:	andeq	r3, r2, ip
    d6cc:	blmi	55ff24 <mkdtemp@@Base+0x534e14>
    d6d0:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    d6d4:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    d6d8:	strmi	r4, [ip], -r5, lsl #12
    d6dc:	movwls	r6, #6171	; 0x181b
    d6e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d6e4:	movwls	r2, #768	; 0x300
    d6e8:	andvs	fp, fp, r1, lsl #2
    d6ec:			; <UNDEFINED> instruction: 0xf7fe4628
    d6f0:	smlalbtlt	pc, r8, r7, ip	; <UNPREDICTABLE>
    d6f4:	blmi	2dff2c <mkdtemp@@Base+0x2b4e1c>
    d6f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d6fc:	blls	6776c <mkdtemp@@Base+0x3c65c>
    d700:	qaddle	r4, sl, sl
    d704:	ldclt	0, cr11, [r0, #-12]!
    d708:	strbtmi	r4, [r9], -r8, lsr #12
    d70c:	ldc2	0, cr15, [lr, #-16]!
    d710:	mvnle	r2, r0, lsl #16
    d714:	eorvs	r9, r3, r0, lsl #22
    d718:			; <UNDEFINED> instruction: 0xf7f7e7ec
    d71c:	svclt	0x0000ea12
    d720:	andeq	r4, r5, r4, ror r3
    d724:	muleq	r0, r4, r5
    d728:	andeq	r4, r5, ip, asr #6
    d72c:	svcmi	0x00f0e92d
    d730:			; <UNDEFINED> instruction: 0xf8df460d
    d734:			; <UNDEFINED> instruction: 0x46801438
    d738:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    d73c:	ldrbtmi	fp, [r9], #-141	; 0xffffff73
    d740:	ldrteq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    d744:	stmiapl	fp, {r0, r1, r2, r4, r9, sl, lr}^
    d748:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    d74c:			; <UNDEFINED> instruction: 0xf04f930b
    d750:	movwcs	r0, #768	; 0x300
    d754:			; <UNDEFINED> instruction: 0xf7f6602b
    d758:	stmdacs	r0, {r1, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    d75c:	sbcshi	pc, pc, r0
    d760:	strmi	r7, [r1], r3, lsl #16
    d764:			; <UNDEFINED> instruction: 0xf0002b00
    d768:	smlabbcs	r1, r8, r0, r8
    d76c:			; <UNDEFINED> instruction: 0xf7f64648
    d770:			; <UNDEFINED> instruction: 0x4604ef10
    d774:			; <UNDEFINED> instruction: 0xf0402800
    d778:	tstcs	r1, r2, lsr r1
    d77c:	strmi	sl, [r8], -r9, lsl #22
    d780:			; <UNDEFINED> instruction: 0xf7f64622
    d784:	andcc	lr, r1, ip, asr #26
    d788:	teqhi	ip, r0	; <UNPREDICTABLE>
    d78c:	andscs	r4, r1, r1, lsr #12
    d790:	ldc2	0, cr15, [ip], {19}
    d794:			; <UNDEFINED> instruction: 0xf7f74606
    d798:	mcrrne	10, 12, lr, r1, cr14
    d79c:			; <UNDEFINED> instruction: 0xf0004604
    d7a0:	stmdals	sl, {r0, r3, r6, r8, pc}
    d7a4:			; <UNDEFINED> instruction: 0x4621bb9c
    d7a8:	b	15cb78c <mkdtemp@@Base+0x15a067c>
    d7ac:			; <UNDEFINED> instruction: 0xf0003001
    d7b0:	stmdals	sl, {r1, r3, r4, r5, r7, pc}
    d7b4:			; <UNDEFINED> instruction: 0xf7f72101
    d7b8:	andcc	lr, r1, r0, asr sl
    d7bc:	adcshi	pc, r3, r0
    d7c0:			; <UNDEFINED> instruction: 0xf7f79809
    d7c4:			; <UNDEFINED> instruction: 0x4dece924
    d7c8:			; <UNDEFINED> instruction: 0xf7f7980a
    d7cc:	andcs	lr, r3, r0, lsr #18
    d7d0:	blx	1dc9846 <mkdtemp@@Base+0x1d9e736>
    d7d4:	blmi	ffa5e9d0 <mkdtemp@@Base+0xffa338c0>
    d7d8:	stmiami	r9!, {r1, r3, r6, r9, sl, lr}^
    d7dc:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
    d7e0:			; <UNDEFINED> instruction: 0xf00e4478
    d7e4:			; <UNDEFINED> instruction: 0x4623fa11
    d7e8:	strbmi	r4, [r9], -r2, lsr #12
    d7ec:			; <UNDEFINED> instruction: 0xf7f64648
    d7f0:			; <UNDEFINED> instruction: 0xf7f7ee3c
    d7f4:	stmdavs	r0, {r1, r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    d7f8:	ldc	7, cr15, [r0], {246}	; 0xf6
    d7fc:	strmi	r4, [r2], -r9, lsr #12
    d800:	ldrbtmi	r4, [r8], #-2272	; 0xfffff720
    d804:			; <UNDEFINED> instruction: 0xf966f00e
    d808:			; <UNDEFINED> instruction: 0xf7f62001
    d80c:			; <UNDEFINED> instruction: 0xf7f7ee64
    d810:	ldmibmi	sp, {r1, r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}^
    d814:			; <UNDEFINED> instruction: 0x462248dd
    d818:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    d81c:	blx	124985c <mkdtemp@@Base+0x121e74c>
    d820:	ldrdlt	pc, [r4], -sp	; <UNPREDICTABLE>
    d824:	cdp2	0, 14, cr15, cr6, cr0, {0}
    d828:	cmplt	r0, #135266304	; 0x8100000
    d82c:	cdp2	0, 14, cr15, cr2, cr0, {0}
    d830:	teqlt	r0, #1
    d834:	cdp2	0, 10, cr15, cr14, cr13, {0}
    d838:			; <UNDEFINED> instruction: 0x46034639
    d83c:	movwls	r4, #9800	; 0x2648
    d840:	blx	fe9c9864 <mkdtemp@@Base+0xfe99e754>
    d844:	stmdblt	r0!, {r1, r7, r9, sl, lr}^
    d848:			; <UNDEFINED> instruction: 0xfff4f00d
    d84c:	stmdbcc	r0, {r0, r9, sl, lr}
    d850:	svclt	0x00184648
    d854:			; <UNDEFINED> instruction: 0xf0072101
    d858:			; <UNDEFINED> instruction: 0x4682faf7
    d85c:			; <UNDEFINED> instruction: 0xf0002800
    d860:	ldrbmi	r8, [r0], -r5, lsl #1
    d864:	stc2	0, cr15, [sl, #-0]
    d868:	ldrbtmi	r4, [r9], #-2505	; 0xfffff637
    d86c:			; <UNDEFINED> instruction: 0x46023110
    d870:	ldrbtmi	r4, [r8], #-2248	; 0xfffff738
    d874:			; <UNDEFINED> instruction: 0xf92ef00e
    d878:			; <UNDEFINED> instruction: 0xf8dfe007
    d87c:	ldrbtmi	r9, [r9], #796	; 0x31c
    d880:			; <UNDEFINED> instruction: 0xf06fe773
    d884:	movwcs	r0, #2561	; 0xa01
    d888:			; <UNDEFINED> instruction: 0xf7f79301
    d88c:			; <UNDEFINED> instruction: 0xf10deb82
    d890:	strmi	r0, [r7], -r0, lsr #16
    d894:	ldmdavs	fp!, {r3, r4, r6, r9, sl, lr}
    d898:			; <UNDEFINED> instruction: 0xf7f79302
    d89c:	ldmibmi	pc!, {r3, r4, r5, r7, fp, sp, lr, pc}	; <UNPREDICTABLE>
    d8a0:	ldmmi	pc!, {r1, r5, r9, sl, lr}	; <UNPREDICTABLE>
    d8a4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    d8a8:			; <UNDEFINED> instruction: 0xf00e3120
    d8ac:	movwcs	pc, #2561	; 0xa01	; <UNPREDICTABLE>
    d8b0:	mlasvs	fp, fp, r6, r4
    d8b4:	ldmdavs	fp!, {r2, sp, lr, pc}
    d8b8:	cmple	r2, r4, lsl #22
    d8bc:	andlt	pc, r0, r7, asr #17
    d8c0:	strbmi	r2, [r1], -r0, lsl #4
    d8c4:			; <UNDEFINED> instruction: 0xf7f74620
    d8c8:	andcc	lr, r1, lr, lsl #16
    d8cc:	blls	241ca0 <mkdtemp@@Base+0x216b90>
    d8d0:			; <UNDEFINED> instruction: 0xf040065a
    d8d4:			; <UNDEFINED> instruction: 0xf41380eb
    d8d8:			; <UNDEFINED> instruction: 0xf0404f7f
    d8dc:			; <UNDEFINED> instruction: 0xf1ba8103
    d8e0:	tstle	r3, r0, lsl #30
    d8e4:			; <UNDEFINED> instruction: 0xf8cd9b01
    d8e8:	eorvs	sl, fp, r4
    d8ec:			; <UNDEFINED> instruction: 0xf0004648
    d8f0:	stmdals	r1, {r0, r1, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    d8f4:			; <UNDEFINED> instruction: 0xff0cf000
    d8f8:	andscs	r4, r1, r1, lsr r6
    d8fc:	blx	19c9952 <mkdtemp@@Base+0x199e842>
    d900:	eorsvs	r9, fp, r2, lsl #22
    d904:	blmi	fe6a03a8 <mkdtemp@@Base+0xfe675298>
    d908:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d90c:	blls	2e797c <mkdtemp@@Base+0x2bc86c>
    d910:			; <UNDEFINED> instruction: 0xf040405a
    d914:			; <UNDEFINED> instruction: 0x46508111
    d918:	pop	{r0, r2, r3, ip, sp, pc}
    d91c:			; <UNDEFINED> instruction: 0xf8df8ff0
    d920:	ldrbtmi	r9, [r9], #648	; 0x288
    d924:			; <UNDEFINED> instruction: 0xf04fe721
    d928:			; <UNDEFINED> instruction: 0xf00030ff
    d92c:	ldmibmi	pc, {r0, r1, r2, r6, r7, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    d930:			; <UNDEFINED> instruction: 0x46024479
    d934:	ldrbtmi	r4, [r8], #-2206	; 0xfffff762
    d938:			; <UNDEFINED> instruction: 0xf8ccf00e
    d93c:			; <UNDEFINED> instruction: 0xf7f62001
    d940:	ldrmi	lr, [r8], -sl, asr #27
    d944:			; <UNDEFINED> instruction: 0xf7f69303
    d948:	ldmibmi	sl, {r1, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    d94c:			; <UNDEFINED> instruction: 0x31204479
    d950:	ldmmi	r9, {r1, r9, sl, lr}
    d954:			; <UNDEFINED> instruction: 0xf00e4478
    d958:	blls	10bc54 <mkdtemp@@Base+0xe0b44>
    d95c:			; <UNDEFINED> instruction: 0xf1ba603b
    d960:	bicle	r0, r3, r0, lsl #30
    d964:	beq	609b28 <mkdtemp@@Base+0x5dea18>
    d968:	ldr	r9, [pc, r2, lsl #6]!
    d96c:	strbmi	r9, [r8], -r2, lsl #22
    d970:	mvnvc	lr, r3, lsr #20
    d974:	blx	349998 <mkdtemp@@Base+0x31e888>
    d978:	stmdacs	r0, {r1, r7, r9, sl, lr}
    d97c:	svcge	0x0071f47f
    d980:	strbmi	r4, [r8], -r1, asr #12
    d984:			; <UNDEFINED> instruction: 0xf940f007
    d988:	stmdacs	r0, {r1, r7, r9, sl, lr}
    d98c:	svcge	0x0069f47f
    d990:	tstcs	r5, sl, asr #12
    d994:			; <UNDEFINED> instruction: 0xf0154658
    d998:	strmi	pc, [r2], pc, ror #16
    d99c:	teqle	lr, r0, lsl #16
    d9a0:	ldrbmi	r9, [r8], -r1, lsl #18
    d9a4:			; <UNDEFINED> instruction: 0xf8e0f015
    d9a8:	stmdacs	r0, {r1, r7, r9, sl, lr}
    d9ac:	stmdals	r1, {r2, r3, r4, r6, r8, ip, lr, pc}
    d9b0:	tsteq	r7, sp, lsl #2	; <UNPREDICTABLE>
    d9b4:	cdp2	0, 13, cr15, cr4, cr6, {0}
    d9b8:	stmdacs	r0, {r1, r7, r9, sl, lr}
    d9bc:	addhi	pc, r6, r0, asr #32
    d9c0:	mulscs	r7, sp, r8
    d9c4:	subsle	r2, sl, r5, lsl #20
    d9c8:	movwcs	r4, #22908	; 0x597c
    d9cc:			; <UNDEFINED> instruction: 0xf06f487c
    d9d0:	ldrbtmi	r0, [r9], #-2563	; 0xfffff5fd
    d9d4:	tstcc	r0, r8, ror r4
    d9d8:			; <UNDEFINED> instruction: 0xf87cf00e
    d9dc:			; <UNDEFINED> instruction: 0xf7f7e755
    d9e0:			; <UNDEFINED> instruction: 0xf06fead8
    d9e4:	stmdavs	r5, {r0, r1, r2, r4, r9, fp}
    d9e8:	strtmi	r4, [r8], -r4, lsl #12
    d9ec:	bl	5cb9cc <mkdtemp@@Base+0x5a08bc>
    d9f0:			; <UNDEFINED> instruction: 0x464a4974
    d9f4:			; <UNDEFINED> instruction: 0x46034479
    d9f8:	ldrbtmi	r4, [r8], #-2163	; 0xfffff78d
    d9fc:			; <UNDEFINED> instruction: 0xf86af00e
    da00:	ldrb	r6, [pc, -r5, lsr #32]!
    da04:	b	ff14b9e8 <mkdtemp@@Base+0xff1208d8>
    da08:	beq	609bcc <mkdtemp@@Base+0x5deabc>
    da0c:			; <UNDEFINED> instruction: 0xf7f66800
    da10:	strmi	lr, [r1], -r6, lsl #22
    da14:	ldrbtmi	r4, [r8], #-2157	; 0xfffff793
    da18:			; <UNDEFINED> instruction: 0xf85cf00e
    da1c:			; <UNDEFINED> instruction: 0xf000e772
    da20:	stmdbmi	fp!, {r0, r2, r3, r6, sl, fp, ip, sp, lr, pc}^
    da24:	tstcc	r0, r9, ror r4
    da28:	stmdami	sl!, {r1, r9, sl, lr}^
    da2c:			; <UNDEFINED> instruction: 0xf00e4478
    da30:			; <UNDEFINED> instruction: 0xe72af851
    da34:	b	feb4ba18 <mkdtemp@@Base+0xfeb20908>
    da38:	beq	609bfc <mkdtemp@@Base+0x5deaec>
    da3c:	strmi	r6, [r4], -r5, lsl #16
    da40:			; <UNDEFINED> instruction: 0xf7f64628
    da44:	strmi	lr, [r1], -ip, ror #21
    da48:	ldrbtmi	r4, [r8], #-2147	; 0xfffff79d
    da4c:			; <UNDEFINED> instruction: 0xf842f00e
    da50:			; <UNDEFINED> instruction: 0xf7f69809
    da54:	stmdals	sl, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    da58:	svc	0x00d8f7f6
    da5c:	andscs	r4, r1, r1, lsr r6
    da60:	blx	fed49ab4 <mkdtemp@@Base+0xfed1e9a4>
    da64:	strb	r6, [sp, -r5, lsr #32]
    da68:	stc2	0, cr15, [r8], #-0
    da6c:	ldrbtmi	r4, [r9], #-2395	; 0xfffff6a5
    da70:			; <UNDEFINED> instruction: 0x46023110
    da74:	ldrbtmi	r4, [r8], #-2138	; 0xfffff7a6
    da78:			; <UNDEFINED> instruction: 0xf82cf00e
    da7c:	stmdals	r1, {r0, r2, r8, r9, sl, sp, lr, pc}
    da80:			; <UNDEFINED> instruction: 0xf006a906
    da84:	strmi	pc, [r2], r3, asr #28
    da88:	cmple	r9, r0, lsl #16
    da8c:			; <UNDEFINED> instruction: 0xb3aa9a06
    da90:			; <UNDEFINED> instruction: 0xf43f42ba
    da94:	ldmdbmi	r3, {r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}^
    da98:	ldmdami	r3, {r0, r1, r3, r4, r5, r9, sl, lr}^
    da9c:	bcc	9be0 <PEM_write_bio_PrivateKey@plt+0x4be4>
    daa0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    daa4:			; <UNDEFINED> instruction: 0xf00e3110
    daa8:	usat	pc, #14, r5, lsl #16	; <UNPREDICTABLE>
    daac:	ldmdami	r0, {r0, r1, r2, r3, r6, r8, fp, lr}^
    dab0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    dab4:			; <UNDEFINED> instruction: 0xf00e3120
    dab8:			; <UNDEFINED> instruction: 0xf1baf80d
    dabc:			; <UNDEFINED> instruction: 0xf47f0f00
    dac0:	ldmdavs	fp!, {r0, r2, r4, r8, r9, sl, fp, sp, pc}
    dac4:	beq	6c9c88 <mkdtemp@@Base+0x69eb78>
    dac8:	str	r9, [pc, -r2, lsl #6]
    dacc:	blx	ffdc9ad6 <mkdtemp@@Base+0xffd9e9c6>
    dad0:	ldrbtmi	r4, [fp], #-2888	; 0xfffff4b8
    dad4:	tsteq	r0, r3, lsl #2	; <UNPREDICTABLE>
    dad8:	stmdami	r7, {r1, r9, sl, lr}^
    dadc:			; <UNDEFINED> instruction: 0xf00d4478
    dae0:			; <UNDEFINED> instruction: 0xe6d2fff9
    dae4:	stmdami	r6, {r0, r2, r6, r8, fp, lr}^
    dae8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    daec:			; <UNDEFINED> instruction: 0xf00d3120
    daf0:			; <UNDEFINED> instruction: 0xf1bafff1
    daf4:			; <UNDEFINED> instruction: 0xf47f0f00
    daf8:			; <UNDEFINED> instruction: 0xe7e2aef9
    dafc:	stmdbge	r7, {r0, fp, ip, pc}
    db00:	cdp2	0, 0, cr15, cr4, cr6, {0}
    db04:	biclt	r4, r8, r2, lsl #13
    db08:	blx	ff649b12 <mkdtemp@@Base+0xff61ea02>
    db0c:	ldrbtmi	r4, [fp], #-2877	; 0xfffff4c3
    db10:	tsteq	r0, r3, lsl #2	; <UNPREDICTABLE>
    db14:	ldmdami	ip!, {r1, r9, sl, lr}
    db18:			; <UNDEFINED> instruction: 0xf00d4478
    db1c:	ssat	pc, #21, fp, asr #31	; <UNPREDICTABLE>
    db20:	blx	ff349b2a <mkdtemp@@Base+0xff31ea1a>
    db24:	ldrbtmi	r4, [fp], #-2873	; 0xfffff4c7
    db28:	tsteq	r0, r3, lsl #2	; <UNPREDICTABLE>
    db2c:	ldmdami	r8!, {r1, r9, sl, lr}
    db30:			; <UNDEFINED> instruction: 0xf00d4478
    db34:	strt	pc, [r8], pc, asr #31
    db38:	stmda	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    db3c:	ldmdami	r6!, {r0, r2, r4, r5, r8, fp, lr}
    db40:	bls	1ded2c <mkdtemp@@Base+0x1b3c1c>
    db44:	tstcc	r0, r8, ror r4
    db48:			; <UNDEFINED> instruction: 0xf85ef00e
    db4c:			; <UNDEFINED> instruction: 0xf64f9807
    db50:			; <UNDEFINED> instruction: 0xf6c773fd
    db54:	mcrne	3, 2, r7, cr2, cr15, {7}
    db58:	stmdale	r3, {r1, r3, r4, r7, r9, lr}
    db5c:			; <UNDEFINED> instruction: 0xf836f01f
    db60:	ldr	r4, [r2], r2, lsl #13
    db64:	bcc	9ca8 <PEM_write_bio_PrivateKey@plt+0x4cac>
    db68:	svclt	0x0000e68f
    db6c:	andeq	r4, r5, r6, lsl #6
    db70:	muleq	r0, r4, r5
    db74:	andeq	r3, r2, r0, lsl r2
    db78:	andeq	r3, r2, r8, lsr r4
    db7c:	andeq	r5, r2, sl, asr r7
    db80:	andeq	r3, r2, r8, asr #3
    db84:			; <UNDEFINED> instruction: 0x000231ba
    db88:	strdeq	r3, [r2], -r4
    db8c:			; <UNDEFINED> instruction: 0x000231b2
    db90:	andeq	r3, r2, r2, lsr #7
    db94:	andeq	r3, r2, lr, ror #2
    db98:	strheq	r3, [r2], -sl
    db9c:	andeq	r3, r2, r8, ror #6
    dba0:	andeq	r3, r2, lr, lsr r2
    dba4:	andeq	r4, r5, ip, lsr r1
    dba8:	andeq	r3, r2, r6, lsl r0
    dbac:	ldrdeq	r3, [r2], -ip
    dbb0:	andeq	r3, r2, r2, rrx
    dbb4:	andeq	r3, r2, r0, asr #5
    dbb8:	muleq	r2, ip, r1
    dbbc:	andeq	r3, r2, sl, lsr r2
    dbc0:	andeq	r3, r2, r4, asr r0
    dbc4:	andeq	r3, r2, r8, lsl r2
    dbc8:	andeq	r2, r2, lr, ror #30
    dbcc:	andeq	r2, r2, r2, ror pc
    dbd0:	andeq	r3, r2, r8, ror #3
    dbd4:	andeq	r2, r2, r4, asr #31
    dbd8:	andeq	r5, r2, sl, ror r1
    dbdc:	muleq	r2, lr, r1
    dbe0:	andeq	r2, r2, sl, lsl #31
    dbe4:	andeq	r3, r2, ip, ror #2
    dbe8:	andeq	r3, r2, r6
    dbec:	andeq	r3, r2, ip, asr r1
    dbf0:	andeq	r3, r2, lr, asr #32
    dbf4:	andeq	r3, r2, sl, lsr r1
    dbf8:	andeq	r2, r2, r4, lsr pc
    dbfc:	andeq	r3, r2, r4, lsr #2
    dc00:	andeq	r3, r2, r6, lsr r0
    dc04:	strdeq	r3, [r2], -lr
    dc08:	andeq	r2, r2, ip, asr pc
    dc0c:	andeq	r3, r2, r6, ror #1
    dc10:	andeq	r2, r2, r8, lsr #30
    dc14:	andeq	r3, r2, ip, asr #1
    dc18:	andeq	r2, r2, r4, asr #30
    dc1c:	svcmi	0x00f0e92d
    dc20:	bmi	1adf480 <mkdtemp@@Base+0x1ab4370>
    dc24:	blmi	1adf4a8 <mkdtemp@@Base+0x1ab4398>
    dc28:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    dc2c:	strmi	r4, [r2], r9, lsl #13
    dc30:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    dc34:			; <UNDEFINED> instruction: 0xf04f9303
    dc38:	movwcs	r0, #768	; 0x300
    dc3c:	movwls	r6, #8243	; 0x2033
    dc40:	blls	3a5d34 <mkdtemp@@Base+0x37ac24>
    dc44:	blls	47284c <mkdtemp@@Base+0x44773c>
    dc48:			; <UNDEFINED> instruction: 0xf0009301
    dc4c:			; <UNDEFINED> instruction: 0x4604fcd3
    dc50:	ldmib	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dc54:	stccs	6, cr4, [r0], {128}	; 0x80
    dc58:	addhi	pc, r8, r0
    dc5c:	stc2l	0, cr15, [sl], {0}
    dc60:	stmdacs	r0, {r0, r2, r9, sl, lr}
    dc64:	addhi	pc, r8, r0
    dc68:	strbmi	r4, [r8], -r1, lsr #12
    dc6c:	ldc2	0, cr15, [r2], {5}
    dc70:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    dc74:			; <UNDEFINED> instruction: 0x4621d13e
    dc78:			; <UNDEFINED> instruction: 0xf0074628
    dc7c:	strmi	pc, [r3], sp, asr #20
    dc80:	ldrbmi	fp, [r1], -r8, ror #18
    dc84:			; <UNDEFINED> instruction: 0xf0074628
    dc88:			; <UNDEFINED> instruction: 0x4683fa37
    dc8c:	stmdbls	r0, {r3, r4, r5, r8, fp, ip, sp, pc}
    dc90:	bls	3df538 <mkdtemp@@Base+0x3b4428>
    dc94:			; <UNDEFINED> instruction: 0xf9eef007
    dc98:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    dc9c:			; <UNDEFINED> instruction: 0x4658d035
    dca0:	blx	349caa <mkdtemp@@Base+0x31eb9a>
    dca4:	ldrbtmi	r4, [r9], #-2380	; 0xfffff6b4
    dca8:	strmi	r3, [r2], -ip, lsr #2
    dcac:	ldrbtmi	r4, [r8], #-2123	; 0xfffff7b5
    dcb0:			; <UNDEFINED> instruction: 0xff10f00d
    dcb4:	ldrdls	pc, [r0], -r8
    dcb8:	ldmdavs	r0!, {r0, r3, r4, r5, fp, sp, lr}
    dcbc:	stc2	0, cr15, [r2], #112	; 0x70
    dcc0:	eorsvs	r2, r2, r0, lsl #4
    dcc4:			; <UNDEFINED> instruction: 0x4620603a
    dcc8:	stc2	0, cr15, [r2, #-0]
    dccc:			; <UNDEFINED> instruction: 0xf0004628
    dcd0:	stmdals	r2, {r0, r1, r2, r3, r4, r8, sl, fp, ip, sp, lr, pc}
    dcd4:	ldc2	0, cr15, [ip, #-0]
    dcd8:	blmi	fa05e4 <mkdtemp@@Base+0xf754d4>
    dcdc:			; <UNDEFINED> instruction: 0xf8c8447a
    dce0:	ldmpl	r3, {ip, pc}^
    dce4:	blls	e7d54 <mkdtemp@@Base+0xbcc44>
    dce8:	qdaddle	r4, sl, sl
    dcec:	andlt	r4, r5, r8, asr r6
    dcf0:	svchi	0x00f0e8bd
    dcf4:	blx	ff8c9cfc <mkdtemp@@Base+0xff89ebec>
    dcf8:	ldrbtmi	r4, [r9], #-2362	; 0xfffff6c6
    dcfc:	strmi	r3, [r2], -ip, lsr #2
    dd00:	ldrbtmi	r4, [r8], #-2105	; 0xfffff7c7
    dd04:	cdp2	0, 14, cr15, cr6, cr13, {0}
    dd08:			; <UNDEFINED> instruction: 0x4601e7d4
    dd0c:			; <UNDEFINED> instruction: 0xf0074628
    dd10:			; <UNDEFINED> instruction: 0x4683f9f3
    dd14:	bicle	r2, r2, r0, lsl #16
    dd18:			; <UNDEFINED> instruction: 0x46289910
    dd1c:			; <UNDEFINED> instruction: 0xf838f007
    dd20:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    dd24:	stmdbls	r1, {r0, r1, r3, r4, r5, r7, r8, ip, lr, pc}
    dd28:			; <UNDEFINED> instruction: 0xf0074628
    dd2c:	strmi	pc, [r3], r5, ror #19
    dd30:			; <UNDEFINED> instruction: 0xd1b42800
    dd34:	tstcs	r2, r2, lsl #12
    dd38:			; <UNDEFINED> instruction: 0xf0024648
    dd3c:	orrlt	pc, r8, #13303808	; 0xcb0000
    dd40:	andcs	sl, r1, #32768	; 0x8000
    dd44:			; <UNDEFINED> instruction: 0xf7ff4628
    dd48:			; <UNDEFINED> instruction: 0x4683fcf1
    dd4c:			; <UNDEFINED> instruction: 0xd1b12800
    dd50:	ldrtmi	r9, [sl], -r2, lsl #16
    dd54:			; <UNDEFINED> instruction: 0xf0064631
    dd58:	strmi	pc, [r3], r9, asr #28
    dd5c:	stmdals	r2, {r3, r4, r7, r8, fp, ip, sp, pc}
    dd60:	cdp2	0, 5, cr15, cr0, cr0, {0}
    dd64:			; <UNDEFINED> instruction: 0xf8d8bb50
    dd68:	str	r9, [ip, r0]!
    dd6c:	ldrdls	pc, [r0], -r0
    dd70:			; <UNDEFINED> instruction: 0xf06f4625
    dd74:	ldr	r0, [pc, r1, lsl #22]
    dd78:	ldrdls	pc, [r0], -r8
    dd7c:	bleq	89f40 <mkdtemp@@Base+0x5ee30>
    dd80:			; <UNDEFINED> instruction: 0xf7f6e79a
    dd84:			; <UNDEFINED> instruction: 0xf000eede
    dd88:	ldmdbmi	r8, {r0, r3, r4, r7, r9, fp, ip, sp, lr, pc}
    dd8c:	bleq	109f50 <mkdtemp@@Base+0xdee40>
    dd90:			; <UNDEFINED> instruction: 0x312c4479
    dd94:	ldmdami	r6, {r1, r9, sl, lr}
    dd98:			; <UNDEFINED> instruction: 0xf00d4478
    dd9c:			; <UNDEFINED> instruction: 0xf8d8fe9b
    dda0:	str	r9, [r9, r0]
    dda4:			; <UNDEFINED> instruction: 0xf06f4913
    dda8:	ldmdami	r3, {r0, r8, r9, fp}
    ddac:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ddb0:			; <UNDEFINED> instruction: 0xf00d312c
    ddb4:			; <UNDEFINED> instruction: 0xf8d8fe8f
    ddb8:	ldrb	r9, [sp, -r0]!
    ddbc:			; <UNDEFINED> instruction: 0xf06f490f
    ddc0:	stmdami	pc, {r0, r1, r8, r9, fp}	; <UNPREDICTABLE>
    ddc4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ddc8:			; <UNDEFINED> instruction: 0xf00d312c
    ddcc:	ldrb	pc, [r1, -r3, lsl #29]!	; <UNPREDICTABLE>
    ddd0:	andeq	r3, r5, sl, lsl lr
    ddd4:	muleq	r0, r4, r5
    ddd8:	andeq	r2, r2, r6, ror #30
    dddc:			; <UNDEFINED> instruction: 0x00022ebe
    dde0:	andeq	r3, r5, r8, ror #26
    dde4:	andeq	r2, r2, r2, lsl pc
    dde8:	andeq	r2, r2, sl, asr #28
    ddec:	andeq	r2, r2, ip, ror lr
    ddf0:	andeq	r2, r2, r4, ror #27
    ddf4:	andeq	r2, r2, r0, ror #28
    ddf8:	andeq	pc, r1, lr, ror #25
    ddfc:	andeq	r2, r2, r8, asr #28
    de00:	andeq	r2, r2, lr, asr #27
    de04:	svcmi	0x00f0e92d
    de08:	ldrmi	fp, [r0], fp, lsl #1
    de0c:	movwls	r4, #6792	; 0x1a88
    de10:	blmi	fe21f62c <mkdtemp@@Base+0xfe1f451c>
    de14:	ldmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    de18:			; <UNDEFINED> instruction: 0x460fba18
    de1c:	bls	524170 <mkdtemp@@Base+0x4f9060>
    de20:	movwls	r6, #38939	; 0x981b
    de24:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    de28:			; <UNDEFINED> instruction: 0xf8cb2300
    de2c:	stmib	sp, {ip, sp}^
    de30:			; <UNDEFINED> instruction: 0xf89d3307
    de34:	andls	r3, r2, #84	; 0x54
    de38:	blls	5b2a4c <mkdtemp@@Base+0x58793c>
    de3c:	blls	5f2a54 <mkdtemp@@Base+0x5c7944>
    de40:			; <UNDEFINED> instruction: 0xf1ba9305
    de44:	andle	r0, r2, r0, lsl #30
    de48:			; <UNDEFINED> instruction: 0xf0004650
    de4c:	stccs	13, cr15, [r0, #-116]	; 0xffffff8c
    de50:	adcshi	pc, r3, r0, asr #5
    de54:	blx	ff3c9e5e <mkdtemp@@Base+0xff39ed4e>
    de58:	tstlt	r0, #4, 12	; 0x400000
    de5c:	blx	ff2c9e66 <mkdtemp@@Base+0xff29ed56>
    de60:	mvnslt	r4, r6, lsl #12
    de64:	blx	ff1c9e6e <mkdtemp@@Base+0xff19ed5e>
    de68:	stmdacs	r0, {r0, r7, r9, sl, lr}
    de6c:	adchi	pc, r0, r0
    de70:			; <UNDEFINED> instruction: 0xf0064629
    de74:	strmi	pc, [r5], -sp, lsl #31
    de78:	ldrtmi	fp, [r9], -r8, lsr #18
    de7c:			; <UNDEFINED> instruction: 0xf0074648
    de80:			; <UNDEFINED> instruction: 0x4605f93b
    de84:			; <UNDEFINED> instruction: 0x4628b3b8
    de88:	blx	649e90 <mkdtemp@@Base+0x61ed80>
    de8c:	ldrbtmi	r4, [r9], #-2410	; 0xfffff696
    de90:			; <UNDEFINED> instruction: 0x46023138
    de94:	ldrbtmi	r4, [r8], #-2153	; 0xfffff797
    de98:	cdp2	0, 1, cr15, cr12, cr13, {0}
    de9c:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
    dea0:			; <UNDEFINED> instruction: 0xf8dde006
    dea4:			; <UNDEFINED> instruction: 0xf04f8020
    dea8:			; <UNDEFINED> instruction: 0xf06f0900
    deac:	strbmi	r0, [lr], -r1, lsl #10
    deb0:	stmda	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    deb4:	strbmi	r4, [r0], -r7, lsl #12
    deb8:	ldrdhi	pc, [r0], -r7
    debc:	ldc2	0, cr15, [r2], #4
    dec0:			; <UNDEFINED> instruction: 0xf0004630
    dec4:	strtmi	pc, [r0], -r5, lsr #24
    dec8:	stc2	0, cr15, [r2], #-0
    decc:			; <UNDEFINED> instruction: 0xf0004648
    ded0:	stmdals	r7, {r0, r1, r2, r3, r4, sl, fp, ip, sp, lr, pc}
    ded4:	ldc2	0, cr15, [ip], {-0}
    ded8:	andhi	pc, r0, r7, asr #17
    dedc:	blmi	1560844 <mkdtemp@@Base+0x1535734>
    dee0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    dee4:	blls	267f54 <mkdtemp@@Base+0x23ce44>
    dee8:			; <UNDEFINED> instruction: 0xf040405a
    deec:	strtmi	r8, [r8], -r7, lsl #1
    def0:	pop	{r0, r1, r3, ip, sp, pc}
    def4:			; <UNDEFINED> instruction: 0x46418ff0
    def8:			; <UNDEFINED> instruction: 0xf0074648
    defc:			; <UNDEFINED> instruction: 0x4605f8fd
    df00:	bicle	r2, r0, r0, lsl #16
    df04:	strbmi	r9, [r8], -r1, lsl #18
    df08:			; <UNDEFINED> instruction: 0xf8f6f007
    df0c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    df10:	stmdbls	r2, {r0, r3, r4, r5, r7, r8, ip, lr, pc}
    df14:			; <UNDEFINED> instruction: 0xf0074648
    df18:	strmi	pc, [r5], -pc, ror #17
    df1c:			; <UNDEFINED> instruction: 0xd1b22800
    df20:	strbmi	r9, [r8], -r3, lsl #18
    df24:			; <UNDEFINED> instruction: 0xff90f006
    df28:	stmdacs	r0, {r0, r2, r9, sl, lr}
    df2c:	stmdbls	r4, {r0, r1, r3, r5, r7, r8, ip, lr, pc}
    df30:			; <UNDEFINED> instruction: 0xf0074648
    df34:	strmi	pc, [r5], -r1, ror #17
    df38:			; <UNDEFINED> instruction: 0xd1a42800
    df3c:	strbmi	r9, [r8], -r5, lsl #18
    df40:			; <UNDEFINED> instruction: 0xf8eaf007
    df44:	stmdacs	r0, {r0, r2, r9, sl, lr}
    df48:	stmdbge	r7, {r0, r2, r3, r4, r7, r8, ip, lr, pc}
    df4c:	strbmi	r2, [r8], -r2, lsl #4
    df50:	blx	ffb4bf56 <mkdtemp@@Base+0xffb20e46>
    df54:	stmdacs	r0, {r0, r2, r9, sl, lr}
    df58:	stmdals	r7, {r0, r2, r3, r4, r5, r8, ip, lr, pc}
    df5c:			; <UNDEFINED> instruction: 0xf0064631
    df60:	stmdacs	r0, {r0, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    df64:	stmdals	r7, {r1, r3, r4, r5, r8, ip, lr, pc}
    df68:			; <UNDEFINED> instruction: 0xf0064621
    df6c:	andls	pc, r1, r7, ror #27
    df70:	stmdals	r7, {r5, r7, r8, r9, fp, ip, sp, pc}
    df74:	stc2l	0, cr15, [r6, #-0]
    df78:	cmple	r1, r0, lsl #16
    df7c:	ldrtmi	sl, [r0], -r8, lsl #18
    df80:			; <UNDEFINED> instruction: 0xf976f004
    df84:	andls	r4, r1, r5, lsl #12
    df88:	cmple	r5, r0, lsl #16
    df8c:	svceq	0x0000f1ba
    df90:	ldrbmi	sp, [r0], -r5
    df94:			; <UNDEFINED> instruction: 0xf0064621
    df98:			; <UNDEFINED> instruction: 0x4607fe37
    df9c:			; <UNDEFINED> instruction: 0xf8ddb980
    dfa0:			; <UNDEFINED> instruction: 0xf8cb8020
    dfa4:			; <UNDEFINED> instruction: 0xf04f8000
    dfa8:			; <UNDEFINED> instruction: 0xf8cd0800
    dfac:	ldrb	r8, [pc, -r0, lsr #32]!
    dfb0:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
    dfb4:	streq	pc, [r1, #-111]	; 0xffffff91
    dfb8:			; <UNDEFINED> instruction: 0xf06fe77a
    dfbc:	str	r0, [sp, r9, lsl #10]
    dfc0:			; <UNDEFINED> instruction: 0xf97cf000
    dfc4:			; <UNDEFINED> instruction: 0x463d491f
    dfc8:	teqcc	r8, r9, ror r4
    dfcc:	ldmdami	lr, {r1, r9, sl, lr}
    dfd0:			; <UNDEFINED> instruction: 0xf00d4478
    dfd4:			; <UNDEFINED> instruction: 0xf8ddfd7f
    dfd8:	strb	r8, [r9, -r0, lsr #32]!
    dfdc:			; <UNDEFINED> instruction: 0xf96ef000
    dfe0:			; <UNDEFINED> instruction: 0xf06f491a
    dfe4:	ldrbtmi	r0, [r9], #-1283	; 0xfffffafd
    dfe8:			; <UNDEFINED> instruction: 0x46023138
    dfec:	ldmdami	r8, {r0, ip, pc}
    dff0:			; <UNDEFINED> instruction: 0xf00d4478
    dff4:			; <UNDEFINED> instruction: 0xf8ddfd6f
    dff8:	ldrb	r8, [r9, -r0, lsr #32]
    dffc:	stc	7, cr15, [r0, #984]!	; 0x3d8
    e000:			; <UNDEFINED> instruction: 0xf06f4914
    e004:	ldmdami	r4, {r0, r1, r8, sl}
    e008:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e00c:			; <UNDEFINED> instruction: 0xf00d3138
    e010:			; <UNDEFINED> instruction: 0xf8ddfd61
    e014:	strb	r8, [fp, -r0, lsr #32]
    e018:			; <UNDEFINED> instruction: 0xf950f000
    e01c:	andls	r4, r1, r1, lsl #12
    e020:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    e024:	ldc2l	0, cr15, [r6, #-52]	; 0xffffffcc
    e028:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
    e02c:	svclt	0x0000e740
    e030:	andeq	r3, r5, r0, lsr ip
    e034:	muleq	r0, r4, r5
    e038:	andeq	r2, r2, lr, ror sp
    e03c:	ldrdeq	r2, [r2], -r6
    e040:	andeq	r3, r5, r4, ror #22
    e044:	andeq	r2, r2, r4, asr #24
    e048:	andeq	pc, r1, r0, ror #15
    e04c:	andeq	r2, r2, r6, lsr #24
    e050:	andeq	r2, r2, ip, lsl #23
    e054:	andeq	r2, r2, r4, lsl #24
    e058:	andeq	r2, r2, sl, lsl #23
    e05c:	muleq	r2, r2, fp
    e060:	svcmi	0x00f0e92d
    e064:	stc	7, cr2, [sp, #-0]
    e068:	ldrmi	r8, [r0], r2, lsl #22
    e06c:	stcmi	14, cr4, [r8, #540]	; 0x21c
    e070:	addlt	r4, fp, lr, ror r4
    e074:	stmib	sp, {r1, r2, r4, sl, fp, ip, pc}^
    e078:	ldmdbpl	r5!, {r0, r1, sl, ip, sp}^
    e07c:	stmdavs	sp!, {r1, r2, r9, sl, lr}
    e080:			; <UNDEFINED> instruction: 0xf04f9509
    e084:	andsvs	r0, pc, r0, lsl #10
    e088:	strmi	r6, [ip], -r7, lsr #32
    e08c:	strvc	lr, [r7, -sp, asr #19]
    e090:	blx	fec4a098 <mkdtemp@@Base+0xfec1ef88>
    e094:	andls	r4, r7, r5, lsl #12
    e098:	svc	0x007af7f6
    e09c:	stccs	6, cr4, [r0, #-520]	; 0xfffffdf8
    e0a0:	rschi	pc, r4, r0
    e0a4:	blx	fe9ca0ac <mkdtemp@@Base+0xfe99ef9c>
    e0a8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    e0ac:	sbcshi	pc, lr, r0
    e0b0:	blx	fe84a0b8 <mkdtemp@@Base+0xfe81efa8>
    e0b4:	andls	r4, r2, r1, lsl #13
    e0b8:			; <UNDEFINED> instruction: 0xf0002800
    e0bc:			; <UNDEFINED> instruction: 0x463180de
    e0c0:			; <UNDEFINED> instruction: 0xf81af007
    e0c4:	andls	r4, r2, r6, lsl #12
    e0c8:			; <UNDEFINED> instruction: 0x4621b930
    e0cc:			; <UNDEFINED> instruction: 0xf0074648
    e0d0:			; <UNDEFINED> instruction: 0x4606f813
    e0d4:	cmnlt	r8, #2
    e0d8:	smladxcs	r0, r0, r6, r4
    e0dc:			; <UNDEFINED> instruction: 0xf8eef000
    e0e0:	ldrbtmi	r4, [r9], #-2412	; 0xfffff694
    e0e4:	strmi	r3, [r2], -r8, asr #2
    e0e8:	ldrbtmi	r4, [r8], #-2155	; 0xfffff795
    e0ec:	ldc2l	0, cr15, [r2], #52	; 0x34
    e0f0:	ldrdlt	pc, [r0], -sl
    e0f4:			; <UNDEFINED> instruction: 0xf7f64638
    e0f8:	stmdals	r8, {r1, r5, r9, fp, sp, lr, pc}
    e0fc:	blx	fe4ca10a <mkdtemp@@Base+0xfe49effa>
    e100:			; <UNDEFINED> instruction: 0xf0004628
    e104:	strbmi	pc, [r8], -r5, lsl #22	; <UNPREDICTABLE>
    e108:	blx	ca112 <mkdtemp@@Base+0x9f002>
    e10c:			; <UNDEFINED> instruction: 0xf0009807
    e110:	bmi	18ccd14 <mkdtemp@@Base+0x18a1c04>
    e114:	ldrbtmi	r4, [sl], #-2910	; 0xfffff4a2
    e118:	andlt	pc, r0, sl, asr #17
    e11c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e120:	subsmi	r9, sl, r9, lsl #22
    e124:	adchi	pc, pc, r0, asr #32
    e128:	andlt	r4, fp, r0, lsr r6
    e12c:	blhi	c9428 <mkdtemp@@Base+0x9e318>
    e130:	svchi	0x00f0e8bd
    e134:	strbmi	r4, [r8], -r1, asr #12
    e138:			; <UNDEFINED> instruction: 0xffdef006
    e13c:	andls	r4, r2, r6, lsl #12
    e140:	bicle	r2, r9, r0, lsl #16
    e144:	andcs	sl, r3, #114688	; 0x1c000
    e148:			; <UNDEFINED> instruction: 0xf7ff4648
    e14c:	strmi	pc, [r6], -pc, ror #21
    e150:	cmple	r0, r0, lsl #16
    e154:			; <UNDEFINED> instruction: 0xee084b52
    e158:	bmi	14b49a0 <mkdtemp@@Base+0x1489890>
    e15c:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
    e160:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
    e164:			; <UNDEFINED> instruction: 0xf8cd3348
    e168:	ldrmi	sl, [fp], r8
    e16c:	mulls	r5, r1, r6
    e170:	stmdals	r7, {r1, r4, r5, sp, lr, pc}
    e174:			; <UNDEFINED> instruction: 0xf0064629
    e178:	stmdacs	r0, {r0, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    e17c:			; <UNDEFINED> instruction: 0x4602d13e
    e180:	stmdals	r7, {r0, r9, sl, lr}
    e184:	ldc2l	0, cr15, [r4], #-24	; 0xffffffe8
    e188:	teqle	r7, r0, lsl #16
    e18c:	strtmi	sl, [r8], -r8, lsl #18
    e190:			; <UNDEFINED> instruction: 0xf86ef004
    e194:	stmdacs	r0, {r1, r2, r9, sl, lr}
    e198:			; <UNDEFINED> instruction: 0xf104d14f
    e19c:	movwcs	r0, #18945	; 0x4a01
    e1a0:	ldrtmi	r4, [r8], -r1, lsr #12
    e1a4:			; <UNDEFINED> instruction: 0xf01d4652
    e1a8:	strmi	pc, [r0], r7, lsr #20
    e1ac:	subsle	r2, r0, r0, lsl #16
    e1b0:	strbmi	r9, [r7], -r8, lsl #16
    e1b4:			; <UNDEFINED> instruction: 0xf89cf001
    e1b8:	ldrbmi	r4, [r9], -r2, lsr #12
    e1bc:	stmeq	sl, {r3, r8, r9, fp, sp, lr, pc}
    e1c0:	stmdals	r8, {r0, r1, r9, sl, lr}
    e1c4:	strbmi	r6, [r8], -r4, asr #22
    e1c8:	ldrbmi	r9, [r4], -r0, lsl #8
    e1cc:	ldc2	0, cr15, [ip, #-52]	; 0xffffffcc
    e1d0:			; <UNDEFINED> instruction: 0xf8489b08
    e1d4:	strls	r3, [r8], -r4, lsl #24
    e1d8:			; <UNDEFINED> instruction: 0xf0009807
    e1dc:	stmdacs	r0, {r0, r1, r4, sl, fp, ip, sp, lr, pc}
    e1e0:	mnf<illegal precision>m	f5, f7
    e1e4:	blls	f4a2c <mkdtemp@@Base+0xc991c>
    e1e8:	ldrdge	pc, [r8], -sp
    e1ec:	andsvs	r9, pc, r5, lsl #28
    e1f0:	blls	11fa14 <mkdtemp@@Base+0xf4904>
    e1f4:			; <UNDEFINED> instruction: 0xf8da601c
    e1f8:	ldrb	fp, [fp, -r0]!
    e1fc:	ldrdge	pc, [r8], -sp
    e200:			; <UNDEFINED> instruction: 0xf85cf000
    e204:			; <UNDEFINED> instruction: 0xf06f4928
    e208:	cfmsub32	mvax0, mvfx0, mvfx8, mvfx3
    e20c:	ldrbtmi	r9, [r9], #-2576	; 0xfffff5f0
    e210:	strmi	r3, [r2], -r8, asr #2
    e214:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
    e218:	mrrc2	0, 0, pc, ip, cr13	; <UNPREDICTABLE>
    e21c:	ldrdlt	pc, [r0], -sl
    e220:			; <UNDEFINED> instruction: 0xf43f2c00
    e224:	bl	1f9fc8 <mkdtemp@@Base+0x1ceeb8>
    e228:	ldrtmi	r0, [r8], r4, lsl #9
    e22c:	bleq	14c394 <mkdtemp@@Base+0x121284>
    e230:	blx	ffe4a23c <mkdtemp@@Base+0xffe1f12c>
    e234:	mvnsle	r4, r4, asr #10
    e238:			; <UNDEFINED> instruction: 0xf8dde75c
    e23c:			; <UNDEFINED> instruction: 0xf000a008
    e240:	mrc	8, 0, APSR_nzcv, cr8, cr13, {1}
    e244:			; <UNDEFINED> instruction: 0x46019a10
    e248:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    e24c:	mcrr2	0, 0, pc, r2, cr13	; <UNPREDICTABLE>
    e250:	ldmdbmi	r8, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    e254:	ldmdami	r8, {r1, r2, r9, sl, lr}
    e258:	mrc	4, 0, r4, cr8, cr9, {3}
    e25c:	ldrbtmi	r9, [r8], #-2576	; 0xfffff5f0
    e260:			; <UNDEFINED> instruction: 0xf8dd3148
    e264:			; <UNDEFINED> instruction: 0xf00da008
    e268:			; <UNDEFINED> instruction: 0xe7d7fc35
    e26c:	ldrdlt	pc, [r0], -sl
    e270:	strtmi	r4, [r9], pc, lsr #12
    e274:	streq	pc, [r1], -pc, rrx
    e278:			; <UNDEFINED> instruction: 0xf8dae73c
    e27c:	strmi	fp, [r7], -r0
    e280:	streq	pc, [r1], -pc, rrx
    e284:			; <UNDEFINED> instruction: 0xf7f6e736
    e288:	svclt	0x0000ec5c
    e28c:	ldrdeq	r3, [r5], -r4
    e290:	muleq	r0, r4, r5
    e294:	andeq	r2, r2, sl, lsr #22
    e298:	andeq	r2, r2, r2, lsl #21
    e29c:	andeq	r3, r5, lr, lsr #18
    e2a0:	andeq	r2, r2, lr, lsr #21
    e2a4:	muleq	r2, r2, sl
    e2a8:	strdeq	r2, [r2], -lr
    e2ac:	andeq	r2, r2, r6, ror #18
    e2b0:	andeq	r2, r2, sl, ror #18
    e2b4:			; <UNDEFINED> instruction: 0x000229b4
    e2b8:	andeq	r2, r2, r6, ror r9
    e2bc:	strlt	r3, [r8, #-60]	; 0xffffffc4
    e2c0:	vtst.8	d2, d0, d28
    e2c4:	ldm	pc, {r1, r3, r4, r5, r6, r7, pc}^	; <UNPREDICTABLE>
    e2c8:	addseq	pc, fp, r0, lsl r0	; <UNPREDICTABLE>
    e2cc:	addseq	r0, lr, r1, lsr #1
    e2d0:	adceq	r0, sl, sp, lsr #1
    e2d4:	adceq	r0, r4, r7, lsr #1
    e2d8:	sbceq	r0, r2, r5, asr #1
    e2dc:	ldrhteq	r0, [ip], pc
    e2e0:	ldrhteq	r0, [r6], r9
    e2e4:	ldrhteq	r0, [r0], r3
    e2e8:	ldrshteq	r0, [r2], #5
    e2ec:	rsceq	r0, ip, pc, ror #1
    e2f0:	rsceq	r0, r6, r9, ror #1
    e2f4:	rsceq	r0, r0, r3, ror #1
    e2f8:	ldrsbeq	r0, [sl], #13
    e2fc:	ldrsbeq	r0, [r4], #7
    e300:	ldrsbteq	r0, [r4], #-1
    e304:	rsbeq	r0, lr, r1, ror r0
    e308:	rsbeq	r0, r8, fp, rrx
    e30c:	rsbeq	r0, r2, r5, rrx
    e310:	subseq	r0, r8, pc, asr r0
    e314:	subseq	r0, r2, r5, asr r0
    e318:	subeq	r0, ip, pc, asr #32
    e31c:	subeq	r0, r6, r9, asr #32
    e320:	addeq	r0, ip, r3, asr #32
    e324:	addeq	r0, r6, r9, lsl #1
    e328:	addeq	r0, r0, r3, lsl #1
    e32c:	rsbseq	r0, sl, sp, ror r0
    e330:	addseq	r0, r8, r7, ror r0
    e334:	umullseq	r0, r2, r5, r0
    e338:	sbceq	r0, fp, pc, lsl #1
    e33c:	sbceq	r0, lr, r8, asr #1
    e340:	eorseq	r0, sp, r0, asr #32
    e344:	ldrbtmi	r4, [r8], #-2142	; 0xfffff7a2
    e348:	ldmdami	lr, {r3, r8, sl, fp, ip, sp, pc}^
    e34c:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e350:	ldrbtmi	r4, [r8], #-2141	; 0xfffff7a3
    e354:	ldmdami	sp, {r3, r8, sl, fp, ip, sp, pc}^
    e358:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e35c:	ldrbtmi	r4, [r8], #-2140	; 0xfffff7a4
    e360:	ldmdami	ip, {r3, r8, sl, fp, ip, sp, pc}^
    e364:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e368:	ldrbtmi	r4, [r8], #-2139	; 0xfffff7a5
    e36c:	ldmdami	fp, {r3, r8, sl, fp, ip, sp, pc}^
    e370:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e374:	ldrbtmi	r4, [r8], #-2138	; 0xfffff7a6
    e378:			; <UNDEFINED> instruction: 0xf7f6bd08
    e37c:	pop	{r1, r3, r9, sl, fp, sp, lr, pc}
    e380:	stmdavs	r0, {r3, lr}
    e384:	mcrlt	7, 2, pc, cr8, cr5, {7}	; <UNPREDICTABLE>
    e388:	ldrbtmi	r4, [r8], #-2134	; 0xfffff7aa
    e38c:	ldmdami	r6, {r3, r8, sl, fp, ip, sp, pc}^
    e390:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e394:	ldrbtmi	r4, [r8], #-2133	; 0xfffff7ab
    e398:	ldmdami	r5, {r3, r8, sl, fp, ip, sp, pc}^
    e39c:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e3a0:	ldrbtmi	r4, [r8], #-2132	; 0xfffff7ac
    e3a4:	ldmdami	r4, {r3, r8, sl, fp, ip, sp, pc}^
    e3a8:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e3ac:	ldrbtmi	r4, [r8], #-2131	; 0xfffff7ad
    e3b0:	ldmdami	r3, {r3, r8, sl, fp, ip, sp, pc}^
    e3b4:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e3b8:	ldrbtmi	r4, [r8], #-2130	; 0xfffff7ae
    e3bc:	ldmdami	r2, {r3, r8, sl, fp, ip, sp, pc}^
    e3c0:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e3c4:	ldrbtmi	r4, [r8], #-2129	; 0xfffff7af
    e3c8:	ldmdami	r1, {r3, r8, sl, fp, ip, sp, pc}^
    e3cc:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e3d0:	ldrbtmi	r4, [r8], #-2128	; 0xfffff7b0
    e3d4:	ldmdami	r0, {r3, r8, sl, fp, ip, sp, pc}^
    e3d8:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e3dc:	ldrbtmi	r4, [r8], #-2127	; 0xfffff7b1
    e3e0:	stmdami	pc, {r3, r8, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    e3e4:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e3e8:	ldrbtmi	r4, [r8], #-2126	; 0xfffff7b2
    e3ec:	stmdami	lr, {r3, r8, sl, fp, ip, sp, pc}^
    e3f0:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e3f4:	ldrbtmi	r4, [r8], #-2125	; 0xfffff7b3
    e3f8:	stmdami	sp, {r3, r8, sl, fp, ip, sp, pc}^
    e3fc:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e400:	ldrbtmi	r4, [r8], #-2124	; 0xfffff7b4
    e404:	stmdami	ip, {r3, r8, sl, fp, ip, sp, pc}^
    e408:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e40c:	ldrbtmi	r4, [r8], #-2123	; 0xfffff7b5
    e410:	stmdami	fp, {r3, r8, sl, fp, ip, sp, pc}^
    e414:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e418:	ldrbtmi	r4, [r8], #-2122	; 0xfffff7b6
    e41c:	stmdami	sl, {r3, r8, sl, fp, ip, sp, pc}^
    e420:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e424:	ldrbtmi	r4, [r8], #-2121	; 0xfffff7b7
    e428:	stmdami	r9, {r3, r8, sl, fp, ip, sp, pc}^
    e42c:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e430:	ldrbtmi	r4, [r8], #-2120	; 0xfffff7b8
    e434:	stmdami	r8, {r3, r8, sl, fp, ip, sp, pc}^
    e438:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e43c:	ldrbtmi	r4, [r8], #-2119	; 0xfffff7b9
    e440:	stmdami	r7, {r3, r8, sl, fp, ip, sp, pc}^
    e444:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e448:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
    e44c:	stmdami	r6, {r3, r8, sl, fp, ip, sp, pc}^
    e450:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e454:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
    e458:	stmdami	r5, {r3, r8, sl, fp, ip, sp, pc}^
    e45c:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e460:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
    e464:	stmdami	r4, {r3, r8, sl, fp, ip, sp, pc}^
    e468:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e46c:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
    e470:	stmdami	r3, {r3, r8, sl, fp, ip, sp, pc}^
    e474:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e478:	ldrbtmi	r4, [r8], #-2114	; 0xfffff7be
    e47c:	stmdami	r2, {r3, r8, sl, fp, ip, sp, pc}^
    e480:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e484:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
    e488:	stmdami	r1, {r3, r8, sl, fp, ip, sp, pc}^
    e48c:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e490:	ldrbtmi	r4, [r8], #-2112	; 0xfffff7c0
    e494:	stmdami	r0, {r3, r8, sl, fp, ip, sp, pc}^
    e498:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e49c:	ldrbtmi	r4, [r8], #-2111	; 0xfffff7c1
    e4a0:	ldmdami	pc!, {r3, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    e4a4:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e4a8:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
    e4ac:	ldmdami	lr!, {r3, r8, sl, fp, ip, sp, pc}
    e4b0:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e4b4:	ldrbtmi	r4, [r8], #-2109	; 0xfffff7c3
    e4b8:	ldmdami	sp!, {r3, r8, sl, fp, ip, sp, pc}
    e4bc:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e4c0:	andeq	r2, r2, r2, lsr r9
    e4c4:	andeq	r2, r2, r8, lsl #31
    e4c8:	andeq	r2, r2, r6, lsr #21
    e4cc:			; <UNDEFINED> instruction: 0x00022abc
    e4d0:	ldrdeq	r2, [r2], -lr
    e4d4:	strdeq	r2, [r2], -r8
    e4d8:	andeq	r2, r2, r2, lsl fp
    e4dc:	andeq	r2, r2, r0, lsr #22
    e4e0:	andeq	r2, r2, lr, lsr #22
    e4e4:	andeq	r2, r2, r2, asr #22
    e4e8:	andeq	r2, r2, r0, asr fp
    e4ec:	andeq	r2, r2, sl, ror #22
    e4f0:	andeq	r2, r2, ip, ror fp
    e4f4:	muleq	r2, r2, fp
    e4f8:	muleq	r2, ip, fp
    e4fc:			; <UNDEFINED> instruction: 0x00022bbe
    e500:	ldrdeq	r2, [r2], -r4
    e504:	andeq	r2, r2, r6, asr r9
    e508:	andeq	r2, r2, ip, ror #18
    e50c:	andeq	r2, r2, sl, ror r9
    e510:	andeq	r2, r2, ip, lsl #19
    e514:	muleq	r2, lr, r9
    e518:			; <UNDEFINED> instruction: 0x000229b0
    e51c:	andeq	r2, r2, sl, asr #19
    e520:	andeq	r2, r2, r4, ror #19
    e524:	andeq	r2, r2, r6, asr #17
    e528:	ldrdeq	r2, [r2], -r4
    e52c:	andeq	r2, r2, r2, ror #17
    e530:	strdeq	r2, [r2], -r0
    e534:			; <UNDEFINED> instruction: 0x00022ebe
    e538:	andeq	r2, r2, r4, ror lr
    e53c:	muleq	r2, r2, lr
    e540:	andeq	r2, r2, r8, lsl lr
    e544:	andeq	r2, r2, sl, lsr #28
    e548:	andeq	r2, r2, r4, lsr lr
    e54c:	andeq	r2, r2, r2, asr #28
    e550:	andeq	r2, r2, r8, lsr sp
    e554:	andeq	r2, r2, r2, asr #26
    e558:	andeq	r2, r2, r0, asr sp
    e55c:	andeq	r2, r2, sl, ror #26
    e560:	andeq	r2, r2, r8, lsl #27
    e564:	andeq	r2, r2, r6, lsr #27
    e568:			; <UNDEFINED> instruction: 0x00022db0
    e56c:			; <UNDEFINED> instruction: 0x00022dbe
    e570:	andeq	r2, r2, r0, asr #16
    e574:	ldrdeq	r4, [r2], -lr
    e578:	andeq	r2, r2, r8, lsl r8
    e57c:	andeq	r2, r2, r2, lsr fp
    e580:	andeq	r2, r2, r4, asr fp
    e584:	andeq	r2, r2, r6, ror fp
    e588:	andeq	r2, r2, ip, asr #23
    e58c:	andeq	r2, r2, sl, lsl #23
    e590:	andeq	r2, r2, r0, lsr #23
    e594:	ldrdeq	r2, [r2], -r2	; <UNPREDICTABLE>
    e598:	andeq	r2, r2, ip, ror #23
    e59c:	andeq	r2, r2, sl, lsl ip
    e5a0:	andeq	r2, r2, r0, lsr ip
    e5a4:	andeq	r2, r2, r2, asr ip
    e5a8:	andeq	r2, r2, r4, lsl #25
    e5ac:	andeq	r2, r2, lr, lsl #25
    e5b0:	andeq	r2, r2, ip, lsr #15
    e5b4:	cmnlt	fp, r3, lsl #17
    e5b8:			; <UNDEFINED> instruction: 0x4604b510
    e5bc:	ldmdblt	r2, {r1, r7, r8, fp, sp, lr}^
    e5c0:	bcs	68dd0 <mkdtemp@@Base+0x3dcc0>
    e5c4:	stmdblt	r1, {r0, r1, r2, fp, ip, lr, pc}^
    e5c8:	svcpl	0x0000f5b3
    e5cc:	stmiavs	r2, {r0, r1, r8, r9, ip, lr, pc}^
    e5d0:	svceq	0x0052ebb3
    e5d4:	lfmlt	f5, 1, [r0, #-8]
    e5d8:	stmiavs	r2, {r4, r5, r6, r8, r9, sl, lr}^
    e5dc:	bne	ff4a8664 <mkdtemp@@Base+0xff47d554>
    e5e0:			; <UNDEFINED> instruction: 0xf7f618c1
    e5e4:	ldmib	r4, {r1, r2, r4, r8, r9, fp, sp, lr, pc}^
    e5e8:	tstcs	r0, r2, lsl #6
    e5ec:	bne	fe6e6878 <mkdtemp@@Base+0xfe6bb768>
    e5f0:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
    e5f4:	tstcs	r1, r0, lsl r5
    e5f8:			; <UNDEFINED> instruction: 0xf7f52028
    e5fc:	strmi	lr, [r4], -r4, lsl #29
    e600:	movwcs	fp, #384	; 0x180
    e604:	orrvc	pc, r0, pc, asr #8
    e608:			; <UNDEFINED> instruction: 0xf04f2001
    e60c:			; <UNDEFINED> instruction: 0x61a36200
    e610:	cmnvs	r1, r3, ror #4
    e614:			; <UNDEFINED> instruction: 0x61226220
    e618:	mrc	7, 3, APSR_nzcv, cr4, cr5, {7}
    e61c:	stmib	r4, {r0, r1, r9, sl, lr}^
    e620:	mrslt	r0, (UNDEF: 8)
    e624:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    e628:	ldrmi	r4, [ip], -r0, lsr #12
    e62c:	svc	0x0086f7f5
    e630:	svclt	0x0000e7f8
    e634:	svcvs	0x0000f1b1
    e638:	svclt	0x0094b570
    e63c:	strcs	r2, [r1, #-1280]	; 0xfffffb00
    e640:	svclt	0x00082800
    e644:	stmiblt	r5, {r0, r8, sl, sp}
    e648:	strmi	r4, [r6], -ip, lsl #12
    e64c:	eorcs	r2, r8, r1, lsl #2
    e650:	mrc	7, 2, APSR_nzcv, cr8, cr5, {7}
    e654:	movwcs	fp, #4416	; 0x1140
    e658:	sbcvs	r6, r4, r4, lsl #2
    e65c:	subvs	r6, r5, #68, 2
    e660:	strpl	lr, [r0], -r0, asr #19
    e664:	andvs	r6, r3, #-1073741792	; 0xc0000020
    e668:	andcs	fp, r0, r0, ror sp
    e66c:	svclt	0x0000bd70
    e670:	teqlt	r0, r8, lsl #10
    e674:	cmnlt	r3, r3, lsl #19
    e678:	blcc	68e8c <mkdtemp@@Base+0x3dd7c>
    e67c:	svcne	0x0080f5b3
    e680:	tstcs	r0, r2, lsl r3
    e684:			; <UNDEFINED> instruction: 0xf012200b
    e688:	andcs	pc, fp, r1, lsr #25
    e68c:	ldmdb	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e690:	rscscc	pc, pc, pc, asr #32
    e694:	ldmib	r0, {r3, r8, sl, fp, ip, sp, pc}^
    e698:	addsmi	r2, sl, #0, 6
    e69c:	bvs	102e68 <mkdtemp@@Base+0xd7d58>
    e6a0:			; <UNDEFINED> instruction: 0xf5b33b01
    e6a4:	rscle	r1, ip, #128, 30	; 0x200
    e6a8:	blcs	287bc <error@@Base+0xcce8>
    e6ac:	stmdbvs	r3, {r0, r3, r5, r6, r7, ip, lr, pc}
    e6b0:	svcvs	0x0000f1b3
    e6b4:	stmdbvs	r2, {r0, r2, r5, r6, r7, fp, ip, lr, pc}^
    e6b8:	mvnle	r4, #805306377	; 0x30000009
    e6bc:	addsmi	r6, sl, #12779520	; 0xc30000
    e6c0:	stmvs	r2, {r0, r1, r2, r3, r4, r6, r7, r8, r9, ip, lr, pc}
    e6c4:	bicsle	r4, ip, #805306377	; 0x30000009
    e6c8:	sbcsle	r2, sl, r0, lsl #18
    e6cc:	ldmdblt	fp, {r0, r1, r3, r7, r8, fp, sp, lr}
    e6d0:	movwcs	lr, #2513	; 0x9d1
    e6d4:			; <UNDEFINED> instruction: 0xd1d4429a
    e6d8:	blcc	68f0c <mkdtemp@@Base+0x3ddfc>
    e6dc:	svcne	0x0080f5b3
    e6e0:	stmdavs	fp, {r0, r1, r2, r3, r6, r7, r9, ip, lr, pc}^
    e6e4:	sbcle	r2, ip, r0, lsl #22
    e6e8:			; <UNDEFINED> instruction: 0xf1b3690b
    e6ec:	stmiale	r8, {r8, r9, sl, fp, sp, lr}^
    e6f0:	addsmi	r6, r3, #1212416	; 0x128000
    e6f4:	stmiavs	fp, {r0, r2, r6, r7, r8, r9, ip, lr, pc}^
    e6f8:	bicle	r4, r2, #-1610612727	; 0xa0000009
    e6fc:	addsmi	r6, r3, #9043968	; 0x8a0000
    e700:	subvs	sp, r1, #-67108862	; 0xfc000002
    e704:	bvs	2d670c <mkdtemp@@Base+0x2ab5fc>
    e708:	andvs	r3, fp, #67108864	; 0x4000000
    e70c:	svclt	0x0000bd08
    e710:	ldrlt	fp, [r8, #-432]!	; 0xfffffe50
    e714:	stmibvs	r3, {r2, r9, sl, lr}
    e718:	bvs	97accc <mkdtemp@@Base+0x94fbbc>
    e71c:			; <UNDEFINED> instruction: 0xf5b53d01
    e720:	movwle	r1, #61312	; 0xef80
    e724:	andcs	r2, fp, r0, lsl #2
    e728:	mrrc2	0, 1, pc, r0, cr2	; <UNPREDICTABLE>
    e72c:	ldrhtmi	lr, [r8], -sp
    e730:			; <UNDEFINED> instruction: 0xf7f6200b
    e734:	ldmib	r0, {r0, r1, r2, r8, fp, ip, sp, pc}^
    e738:	addsmi	r2, sl, #0, 6
    e73c:			; <UNDEFINED> instruction: 0xe7ecd1f2
    e740:	stmdavs	r3!, {r4, r5, r6, r8, r9, sl, lr}^
    e744:	rscle	r2, sp, r0, lsl #22
    e748:			; <UNDEFINED> instruction: 0xf1b36923
    e74c:	stmiale	r9!, {r8, r9, sl, fp, sp, lr}^
    e750:	addsmi	r6, r3, #1605632	; 0x188000
    e754:	stmiavs	r3!, {r1, r2, r5, r6, r7, r8, r9, ip, lr, pc}^
    e758:	mvnle	r4, #-1610612727	; 0xa0000009
    e75c:	addsmi	r6, r3, #10616832	; 0xa20000
    e760:	eorvs	sp, r5, #224, 6	; 0x80000003
    e764:	bvs	183cd80 <mkdtemp@@Base+0x1811c70>
    e768:			; <UNDEFINED> instruction: 0xffd2f7ff
    e76c:	rsbvs	r6, r5, #2670592	; 0x28c000
    e770:			; <UNDEFINED> instruction: 0x4620b15b
    e774:	rscscc	pc, pc, #79	; 0x4f
    e778:			; <UNDEFINED> instruction: 0xf7f62128
    e77c:			; <UNDEFINED> instruction: 0x4620e89c
    e780:	ldrhtmi	lr, [r8], -sp
    e784:	mrclt	7, 6, APSR_nzcv, cr8, cr5, {7}
    e788:	stmdavs	r0!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    e78c:	rscscc	pc, pc, #79	; 0x4f
    e790:			; <UNDEFINED> instruction: 0xf7f66961
    e794:	stmdavs	r0!, {r4, r7, fp, sp, lr, pc}
    e798:	mrc	7, 6, APSR_nzcv, cr0, cr5, {7}
    e79c:	svclt	0x0000e7e9
    e7a0:	teqlt	r8, r0, ror r5
    e7a4:	strmi	r6, [r4], -r1, lsl #19
    e7a8:	bvs	8fad74 <mkdtemp@@Base+0x8cfc64>
    e7ac:			; <UNDEFINED> instruction: 0xf5b33b01
    e7b0:	tstle	r2, #128, 30	; 0x200
    e7b4:	andcs	r2, fp, r0, lsl #2
    e7b8:	stc2	0, cr15, [r8], {18}
    e7bc:			; <UNDEFINED> instruction: 0xf7f6200b
    e7c0:	strcs	lr, [r0, #-2244]	; 0xfffff73c
    e7c4:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    e7c8:	movwcs	lr, #2512	; 0x9d0
    e7cc:			; <UNDEFINED> instruction: 0xd1f1429a
    e7d0:	blcc	69064 <mkdtemp@@Base+0x3df54>
    e7d4:	svcne	0x0080f5b3
    e7d8:	stmdavs	r3!, {r2, r3, r5, r6, r7, r9, ip, lr, pc}^
    e7dc:	rscle	r2, r9, r0, lsl #22
    e7e0:			; <UNDEFINED> instruction: 0xf1b26922
    e7e4:	stmiale	r5!, {r8, r9, sl, fp, sp, lr}^
    e7e8:	addmi	r6, r2, #96, 18	; 0x180000
    e7ec:	stmiavs	r6!, {r1, r5, r6, r7, r8, r9, ip, lr, pc}^
    e7f0:	bicsle	r4, pc, #176, 4
    e7f4:	adcmi	r6, lr, #10813440	; 0xa50000
    e7f8:	teqlt	r1, #220, 6	; 0x70000003
    e7fc:			; <UNDEFINED> instruction: 0xf1b2441d
    e800:	stmdale	sl, {r8, r9, sl, fp, sp, lr}
    e804:	addsmi	r6, sl, #1622016	; 0x18c000
    e808:	stmiavs	r1!, {r0, r1, r2, r8, r9, ip, lr, pc}^
    e80c:	movwle	r4, #17035	; 0x428b
    e810:	addsmi	r6, r9, #10682368	; 0xa30000
    e814:	bne	ff27e4bc <mkdtemp@@Base+0xff2533ac>
    e818:	tstcs	r0, r7, lsl #4
    e81c:			; <UNDEFINED> instruction: 0xf012200b
    e820:	ldrdcs	pc, [fp], -r5
    e824:	ldm	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e828:	strtmi	r2, [r8], -r0, lsl #2
    e82c:			; <UNDEFINED> instruction: 0xff02f7ff
    e830:	stmdacs	r0, {r0, r2, r9, sl, lr}
    e834:	strtmi	sp, [r1], -r6, asr #1
    e838:			; <UNDEFINED> instruction: 0xff1af7ff
    e83c:	sbcle	r2, r1, r0, lsl #16
    e840:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
    e844:			; <UNDEFINED> instruction: 0xff64f7ff
    e848:	stmdavs	r2!, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    e84c:	mulle	sp, r3, r2
    e850:			; <UNDEFINED> instruction: 0xf012200b
    e854:			; <UNDEFINED> instruction: 0x200bfbbb
    e858:	ldmda	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e85c:	ldmdblt	r3, {r0, r1, r5, r7, r8, fp, sp, lr}^
    e860:	movwcs	lr, #2516	; 0x9d4
    e864:	mulle	r6, r3, r2
    e868:	ldrb	r2, [r6, r0, lsl #10]
    e86c:	blcs	1f8e8 <error@@Base+0x3e14>
    e870:	stmdbvs	r2!, {r0, r1, r4, r6, r7, ip, lr, pc}
    e874:	bvs	908788 <mkdtemp@@Base+0x8dd678>
    e878:			; <UNDEFINED> instruction: 0xf5b33b01
    e87c:	rscsle	r1, r3, #128, 30	; 0x200
    e880:	strcs	r6, [r0, #-2147]	; 0xfffff79d
    e884:	svclt	0x0000e7f3
    e888:			; <UNDEFINED> instruction: 0x4604b510
    e88c:	ldmdblt	r3, {r0, r1, r7, r8, fp, sp, lr}
    e890:	blcs	690a4 <mkdtemp@@Base+0x3df94>
    e894:	stmiavs	r3!, {r1, r8, fp, ip, lr, pc}^
    e898:	ldclt	0, cr6, [r0, #-652]	; 0xfffffd74
    e89c:	andeq	lr, r0, #208, 18	; 0x340000
    e8a0:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    e8a4:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    e8a8:	svclt	0x00184290
    e8ac:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    e8b0:	tstcs	r0, r3, lsr #6
    e8b4:			; <UNDEFINED> instruction: 0xf012200b
    e8b8:	andcs	pc, fp, r9, lsl #23
    e8bc:	stmda	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e8c0:	stmdavs	r0!, {r0, r5, r6, r8, fp, sp, lr}
    e8c4:	svcvc	0x0080f5b1
    e8c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e8cc:	movwcc	lr, #10692	; 0x29c4
    e8d0:	movwcs	sp, #4106	; 0x100a
    e8d4:	addvc	pc, r0, #1325400064	; 0x4f000000
    e8d8:	mcr2	0, 4, pc, cr14, cr12, {0}	; <UNPREDICTABLE>
    e8dc:	vst4.16	{d27,d29,d31,d33}, [pc :128], r0
    e8e0:	eorvs	r7, r0, r0, lsl #7
    e8e4:	cmnvs	r3, r0, rrx
    e8e8:			; <UNDEFINED> instruction: 0x4010e8bd
    e8ec:	rscscc	pc, pc, #79	; 0x4f
    e8f0:	orrvc	pc, r0, pc, asr #8
    e8f4:	svclt	0x00dcf7f5
    e8f8:	ldrb	r6, [r5, r0, lsr #16]!
    e8fc:	sbcsle	r2, r8, r0, lsl #20
    e900:			; <UNDEFINED> instruction: 0xf1b36923
    e904:	ldmle	r4, {r8, r9, sl, fp, sp, lr}^
    e908:	addmi	r6, fp, #1589248	; 0x184000
    e90c:	stmiavs	r3!, {r0, r4, r6, r7, r8, r9, ip, lr, pc}^
    e910:	bicle	r4, lr, #-1879048183	; 0x90000009
    e914:	addsmi	r6, r3, #10616832	; 0xa20000
    e918:			; <UNDEFINED> instruction: 0xe7cad2d4
    e91c:	ldrbmi	r6, [r0, -r0, lsl #18]!
    e920:	ldrbmi	r6, [r0, -r0, asr #18]!
    e924:	ldrbmi	r6, [r0, -r0, asr #20]!
    e928:	ldrbmi	r6, [r0, -r0, lsl #20]!
    e92c:	strdlt	fp, [r0, #-88]	; 0xffffffa8
    e930:	strmi	r6, [lr], -r5, lsl #19
    e934:	cmnlt	sp, r4, lsl #12
    e938:	vnmlsne.f32	s13, s20, s7
    e93c:	svcne	0x0080f5b2
    e940:	tstcs	r0, r3, lsl r3
    e944:			; <UNDEFINED> instruction: 0xf012200b
    e948:	andcs	pc, fp, r1, asr #22
    e94c:	svc	0x00fcf7f5
    e950:	ldrbcc	pc, [pc, #79]!	; e9a7 <PEM_write_bio_PrivateKey@plt+0x99ab>	; <UNPREDICTABLE>
    e954:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    e958:	movwcs	lr, #2512	; 0x9d0
    e95c:			; <UNDEFINED> instruction: 0xd1f0429a
    e960:	vnmlsne.f32	s13, s20, s7
    e964:	svcne	0x0080f5b2
    e968:	stmdavs	r2!, {r0, r1, r3, r5, r6, r7, r9, ip, lr, pc}^
    e96c:	rscle	r2, r8, r0, lsl #20
    e970:			; <UNDEFINED> instruction: 0xf1b26922
    e974:	stmiale	r4!, {r8, r9, sl, fp, sp, lr}^
    e978:	addmi	r6, r2, #96, 18	; 0x180000
    e97c:	stmiavs	r1!, {r0, r5, r6, r7, r8, r9, ip, lr, pc}^
    e980:	bicsle	r4, lr, #136, 4	; 0x80000008
    e984:	addmi	r6, r1, #160, 16	; 0xa00000
    e988:	addsmi	sp, r6, #1811939331	; 0x6c000003
    e98c:	bllt	fe582a44 <mkdtemp@@Base+0xfe557934>
    e990:	teqle	r0, r1, lsl #22
    e994:	svcvs	0x0000f1b6
    e998:	addmi	sp, lr, #2686976	; 0x290000
    e99c:	svclt	0x002c4620
    e9a0:	mrscs	r2, (UNDEF: 17)
    e9a4:	mcr2	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    e9a8:	adcsmi	r6, r1, #1589248	; 0x184000
    e9ac:	stmiavs	r7!, {r0, r3, r4, r8, fp, ip, lr, pc}^
    e9b0:	andsle	r4, ip, #1879048203	; 0x7000000b
    e9b4:	stmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp}
    e9b8:	ldrbcc	fp, [pc, r8, lsl #31]!
    e9bc:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    e9c0:			; <UNDEFINED> instruction: 0xf027bf8c
    e9c4:	vst1.64	{d16}, [pc :256]
    e9c8:	adcsmi	r7, r7, #128, 14	; 0x2000000
    e9cc:	ldrtmi	fp, [r7], -r8, lsr #30
    e9d0:			; <UNDEFINED> instruction: 0xf01c463a
    e9d4:	orrlt	pc, r8, r1, lsl lr	; <UNPREDICTABLE>
    e9d8:	stmib	r4, {r0, r1, r2, r4, r5, r7, r9, lr}^
    e9dc:	cmnvs	r7, r0
    e9e0:	strtmi	sp, [r8], -r5, lsl #16
    e9e4:	ldflte	f6, [r8, #152]!	; 0x98
    e9e8:	strtmi	r2, [r8], -r0, lsl #10
    e9ec:			; <UNDEFINED> instruction: 0xf06fbdf8
    e9f0:	strtmi	r0, [r8], -r8, lsl #10
    e9f4:			; <UNDEFINED> instruction: 0xf06fbdf8
    e9f8:			; <UNDEFINED> instruction: 0xe7ab0530
    e9fc:	streq	pc, [r1, #-111]	; 0xffffff91
    ea00:	svclt	0x0000e7a8
    ea04:	teqlt	r0, r8, lsl #10
    ea08:	cmnlt	fp, r3, lsl #19
    ea0c:	blcc	69220 <mkdtemp@@Base+0x3e110>
    ea10:	svcne	0x0080f5b3
    ea14:	tstcs	r0, r1, lsl r3
    ea18:			; <UNDEFINED> instruction: 0xf012200b
    ea1c:	ldrdcs	pc, [fp], -r7
    ea20:	svc	0x0092f7f5
    ea24:	stclt	0, cr2, [r8, #-0]
    ea28:	movwcs	lr, #2512	; 0x9d0
    ea2c:			; <UNDEFINED> instruction: 0xd1f2429a
    ea30:	blcc	69244 <mkdtemp@@Base+0x3e134>
    ea34:	svcne	0x0080f5b3
    ea38:	stmdavs	r3, {r0, r2, r3, r5, r6, r7, r9, ip, lr, pc}^
    ea3c:	rscle	r2, sl, r0, lsl #22
    ea40:			; <UNDEFINED> instruction: 0xf1b36903
    ea44:	stmiale	r6!, {r8, r9, sl, fp, sp, lr}^
    ea48:	addsmi	r6, r3, #1081344	; 0x108000
    ea4c:	stmiavs	r3, {r0, r1, r5, r6, r7, r8, r9, ip, lr, pc}^
    ea50:	mvnle	r4, #-1610612727	; 0xa0000009
    ea54:	addmi	r6, r3, #128, 16	; 0x800000
    ea58:	bne	63e700 <mkdtemp@@Base+0x6135f0>
    ea5c:	stclt	3, cr13, [r8, #-876]	; 0xfffffc94
    ea60:	teqlt	r0, r8, lsr r5
    ea64:	cmnlt	fp, r3, lsl #19
    ea68:	vnmlsne.f32	s13, s2, s4
    ea6c:	svcne	0x0080f5b1
    ea70:	tstcs	r0, r1, lsl r3
    ea74:			; <UNDEFINED> instruction: 0xf012200b
    ea78:	andcs	pc, fp, r9, lsr #21
    ea7c:	svc	0x0064f7f5
    ea80:	ldclt	0, cr2, [r8, #-0]
    ea84:	andne	lr, r0, #208, 18	; 0x340000
    ea88:			; <UNDEFINED> instruction: 0xd1f24291
    ea8c:	vnmlsne.f32	s13, s2, s4
    ea90:	svcne	0x0080f5b1
    ea94:	stmdavs	r1, {r0, r2, r3, r5, r6, r7, r9, ip, lr, pc}^
    ea98:	rscle	r2, sl, r0, lsl #18
    ea9c:			; <UNDEFINED> instruction: 0xf1b16901
    eaa0:	stmiale	r6!, {r8, r9, sl, fp, sp, lr}^
    eaa4:	adcmi	r6, r9, #1130496	; 0x114000
    eaa8:	stmiavs	r4, {r0, r1, r5, r6, r7, r8, r9, ip, lr, pc}^
    eaac:	mvnle	r4, #1342177290	; 0x5000000a
    eab0:	addmi	r6, r4, #128, 16	; 0x800000
    eab4:	ldmdblt	r3!, {r0, r2, r3, r4, r6, r7, r8, r9, ip, lr, pc}
    eab8:	svclt	0x00042a01
    eabc:	blne	14bc4 <PEM_write_bio_PrivateKey@plt+0xfbc8>
    eac0:			; <UNDEFINED> instruction: 0x4618d0df
    eac4:	andcs	fp, r0, r8, lsr sp
    eac8:	svclt	0x0000bd38
    eacc:	teqlt	r0, r8, lsl #10
    ead0:	cmnlt	fp, r3, lsl #19
    ead4:	blcc	692e8 <mkdtemp@@Base+0x3e1d8>
    ead8:	svcne	0x0080f5b3
    eadc:	tstcs	r0, r1, lsl r3
    eae0:			; <UNDEFINED> instruction: 0xf012200b
    eae4:	andcs	pc, fp, r3, ror sl	; <UNPREDICTABLE>
    eae8:	svc	0x002ef7f5
    eaec:	stclt	0, cr2, [r8, #-0]
    eaf0:	movwcs	lr, #2512	; 0x9d0
    eaf4:			; <UNDEFINED> instruction: 0xd1f2429a
    eaf8:	blcc	6930c <mkdtemp@@Base+0x3e1fc>
    eafc:	svcne	0x0080f5b3
    eb00:	stmdavs	r3, {r0, r2, r3, r5, r6, r7, r9, ip, lr, pc}^
    eb04:	rscle	r2, sl, r0, lsl #22
    eb08:			; <UNDEFINED> instruction: 0xf1b26902
    eb0c:	stmiale	r6!, {r8, r9, sl, fp, sp, lr}^
    eb10:	addmi	r6, sl, #1064960	; 0x104000
    eb14:	stmiavs	r2, {r0, r1, r5, r6, r7, r8, r9, ip, lr, pc}^
    eb18:	mvnle	r4, #268435465	; 0x10000009
    eb1c:	addmi	r6, r2, #128, 16	; 0x800000
    eb20:	stmiane	r0, {r3, r5, r8, r9, sl, fp, ip, sp, pc}^
    eb24:	stclt	3, cr13, [r8, #-876]	; 0xfffffc94
    eb28:	teqlt	r0, r8, lsr r5
    eb2c:	cmnlt	fp, r3, lsl #19
    eb30:	vnmlsne.f32	s13, s2, s4
    eb34:	svcne	0x0080f5b1
    eb38:	tstcs	r0, r1, lsl r3
    eb3c:			; <UNDEFINED> instruction: 0xf012200b
    eb40:	andcs	pc, fp, r5, asr #20
    eb44:	svc	0x0000f7f5
    eb48:	ldclt	0, cr2, [r8, #-0]
    eb4c:	andne	lr, r0, #208, 18	; 0x340000
    eb50:			; <UNDEFINED> instruction: 0xd1f24291
    eb54:	vnmlsne.f32	s13, s2, s4
    eb58:	svcne	0x0080f5b1
    eb5c:	stmdavs	r1, {r0, r2, r3, r5, r6, r7, r9, ip, lr, pc}^
    eb60:	rscle	r2, sl, r0, lsl #18
    eb64:			; <UNDEFINED> instruction: 0xf1b16901
    eb68:	stmiale	r6!, {r8, r9, sl, fp, sp, lr}^
    eb6c:	adcmi	r6, r1, #68, 18	; 0x110000
    eb70:	stmiavs	r5, {r0, r1, r5, r6, r7, r8, r9, ip, lr, pc}^
    eb74:	mvnle	r4, #172, 4	; 0xc000000a
    eb78:	addmi	r6, sp, #8454144	; 0x810000
    eb7c:	ldmdblt	r3!, {r0, r2, r3, r4, r6, r7, r8, r9, ip, lr, pc}
    eb80:	svclt	0x00182a01
    eb84:	mvnle	r4, r8, lsl r6
    eb88:	strmi	r6, [r8], #-2048	; 0xfffff800
    eb8c:	andcs	fp, r0, r8, lsr sp
    eb90:	svclt	0x0000bd38
    eb94:	teqlt	r0, r0, ror r5
    eb98:	cmnlt	fp, r3, lsl #19
    eb9c:	vmulne.f32	s13, s20, s10
    eba0:	svcne	0x0080f5b2
    eba4:	tstcs	r0, r3, lsl r3
    eba8:			; <UNDEFINED> instruction: 0xf012200b
    ebac:	andcs	pc, fp, pc, lsl #20
    ebb0:	mcr	7, 6, pc, cr10, cr5, {7}	; <UNPREDICTABLE>
    ebb4:	mvnscc	pc, #79	; 0x4f
    ebb8:	ldcllt	6, cr4, [r0, #-96]!	; 0xffffffa0
    ebbc:	andmi	lr, r0, #208, 18	; 0x340000
    ebc0:			; <UNDEFINED> instruction: 0xd1f04294
    ebc4:	vmulne.f32	s13, s20, s10
    ebc8:	svcne	0x0080f5b2
    ebcc:	stmdavs	r2, {r0, r1, r3, r5, r6, r7, r9, ip, lr, pc}^
    ebd0:	rscle	r2, r8, r0, lsl #20
    ebd4:			; <UNDEFINED> instruction: 0xf1b26902
    ebd8:	stmiale	r4!, {r8, r9, sl, fp, sp, lr}^
    ebdc:	adcsmi	r6, r2, #1146880	; 0x118000
    ebe0:	stmiavs	r4, {r0, r5, r6, r7, r8, r9, ip, lr, pc}^
    ebe4:	bicsle	r4, lr, #1610612746	; 0x6000000a
    ebe8:	addmi	r6, r4, #128, 16	; 0x800000
    ebec:	ldmdblt	fp, {r0, r1, r3, r4, r6, r7, r8, r9, ip, lr, pc}^
    ebf0:	tstle	r9, r1, lsl #26
    ebf4:	stmdale	sl, {r0, r4, r7, r9, lr}
    ebf8:	bne	895544 <mkdtemp@@Base+0x86a434>
    ebfc:	svclt	0x00384291
    ec00:	movweq	pc, #32879	; 0x806f	; <UNPREDICTABLE>
    ec04:	ldcllt	6, cr4, [r0, #-96]!	; 0xffffffa0
    ec08:	teqeq	r0, #111	; 0x6f	; <UNPREDICTABLE>
    ec0c:			; <UNDEFINED> instruction: 0xf06fe7d4
    ec10:	ldrb	r0, [r1, r8, lsl #6]
    ec14:			; <UNDEFINED> instruction: 0x4604b570
    ec18:			; <UNDEFINED> instruction: 0xf7ff460e
    ec1c:			; <UNDEFINED> instruction: 0x4605ffbb
    ec20:	strtmi	fp, [r8], -r8, lsl #2
    ec24:	stmiavs	r3!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    ec28:	stmdbvs	r1!, {r5, r9, sl, lr}
    ec2c:	addmi	r4, fp, #855638016	; 0x33000000
    ec30:			; <UNDEFINED> instruction: 0x2100bf94
    ec34:			; <UNDEFINED> instruction: 0xf7ff2101
    ec38:	stmiavs	r3!, {r0, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}^
    ec3c:	ldrtmi	r6, [r3], #-2401	; 0xfffff69f
    ec40:	stmible	lr!, {r0, r1, r3, r7, r9, lr}^
    ec44:			; <UNDEFINED> instruction: 0xf1036922
    ec48:			; <UNDEFINED> instruction: 0xf02505ff
    ec4c:	stmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl}
    ec50:	svclt	0x00884295
    ec54:	movwcs	r4, #5661	; 0x161d
    ec58:			; <UNDEFINED> instruction: 0xf01c462a
    ec5c:	strmi	pc, [r3], -sp, asr #25
    ec60:	cmnvs	r5, r0, asr r1
    ec64:	eorvs	r4, r0, r1, lsr r6
    ec68:	rsbvs	r4, r3, r0, lsr #12
    ec6c:			; <UNDEFINED> instruction: 0xff92f7ff
    ec70:	strbvc	lr, [r0, #2560]!	; 0xa00
    ec74:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    ec78:	streq	pc, [r1, #-111]	; 0xffffff91
    ec7c:	svclt	0x0000e7d1
    ec80:			; <UNDEFINED> instruction: 0x4605b570
    ec84:	cmnlt	r2, lr, lsl #12
    ec88:	andsvs	r2, r3, r0, lsl #6
    ec8c:			; <UNDEFINED> instruction: 0xf7ff4614
    ec90:	stmdblt	r8!, {r0, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    ec94:	stmdavs	fp!, {r1, r3, r5, r6, r7, fp, sp, lr}
    ec98:	rscvs	r4, lr, r6, lsl r4
    ec9c:	eorvs	r4, r3, r3, lsl r4
    eca0:			; <UNDEFINED> instruction: 0xf7ffbd70
    eca4:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    eca8:	stmiavs	r9!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    ecac:	rscvs	r4, r9, r1, lsr r4
    ecb0:	svclt	0x0000bd70
    ecb4:	hvclt	2896	; 0xb50
    ecb8:	strmi	r6, [sp], -r6, lsl #19
    ecbc:	cmnlt	r6, r4, lsl #12
    ecc0:	blcc	69554 <mkdtemp@@Base+0x3e444>
    ecc4:	svcne	0x0080f5b3
    ecc8:	tstcs	r0, r2, lsl r3
    eccc:			; <UNDEFINED> instruction: 0xf012200b
    ecd0:	andcs	pc, fp, sp, ror r9	; <UNPREDICTABLE>
    ecd4:	mrc	7, 1, APSR_nzcv, cr8, cr5, {7}
    ecd8:	rscscc	pc, pc, pc, asr #32
    ecdc:	ldmib	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    ece0:	addsmi	r2, sl, #0, 6
    ece4:	bvs	9034b0 <mkdtemp@@Base+0x8d83a0>
    ece8:			; <UNDEFINED> instruction: 0xf5b33b01
    ecec:	rscle	r1, ip, #128, 30	; 0x200
    ecf0:	blcs	28e84 <error@@Base+0xd3b0>
    ecf4:	stmdbvs	r2!, {r0, r3, r5, r6, r7, ip, lr, pc}
    ecf8:	svcvs	0x0000f1b2
    ecfc:	stmdbvs	r0!, {r0, r2, r5, r6, r7, fp, ip, lr, pc}^
    ed00:	mvnle	r4, #536870920	; 0x20000008
    ed04:	addmi	r6, r8, #14745600	; 0xe10000
    ed08:	stmiavs	r2!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, ip, lr, pc}
    ed0c:	bicsle	r4, ip, #268435465	; 0x10000009
    ed10:	ldmiblt	lr, {r0, r2, r4, r7, r8, ip, sp, pc}
    ed14:	addmi	r6, r3, #32, 16	; 0x200000
    ed18:			; <UNDEFINED> instruction: 0x4631d010
    ed1c:			; <UNDEFINED> instruction: 0xf012200b
    ed20:	andcs	pc, fp, r5, asr r9	; <UNPREDICTABLE>
    ed24:	mrc	7, 0, APSR_nzcv, cr0, cr5, {7}
    ed28:	stmdale	sp, {r0, r2, r4, r5, r7, r9, lr}
    ed2c:	movwne	lr, #10708	; 0x29d4
    ed30:	adcvs	r4, r5, sp, lsl #8
    ed34:	mulle	r3, sp, r2
    ed38:	ldcllt	0, cr2, [r0, #-0]
    ed3c:	ldrb	r1, [r3, lr, lsl #21]!
    ed40:	stmib	r4, {sp}^
    ed44:	ldcllt	0, cr0, [r0, #-8]!
    ed48:	andeq	pc, r2, pc, rrx
    ed4c:	svclt	0x0000bd70
    ed50:	hvclt	2896	; 0xb50
    ed54:	strmi	r6, [sp], -r6, lsl #19
    ed58:	cmnlt	r6, r4, lsl #12
    ed5c:	blcc	695f0 <mkdtemp@@Base+0x3e4e0>
    ed60:	svcne	0x0080f5b3
    ed64:	tstcs	r0, r2, lsl r3
    ed68:			; <UNDEFINED> instruction: 0xf012200b
    ed6c:	andcs	pc, fp, pc, lsr #18
    ed70:	stcl	7, cr15, [sl, #980]!	; 0x3d4
    ed74:	rscscc	pc, pc, pc, asr #32
    ed78:	ldmib	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    ed7c:	addsmi	r2, sl, #0, 6
    ed80:	bvs	90354c <mkdtemp@@Base+0x8d843c>
    ed84:			; <UNDEFINED> instruction: 0xf5b33b01
    ed88:	rscle	r1, ip, #128, 30	; 0x200
    ed8c:	blcs	28f20 <error@@Base+0xd44c>
    ed90:	stmdbvs	r2!, {r0, r3, r5, r6, r7, ip, lr, pc}
    ed94:	svcvs	0x0000f1b2
    ed98:	stmdbvs	r0!, {r0, r2, r5, r6, r7, fp, ip, lr, pc}^
    ed9c:	mvnle	r4, #536870920	; 0x20000008
    eda0:	addmi	r6, r8, #14745600	; 0xe10000
    eda4:	stmiavs	r2!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, ip, lr, pc}
    eda8:	bicsle	r4, ip, #268435465	; 0x10000009
    edac:	stccs	6, cr4, [r0, #-160]	; 0xffffff60
    edb0:	ldmiblt	lr, {r1, r5, r6, r7, ip, lr, pc}
    edb4:	addmi	r6, r3, #32, 16	; 0x200000
    edb8:			; <UNDEFINED> instruction: 0x4631d010
    edbc:			; <UNDEFINED> instruction: 0xf012200b
    edc0:	andcs	pc, fp, r5, lsl #18
    edc4:	stcl	7, cr15, [r0, #980]	; 0x3d4
    edc8:	svclt	0x009b42b5
    edcc:	andcs	r6, r0, r1, ror #17
    edd0:	andeq	pc, r2, pc, rrx
    edd4:	svclt	0x00981b49
    edd8:	ldcllt	0, cr6, [r0, #-900]!	; 0xfffffc7c
    eddc:	ldrb	r1, [r3, lr, lsl #21]!
    ede0:	movweq	pc, #46016	; 0xb3c0	; <UNPREDICTABLE>
    ede4:	stmdacs	r9, {r9, sl, fp}
    ede8:	stmdacs	sp, {r1, r2, ip, lr, pc}
    edec:	stmdacs	r6, {r0, r1, r2, r4, ip, lr, pc}
    edf0:			; <UNDEFINED> instruction: 0xf06fd011
    edf4:			; <UNDEFINED> instruction: 0x47700015
    edf8:	blcs	21db94 <mkdtemp@@Base+0x1f2a84>
    edfc:	andcs	sp, r1, #983040	; 0xf0000
    ee00:	tstne	r9, r0, asr #4	; <UNPREDICTABLE>
    ee04:	vpmax.u8	d15, d3, d2
    ee08:	svclt	0x000c420b
    ee0c:	andeq	pc, r3, pc, rrx
    ee10:	eoreq	pc, sl, pc, rrx
    ee14:	blcs	1ca0bdc <mkdtemp@@Base+0x1c75acc>
    ee18:	blcs	fe482e24 <mkdtemp@@Base+0xfe457d14>
    ee1c:			; <UNDEFINED> instruction: 0xf06fd102
    ee20:	ldrbmi	r0, [r0, -r3]!
    ee24:	svclt	0x00142b64
    ee28:	andseq	pc, r5, pc, rrx
    ee2c:	eoreq	pc, sl, pc, rrx
    ee30:	svclt	0x00004770
    ee34:	ldrblt	fp, [r8, #459]!	; 0x1cb
    ee38:	ldrmi	r4, [r8], -r7, lsl #12
    ee3c:	ldrmi	r4, [sp], -lr, lsl #12
    ee40:	ldc	7, cr15, [r2], {245}	; 0xf5
    ee44:	cmnlt	r8, r4, lsl #12
    ee48:	svclt	0x002c4286
    ee4c:	movwcs	r2, #4864	; 0x1300
    ee50:	bicsvc	lr, r6, #339968	; 0x53000
    ee54:	strtmi	sp, [r9], -r6, lsl #2
    ee58:			; <UNDEFINED> instruction: 0x46224638
    ee5c:	stcl	7, cr15, [r0], {245}	; 0xf5
    ee60:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    ee64:	rscscc	pc, pc, pc, asr #32
    ee68:			; <UNDEFINED> instruction: 0xf04fbdf8
    ee6c:			; <UNDEFINED> instruction: 0x477030ff
    ee70:	addlt	fp, r3, r0, lsl #10
    ee74:	ldrd	pc, [ip], #-143	; 0xffffff71
    ee78:			; <UNDEFINED> instruction: 0xf8df2300
    ee7c:	ldrmi	ip, [sl], -ip, asr #32
    ee80:			; <UNDEFINED> instruction: 0x466944fe
    ee84:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    ee88:	ldrdgt	pc, [r0], -ip
    ee8c:	andgt	pc, r4, sp, asr #17
    ee90:	stceq	0, cr15, [r0], {79}	; 0x4f
    ee94:	stm	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ee98:			; <UNDEFINED> instruction: 0xf7f59800
    ee9c:	bmi	3099dc <mkdtemp@@Base+0x2de8cc>
    eea0:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    eea4:			; <UNDEFINED> instruction: 0xf5b058d3
    eea8:	svclt	0x00ac6f80
    eeac:			; <UNDEFINED> instruction: 0xf06f2000
    eeb0:	ldmdavs	sl, {r0, r1, r2, r4, r5}
    eeb4:	subsmi	r9, sl, r1, lsl #22
    eeb8:	andlt	sp, r3, r2, lsl #2
    eebc:	blx	14d03a <mkdtemp@@Base+0x121f2a>
    eec0:	mrc	7, 1, APSR_nzcv, cr14, cr5, {7}
    eec4:	andeq	r2, r5, r4, asr #23
    eec8:	muleq	r0, r4, r5
    eecc:	andeq	r2, r5, r2, lsr #23
    eed0:	ldrbmi	lr, [r0, sp, lsr #18]!
    eed4:	bmi	aa0730 <mkdtemp@@Base+0xa75620>
    eed8:	svccc	0x0080f5b5
    eedc:	addlt	r4, r8, r9, lsr #22
    eee0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    eee4:	movwls	r6, #30747	; 0x781b
    eee8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    eeec:	strmi	sp, [ip], -r3, asr #16
    eef0:			; <UNDEFINED> instruction: 0xf7f54607
    eef4:	bl	189fe4 <mkdtemp@@Base+0x15eed4>
    eef8:	movwcc	r0, #9029	; 0x2345
    eefc:	ldrmi	r4, [lr], #-1542	; 0xfffff9fa
    ef00:	ldrtmi	r2, [r1], -r1
    ef04:	ldmib	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ef08:	movlt	r4, #128, 12	; 0x8000000
    ef0c:	ldrsbtls	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    ef10:			; <UNDEFINED> instruction: 0x46324639
    ef14:			; <UNDEFINED> instruction: 0xf01c44f9
    ef18:			; <UNDEFINED> instruction: 0x4632fc19
    ef1c:	strbmi	r4, [r9], -r0, asr #12
    ef20:	blx	ff74af9a <mkdtemp@@Base+0xff71fe8a>
    ef24:	ldmdbmi	r9, {r0, r2, r3, r4, r6, r7, r8, ip, sp, pc}
    ef28:			; <UNDEFINED> instruction: 0xf8df3c01
    ef2c:	strtmi	sl, [r5], #-100	; 0xffffff9c
    ef30:	svcge	0x00054479
    ef34:			; <UNDEFINED> instruction: 0xf81444fa
    ef38:	movwcs	r0, #24321	; 0x5f01
    ef3c:	tstls	r1, r1, lsl #4
    ef40:	andge	pc, r0, sp, asr #17
    ef44:	andls	r4, r2, r9, lsl r6
    ef48:			; <UNDEFINED> instruction: 0xf7f54638
    ef4c:			; <UNDEFINED> instruction: 0x4639ed1c
    ef50:			; <UNDEFINED> instruction: 0x46404632
    ef54:	blx	ff0cafce <mkdtemp@@Base+0xff09febe>
    ef58:	strbmi	r4, [r9], -ip, lsr #5
    ef5c:	bmi	383710 <mkdtemp@@Base+0x358600>
    ef60:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    ef64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ef68:	subsmi	r9, sl, r7, lsl #22
    ef6c:	strbmi	sp, [r0], -r6, lsl #2
    ef70:	pop	{r3, ip, sp, pc}
    ef74:			; <UNDEFINED> instruction: 0xf04f87f0
    ef78:	ldrb	r0, [r0, r0, lsl #16]!
    ef7c:	stcl	7, cr15, [r0, #980]!	; 0x3d4
    ef80:	andeq	r2, r5, r4, ror #22
    ef84:	muleq	r0, r4, r5
    ef88:	andeq	pc, r1, ip, ror r2	; <UNPREDICTABLE>
    ef8c:	andeq	r4, r2, r8
    ef90:			; <UNDEFINED> instruction: 0x000223bc
    ef94:	andeq	r2, r5, r2, ror #21
    ef98:	svccc	0x0080f5b2
    ef9c:	svcmi	0x00f0e92d
    efa0:	stmdale	r2, {r0, r1, r7, ip, sp, pc}^
    efa4:			; <UNDEFINED> instruction: 0x460f4616
    efa8:			; <UNDEFINED> instruction: 0xf7f54682
    efac:	vldmiane	r4!, {d14-<overflow reg d60>}
    efb0:			; <UNDEFINED> instruction: 0x23abf64a
    efb4:			; <UNDEFINED> instruction: 0x23aaf6ca
    efb8:	strcc	pc, [r4], #-2979	; 0xfffff45d
    efbc:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    efc0:	andcs	r4, r1, r0, lsl #13
    efc4:	bl	25f2dc <mkdtemp@@Base+0x2341cc>
    efc8:	bl	1101e0 <mkdtemp@@Base+0xe50d0>
    efcc:	ldrbmi	r0, [r9], -r0, lsl #22
    efd0:	ldmib	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    efd4:	movtlt	r4, #1541	; 0x605
    efd8:			; <UNDEFINED> instruction: 0x465a4651
    efdc:	blx	fedcb056 <mkdtemp@@Base+0xfed9ff46>
    efe0:			; <UNDEFINED> instruction: 0x465a4914
    efe4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    efe8:	blx	1e4b062 <mkdtemp@@Base+0x1e1ff52>
    efec:			; <UNDEFINED> instruction: 0x4628b91e
    eff0:	pop	{r0, r1, ip, sp, pc}
    eff4:	bl	fe932fbc <mkdtemp@@Base+0xfe907eac>
    eff8:	bl	14fc20 <mkdtemp@@Base+0x124b10>
    effc:	ldrtmi	r0, [r1], -r9, lsl #4
    f000:			; <UNDEFINED> instruction: 0xf01a4638
    f004:	andcc	pc, r1, r1, ror r8	; <UNPREDICTABLE>
    f008:	stmdbmi	fp, {r0, r1, r3, ip, lr, pc}
    f00c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    f010:	mcr	7, 7, pc, cr12, cr5, {7}	; <UNPREDICTABLE>
    f014:	andls	r2, r1, r0, lsl #4
    f018:	strtmi	r5, [r8], -sl, lsr #8
    f01c:	pop	{r0, r1, ip, sp, pc}
    f020:	usub8mi	r8, r9, r0
    f024:			; <UNDEFINED> instruction: 0xf01b4628
    f028:	strcs	pc, [r0, #-2797]	; 0xfffff513
    f02c:	andlt	r4, r3, r8, lsr #12
    f030:	svchi	0x00f0e8bd
    f034:	andeq	pc, r1, sl, lsr #3
    f038:	andeq	r0, r2, lr, ror r9
    f03c:			; <UNDEFINED> instruction: 0x4615b5f0
    f040:	addlt	r4, r7, r3, lsl #21
    f044:	ldrbtmi	r4, [sl], #-2947	; 0xfffff47d
    f048:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f04c:			; <UNDEFINED> instruction: 0xf04f9305
    f050:	stmdacs	r0, {r8, r9}
    f054:	rscshi	pc, r0, r0
    f058:			; <UNDEFINED> instruction: 0x460f4b7f
    f05c:	strmi	r6, [r6], -r2, lsl #16
    f060:	tstcs	r3, fp, ror r4
    f064:	bvs	fe687078 <mkdtemp@@Base+0xfe65bf68>
    f068:	mcrrne	3, 1, r3, r8, cr12
    f06c:	addmi	sp, sl, #14
    f070:	ldmdbvs	fp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    f074:	ldfvsp	f3, [r3], #-332	; 0xfffffeb4
    f078:			; <UNDEFINED> instruction: 0xf0002b00
    f07c:	ldmdavs	r8, {r5, r6, r7, pc}
    f080:	stc2l	7, cr15, [r0], {255}	; 0xff
    f084:			; <UNDEFINED> instruction: 0xf0002800
    f088:	ldmdavs	r2!, {r0, r2, r3, r4, r6, r7, pc}
    f08c:	svcne	0x0013b1e5
    f090:	ldmdale	r9, {r0, r3, r8, r9, fp, sp}
    f094:			; <UNDEFINED> instruction: 0xf003e8df
    f098:	stccs	6, cr0, [sl], #-20	; 0xffffffec
    f09c:	andscc	r2, r8, r8, lsl lr
    f0a0:	strcs	r2, [r0, #-2072]	; 0xfffff7e8
    f0a4:	strcs	r4, [r3], #-2925	; 0xfffff493
    f0a8:	ldrbtmi	r6, [fp], #-2353	; 0xfffff6cf
    f0ac:	bvs	fe7470c0 <mkdtemp@@Base+0xfe71bfb0>
    f0b0:	stclne	3, cr3, [r2], #-112	; 0xffffff90
    f0b4:	adcmi	sp, r5, #10
    f0b8:	ldmdbvs	sl, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    f0bc:	svclt	0x00184291
    f0c0:	mvnsle	r2, r0, lsl #20
    f0c4:	and	r6, r3, ip, lsl r8
    f0c8:			; <UNDEFINED> instruction: 0xe7eb4615
    f0cc:	ldrbtmi	r4, [ip], #-3172	; 0xfffff39c
    f0d0:	vadd.f32	d2, d0, d13
    f0d4:	ldm	pc, {r3, r5, r7, pc}^	; <UNPREDICTABLE>
    f0d8:	bvc	188b0f4 <mkdtemp@@Base+0x185ffe4>
    f0dc:	tstne	r1, r6, lsr r1
    f0e0:	ssatge	r1, #7, r1, lsl #2
    f0e4:			; <UNDEFINED> instruction: 0x11211136
    f0e8:	ldrb	r2, [fp, ip, lsl #10]
    f0ec:	ldrb	r2, [r9, r2, lsl #10]
    f0f0:	ldrb	r2, [r7, r3, lsl #10]
    f0f4:	ldrb	r2, [r5, r8, lsl #10]
    f0f8:	ldrb	r2, [r3, sl, lsl #10]
    f0fc:			; <UNDEFINED> instruction: 0x46386c73
    f100:			; <UNDEFINED> instruction: 0xf0056819
    f104:	bmi	160e710 <mkdtemp@@Base+0x15e3600>
    f108:	ldrbtmi	r4, [sl], #-2898	; 0xfffff4ae
    f10c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f110:	subsmi	r9, sl, r5, lsl #22
    f114:	addshi	pc, r9, r0, asr #32
    f118:	ldcllt	0, cr11, [r0, #28]!
    f11c:	blcs	298f0 <__b64_pton@@Base+0x6c0>
    f120:	addhi	pc, sl, r0
    f124:	ldrtmi	r4, [r8], -r1, lsr #12
    f128:			; <UNDEFINED> instruction: 0xffe6f005
    f12c:	mvnle	r2, r0, lsl #16
    f130:	eorcs	r6, r0, #3948544	; 0x3c4000
    f134:			; <UNDEFINED> instruction: 0xf0054638
    f138:	stmdacs	r0, {r0, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    f13c:	stfcsd	f5, [ip, #-908]	; 0xfffffc74
    f140:	andcs	sp, r0, r7, lsr #32
    f144:	ldmdbvs	r3!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    f148:	rsbsle	r2, r5, r0, lsl #22
    f14c:	ldrtmi	r4, [r8], -r1, lsr #12
    f150:			; <UNDEFINED> instruction: 0xffd2f005
    f154:	bicsle	r2, r6, r0, lsl #16
    f158:	vmul.i8	d22, d0, d19
    f15c:	addsmi	r2, r3, #-1342177268	; 0xb000000c
    f160:			; <UNDEFINED> instruction: 0xf5b3d067
    f164:	rsble	r7, r1, r3, lsr pc
    f168:	addsne	pc, pc, #64, 4
    f16c:	svclt	0x00184293
    f170:	tstle	r1, r1, lsl #12
    f174:	ldrbtmi	r4, [r9], #-2364	; 0xfffff6c4
    f178:			; <UNDEFINED> instruction: 0xf0054638
    f17c:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    f180:	ldmdbvs	r1!, {r0, r6, r7, r8, ip, lr, pc}^
    f184:			; <UNDEFINED> instruction: 0xf0064638
    f188:	stmdacs	r0, {r0, r2, r5, r8, sl, fp, ip, sp, lr, pc}
    f18c:	stfcsd	f5, [sl, #-748]	; 0xfffffd14
    f190:	blvs	1c838f4 <mkdtemp@@Base+0x1c587e4>
    f194:			; <UNDEFINED> instruction: 0xf0054638
    f198:	ldr	pc, [r4, pc, lsr #31]!
    f19c:	stmdacs	r0, {r4, r5, r7, fp, sp, lr}
    f1a0:	stmdbge	r3, {r1, r3, r6, ip, lr, pc}
    f1a4:	movwcs	sl, #2564	; 0xa04
    f1a8:	svc	0x0004f7f5
    f1ac:	ldrtmi	r4, [r8], -r1, lsr #12
    f1b0:			; <UNDEFINED> instruction: 0xffa2f005
    f1b4:			; <UNDEFINED> instruction: 0xd1a62800
    f1b8:	ldrtmi	r9, [r8], -r4, lsl #18
    f1bc:	mrrc2	0, 0, pc, r8, cr6	; <UNPREDICTABLE>
    f1c0:	lslle	r2, r0, #16
    f1c4:	ldrtmi	r9, [r8], -r3, lsl #18
    f1c8:	mrrc2	0, 0, pc, r2, cr6	; <UNPREDICTABLE>
    f1cc:	ldmvs	r0!, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    f1d0:	eorsle	r2, r1, r0, lsl #16
    f1d4:	bge	b9de8 <mkdtemp@@Base+0x8ecd8>
    f1d8:			; <UNDEFINED> instruction: 0xf7f5a901
    f1dc:	ldmvs	r0!, {r3, r4, r5, r8, sl, fp, sp, lr, pc}^
    f1e0:	andcs	sl, r0, #4, 18	; 0x10000
    f1e4:	ldmdb	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f1e8:	ldrtmi	r4, [r8], -r1, lsr #12
    f1ec:			; <UNDEFINED> instruction: 0xff84f005
    f1f0:	orrle	r2, r8, r0, lsl #16
    f1f4:	ldrtmi	r9, [r8], -r1, lsl #18
    f1f8:	ldc2	0, cr15, [sl], #-24	; 0xffffffe8
    f1fc:	orrle	r2, r2, r0, lsl #16
    f200:	ldrtmi	r9, [r8], -r2, lsl #18
    f204:	ldc2	0, cr15, [r4], #-24	; 0xffffffe8
    f208:			; <UNDEFINED> instruction: 0xf47f2800
    f20c:	stmdbls	r3, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    f210:			; <UNDEFINED> instruction: 0xf0064638
    f214:	stmdacs	r0, {r0, r2, r3, r5, sl, fp, ip, sp, lr, pc}
    f218:	svcge	0x0075f47f
    f21c:	ldrtmi	r9, [r8], -r4, lsl #18
    f220:	stc2	0, cr15, [r6], #-24	; 0xffffffe8
    f224:			; <UNDEFINED> instruction: 0xf06fe76f
    f228:	strb	r0, [ip, -sp]!
    f22c:	ldrbtmi	r4, [r9], #-2319	; 0xfffff6f1
    f230:	stmdbmi	pc, {r1, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    f234:			; <UNDEFINED> instruction: 0xe79f4479
    f238:	andeq	pc, r9, pc, rrx
    f23c:			; <UNDEFINED> instruction: 0xf06fe763
    f240:	strb	r0, [r0, -pc]!
    f244:	andseq	pc, r0, pc, rrx
    f248:			; <UNDEFINED> instruction: 0xf7f5e75d
    f24c:	svclt	0x0000ec7a
    f250:	strdeq	r2, [r5], -lr
    f254:	muleq	r0, r4, r5
    f258:	andeq	r2, r5, r0, lsl #6
    f25c:			; <UNDEFINED> instruction: 0x000522b6
    f260:	andeq	r2, r2, sl, lsr #4
    f264:	andeq	r2, r5, sl, lsr r9
    f268:	andeq	r2, r2, r6, lsr #3
    f26c:	ldrdeq	r2, [r2], -r6
    f270:	ldrdeq	r2, [r2], -ip
    f274:	mvnsmi	lr, sp, lsr #18
    f278:	strmi	r4, [pc], -r6, lsl #12
    f27c:			; <UNDEFINED> instruction: 0x4690461d
    f280:	movwcs	fp, #266	; 0x10a
    f284:	tstlt	pc, r3, lsl r0	; <UNPREDICTABLE>
    f288:	eorsvs	r2, fp, r0, lsl #6
    f28c:			; <UNDEFINED> instruction: 0xf9b2f7ff
    f290:	teqlt	r0, #4, 12	; 0x400000
    f294:	ldrtmi	r4, [r0], -sl, lsr #12
    f298:			; <UNDEFINED> instruction: 0xf7ff4621
    f29c:	strmi	pc, [r5], -pc, asr #29
    f2a0:	strtmi	fp, [r0], -r8, lsr #2
    f2a4:	blx	d4d2a8 <mkdtemp@@Base+0xd22198>
    f2a8:	pop	{r3, r5, r9, sl, lr}
    f2ac:			; <UNDEFINED> instruction: 0x462081f0
    f2b0:	blx	fea4d2b6 <mkdtemp@@Base+0xfea221a6>
    f2b4:			; <UNDEFINED> instruction: 0xf1b84606
    f2b8:	andle	r0, r1, r0, lsl #30
    f2bc:	andeq	pc, r0, r8, asr #17
    f2c0:	rscle	r2, lr, r0, lsl #30
    f2c4:			; <UNDEFINED> instruction: 0xf7f54630
    f2c8:	strmi	lr, [r0], r4, lsr #24
    f2cc:	cmplt	r8, r8, lsr r0
    f2d0:			; <UNDEFINED> instruction: 0xf7ff4620
    f2d4:			; <UNDEFINED> instruction: 0x4632fbfb
    f2d8:	strbmi	r4, [r0], -r1, lsl #12
    f2dc:	b	fe04d2b8 <mkdtemp@@Base+0xfe0221a8>
    f2e0:			; <UNDEFINED> instruction: 0xf06fe7df
    f2e4:	ldrb	r0, [pc, r1, lsl #10]
    f2e8:	streq	pc, [r1, #-111]	; 0xffffff91
    f2ec:	svclt	0x0000e7d9
    f2f0:	andcs	r4, r3, #7168	; 0x1c00
    f2f4:	ldrbtmi	r6, [fp], #-2049	; 0xfffff7ff
    f2f8:	bvs	fe6c730c <mkdtemp@@Base+0xfe69c1fc>
    f2fc:	mrrcne	3, 1, r3, r0, cr12
    f300:	addsmi	sp, r1, #3
    f304:	ldmdavs	r8, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    f308:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
    f30c:			; <UNDEFINED> instruction: 0x47704478
    f310:	andeq	r2, r5, sl, rrx
    f314:	strdeq	r1, [r2], -r0
    f318:	andcs	r4, r3, #6144	; 0x1800
    f31c:	and	r4, r3, fp, ror r4
    f320:	tstcc	ip, #630784	; 0x9a000
    f324:	andle	r1, r3, r1, asr ip
    f328:			; <UNDEFINED> instruction: 0xd1f94290
    f32c:			; <UNDEFINED> instruction: 0x47706958
    f330:	ldrbmi	r2, [r0, -r0]!
    f334:	andeq	r2, r5, r4, asr #32
    f338:	andcs	r4, r3, #11264	; 0x2c00
    f33c:	ldrbtmi	r6, [fp], #-2049	; 0xfffff7ff
    f340:	and	r6, r4, r0, lsl #18
    f344:	tstcc	ip, #630784	; 0x9a000
    f348:	svccc	0x00fff1b2
    f34c:	addsmi	sp, r1, #8
    f350:	ldmdbvs	sl, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    f354:	svclt	0x00182a00
    f358:			; <UNDEFINED> instruction: 0xd1f34290
    f35c:			; <UNDEFINED> instruction: 0x47706818
    f360:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    f364:	svclt	0x00004770
    f368:	andeq	r2, r5, r2, lsr #32
    f36c:	muleq	r2, r6, pc	; <UNPREDICTABLE>
    f370:	svcne	0x000b6801
    f374:	stmdale	r7, {r0, r3, r8, r9, fp, sp}
    f378:			; <UNDEFINED> instruction: 0xf003e8df
    f37c:	andscs	r2, lr, r5, lsl #12
    f380:	strcs	r2, [r6], #-518	; 0xfffffdfa
    f384:	tstcs	r0, r6, lsl #24
    f388:	andcs	r4, r3, #16, 22	; 0x4000
    f38c:	ldrbtmi	r6, [fp], #-2304	; 0xfffff700
    f390:	bvs	fe6c73a8 <mkdtemp@@Base+0xfe69c298>
    f394:			; <UNDEFINED> instruction: 0xf1b2331c
    f398:	strdle	r3, [r8], -pc	; <UNPREDICTABLE>
    f39c:			; <UNDEFINED> instruction: 0xd1f84291
    f3a0:	bcs	29810 <__b64_pton@@Base+0x5e0>
    f3a4:	addsmi	fp, r0, #24, 30	; 0x60
    f3a8:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
    f3ac:	stmdami	r8, {r4, r5, r6, r8, r9, sl, lr}
    f3b0:			; <UNDEFINED> instruction: 0x47704478
    f3b4:	strb	r2, [r7, ip, lsl #2]!
    f3b8:	strb	r2, [r5, r2, lsl #2]!
    f3bc:	strb	r2, [r3, r3, lsl #2]!
    f3c0:	strb	r2, [r1, r8, lsl #2]!
    f3c4:	ldrb	r2, [pc, sl, lsl #2]
    f3c8:	ldrb	r2, [sp, r1, lsl #2]
    f3cc:	ldrdeq	r1, [r5], -r2
    f3d0:	andeq	r1, r2, r8, asr #30
    f3d4:			; <UNDEFINED> instruction: 0x4605b570
    f3d8:	strcs	r4, [r3], -ip, lsl #24
    f3dc:	ldrbtmi	r4, [ip], #-2316	; 0xfffff6f4
    f3e0:	and	r4, r1, r9, ror r4
    f3e4:	svcne	0x001cf854
    f3e8:	tstlt	r1, r8, lsr #12
    f3ec:	ldc	7, cr15, [r8, #980]!	; 0x3d4
    f3f0:	stmdbvs	r3!, {r4, r6, r8, ip, sp, pc}^
    f3f4:	ldmdblt	fp, {r0, r3, r5, r9, sl, lr}
    f3f8:			; <UNDEFINED> instruction: 0xf7f46860
    f3fc:	tstlt	r8, lr, asr pc
    f400:			; <UNDEFINED> instruction: 0x1c736aa6
    f404:	strcs	sp, [pc], -lr, ror #3
    f408:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
    f40c:	andeq	r1, r5, r2, lsl #31
    f410:	andeq	r1, r2, r8, asr #30
    f414:	movwcs	fp, #30200	; 0x75f8
    f418:			; <UNDEFINED> instruction: 0x46074c10
    f41c:	vmax.s8	d18, d0, d1
    f420:	ldrbtmi	r3, [ip], #-1297	; 0xfffffaef
    f424:	bcs	28743c <mkdtemp@@Base+0x25c32c>
    f428:	eormi	sp, r9, #65536	; 0x10000
    f42c:	bvs	fe90385c <mkdtemp@@Base+0xfe8d874c>
    f430:			; <UNDEFINED> instruction: 0xf1a31c58
    f434:			; <UNDEFINED> instruction: 0xf1040202
    f438:	blx	1904b0 <mkdtemp@@Base+0x1653a0>
    f43c:	mvnsle	pc, r2, lsl #2
    f440:	ldcllt	6, cr4, [r8, #96]!	; 0x60
    f444:	ldrtmi	r6, [r8], -r1, lsr #16
    f448:	rscsle	r2, r0, r0, lsl #18
    f44c:	stc	7, cr15, [r8, #980]	; 0x3d4
    f450:	mvnle	r2, r0, lsl #16
    f454:	ldrmi	r6, [r8], -r3, lsr #18
    f458:	svclt	0x0000bdf8
    f45c:	andeq	r1, r5, lr, lsr pc
    f460:	svcmi	0x00f0e92d
    f464:	stcmi	0, cr11, [r8], #-524	; 0xfffffdf4
    f468:	bleq	4b5ac <mkdtemp@@Base+0x2049c>
    f46c:	strmi	r4, [r1], r7, lsr #26
    f470:	movwls	r4, #5244	; 0x147c
    f474:	ldrcc	r4, [ip], #-1149	; 0xfffffb83
    f478:			; <UNDEFINED> instruction: 0x465e4690
    f47c:	tstls	r0, r3, lsl #6
    f480:	svclt	0x00182d00
    f484:	eorle	r2, r8, lr, lsl #22
    f488:	svceq	0x0000f1b8
    f48c:			; <UNDEFINED> instruction: 0xf854d102
    f490:	bllt	4de4a8 <mkdtemp@@Base+0x4b3398>
    f494:	svceq	0x0000f1b9
    f498:			; <UNDEFINED> instruction: 0xf854d026
    f49c:	mvnlt	r3, r8, lsl #24
    f4a0:	ldmiblt	r3, {r8, r9, fp, ip, pc}^
    f4a4:			; <UNDEFINED> instruction: 0xb126465f
    f4a8:			; <UNDEFINED> instruction: 0xf10b9b01
    f4ac:			; <UNDEFINED> instruction: 0xf8060701
    f4b0:	strtmi	r3, [r8], -fp
    f4b4:	ldmdb	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f4b8:	bleq	4a0dc <mkdtemp@@Base+0x1efcc>
    f4bc:			; <UNDEFINED> instruction: 0xf10b4682
    f4c0:	ldrtmi	r0, [r0], -r2, lsl #2
    f4c4:	stcl	7, cr15, [r6], #980	; 0x3d4
    f4c8:			; <UNDEFINED> instruction: 0xb1a84603
    f4cc:	andeq	pc, r1, #-2147483646	; 0x80000002
    f4d0:			; <UNDEFINED> instruction: 0x46294438
    f4d4:			; <UNDEFINED> instruction: 0xf7f5461e
    f4d8:	stmiavs	r3!, {r2, r7, r8, fp, sp, lr, pc}^
    f4dc:	cfldrdne	mvd3, [sl], {28}
    f4e0:			; <UNDEFINED> instruction: 0xf854d00e
    f4e4:	bfi	r5, ip, (invalid: 24:11)
    f4e8:	blcs	360f0 <mkdtemp@@Base+0xafe0>
    f4ec:			; <UNDEFINED> instruction: 0xf854d0da
    f4f0:	blcs	1e518 <error@@Base+0x2a44>
    f4f4:	ubfx	sp, r6, #1, #17
    f4f8:			; <UNDEFINED> instruction: 0x461e4630
    f4fc:	ldmda	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f500:	andlt	r4, r3, r0, lsr r6
    f504:	svchi	0x00f0e8bd
    f508:	strdeq	r1, [r5], -r0
    f50c:			; <UNDEFINED> instruction: 0x00021eb4
    f510:	blmi	ba1dcc <mkdtemp@@Base+0xb76cbc>
    f514:	push	{r1, r3, r4, r5, r6, sl, lr}
    f518:	strdlt	r4, [r2], r0
    f51c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f520:			; <UNDEFINED> instruction: 0xf04f9301
    f524:	mrslt	r0, (UNDEF: 56)
    f528:	ldmdblt	fp, {r0, r1, fp, ip, sp, lr}^
    f52c:	bmi	a17534 <mkdtemp@@Base+0x9ec424>
    f530:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
    f534:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f538:	subsmi	r9, sl, r1, lsl #22
    f53c:	andlt	sp, r2, r1, asr #2
    f540:			; <UNDEFINED> instruction: 0x87f0e8bd
    f544:			; <UNDEFINED> instruction: 0xf7f5460e
    f548:	pkhtbmi	lr, r1, lr, asr #21
    f54c:	stmdacs	r0, {ip, pc}
    f550:	stmdbmi	r0!, {r2, r3, r5, r6, r7, ip, lr, pc}
    f554:	ldrtmi	r4, [r8], -pc, ror #12
    f558:			; <UNDEFINED> instruction: 0xf7f44479
    f55c:	strmi	lr, [r4], -lr, asr #28
    f560:			; <UNDEFINED> instruction: 0xf8dfb350
    f564:			; <UNDEFINED> instruction: 0xf8dfa074
    f568:	ldrbtmi	r8, [sl], #116	; 0x74
    f56c:	strd	r4, [r5], -r8
    f570:	ldrtmi	r4, [r8], -r1, asr #12
    f574:	mcr	7, 2, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
    f578:	mvnlt	r4, r4, lsl #12
    f57c:	bicslt	r7, fp, r3, lsr #16
    f580:			; <UNDEFINED> instruction: 0xf7ff4620
    f584:	stmdacs	pc, {r0, r1, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    f588:	strdlt	sp, [lr, r2]
    f58c:			; <UNDEFINED> instruction: 0x46504d14
    f590:	and	r4, r4, sp, ror r4
    f594:	movwcc	r6, #6827	; 0x1aab
    f598:			; <UNDEFINED> instruction: 0xf855d00a
    f59c:	andcs	r0, r0, #28, 30	; 0x70
    f5a0:			; <UNDEFINED> instruction: 0xf00c4621
    f5a4:	stmdacs	r0, {r0, r1, r3, r4, sl, fp, ip, sp, lr, pc}
    f5a8:	stmiavs	fp!, {r2, r4, r5, r6, r7, ip, lr, pc}^
    f5ac:	bicsle	r3, pc, r1, lsl #6
    f5b0:			; <UNDEFINED> instruction: 0xf7f44648
    f5b4:	ldr	lr, [r9, r4, asr #31]!
    f5b8:			; <UNDEFINED> instruction: 0xf7f44648
    f5bc:	andcs	lr, r1, r0, asr #31
    f5c0:			; <UNDEFINED> instruction: 0xf7f5e7b5
    f5c4:	svclt	0x0000eabe
    f5c8:	andeq	r2, r5, r0, lsr r5
    f5cc:	muleq	r0, r4, r5
    f5d0:	andeq	r2, r5, r2, lsl r5
    f5d4:			; <UNDEFINED> instruction: 0x0001e2b8
    f5d8:			; <UNDEFINED> instruction: 0x00021dbe
    f5dc:	andeq	lr, r1, r4, lsr #5
    f5e0:	ldrdeq	r1, [r5], -r0
    f5e4:	blmi	ae1e94 <mkdtemp@@Base+0xab6d84>
    f5e8:	strlt	r4, [r0, #-1146]	; 0xfffffb86
    f5ec:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    f5f0:	movwls	r6, #6171	; 0x181b
    f5f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f5f8:	blcs	36960c <mkdtemp@@Base+0x33e4fc>
    f5fc:	ldm	pc, {r0, r2, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    f600:	bcs	dcb614 <mkdtemp@@Base+0xda0504>
    f604:	bcs	d9125c <mkdtemp@@Base+0xd6614c>
    f608:	smladeq	r7, r4, r7, r0
    f60c:	smladeq	r7, r4, r4, r1
    f610:	addvc	pc, r0, pc, asr #8
    f614:	blmi	7e1e9c <mkdtemp@@Base+0x7b6d8c>
    f618:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f61c:	blls	6968c <mkdtemp@@Base+0x3e57c>
    f620:	teqle	r0, sl, asr r0
    f624:			; <UNDEFINED> instruction: 0xf85db003
    f628:	stmdbvs	r0, {r2, r8, r9, fp, ip, sp, lr, pc}
    f62c:	biccs	pc, fp, #64, 4
    f630:	svclt	0x00084298
    f634:	sbcvc	pc, r0, pc, asr #8
    f638:			; <UNDEFINED> instruction: 0xf5b0d0ec
    f63c:	svclt	0x00087f33
    f640:	andcs	pc, r9, r0, asr #4
    f644:	vhadd.s8	<illegal reg q14.5>, q8, q11
    f648:	addsmi	r1, r8, #2080374786	; 0x7c000002
    f64c:			; <UNDEFINED> instruction: 0xf44fbf0c
    f650:	andcs	r7, r0, r0, lsl #1
    f654:	stmiavs	r0, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    f658:	sbcsle	r2, fp, r0, lsl #16
    f65c:	strbtmi	r2, [r9], -r0, lsl #6
    f660:			; <UNDEFINED> instruction: 0xf7f5461a
    f664:	stmdals	r0, {r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    f668:	mcr	7, 7, pc, cr6, cr4, {7}	; <UNPREDICTABLE>
    f66c:	stmvs	r0, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    f670:	sbcle	r2, pc, r0, lsl #16
    f674:	strbtmi	r2, [r9], -r0, lsl #6
    f678:			; <UNDEFINED> instruction: 0xf7f5461a
    f67c:	stmdals	r0, {r2, r3, r4, r7, sl, fp, sp, lr, pc}
    f680:	mrc	7, 6, APSR_nzcv, cr10, cr4, {7}
    f684:			; <UNDEFINED> instruction: 0xf7f5e7c6
    f688:	andcs	lr, r0, ip, asr sl
    f68c:	svclt	0x0000e7c2
    f690:	andeq	r2, r5, ip, asr r4
    f694:	muleq	r0, r4, r5
    f698:	andeq	r2, r5, ip, lsr #8
    f69c:	blmi	1fbc44 <mkdtemp@@Base+0x1d0b34>
    f6a0:	stmdavs	r1, {r0, r1, r9, sp}
    f6a4:	and	r4, r3, fp, ror r4
    f6a8:	tstcc	ip, #630784	; 0x9a000
    f6ac:	andle	r1, r3, r0, asr ip
    f6b0:			; <UNDEFINED> instruction: 0xd1f94291
    f6b4:			; <UNDEFINED> instruction: 0x47706958
    f6b8:	ldrbmi	r2, [r0, -r0]!
    f6bc:			; <UNDEFINED> instruction: 0x00051cbc
    f6c0:	stmdavs	r2, {r3, r4, r6, r8, ip, sp, pc}
    f6c4:	blcs	257318 <mkdtemp@@Base+0x22c208>
    f6c8:	ldm	pc, {r1, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    f6cc:	streq	pc, [r7, -r3]
    f6d0:	streq	r0, [r9, -r7, lsl #14]
    f6d4:	streq	r0, [r9, #-1289]	; 0xfffffaf7
    f6d8:	ldrbmi	r2, [r0, -r1]!
    f6dc:	ldrbmi	r2, [r0, -r0]!
    f6e0:			; <UNDEFINED> instruction: 0xf0323a0a
    f6e4:	svclt	0x000c0302
    f6e8:	andcs	r2, r0, r1
    f6ec:	svclt	0x00004770
    f6f0:	blcs	257304 <mkdtemp@@Base+0x22c1f4>
    f6f4:	ldm	pc, {r0, r1, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    f6f8:	tstne	r5, r3	; <UNPREDICTABLE>
    f6fc:	vstreq	d0, [r6, #-36]	; 0xffffffdc
    f700:	streq	r0, [r6, -r6, lsl #30]
    f704:	ldrbmi	r2, [r0, -r0]!
    f708:	ldrbmi	r2, [r0, -ip]!
    f70c:	ldrbmi	r2, [r0, -r2]!
    f710:	ldrbmi	r2, [r0, -r3]!
    f714:	ldrbmi	r2, [r0, -r8]!
    f718:	ldrbmi	r2, [r0, -sl]!
    f71c:	ldrbmi	r2, [r0, -r1]!
    f720:	ldrlt	r4, [r0, #-2319]	; 0xfffff6f1
    f724:			; <UNDEFINED> instruction: 0x46044479
    f728:	ldc	7, cr15, [sl], {245}	; 0xf5
    f72c:	stmdbmi	sp, {r3, r7, r8, ip, sp, pc}
    f730:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    f734:	ldc	7, cr15, [r4], {245}	; 0xf5
    f738:	stmdbmi	fp, {r4, r5, r6, r8, ip, sp, pc}
    f73c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    f740:	stc	7, cr15, [lr], {245}	; 0xf5
    f744:	svclt	0x000c2800
    f748:	eorsvc	pc, r3, pc, asr #8
    f74c:	rscscc	pc, pc, pc, asr #32
    f750:	vmla.f32	d27, d0, d0
    f754:	ldclt	0, cr1, [r0, #-636]	; 0xfffffd84
    f758:	sbccs	pc, fp, r0, asr #4
    f75c:	svclt	0x0000bd10
    f760:	strdeq	r1, [r2], -r8
    f764:	ldrdeq	r1, [r2], -lr
    f768:	andeq	r1, r2, r6, asr #23
    f76c:	biccs	pc, fp, #64, 4
    f770:	mulle	sp, r8, r2
    f774:	svcvc	0x0033f5b0
    f778:	vhadd.s8	d29, d0, d7
    f77c:	addsmi	r1, r8, #2080374786	; 0x7c000002
    f780:			; <UNDEFINED> instruction: 0xf44fbf0c
    f784:	andcs	r7, r0, r0, lsl #1
    f788:	vaba.s8	q10, q0, q8
    f78c:	ldrbmi	r2, [r0, -r9]!
    f790:	sbcvc	pc, r0, pc, asr #8
    f794:	svclt	0x00004770
    f798:	svcvc	0x00c0f5b0
    f79c:	vhadd.s8	d29, d0, d14
    f7a0:	addsmi	r2, r8, #603979776	; 0x24000000
    f7a4:			; <UNDEFINED> instruction: 0xf5b0d007
    f7a8:	vmax.f32	d23, d16, d0
    f7ac:	svclt	0x0018109f
    f7b0:	rscscc	pc, pc, pc, asr #32
    f7b4:	vst1.16	{d20}, [pc :256], r0
    f7b8:			; <UNDEFINED> instruction: 0x47707033
    f7bc:	sbccs	pc, fp, r0, asr #4
    f7c0:	svclt	0x00004770
    f7c4:	biccs	pc, fp, #64, 4
    f7c8:	mulle	lr, r8, r2
    f7cc:	svcvc	0x0033f5b0
    f7d0:	vhadd.s8	d29, d0, d5
    f7d4:	addsmi	r1, r8, #2080374786	; 0x7c000002
    f7d8:	andcs	sp, r0, r4
    f7dc:	stmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
    f7e0:			; <UNDEFINED> instruction: 0x47704478
    f7e4:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    f7e8:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    f7ec:			; <UNDEFINED> instruction: 0x47704478
    f7f0:	andeq	r1, r2, r4, lsr #22
    f7f4:	andeq	r1, r2, r6, lsr fp
    f7f8:	andeq	r1, r2, r4, lsr #22
    f7fc:	biccs	pc, fp, #64, 4
    f800:	mulle	ip, r8, r2
    f804:	svcvc	0x0033f5b0
    f808:	vhadd.s8	d29, d0, d7
    f80c:	addsmi	r1, r8, #2080374786	; 0x7c000002
    f810:			; <UNDEFINED> instruction: 0xf04fbf14
    f814:	strdcs	r3, [r2], -pc	; <UNPREDICTABLE>
    f818:	andcs	r4, r4, r0, ror r7
    f81c:	andcs	r4, r3, r0, ror r7
    f820:	svclt	0x00004770
    f824:	subsle	r2, lr, r0, lsl #16
    f828:			; <UNDEFINED> instruction: 0x4604b538
    f82c:	stmdbcs	sp, {r0, fp, sp, lr}
    f830:	ldm	pc, {r1, r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    f834:	tstpl	r7, r1	; <UNPREDICTABLE>
    f838:	tstpl	r7, sl, asr #8
    f83c:	cfstrseq	mvf3, [sp, #-296]	; 0xfffffed8
    f840:	blcs	adfd4c <mkdtemp@@Base+0xab4c3c>
    f844:			; <UNDEFINED> instruction: 0xf7f56880
    f848:	stmdavs	r1!, {r1, r3, r4, r7, r9, fp, sp, lr, pc}
    f84c:	adcvs	r2, r3, r0, lsl #6
    f850:	andcs	r4, r3, #37888	; 0x9400
    f854:	and	r4, r3, fp, ror r4
    f858:	tstcc	ip, #630784	; 0x9a000
    f85c:	andle	r1, r7, r0, asr ip
    f860:	mvnsle	r4, sl, lsl #5
    f864:	tstlt	fp, fp, asr r9
    f868:	tstlt	r8, r0, ror #24
    f86c:			; <UNDEFINED> instruction: 0xf83ef000
    f870:			; <UNDEFINED> instruction: 0x0112e9d4
    f874:	mcr2	0, 6, pc, cr6, cr10, {0}	; <UNPREDICTABLE>
    f878:			; <UNDEFINED> instruction: 0x0114e9d4
    f87c:	mcr2	0, 6, pc, cr2, cr10, {0}	; <UNPREDICTABLE>
    f880:	cmpcs	r8, r0, lsr #12
    f884:	ldrhtmi	lr, [r8], -sp
    f888:	mrclt	0, 5, APSR_nzcv, cr12, cr10, {0}
    f88c:			; <UNDEFINED> instruction: 0xf7f46b40
    f890:	blvs	ff84b1f0 <mkdtemp@@Base+0xff8200e0>
    f894:			; <UNDEFINED> instruction: 0xff3cf7fe
    f898:			; <UNDEFINED> instruction: 0xf7fe6c20
    f89c:	stmibvs	r0!, {r0, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    f8a0:			; <UNDEFINED> instruction: 0xf01a2120
    f8a4:	strcs	pc, [r0, #-3759]	; 0xfffff151
    f8a8:	stmibvs	r0!, {r6, r8, sp}
    f8ac:			; <UNDEFINED> instruction: 0xf01a61e5
    f8b0:	stmdavs	r1!, {r0, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    f8b4:	strb	r6, [fp, r5, lsr #3]
    f8b8:			; <UNDEFINED> instruction: 0xf7f46b40
    f8bc:	blvs	ff84b1c4 <mkdtemp@@Base+0xff8200b4>
    f8c0:			; <UNDEFINED> instruction: 0xff26f7fe
    f8c4:			; <UNDEFINED> instruction: 0xf7fe6c20
    f8c8:	stmdbvs	r0!, {r0, r1, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    f8cc:	bl	ff44d8a4 <mkdtemp@@Base+0xff422794>
    f8d0:	stmdavs	r1!, {r8, r9, sp}
    f8d4:	ldr	r6, [fp, r3, ror #2]!
    f8d8:			; <UNDEFINED> instruction: 0xf7f568c0
    f8dc:	movwcs	lr, #2372	; 0x944
    f8e0:	rscvs	r6, r3, r1, lsr #16
    f8e4:			; <UNDEFINED> instruction: 0x4770e7b4
    f8e8:	andeq	r1, r5, ip, lsl #22
    f8ec:			; <UNDEFINED> instruction: 0x4605b538
    f8f0:			; <UNDEFINED> instruction: 0xf7fe6800
    f8f4:	blvs	a4f530 <mkdtemp@@Base+0xa24420>
    f8f8:			; <UNDEFINED> instruction: 0xff0af7fe
    f8fc:			; <UNDEFINED> instruction: 0xf7fe6b68
    f900:	stmdbvs	r8!, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}
    f904:	mrc	7, 0, APSR_nzcv, cr10, cr4, {7}
    f908:	cmplt	fp, fp, ror #18
    f90c:	stmibvs	fp!, {sl, sp}
    f910:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    f914:			; <UNDEFINED> instruction: 0xf7f43401
    f918:	stmdbvs	fp!, {r1, r4, r9, sl, fp, sp, lr, pc}^
    f91c:	mvnsle	r4, #156, 4	; 0xc0000009
    f920:			; <UNDEFINED> instruction: 0xf7f469a8
    f924:	blvs	fea4b15c <mkdtemp@@Base+0xfea2004c>
    f928:			; <UNDEFINED> instruction: 0xff7cf7ff
    f92c:			; <UNDEFINED> instruction: 0xf7f46be8
    f930:	strtmi	lr, [r8], -r6, lsl #28
    f934:	pop	{r6, r8, sp}
    f938:			; <UNDEFINED> instruction: 0xf01a4038
    f93c:	svclt	0x0000be63
    f940:	cmpcs	r0, r0, lsl r5
    f944:			; <UNDEFINED> instruction: 0xf7f42001
    f948:			; <UNDEFINED> instruction: 0x4604ecde
    f94c:			; <UNDEFINED> instruction: 0xf7feb180
    f950:	eorvs	pc, r0, r1, asr lr	; <UNPREDICTABLE>
    f954:			; <UNDEFINED> instruction: 0xf7feb170
    f958:	msrvs	CPSR_, #1232	; 0x4d0
    f95c:			; <UNDEFINED> instruction: 0xf7feb150
    f960:	msrvs	SPSR_, #1168	; 0x490
    f964:	movwcs	fp, #304	; 0x130
    f968:			; <UNDEFINED> instruction: 0x61a36123
    f96c:	movwcc	lr, #59844	; 0xe9c4
    f970:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    f974:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    f978:			; <UNDEFINED> instruction: 0xffb8f7ff
    f97c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    f980:	cmpcs	r8, r8, lsr r5
    f984:	andcs	r4, r1, r5, lsl #12
    f988:	ldc	7, cr15, [ip], #976	; 0x3d0
    f98c:	stmdacs	r0, {r2, r9, sl, lr}
    f990:	movwcs	sp, #46	; 0x2e
    f994:	rscscc	pc, pc, #79	; 0x4f
    f998:	cmpvs	r3, r5
    f99c:	movwcc	lr, #10688	; 0x29c0
    f9a0:	stmib	r0, {r0, r1, r6, sl, sp, lr}^
    f9a4:	stmib	r0, {r1, r2, r8, r9, ip, sp}^
    f9a8:	tstvs	r2, fp, lsl #6
    f9ac:	stmdale	r7!, {r0, r1, r2, r3, r8, sl, fp, sp}
    f9b0:			; <UNDEFINED> instruction: 0xf005e8df
    f9b4:	stceq	0, cr2, [sp, #-32]	; 0xffffffe0
    f9b8:	stceq	0, cr2, [sp, #-32]	; 0xffffffe0
    f9bc:	stceq	13, cr0, [sp, #-52]	; 0xffffffcc
    f9c0:	stceq	13, cr0, [r6, #-52]!	; 0xffffffcc
    f9c4:	mcr	7, 4, pc, cr14, cr4, {7}	; <UNPREDICTABLE>
    f9c8:	stmdavs	r5!, {r4, r6, r7, r8, ip, sp, pc}
    f9cc:	blmi	4a7c54 <mkdtemp@@Base+0x47cb44>
    f9d0:	ldrbtmi	r2, [fp], #-515	; 0xfffffdfd
    f9d4:	bvs	fe6c79e8 <mkdtemp@@Base+0xfe69c8d8>
    f9d8:	mrrcne	3, 1, r3, r1, cr12
    f9dc:	adcmi	sp, sl, #8
    f9e0:	ldmdbvs	fp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    f9e4:			; <UNDEFINED> instruction: 0xf7ffb123
    f9e8:	strmi	pc, [r3], -fp, lsr #31
    f9ec:	cmnlt	r8, r0, ror #8
    f9f0:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    f9f4:	b	ff4cd9d0 <mkdtemp@@Base+0xff4a28c0>
    f9f8:	stmdavs	r5!, {r4, r8, ip, sp, pc}
    f9fc:	strb	r6, [r6, r0, ror #1]!
    fa00:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    fa04:	ldc	7, cr15, [sl, #976]	; 0x3d0
    fa08:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    fa0c:	ldrmi	r4, [ip], -r0, lsr #12
    fa10:			; <UNDEFINED> instruction: 0xff08f7ff
    fa14:	svclt	0x0000e7ec
    fa18:	andeq	r1, r5, lr, lsl #19
    fa1c:	stmdbcs	r0, {r0, r1, r2, r4, r5, r7, r9, fp, lr}
    fa20:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    fa24:	ldrbtmi	r4, [sl], #-2998	; 0xfffff44a
    fa28:	addlt	fp, ip, r0, ror r5
    fa2c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    fa30:			; <UNDEFINED> instruction: 0xf04f930b
    fa34:	andsle	r0, r9, r0, lsl #6
    fa38:	strmi	r6, [r4], -r3, lsl #16
    fa3c:	svcne	0x001a460d
    fa40:	ldmdale	pc, {r0, r3, r9, fp, sp}	; <UNPREDICTABLE>
    fa44:			; <UNDEFINED> instruction: 0xf012e8df
    fa48:	sbceq	r0, r5, pc, lsr #32
    fa4c:	ldrsbeq	r0, [r0], #6
    fa50:	sbcseq	r0, r2, lr, lsl r0
    fa54:	sbcseq	r0, r8, lr, lsl r0
    fa58:	sbcseq	r0, r4, lr, lsl r0
    fa5c:			; <UNDEFINED> instruction: 0xb1286b60
    fa60:	tstlt	r9, r9, ror #22
    fa64:	b	1f4da40 <mkdtemp@@Base+0x1f22930>
    fa68:	rsbsle	r2, sl, r0, lsl #16
    fa6c:	bmi	fe957a74 <mkdtemp@@Base+0xfe92c964>
    fa70:	ldrbtmi	r4, [sl], #-2979	; 0xfffff45d
    fa74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fa78:	subsmi	r9, sl, fp, lsl #22
    fa7c:	teqhi	ip, r0, asr #32	; <UNPREDICTABLE>
    fa80:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
    fa84:	svcne	0x0011682a
    fa88:	vmla.i8	d2, d0, d9
    fa8c:	ldm	pc, {r0, r1, r2, r5, r8, pc}^	; <UNPREDICTABLE>
    fa90:	msreq	CPSR_fxc, r1, lsl r0
    fa94:	teqeq	r1, r9, lsr #32
    fa98:			; <UNDEFINED> instruction: 0x0125012f
    fa9c:			; <UNDEFINED> instruction: 0x0125012d
    faa0:			; <UNDEFINED> instruction: 0x01250129
    faa4:	andcs	r0, r0, r7, lsr #2
    faa8:	svcne	0x0011682a
    faac:	ldmdale	fp, {r0, r3, r8, fp, sp}
    fab0:			; <UNDEFINED> instruction: 0xf856a602
    fab4:	strmi	r1, [lr], #-33	; 0xffffffdf
    fab8:	svclt	0x00004730
    fabc:	andeq	r0, r0, r1, ror #2
    fac0:			; <UNDEFINED> instruction: 0xffffffb1
    fac4:	andeq	r0, r0, fp, asr r1
    fac8:	andeq	r0, r0, r5, asr r1
    facc:	andeq	r0, r0, sp, lsr #32
    fad0:	andeq	r0, r0, pc, asr #2
    fad4:	andeq	r0, r0, sp, lsr #32
    fad8:	andeq	r0, r0, r9, asr #2
    fadc:	andeq	r0, r0, sp, lsr #32
    fae0:	andeq	r0, r0, r3, asr #2
    fae4:	andcs	r4, r1, #24, 12	; 0x1800000
    fae8:			; <UNDEFINED> instruction: 0xd1bf4282
    faec:	pople	{r0, r2, r3, r8, r9, fp, sp}
    faf0:			; <UNDEFINED> instruction: 0xf852a202
    faf4:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    faf8:	svclt	0x00004710
    fafc:	muleq	r0, r9, r1
    fb00:	andeq	r0, r0, r5, lsr #2
    fb04:	andeq	r0, r0, r7, rrx
    fb08:	andeq	r0, r0, sp, asr #32
    fb0c:	muleq	r0, r9, r1
    fb10:	andeq	r0, r0, r5, lsr #2
    fb14:	andeq	r0, r0, r7, rrx
    fb18:	andeq	r0, r0, sp, asr #32
    fb1c:			; <UNDEFINED> instruction: 0xffffff71
    fb20:			; <UNDEFINED> instruction: 0xffffff71
    fb24:			; <UNDEFINED> instruction: 0xffffff61
    fb28:			; <UNDEFINED> instruction: 0xffffff61
    fb2c:	andeq	r0, r0, r9, lsr r0
    fb30:	andeq	r0, r0, r9, lsr r0
    fb34:	stmdacs	r0, {r5, r6, r8, r9, fp, sp, lr}
    fb38:	blvs	1a83da0 <mkdtemp@@Base+0x1a58c90>
    fb3c:	addsle	r2, r5, r0, lsl #18
    fb40:	b	3cdb1c <mkdtemp@@Base+0x3a2a0c>
    fb44:	orrsle	r2, r1, r0, lsl #16
    fb48:	stmdacs	r0, {r5, r6, r7, r8, fp, sp, lr}
    fb4c:	stmibvs	r9!, {r1, r2, r3, r7, ip, lr, pc}^
    fb50:	addle	r2, fp, r0, lsl #18
    fb54:			; <UNDEFINED> instruction: 0xf7f42220
    fb58:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    fb5c:	andcs	sp, r1, r6, lsl #3
    fb60:	stmdbvs	r0!, {r0, r2, r7, r8, r9, sl, sp, lr, pc}^
    fb64:	addle	r2, r1, r0, lsl #16
    fb68:	blcs	2a11c <__b64_pton@@Base+0xeec>
    fb6c:	svcge	0x007ef43f
    fb70:	bl	febcdb48 <mkdtemp@@Base+0xfeba2a38>
    fb74:			; <UNDEFINED> instruction: 0xf43f2800
    fb78:	stmdbvs	r8!, {r0, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    fb7c:	bl	fea4db54 <mkdtemp@@Base+0xfea22a44>
    fb80:			; <UNDEFINED> instruction: 0xf43f2800
    fb84:	stmdbvs	r0!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    fb88:	ldc	7, cr15, [r8], {244}	; 0xf4
    fb8c:	stmdbvs	r8!, {r1, r2, r9, sl, lr}^
    fb90:	ldc	7, cr15, [r4], {244}	; 0xf4
    fb94:	strmi	r2, [r1], -r0, lsl #4
    fb98:			; <UNDEFINED> instruction: 0xf7f44630
    fb9c:	strmi	lr, [r6], -r6, lsr #31
    fba0:			; <UNDEFINED> instruction: 0xf47f2800
    fba4:	stmdbvs	r0!, {r0, r1, r5, r6, r8, r9, sl, fp, sp, pc}^
    fba8:	stc	7, cr15, [r8], {244}	; 0xf4
    fbac:	stmdbvs	r0!, {r0, r1, r9, sl, lr}^
    fbb0:			; <UNDEFINED> instruction: 0xf7f4461c
    fbb4:	andls	lr, r1, lr, lsl #23
    fbb8:			; <UNDEFINED> instruction: 0xf7f46968
    fbbc:	stmdbls	r1, {r1, r3, r7, r8, r9, fp, sp, lr, pc}
    fbc0:			; <UNDEFINED> instruction: 0x46024633
    fbc4:			; <UNDEFINED> instruction: 0xf7f44620
    fbc8:	blx	fec4b3a0 <mkdtemp@@Base+0xfec20290>
    fbcc:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    fbd0:	stmdavs	sl!, {r0, r2, r3, r6, r8, r9, sl, sp, lr, pc}
    fbd4:	stmdbcs	r9, {r0, r4, r8, r9, sl, fp, ip}
    fbd8:	ldm	pc, {r1, r2, r3, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    fbdc:	tstcs	lr, r1	; <UNPREDICTABLE>
    fbe0:	ldrbne	r1, [sp, #-2075]!	; 0xfffff7e5
    fbe4:	svceq	0x007d127d
    fbe8:	ldrb	r2, [sp, -r3]
    fbec:	ldrb	r2, [fp, -r8]
    fbf0:	ldrb	r2, [r9, -ip]
    fbf4:	ldrb	r2, [r7, -r2]
    fbf8:	ldrb	r2, [r5, -sl]
    fbfc:	andcs	r2, ip, #1
    fc00:	andcs	lr, r1, r2, ror r7
    fc04:	strb	r2, [pc, -sl, lsl #4]!
    fc08:	andcs	r2, r8, #1
    fc0c:	andcs	lr, r1, ip, ror #14
    fc10:	strb	r2, [r9, -r3, lsl #4]!
    fc14:	andcs	r2, r2, #1
    fc18:	andcs	lr, r1, r6, ror #14
    fc1c:	strb	r2, [r3, -r0, lsl #4]!
    fc20:	stmdacs	r0, {r5, r6, r7, fp, sp, lr}
    fc24:	svcge	0x0022f43f
    fc28:	blcs	29fdc <__b64_pton@@Base+0xdac>
    fc2c:	svcge	0x001ef43f
    fc30:	bge	13a84c <mkdtemp@@Base+0x10f73c>
    fc34:			; <UNDEFINED> instruction: 0xf7f5a903
    fc38:	blge	289c68 <mkdtemp@@Base+0x25eb58>
    fc3c:	bge	229fe4 <mkdtemp@@Base+0x1feed4>
    fc40:			; <UNDEFINED> instruction: 0xf7f5a907
    fc44:	stmiavs	r0!, {r2, fp, sp, lr, pc}^
    fc48:	andcs	sl, r0, #98304	; 0x18000
    fc4c:	mcrr	7, 15, pc, r8, cr4	; <UNPREDICTABLE>
    fc50:	stmdbge	sl, {r3, r5, r6, r7, fp, sp, lr}
    fc54:			; <UNDEFINED> instruction: 0xf7f42200
    fc58:	stmdbls	r7, {r2, r6, sl, fp, sp, lr, pc}
    fc5c:			; <UNDEFINED> instruction: 0xf7f49803
    fc60:	stmdacs	r0, {r2, r3, r6, sl, fp, sp, lr, pc}
    fc64:	svcge	0x0002f47f
    fc68:	stmdals	r4, {r3, r8, fp, ip, pc}
    fc6c:	mcrr	7, 15, pc, r4, cr4	; <UNPREDICTABLE>
    fc70:			; <UNDEFINED> instruction: 0xf47f2800
    fc74:	stmdbls	r9, {r0, r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}
    fc78:			; <UNDEFINED> instruction: 0xf7f49805
    fc7c:	stmdacs	r0, {r1, r2, r3, r4, r5, sl, fp, sp, lr, pc}
    fc80:	mrcge	4, 7, APSR_nzcv, cr4, cr15, {3}
    fc84:	stmdals	r6, {r1, r3, r8, fp, ip, pc}
    fc88:	ldc	7, cr15, [r6], #-976	; 0xfffffc30
    fc8c:			; <UNDEFINED> instruction: 0xf080fab0
    fc90:	strbt	r0, [ip], r0, asr #18
    fc94:	stmdacs	r0, {r5, r7, fp, sp, lr}
    fc98:	mcrge	4, 7, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
    fc9c:	blcs	29f50 <__b64_pton@@Base+0xd20>
    fca0:	mcrge	4, 7, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
    fca4:	stmdbge	r8, {r0, r1, r2, r9, fp, sp, pc}
    fca8:			; <UNDEFINED> instruction: 0xf7f52300
    fcac:	stmiavs	r8!, {r2, r7, r8, fp, sp, lr, pc}
    fcb0:	bge	27a0e0 <mkdtemp@@Base+0x24efd0>
    fcb4:			; <UNDEFINED> instruction: 0xf7f52300
    fcb8:	stmdbls	r9, {r1, r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    fcbc:			; <UNDEFINED> instruction: 0xf7f49807
    fcc0:	stmdacs	r0, {r2, r3, r4, sl, fp, sp, lr, pc}
    fcc4:	mrcge	4, 6, APSR_nzcv, cr2, cr15, {3}
    fcc8:	stmdals	r8, {r1, r3, r8, fp, ip, pc}
    fccc:	ldc	7, cr15, [r4], {244}	; 0xf4
    fcd0:			; <UNDEFINED> instruction: 0xf080fab0
    fcd4:	strb	r0, [sl], r0, asr #18
    fcd8:	str	r2, [r5, -r1]
    fcdc:	smlad	r3, r8, r6, r4
    fce0:	usada8	ip, r8, r6, r4
    fce4:	usada8	sp, r8, r6, r4
    fce8:			; <UNDEFINED> instruction: 0xe7974618
    fcec:	usada8	ip, r8, r6, r4
    fcf0:	usada8	sp, r8, r6, r4
    fcf4:	usada8	lr, r8, r6, r4
    fcf8:	svc	0x0022f7f4
    fcfc:	andeq	r2, r5, lr, lsl r0
    fd00:	muleq	r0, r4, r5
    fd04:	ldrdeq	r1, [r5], -r2
    fd08:	svclt	0x00182900
    fd0c:	suble	r2, r4, r0, lsl #16
    fd10:	mvnsmi	lr, sp, lsr #18
    fd14:	stmdavs	fp!, {r0, r2, r3, r9, sl, lr}
    fd18:	stmdavs	r1, {r1, r7, ip, sp, pc}
    fd1c:	addsmi	r4, r9, #4, 12	; 0x400000
    fd20:	blmi	80419c <mkdtemp@@Base+0x7d908c>
    fd24:	ldrbtmi	r2, [fp], #-515	; 0xfffffdfd
    fd28:	bvs	fe6c7d3c <mkdtemp@@Base+0xfe69cc2c>
    fd2c:	mrrcne	3, 1, r3, r0, cr12
    fd30:	addsmi	sp, r1, #44	; 0x2c
    fd34:	ldmdbvs	fp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    fd38:	stclvs	3, cr11, [r6], #-268	; 0xfffffef4
    fd3c:	b	15aaf00 <mkdtemp@@Base+0x157fdf0>
    fd40:	eorle	r0, r3, r7, lsl #6
    fd44:	svclt	0x00182f00
    fd48:	andle	r2, r8, r0, lsl #28
    fd4c:			; <UNDEFINED> instruction: 0xf7fe6830
    fd50:	pkhtbmi	pc, r0, r9, asr #28	; <UNPREDICTABLE>
    fd54:			; <UNDEFINED> instruction: 0xf7fe6838
    fd58:	strmi	pc, [r0, #3669]	; 0xe55
    fd5c:	andcs	sp, r0, r3
    fd60:	pop	{r1, ip, sp, pc}
    fd64:	ldmdavs	r0!, {r4, r5, r6, r7, r8, pc}
    fd68:	mrc2	7, 5, pc, cr0, cr14, {7}
    fd6c:	ldmdavs	r8!, {r0, r1, r9, sl, lr}
    fd70:			; <UNDEFINED> instruction: 0xf7fe461f
    fd74:	andls	pc, r1, fp, lsr #29
    fd78:			; <UNDEFINED> instruction: 0xf7fe6830
    fd7c:	stmdbls	r1, {r0, r1, r6, r9, sl, fp, ip, sp, lr, pc}
    fd80:	ldrtmi	r4, [r8], -r2, lsl #12
    fd84:	stc2	0, cr15, [r6, #108]!	; 0x6c
    fd88:	mvnle	r2, r0, lsl #16
    fd8c:	strtmi	r4, [r0], -r9, lsr #12
    fd90:	pop	{r1, ip, sp, pc}
    fd94:			; <UNDEFINED> instruction: 0xf7ff41f0
    fd98:	andcs	fp, r0, r1, asr #28
    fd9c:	svclt	0x00004770
    fda0:	andeq	r1, r5, sl, lsr r6
    fda4:			; <UNDEFINED> instruction: 0xf7ff2200
    fda8:	svclt	0x0000b949
    fdac:			; <UNDEFINED> instruction: 0x4605b570
    fdb0:			; <UNDEFINED> instruction: 0xf7fe460e
    fdb4:	orrslt	pc, r0, pc, lsl ip	; <UNPREDICTABLE>
    fdb8:	andcs	r4, r0, #4, 12	; 0x400000
    fdbc:	strtmi	r4, [r1], -r8, lsr #12
    fdc0:			; <UNDEFINED> instruction: 0xf93cf7ff
    fdc4:			; <UNDEFINED> instruction: 0xb1204605
    fdc8:			; <UNDEFINED> instruction: 0xf7fe4620
    fdcc:	strtmi	pc, [r8], -r1, lsr #25
    fdd0:			; <UNDEFINED> instruction: 0x4630bd70
    fdd4:			; <UNDEFINED> instruction: 0xf0054621
    fdd8:			; <UNDEFINED> instruction: 0x4605f99f
    fddc:			; <UNDEFINED> instruction: 0xf06fe7f4
    fde0:	ldrb	r0, [r4, r1, lsl #10]!
    fde4:			; <UNDEFINED> instruction: 0xf7ff2200
    fde8:	svclt	0x0000bfe1
    fdec:			; <UNDEFINED> instruction: 0xf7ff2201
    fdf0:	svclt	0x0000b925
    fdf4:			; <UNDEFINED> instruction: 0xf7ff2300
    fdf8:	svclt	0x0000ba3d
    fdfc:			; <UNDEFINED> instruction: 0xf7ff2301
    fe00:	svclt	0x0000ba39
    fe04:	mvnsmi	lr, sp, lsr #18
    fe08:	stmdbmi	pc!, {r3, r7, r9, sl, lr}	; <UNPREDICTABLE>
    fe0c:	blmi	be1690 <mkdtemp@@Base+0xbb6580>
    fe10:	ldrbtmi	fp, [r9], #-134	; 0xffffff7a
    fe14:	ldrmi	r4, [r6], -r4, lsl #12
    fe18:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    fe1c:			; <UNDEFINED> instruction: 0xf04f9305
    fe20:	movwcs	r0, #768	; 0x300
    fe24:	movwcc	lr, #14797	; 0x39cd
    fe28:	andsvs	fp, r3, r2, lsl #2
    fe2c:	movwcs	fp, #271	; 0x10f
    fe30:			; <UNDEFINED> instruction: 0x4640603b
    fe34:	blx	fefcbe90 <mkdtemp@@Base+0xfefa0d80>
    fe38:	eorsle	r2, ip, r0, lsl #16
    fe3c:	bge	1216c4 <mkdtemp@@Base+0xf65b4>
    fe40:	movwcs	sl, #6403	; 0x1903
    fe44:	blx	5cde48 <mkdtemp@@Base+0x5a2d38>
    fe48:	strmi	r2, [r5], -r0, lsl #8
    fe4c:	strtmi	fp, [r0], -r0, asr #3
    fe50:	bl	1d4de28 <mkdtemp@@Base+0x1d22d18>
    fe54:	teqlt	r8, r3, lsl #16
    fe58:			; <UNDEFINED> instruction: 0xf04f9904
    fe5c:			; <UNDEFINED> instruction: 0xf7f432ff
    fe60:	stmdals	r3, {r1, r3, r5, r8, sl, fp, sp, lr, pc}
    fe64:	bl	1acde3c <mkdtemp@@Base+0x1aa2d2c>
    fe68:	blmi	6226d4 <mkdtemp@@Base+0x5f75c4>
    fe6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    fe70:	blls	169ee0 <mkdtemp@@Base+0x13edd0>
    fe74:	qsuble	r4, sl, r2
    fe78:	andlt	r4, r6, r8, lsr #12
    fe7c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    fe80:	andcs	r2, r1, r0, asr #2
    fe84:	b	fcde5c <mkdtemp@@Base+0xfa2d4c>
    fe88:	strmi	r9, [r4], -r3, lsl #18
    fe8c:	subcs	fp, r0, #200, 2	; 0x32
    fe90:	andls	r4, r0, #3145728	; 0x300000
    fe94:	bls	12179c <mkdtemp@@Base+0xf668c>
    fe98:	blx	184bef6 <mkdtemp@@Base+0x1820de6>
    fe9c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    fea0:	ldrdlt	sp, [lr, -r5]
    fea4:			; <UNDEFINED> instruction: 0x46046034
    fea8:	sbcsle	r2, r0, r0, lsl #30
    feac:			; <UNDEFINED> instruction: 0xf0154640
    feb0:	eorsvs	pc, r8, r1, lsl #21
    feb4:	strmi	lr, [r4], -fp, asr #15
    feb8:	streq	pc, [r9, #-111]	; 0xffffff91
    febc:			; <UNDEFINED> instruction: 0xf7f4e7c7
    fec0:			; <UNDEFINED> instruction: 0xf06fee40
    fec4:	strb	r0, [r2, r1, lsl #10]
    fec8:	andeq	r1, r5, r2, lsr ip
    fecc:	muleq	r0, r4, r5
    fed0:	ldrdeq	r1, [r5], -r8
    fed4:	svcmi	0x00f0e92d
    fed8:			; <UNDEFINED> instruction: 0xf8dfb0c1
    fedc:	blge	365414 <mkdtemp@@Base+0x33a304>
    fee0:	strbmi	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    fee4:	ldrbtmi	r4, [sp], #-1559	; 0xfffff9e9
    fee8:	strmi	sl, [r1], ip, lsl #20
    feec:	bleq	4c030 <mkdtemp@@Base+0x20f20>
    fef0:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    fef4:			; <UNDEFINED> instruction: 0xf04f943f
    fef8:	strmi	r0, [ip], -r0, lsl #8
    fefc:			; <UNDEFINED> instruction: 0xff82f7ff
    ff00:	svccs	0x0004b9f8
    ff04:	addhi	pc, r4, #0, 4
    ff08:			; <UNDEFINED> instruction: 0xf017e8df
    ff0c:	cmneq	r3, r5
    ff10:	orreq	r0, r0, r5, ror r1
    ff14:	strtmi	r0, [r0], -sl, lsr #32
    ff18:			; <UNDEFINED> instruction: 0xf0402c00
    ff1c:			; <UNDEFINED> instruction: 0xf015816d
    ff20:	ldmib	sp, {r0, r1, r2, r4, r5, r9, fp, ip, sp, lr, pc}^
    ff24:			; <UNDEFINED> instruction: 0xf7fe120c
    ff28:	pkhtbmi	pc, r3, r3, asr #31	; <UNPREDICTABLE>
    ff2c:			; <UNDEFINED> instruction: 0x560ce9dd
    ff30:	ldrtmi	r4, [r1], -r8, lsr #12
    ff34:	rscscc	pc, pc, #79	; 0x4f
    ff38:	ldc	7, cr15, [ip], #976	; 0x3d0
    ff3c:			; <UNDEFINED> instruction: 0xf7f4980c
    ff40:			; <UNDEFINED> instruction: 0xf8dfeafe
    ff44:			; <UNDEFINED> instruction: 0xf8df24ec
    ff48:	ldrbtmi	r3, [sl], #-1252	; 0xfffffb1c
    ff4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ff50:	subsmi	r9, sl, pc, lsr fp
    ff54:	subshi	pc, sl, #64	; 0x40
    ff58:	sublt	r4, r1, r8, asr r6
    ff5c:	svchi	0x00f0e8bd
    ff60:			; <UNDEFINED> instruction: 0xf0154620
    ff64:	tstcs	fp, r5, lsl sl	; <UNPREDICTABLE>
    ff68:	strpl	lr, [ip], #-2525	; 0xfffff623
    ff6c:	andscs	r4, r4, r3, lsl #13
    ff70:	andslt	pc, r0, sp, asr #17
    ff74:	stmib	r6, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ff78:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    ff7c:	blge	3c42dc <mkdtemp@@Base+0x3991cc>
    ff80:			; <UNDEFINED> instruction: 0x21002299
    ff84:	ldrmi	r9, [r8], -r5, lsl #6
    ff88:	stmib	lr!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ff8c:			; <UNDEFINED> instruction: 0xf0002c00
    ff90:			; <UNDEFINED> instruction: 0xf1048239
    ff94:			; <UNDEFINED> instruction: 0xf1053aff
    ff98:	bl	15e39c <mkdtemp@@Base+0x13328c>
    ff9c:	tstcs	r8, sl, lsl #6
    ffa0:			; <UNDEFINED> instruction: 0xf8cd2504
    ffa4:			; <UNDEFINED> instruction: 0x469a9018
    ffa8:	svcvs	0x0001f818
    ffac:			; <UNDEFINED> instruction: 0xf016463c
    ffb0:	svclt	0x00080001
    ffb4:	rscscc	pc, pc, pc, asr #32
    ffb8:	ldc2	0, cr15, [r8, #112]!	; 0x70
    ffbc:	svceq	0x0002f016
    ffc0:	b	13e186c <mkdtemp@@Base+0x13b675c>
    ffc4:	strmi	r0, [r1], r6, lsr #13
    ffc8:	andcs	fp, r1, r4, lsl pc
    ffcc:	rscscc	pc, pc, pc, asr #32
    ffd0:	stc2	0, cr15, [ip, #112]!	; 0x70
    ffd4:	mvnvc	lr, r9, lsr #20
    ffd8:	bge	101a420 <mkdtemp@@Base+0xfef310>
    ffdc:	tstcs	r0, r8, lsr #31
    ffe0:	strbvc	lr, [r0, #2592]!	; 0xa20
    ffe4:	stccs	0, cr0, [r8, #-800]	; 0xfffffce0
    ffe8:	movweq	lr, #6912	; 0x1b00
    ffec:	svclt	0x00a84413
    fff0:	strtmi	r2, [fp], #-1288	; 0xfffffaf8
    fff4:	stclcs	8, cr15, [r8], {19}
    fff8:	svclt	0x009c2a0d
    fffc:			; <UNDEFINED> instruction: 0xf8033201
   10000:	stccc	12, cr2, [r1], {200}	; 0xc8
   10004:	ldrbmi	sp, [r0, #467]	; 0x1d3
   10008:			; <UNDEFINED> instruction: 0xf8ddd1ce
   1000c:			; <UNDEFINED> instruction: 0x46049018
   10010:	strtmi	sl, [r1], #-2880	; 0xfffff4c0
   10014:			; <UNDEFINED> instruction: 0xf8df4419
   10018:	strmi	r3, [sp], #-1052	; 0xfffffbe4
   1001c:			; <UNDEFINED> instruction: 0xf8d9220f
   10020:	ldrbtmi	r0, [fp], #-0
   10024:	addcs	pc, r4, sp, lsl #17
   10028:			; <UNDEFINED> instruction: 0xf8052210
   1002c:	andcs	r2, r3, #200, 24	; 0xc800
   10030:	bvs	fe6c8048 <mkdtemp@@Base+0xfe69cf38>
   10034:	mrrcne	3, 1, r3, r4, cr12
   10038:			; <UNDEFINED> instruction: 0x81aef000
   1003c:			; <UNDEFINED> instruction: 0xd1f84290
   10040:			; <UNDEFINED> instruction: 0x4648685c
   10044:	beq	ff54c480 <mkdtemp@@Base+0xff521370>
   10048:	blx	ff34e04c <mkdtemp@@Base+0xff322f3c>
   1004c:	tstcs	r1, #1024000	; 0xfa000
   10050:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   10054:	andls	r4, r0, #26214400	; 0x1900000
   10058:	andls	r2, r2, r1, lsl #4
   1005c:			; <UNDEFINED> instruction: 0xf7f44650
   10060:	ldmdacs	r1, {r1, r4, r7, sl, fp, sp, lr, pc}
   10064:	bmi	ffd864c8 <mkdtemp@@Base+0xffd5b3b8>
   10068:			; <UNDEFINED> instruction: 0xf8d92303
   1006c:	ldrbtmi	r1, [sl], #-0
   10070:	bvs	fe508088 <mkdtemp@@Base+0xfe4dcf78>
   10074:	lfmne	f3, 2, [r8], {28}
   10078:			; <UNDEFINED> instruction: 0x81b1f000
   1007c:			; <UNDEFINED> instruction: 0xd1f84299
   10080:	stclmi	8, cr6, [pc], #328	; 101d0 <PEM_write_bio_PrivateKey@plt+0xb1d4>
   10084:	andls	r2, r1, #1140850688	; 0x44000000
   10088:	ldrbtmi	r4, [ip], #-1561	; 0xfffff9e7
   1008c:	ldrbmi	r2, [r0], -r1, lsl #4
   10090:			; <UNDEFINED> instruction: 0xf7f49400
   10094:	stmdacs	r0, {r3, r4, r5, r6, sl, fp, sp, lr, pc}
   10098:	stmdaeq	r1, {r0, r1, r3, r8, ip, sp, lr, pc}
   1009c:	cmnhi	pc, r0, asr #6	; <UNPREDICTABLE>
   100a0:	stclmi	6, cr4, [r8, #320]!	; 0x140
   100a4:	bl	184e07c <mkdtemp@@Base+0x1822f6c>
   100a8:	vaddge.f32	s18, s20, s8
   100ac:			; <UNDEFINED> instruction: 0x46192311
   100b0:	andls	r4, r1, #2097152000	; 0x7d000000
   100b4:	strls	r2, [r0, #-513]	; 0xfffffdff
   100b8:	ldrtmi	r4, [r0], -r4, lsl #12
   100bc:	stcl	7, cr15, [r2], #-976	; 0xfffffc30
   100c0:	tsteq	r1, #196, 2	; 0x31	; <UNPREDICTABLE>
   100c4:	ldmdbeq	r3, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   100c8:	vsub.i8	d18, d0, d0
   100cc:	ldrtmi	r8, [r0], -r4, lsl #3
   100d0:	bl	12ce0a8 <mkdtemp@@Base+0x12a2f98>
   100d4:	ldreq	pc, [r1, -r0, asr #3]
   100d8:	ldmdaeq	fp!, {r0, r2, r9, sl, lr}^
   100dc:			; <UNDEFINED> instruction: 0x232b9304
   100e0:	andcc	pc, r0, fp, lsl #17
   100e4:	svceq	0x0000f1b9
   100e8:	orrhi	pc, r3, r0
   100ec:			; <UNDEFINED> instruction: 0x212d4642
   100f0:	ldrmi	r3, [r3], -r1, lsl #4
   100f4:	stcne	8, cr15, [r1, #-12]
   100f8:	movweq	lr, #48035	; 0xbba3
   100fc:	mvnsle	r4, #314572800	; 0x12c00000
   10100:	svceq	0x0000f1b9
   10104:			; <UNDEFINED> instruction: 0x46224651
   10108:	bicseq	pc, fp, #79	; 0x4f
   1010c:			; <UNDEFINED> instruction: 0x46cabf14
   10110:	beq	8c254 <mkdtemp@@Base+0x61144>
   10114:	stmdbeq	sl, {r3, r8, r9, fp, sp, lr, pc}
   10118:			; <UNDEFINED> instruction: 0xf7f44648
   1011c:	bl	28ab44 <mkdtemp@@Base+0x25fa34>
   10120:	ldrbmi	r0, [r4], #-4
   10124:	stmdale	lr, {r4, sl, fp, sp}
   10128:			; <UNDEFINED> instruction: 0x212d4602
   1012c:	blne	8e13c <mkdtemp@@Base+0x6302c>
   10130:	bne	6d6584 <mkdtemp@@Base+0x6ab474>
   10134:	ldmible	r9!, {r4, r8, r9, fp, sp}^
   10138:			; <UNDEFINED> instruction: 0xf1c41c63
   1013c:	blcs	451188 <mkdtemp@@Base+0x426078>
   10140:	strcs	fp, [r1], #-3976	; 0xfffff078
   10144:			; <UNDEFINED> instruction: 0xf8df4420
   10148:	stclne	3, cr10, [r3], {0}
   1014c:			; <UNDEFINED> instruction: 0x8014f8dd
   10150:	ldrteq	pc, [r7], #256	; 0x100	; <UNPREDICTABLE>
   10154:	andcs	r4, sl, #-100663296	; 0xfa000000
   10158:	cdpeq	0, 7, cr15, cr12, cr15, {2}
   1015c:	subvc	r4, r2, r7, lsl r6
   10160:	andvc	r2, r2, fp, lsr #4
   10164:	ldmdbeq	r1, {r0, r1, r8, ip, sp, lr, pc}
   10168:	ldrmi	r4, [sl], -r4, asr #13
   1016c:	stc	8, cr15, [r1], {3}
   10170:	blne	28e1e8 <mkdtemp@@Base+0x2630d8>
   10174:	svclt	0x00282910
   10178:			; <UNDEFINED> instruction: 0xf8112110
   1017c:			; <UNDEFINED> instruction: 0xf802100a
   10180:	strbmi	r1, [sl, #-2817]	; 0xfffff4ff
   10184:			; <UNDEFINED> instruction: 0xf883d1f4
   10188:	tstcc	r4, #17
   1018c:	stcvc	8, cr15, [r2], {3}
   10190:			; <UNDEFINED> instruction: 0xf108429c
   10194:	mvnle	r0, r1, lsl #16
   10198:			; <UNDEFINED> instruction: 0xf880232b
   1019c:	blls	11c47c <mkdtemp@@Base+0xf136c>
   101a0:			; <UNDEFINED> instruction: 0xf0002b00
   101a4:			; <UNDEFINED> instruction: 0xf103811f
   101a8:			; <UNDEFINED> instruction: 0x462302b7
   101ac:	eorcs	r4, sp, #16, 8	; 0x10000000
   101b0:	blcs	8e1c4 <mkdtemp@@Base+0x630b4>
   101b4:	mvnsle	r4, r3, lsl #5
   101b8:	strtmi	r9, [sl], -r4, lsl #30
   101bc:	ldrtmi	r4, [ip], #-1585	; 0xfffff9cf
   101c0:	strtmi	r4, [ip], #-1568	; 0xfffff9e0
   101c4:			; <UNDEFINED> instruction: 0xf7f4443d
   101c8:	vldrcs	d14, [r0, #-48]	; 0xffffffd0
   101cc:	strtmi	sp, [r2], -lr, lsl #16
   101d0:			; <UNDEFINED> instruction: 0xf802212d
   101d4:	ldmdbne	r3, {r0, r8, r9, fp, ip}^
   101d8:	blcs	416e4c <mkdtemp@@Base+0x3ebd3c>
   101dc:			; <UNDEFINED> instruction: 0x1c6bd9f9
   101e0:	ldreq	pc, [r1, #-453]	; 0xfffffe3b
   101e4:	svclt	0x00882b11
   101e8:	strtmi	r2, [ip], #-1281	; 0xfffffaff
   101ec:	eorvc	r2, r3, fp, lsr #6
   101f0:			; <UNDEFINED> instruction: 0x4620e69c
   101f4:			; <UNDEFINED> instruction: 0x4620e693
   101f8:			; <UNDEFINED> instruction: 0xf8caf015
   101fc:	andne	lr, ip, #3620864	; 0x374000
   10200:	mcr2	7, 6, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
   10204:			; <UNDEFINED> instruction: 0x560ce9dd
   10208:	ldr	r4, [r1], r3, lsl #13
   1020c:			; <UNDEFINED> instruction: 0xf10d4b8f
   10210:	svcmi	0x008f0ce8
   10214:	mcrls	4, 0, r4, cr13, cr11, {3}
   10218:	cfstrsls	mvf4, [ip, #-508]	; 0xfffffe04
   1021c:	muleq	r3, r3, r8
   10220:	strls	r0, [r5], #-2164	; 0xfffff78c
   10224:	eorsls	r3, r5, r1, lsl #8
   10228:	sbcsne	pc, r8, sp, lsr #17
   1022c:	ldmdavs	pc!, {r0, r1, r2, r3, r8, r9, sl, fp, lr, pc}	; <UNPREDICTABLE>
   10230:	andeq	lr, pc, ip, lsr #17
   10234:	tstcs	r6, r0, lsr #12
   10238:	andvc	pc, r0, ip, lsl #17
   1023c:	stmda	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10240:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   10244:	mrcge	4, 3, APSR_nzcv, cr4, cr15, {1}
   10248:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1024c:	stfeqd	f7, [r1], {9}
   10250:	beq	8c394 <mkdtemp@@Base+0x61284>
   10254:	teqvs	r9, #72, 12	; 0x4800000	; <UNPREDICTABLE>
   10258:			; <UNDEFINED> instruction: 0xf6c39509
   1025c:	movwls	r0, #33763	; 0x83e3
   10260:	movweq	lr, #43526	; 0xaa06
   10264:	cdpne	3, 10, cr9, cr11, cr11, {0}
   10268:	cdpne	3, 6, cr9, cr11, cr6, {0}
   1026c:	strbmi	r4, [r5, #-1573]!	; 0xfffff9db
   10270:	strmi	r9, [r3], -r7, lsl #6
   10274:	cdpcs	6, 10, cr15, cr11, cr10, {2}
   10278:	cmneq	r8, pc, asr #32	; <UNPREDICTABLE>
   1027c:	cdpcs	6, 10, cr15, cr10, cr10, {6}
   10280:			; <UNDEFINED> instruction: 0xf8034652
   10284:	strls	r1, [sl], -r4, lsl #22
   10288:	blx	febc67fe <mkdtemp@@Base+0xfeb9b6ee>
   1028c:	stmdbls	r6, {r1, r8, r9, sl, ip}
   10290:	movwls	sl, #20032	; 0x4e40
   10294:	andsmi	pc, ip, r1, lsl r8	; <UNPREDICTABLE>
   10298:	andeq	pc, r3, r4
   1029c:	orreq	pc, r3, r4, asr #7
   102a0:	bl	2136c <error@@Base+0x5898>
   102a4:	bl	92108 <mkdtemp@@Base+0x66ff8>
   102a8:	blx	feb96502 <mkdtemp@@Base+0xfeb6b3f2>
   102ac:			; <UNDEFINED> instruction: 0xf8116007
   102b0:			; <UNDEFINED> instruction: 0xf8031c18
   102b4:	blx	feb972c6 <mkdtemp@@Base+0xfeb6c1b6>
   102b8:	stmeq	r0, {r3, r8, sp, lr}
   102bc:	blx	199ade <mkdtemp@@Base+0x16e9ce>
   102c0:	stmeq	r9, {r4, ip, sp, lr}
   102c4:	ldmdahi	r1, {r1, r2, r8, r9, fp, ip, sp, lr, pc}
   102c8:	strmi	sl, [r8], #-2368	; 0xfffff6c0
   102cc:	stcne	8, cr15, [ip], #-64	; 0xffffffc0
   102d0:	strmi	sl, [r0], #2112	; 0x840
   102d4:	andeq	pc, r3, sl, lsl #2
   102d8:	stcne	8, cr15, [r1], {3}
   102dc:			; <UNDEFINED> instruction: 0xf8189905
   102e0:	strbmi	r7, [r9, #-3116]	; 0xfffff3d4
   102e4:	stcvc	8, cr15, [r3], {3}
   102e8:	subsle	r4, r1, r3, lsr r4
   102ec:	strcs	r9, [r7], -r7, lsl #18
   102f0:	addeq	lr, r2, #2048	; 0x800
   102f4:	eoreq	pc, sp, pc, asr #32
   102f8:			; <UNDEFINED> instruction: 0xf10a46e1
   102fc:			; <UNDEFINED> instruction: 0xf8110a06
   10300:			; <UNDEFINED> instruction: 0xf109101c
   10304:			; <UNDEFINED> instruction: 0xf8030c01
   10308:	strbmi	r0, [r5, #-3077]!	; 0xfffff3fb
   1030c:	andeq	pc, pc, r1
   10310:	strne	pc, [r4], #-2838	; 0xfffff4ea
   10314:	ldrtmi	sl, [r0], #-3648	; 0xfffff1c0
   10318:	tstne	r1, r6, lsl #22
   1031c:	bls	221374 <mkdtemp@@Base+0x1f6264>
   10320:	ldcne	8, cr15, [r8], {17}
   10324:	ldceq	8, cr15, [r8], {16}
   10328:	andvs	pc, r4, #165888	; 0x28800
   1032c:	stcne	8, cr15, [r6], {3}
   10330:	msreq	CPSR_s, pc, asr #32
   10334:	stceq	8, cr15, [r4], {3}
   10338:	sbcseq	lr, r2, #323584	; 0x4f000
   1033c:	andsmi	pc, r2, #1024	; 0x400
   10340:	stmdbls	fp, {r0, r1, r5, r7, fp, ip, lr, pc}
   10344:	lslle	r2, r0, #18
   10348:			; <UNDEFINED> instruction: 0x23abf64a
   1034c:			; <UNDEFINED> instruction: 0x23aaf6ca
   10350:	ldmib	sp, {r1, r2, r8, r9, sl, sp}^
   10354:	blx	fe8e5b82 <mkdtemp@@Base+0xfe8baa72>
   10358:	bl	2d4f68 <mkdtemp@@Base+0x2a9e58>
   1035c:	cpsie	a,#10
   10360:	ldrbtcs	r0, [r8], #-3
   10364:	andls	r4, r4, r8, asr r4
   10368:	blx	1d25de <mkdtemp@@Base+0x1a74ce>
   1036c:	svcge	0x00402213
   10370:	ldrtmi	r4, [sl], #-1083	; 0xfffffbc5
   10374:	stccc	8, cr15, [ip], #-76	; 0xffffffb4
   10378:	stccs	8, cr15, [ip], #-72	; 0xffffffb8
   1037c:	andcs	pc, sl, fp, lsl #16
   10380:	subvc	r7, ip, fp, lsl #1
   10384:	cmncs	r8, #4, 20	; 0x4000
   10388:	movwcs	r7, #19
   1038c:	strb	r7, [pc, #67]	; 103d7 <PEM_write_bio_PrivateKey@plt+0xb3db>
   10390:			; <UNDEFINED> instruction: 0x5609e9dd
   10394:	ubfx	r4, r8, #8, #22
   10398:	ldrbtmi	r4, [ip], #-3118	; 0xfffff3d2
   1039c:	stmdbls	r4, {r0, r4, r6, r9, sl, sp, lr, pc}
   103a0:	bmi	b7bc90 <mkdtemp@@Base+0xb50b80>
   103a4:			; <UNDEFINED> instruction: 0x46302311
   103a8:	tstls	r1, sl, ror r4
   103ac:	ldrmi	r9, [r9], -r0, lsl #4
   103b0:			; <UNDEFINED> instruction: 0xf7f42201
   103b4:	stmdacs	r0, {r3, r5, r6, r7, r9, fp, sp, lr, pc}
   103b8:			; <UNDEFINED> instruction: 0xf04fbfc4
   103bc:	strcs	r0, [r0], #-2312	; 0xfffff6f8
   103c0:	mcrge	7, 4, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
   103c4:	strcs	r2, [r0, #-776]	; 0xfffffcf8
   103c8:	movwls	r4, #18073	; 0x4699
   103cc:			; <UNDEFINED> instruction: 0x232b462c
   103d0:	andcc	pc, r0, fp, lsl #17
   103d4:	movwcs	lr, #34442	; 0x868a
   103d8:	movwls	r2, #17664	; 0x4500
   103dc:	bmi	809de0 <mkdtemp@@Base+0x7decd0>
   103e0:			; <UNDEFINED> instruction: 0xe64e447a
   103e4:	ldrtmi	r4, [r1], -r0, lsr #12
   103e8:	strtmi	r4, [ip], #-1578	; 0xfffff9d6
   103ec:	ldmib	r8!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   103f0:	ldrbmi	lr, [r1], -sp, ror #13
   103f4:			; <UNDEFINED> instruction: 0x462223db
   103f8:			; <UNDEFINED> instruction: 0xf7f44640
   103fc:	bl	24a864 <mkdtemp@@Base+0x21f754>
   10400:	ldr	r0, [r1], r4
   10404:	tstcs	r8, r4, lsl #10
   10408:	str	r2, [r1], -r0, asr #8
   1040c:	bl	fe64e3e4 <mkdtemp@@Base+0xfe6232d4>
   10410:	ldrdeq	lr, [ip, -sp]
   10414:	rscscc	pc, pc, #79	; 0x4f
   10418:	b	134e3f0 <mkdtemp@@Base+0x13232e0>
   1041c:			; <UNDEFINED> instruction: 0xf04f980c
   10420:			; <UNDEFINED> instruction: 0xf7f40b00
   10424:	str	lr, [ip, #2188]	; 0x88c
   10428:	andeq	r1, r5, lr, asr fp
   1042c:	muleq	r0, r4, r5
   10430:	strdeq	r1, [r5], -sl
   10434:	andeq	r1, r5, lr, lsr r3
   10438:	andeq	r1, r2, r2, ror #5
   1043c:	strdeq	r1, [r5], -r2
   10440:			; <UNDEFINED> instruction: 0x000212b2
   10444:	andeq	r1, r2, ip, lsl #5
   10448:	strdeq	r1, [r2], -r0
   1044c:	andeq	r1, r2, r4, asr #2
   10450:	andeq	r1, r2, r8, asr #2
   10454:	andeq	r0, r2, r2, ror #30
   10458:	muleq	r2, r4, pc	; <UNPREDICTABLE>
   1045c:	andeq	r0, r2, ip, lsl pc
   10460:			; <UNDEFINED> instruction: 0x4605b5f8
   10464:	tstlt	r9, lr, lsl #12
   10468:	andvs	r2, fp, r0, lsl #6
   1046c:			; <UNDEFINED> instruction: 0xf8c2f7fe
   10470:	mvnlt	r4, r4, lsl #12
   10474:	andcs	r4, r0, #40, 12	; 0x2800000
   10478:	strcs	r4, [r0, -r1, lsr #12]
   1047c:	ldc2l	7, cr15, [lr, #1016]	; 0x3f8
   10480:	teqlt	r8, r5, lsl #12
   10484:			; <UNDEFINED> instruction: 0xf7fe4620
   10488:	ldrtmi	pc, [r8], -r3, asr #18	; <UNPREDICTABLE>
   1048c:	ldmda	r6, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10490:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   10494:	strtmi	r4, [r0], -r1, lsl #12
   10498:			; <UNDEFINED> instruction: 0xf954f005
   1049c:			; <UNDEFINED> instruction: 0xb1204607
   104a0:	rscle	r2, pc, r0, lsl #28
   104a4:	eorsvs	r4, r0, pc, lsr #12
   104a8:			; <UNDEFINED> instruction: 0xf06fe7ec
   104ac:	strb	r0, [r9, r1, lsl #10]!
   104b0:	streq	pc, [r1, #-111]	; 0xffffff91
   104b4:	svclt	0x0000e7ec
   104b8:	blmi	822d3c <mkdtemp@@Base+0x7f7c2c>
   104bc:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   104c0:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   104c4:	strbtmi	r4, [r9], -lr, lsl #12
   104c8:	ldmdavs	fp, {r0, r2, r9, sl, lr}
   104cc:			; <UNDEFINED> instruction: 0xf04f9301
   104d0:	movwcs	r0, #768	; 0x300
   104d4:			; <UNDEFINED> instruction: 0xf7ff9300
   104d8:	strmi	pc, [r4], -r3, asr #31
   104dc:	blmi	63ebe4 <mkdtemp@@Base+0x613ad4>
   104e0:	stmdavs	ip!, {r0, r1, r9, sp}
   104e4:	ldrbtmi	r6, [fp], #-2345	; 0xfffff6d7
   104e8:	bvs	fe6c84fc <mkdtemp@@Base+0xfe69d3ec>
   104ec:	mrrcne	3, 1, r3, r0, cr12
   104f0:	addsmi	sp, r4, #28
   104f4:	ldmdbvs	sl, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   104f8:	svclt	0x00182a00
   104fc:			; <UNDEFINED> instruction: 0xd1f44291
   10500:	ldmdbmi	r0, {r1, r3, r4, fp, sp, lr}
   10504:	blls	21dcc <error@@Base+0x62f8>
   10508:			; <UNDEFINED> instruction: 0xf0044479
   1050c:	strmi	pc, [r4], -r3, ror #23
   10510:			; <UNDEFINED> instruction: 0xf7f49800
   10514:	bmi	34a56c <mkdtemp@@Base+0x31f45c>
   10518:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   1051c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10520:	subsmi	r9, sl, r1, lsl #22
   10524:	strtmi	sp, [r0], -r5, lsl #2
   10528:	ldcllt	0, cr11, [r0, #-8]!
   1052c:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   10530:			; <UNDEFINED> instruction: 0xf7f4e7e7
   10534:	svclt	0x0000eb06
   10538:	andeq	r1, r5, r8, lsl #11
   1053c:	muleq	r0, r4, r5
   10540:	andeq	r0, r5, sl, ror lr
   10544:	andeq	r0, r2, ip, ror #28
   10548:	andeq	r1, r5, sl, lsr #10
   1054c:	andeq	r0, r2, sl, asr #27
   10550:			; <UNDEFINED> instruction: 0x4605b5f8
   10554:			; <UNDEFINED> instruction: 0xf7fe460e
   10558:	movtlt	pc, #2125	; 0x84d	; <UNPREDICTABLE>
   1055c:	strtmi	r4, [r8], -r4, lsl #12
   10560:			; <UNDEFINED> instruction: 0xf7ff4621
   10564:	strmi	pc, [r5], -r9, lsr #31
   10568:	strtmi	fp, [r0], -r0, lsr #2
   1056c:			; <UNDEFINED> instruction: 0xf8d0f7fe
   10570:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   10574:			; <UNDEFINED> instruction: 0xf7fe4620
   10578:	strmi	pc, [r7], -r9, lsr #21
   1057c:			; <UNDEFINED> instruction: 0xf7fe4620
   10580:	ldrtmi	pc, [r3], -r1, asr #20	; <UNPREDICTABLE>
   10584:	strmi	r2, [r1], -r1, lsl #4
   10588:			; <UNDEFINED> instruction: 0xf7f44638
   1058c:	stmdacs	r1, {r2, r4, r6, r9, fp, sp, lr, pc}
   10590:	ldrtmi	sp, [r0], -fp, ror #1
   10594:	ldreq	pc, [r7, #-111]	; 0xffffff91
   10598:	stmdb	ip!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1059c:	rscle	r2, r4, r0, lsl #16
   105a0:	ldcl	7, cr15, [r6], #976	; 0x3d0
   105a4:	ldreq	pc, [r7, #-111]	; 0xffffff91
   105a8:	andvs	r2, r3, r0, lsr #6
   105ac:			; <UNDEFINED> instruction: 0xf06fe7dd
   105b0:	ldrb	r0, [sp, r1, lsl #10]
   105b4:	ldmdavs	fp, {r0, r1, r6, sl, fp, sp, lr}^
   105b8:	andle	r2, r7, r1, lsl #22
   105bc:	tstle	r2, r2, lsl #22
   105c0:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   105c4:	stmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
   105c8:			; <UNDEFINED> instruction: 0x47704478
   105cc:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   105d0:	svclt	0x00004770
   105d4:	andeq	r0, r2, r2, asr #27
   105d8:	andeq	r0, r2, r4, lsr sp
   105dc:	andeq	r0, r2, lr, lsr #27
   105e0:	bmi	a62a88 <mkdtemp@@Base+0xa37978>
   105e4:	blmi	a617d0 <mkdtemp@@Base+0xa366c0>
   105e8:	mvnsmi	lr, sp, lsr #18
   105ec:	stmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   105f0:	strmi	fp, [r0], r6, lsl #1
   105f4:	ldmdavs	r2, {r0, sl, fp, sp, pc}
   105f8:			; <UNDEFINED> instruction: 0xf04f9205
   105fc:	blgt	3d0e04 <mkdtemp@@Base+0x3a5cf4>
   10600:	andeq	lr, pc, r4, lsl #17
   10604:			; <UNDEFINED> instruction: 0xf7f34640
   10608:			; <UNDEFINED> instruction: 0x4607ef5a
   1060c:	ldmdb	lr!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10610:	ldcle	14, cr1, [r8], {5}
   10614:	vceq.f32	d26, d0, d2
   10618:	mul	ip, pc, r5	; <UNPREDICTABLE>
   1061c:	andcs	r4, r0, #1048576	; 0x100000
   10620:			; <UNDEFINED> instruction: 0xf7f44638
   10624:	bicslt	lr, r0, r2, ror #20
   10628:			; <UNDEFINED> instruction: 0xf7f34620
   1062c:			; <UNDEFINED> instruction: 0xf856eeb2
   10630:			; <UNDEFINED> instruction: 0x1c6b5b04
   10634:	strtmi	sp, [r8], -r5
   10638:	stcl	7, cr15, [r4, #972]!	; 0x3cc
   1063c:	stmdacs	r0, {r2, r9, sl, lr}
   10640:			; <UNDEFINED> instruction: 0xf04fd1ec
   10644:	bmi	49de48 <mkdtemp@@Base+0x472d38>
   10648:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   1064c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10650:	subsmi	r9, sl, r5, lsl #22
   10654:			; <UNDEFINED> instruction: 0x4628d113
   10658:	pop	{r1, r2, ip, sp, pc}
   1065c:	strdcs	r8, [r1, -r0]
   10660:			; <UNDEFINED> instruction: 0xf7f44620
   10664:	strtmi	lr, [r1], -r2, ror #21
   10668:			; <UNDEFINED> instruction: 0xf7f34640
   1066c:	stmdacs	r1, {r4, r5, r7, r9, sl, fp, sp, lr, pc}
   10670:	strtmi	sp, [r0], -r9, ror #1
   10674:	ldrbcc	pc, [pc, #79]!	; 106cb <PEM_write_bio_PrivateKey@plt+0xb6cf>	; <UNPREDICTABLE>
   10678:	mcr	7, 4, pc, cr10, cr3, {7}	; <UNPREDICTABLE>
   1067c:			; <UNDEFINED> instruction: 0xf7f4e7e3
   10680:	svclt	0x0000ea60
   10684:	andeq	r1, r5, r0, ror #8
   10688:	muleq	r0, r4, r5
   1068c:	andeq	r1, r2, ip, asr r2
   10690:	strdeq	r1, [r5], -sl
   10694:	ldrbmi	lr, [r0, sp, lsr #18]!
   10698:	bcs	3c8b0 <mkdtemp@@Base+0x117a0>
   1069c:	sbcshi	pc, pc, r0
   106a0:	strmi	r2, [r6], -r0, lsl #6
   106a4:	andcs	r6, pc, r3, lsl r0	; <UNPREDICTABLE>
   106a8:	ldrmi	r4, [r7], -sp, lsl #12
   106ac:			; <UNDEFINED> instruction: 0xf968f7ff
   106b0:	stmdacs	r0, {r2, r9, sl, lr}
   106b4:	sbcshi	pc, r6, r0
   106b8:	vceq.f32	d2, d0, d3
   106bc:	ldm	pc, {r1, r2, r4, r6, r7, pc}^	; <UNPREDICTABLE>
   106c0:	ldrmi	pc, [ip], -r6
   106c4:	eorcs	r0, r0, r3, ror #4
   106c8:	b	8ce6a0 <mkdtemp@@Base+0x8a3590>
   106cc:	mvnvs	r4, r5, lsl #12
   106d0:			; <UNDEFINED> instruction: 0xf0002800
   106d4:	umaalcs	r8, r0, r7, r0
   106d8:	b	6ce6b0 <mkdtemp@@Base+0x6a35a0>
   106dc:	lslvs	r4, r1, #12
   106e0:			; <UNDEFINED> instruction: 0xf0002800
   106e4:	strtmi	r8, [r8], -pc, lsl #1
   106e8:			; <UNDEFINED> instruction: 0xf88cf015
   106ec:	eorvs	r2, r6, r0, lsl #10
   106f0:			; <UNDEFINED> instruction: 0x4628603c
   106f4:	pop	{r2, ip, sp, pc}
   106f8:			; <UNDEFINED> instruction: 0xf5a587f0
   106fc:			; <UNDEFINED> instruction: 0xf5b36380
   10700:	vrecps.f32	<illegal reg q2.5>, q0, q8
   10704:			; <UNDEFINED> instruction: 0xf04f80a9
   10708:			; <UNDEFINED> instruction: 0xf8c00a00
   1070c:			; <UNDEFINED> instruction: 0xf7f3a008
   10710:	strmi	lr, [r0], sl, ror #31
   10714:	rsble	r2, fp, r0, lsl #16
   10718:	ldm	r0!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1071c:	stmdacs	r0, {r0, r7, r9, sl, lr}
   10720:	addshi	pc, r1, r0
   10724:	tstne	r1, pc, asr #32	; <UNPREDICTABLE>
   10728:	ldcl	7, cr15, [r2, #972]!	; 0x3cc
   1072c:	cmnle	ip, r0, lsl #16
   10730:			; <UNDEFINED> instruction: 0xf06f4640
   10734:			; <UNDEFINED> instruction: 0xf7f40515
   10738:	strbmi	lr, [r8], -r2, lsr #22
   1073c:	mrrc	7, 15, pc, r2, cr4	; <UNPREDICTABLE>
   10740:			; <UNDEFINED> instruction: 0xf7ff4620
   10744:	strtmi	pc, [r8], -pc, ror #16
   10748:	pop	{r2, ip, sp, pc}
   1074c:			; <UNDEFINED> instruction: 0xf5b587f0
   10750:			; <UNDEFINED> instruction: 0xf0406f80
   10754:			; <UNDEFINED> instruction: 0xf7f48081
   10758:	strmi	lr, [r0], r2, lsr #24
   1075c:	suble	r2, pc, r0, lsl #16
   10760:	strtmi	r2, [r9], -r0, lsl #6
   10764:	ldrmi	r6, [sl], -r3, ror #1
   10768:	stmib	sp, {r1, r8, r9, ip, pc}^
   1076c:			; <UNDEFINED> instruction: 0xf7f33300
   10770:	mvnlt	lr, lr, asr #24
   10774:			; <UNDEFINED> instruction: 0xf7f34640
   10778:	biclt	lr, r8, r4, asr lr
   1077c:			; <UNDEFINED> instruction: 0xf8c42000
   10780:			; <UNDEFINED> instruction: 0xf7f4800c
   10784:			; <UNDEFINED> instruction: 0xe7b1e9f0
   10788:	svcvc	0x00c0f5b5
   1078c:	vqadd.s8	d29, d0, d6
   10790:	addsmi	r2, sp, #603979776	; 0x24000000
   10794:			; <UNDEFINED> instruction: 0xf5b5d04a
   10798:	svclt	0x00047f80
   1079c:	addsne	pc, pc, r0, asr #4
   107a0:	andle	r6, lr, r0, lsr #2
   107a4:	mvnscc	pc, #79	; 0x4f
   107a8:	ldreq	pc, [r7, #-111]!	; 0xffffff91
   107ac:	strb	r6, [r7, r3, lsr #2]
   107b0:			; <UNDEFINED> instruction: 0xf06f4640
   107b4:			; <UNDEFINED> instruction: 0xf7f40515
   107b8:			; <UNDEFINED> instruction: 0xe7c1e9d6
   107bc:	sbccs	pc, fp, r0, asr #4
   107c0:			; <UNDEFINED> instruction: 0xf04f6120
   107c4:			; <UNDEFINED> instruction: 0xf8c40800
   107c8:			; <UNDEFINED> instruction: 0xf7f48014
   107cc:	strmi	lr, [r5], -r4, lsl #16
   107d0:			; <UNDEFINED> instruction: 0xf7f3b148
   107d4:	stmdacs	r1, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}
   107d8:	strtmi	sp, [r8], -ip, lsr #32
   107dc:	ldreq	pc, [r5, #-111]	; 0xffffff91
   107e0:	mcrr	7, 15, pc, r6, cr3	; <UNPREDICTABLE>
   107e4:			; <UNDEFINED> instruction: 0xf7f3e7ac
   107e8:			; <UNDEFINED> instruction: 0xf06fec44
   107ec:	str	r0, [r7, r1, lsl #10]!
   107f0:	b	ff14e7c8 <mkdtemp@@Base+0xff1236b8>
   107f4:			; <UNDEFINED> instruction: 0xf7f44640
   107f8:			; <UNDEFINED> instruction: 0xf06febf6
   107fc:	ldr	r0, [pc, r1, lsl #10]
   10800:	ldmib	r0!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10804:	streq	pc, [r1, #-111]	; 0xffffff91
   10808:			; <UNDEFINED> instruction: 0x4629e79a
   1080c:			; <UNDEFINED> instruction: 0x464a4653
   10810:			; <UNDEFINED> instruction: 0xf7f34640
   10814:	stmdacs	r0, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
   10818:	ldrbmi	sp, [r0], -sl, lsl #1
   1081c:	andhi	pc, r8, r4, asr #17
   10820:	b	feb4e7f8 <mkdtemp@@Base+0xfeb236e8>
   10824:			; <UNDEFINED> instruction: 0xf7f44648
   10828:	smmls	pc, lr, fp, lr	; <UNPREDICTABLE>
   1082c:	eorsvc	pc, r3, pc, asr #8
   10830:	strb	r6, [r6, r0, lsr #2]
   10834:	strtmi	r4, [r8], -r1, lsl #12
   10838:	bl	24e810 <mkdtemp@@Base+0x223700>
   1083c:	cmnvs	r5, r0, asr #12
   10840:	ldc	7, cr15, [r6], {243}	; 0xf3
   10844:			; <UNDEFINED> instruction: 0x4640e752
   10848:	streq	pc, [r1, #-111]	; 0xffffff91
   1084c:	b	fe5ce824 <mkdtemp@@Base+0xfe5a3714>
   10850:			; <UNDEFINED> instruction: 0xf7f44648
   10854:	ldrb	lr, [r3, -r8, asr #23]!
   10858:	ldreq	pc, [r7, #-111]!	; 0xffffff91
   1085c:			; <UNDEFINED> instruction: 0xf06fe770
   10860:	strb	r0, [r6, -r9, lsl #10]
   10864:	streq	pc, [r1, #-111]	; 0xffffff91
   10868:			; <UNDEFINED> instruction: 0xf06fe743
   1086c:	strb	r0, [r7, -r9, lsl #10]!
   10870:	svcmi	0x00f0e92d
   10874:	strmi	fp, [sl], -fp, lsl #1
   10878:	smlatbls	r1, r9, fp, r4
   1087c:	stmibmi	r9!, {r1, r2, r9, sl, lr}
   10880:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   10884:	movwls	r6, #38939	; 0x981b
   10888:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1088c:	andsvs	r2, r3, r0, lsl #6
   10890:			; <UNDEFINED> instruction: 0xf7ff6800
   10894:			; <UNDEFINED> instruction: 0x4605f875
   10898:			; <UNDEFINED> instruction: 0xf0002800
   1089c:	ldmdavs	r4!, {r8, pc}
   108a0:			; <UNDEFINED> instruction: 0xf2002c0d
   108a4:	ldm	pc, {r1, r2, r3, r5, r6, r7, pc}^	; <UNPREDICTABLE>
   108a8:	sbceq	pc, ip, r4, lsl r0	; <UNPREDICTABLE>
   108ac:			; <UNDEFINED> instruction: 0x00720099
   108b0:	sbceq	r0, ip, lr
   108b4:			; <UNDEFINED> instruction: 0x00720099
   108b8:	rsceq	r0, ip, lr
   108bc:	rsbseq	r0, r2, ip, ror #1
   108c0:	andeq	r0, lr, r2, ror r0
   108c4:	ldmibvs	r3!, {r1, r2, r3}^
   108c8:	eorcs	fp, r0, r3, ror #3
   108cc:	stmdb	r0!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   108d0:	mvnvs	r4, r7, lsl #12
   108d4:			; <UNDEFINED> instruction: 0xf0002800
   108d8:			; <UNDEFINED> instruction: 0xf8d680eb
   108dc:	ldmdavs	r4!, {r2, r3, r4, lr, pc}
   108e0:	ldrdeq	pc, [r0], -ip
   108e4:	ldrdne	pc, [r4], -ip
   108e8:	ldrdcs	pc, [r8], -ip
   108ec:	ldrdcc	pc, [ip], -ip
   108f0:			; <UNDEFINED> instruction: 0xf8dcc70f
   108f4:			; <UNDEFINED> instruction: 0xf8dc0010
   108f8:			; <UNDEFINED> instruction: 0xf8dc1014
   108fc:			; <UNDEFINED> instruction: 0xf8dc2018
   10900:	smladgt	pc, ip, r0, r3	; <UNPREDICTABLE>
   10904:	movweq	pc, #49572	; 0xc1a4	; <UNPREDICTABLE>
   10908:	ldmdble	r8, {r0, r8, r9, fp, sp}^
   1090c:	andcs	r4, r3, #137216	; 0x21800
   10910:	and	r4, r3, fp, ror r4
   10914:	tstcc	ip, #630784	; 0x9a000
   10918:	andle	r1, ip, r1, asr ip
   1091c:	mvnsle	r4, r2, lsr #5
   10920:	cmplt	r3, fp, asr r9
   10924:			; <UNDEFINED> instruction: 0x46294630
   10928:			; <UNDEFINED> instruction: 0xf902f000
   1092c:	strmi	r2, [r6], -r0, lsl #8
   10930:			; <UNDEFINED> instruction: 0xf0402800
   10934:	blls	70be0 <mkdtemp@@Base+0x45ad0>
   10938:	strtmi	r2, [r1], r0, lsl #8
   1093c:	strtmi	r4, [r3], r0, lsr #13
   10940:	andsvs	r4, sp, r2, lsr #13
   10944:	strtmi	r4, [r6], -r7, lsr #12
   10948:	strtmi	r4, [r8], -r5, lsr #12
   1094c:			; <UNDEFINED> instruction: 0xff6af7fe
   10950:			; <UNDEFINED> instruction: 0xf7f34638
   10954:			; <UNDEFINED> instruction: 0x4650ee7a
   10958:	mrc	7, 3, APSR_nzcv, cr6, cr3, {7}
   1095c:			; <UNDEFINED> instruction: 0xf7f34658
   10960:			; <UNDEFINED> instruction: 0x4640ee74
   10964:	mrc	7, 3, APSR_nzcv, cr0, cr3, {7}
   10968:			; <UNDEFINED> instruction: 0xf7f34648
   1096c:	strtmi	lr, [r0], -lr, ror #28
   10970:	mcr	7, 3, pc, cr10, cr3, {7}	; <UNPREDICTABLE>
   10974:	blmi	1aa3330 <mkdtemp@@Base+0x1a78220>
   10978:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1097c:	blls	26a9ec <mkdtemp@@Base+0x23f8dc>
   10980:			; <UNDEFINED> instruction: 0xf040405a
   10984:	ldrtmi	r8, [r0], -sl, asr #1
   10988:	pop	{r0, r1, r3, ip, sp, pc}
   1098c:	ldmdbvs	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10990:			; <UNDEFINED> instruction: 0xf7f36128
   10994:	strmi	lr, [r7], -r0, lsr #30
   10998:	stmdacs	r0, {r3, r5, r6, r8, sp, lr}
   1099c:	addhi	pc, r8, r0
   109a0:			; <UNDEFINED> instruction: 0xf7f36970
   109a4:			; <UNDEFINED> instruction: 0x4601ec96
   109a8:			; <UNDEFINED> instruction: 0xf7f34638
   109ac:	stmdacs	r1, {r1, r2, r4, r8, sl, fp, sp, lr, pc}
   109b0:	addhi	pc, r6, r0, asr #32
   109b4:			; <UNDEFINED> instruction: 0xf1a46834
   109b8:	blcs	515e8 <mkdtemp@@Base+0x264d8>
   109bc:	blvs	1c46c5c <mkdtemp@@Base+0x1c1bb4c>
   109c0:	stmia	r0!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   109c4:	cmnvs	r8, #7340032	; 0x700000
   109c8:	teqle	r8, r0, lsl #16
   109cc:	strmi	r4, [r1], r4, lsl #12
   109d0:	strmi	r4, [r3], r0, lsl #13
   109d4:			; <UNDEFINED> instruction: 0xf04f4682
   109d8:			; <UNDEFINED> instruction: 0xe7b636ff
   109dc:	ldmvs	r0!, {r0, r1, r2, r8, r9, fp, sp, pc}^
   109e0:	stmdbge	r5, {r1, r2, r9, fp, sp, pc}
   109e4:	ldmdb	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   109e8:	stmdbge	r8, {r4, r5, r6, r7, fp, sp, lr}
   109ec:			; <UNDEFINED> instruction: 0xf7f32200
   109f0:	stmdals	r5, {r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
   109f4:	ldcl	7, cr15, [ip, #972]!	; 0x3cc
   109f8:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   109fc:	stmdals	r6, {r2, r5, r6, ip, lr, pc}
   10a00:	ldcl	7, cr15, [r6, #972]!	; 0x3cc
   10a04:	stmdacs	r0, {r7, r9, sl, lr}
   10a08:	stmdals	r7, {r2, r4, r5, r6, ip, lr, pc}
   10a0c:	ldcl	7, cr15, [r0, #972]!	; 0x3cc
   10a10:	stmdacs	r0, {r0, r7, r9, sl, lr}
   10a14:	stmdals	r8, {r3, r5, r6, ip, lr, pc}
   10a18:	stcl	7, cr15, [sl, #972]!	; 0x3cc
   10a1c:	stmdacs	r0, {r2, r9, sl, lr}
   10a20:	stmiavs	r8!, {r1, r2, r4, r5, r6, ip, lr, pc}^
   10a24:	strbmi	r4, [r2], -fp, asr #12
   10a28:			; <UNDEFINED> instruction: 0xf7f34659
   10a2c:	orrlt	lr, r8, #1952	; 0x7a0
   10a30:	andcs	r6, r0, #232, 16	; 0xe80000
   10a34:			; <UNDEFINED> instruction: 0xf7f34621
   10a38:	stmdacs	r0, {r1, r2, r5, r6, r8, sl, fp, sp, lr, pc}
   10a3c:	ldmdavs	r4!, {r2, r3, r6, ip, lr, pc}
   10a40:	ldmvs	r0!, {r2, r5, r6, r8, r9, sl, sp, lr, pc}
   10a44:	stmdbge	r3, {r2, r9, fp, sp, pc}
   10a48:			; <UNDEFINED> instruction: 0xf7f42300
   10a4c:	stmdals	r3, {r2, r4, r5, r7, r9, fp, sp, lr, pc}
   10a50:	stcl	7, cr15, [lr, #972]	; 0x3cc
   10a54:	cmplt	r8, #7340032	; 0x700000
   10a58:			; <UNDEFINED> instruction: 0xf7f39804
   10a5c:	strmi	lr, [r2], sl, asr #27
   10a60:	suble	r2, lr, r0, lsl #16
   10a64:	movwcs	r4, #1538	; 0x602
   10a68:	ldrtmi	r6, [r9], -r8, lsr #17
   10a6c:	stcl	7, cr15, [r0], {243}	; 0xf3
   10a70:	mvnle	r2, r0, lsl #16
   10a74:			; <UNDEFINED> instruction: 0xf06f4604
   10a78:	pkhbtmi	r0, r1, r5, lsl #12
   10a7c:	strmi	r4, [r3], r0, lsl #13
   10a80:	strcs	lr, [r0], #-1891	; 0xfffff89d
   10a84:	streq	pc, [sp], -pc, rrx
   10a88:	strtmi	r4, [r0], r1, lsr #13
   10a8c:	strtmi	r4, [r2], r3, lsr #13
   10a90:	ldrb	r4, [sl, -r7, lsr #12]
   10a94:			; <UNDEFINED> instruction: 0xf06f4682
   10a98:			; <UNDEFINED> instruction: 0x46070615
   10a9c:			; <UNDEFINED> instruction: 0x4604e755
   10aa0:	strmi	r4, [r0], r1, lsl #13
   10aa4:	strmi	r4, [r2], r3, lsl #13
   10aa8:			; <UNDEFINED> instruction: 0xf06f4607
   10aac:	strb	r0, [ip, -r1, lsl #12]
   10ab0:			; <UNDEFINED> instruction: 0x46b9463c
   10ab4:			; <UNDEFINED> instruction: 0x46bb46b8
   10ab8:			; <UNDEFINED> instruction: 0xf06f46ba
   10abc:	strb	r0, [r4, -r1, lsl #12]
   10ac0:			; <UNDEFINED> instruction: 0xf06f2400
   10ac4:	bfi	r0, r5, #12, #20
   10ac8:	strmi	r4, [r1], r4, lsl #12
   10acc:	strmi	r4, [r2], r0, lsl #13
   10ad0:			; <UNDEFINED> instruction: 0xf06f4607
   10ad4:	ldr	r0, [r8, -r1, lsl #12]!
   10ad8:			; <UNDEFINED> instruction: 0xf06f4681
   10adc:	pkhbtmi	r0, r0, r5, lsl #12
   10ae0:	strmi	r4, [r2], r3, lsl #13
   10ae4:	ldr	r4, [r0, -r7, lsl #12]!
   10ae8:	strmi	r4, [r2], r4, lsl #12
   10aec:			; <UNDEFINED> instruction: 0xf06f4607
   10af0:	str	r0, [sl, -r1, lsl #12]!
   10af4:	strmi	r4, [r1], r4, lsl #12
   10af8:	strmi	r4, [r7], -r2, lsl #13
   10afc:	streq	pc, [r1], -pc, rrx
   10b00:	strmi	lr, [r4], -r3, lsr #14
   10b04:	strmi	r4, [r0], r1, lsl #13
   10b08:			; <UNDEFINED> instruction: 0xf06f4683
   10b0c:	ldr	r0, [ip, -r1, lsl #12]
   10b10:	strmi	r4, [r7], -r2, lsl #13
   10b14:	streq	pc, [r1], -pc, rrx
   10b18:			; <UNDEFINED> instruction: 0xf7f4e717
   10b1c:	svclt	0x0000e812
   10b20:	muleq	r0, r4, r5
   10b24:	andeq	r1, r5, r4, asr #3
   10b28:	andeq	r0, r5, r0, asr sl
   10b2c:	andeq	r1, r5, ip, asr #1
   10b30:	mvnsmi	lr, #737280	; 0xb4000
   10b34:			; <UNDEFINED> instruction: 0xf0002900
   10b38:			; <UNDEFINED> instruction: 0xf8d08089
   10b3c:			; <UNDEFINED> instruction: 0xf1b88044
   10b40:			; <UNDEFINED> instruction: 0xf0000f00
   10b44:	strmi	r8, [pc], -r3, lsl #1
   10b48:	mrc2	7, 7, pc, cr10, cr14, {7}
   10b4c:	stmdacs	r0, {r2, r9, sl, lr}
   10b50:			; <UNDEFINED> instruction: 0xf8d8d07f
   10b54:	stmdavs	r0, {ip}
   10b58:			; <UNDEFINED> instruction: 0xf856f004
   10b5c:			; <UNDEFINED> instruction: 0xb1284605
   10b60:			; <UNDEFINED> instruction: 0xf7fe4620
   10b64:	strtmi	pc, [r8], -r3, asr #29
   10b68:	mvnshi	lr, #12386304	; 0xbd0000
   10b6c:	ldrsbtne	pc, [r0], -r8	; <UNPREDICTABLE>
   10b70:			; <UNDEFINED> instruction: 0xf0046b20
   10b74:	strmi	pc, [r5], -r9, asr #16
   10b78:	mvnsle	r2, r0, lsl #16
   10b7c:	ldrsbtne	pc, [r4], -r8	; <UNPREDICTABLE>
   10b80:			; <UNDEFINED> instruction: 0xf0046b60
   10b84:	strmi	pc, [r5], -r1, asr #16
   10b88:	mvnle	r2, r0, lsl #16
   10b8c:	movwcs	lr, #10712	; 0x29d8
   10b90:	movwcs	lr, #10692	; 0x29c4
   10b94:	ldrdcc	pc, [r4], -r8
   10b98:			; <UNDEFINED> instruction: 0xf8d86063
   10b9c:	cmplt	r8, #16
   10ba0:	svc	0x00b0f7f3
   10ba4:	stmdacs	r0, {r5, r8, sp, lr}
   10ba8:	ldmib	r8, {r0, r2, r3, r6, ip, lr, pc}^
   10bac:	stmib	r4, {r3, r8, r9, sp}^
   10bb0:	ldmib	r8, {r3, r8, r9, sp}^
   10bb4:	stmib	r4, {r1, r3, r8, r9, sp}^
   10bb8:			; <UNDEFINED> instruction: 0xf8d8230a
   10bbc:	biclt	r0, r8, r8, lsr r0
   10bc0:	teqeq	r8, r4, lsl #2	; <UNPREDICTABLE>
   10bc4:	mrc2	7, 2, pc, cr4, cr15, {7}
   10bc8:			; <UNDEFINED> instruction: 0xf8d8b9d8
   10bcc:			; <UNDEFINED> instruction: 0xb120003c
   10bd0:	svc	0x0098f7f3
   10bd4:	stmdacs	r0, {r5, r6, r7, r8, r9, sp, lr}
   10bd8:			; <UNDEFINED> instruction: 0xf8d8d035
   10bdc:			; <UNDEFINED> instruction: 0xf5b00014
   10be0:	stmdale	fp, {r7, r8, r9, sl, fp, ip, sp, lr}
   10be4:	smcvs	2968	; 0xb98
   10be8:	tstlt	r8, r8, ror ip
   10bec:	mrc2	7, 3, pc, cr14, cr14, {7}
   10bf0:			; <UNDEFINED> instruction: 0xe7b8647c
   10bf4:	strb	r6, [r8, r0, lsr #7]!
   10bf8:	ldrb	r6, [r6, r5, lsr #2]
   10bfc:	streq	pc, [r9, #-111]	; 0xffffff91
   10c00:	strmi	lr, [r5], -lr, lsr #15
   10c04:	smlatbcs	r4, ip, r7, lr
   10c08:	bl	1f4ebdc <mkdtemp@@Base+0x1f23acc>
   10c0c:	lslvs	r4, r1, #13
   10c10:			; <UNDEFINED> instruction: 0xf8d8b1c8
   10c14:	stmdacs	r0, {r2, r4}
   10c18:	strcs	sp, [r0], -r5, ror #1
   10c1c:			; <UNDEFINED> instruction: 0xf8d8e004
   10c20:			; <UNDEFINED> instruction: 0x36010014
   10c24:	ldmible	lr, {r4, r5, r7, r9, lr}^
   10c28:			; <UNDEFINED> instruction: 0x3018f8d8
   10c2c:	eoreq	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   10c30:	svc	0x0068f7f3
   10c34:	eoreq	pc, r6, r9, asr #16
   10c38:			; <UNDEFINED> instruction: 0x9018f8d4
   10c3c:	eorcc	pc, r6, r9, asr r8	; <UNPREDICTABLE>
   10c40:	mvnle	r2, r0, lsl #22
   10c44:			; <UNDEFINED> instruction: 0xf06f6166
   10c48:	str	r0, [r9, r1, lsl #10]
   10c4c:	streq	pc, [r9, #-111]	; 0xffffff91
   10c50:			; <UNDEFINED> instruction: 0xf06fe789
   10c54:	str	r0, [r6, r1, lsl #10]
   10c58:	stfvsd	f3, [r0], {24}
   10c5c:	svclt	0x00183800
   10c60:	ldrbmi	r2, [r0, -r1]!
   10c64:	addlt	fp, r2, r0, ror r5
   10c68:			; <UNDEFINED> instruction: 0x46154c18
   10c6c:	ldrbtmi	r4, [ip], #-2840	; 0xfffff4e8
   10c70:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   10c74:			; <UNDEFINED> instruction: 0xf04f9301
   10c78:	movwcs	r0, #768	; 0x300
   10c7c:	mrslt	r9, LR_svc
   10c80:			; <UNDEFINED> instruction: 0xf7fd6013
   10c84:			; <UNDEFINED> instruction: 0x4606fcd7
   10c88:	andcs	fp, r0, #208, 2	; 0x34
   10c8c:			; <UNDEFINED> instruction: 0xf0034669
   10c90:	strmi	pc, [r4], -pc, ror #29
   10c94:	ldmdblt	ip, {fp, ip, pc}
   10c98:	eorvs	fp, r8, r5, lsl r1
   10c9c:	strls	r4, [r0], #-1568	; 0xfffff9e0
   10ca0:	mcrr	7, 15, pc, ip, cr3	; <UNPREDICTABLE>
   10ca4:			; <UNDEFINED> instruction: 0xf7fd4630
   10ca8:	bmi	2d017c <mkdtemp@@Base+0x2a506c>
   10cac:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   10cb0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10cb4:	subsmi	r9, sl, r1, lsl #22
   10cb8:	strtmi	sp, [r0], -r5, lsl #2
   10cbc:	ldcllt	0, cr11, [r0, #-8]!
   10cc0:	streq	pc, [r1], #-111	; 0xffffff91
   10cc4:			; <UNDEFINED> instruction: 0xf7f3e7f1
   10cc8:	svclt	0x0000ef3c
   10ccc:	ldrdeq	r0, [r5], -r6
   10cd0:	muleq	r0, r4, r5
   10cd4:	muleq	r5, r6, sp
   10cd8:	svclt	0x00182900
   10cdc:	andsle	r2, ip, r0, lsl #16
   10ce0:	andcs	r4, r3, #17408	; 0x4400
   10ce4:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
   10ce8:	and	r6, r4, r4, lsl #16
   10cec:	tstcc	ip, #630784	; 0x9a000
   10cf0:	svccc	0x00fff1b2
   10cf4:	addsmi	sp, r4, #15
   10cf8:	ldmdbvs	fp, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   10cfc:	stfvsp	f3, [r3], {91}	; 0x5b
   10d00:	blvs	ff63d2d4 <mkdtemp@@Base+0xff6121c4>
   10d04:	andcs	fp, r0, #96, 2
   10d08:			; <UNDEFINED> instruction: 0xf868f00b
   10d0c:	svclt	0x00182801
   10d10:	eorseq	pc, r9, pc, rrx
   10d14:	andcs	sp, r0, r0, lsl #2
   10d18:			; <UNDEFINED> instruction: 0xf06fbd10
   10d1c:	ldrbmi	r0, [r0, -r9]!
   10d20:	andeq	pc, r9, pc, rrx
   10d24:	svclt	0x0000bd10
   10d28:	andeq	r0, r5, sl, ror r6
   10d2c:			; <UNDEFINED> instruction: 0x4606b5f8
   10d30:	strcs	r4, [r3], #-3874	; 0xfffff0de
   10d34:	ldrbtmi	r4, [pc], #-3362	; 10d3c <PEM_write_bio_PrivateKey@plt+0xbd40>
   10d38:			; <UNDEFINED> instruction: 0x4631447d
   10d3c:			; <UNDEFINED> instruction: 0xf7f44638
   10d40:			; <UNDEFINED> instruction: 0x4602e910
   10d44:	stmiavs	r8!, {r3, r4, r8, r9, fp, ip, sp, pc}
   10d48:	ldfltp	f3, [r8]
   10d4c:	ldrtmi	r6, [r8], -fp, ror #18
   10d50:	rscsle	r2, sl, r0, lsl #22
   10d54:	blcs	2589e8 <mkdtemp@@Base+0x22d8d8>
   10d58:	ldm	pc, {r2, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   10d5c:	streq	pc, [r6, #-3]
   10d60:	stmdbcs	r3!, {r0, r2, r5, r8, r9, sl, sp}
   10d64:			; <UNDEFINED> instruction: 0x21232b23
   10d68:	blmi	599574 <mkdtemp@@Base+0x56e464>
   10d6c:	stmdbvs	r8!, {r0, r1, r8, sp}
   10d70:	and	r4, r3, fp, ror r4
   10d74:	tstcc	ip, #626688	; 0x99000
   10d78:	andle	r1, lr, ip, asr #24
   10d7c:	mvnsle	r4, sl, lsl #5
   10d80:	stmdbcs	r0, {r0, r3, r4, r8, fp, sp, lr}
   10d84:	addmi	fp, r8, #24, 30	; 0x60
   10d88:	ldmdavs	r8, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   10d8c:	bvs	feb40574 <mkdtemp@@Base+0xfeb15464>
   10d90:	cfstr64ne	mvdx3, [r7], #-112	; 0xffffff90
   10d94:	stmdavs	pc!, {r4, ip, lr, pc}	; <UNPREDICTABLE>
   10d98:	stmdami	fp, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   10d9c:	cfldrdlt	mvd4, [r8, #480]!	; 0x1e0
   10da0:	strb	r2, [r2, ip, lsl #4]!
   10da4:	strb	r4, [r0, r2, lsr #12]!
   10da8:	ldrb	r2, [lr, r2, lsl #4]
   10dac:	ldrb	r2, [ip, r3, lsl #4]
   10db0:	ldrb	r2, [sl, r8, lsl #4]
   10db4:	ldrb	r2, [r8, sl, lsl #4]
   10db8:	ldcllt	0, cr2, [r8]
   10dbc:	strdeq	r0, [r2], -r2
   10dc0:	andeq	r0, r5, r8, lsr #12
   10dc4:	strdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   10dc8:	andeq	r0, r2, ip, asr r5
   10dcc:			; <UNDEFINED> instruction: 0x460db570
   10dd0:	addlt	r4, r2, sl, lsl r9
   10dd4:	ldrbtmi	r4, [r9], #-2842	; 0xfffff4e6
   10dd8:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   10ddc:			; <UNDEFINED> instruction: 0xf04f9301
   10de0:	movwcs	r0, #768	; 0x300
   10de4:	tstlt	r2, #0, 6
   10de8:	ldrmi	r4, [r0], -r4, lsl #12
   10dec:			; <UNDEFINED> instruction: 0xff9ef7ff
   10df0:	mvnslt	r4, r6, lsl #12
   10df4:	strtmi	r4, [r0], -r9, lsr #12
   10df8:			; <UNDEFINED> instruction: 0xf7ff466a
   10dfc:	cmplt	r8, r3, lsr pc	; <UNPREDICTABLE>
   10e00:	blmi	3e3648 <mkdtemp@@Base+0x3b8538>
   10e04:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10e08:	blls	6ae78 <mkdtemp@@Base+0x3fd68>
   10e0c:	tstle	r3, sl, asr r0
   10e10:	ldcllt	0, cr11, [r0, #-8]!
   10e14:	ldrtmi	r9, [r0], -r0, lsl #26
   10e18:			; <UNDEFINED> instruction: 0xf7f44629
   10e1c:	strmi	lr, [r4], -r2, lsr #17
   10e20:			; <UNDEFINED> instruction: 0xf7f34628
   10e24:			; <UNDEFINED> instruction: 0xf06feb8c
   10e28:	stccs	0, cr0, [r0], {57}	; 0x39
   10e2c:	andcs	sp, r0, r8, ror #3
   10e30:			; <UNDEFINED> instruction: 0xf06fe7e6
   10e34:	strb	r0, [r3, r9]!
   10e38:	mcr	7, 4, pc, cr2, cr3, {7}	; <UNPREDICTABLE>
   10e3c:	andeq	r0, r5, lr, ror #24
   10e40:	muleq	r0, r4, r5
   10e44:	andeq	r0, r5, r0, asr #24
   10e48:	cfstr32ls	mvfx11, [r8, #-960]	; 0xfffffc40
   10e4c:			; <UNDEFINED> instruction: 0x6c05e9dd
   10e50:	tstlt	sp, r7, lsl #30
   10e54:	eorvs	r2, ip, r0, lsl #8
   10e58:	svcne	0x0080f5b6
   10e5c:	strcs	fp, [r0], #-3988	; 0xfffff06c
   10e60:	bcs	19e6c <PEM_write_bio_PrivateKey@plt+0x14e70>
   10e64:	strcs	fp, [r1], #-3848	; 0xfffff0f8
   10e68:	stmdavs	r4, {r2, r5, r7, r8, r9, fp, ip, sp, pc}
   10e6c:	stmdale	lr!, {r0, r2, r3, sl, fp, sp}
   10e70:			; <UNDEFINED> instruction: 0xf004e8df
   10e74:	andscs	r1, sl, lr, lsl #8
   10e78:	andscs	r1, sl, lr, lsl #8
   10e7c:	strtcs	r2, [r6], -sp, lsr #26
   10e80:	stmib	sp, {r0, r1, r2, r8, r9, sl}^
   10e84:	strls	r7, [r5], -r6, lsl #10
   10e88:	ldrhtmi	lr, [r0], #141	; 0x8d
   10e8c:	stmdblt	ip!, {r0, r4, ip, sp, lr, pc}
   10e90:			; <UNDEFINED> instruction: 0x6c05e9cd
   10e94:	ldrhtmi	lr, [r0], #141	; 0x8d
   10e98:	ldcllt	0, cr15, [r4], #-68	; 0xffffffbc
   10e9c:	strvs	lr, [r5, -sp, asr #19]
   10ea0:	ldrhtmi	lr, [r0], #141	; 0x8d
   10ea4:	stcllt	0, cr15, [sl], #64	; 0x40
   10ea8:	strvs	lr, [r5, -sp, asr #19]
   10eac:	ldrhtmi	lr, [r0], #141	; 0x8d
   10eb0:	mcrlt	0, 5, pc, cr10, cr0, {0}	; <UNPREDICTABLE>
   10eb4:	strvs	lr, [r5, -sp, asr #19]
   10eb8:	ldrhtmi	lr, [r0], #141	; 0x8d
   10ebc:	stmdblt	r6!, {r2, r4, ip, sp, lr, pc}^
   10ec0:	strvc	lr, [r6, #-2509]	; 0xfffff633
   10ec4:	pop	{r0, r2, r9, sl, ip, pc}
   10ec8:			; <UNDEFINED> instruction: 0xf01040f0
   10ecc:			; <UNDEFINED> instruction: 0xf06fbf83
   10ed0:	ldcllt	0, cr0, [r0, #52]!	; 0x34
   10ed4:	andeq	pc, r9, pc, rrx
   10ed8:	svclt	0x0000bdf0
   10edc:			; <UNDEFINED> instruction: 0x4604b538
   10ee0:	blcs	32aef4 <mkdtemp@@Base+0x2ffde4>
   10ee4:	ldm	pc, {r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   10ee8:	bne	64cefc <mkdtemp@@Base+0x621dec>
   10eec:	smladeq	r7, r2, r4, r1
   10ef0:	streq	r0, [r7, -r7, lsl #14]
   10ef4:	andeq	r0, sl, r6, lsl r7
   10ef8:	andeq	pc, r9, pc, rrx
   10efc:	strcs	fp, [sp, #-3384]	; 0xfffff2c8
   10f00:	ldc2	7, cr15, [lr, #-1016]	; 0xfffffc08
   10f04:	cmnlt	r0, r0, ror #8
   10f08:	eorvs	r2, r5, r0
   10f0c:	strcs	fp, [r6, #-3384]	; 0xfffff2c8
   10f10:	strcs	lr, [r7, #-2038]	; 0xfffff80a
   10f14:	strcs	lr, [fp, #-2036]	; 0xfffff80c
   10f18:	strcs	lr, [r4, #-2034]	; 0xfffff80e
   10f1c:	strcs	lr, [r5, #-2032]	; 0xfffff810
   10f20:			; <UNDEFINED> instruction: 0xf06fe7ee
   10f24:	ldclt	0, cr0, [r8, #-4]!
   10f28:	andcs	r4, r3, #30720	; 0x7800
   10f2c:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
   10f30:	strmi	r6, [r4], -r1, lsl #16
   10f34:	bvs	fe6c8f48 <mkdtemp@@Base+0xfe69de38>
   10f38:	mrrcne	3, 1, r3, r0, cr12
   10f3c:	addsmi	sp, r1, #24
   10f40:	ldmdbvs	fp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   10f44:	stfvsp	f3, [r0], #-652	; 0xfffffd74
   10f48:			; <UNDEFINED> instruction: 0xf7feb110
   10f4c:	stmdavs	r1!, {r0, r1, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
   10f50:	andcs	r1, r0, #11, 30	; 0x2c
   10f54:	blcs	26a0e4 <mkdtemp@@Base+0x23efd4>
   10f58:	ldm	pc, {r0, r1, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   10f5c:	andcs	pc, r5, r3
   10f60:	stmdane	r6, {r4, sl, ip}
   10f64:	stceq	12, cr1, [r6], {6}
   10f68:	andcs	r2, r0, r0, lsl #2
   10f6c:	ldclt	0, cr6, [r0, #-132]	; 0xffffff7c
   10f70:	andeq	pc, sp, pc, rrx
   10f74:	tstcs	ip, r0, lsl sp
   10f78:	eorvs	r2, r1, r0
   10f7c:	strdcs	lr, [r2, -r7]
   10f80:	eorvs	r2, r1, r0
   10f84:	strdcs	lr, [r3, -r3]
   10f88:	eorvs	r2, r1, r0
   10f8c:	smlattcs	r8, pc, r7, lr
   10f90:	eorvs	r2, r1, r0
   10f94:	smlattcs	sl, fp, r7, lr
   10f98:	eorvs	r2, r1, r0
   10f9c:	smlattcs	r1, r7, r7, lr
   10fa0:	svclt	0x0000e7e3
   10fa4:	andeq	r0, r5, r2, lsr r4
   10fa8:	svcmi	0x00f0e92d
   10fac:			; <UNDEFINED> instruction: 0xf8df4690
   10fb0:			; <UNDEFINED> instruction: 0x46992414
   10fb4:	ldrcc	pc, [r0], #-2271	; 0xfffff721
   10fb8:	ldrbtmi	fp, [sl], #-157	; 0xffffff63
   10fbc:			; <UNDEFINED> instruction: 0xb09cf8dd
   10fc0:	bls	9a7314 <mkdtemp@@Base+0x97c204>
   10fc4:	tstls	fp, #1769472	; 0x1b0000
   10fc8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10fcc:	stmib	sp, {r8, r9, sp}^
   10fd0:	andls	r3, r6, #8, 6	; 0x20000000
   10fd4:	stmdacs	r0, {r2, r3, r8, r9, ip, pc}
   10fd8:	bicshi	pc, sl, r0
   10fdc:	strmi	r6, [r6], -r2, asr #24
   10fe0:			; <UNDEFINED> instruction: 0xf0002a00
   10fe4:	ldmdavs	r3, {r0, r2, r4, r6, r7, r8, pc}
   10fe8:	stmdbcs	r0, {r0, r1, r2, r3, r9, sl, lr}
   10fec:	blcs	40c54 <mkdtemp@@Base+0x15b44>
   10ff0:	bichi	pc, lr, r0
   10ff4:	strcs	r4, [r3, #-3317]	; 0xfffff30b
   10ff8:	ldrbtmi	r6, [ip], #-2051	; 0xfffff7fd
   10ffc:	bvs	fe989010 <mkdtemp@@Base+0xfe95df00>
   11000:	cfstrdne	mvd3, [r9], #-112	; 0xffffff90
   11004:	adcmi	sp, fp, #94	; 0x5e
   11008:	stmdbvs	r3!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   1100c:	subsle	r2, r9, r0, lsl #22
   11010:	blcs	32b104 <mkdtemp@@Base+0x2ffff4>
   11014:	ldm	pc, {r0, r1, r2, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   11018:	streq	pc, [r7, -r3]
   1101c:	strbmi	r0, [r6], -r7, lsl #14
   11020:	strmi	r4, [r7], -r6, asr #12
   11024:	andeq	r4, r7, r7, lsl #12
   11028:			; <UNDEFINED> instruction: 0xf1b86bd1
   1102c:	rsbsle	r0, r1, r0, lsl #30
   11030:	strbmi	fp, [r0], -r9, lsr #2
   11034:	svc	0x0094f7f3
   11038:			; <UNDEFINED> instruction: 0xf0402800
   1103c:	bge	2b16e8 <mkdtemp@@Base+0x2865d8>
   11040:	movwcs	sl, #2312	; 0x908
   11044:			; <UNDEFINED> instruction: 0xf7fe4638
   11048:	bllt	184f4a4 <mkdtemp@@Base+0x1824394>
   1104c:	ldmdavs	ip, {r0, r1, r4, r5, r6, sl, fp, sp, lr}
   11050:			; <UNDEFINED> instruction: 0xf7fd4620
   11054:	blmi	ff7d00c0 <mkdtemp@@Base+0xff7a4fb0>
   11058:	andcs	r6, r3, #3211264	; 0x310000
   1105c:	ldrbtmi	r6, [fp], #-2352	; 0xfffff6d0
   11060:	bvs	fe6c9074 <mkdtemp@@Base+0xfe69df64>
   11064:	mrrcne	3, 1, r3, r5, cr12
   11068:	addsmi	sp, r1, #47	; 0x2f
   1106c:	ldmdbvs	sl, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   11070:	svclt	0x00184290
   11074:	mvnsle	r2, r0, lsl #20
   11078:			; <UNDEFINED> instruction: 0x46206819
   1107c:			; <UNDEFINED> instruction: 0xf83cf004
   11080:	cmplt	r0, #136314880	; 0x8200000
   11084:	strtmi	r2, [r0], -r0, lsl #10
   11088:	blx	fffcf086 <mkdtemp@@Base+0xfffa3f76>
   1108c:			; <UNDEFINED> instruction: 0xf7f39809
   11090:	stmdals	r8, {r1, r2, r4, r6, r9, fp, sp, lr, pc}
   11094:	b	14cf068 <mkdtemp@@Base+0x14a3f58>
   11098:			; <UNDEFINED> instruction: 0xf7f3980c
   1109c:			; <UNDEFINED> instruction: 0x4628ea50
   110a0:	blx	dcf09e <mkdtemp@@Base+0xda3f8e>
   110a4:			; <UNDEFINED> instruction: 0xf06fe001
   110a8:	bmi	ff2938f8 <mkdtemp@@Base+0xff2687e8>
   110ac:	ldrbtmi	r4, [sl], #-3014	; 0xfffff43a
   110b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   110b4:	subsmi	r9, sl, fp, lsl fp
   110b8:	cmnhi	pc, r0, asr #32	; <UNPREDICTABLE>
   110bc:	andslt	r4, sp, r0, asr r6
   110c0:	svchi	0x00f0e8bd
   110c4:	beq	38d288 <mkdtemp@@Base+0x362178>
   110c8:	stmibmi	r3, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   110cc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   110d0:			; <UNDEFINED> instruction: 0xf812f004
   110d4:	stmdacs	r0, {r1, r7, r9, sl, lr}
   110d8:	ldfged	f5, [r3, #-848]	; 0xfffffcb0
   110dc:	strtmi	r2, [r8], -r0, lsr #2
   110e0:	mrc2	0, 3, pc, cr6, cr7, {0}
   110e4:	eorcs	r4, r0, #42991616	; 0x2900000
   110e8:			; <UNDEFINED> instruction: 0xf0034620
   110ec:	strmi	pc, [r2], r3, asr #31
   110f0:	bicle	r2, r7, r0, lsl #16
   110f4:	blcc	12b1c8 <mkdtemp@@Base+0x1000b8>
   110f8:	ldmdale	r4, {r0, r3, r8, r9, fp, sp}
   110fc:			; <UNDEFINED> instruction: 0xf013e8df
   11100:	tsteq	r5, r1, lsr r1
   11104:	ldrsbeq	r0, [r7], -r3
   11108:	andseq	r0, r3, r3, lsl r0
   1110c:	sbcseq	r0, r3, r3, lsl r0
   11110:	andseq	r0, r7, r3, lsl r0
   11114:			; <UNDEFINED> instruction: 0xf0402900
   11118:	blcs	31648 <mkdtemp@@Base+0x6538>
   1111c:			; <UNDEFINED> instruction: 0xf8dfd18f
   11120:	ldrbtmi	r8, [r8], #700	; 0x2bc
   11124:			; <UNDEFINED> instruction: 0xf06fe78b
   11128:	strcs	r0, [r0, #-2569]	; 0xfffff5f7
   1112c:	ldmibvs	r1!, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   11130:	strtmi	r2, [r0], -r0, lsr #4
   11134:			; <UNDEFINED> instruction: 0xff9ef003
   11138:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1113c:	ldmdavs	r3!, {r1, r5, r7, r8, ip, lr, pc}
   11140:			; <UNDEFINED> instruction: 0xf0002b0d
   11144:	ldclvs	0, cr8, [r3], #-868	; 0xfffffc9c
   11148:	ldmib	r3, {r5, r9, sl, lr}^
   1114c:			; <UNDEFINED> instruction: 0xf0032302
   11150:	strmi	pc, [r2], r7, ror #27
   11154:	orrsle	r2, r5, r0, lsl #16
   11158:			; <UNDEFINED> instruction: 0x46206c73
   1115c:			; <UNDEFINED> instruction: 0xf0036859
   11160:	pkhbtmi	pc, r2, r7, lsl #28	; <UNPREDICTABLE>
   11164:	orrle	r2, sp, r0, lsl #16
   11168:			; <UNDEFINED> instruction: 0x46206c73
   1116c:			; <UNDEFINED> instruction: 0xf0036919
   11170:	strmi	pc, [r2], r3, asr #31
   11174:	orrle	r2, r5, r0, lsl #16
   11178:	blx	f4f174 <mkdtemp@@Base+0xf24064>
   1117c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   11180:	tsthi	r2, r0	; <UNPREDICTABLE>
   11184:	stmdbvs	fp, {r0, r4, r5, r6, sl, fp, sp, lr}^
   11188:	ldrbmi	fp, [r3], -fp, lsl #3
   1118c:	strtmi	r6, [r8], -sl, lsl #19
   11190:			; <UNDEFINED> instruction: 0xf8529307
   11194:			; <UNDEFINED> instruction: 0xf0031023
   11198:	strmi	pc, [r2], pc, lsr #31
   1119c:			; <UNDEFINED> instruction: 0xf47f2800
   111a0:	ldclvs	15, cr10, [r1], #-456	; 0xfffffe38
   111a4:	stmdbvs	sl, {r0, r1, r2, r8, r9, fp, ip, pc}^
   111a8:	addsmi	r3, sl, #67108864	; 0x4000000
   111ac:	strtmi	sp, [r9], -lr, ror #17
   111b0:			; <UNDEFINED> instruction: 0xf0034620
   111b4:	selmi	pc, r2, r1	; <UNPREDICTABLE>
   111b8:			; <UNDEFINED> instruction: 0xf47f2800
   111bc:	ldclvs	15, cr10, [r3], #-400	; 0xfffffe70
   111c0:	ldmib	r3, {r5, r9, sl, lr}^
   111c4:			; <UNDEFINED> instruction: 0xf0032308
   111c8:	strmi	pc, [r2], fp, lsr #27
   111cc:			; <UNDEFINED> instruction: 0xf47f2800
   111d0:	ldclvs	15, cr10, [r3], #-360	; 0xfffffe98
   111d4:	ldmib	r3, {r5, r9, sl, lr}^
   111d8:			; <UNDEFINED> instruction: 0xf003230a
   111dc:	strmi	pc, [r2], r1, lsr #27
   111e0:			; <UNDEFINED> instruction: 0xf47f2800
   111e4:	ldclvs	15, cr10, [r3], #-320	; 0xfffffec0
   111e8:	blvs	662a70 <mkdtemp@@Base+0x637960>
   111ec:			; <UNDEFINED> instruction: 0xff94f003
   111f0:	stmdacs	r0, {r1, r7, r9, sl, lr}
   111f4:	svcge	0x0047f47f
   111f8:			; <UNDEFINED> instruction: 0x46206c73
   111fc:			; <UNDEFINED> instruction: 0xf0036b59
   11200:	strmi	pc, [r2], fp, lsl #31
   11204:			; <UNDEFINED> instruction: 0xf47f2800
   11208:			; <UNDEFINED> instruction: 0x4602af3e
   1120c:	strtmi	r4, [r0], -r1, lsl #12
   11210:			; <UNDEFINED> instruction: 0xff30f003
   11214:	stmdacs	r0, {r1, r7, r9, sl, lr}
   11218:	svcge	0x0035f47f
   1121c:	strtmi	r9, [r0], -sl, lsl #20
   11220:			; <UNDEFINED> instruction: 0xf0039908
   11224:	strmi	pc, [r2], r7, lsr #30
   11228:			; <UNDEFINED> instruction: 0xf47f2800
   1122c:	strtmi	sl, [r0], -ip, lsr #30
   11230:	mcrr2	7, 15, pc, ip, cr13	; <UNPREDICTABLE>
   11234:	strtmi	r9, [r0], -r7
   11238:	blx	ff94f236 <mkdtemp@@Base+0xff924126>
   1123c:	andge	pc, ip, sp, asr #17
   11240:	bge	2f7e64 <mkdtemp@@Base+0x2ccd54>
   11244:			; <UNDEFINED> instruction: 0xf8cda909
   11248:			; <UNDEFINED> instruction: 0xf8cdb010
   1124c:			; <UNDEFINED> instruction: 0xf8cd9008
   11250:	andls	r8, r0, r4
   11254:	svcls	0x00064638
   11258:			; <UNDEFINED> instruction: 0x468247b8
   1125c:			; <UNDEFINED> instruction: 0xf47f2800
   11260:	stmdbls	fp, {r1, r4, r8, r9, sl, fp, sp, pc}
   11264:	stmdals	r9, {r2, r3, r9, fp, sp, pc}
   11268:	ldc2l	7, cr15, [ip], #1020	; 0x3fc
   1126c:	stmdacs	r0, {r1, r7, r9, sl, lr}
   11270:	svcge	0x0009f47f
   11274:	svceq	0x0000f1b8
   11278:	stmdbls	ip, {r1, r2, ip, lr, pc}
   1127c:			; <UNDEFINED> instruction: 0xf7f34640
   11280:	stmdacs	r0, {r4, r5, r6, r9, sl, fp, sp, lr, pc}
   11284:	addshi	pc, fp, r0, asr #32
   11288:	blvs	ff6ac45c <mkdtemp@@Base+0xff68134c>
   1128c:			; <UNDEFINED> instruction: 0xf0002a00
   11290:	bls	2f14d8 <mkdtemp@@Base+0x2c63c8>
   11294:	stmdbls	r9, {r5, r9, sl, lr}
   11298:	cdp2	0, 14, cr15, cr12, cr3, {0}
   1129c:	stmdacs	r0, {r1, r7, r9, sl, lr}
   112a0:	mrcge	4, 7, APSR_nzcv, cr4, cr15, {1}
   112a4:	ldmdbvs	r3!, {r0, r1, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}
   112a8:	sbccs	pc, fp, #64, 4
   112ac:			; <UNDEFINED> instruction: 0xd0784293
   112b0:	svcvc	0x0033f5b3
   112b4:	vqadd.s8	<illegal reg q14.5>, q0, q9
   112b8:	addsmi	r1, r3, #-268435447	; 0xf0000009
   112bc:	tstcs	r0, r8, lsl pc
   112c0:	strtmi	sp, [r0], -r9, rrx
   112c4:			; <UNDEFINED> instruction: 0xff18f003
   112c8:	stmdacs	r0, {r1, r7, r9, sl, lr}
   112cc:	mrcge	4, 6, APSR_nzcv, cr10, cr15, {3}
   112d0:			; <UNDEFINED> instruction: 0xf7f26970
   112d4:	strdls	lr, [r7], -lr	; <UNPREDICTABLE>
   112d8:			; <UNDEFINED> instruction: 0xf7f36970
   112dc:	stmdbls	r7, {r4, r5, r6, r7, fp, sp, lr, pc}
   112e0:	strtmi	r4, [r0], -r2, lsl #12
   112e4:	stc2	0, cr15, [r8], #-16
   112e8:	stmdacs	r0, {r1, r7, r9, sl, lr}
   112ec:	mcrge	4, 6, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
   112f0:	blcs	2eb3c4 <mkdtemp@@Base+0x2c02b4>
   112f4:	svcge	0x0027f47f
   112f8:			; <UNDEFINED> instruction: 0x46206b71
   112fc:	cdp2	0, 15, cr15, cr12, cr3, {0}
   11300:	stmdacs	r0, {r1, r7, r9, sl, lr}
   11304:	svcge	0x001ff43f
   11308:	blge	48ae00 <mkdtemp@@Base+0x45fcf0>
   1130c:	bge	42b6d4 <mkdtemp@@Base+0x4005c4>
   11310:			; <UNDEFINED> instruction: 0xf7f3a90f
   11314:	ldmvs	r0!, {r2, r3, r4, r7, sl, fp, sp, lr, pc}^
   11318:	andcs	sl, r0, #294912	; 0x48000
   1131c:	stmia	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11320:	strtmi	r9, [r0], -pc, lsl #18
   11324:	blx	fe94d33e <mkdtemp@@Base+0xfe92222e>
   11328:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1132c:	mcrge	4, 5, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
   11330:			; <UNDEFINED> instruction: 0x46209910
   11334:	blx	fe74d34e <mkdtemp@@Base+0xfe72223e>
   11338:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1133c:	mcrge	4, 5, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
   11340:			; <UNDEFINED> instruction: 0x46209911
   11344:	blx	fe54d35e <mkdtemp@@Base+0xfe52224e>
   11348:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1134c:	mrcge	4, 4, APSR_nzcv, cr10, cr15, {3}
   11350:			; <UNDEFINED> instruction: 0x46209912
   11354:	blx	fe34d36e <mkdtemp@@Base+0xfe32225e>
   11358:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1135c:	mrcge	4, 7, APSR_nzcv, cr3, cr15, {1}
   11360:	ldmvs	r0!, {r4, r7, r9, sl, sp, lr, pc}
   11364:	stmdbge	sp, {r1, r2, r3, r9, fp, sp, pc}
   11368:			; <UNDEFINED> instruction: 0xf7f32300
   1136c:	stmdbls	lr, {r2, r5, r9, sl, fp, sp, lr, pc}
   11370:			; <UNDEFINED> instruction: 0xf0044620
   11374:			; <UNDEFINED> instruction: 0x4682fb7d
   11378:			; <UNDEFINED> instruction: 0xf47f2800
   1137c:	stmdbls	sp, {r0, r1, r7, r9, sl, fp, sp, pc}
   11380:			; <UNDEFINED> instruction: 0xf0044620
   11384:			; <UNDEFINED> instruction: 0x4682fb75
   11388:			; <UNDEFINED> instruction: 0xf43f2800
   1138c:			; <UNDEFINED> instruction: 0xe679aedc
   11390:	beq	28d554 <mkdtemp@@Base+0x262444>
   11394:	ldmdbmi	r2, {r0, r3, r7, r9, sl, sp, lr, pc}
   11398:			; <UNDEFINED> instruction: 0xe7924479
   1139c:	ldrbtmi	r4, [r9], #-2321	; 0xfffff6ef
   113a0:	ldmdbmi	r1, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
   113a4:			; <UNDEFINED> instruction: 0xe78c4479
   113a8:	beq	8d56c <mkdtemp@@Base+0x6245c>
   113ac:	strmi	lr, [r8], fp, ror #12
   113b0:	stmdbls	ip, {r0, r2, r6, r9, sl, sp, lr, pc}
   113b4:	bicsvs	r9, r9, #12, 4	; 0xc0000000
   113b8:			; <UNDEFINED> instruction: 0xf7f3e76b
   113bc:			; <UNDEFINED> instruction: 0xf06febc2
   113c0:			; <UNDEFINED> instruction: 0xe6600a39
   113c4:	andeq	r0, r5, sl, lsl #21
   113c8:	muleq	r0, r4, r5
   113cc:	andeq	r0, r5, r6, ror #6
   113d0:	andeq	r0, r5, r2, lsl #6
   113d4:	muleq	r5, r6, r9
   113d8:	andeq	r0, r2, sl, lsr #4
   113dc:	strdeq	sp, [r1], -lr
   113e0:	andeq	pc, r1, r4, lsl #31
   113e4:	andeq	pc, r1, r6, ror #30
   113e8:	andeq	pc, r1, ip, ror #30
   113ec:	addlt	fp, r3, r0, lsr r5
   113f0:	strcs	r4, [r0, #-3076]	; 0xfffff3fc
   113f4:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
   113f8:			; <UNDEFINED> instruction: 0xf7ff4500
   113fc:	ldrdlt	pc, [r3], -r5
   11400:	svclt	0x0000bd30
   11404:	muleq	r0, r5, r6
   11408:	mvnsmi	lr, #737280	; 0xb4000
   1140c:	cfmadd32ls	mvax0, mvfx4, mvfx8, mvfx7
   11410:	strmi	r2, [r8], r0
   11414:			; <UNDEFINED> instruction: 0x461d4614
   11418:	bl	f4f3ec <mkdtemp@@Base+0xf242dc>
   1141c:	movwcs	fp, #270	; 0x10e
   11420:	ldclvs	0, cr6, [pc], #-204	; 1135c <PEM_write_bio_PrivateKey@plt+0xc360>
   11424:			; <UNDEFINED> instruction: 0xf1b8687b
   11428:	eorle	r0, r7, r0, lsl #30
   1142c:	teqle	r1, r2, lsl #22
   11430:	blle	d5b438 <mkdtemp@@Base+0xd30328>
   11434:	movwcs	lr, #35287	; 0x89d7
   11438:	addsmi	r1, r9, #50593792	; 0x3040000
   1143c:	addsmi	fp, r0, #8, 30
   11440:	ldmib	r7, {r1, r2, r3, r5, r8, r9, ip, lr, pc}^
   11444:	addsmi	r2, r9, #671088640	; 0x28000000
   11448:	addsmi	fp, r0, #8, 30
   1144c:			; <UNDEFINED> instruction: 0xf8d7d22e
   11450:			; <UNDEFINED> instruction: 0xf1b99014
   11454:	andsle	r0, r9, r0, lsl #30
   11458:	biclt	r4, sp, r8, lsr #12
   1145c:			; <UNDEFINED> instruction: 0x270069bb
   11460:	stmdaeq	r4, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
   11464:	ldrmi	lr, [r9, #1]!
   11468:			; <UNDEFINED> instruction: 0xf858d02c
   1146c:	strtmi	r1, [r8], -r4, lsl #30
   11470:			; <UNDEFINED> instruction: 0xf7f33701
   11474:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
   11478:	strd	sp, [r9], -r5
   1147c:	sbcsle	r2, r7, r1, lsl #22
   11480:			; <UNDEFINED> instruction: 0xf06f4b13
   11484:	ldrbtmi	r0, [fp], #-24	; 0xffffffe8
   11488:	and	r6, r1, r3, lsr r0
   1148c:	ldmiblt	ip, {r5, r9, sl, lr}
   11490:	mvnshi	lr, #12386304	; 0xbd0000
   11494:			; <UNDEFINED> instruction: 0xf06f4b0f
   11498:	ldrbtmi	r0, [fp], #-24	; 0xffffffe8
   1149c:			; <UNDEFINED> instruction: 0xe7f76033
   114a0:			; <UNDEFINED> instruction: 0xf06f4b0d
   114a4:	ldrbtmi	r0, [fp], #-24	; 0xffffffe8
   114a8:			; <UNDEFINED> instruction: 0xe7f16033
   114ac:			; <UNDEFINED> instruction: 0xf06f4b0b
   114b0:	ldrbtmi	r0, [fp], #-24	; 0xffffffe8
   114b4:			; <UNDEFINED> instruction: 0xe7eb6033
   114b8:			; <UNDEFINED> instruction: 0xf06f4b09
   114bc:	ldrbtmi	r0, [fp], #-24	; 0xffffffe8
   114c0:			; <UNDEFINED> instruction: 0xe7e56033
   114c4:			; <UNDEFINED> instruction: 0xf06f4b07
   114c8:	ldrbtmi	r0, [fp], #-24	; 0xffffffe8
   114cc:			; <UNDEFINED> instruction: 0xe7df6033
   114d0:	andeq	pc, r1, r2, lsr pc	; <UNPREDICTABLE>
   114d4:	strdeq	pc, [r1], -r2
   114d8:	andeq	pc, r1, lr, lsr pc	; <UNPREDICTABLE>
   114dc:	andeq	pc, r1, r6, asr pc	; <UNPREDICTABLE>
   114e0:	andeq	pc, r1, sl, ror #30
   114e4:	andeq	pc, r1, r2, lsl #31
   114e8:	ldrbmi	lr, [r0, sp, lsr #18]!
   114ec:	stmdbmi	lr, {r0, r2, r3, r9, sl, lr}^
   114f0:	blmi	13bd790 <mkdtemp@@Base+0x1392680>
   114f4:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
   114f8:			; <UNDEFINED> instruction: 0x6708e9d0
   114fc:	stmiapl	fp, {r4, r7, r9, sl, lr}^
   11500:			; <UNDEFINED> instruction: 0x9325681b
   11504:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11508:			; <UNDEFINED> instruction: 0xf88d2300
   1150c:			; <UNDEFINED> instruction: 0xf88d3034
   11510:	b	159d568 <mkdtemp@@Base+0x1572458>
   11514:	teqle	r7, r7, lsl #6
   11518:	ldrdeq	lr, [sl, -r0]
   1151c:	svclt	0x00081c4e
   11520:	svccc	0x00fff1b0
   11524:			; <UNDEFINED> instruction: 0xf10dd078
   11528:			; <UNDEFINED> instruction: 0x460b0a10
   1152c:	addsmi	r2, r9, #0, 2
   11530:			; <UNDEFINED> instruction: 0xf06f4602
   11534:	svclt	0x00084000
   11538:	mcrge	2, 0, r4, cr13, cr0, {4}
   1153c:			; <UNDEFINED> instruction: 0x4602bf38
   11540:	andls	r4, r4, #80, 12	; 0x5000000
   11544:	ldcl	7, cr15, [r0, #968]	; 0x3c8
   11548:			; <UNDEFINED> instruction: 0x21204a39
   1154c:			; <UNDEFINED> instruction: 0x4603447a
   11550:			; <UNDEFINED> instruction: 0xf7f34630
   11554:	ldmib	r4, {r1, r3, r4, r7, r8, r9, fp, sp, lr, pc}^
   11558:	tstmi	r3, #8, 6	; 0x20000000
   1155c:	ldmib	r4, {r3, r4, r5, ip, lr, pc}^
   11560:	movwcc	r2, #4874	; 0x130a
   11564:			; <UNDEFINED> instruction: 0xf1b2bf08
   11568:	strdle	r3, [ip], #-255	; 0xffffff01
   1156c:	bmi	c7c5c8 <mkdtemp@@Base+0xc514b8>
   11570:	stmdbge	r5, {r6, r8, r9, sp}
   11574:	tstls	r1, sl, ror r4
   11578:	strtmi	r9, [r0], -r0, lsl #4
   1157c:	andcs	r4, r1, #26214400	; 0x1900000
   11580:			; <UNDEFINED> instruction: 0xf7f39602
   11584:	eor	lr, lr, r0, lsl #20
   11588:			; <UNDEFINED> instruction: 0xf10d2300
   1158c:	adcsmi	r0, fp, #16, 20	; 0x10000
   11590:	andmi	pc, r0, #111	; 0x6f
   11594:	adcsmi	fp, r2, #8, 30
   11598:			; <UNDEFINED> instruction: 0xf10d4650
   1159c:	svclt	0x00380914
   115a0:			; <UNDEFINED> instruction: 0x96044616
   115a4:	stc	7, cr15, [r0, #968]!	; 0x3c8
   115a8:			; <UNDEFINED> instruction: 0x21204a23
   115ac:			; <UNDEFINED> instruction: 0x4603447a
   115b0:			; <UNDEFINED> instruction: 0xf7f34648
   115b4:	ldmib	r4, {r1, r3, r5, r6, r8, r9, fp, sp, lr, pc}^
   115b8:	stfnee	f0, [fp], {10}
   115bc:			; <UNDEFINED> instruction: 0xf1b0bf08
   115c0:			; <UNDEFINED> instruction: 0xd1b23fff
   115c4:	movwcs	lr, #35284	; 0x89d4
   115c8:	svclt	0x00084313
   115cc:	tstle	ip, sp, lsl #28
   115d0:			; <UNDEFINED> instruction: 0xac154a1a
   115d4:	strls	r2, [r1], -r0, asr #6
   115d8:	andls	r4, r0, #2046820352	; 0x7a000000
   115dc:	ldrmi	r4, [r9], -r0, lsr #12
   115e0:			; <UNDEFINED> instruction: 0xf7f32201
   115e4:			; <UNDEFINED> instruction: 0x4642e9d0
   115e8:	strtmi	r4, [r8], -r1, lsr #12
   115ec:			; <UNDEFINED> instruction: 0xf8aef01a
   115f0:	blmi	3a3e44 <mkdtemp@@Base+0x378d34>
   115f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   115f8:	blls	96b668 <mkdtemp@@Base+0x940558>
   115fc:	tstle	r1, sl, asr r0
   11600:	pop	{r1, r2, r5, ip, sp, pc}
   11604:			; <UNDEFINED> instruction: 0xf10d87f0
   11608:	bmi	393a60 <mkdtemp@@Base+0x368950>
   1160c:	movtcs	sl, #3093	; 0xc15
   11610:	andls	pc, r4, sp, asr #17
   11614:			; <UNDEFINED> instruction: 0xe7e0447a
   11618:	strtmi	r4, [r8], -fp, lsl #18
   1161c:			; <UNDEFINED> instruction: 0xf01a4479
   11620:			; <UNDEFINED> instruction: 0xe7e5f895
   11624:	b	fe34f5f8 <mkdtemp@@Base+0xfe3244e8>
   11628:	andeq	r0, r5, lr, asr #10
   1162c:	muleq	r0, r4, r5
   11630:	andeq	pc, r1, r4, lsr pc	; <UNPREDICTABLE>
   11634:	andeq	pc, r1, r8, lsr pc	; <UNPREDICTABLE>
   11638:	ldrdeq	pc, [r1], -r4
   1163c:			; <UNDEFINED> instruction: 0x0001febc
   11640:	andeq	r0, r5, r0, asr r4
   11644:	andeq	pc, r1, ip, lsl #29
   11648:	andeq	sp, r1, r0, ror #18
   1164c:	svcmi	0x00f0e92d
   11650:	strmi	fp, [fp], r3, lsl #1
   11654:			; <UNDEFINED> instruction: 0xf7f24606
   11658:			; <UNDEFINED> instruction: 0xf7f3ee7c
   1165c:			; <UNDEFINED> instruction: 0xf5b0ec76
   11660:			; <UNDEFINED> instruction: 0xf0407fcb
   11664:	ldrbmi	r8, [r9], -ip, lsl #1
   11668:			; <UNDEFINED> instruction: 0xf7f24630
   1166c:			; <UNDEFINED> instruction: 0x4605edb4
   11670:			; <UNDEFINED> instruction: 0xf0402800
   11674:			; <UNDEFINED> instruction: 0xf7f38084
   11678:	strmi	lr, [r7], -r2, asr #18
   1167c:			; <UNDEFINED> instruction: 0xf0002800
   11680:			; <UNDEFINED> instruction: 0xf7f38092
   11684:			; <UNDEFINED> instruction: 0x4680e93c
   11688:			; <UNDEFINED> instruction: 0xf0002800
   1168c:			; <UNDEFINED> instruction: 0xf7f38093
   11690:			; <UNDEFINED> instruction: 0x4604e936
   11694:			; <UNDEFINED> instruction: 0xf0002800
   11698:			; <UNDEFINED> instruction: 0xf7f38093
   1169c:			; <UNDEFINED> instruction: 0x4681e930
   116a0:			; <UNDEFINED> instruction: 0xf0002800
   116a4:			; <UNDEFINED> instruction: 0x462a8092
   116a8:	ldrtmi	r4, [r0], -r1, lsr #12
   116ac:	ldmib	r4!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   116b0:	cmple	pc, r1, lsl #16
   116b4:	ldrtmi	r4, [sl], -r3, asr #12
   116b8:			; <UNDEFINED> instruction: 0x46304659
   116bc:			; <UNDEFINED> instruction: 0xf7f29500
   116c0:	stmdacs	r1, {r1, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   116c4:			; <UNDEFINED> instruction: 0x4638d156
   116c8:	mrc	7, 5, APSR_nzcv, cr6, cr2, {7}
   116cc:	strtmi	r4, [r0], -r2, lsl #13
   116d0:	mrc	7, 5, APSR_nzcv, cr2, cr2, {7}
   116d4:	bicsvc	lr, r0, #0, 22
   116d8:	svceq	0x0063ebba
   116dc:			; <UNDEFINED> instruction: 0x4640dd5e
   116e0:	mcr	7, 5, pc, cr10, cr2, {7}	; <UNPREDICTABLE>
   116e4:	strtmi	r4, [r0], -r2, lsl #13
   116e8:	mcr	7, 5, pc, cr6, cr2, {7}	; <UNPREDICTABLE>
   116ec:	bicsvc	lr, r0, #0, 22
   116f0:	svceq	0x0063ebba
   116f4:			; <UNDEFINED> instruction: 0x4630dd52
   116f8:	mrc	7, 2, APSR_nzcv, cr6, cr2, {7}
   116fc:	stmdacs	r0, {r1, r7, r9, sl, lr}
   11700:	andcs	sp, r0, #103	; 0x67
   11704:	ldrbmi	r4, [fp], -r1, lsl #12
   11708:	strls	r4, [r0], #-1584	; 0xfffff9d0
   1170c:			; <UNDEFINED> instruction: 0xf7f39201
   11710:	stmdacs	r1, {r3, r4, r7, r8, fp, sp, lr, pc}
   11714:			; <UNDEFINED> instruction: 0x4630d13f
   11718:			; <UNDEFINED> instruction: 0xf7f24651
   1171c:	stmdacs	r1, {r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
   11720:			; <UNDEFINED> instruction: 0xf7f3d136
   11724:	strtmi	lr, [r1], -lr, asr #17
   11728:	strbmi	r4, [r8], -r2, lsl #12
   1172c:	mcr	7, 6, pc, cr0, cr2, {7}	; <UNPREDICTABLE>
   11730:	strbmi	fp, [r9], -r8, lsl #7
   11734:			; <UNDEFINED> instruction: 0xf7f24638
   11738:	stmdacs	r0, {r5, r6, r7, r9, sl, fp, sp, lr, pc}
   1173c:	strbmi	sp, [r9], -r8, lsr #20
   11740:			; <UNDEFINED> instruction: 0xf7f24640
   11744:	stmdacs	r0, {r1, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   11748:			; <UNDEFINED> instruction: 0xf06fbfa8
   1174c:			; <UNDEFINED> instruction: 0x46380513
   11750:	svc	0x007af7f2
   11754:			; <UNDEFINED> instruction: 0xf7f24640
   11758:	qsub16mi	lr, r0, r8
   1175c:	svc	0x0074f7f2
   11760:			; <UNDEFINED> instruction: 0xf7f24648
   11764:	usub16mi	lr, r0, r2
   11768:	b	feb4f73c <mkdtemp@@Base+0xfeb2462c>
   1176c:	andlt	r4, r3, r8, lsr #12
   11770:	svchi	0x00f0e8bd
   11774:	ldreq	pc, [r5, #-111]	; 0xffffff91
   11778:	beq	4d8bc <mkdtemp@@Base+0x227ac>
   1177c:			; <UNDEFINED> instruction: 0xf04fe7e7
   11780:			; <UNDEFINED> instruction: 0xf06f0900
   11784:			; <UNDEFINED> instruction: 0x46c80513
   11788:	strbmi	r4, [ip], -pc, asr #12
   1178c:	ldrb	r4, [lr, sl, asr #13]
   11790:	ldreq	pc, [r3, #-111]	; 0xffffff91
   11794:			; <UNDEFINED> instruction: 0xf06fe7db
   11798:	bfi	r0, r5, #10, #15
   1179c:	ldreq	pc, [r3, #-111]	; 0xffffff91
   117a0:	beq	4d8e4 <mkdtemp@@Base+0x227d4>
   117a4:	pkhtbmi	lr, r1, r3, asr #15
   117a8:	strmi	r4, [r4], -r0, lsl #13
   117ac:			; <UNDEFINED> instruction: 0xf06f4682
   117b0:	strb	r0, [ip, r1, lsl #10]
   117b4:	strmi	r4, [r4], -r1, lsl #13
   117b8:			; <UNDEFINED> instruction: 0xf06f4682
   117bc:	strb	r0, [r6, r1, lsl #10]
   117c0:	strmi	r4, [r2], r1, lsl #13
   117c4:	streq	pc, [r1, #-111]	; 0xffffff91
   117c8:	strmi	lr, [r2], r1, asr #15
   117cc:	streq	pc, [r1, #-111]	; 0xffffff91
   117d0:			; <UNDEFINED> instruction: 0xf06fe7bd
   117d4:	ldr	r0, [sl, r1, lsl #10]!
   117d8:	svcmi	0x00f0e92d
   117dc:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
   117e0:	strmi	r8, [r7], -r2, lsl #22
   117e4:			; <UNDEFINED> instruction: 0x2644f8df
   117e8:			; <UNDEFINED> instruction: 0xf8df4688
   117ec:	ldrbtmi	r3, [sl], #-1604	; 0xfffff9bc
   117f0:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
   117f4:	tstls	fp, #1769472	; 0x1b0000
   117f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   117fc:	stmib	sp, {r8, r9, sp}^
   11800:	stmib	sp, {r0, r3, r8, r9, ip, sp}^
   11804:	stmib	sp, {r2, r3, r8, r9, ip, sp}^
   11808:	stmib	sp, {r1, r2, r3, r8, r9, ip, sp}^
   1180c:	tstls	r2, #16, 6	; 0x40000000
   11810:	andvs	fp, fp, r1, lsl #2
   11814:			; <UNDEFINED> instruction: 0xf7fc4638
   11818:	strmi	pc, [r1], r3, asr #31
   1181c:			; <UNDEFINED> instruction: 0xf0002800
   11820:	stmdbge	r9, {r0, r2, r7, r9, pc}
   11824:	ldrtmi	r2, [r8], -r0, lsl #4
   11828:			; <UNDEFINED> instruction: 0xf922f003
   1182c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   11830:	rsbhi	pc, sl, #64	; 0x40
   11834:			; <UNDEFINED> instruction: 0xf7fd9809
   11838:	strmi	pc, [r2], sp, asr #27
   1183c:			; <UNDEFINED> instruction: 0xf8dfb974
   11840:	andcs	r3, r3, #244, 10	; 0x3d000000
   11844:	and	r4, r3, fp, ror r4
   11848:	tstcc	ip, #630784	; 0x9a000
   1184c:	andle	r1, r5, r4, asr ip
   11850:			; <UNDEFINED> instruction: 0xd1f94592
   11854:	blcs	2bdc8 <mkdtemp@@Base+0xcb8>
   11858:	eorshi	pc, lr, #64	; 0x40
   1185c:	svceq	0x000df1ba
   11860:	ldm	pc, {r0, r1, r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   11864:	cmpeq	sl, sl, lsl r0	; <UNPREDICTABLE>
   11868:	rsbseq	r0, r6, r7, lsl r1
   1186c:	cmpeq	r2, pc, asr #32
   11870:	rsbeq	r0, lr, pc, lsl #2
   11874:	andeq	r0, lr, r7, asr #32
   11878:	rsbseq	r0, r6, lr
   1187c:	subeq	r0, pc, lr, rrx
   11880:	strcs	r0, [r0], #-71	; 0xffffffb9
   11884:	streq	pc, [sp], -pc, rrx
   11888:	strbmi	r4, [r8], -r5, lsr #12
   1188c:			; <UNDEFINED> instruction: 0xff40f7fc
   11890:			; <UNDEFINED> instruction: 0xf7fd4628
   11894:	stmdals	r9, {r0, r1, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   11898:	mrc	7, 2, APSR_nzcv, cr0, cr2, {7}
   1189c:			; <UNDEFINED> instruction: 0xf7f2980a
   118a0:	stmdals	ip, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}
   118a4:	mcr	7, 2, pc, cr10, cr2, {7}	; <UNPREDICTABLE>
   118a8:			; <UNDEFINED> instruction: 0xf7f2980d
   118ac:	stmdals	lr, {r1, r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
   118b0:	mcr	7, 6, pc, cr10, cr2, {7}	; <UNPREDICTABLE>
   118b4:			; <UNDEFINED> instruction: 0xf7f2980f
   118b8:	ldmdals	r0, {r3, r6, r7, r9, sl, fp, sp, lr, pc}
   118bc:	mcr	7, 6, pc, cr4, cr2, {7}	; <UNPREDICTABLE>
   118c0:			; <UNDEFINED> instruction: 0xf7f29811
   118c4:	ldmdals	r2, {r1, r6, r7, r9, sl, fp, sp, lr, pc}
   118c8:	mrc	7, 5, APSR_nzcv, cr14, cr2, {7}
   118cc:			; <UNDEFINED> instruction: 0xf7f34620
   118d0:			; <UNDEFINED> instruction: 0xf8dfe9fa
   118d4:			; <UNDEFINED> instruction: 0xf8df2564
   118d8:	ldrbtmi	r3, [sl], #-1368	; 0xfffffaa8
   118dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   118e0:	subsmi	r9, sl, fp, lsl fp
   118e4:	eorshi	pc, r1, #64	; 0x40
   118e8:	andslt	r4, sp, r0, lsr r6
   118ec:	blhi	ccbe8 <mkdtemp@@Base+0xa1ad8>
   118f0:	svchi	0x00f0e8bd
   118f4:	ldrtmi	r2, [r8], -r0, lsl #4
   118f8:			; <UNDEFINED> instruction: 0xf0034611
   118fc:	stmdacs	r0, {r0, r1, r3, r4, r5, fp, ip, sp, lr, pc}
   11900:	andhi	pc, r2, #64	; 0x40
   11904:	stmdbge	ip, {r0, r1, r3, r9, fp, sp, pc}
   11908:			; <UNDEFINED> instruction: 0xf0034638
   1190c:	strmi	pc, [r3], pc, ror #16
   11910:			; <UNDEFINED> instruction: 0xf0402800
   11914:	blls	2f1dc0 <mkdtemp@@Base+0x2c6cb0>
   11918:			; <UNDEFINED> instruction: 0xf0402b20
   1191c:			; <UNDEFINED> instruction: 0x465081f5
   11920:			; <UNDEFINED> instruction: 0xf82ef7fe
   11924:	stmdacs	r0, {r0, r2, r9, sl, lr}
   11928:	andhi	pc, r8, #0
   1192c:	beq	34dfdc <mkdtemp@@Base+0x322ecc>
   11930:	svceq	0x0001f1ba
   11934:	mvnhi	pc, r0, asr #4
   11938:	strcs	r9, [r0], #-2828	; 0xfffff4f4
   1193c:	mvnvs	r9, ip, lsl #8
   11940:	andcs	lr, r0, #87	; 0x57
   11944:			; <UNDEFINED> instruction: 0x46114638
   11948:			; <UNDEFINED> instruction: 0xf814f003
   1194c:			; <UNDEFINED> instruction: 0xf0402800
   11950:			; <UNDEFINED> instruction: 0x465081db
   11954:			; <UNDEFINED> instruction: 0xf814f7fe
   11958:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1195c:	mvnhi	pc, r0
   11960:			; <UNDEFINED> instruction: 0xf7fd9809
   11964:	stmdbge	sl, {r0, r1, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   11968:			; <UNDEFINED> instruction: 0x61282200
   1196c:			; <UNDEFINED> instruction: 0xf0034638
   11970:			; <UNDEFINED> instruction: 0x4604f87f
   11974:			; <UNDEFINED> instruction: 0xf0402800
   11978:	stmdals	sl, {r0, r2, r4, r6, r7, r8, pc}
   1197c:	mrc2	7, 6, pc, cr0, cr13, {7}
   11980:	addmi	r6, r3, #704512	; 0xac000
   11984:	bicshi	pc, r7, r0, asr #32
   11988:			; <UNDEFINED> instruction: 0xf7f26968
   1198c:	stmdbvs	r8!, {r1, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   11990:	svc	0x0020f7f2
   11994:	cmnvs	r8, r4, lsl #12
   11998:			; <UNDEFINED> instruction: 0xf0002800
   1199c:			; <UNDEFINED> instruction: 0xf7f281b2
   119a0:			; <UNDEFINED> instruction: 0xf7f2ed8e
   119a4:	strmi	lr, [r4], -r2, lsl #26
   119a8:			; <UNDEFINED> instruction: 0xf0002800
   119ac:	stmdbvs	r8!, {r3, r6, r7, r8, pc}^
   119b0:	stc	7, cr15, [r4, #968]	; 0x3c8
   119b4:	strmi	r4, [r2], -r1, lsr #12
   119b8:			; <UNDEFINED> instruction: 0xf0034638
   119bc:	stmdacs	r0, {r0, r1, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   119c0:	orrshi	pc, r8, r0, asr #32
   119c4:			; <UNDEFINED> instruction: 0xf7f26968
   119c8:			; <UNDEFINED> instruction: 0x4621ed7a
   119cc:	mrc2	7, 1, pc, cr14, cr15, {7}
   119d0:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   119d4:			; <UNDEFINED> instruction: 0x81b6f040
   119d8:	strtmi	r6, [r1], -r8, ror #18
   119dc:	ldcl	7, cr15, [ip], #968	; 0x3c8
   119e0:			; <UNDEFINED> instruction: 0xf0402801
   119e4:			; <UNDEFINED> instruction: 0xf1aa81ac
   119e8:			; <UNDEFINED> instruction: 0xf1ba0a0a
   119ec:	vmax.f32	d16, d0, d1
   119f0:			; <UNDEFINED> instruction: 0xf8df8178
   119f4:	andcs	r3, r3, #72, 8	; 0x48000000
   119f8:	ldrbtmi	r6, [fp], #-2089	; 0xfffff7d7
   119fc:	bvs	fe6c9a10 <mkdtemp@@Base+0xfe69e900>
   11a00:	mrrcne	3, 1, r3, r0, cr12
   11a04:	addsmi	sp, r1, #48	; 0x30
   11a08:	ldmdbvs	fp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   11a0c:	stclvs	3, cr11, [sl], #-396	; 0xfffffe74
   11a10:	strbmi	r2, [r9], -r0, lsl #6
   11a14:	stmib	sp, {r0, r1, r4, r8, r9, ip, pc}^
   11a18:	stmib	sp, {r2, r4, r8, r9, ip, sp}^
   11a1c:	stmib	sp, {r1, r2, r4, r8, r9, ip, sp}^
   11a20:	ldmdavs	r0, {r3, r4, r8, r9, ip, sp}
   11a24:			; <UNDEFINED> instruction: 0xf8f0f003
   11a28:			; <UNDEFINED> instruction: 0xf0402800
   11a2c:	stclvs	0, cr8, [r9], #-644	; 0xfffffd7c
   11a30:	tstcc	r8, r8, lsr r6
   11a34:	cdp2	0, 5, cr15, cr4, cr2, {0}
   11a38:			; <UNDEFINED> instruction: 0xf0002800
   11a3c:			; <UNDEFINED> instruction: 0xf06f809b
   11a40:	ldmdals	r6, {r0, r1, r9, fp}
   11a44:	mcr2	7, 3, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
   11a48:			; <UNDEFINED> instruction: 0xf7fc9814
   11a4c:	ldmdals	r5, {r0, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   11a50:	mrc2	7, 2, pc, cr14, cr12, {7}
   11a54:			; <UNDEFINED> instruction: 0xf7fc9813
   11a58:	ldmdals	r7, {r0, r1, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   11a5c:	stcl	7, cr15, [lr, #-968]!	; 0xfffffc38
   11a60:	svceq	0x0000f1ba
   11a64:	cmnhi	r3, r0, asr #32	; <UNPREDICTABLE>
   11a68:			; <UNDEFINED> instruction: 0xf7fc4638
   11a6c:	stmdacs	r0, {r0, r1, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   11a70:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
   11a74:	svceq	0x0000f1b8
   11a78:	svcge	0x0007f43f
   11a7c:	andpl	pc, r0, r8, asr #17
   11a80:	str	r4, [r2, -r5, lsl #12]
   11a84:	ldrtmi	r2, [r8], -r0, lsl #4
   11a88:			; <UNDEFINED> instruction: 0xf0024611
   11a8c:	stmdacs	r0, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   11a90:	teqhi	sl, r0, asr #32	; <UNPREDICTABLE>
   11a94:			; <UNDEFINED> instruction: 0xf7fd4650
   11a98:			; <UNDEFINED> instruction: 0x4605ff73
   11a9c:			; <UNDEFINED> instruction: 0xf0002800
   11aa0:	stmdbge	pc, {r0, r2, r6, r8, pc}	; <UNPREDICTABLE>
   11aa4:			; <UNDEFINED> instruction: 0xf0034638
   11aa8:	stmdacs	r0, {r0, r1, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
   11aac:	teqhi	sl, r0, asr #32	; <UNPREDICTABLE>
   11ab0:			; <UNDEFINED> instruction: 0x4638a910
   11ab4:			; <UNDEFINED> instruction: 0xff08f003
   11ab8:	stmdacs	r0, {r2, r9, sl, lr}
   11abc:	teqhi	r2, r0, asr #32	; <UNPREDICTABLE>
   11ac0:			; <UNDEFINED> instruction: 0x4638a911
   11ac4:			; <UNDEFINED> instruction: 0xff00f003
   11ac8:			; <UNDEFINED> instruction: 0xf0402800
   11acc:	ldmdbge	r2, {r0, r1, r4, r8, pc}
   11ad0:			; <UNDEFINED> instruction: 0xf0034638
   11ad4:			; <UNDEFINED> instruction: 0x4604fef9
   11ad8:			; <UNDEFINED> instruction: 0xf0402800
   11adc:	ldmib	sp, {r0, r1, r5, r8, pc}^
   11ae0:	stmdbls	pc, {r4, r8, r9, sp}	; <UNPREDICTABLE>
   11ae4:			; <UNDEFINED> instruction: 0xf7f268e8
   11ae8:	stmdacs	r0, {r2, r3, r4, r9, sl, fp, sp, lr, pc}
   11aec:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
   11af0:			; <UNDEFINED> instruction: 0x46229912
   11af4:	stmib	sp, {r3, r5, r6, r7, fp, sp, lr}^
   11af8:	strls	r4, [pc], #-1040	; 11b00 <PEM_write_bio_PrivateKey@plt+0xcb04>
   11afc:	stc	7, cr15, [r2, #-968]	; 0xfffffc38
   11b00:			; <UNDEFINED> instruction: 0xf0002800
   11b04:	ldrls	r8, [r2], #-250	; 0xffffff06
   11b08:	andcs	lr, r0, #30146560	; 0x1cc0000
   11b0c:			; <UNDEFINED> instruction: 0x46114638
   11b10:			; <UNDEFINED> instruction: 0xff30f002
   11b14:			; <UNDEFINED> instruction: 0xf0402800
   11b18:			; <UNDEFINED> instruction: 0x465080f7
   11b1c:			; <UNDEFINED> instruction: 0xff30f7fd
   11b20:	stmdacs	r0, {r0, r2, r9, sl, lr}
   11b24:	mrshi	pc, (UNDEF: 2)	; <UNPREDICTABLE>
   11b28:	ldrtmi	sl, [r8], -lr, lsl #18
   11b2c:	cdp2	0, 12, cr15, cr12, cr3, {0}
   11b30:			; <UNDEFINED> instruction: 0xf0402800
   11b34:	stmdbge	sp, {r0, r1, r2, r4, r5, r6, r7, pc}
   11b38:			; <UNDEFINED> instruction: 0xf0034638
   11b3c:	strmi	pc, [r4], -r5, asr #29
   11b40:			; <UNDEFINED> instruction: 0xf0402800
   11b44:	strmi	r8, [r3], -pc, ror #1
   11b48:	andne	lr, sp, #3620864	; 0x374000
   11b4c:			; <UNDEFINED> instruction: 0xf7f268a8
   11b50:	stmdacs	r0, {r4, r6, sl, fp, sp, lr, pc}
   11b54:	sbcshi	pc, r1, r0
   11b58:	stmib	sp, {r3, r5, r7, fp, sp, lr}^
   11b5c:			; <UNDEFINED> instruction: 0xf7fd440d
   11b60:	stmdblt	r8!, {r0, r1, r2, r7, r8, fp, ip, sp, lr, pc}
   11b64:	strb	r4, [r4, -r4, lsl #12]
   11b68:	strmi	r2, [r6], -r0, lsl #8
   11b6c:	str	r4, [ip], r5, lsr #12
   11b70:	str	r4, [sl], r6, lsl #12
   11b74:	ldrtmi	r6, [r8], -r9, ror #24
   11b78:			; <UNDEFINED> instruction: 0xf0023104
   11b7c:	stmdacs	r0, {r0, r1, r2, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   11b80:	svcge	0x005df47f
   11b84:	bge	66cd30 <mkdtemp@@Base+0x641c20>
   11b88:	tstcc	r0, r8, lsr r6
   11b8c:			; <UNDEFINED> instruction: 0xff70f002
   11b90:			; <UNDEFINED> instruction: 0xf47f2800
   11b94:	ldmdbge	r3, {r2, r4, r6, r8, r9, sl, fp, sp, pc}
   11b98:			; <UNDEFINED> instruction: 0xf0034638
   11b9c:	stmdacs	r0, {r0, r1, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   11ba0:	svcge	0x004df47f
   11ba4:	ldrtmi	r6, [r8], -r9, ror #24
   11ba8:			; <UNDEFINED> instruction: 0xf0023120
   11bac:	stmdacs	r0, {r0, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   11bb0:	svcge	0x0045f47f
   11bb4:	ldrtmi	r6, [r8], -r9, ror #24
   11bb8:			; <UNDEFINED> instruction: 0xf0023128
   11bbc:	stmdacs	r0, {r0, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   11bc0:	svcge	0x003df47f
   11bc4:			; <UNDEFINED> instruction: 0x4638a914
   11bc8:	blx	fef4dbdc <mkdtemp@@Base+0xfef22acc>
   11bcc:			; <UNDEFINED> instruction: 0xf47f2800
   11bd0:	ldmdbge	r5, {r1, r2, r4, r5, r8, r9, sl, fp, sp, pc}
   11bd4:			; <UNDEFINED> instruction: 0xf0034638
   11bd8:			; <UNDEFINED> instruction: 0x4602fab5
   11bdc:			; <UNDEFINED> instruction: 0xf47f2800
   11be0:	strmi	sl, [r1], -lr, lsr #30
   11be4:			; <UNDEFINED> instruction: 0xf0024638
   11be8:	stmdacs	r0, {r0, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   11bec:	svcge	0x0027f47f
   11bf0:			; <UNDEFINED> instruction: 0x4638a916
   11bf4:	blx	fe9cdc08 <mkdtemp@@Base+0xfe9a2af8>
   11bf8:			; <UNDEFINED> instruction: 0xf47f2800
   11bfc:	stclvs	15, cr10, [fp], #-128	; 0xffffff80
   11c00:			; <UNDEFINED> instruction: 0xf7fc6818
   11c04:			; <UNDEFINED> instruction: 0x4603feff
   11c08:	movwls	r4, #17976	; 0x4638
   11c0c:	mrc2	7, 7, pc, cr10, cr12, {7}
   11c10:	ldmdbge	r7, {r3, r4, r9, fp, sp, pc}
   11c14:	ldrtmi	r4, [r8], -r3, lsl #12
   11c18:			; <UNDEFINED> instruction: 0xf0029305
   11c1c:	stmdacs	r0, {r0, r1, r2, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   11c20:	svcge	0x000df47f
   11c24:	ldmdavs	fp, {r0, r1, r3, r5, r6, sl, fp, sp, lr}^
   11c28:	blcs	60834 <mkdtemp@@Base+0x35724>
   11c2c:	addshi	pc, sl, r0, lsl #4
   11c30:	andls	sl, r6, sl, lsl fp
   11c34:	bcc	44d45c <mkdtemp@@Base+0x42234c>
   11c38:	ldmdbvs	fp, {r0, r1, r5, sp, lr, pc}^
   11c3c:	blcs	ffff845c <mkdtemp@@Base+0xfffcd34c>
   11c40:			; <UNDEFINED> instruction: 0xf63f921a
   11c44:	mrc	14, 0, sl, cr8, cr12, {7}
   11c48:	andcs	r1, r0, #16, 20	; 0x10000
   11c4c:			; <UNDEFINED> instruction: 0xf0029813
   11c50:	stmdacs	r0, {r0, r1, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
   11c54:	mrcge	4, 7, APSR_nzcv, cr3, cr15, {3}
   11c58:	ldrdge	pc, [r4], #-133	; 0xffffff7b
   11c5c:	ldmib	sl, {r2, r8, r9, sp}^
   11c60:	mcrrne	11, 0, r1, sl, cr5
   11c64:			; <UNDEFINED> instruction: 0xf0194658
   11c68:			; <UNDEFINED> instruction: 0xf8cafcc7
   11c6c:	stclvs	0, cr0, [fp], #-96	; 0xffffffa0
   11c70:	bcs	2c2e0 <mkdtemp@@Base+0x11d0>
   11c74:	ldmdbvs	r9, {r0, r2, r3, r5, r6, ip, lr, pc}^
   11c78:	cmpvs	r8, r8, asr #24
   11c7c:			; <UNDEFINED> instruction: 0xf8429b1a
   11c80:	ldmdals	r3, {r0, r5, ip, sp}
   11c84:	mrc2	7, 5, pc, cr14, cr12, {7}
   11c88:	stmdacs	r0, {r0, r1, r3, r5, r6, sl, fp, sp, lr}
   11c8c:	ldmdbls	r4, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
   11c90:			; <UNDEFINED> instruction: 0xf0026b18
   11c94:	selmi	pc, r2, r9	; <UNPREDICTABLE>
   11c98:			; <UNDEFINED> instruction: 0xf47f2800
   11c9c:	ldmdbls	r5, {r1, r4, r6, r7, r9, sl, fp, sp, pc}
   11ca0:	stfvsp	f3, [fp], #-644	; 0xfffffd7c
   11ca4:			; <UNDEFINED> instruction: 0xf0026b58
   11ca8:	strmi	pc, [r2], pc, lsr #31
   11cac:			; <UNDEFINED> instruction: 0xe6c8b170
   11cb0:	ldmdals	r4, {r9, sp}
   11cb4:			; <UNDEFINED> instruction: 0xf0024611
   11cb8:			; <UNDEFINED> instruction: 0x4602fe5d
   11cbc:	cmple	r4, r0, lsl #16
   11cc0:	ldmdals	r4, {r0, r9, sl, lr}
   11cc4:	cdp2	0, 5, cr15, cr6, cr2, {0}
   11cc8:	cmple	lr, r0, lsl #16
   11ccc:			; <UNDEFINED> instruction: 0xf7fc9814
   11cd0:	stmdacs	r0, {r0, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   11cd4:	subs	sp, lr, ip, ror #3
   11cd8:			; <UNDEFINED> instruction: 0xf06f2400
   11cdc:			; <UNDEFINED> instruction: 0x46250612
   11ce0:			; <UNDEFINED> instruction: 0xf105e5d3
   11ce4:			; <UNDEFINED> instruction: 0x465a0134
   11ce8:			; <UNDEFINED> instruction: 0xf0024638
   11cec:	stmdacs	r0, {r0, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   11cf0:	mrcge	4, 3, APSR_nzcv, cr15, cr15, {1}
   11cf4:	streq	pc, [r3], -pc, rrx
   11cf8:	strmi	lr, [r4], -r7, asr #11
   11cfc:	ldreq	pc, [r5], -pc, rrx
   11d00:			; <UNDEFINED> instruction: 0xf06fe5c3
   11d04:	strb	r0, [r0, #1547]	; 0x60b
   11d08:			; <UNDEFINED> instruction: 0xf06f2400
   11d0c:	strtmi	r0, [r5], -r3, lsl #12
   11d10:			; <UNDEFINED> instruction: 0xf100e5bb
   11d14:			; <UNDEFINED> instruction: 0x465a0134
   11d18:			; <UNDEFINED> instruction: 0xf0024638
   11d1c:	stmdacs	r0, {r0, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   11d20:	cfmvdhrge	mvd10, pc
   11d24:			; <UNDEFINED> instruction: 0xf06f2400
   11d28:	str	r0, [lr, #1539]!	; 0x603
   11d2c:			; <UNDEFINED> instruction: 0xf06f2400
   11d30:	strtmi	r0, [r5], -r1, lsl #12
   11d34:			; <UNDEFINED> instruction: 0xf06fe5a9
   11d38:	str	r0, [r6, #1550]!	; 0x60e
   11d3c:			; <UNDEFINED> instruction: 0xf06f4604
   11d40:	str	r0, [r2, #1537]!	; 0x601
   11d44:	ldreq	pc, [r3], -pc, rrx
   11d48:			; <UNDEFINED> instruction: 0xf7f2e59f
   11d4c:			; <UNDEFINED> instruction: 0x4656eefa
   11d50:	ldmdals	sl, {r0, r1, r3, r4, r7, r8, sl, sp, lr, pc}
   11d54:	beq	8df18 <mkdtemp@@Base+0x62e08>
   11d58:	bl	ffc4fd28 <mkdtemp@@Base+0xffc24c18>
   11d5c:			; <UNDEFINED> instruction: 0xf8c36c6b
   11d60:			; <UNDEFINED> instruction: 0xe66eb018
   11d64:	beq	48df28 <mkdtemp@@Base+0x462e18>
   11d68:	stclvs	6, cr14, [fp], #-428	; 0xfffffe54
   11d6c:	beq	10df30 <mkdtemp@@Base+0xe2e20>
   11d70:			; <UNDEFINED> instruction: 0xf7fc6b18
   11d74:	strbt	pc, [r4], -r9, lsl #27	; <UNPREDICTABLE>
   11d78:	mcr2	7, 2, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
   11d7c:	andcs	fp, r0, #112, 2
   11d80:			; <UNDEFINED> instruction: 0x46119815
   11d84:	ldc2l	0, cr15, [r6, #8]!
   11d88:	ldmiblt	r8!, {r1, r9, sl, lr}^
   11d8c:	ldmdals	r5, {r0, r9, sl, lr}
   11d90:	ldc2l	0, cr15, [r0, #8]!
   11d94:	ldmdals	r5, {r4, r6, r7, r8, fp, ip, sp, pc}
   11d98:	mvnle	r2, r0, lsl #16
   11d9c:	andcs	r6, r0, #26880	; 0x6900
   11da0:	teqcc	r8, r6, lsl r8
   11da4:	ldc2	7, cr15, [r8, #-1020]	; 0xfffffc04
   11da8:	teqle	ip, r0, lsl #16
   11dac:			; <UNDEFINED> instruction: 0xf8d36c6b
   11db0:			; <UNDEFINED> instruction: 0xf8daa038
   11db4:	bcs	319dbc <mkdtemp@@Base+0x2eecac>
   11db8:	ldm	pc, {r0, r2, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   11dbc:	cdpeq	0, 0, cr15, cr14, cr2, {0}
   11dc0:	ldrtcc	r0, [r4], #-3598	; 0xfffff1f2
   11dc4:	strcc	r3, [lr], #-1076	; 0xfffffbcc
   11dc8:	andeq	r3, lr, lr, lsl #8
   11dcc:			; <UNDEFINED> instruction: 0xf06f6c6b
   11dd0:	blvs	16145e4 <mkdtemp@@Base+0x15e94d4>
   11dd4:	ldc2l	7, cr15, [r8, #-1008]	; 0xfffffc10
   11dd8:	ldmdbls	r7, {r0, r1, r4, r5, r9, sl, sp, lr, pc}
   11ddc:	ldmdavs	r8, {r3, r4, r9, fp, ip, pc}
   11de0:	andls	r9, r6, #-1073741823	; 0xc0000001
   11de4:	mrc2	7, 3, pc, cr2, cr12, {7}
   11de8:	ldrdcs	lr, [r6, -sp]
   11dec:	stmdals	r4, {r0, r1, r9, sl, lr}
   11df0:	stmdals	r5, {r2, r7, r9, sl, lr}
   11df4:			; <UNDEFINED> instruction: 0x0c00ebac
   11df8:			; <UNDEFINED> instruction: 0xf8cd4650
   11dfc:			; <UNDEFINED> instruction: 0xf04fc000
   11e00:	stmib	sp, {sl, fp}^
   11e04:			; <UNDEFINED> instruction: 0xf8cdcc02
   11e08:			; <UNDEFINED> instruction: 0xf7ffc004
   11e0c:	pkhbtmi	pc, r2, sp, lsl #16	; <UNPREDICTABLE>
   11e10:			; <UNDEFINED> instruction: 0xf47f2800
   11e14:	stclvs	14, cr10, [sl], #-88	; 0xffffffa8
   11e18:	ldmdals	r7, {r3, r4, r8, fp, ip, pc}
   11e1c:			; <UNDEFINED> instruction: 0xf7fe323c
   11e20:	strmi	pc, [r2], r1, lsr #30
   11e24:			; <UNDEFINED> instruction: 0xf06fe60d
   11e28:			; <UNDEFINED> instruction: 0xe60a0a12
   11e2c:	andeq	r0, r5, r6, asr r2
   11e30:	muleq	r0, r4, r5
   11e34:	andeq	pc, r4, ip, lsl fp	; <UNPREDICTABLE>
   11e38:	andeq	r0, r5, sl, ror #2
   11e3c:	andeq	pc, r4, r6, ror #18
   11e40:			; <UNDEFINED> instruction: 0x4615b538
   11e44:	blx	ffdcfe3e <mkdtemp@@Base+0xffda4d2e>
   11e48:			; <UNDEFINED> instruction: 0x4629b158
   11e4c:	strmi	r2, [r4], -r1, lsl #4
   11e50:	stc2l	7, cr15, [r2], {255}	; 0xff
   11e54:	strtmi	r4, [r0], -r3, lsl #12
   11e58:			; <UNDEFINED> instruction: 0xf7fc461c
   11e5c:			; <UNDEFINED> instruction: 0x4620fc59
   11e60:			; <UNDEFINED> instruction: 0xf06fbd38
   11e64:	ldrb	r0, [sl, r1, lsl #8]!
   11e68:	ldrt	r2, [r5], #513	; 0x201
   11e6c:	blmi	fefe496c <mkdtemp@@Base+0xfefb985c>
   11e70:	push	{r1, r3, r4, r5, r6, sl, lr}
   11e74:	strdlt	r4, [r5], r0
   11e78:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   11e7c:			; <UNDEFINED> instruction: 0xf04f9303
   11e80:	orrslt	r0, r0, #0, 6
   11e84:	ldrdlt	pc, [r0], -r0
   11e88:			; <UNDEFINED> instruction: 0xf1bb4607
   11e8c:	stmdale	ip!, {r0, r1, r2, r3, r8, r9, sl, fp}
   11e90:			; <UNDEFINED> instruction: 0xf64b2301
   11e94:	blx	e2a98 <mkdtemp@@Base+0xb7988>
   11e98:	andsmi	pc, r3, #738197504	; 0x2c000000
   11e9c:	stmdavs	sp, {r0, r2, r5, ip, lr, pc}
   11ea0:	ldmibmi	r3!, {r0, r3, r7, r9, sl, lr}
   11ea4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   11ea8:	svc	0x00a0f7f2
   11eac:	strtmi	r4, [r8], -r0, lsl #13
   11eb0:	mrrc	7, 15, pc, sl, cr2	; <UNPREDICTABLE>
   11eb4:	eorle	r4, r7, r0, asr #10
   11eb8:	adcsge	pc, r8, #14614528	; 0xdf0000
   11ebc:	cdpmi	4, 10, cr2, cr14, cr3, {0}
   11ec0:	ldrbtmi	r4, [lr], #-1274	; 0xfffffb06
   11ec4:			; <UNDEFINED> instruction: 0x4630b156
   11ec8:	mcrr	7, 15, pc, lr, cr2	; <UNPREDICTABLE>
   11ecc:	smlabble	r5, r0, r5, r4
   11ed0:			; <UNDEFINED> instruction: 0x46424631
   11ed4:			; <UNDEFINED> instruction: 0xf7f24628
   11ed8:	biclt	lr, r0, lr, lsl r9
   11edc:	ldrdmi	pc, [r8], -sl	; <UNPREDICTABLE>
   11ee0:	andsle	r1, r1, r6, ror #24
   11ee4:	svcvs	0x001cf85a
   11ee8:			; <UNDEFINED> instruction: 0xf06fe7ec
   11eec:	bmi	fe8d4718 <mkdtemp@@Base+0xfe8a9608>
   11ef0:	ldrbtmi	r4, [sl], #-2974	; 0xfffff462
   11ef4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11ef8:	subsmi	r9, sl, r3, lsl #22
   11efc:	teqhi	r1, r0, asr #32	; <UNPREDICTABLE>
   11f00:	andlt	r4, r5, r0, asr r6
   11f04:	svchi	0x00f0e8bd
   11f08:	beq	10e0cc <mkdtemp@@Base+0xe2fbc>
   11f0c:	cdpne	7, 10, cr14, cr6, cr15, {7}
   11f10:	stmdale	r6, {r0, r3, r9, sl, fp, sp}
   11f14:	vcgt.s8	d18, d0, d1
   11f18:	adcsmi	r3, r3, r1, lsl r2
   11f1c:			; <UNDEFINED> instruction: 0xf0404213
   11f20:	stfcsd	f0, [pc], {4}
   11f24:			; <UNDEFINED> instruction: 0xf04fd0f0
   11f28:	movwls	r3, #5119	; 0x13ff
   11f2c:	andcc	pc, r8, r5, lsl r8	; <UNPREDICTABLE>
   11f30:	blcs	82304c <mkdtemp@@Base+0x7f7f3c>
   11f34:	blcs	281b9c <mkdtemp@@Base+0x256a8c>
   11f38:			; <UNDEFINED> instruction: 0xf815d105
   11f3c:	blcs	261b48 <mkdtemp@@Base+0x236a38>
   11f40:	blcs	841ba8 <mkdtemp@@Base+0x816a98>
   11f44:	blcs	46330 <mkdtemp@@Base+0x1b220>
   11f48:			; <UNDEFINED> instruction: 0xf1bbd0de
   11f4c:	svclt	0x00180f0f
   11f50:			; <UNDEFINED> instruction: 0xf04045a3
   11f54:			; <UNDEFINED> instruction: 0xf7fc80ee
   11f58:	strmi	pc, [r0], sp, asr #22
   11f5c:			; <UNDEFINED> instruction: 0xf0002800
   11f60:	stmibmi	r7, {r0, r1, r3, r5, r6, r7, pc}
   11f64:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   11f68:	svc	0x0040f7f2
   11f6c:	strtmi	r4, [r8], -r3, lsl #13
   11f70:			; <UNDEFINED> instruction: 0xf7f24659
   11f74:			; <UNDEFINED> instruction: 0x4601ebf4
   11f78:			; <UNDEFINED> instruction: 0xf0002800
   11f7c:	andls	r8, r0, ip, ror #1
   11f80:			; <UNDEFINED> instruction: 0xf0034640
   11f84:	stmdbls	r0, {r0, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   11f88:	strmi	r4, [r8], -r2, lsl #13
   11f8c:	svceq	0x0000f1ba
   11f90:			; <UNDEFINED> instruction: 0xf7f2d165
   11f94:	stmdbge	r2, {r2, r4, r6, r7, r9, fp, sp, lr, pc}
   11f98:	strbmi	r2, [r0], -r1, lsl #4
   11f9c:	ldc2	7, cr15, [ip], {255}	; 0xff
   11fa0:	strbmi	r4, [r0], -r2, lsl #13
   11fa4:	svceq	0x0000f1ba
   11fa8:			; <UNDEFINED> instruction: 0xf7fcd15f
   11fac:			; <UNDEFINED> instruction: 0xf815fbb1
   11fb0:	bl	15dfe4 <mkdtemp@@Base+0x132ed4>
   11fb4:	blcs	253fe8 <mkdtemp@@Base+0x228ed8>
   11fb8:	blcs	841c20 <mkdtemp@@Base+0x816b10>
   11fbc:			; <UNDEFINED> instruction: 0xf818d105
   11fc0:	blcs	261bcc <mkdtemp@@Base+0x236abc>
   11fc4:	blcs	841c2c <mkdtemp@@Base+0x816b1c>
   11fc8:	stcls	0, cr13, [r2, #-996]	; 0xfffffc1c
   11fcc:	adcmi	r6, r3, #2818048	; 0x2b0000
   11fd0:	adcshi	pc, r5, r0, asr #32
   11fd4:	stmdale	r6, {r0, r3, r9, sl, fp, sp}
   11fd8:	vcgt.s8	d18, d0, d1
   11fdc:	adcsmi	r3, r3, r1, lsl r1
   11fe0:			; <UNDEFINED> instruction: 0xf040420b
   11fe4:	blmi	19f2248 <mkdtemp@@Base+0x19c7138>
   11fe8:	eorsvs	r2, ip, r3, lsl #2
   11fec:	and	r4, r3, fp, ror r4
   11ff0:	tstcc	ip, #626688	; 0x99000
   11ff4:	andsle	r1, sp, r8, asr #24
   11ff8:	mvnsle	r4, ip, lsl #5
   11ffc:	biclt	r6, fp, fp, asr r9
   12000:	tstcs	r3, r1, ror #22
   12004:	ldrbtmi	r6, [fp], #-2088	; 0xfffff7d8
   12008:	bvs	fe68a020 <mkdtemp@@Base+0xfe65ef10>
   1200c:	mcrrne	3, 1, r3, sl, cr12
   12010:	addshi	pc, fp, r0
   12014:	mvnsle	r4, r8, lsl #5
   12018:	blcs	2c58c <mkdtemp@@Base+0x147c>
   1201c:	addshi	pc, r5, r0
   12020:	tstlt	r0, r8, ror ip
   12024:	stc2l	7, cr15, [r2], #-1012	; 0xfffffc0c
   12028:	stclvs	13, cr9, [r9], #-8
   1202c:	ldrbtvs	r2, [r9], #-768	; 0xfffffd00
   12030:	ldmdavs	ip!, {r0, r1, r3, r5, r6, sl, sp, lr}
   12034:	blcs	259cc8 <mkdtemp@@Base+0x22ebb8>
   12038:	ldm	pc, {r1, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1203c:	stmdbpl	r2!, {r0, r1, ip, sp, lr, pc}^
   12040:	blcc	162574 <mkdtemp@@Base+0x137464>
   12044:	stmdbne	r5, {r0, r2, r9, fp, sp}
   12048:	ldmdale	r3!, {r2, r3, sl, fp, sp}
   1204c:			; <UNDEFINED> instruction: 0xf004e8df
   12050:	stmdacc	r2, {r0, r3, r4, r6, ip, lr}^
   12054:	eorscc	r3, r2, #536870915	; 0x20000003
   12058:	eorcc	r3, r1, #536870915	; 0x20000003
   1205c:			; <UNDEFINED> instruction: 0xf7f20010
   12060:	strbmi	lr, [r0], -lr, ror #20
   12064:	blx	155005e <mkdtemp@@Base+0x1524f4e>
   12068:			; <UNDEFINED> instruction: 0xf7fce741
   1206c:			; <UNDEFINED> instruction: 0xe73efb51
   12070:	strdcs	r6, [r0, -r8]!
   12074:	blx	ff1ce0dc <mkdtemp@@Base+0xff1a2fcc>
   12078:	movwcs	r9, #2050	; 0x802
   1207c:	mvnsvs	r6, r1, asr #19
   12080:	cmnvs	r9, #66560	; 0x10400
   12084:	movtvs	r6, #12739	; 0x31c3
   12088:	blx	ff350086 <mkdtemp@@Base+0xff324f76>
   1208c:	andhi	pc, r0, r9, asr #17
   12090:	ldmdbvs	r8!, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}^
   12094:	svc	0x00ecf7f1
   12098:	movwcs	r9, #2050	; 0x802
   1209c:	mvnscc	pc, pc, asr #32
   120a0:	cmnvs	ip, r4, asr #18
   120a4:	teqvs	ip, r4, lsl #18
   120a8:	cmnvs	ip, #68, 22	; 0x11000
   120ac:	movwne	lr, #18880	; 0x49c0
   120b0:	strb	r6, [r9, r3, asr #6]!
   120b4:			; <UNDEFINED> instruction: 0xf04f4628
   120b8:			; <UNDEFINED> instruction: 0xf7fd3aff
   120bc:			; <UNDEFINED> instruction: 0xe716fbb3
   120c0:	strdcs	r6, [r0, -r8]!
   120c4:	blx	fe7ce12c <mkdtemp@@Base+0xfe7a301c>
   120c8:	movwcs	r9, #2050	; 0x802
   120cc:	mvnsvs	r6, r1, asr #19
   120d0:	ldrb	r6, [r9, r3, asr #3]
   120d4:			; <UNDEFINED> instruction: 0xf7f16978
   120d8:	stmdals	r2, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   120dc:			; <UNDEFINED> instruction: 0xf04f2100
   120e0:	stmdbvs	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   120e4:	stmdbvs	r4, {r2, r3, r4, r5, r6, r8, sp, lr}
   120e8:	stmib	r0, {r2, r3, r4, r5, r8, sp, lr}^
   120ec:	strb	r3, [fp, r4, lsl #2]
   120f0:			; <UNDEFINED> instruction: 0xf7f268f8
   120f4:	stmdals	r2, {r3, r4, r5, r8, sl, fp, sp, lr, pc}
   120f8:	stmiavs	r1, {r8, r9, sp}^
   120fc:	strdvs	r6, [r3], #9
   12100:	ldmvs	r8!, {r1, r6, r7, r8, r9, sl, sp, lr, pc}
   12104:	mrc	7, 1, APSR_nzcv, cr10, cr2, {7}
   12108:	movwcs	r9, #2050	; 0x802
   1210c:	adcsvs	r6, r9, r1, lsl #17
   12110:	ldr	r6, [r9, r3, lsl #1]!
   12114:	bls	6c5c8 <mkdtemp@@Base+0x414b8>
   12118:			; <UNDEFINED> instruction: 0xf43f4293
   1211c:	strtmi	sl, [r8], -r4, ror #30
   12120:	beq	3ce2e4 <mkdtemp@@Base+0x3a31d4>
   12124:	blx	1fd0122 <mkdtemp@@Base+0x1fa5012>
   12128:			; <UNDEFINED> instruction: 0xf8dae6e1
   1212c:	movwls	r3, #4112	; 0x1010
   12130:			; <UNDEFINED> instruction: 0xf06fe6fc
   12134:	ldrb	r0, [sl], ip, lsl #20
   12138:	beq	8e2fc <mkdtemp@@Base+0x631ec>
   1213c:			; <UNDEFINED> instruction: 0x4628e6d7
   12140:	beq	34e304 <mkdtemp@@Base+0x3231f4>
   12144:	blx	1bd0142 <mkdtemp@@Base+0x1ba5032>
   12148:			; <UNDEFINED> instruction: 0x4628e6d1
   1214c:	beq	40e310 <mkdtemp@@Base+0x3e3200>
   12150:	blx	1a5014e <mkdtemp@@Base+0x1a2503e>
   12154:	strbmi	lr, [r0], -fp, asr #13
   12158:	beq	8e31c <mkdtemp@@Base+0x6320c>
   1215c:	blx	ff650154 <mkdtemp@@Base+0xff625044>
   12160:			; <UNDEFINED> instruction: 0xf7f2e6c5
   12164:	svclt	0x0000ecee
   12168:	ldrdeq	pc, [r4], -r4
   1216c:	muleq	r0, r4, r5
   12170:	andeq	ip, r1, sl, lsr r1
   12174:	andeq	pc, r4, r0, lsr #9
   12178:	andeq	pc, r1, r6, ror #8
   1217c:	andeq	pc, r4, r2, asr fp	; <UNPREDICTABLE>
   12180:	andeq	ip, r1, sl, ror r0
   12184:	andeq	pc, r4, r4, ror r3	; <UNPREDICTABLE>
   12188:	andeq	pc, r4, sl, asr r3	; <UNPREDICTABLE>
   1218c:	blmi	4e49dc <mkdtemp@@Base+0x4b98cc>
   12190:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   12194:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   12198:	strbtmi	r4, [r9], -sp, lsl #12
   1219c:	movwls	r6, #6171	; 0x181b
   121a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   121a4:			; <UNDEFINED> instruction: 0xffcef002
   121a8:	stmdblt	r0, {r2, r9, sl, lr}^
   121ac:	strtmi	r9, [r9], -r0, lsl #16
   121b0:			; <UNDEFINED> instruction: 0xf7ff2201
   121b4:			; <UNDEFINED> instruction: 0x4604fb11
   121b8:			; <UNDEFINED> instruction: 0xf7fc9800
   121bc:	bmi	250c68 <mkdtemp@@Base+0x225b58>
   121c0:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   121c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   121c8:	subsmi	r9, sl, r1, lsl #22
   121cc:	strtmi	sp, [r0], -r2, lsl #2
   121d0:	ldclt	0, cr11, [r0, #-12]!
   121d4:	ldc	7, cr15, [r4], #968	; 0x3c8
   121d8:			; <UNDEFINED> instruction: 0x0004f8b4
   121dc:	muleq	r0, r4, r5
   121e0:	andeq	pc, r4, r2, lsl #17
   121e4:			; <UNDEFINED> instruction: 0x4607b5f8
   121e8:	bl	fe2501b8 <mkdtemp@@Base+0xfe2250a8>
   121ec:	bicslt	r4, r8, #4, 12	; 0x400000
   121f0:	bl	fe1501c0 <mkdtemp@@Base+0xfe1250b0>
   121f4:			; <UNDEFINED> instruction: 0xb3b84605
   121f8:			; <UNDEFINED> instruction: 0xf7f24638
   121fc:	andcs	lr, r0, #96, 18	; 0x180000
   12200:			; <UNDEFINED> instruction: 0xf7f24621
   12204:	stmdacs	r1, {r1, r3, sl, fp, sp, lr, pc}
   12208:	ldrtmi	sp, [r8], -r8, lsr #2
   1220c:	mcr	7, 5, pc, cr14, cr2, {7}	; <UNPREDICTABLE>
   12210:	ldmdb	r2, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12214:	strtmi	r4, [r0], -r6, lsl #12
   12218:	stmdb	lr, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1221c:	bicsvc	lr, r0, #0, 22
   12220:	svceq	0x0063ebb6
   12224:			; <UNDEFINED> instruction: 0xf7f2dd1d
   12228:	strtmi	lr, [r1], -ip, asr #22
   1222c:	strtmi	r4, [r8], -r2, lsl #12
   12230:	ldmdb	lr!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12234:			; <UNDEFINED> instruction: 0x4638b190
   12238:	mrc	7, 4, APSR_nzcv, cr8, cr2, {7}
   1223c:			; <UNDEFINED> instruction: 0xf7f24629
   12240:	stmdacs	r0, {r2, r3, r4, r6, r8, fp, sp, lr, pc}
   12244:			; <UNDEFINED> instruction: 0x2600bfb4
   12248:	ldreq	pc, [r3], -pc, rrx
   1224c:			; <UNDEFINED> instruction: 0xf7f24620
   12250:			; <UNDEFINED> instruction: 0x4628e9fc
   12254:	ldmib	r8!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12258:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
   1225c:	ldreq	pc, [r5], -pc, rrx
   12260:			; <UNDEFINED> instruction: 0xf06fe7f4
   12264:			; <UNDEFINED> instruction: 0xe7f10613
   12268:	streq	pc, [r1], -pc, rrx
   1226c:	strb	r2, [sp, r0, lsl #10]!
   12270:	bcs	18505f4 <mkdtemp@@Base+0x18254e4>
   12274:	bcc	18505f8 <mkdtemp@@Base+0x18254e8>
   12278:	push	{r1, r3, r4, r5, r6, sl, lr}
   1227c:			; <UNDEFINED> instruction: 0xb09441f0
   12280:			; <UNDEFINED> instruction: 0x460658d3
   12284:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
   12288:			; <UNDEFINED> instruction: 0xf04f9313
   1228c:	movwcs	r0, #768	; 0x300
   12290:	movwcc	lr, #2509	; 0x9cd
   12294:	movwcc	lr, #10701	; 0x29cd
   12298:	movwcc	lr, #18893	; 0x49cd
   1229c:	movwcc	lr, #27085	; 0x69cd
   122a0:	movwcc	lr, #35277	; 0x89cd
   122a4:	movwcc	lr, #43469	; 0xa9cd
   122a8:	movwcc	lr, #51661	; 0xc9cd
   122ac:	movwcc	lr, #59853	; 0xe9cd
   122b0:	tstcc	r0, #3358720	; 0x334000
   122b4:	tstlt	r1, r2, lsl r3
   122b8:	andcs	r6, r0, #11
   122bc:	ldrtmi	r4, [r0], -r9, ror #12
   122c0:	blx	ff5ce2d2 <mkdtemp@@Base+0xff5a31c2>
   122c4:	strmi	r9, [r4], -r0, lsl #26
   122c8:	suble	r2, fp, r0, lsl #16
   122cc:			; <UNDEFINED> instruction: 0xf7f24628
   122d0:	stmdals	r1, {r1, r2, r4, r5, r8, fp, sp, lr, pc}
   122d4:	ldmdb	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   122d8:			; <UNDEFINED> instruction: 0xf7f29807
   122dc:	stmdals	lr, {r1, r2, r4, r5, r7, r8, fp, sp, lr, pc}
   122e0:	ldmib	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   122e4:			; <UNDEFINED> instruction: 0xf7f2980f
   122e8:	ldmdals	r0, {r4, r5, r7, r8, fp, sp, lr, pc}
   122ec:	stmib	ip!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   122f0:			; <UNDEFINED> instruction: 0xf7f29811
   122f4:	ldmdals	r2, {r1, r3, r5, r7, r8, fp, sp, lr, pc}
   122f8:	stmib	r6!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   122fc:			; <UNDEFINED> instruction: 0xf7f29808
   12300:	stmdals	r9, {r2, r5, r7, r8, fp, sp, lr, pc}
   12304:	stmib	r0!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12308:			; <UNDEFINED> instruction: 0xf7f2980a
   1230c:	stmdals	ip, {r1, r2, r3, r4, r7, r8, fp, sp, lr, pc}
   12310:	ldmib	sl, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12314:			; <UNDEFINED> instruction: 0xf7f2980d
   12318:	stmdals	fp, {r3, r4, r7, r8, fp, sp, lr, pc}
   1231c:	ldmib	r4, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12320:			; <UNDEFINED> instruction: 0xf7fd9802
   12324:	stmdbls	r3, {r0, r1, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   12328:			; <UNDEFINED> instruction: 0xf0189805
   1232c:	stmdbls	r4, {r0, r1, r3, r5, r6, r8, fp, ip, sp, lr, pc}
   12330:			; <UNDEFINED> instruction: 0xf0189806
   12334:	stmdbls	r3, {r0, r1, r2, r5, r6, r8, fp, ip, sp, lr, pc}
   12338:			; <UNDEFINED> instruction: 0xf0182000
   1233c:	stmdbls	r4, {r0, r1, r5, r6, r8, fp, ip, sp, lr, pc}
   12340:			; <UNDEFINED> instruction: 0xf0182000
   12344:			; <UNDEFINED> instruction: 0xf8dff95f
   12348:			; <UNDEFINED> instruction: 0xf8df2994
   1234c:	ldrbtmi	r3, [sl], #-2444	; 0xfffff674
   12350:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12354:	subsmi	r9, sl, r3, lsl fp
   12358:	ldrthi	pc, [r5], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   1235c:	andslt	r4, r4, r0, lsr #12
   12360:	ldrhhi	lr, [r0, #141]!	; 0x8d
   12364:			; <UNDEFINED> instruction: 0xf7fd4628
   12368:	stmdacs	sp, {r0, r2, r4, r5, fp, ip, sp, lr, pc}
   1236c:	ldm	pc, {r0, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   12370:	rsbeq	pc, r2, r0, lsl r0	; <UNPREDICTABLE>
   12374:	eoreq	r0, ip, fp, lsl r0
   12378:	addeq	r0, r5, r3, ror r0
   1237c:	umlaleq	r0, lr, r9, r0
   12380:	andseq	r0, r8, pc, lsl #1
   12384:	adcseq	r0, r8, r8, lsl r0
   12388:	rscseq	r0, sp, r3, lsr #1
   1238c:	stmdbge	r2, {r1, r2, r3}
   12390:			; <UNDEFINED> instruction: 0xf7ff4630
   12394:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   12398:	orrhi	pc, r3, r0
   1239c:	strmi	r9, [r4], -r0, lsl #26
   123a0:			; <UNDEFINED> instruction: 0xf06fe794
   123a4:	ldr	r0, [r1, sp, lsl #8]
   123a8:			; <UNDEFINED> instruction: 0xf7fd2001
   123ac:	andls	pc, r2, r9, ror #21
   123b0:			; <UNDEFINED> instruction: 0xf0002800
   123b4:	stmdbge	lr, {r0, r3, r5, sl, pc}
   123b8:			; <UNDEFINED> instruction: 0xf0034630
   123bc:	stmdacs	r0, {r0, r2, r7, r9, fp, ip, sp, lr, pc}
   123c0:	mvnhi	pc, r0
   123c4:	strmi	r9, [r4], -r0, lsl #26
   123c8:	andcs	lr, r2, r0, lsl #15
   123cc:	blx	ff6503c8 <mkdtemp@@Base+0xff6252b8>
   123d0:	strmi	r9, [r0], r0, lsl #26
   123d4:	stmdacs	r0, {r1, ip, pc}
   123d8:	strhi	pc, [r9], #-0
   123dc:			; <UNDEFINED> instruction: 0xf7fd4628
   123e0:			; <UNDEFINED> instruction: 0xf8c8f819
   123e4:	andcc	r0, r1, r0, lsl r0
   123e8:	mvnhi	pc, #0
   123ec:	andcs	sl, r0, #16384	; 0x4000
   123f0:			; <UNDEFINED> instruction: 0xf0024630
   123f4:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   123f8:	mvnhi	pc, r0, asr #32
   123fc:	streq	lr, [r1, #-2525]	; 0xfffff623
   12400:			; <UNDEFINED> instruction: 0xf98ef7fd
   12404:	addmi	r6, r3, #704512	; 0xac000
   12408:	stcls	15, cr11, [r0, #-112]	; 0xffffff90
   1240c:	streq	pc, [lr], #-111	; 0xffffff91
   12410:	svcge	0x005cf47f
   12414:	ldmib	lr, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12418:	cmnvs	r8, r2, lsl #22
   1241c:	stmdbcs	r0, {r0, r3, r4, r6, r8, fp, sp, lr}
   12420:	strhi	pc, [r6], #-0
   12424:			; <UNDEFINED> instruction: 0xf0034630
   12428:	stmdacs	r0, {r0, r1, r2, r6, r7, r9, fp, ip, sp, lr, pc}
   1242c:	bicshi	pc, r8, r0
   12430:	strmi	r9, [r4], -r0, lsl #26
   12434:	andcs	lr, r0, sl, asr #14
   12438:	blx	fe8d0434 <mkdtemp@@Base+0xfe8a5324>
   1243c:	stmdacs	r0, {r1, ip, pc}
   12440:	bichi	pc, fp, #0
   12444:	ldrtmi	sl, [r0], -r8, lsl #18
   12448:	blx	fce45c <mkdtemp@@Base+0xfa334c>
   1244c:			; <UNDEFINED> instruction: 0xf0002800
   12450:	stflsd	f0, [r0, #-608]	; 0xfffffda0
   12454:	ldr	r4, [r9, -r4, lsl #12]!
   12458:			; <UNDEFINED> instruction: 0xf7fd2003
   1245c:	mulls	r2, r1, sl
   12460:			; <UNDEFINED> instruction: 0xf0002800
   12464:	bge	f339c <mkdtemp@@Base+0xc828c>
   12468:	ldrtmi	sl, [r0], -r5, lsl #18
   1246c:	blx	fefce47c <mkdtemp@@Base+0xfefa336c>
   12470:			; <UNDEFINED> instruction: 0xf0002800
   12474:	stflsd	f0, [r0, #-440]	; 0xfffffe48
   12478:	str	r4, [r7, -r4, lsl #12]!
   1247c:	ldrtmi	sl, [r0], -r2, lsl #18
   12480:	mcr2	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   12484:			; <UNDEFINED> instruction: 0xf0002800
   12488:	stcls	0, cr8, [r0, #-668]	; 0xfffffd64
   1248c:	ldr	r4, [sp, -r4, lsl #12]
   12490:	ldrtmi	sl, [r0], -r2, lsl #18
   12494:	mrc2	7, 3, pc, cr10, cr15, {7}
   12498:			; <UNDEFINED> instruction: 0xf0002800
   1249c:	stcls	0, cr8, [r0, #-668]	; 0xfffffd64
   124a0:	ldr	r4, [r3, -r4, lsl #12]
   124a4:	ldrtmi	sl, [r0], -r2, lsl #18
   124a8:	mrc2	7, 3, pc, cr0, cr15, {7}
   124ac:			; <UNDEFINED> instruction: 0xf0002800
   124b0:	stflsd	f0, [r0, #-160]	; 0xffffff60
   124b4:	str	r4, [r9, -r4, lsl #12]
   124b8:	ldrtmi	sl, [r0], -r2, lsl #18
   124bc:	mcr2	7, 3, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   124c0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   124c4:	addshi	pc, sp, r0
   124c8:	strmi	r9, [r4], -r0, lsl #26
   124cc:	stmdbge	r2, {r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   124d0:			; <UNDEFINED> instruction: 0xf7ff4630
   124d4:	stmdacs	r0, {r0, r1, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   124d8:	adcshi	pc, r1, r0
   124dc:	strmi	r9, [r4], -r0, lsl #26
   124e0:	strdcs	lr, [sl], -r4
   124e4:	blx	13504e0 <mkdtemp@@Base+0x13253d0>
   124e8:	strmi	r9, [r0], r0, lsl #26
   124ec:	stmdacs	r0, {r1, ip, pc}
   124f0:	orrhi	pc, r1, #0
   124f4:			; <UNDEFINED> instruction: 0xf7fc4628
   124f8:			; <UNDEFINED> instruction: 0xf8c8ff8d
   124fc:	andcc	r0, r1, r0, lsl r0
   12500:	cmphi	sp, #0	; <UNPREDICTABLE>
   12504:	andcs	sl, r0, #16384	; 0x4000
   12508:			; <UNDEFINED> instruction: 0xf0024630
   1250c:	stmdacs	r0, {r0, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   12510:	cmphi	r6, r0, asr #32	; <UNPREDICTABLE>
   12514:	streq	lr, [r1, #-2525]	; 0xfffff623
   12518:			; <UNDEFINED> instruction: 0xf902f7fd
   1251c:	addmi	r6, r3, #704512	; 0xac000
   12520:	stcls	15, cr11, [r0, #-112]	; 0xffffff90
   12524:	streq	pc, [lr], #-111	; 0xffffff91
   12528:	mrcge	4, 6, APSR_nzcv, cr0, cr15, {3}
   1252c:			; <UNDEFINED> instruction: 0xf862f7fc
   12530:	stmdacs	r0, {r3, r5, r6, r7, r8, r9, sp, lr}
   12534:	cmnhi	r7, #0	; <UNPREDICTABLE>
   12538:			; <UNDEFINED> instruction: 0xf7fc9d02
   1253c:	strtvs	pc, [r8], #-2139	; 0xfffff7a5
   12540:			; <UNDEFINED> instruction: 0xf0002800
   12544:	stcls	3, cr8, [r2, #-548]	; 0xfffffddc
   12548:			; <UNDEFINED> instruction: 0xf7f26928
   1254c:	blls	cca64 <mkdtemp@@Base+0xa1954>
   12550:	ldmdbvs	r9, {r3, r5, r6, r8, sp, lr}^
   12554:			; <UNDEFINED> instruction: 0xf0002900
   12558:			; <UNDEFINED> instruction: 0x4630837a
   1255c:	blx	b4e570 <mkdtemp@@Base+0xb23460>
   12560:			; <UNDEFINED> instruction: 0xf0002800
   12564:	stflsd	f0, [r0, #-280]	; 0xfffffee8
   12568:	strt	r4, [pc], r4, lsl #12
   1256c:			; <UNDEFINED> instruction: 0xf7fd200c
   12570:	andls	pc, r2, r7, lsl #20
   12574:			; <UNDEFINED> instruction: 0xf0002800
   12578:	bge	f3254 <mkdtemp@@Base+0xc8144>
   1257c:	ldrtmi	sl, [r0], -r5, lsl #18
   12580:	blx	d4e590 <mkdtemp@@Base+0xd23480>
   12584:	stmdacs	r0, {r0, r2, r9, sl, lr}
   12588:	tsthi	r7, r0, asr #32	; <UNPREDICTABLE>
   1258c:	blcs	8391a0 <mkdtemp@@Base+0x80e090>
   12590:	stcls	15, cr11, [r0, #-112]	; 0xffffff90
   12594:	streq	pc, [r3], #-111	; 0xffffff91
   12598:	mrcge	4, 4, APSR_nzcv, cr8, cr15, {3}
   1259c:	ldrdhi	pc, [r8], -sp
   125a0:			; <UNDEFINED> instruction: 0xf828f7fc
   125a4:	eorseq	pc, ip, r8, asr #17
   125a8:			; <UNDEFINED> instruction: 0xf0002800
   125ac:			; <UNDEFINED> instruction: 0xf8dd834b
   125b0:			; <UNDEFINED> instruction: 0xf7fc8008
   125b4:			; <UNDEFINED> instruction: 0xf8c8f81f
   125b8:	stmdacs	r0, {r6}
   125bc:	teqhi	sp, #0	; <UNPREDICTABLE>
   125c0:	strtmi	r9, [sl], -r2, lsl #18
   125c4:	teqcc	r4, r0, lsr r6
   125c8:	blx	14ce5d8 <mkdtemp@@Base+0x14a34c8>
   125cc:			; <UNDEFINED> instruction: 0xf0002800
   125d0:	stcls	0, cr8, [r0, #-1012]	; 0xfffffc0c
   125d4:	ldrbt	r4, [r9], -r4, lsl #12
   125d8:	ldrtmi	sl, [r0], -sl, lsl #18
   125dc:			; <UNDEFINED> instruction: 0xf974f003
   125e0:			; <UNDEFINED> instruction: 0xf0002800
   125e4:	stflsd	f0, [r0, #-68]	; 0xffffffbc
   125e8:	strbt	r4, [pc], -r4, lsl #12
   125ec:	stmdbge	r5, {r0, r1, r9, fp, sp, pc}
   125f0:			; <UNDEFINED> instruction: 0xf0024630
   125f4:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   125f8:	tsthi	r0, r0	; <UNPREDICTABLE>
   125fc:	strmi	r9, [r4], -r0, lsl #26
   12600:			; <UNDEFINED> instruction: 0xf8dde664
   12604:			; <UNDEFINED> instruction: 0xf7fb8008
   12608:			; <UNDEFINED> instruction: 0xf8c8fff5
   1260c:	stmdacs	r0, {r2, r3, r4, r5}
   12610:	movwhi	pc, #16384	; 0x4000	; <UNPREDICTABLE>
   12614:	ldrdhi	pc, [r8], -sp
   12618:			; <UNDEFINED> instruction: 0xffecf7fb
   1261c:	subeq	pc, r0, r8, asr #17
   12620:			; <UNDEFINED> instruction: 0xf0002800
   12624:	stmdbls	r2, {r1, r2, r4, r5, r6, r7, r9, pc}
   12628:	ldrtmi	r4, [r0], -sl, lsr #12
   1262c:			; <UNDEFINED> instruction: 0xf0023134
   12630:	stmdacs	r0, {r0, r1, r2, r3, r4, r9, fp, ip, sp, lr, pc}
   12634:	tsthi	sl, r0	; <UNPREDICTABLE>
   12638:	strmi	r9, [r4], -r0, lsl #26
   1263c:	stmdbge	r7, {r1, r2, r6, r9, sl, sp, lr, pc}
   12640:			; <UNDEFINED> instruction: 0xf0034630
   12644:	stmdacs	r0, {r0, r6, r8, fp, ip, sp, lr, pc}
   12648:	tsthi	sp, r0, asr #32	; <UNPREDICTABLE>
   1264c:	stcls	14, cr9, [r0, #-8]
   12650:	blcs	1ac724 <mkdtemp@@Base+0x181614>
   12654:	adchi	pc, pc, #64	; 0x40
   12658:			; <UNDEFINED> instruction: 0xf7fc4628
   1265c:	ldmdbvs	r3!, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   12660:			; <UNDEFINED> instruction: 0xf0404283
   12664:	ldmdbvs	r0!, {r2, r5, r7, r9, pc}^
   12668:			; <UNDEFINED> instruction: 0xf7f29907
   1266c:	stmdacs	r1, {r1, r6, r7, r8, fp, sp, lr, pc}
   12670:	stcls	15, cr11, [r0, #-112]	; 0xffffff90
   12674:	ldreq	pc, [r5], #-111	; 0xffffff91
   12678:	mcrge	4, 1, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
   1267c:	ldmdbvs	r8, {r1, r8, r9, fp, ip, pc}^
   12680:	svc	0x001cf7f1
   12684:	strmi	r9, [r5], -r2, lsl #22
   12688:			; <UNDEFINED> instruction: 0xf7f16958
   1268c:	strmi	lr, [r1], -r2, lsr #28
   12690:			; <UNDEFINED> instruction: 0xf7fe4628
   12694:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   12698:	teqhi	sl, r0	; <UNPREDICTABLE>
   1269c:	strmi	r9, [r4], -r0, lsl #26
   126a0:	bge	10bef8 <mkdtemp@@Base+0xe0de8>
   126a4:	ldrtmi	sl, [r0], -r5, lsl #18
   126a8:			; <UNDEFINED> instruction: 0xf9a0f002
   126ac:	stmdacs	r0, {r0, r2, r9, sl, lr}
   126b0:	rschi	pc, ip, r0, asr #32
   126b4:	ldrdhi	pc, [r8], -sp
   126b8:	ldrdcc	pc, [r0], -r8
   126bc:			; <UNDEFINED> instruction: 0xf0402b0d
   126c0:	blls	f2f74 <mkdtemp@@Base+0xc7e64>
   126c4:			; <UNDEFINED> instruction: 0xf0402b20
   126c8:			; <UNDEFINED> instruction: 0xf7fb8227
   126cc:			; <UNDEFINED> instruction: 0xf8c8ff93
   126d0:	stmdacs	r0, {r2, r3, r4, r5}
   126d4:	sbcshi	pc, sl, #0
   126d8:	ldrdhi	pc, [r8], -sp
   126dc:			; <UNDEFINED> instruction: 0xff8af7fb
   126e0:	subeq	pc, r0, r8, asr #17
   126e4:			; <UNDEFINED> instruction: 0xf0002800
   126e8:	stmdbls	r2, {r2, r3, r6, r7, r9, pc}
   126ec:	ldrtmi	r4, [r0], -sl, lsr #12
   126f0:			; <UNDEFINED> instruction: 0xf0023134
   126f4:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   126f8:	sbcshi	pc, r8, r0
   126fc:	strmi	r9, [r4], -r0, lsl #26
   12700:	ldmdbge	r2, {r2, r5, r6, r7, r8, sl, sp, lr, pc}
   12704:			; <UNDEFINED> instruction: 0xf0034630
   12708:			; <UNDEFINED> instruction: 0x4605f8df
   1270c:			; <UNDEFINED> instruction: 0xf0402800
   12710:	blls	b29f4 <mkdtemp@@Base+0x878e4>
   12714:	bcs	16c784 <mkdtemp@@Base+0x141674>
   12718:	stcls	15, cr11, [r0, #-112]	; 0xffffff90
   1271c:	streq	pc, [r3], #-111	; 0xffffff91
   12720:	cfldrdge	mvd15, [r4, #508]	; 0x1fc
   12724:			; <UNDEFINED> instruction: 0x462968d8
   12728:			; <UNDEFINED> instruction: 0xf7f19a12
   1272c:	stmdacs	r0, {r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   12730:	adchi	pc, r2, #0
   12734:	ldrls	r9, [r2, #-2818]	; 0xfffff4fe
   12738:			; <UNDEFINED> instruction: 0xf0316819
   1273c:	eorsle	r0, r2, r4, lsl #2
   12740:	svccs	0x00009d00
   12744:	cfstrdge	mvd15, [r2, #252]	; 0xfc
   12748:	andcs	r9, r0, #2048	; 0x800
   1274c:	eorsvs	r9, fp, r2, lsl #4
   12750:	bge	14be48 <mkdtemp@@Base+0x120d38>
   12754:	ldrtmi	sl, [r0], -r6, lsl #18
   12758:			; <UNDEFINED> instruction: 0xf948f002
   1275c:			; <UNDEFINED> instruction: 0xf0402800
   12760:	blls	f29c8 <mkdtemp@@Base+0xc78b8>
   12764:			; <UNDEFINED> instruction: 0xf0402b20
   12768:	blls	132fe4 <mkdtemp@@Base+0x107ed4>
   1276c:			; <UNDEFINED> instruction: 0xf0402b40
   12770:	blls	b2fdc <mkdtemp@@Base+0x87ecc>
   12774:	andne	lr, r5, #3620864	; 0x374000
   12778:	stmib	r3, {r0, r2, ip, pc}^
   1277c:	andls	r2, r6, r6, lsl #2
   12780:	stmdbge	r9, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   12784:			; <UNDEFINED> instruction: 0xf0034630
   12788:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, fp, ip, sp, lr, pc}
   1278c:	stcls	0, cr13, [r0, #-404]	; 0xfffffe6c
   12790:	ldr	r4, [fp, #1540]	; 0x604
   12794:	ldrtmi	sl, [r0], -pc, lsl #18
   12798:			; <UNDEFINED> instruction: 0xf896f003
   1279c:	subsle	r2, r3, r0, lsl #16
   127a0:	strmi	r9, [r4], -r0, lsl #26
   127a4:	ldmvs	r8, {r1, r4, r7, r8, sl, sp, lr, pc}
   127a8:	b	fefd0778 <mkdtemp@@Base+0xfefa5668>
   127ac:	svclt	0x001c2801
   127b0:			; <UNDEFINED> instruction: 0xf06f9d00
   127b4:	sbcle	r0, r3, r5, lsl r4
   127b8:	cfstr32ls	mvfx14, [r0, #-544]	; 0xfffffde0
   127bc:	str	r4, [r5, #1540]	; 0x604
   127c0:	strmi	r9, [r4], -r0, lsl #26
   127c4:	cfstr32ls	mvfx14, [r0, #-520]	; 0xfffffdf8
   127c8:	ldrb	r4, [pc, #-1540]!	; 121cc <PEM_write_bio_PrivateKey@plt+0xd1d0>
   127cc:	ldrtmi	r9, [r0], -r2, lsl #18
   127d0:			; <UNDEFINED> instruction: 0xf0013138
   127d4:	stmdacs	r0, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   127d8:	stcls	0, cr13, [r0, #-376]	; 0xfffffe88
   127dc:	ldrb	r4, [r5, #-1540]!	; 0xfffff9fc
   127e0:	ldrtmi	sl, [r0], -r7, lsl #18
   127e4:			; <UNDEFINED> instruction: 0xf870f003
   127e8:	rsble	r2, r9, r0, lsl #16
   127ec:	strmi	r9, [r4], -r0, lsl #26
   127f0:	stmdbls	r2, {r2, r3, r5, r6, r8, sl, sp, lr, pc}
   127f4:	ldrtmi	r4, [r0], -r2, lsl #12
   127f8:			; <UNDEFINED> instruction: 0xf0023134
   127fc:	stmdacs	r0, {r0, r3, r4, r5, r8, fp, ip, sp, lr, pc}
   12800:	stcls	0, cr13, [r0, #-496]	; 0xfffffe10
   12804:	strb	r4, [r1, #-1540]!	; 0xfffff9fc
   12808:	ldrtmi	sl, [r0], -fp, lsl #18
   1280c:			; <UNDEFINED> instruction: 0xf85cf003
   12810:			; <UNDEFINED> instruction: 0xf0002800
   12814:	stcls	0, cr8, [r0, #-536]	; 0xfffffde8
   12818:	ldrb	r4, [r7, #-1540]	; 0xfffff9fc
   1281c:	stmdbge	r6, {r2, r9, fp, sp, pc}
   12820:			; <UNDEFINED> instruction: 0xf0024630
   12824:	stmdacs	r0, {r0, r1, r5, r6, r7, fp, ip, sp, lr, pc}
   12828:	adchi	pc, r1, r0, asr #32
   1282c:	ldmdavs	sl, {r1, r8, r9, fp, ip, pc}
   12830:	tstle	r5, r7, lsl #20
   12834:	bcs	839048 <mkdtemp@@Base+0x80df38>
   12838:	bls	146c48 <mkdtemp@@Base+0x11bb38>
   1283c:	addsle	r2, r9, r0, asr #20
   12840:			; <UNDEFINED> instruction: 0xf06f9d00
   12844:	strb	r0, [r1, #-1027]	; 0xfffffbfd
   12848:			; <UNDEFINED> instruction: 0x4630a910
   1284c:			; <UNDEFINED> instruction: 0xf83cf003
   12850:	rsbsle	r2, r9, r0, lsl #16
   12854:	strmi	r9, [r4], -r0, lsl #26
   12858:	stmdbge	sl, {r3, r4, r5, r8, sl, sp, lr, pc}
   1285c:			; <UNDEFINED> instruction: 0xf0034630
   12860:	stmdacs	r0, {r0, r1, r4, r5, fp, ip, sp, lr, pc}
   12864:	stcls	0, cr13, [r0, #-408]	; 0xfffffe68
   12868:	str	r4, [pc, #-1540]!	; 1226c <PEM_write_bio_PrivateKey@plt+0xd270>
   1286c:	ldrtmi	r9, [r0], -r2, lsl #18
   12870:			; <UNDEFINED> instruction: 0xf0013138
   12874:	stmdacs	r0, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   12878:	stcls	0, cr13, [r0, #-444]	; 0xfffffe44
   1287c:	str	r4, [r5, #-1540]!	; 0xfffff9fc
   12880:	strmi	r9, [r4], -r0, lsl #26
   12884:	cfstr32ls	mvfx14, [r0, #-136]	; 0xffffff78
   12888:	ldr	r4, [pc, #-1540]	; 1228c <PEM_write_bio_PrivateKey@plt+0xd290>
   1288c:	strmi	r9, [r4], -r0, lsl #26
   12890:	cfstr32ls	mvfx14, [r0, #-112]	; 0xffffff90
   12894:	ldr	r4, [r9, #-1540]	; 0xfffff9fc
   12898:	ldrtmi	r9, [r0], -r2, lsl #22
   1289c:			; <UNDEFINED> instruction: 0xf0026bd9
   128a0:	stmdacs	r0, {r0, r2, r3, r6, r8, fp, ip, sp, lr, pc}
   128a4:	stcls	0, cr13, [r0, #-448]	; 0xfffffe40
   128a8:	str	r4, [pc, #-1540]	; 122ac <PEM_write_bio_PrivateKey@plt+0xd2b0>
   128ac:	ldrtmi	r9, [r0], -r2, lsl #18
   128b0:			; <UNDEFINED> instruction: 0xf0013138
   128b4:	stmdacs	r0, {r0, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   128b8:	stcls	0, cr13, [r0, #-460]	; 0xfffffe34
   128bc:	str	r4, [r5, #-1540]	; 0xfffff9fc
   128c0:	stmdbls	r7, {r1, r8, r9, fp, ip, pc}
   128c4:			; <UNDEFINED> instruction: 0xf7f26958
   128c8:	stmdacs	r1, {r2, r4, r7, fp, sp, lr, pc}
   128cc:	stcls	15, cr11, [r0, #-112]	; 0xffffff90
   128d0:	ldreq	pc, [r5], #-111	; 0xffffff91
   128d4:	cfldrdge	mvd15, [sl], #508	; 0x1fc
   128d8:	ldmdbvs	r8, {r1, r8, r9, fp, ip, pc}^
   128dc:	stcl	7, cr15, [lr, #964]!	; 0x3c4
   128e0:	strmi	r9, [r5], -r2, lsl #22
   128e4:			; <UNDEFINED> instruction: 0xf7f16958
   128e8:			; <UNDEFINED> instruction: 0x4601ecf4
   128ec:			; <UNDEFINED> instruction: 0xf7fe4628
   128f0:	stmdacs	r0, {r0, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   128f4:	stcls	0, cr13, [r0, #-380]	; 0xfffffe84
   128f8:	strbt	r4, [r7], #1540	; 0x604
   128fc:	ldrtmi	r9, [r0], -r2, lsl #18
   12900:			; <UNDEFINED> instruction: 0xf0013138
   12904:	stmdacs	r0, {r0, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   12908:	stcls	0, cr13, [r0, #-208]	; 0xffffff30
   1290c:	ldrb	r4, [sp], #1540	; 0x604
   12910:	ldmdbvs	r8, {r1, r8, r9, fp, ip, pc}^
   12914:	stc2l	7, cr15, [r6], #-1020	; 0xfffffc04
   12918:			; <UNDEFINED> instruction: 0xf0402800
   1291c:	blls	b2bac <mkdtemp@@Base+0x87a9c>
   12920:	stmdbge	ip, {r1, r3, r8, r9, sl, sp, lr, pc}
   12924:			; <UNDEFINED> instruction: 0xf0024630
   12928:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1292c:	stcls	0, cr13, [r0, #-344]	; 0xfffffea8
   12930:	strb	r4, [fp], #1540	; 0x604
   12934:	ldrtmi	sl, [r0], -fp, lsl #18
   12938:			; <UNDEFINED> instruction: 0xffc6f002
   1293c:			; <UNDEFINED> instruction: 0xf0002800
   12940:	stcls	0, cr8, [r0, #-540]	; 0xfffffde4
   12944:	strb	r4, [r1], #1540	; 0x604
   12948:			; <UNDEFINED> instruction: 0x4630a911
   1294c:			; <UNDEFINED> instruction: 0xffbcf002
   12950:	eorsle	r2, r9, r0, lsl #16
   12954:	strmi	r9, [r4], -r0, lsl #26
   12958:	blls	cbc40 <mkdtemp@@Base+0xa0b30>
   1295c:	blvs	ff664224 <mkdtemp@@Base+0xff639114>
   12960:			; <UNDEFINED> instruction: 0xf8ecf002
   12964:	rsble	r2, r9, r0, lsl #16
   12968:	strmi	r9, [r4], -r0, lsl #26
   1296c:	cfstrsls	mvf14, [r0, #-696]	; 0xfffffd48
   12970:	strt	r4, [fp], #1540	; 0x604
   12974:	ldrtmi	r9, [r0], -r2, lsl #22
   12978:			; <UNDEFINED> instruction: 0xf0026bd9
   1297c:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   12980:	stcls	0, cr13, [r0, #-456]	; 0xfffffe38
   12984:	strt	r4, [r1], #1540	; 0x604
   12988:	ldrtmi	r9, [r0], -r2, lsl #22
   1298c:			; <UNDEFINED> instruction: 0xf0026c19
   12990:	stmdacs	r0, {r0, r2, r4, r6, r7, fp, ip, sp, lr, pc}
   12994:	adcshi	pc, r8, r0, asr #32
   12998:	blls	b91b4 <mkdtemp@@Base+0x8e0a4>
   1299c:	bicsvs	r9, sl, r5
   129a0:	blls	cc4d0 <mkdtemp@@Base+0xa13c0>
   129a4:	blvs	ff66426c <mkdtemp@@Base+0xff63915c>
   129a8:			; <UNDEFINED> instruction: 0xf8c8f002
   129ac:	rsble	r2, r5, r0, lsl #16
   129b0:	strmi	r9, [r4], -r0, lsl #26
   129b4:	blls	cbbe4 <mkdtemp@@Base+0xa0ad4>
   129b8:			; <UNDEFINED> instruction: 0xf7ff6958
   129bc:	stmdacs	r0, {r0, r1, r4, sl, fp, ip, sp, lr, pc}
   129c0:	stcls	0, cr13, [r0, #-692]	; 0xfffffd4c
   129c4:	str	r4, [r1], #1540	; 0x604
   129c8:			; <UNDEFINED> instruction: 0x4630a912
   129cc:			; <UNDEFINED> instruction: 0xff7cf002
   129d0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   129d4:	stcls	0, cr13, [r0, #-384]	; 0xfffffe80
   129d8:	ldrbt	r4, [r7], #-1540	; 0xfffff9fc
   129dc:	ldrtmi	sl, [r0], -sp, lsl #18
   129e0:			; <UNDEFINED> instruction: 0xff72f002
   129e4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   129e8:	addshi	pc, r2, r0, asr #32
   129ec:	ldmdavs	sl, {r1, r8, r9, fp, ip, pc}
   129f0:	svclt	0x001c2a04
   129f4:			; <UNDEFINED> instruction: 0xf06f9d00
   129f8:			; <UNDEFINED> instruction: 0xf47f0403
   129fc:	ldmvs	r8, {r0, r1, r2, r5, r6, sl, fp, sp, pc}
   12a00:	blls	2a42b0 <mkdtemp@@Base+0x2791a0>
   12a04:			; <UNDEFINED> instruction: 0xf7f14629
   12a08:	stmdacs	r0, {r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   12a0c:	mrshi	pc, (UNDEF: 77)	; <UNPREDICTABLE>
   12a10:	ldmib	sp, {r1, r8, r9, fp, ip, pc}^
   12a14:	strls	r1, [sl, #-524]	; 0xfffffdf4
   12a18:			; <UNDEFINED> instruction: 0xf7f16898
   12a1c:	stmdacs	r0, {r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
   12a20:	mrshi	pc, (UNDEF: 72)	; <UNPREDICTABLE>
   12a24:	stmib	sp, {r1, r8, r9, fp, ip, pc}^
   12a28:	ldmvs	r8, {r2, r3, r8, sl, ip, lr}
   12a2c:	blx	850a24 <mkdtemp@@Base+0x825914>
   12a30:			; <UNDEFINED> instruction: 0xf0002800
   12a34:	stcls	0, cr8, [r0, #-552]	; 0xfffffdd8
   12a38:	strb	r4, [r7], #-1540	; 0xfffff9fc
   12a3c:	ldrtmi	r9, [r0], -r2, lsl #22
   12a40:			; <UNDEFINED> instruction: 0xf0026c19
   12a44:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   12a48:	stcls	0, cr13, [r0, #-256]	; 0xffffff00
   12a4c:	ldrt	r4, [sp], #-1540	; 0xfffff9fc
   12a50:	ldrtmi	sl, [r0], -ip, lsl #18
   12a54:			; <UNDEFINED> instruction: 0xff38f002
   12a58:	suble	r2, fp, r0, lsl #16
   12a5c:	strmi	r9, [r4], -r0, lsl #26
   12a60:	cfstrsls	mvf14, [r0, #-208]	; 0xffffff30
   12a64:	ldrt	r4, [r1], #-1540	; 0xfffff9fc
   12a68:	ldrtmi	r9, [r0], -r2, lsl #22
   12a6c:			; <UNDEFINED> instruction: 0xf0026c19
   12a70:	stmdacs	r0, {r0, r2, r5, r6, fp, ip, sp, lr, pc}
   12a74:	stcls	0, cr13, [r0, #-340]	; 0xfffffeac
   12a78:	strt	r4, [r7], #-1540	; 0xfffff9fc
   12a7c:	ldrtmi	r9, [r0], -r2, lsl #22
   12a80:			; <UNDEFINED> instruction: 0xf0026c19
   12a84:	stmdacs	r0, {r0, r1, r3, r4, r6, fp, ip, sp, lr, pc}
   12a88:	adchi	pc, r3, r0, asr #32
   12a8c:	tstcs	r0, r5, lsl #20
   12a90:	tstls	r5, r2, lsl #22
   12a94:			; <UNDEFINED> instruction: 0xe64f61da
   12a98:	ldmib	sp, {r1, r8, fp, ip, pc}^
   12a9c:	stmiavs	r8, {r0, r1, r2, r3, r8, r9, sp}^
   12aa0:			; <UNDEFINED> instruction: 0xf7f1990e
   12aa4:	stmdacs	r0, {r1, r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
   12aa8:	rscshi	pc, sl, r0
   12aac:	ldmib	sp, {r1, r8, r9, fp, ip, pc}^
   12ab0:	stmib	sp, {r0, r4, r9, ip}^
   12ab4:	ldmvs	r8, {r0, r1, r2, r3, r8, sl, ip, lr}^
   12ab8:			; <UNDEFINED> instruction: 0xf7f1950e
   12abc:	stmdacs	r0, {r2, r5, r8, sl, fp, sp, lr, pc}
   12ac0:	rschi	pc, r9, r0
   12ac4:	stmib	sp, {r1, r8, r9, fp, ip, pc}^
   12ac8:			; <UNDEFINED> instruction: 0xe6355511
   12acc:	ldmdbvs	r8, {r1, r8, r9, fp, ip, pc}^
   12ad0:	ldcl	7, cr15, [r4], #964	; 0x3c4
   12ad4:	strmi	r9, [r5], -r2, lsl #22
   12ad8:			; <UNDEFINED> instruction: 0xf7f16958
   12adc:			; <UNDEFINED> instruction: 0x4601ebfa
   12ae0:			; <UNDEFINED> instruction: 0xf7fe4628
   12ae4:	stmdacs	r0, {r0, r1, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   12ae8:	svcge	0x0019f43f
   12aec:	strmi	r9, [r4], -r0, lsl #26
   12af0:	bllt	ffb50af4 <mkdtemp@@Base+0xffb259e4>
   12af4:	ldrtmi	sl, [r0], -sp, lsl #18
   12af8:	cdp2	0, 14, cr15, cr6, cr2, {0}
   12afc:	cmnlt	r8, #5242880	; 0x500000
   12b00:	strmi	r9, [r4], -r0, lsl #26
   12b04:	bllt	ff8d0b08 <mkdtemp@@Base+0xff8a59f8>
   12b08:	strmi	r9, [r4], -r0, lsl #26
   12b0c:	bllt	ff7d0b10 <mkdtemp@@Base+0xff7a5a00>
   12b10:	strmi	r9, [r4], -r0, lsl #26
   12b14:	bllt	ff6d0b18 <mkdtemp@@Base+0xff6a5a08>
   12b18:			; <UNDEFINED> instruction: 0xf06f9d00
   12b1c:			; <UNDEFINED> instruction: 0xf7ff0403
   12b20:	blls	c1a7c <mkdtemp@@Base+0x9696c>
   12b24:			; <UNDEFINED> instruction: 0xf7f16958
   12b28:	blls	cde58 <mkdtemp@@Base+0xa2d48>
   12b2c:	ldmdbvs	r8, {r0, r2, r9, sl, lr}^
   12b30:	bl	ff3d0afc <mkdtemp@@Base+0xff3a59ec>
   12b34:	strtmi	r4, [r8], -r1, lsl #12
   12b38:	stc2	7, cr15, [r8, #1016]	; 0x3f8
   12b3c:			; <UNDEFINED> instruction: 0xf43f2800
   12b40:	stcls	14, cr10, [r0, #-952]	; 0xfffffc48
   12b44:			; <UNDEFINED> instruction: 0xf7ff4604
   12b48:	stmdbls	fp, {r0, r6, r7, r8, r9, fp, ip, sp, pc}
   12b4c:			; <UNDEFINED> instruction: 0xf00f9802
   12b50:	stmdacs	r0, {r0, r1, r2, r3, r6, sl, fp, ip, sp, lr, pc}
   12b54:	mcrge	4, 7, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
   12b58:	strmi	r9, [r4], -r0, lsl #26
   12b5c:	bllt	fedd0b60 <mkdtemp@@Base+0xfeda5a50>
   12b60:	ldmib	sp, {r1, r8, fp, ip, pc}^
   12b64:	stmvs	r8, {r0, r3, r8, r9, sp}
   12b68:			; <UNDEFINED> instruction: 0xf7f19908
   12b6c:	stmdacs	r0, {r1, r6, sl, fp, sp, lr, pc}
   12b70:	adchi	pc, sl, r0
   12b74:	ldmib	sp, {r1, r8, r9, fp, ip, pc}^
   12b78:	stmib	sp, {r2, r3, r9, ip}^
   12b7c:	ldmvs	r8, {r0, r3, r8, sl, ip, lr}
   12b80:			; <UNDEFINED> instruction: 0xf7f19508
   12b84:	stmdacs	r0, {r3, r4, r5, r9, fp, sp, lr, pc}
   12b88:	addshi	pc, r9, r0
   12b8c:	stmib	sp, {r1, r8, r9, fp, ip, pc}^
   12b90:	ldmvs	r8, {r2, r3, r8, sl, ip, lr}
   12b94:			; <UNDEFINED> instruction: 0xf96cf7fc
   12b98:	rsble	r2, r2, r0, lsl #16
   12b9c:	strmi	r9, [r4], -r0, lsl #26
   12ba0:	bllt	fe550ba4 <mkdtemp@@Base+0xfe525a94>
   12ba4:			; <UNDEFINED> instruction: 0xf06f9d00
   12ba8:			; <UNDEFINED> instruction: 0xf7ff0403
   12bac:			; <UNDEFINED> instruction: 0xf06fbb8f
   12bb0:			; <UNDEFINED> instruction: 0xf7ff0403
   12bb4:			; <UNDEFINED> instruction: 0xf06fbb8b
   12bb8:			; <UNDEFINED> instruction: 0xf7ff0403
   12bbc:			; <UNDEFINED> instruction: 0xf06fbb87
   12bc0:			; <UNDEFINED> instruction: 0xf7ff0409
   12bc4:			; <UNDEFINED> instruction: 0xf7f1bb83
   12bc8:			; <UNDEFINED> instruction: 0xf06fefbc
   12bcc:			; <UNDEFINED> instruction: 0xf7ff0409
   12bd0:	vstrls	d11, [r0, #-500]	; 0xfffffe0c
   12bd4:			; <UNDEFINED> instruction: 0xf7ff4604
   12bd8:	vstrls	d11, [r0, #-484]	; 0xfffffe1c
   12bdc:	streq	pc, [r1], #-111	; 0xffffff91
   12be0:	bllt	1d50be4 <mkdtemp@@Base+0x1d25ad4>
   12be4:			; <UNDEFINED> instruction: 0xf06f9d00
   12be8:			; <UNDEFINED> instruction: 0xf7ff0401
   12bec:			; <UNDEFINED> instruction: 0xf06fbb6f
   12bf0:			; <UNDEFINED> instruction: 0xf7ff0401
   12bf4:			; <UNDEFINED> instruction: 0xf06fbb6b
   12bf8:			; <UNDEFINED> instruction: 0xf7ff0401
   12bfc:	vstrls	d11, [r0, #-412]	; 0xfffffe64
   12c00:	streq	pc, [r1], #-111	; 0xffffff91
   12c04:	bllt	18d0c08 <mkdtemp@@Base+0x18a5af8>
   12c08:			; <UNDEFINED> instruction: 0xf06f9d00
   12c0c:			; <UNDEFINED> instruction: 0xf7ff0401
   12c10:	vstrls	d11, [r0, #-372]	; 0xfffffe8c
   12c14:	streq	pc, [r1], #-111	; 0xffffff91
   12c18:	bllt	1650c1c <mkdtemp@@Base+0x1625b0c>
   12c1c:			; <UNDEFINED> instruction: 0xf06f9d00
   12c20:			; <UNDEFINED> instruction: 0xf7ff0401
   12c24:	vstrls	d11, [r0, #-332]	; 0xfffffeb4
   12c28:	streq	pc, [r1], #-111	; 0xffffff91
   12c2c:	bllt	13d0c30 <mkdtemp@@Base+0x13a5b20>
   12c30:			; <UNDEFINED> instruction: 0xf06f9d00
   12c34:			; <UNDEFINED> instruction: 0xf7ff0415
   12c38:	vstrls	d11, [r0, #-292]	; 0xfffffedc
   12c3c:	streq	pc, [r1], #-111	; 0xffffff91
   12c40:	bllt	1150c44 <mkdtemp@@Base+0x1125b34>
   12c44:			; <UNDEFINED> instruction: 0xf06f9d00
   12c48:			; <UNDEFINED> instruction: 0xf7ff0401
   12c4c:	vstrls	d11, [r0, #-252]	; 0xffffff04
   12c50:	ldreq	pc, [r5], #-111	; 0xffffff91
   12c54:	bllt	ed0c58 <mkdtemp@@Base+0xea5b48>
   12c58:			; <UNDEFINED> instruction: 0xf06f9d00
   12c5c:			; <UNDEFINED> instruction: 0xf7ff0401
   12c60:	stmdbls	fp, {r0, r2, r4, r5, r8, r9, fp, ip, sp, pc}
   12c64:			; <UNDEFINED> instruction: 0xf00f9802
   12c68:	stmdacs	r0, {r0, r1, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   12c6c:	mrcge	4, 2, APSR_nzcv, cr7, cr15, {1}
   12c70:	strmi	r9, [r4], -r0, lsl #26
   12c74:	bllt	ad0c78 <mkdtemp@@Base+0xaa5b68>
   12c78:			; <UNDEFINED> instruction: 0xf06f9d00
   12c7c:			; <UNDEFINED> instruction: 0xf7ff0415
   12c80:	vstrls	d11, [r0, #-148]	; 0xffffff6c
   12c84:	streq	pc, [r1], #-111	; 0xffffff91
   12c88:	bllt	850c8c <mkdtemp@@Base+0x825b7c>
   12c8c:			; <UNDEFINED> instruction: 0xf06f9d00
   12c90:			; <UNDEFINED> instruction: 0xf7ff0401
   12c94:	vstrls	d11, [r0, #-108]	; 0xffffff94
   12c98:	ldreq	pc, [r5], #-111	; 0xffffff91
   12c9c:	bllt	5d0ca0 <mkdtemp@@Base+0x5a5b90>
   12ca0:			; <UNDEFINED> instruction: 0xf06f9d00
   12ca4:			; <UNDEFINED> instruction: 0xf7ff0415
   12ca8:	vstrls	d11, [r0, #-68]	; 0xffffffbc
   12cac:	ldreq	pc, [r5], #-111	; 0xffffff91
   12cb0:	bllt	350cb4 <mkdtemp@@Base+0x325ba4>
   12cb4:			; <UNDEFINED> instruction: 0xf06f9d00
   12cb8:			; <UNDEFINED> instruction: 0xf7ff0415
   12cbc:	vstrls	d11, [r0, #-28]	; 0xffffffe4
   12cc0:	ldreq	pc, [r5], #-111	; 0xffffff91
   12cc4:	bllt	d0cc8 <mkdtemp@@Base+0xa5bb8>
   12cc8:			; <UNDEFINED> instruction: 0xf06f9d00
   12ccc:			; <UNDEFINED> instruction: 0xf7ff0415
   12cd0:	svclt	0x0000bafd
   12cd4:	andeq	pc, r4, ip, asr #15
   12cd8:	muleq	r0, r4, r5
   12cdc:	strdeq	pc, [r4], -r6
   12ce0:	blmi	1d256b4 <mkdtemp@@Base+0x1cfa5a4>
   12ce4:	push	{r1, r3, r4, r5, r6, sl, lr}
   12ce8:	ldrshtlt	r4, [r3], r0
   12cec:			; <UNDEFINED> instruction: 0x260058d3
   12cf0:	strmi	r4, [r5], -r4, lsl #12
   12cf4:	teqls	r1, #1769472	; 0x1b0000
   12cf8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12cfc:	strvs	lr, [r9], -sp, asr #19
   12d00:	stcvs	3, cr11, [r5], {104}	; 0x68
   12d04:	stmdami	ip!, {r0, r2, r3, r4, r6, r8, r9, ip, sp, pc}^
   12d08:			; <UNDEFINED> instruction: 0xf0074478
   12d0c:			; <UNDEFINED> instruction: 0x4607f893
   12d10:	suble	r2, r8, r0, lsl #16
   12d14:			; <UNDEFINED> instruction: 0xf86ef007
   12d18:	ldrtmi	r4, [r8], -r5, lsl #12
   12d1c:			; <UNDEFINED> instruction: 0xf87cf007
   12d20:	andcs	r4, r4, r5, lsl #8
   12d24:	blx	11ced76 <mkdtemp@@Base+0x11a3c66>
   12d28:	stmdble	r5!, {r0, r2, r7, r9, lr}
   12d2c:			; <UNDEFINED> instruction: 0xf10d4637
   12d30:	cdpge	8, 2, cr0, cr1, cr12, {1}
   12d34:	ldrbcc	pc, [pc, #79]!	; 12d8b <PEM_write_bio_PrivateKey@plt+0xdd8f>	; <UNPREDICTABLE>
   12d38:			; <UNDEFINED> instruction: 0xf0079809
   12d3c:	subcs	pc, r0, #356352	; 0x57000
   12d40:			; <UNDEFINED> instruction: 0x46304611
   12d44:	ldc	7, cr15, [r6, #964]!	; 0x3c4
   12d48:			; <UNDEFINED> instruction: 0x46402258
   12d4c:			; <UNDEFINED> instruction: 0xf7f14611
   12d50:	stmdals	sl, {r1, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   12d54:	stc2l	7, cr15, [r6, #-1008]!	; 0xfffffc10
   12d58:			; <UNDEFINED> instruction: 0xf7fb4638
   12d5c:	bmi	16120c8 <mkdtemp@@Base+0x15e6fb8>
   12d60:	ldrbtmi	r4, [sl], #-2900	; 0xfffff4ac
   12d64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12d68:	subsmi	r9, sl, r1, lsr fp
   12d6c:	addshi	pc, r9, r0, asr #32
   12d70:	eorslt	r4, r3, r8, lsr #12
   12d74:	mvnshi	lr, #12386304	; 0xbd0000
   12d78:	stclvs	6, cr4, [r5], #224	; 0xe0
   12d7c:			; <UNDEFINED> instruction: 0xf838f007
   12d80:	movwle	r4, #37509	; 0x9285
   12d84:	stclvs	6, cr4, [r5], #224	; 0xe0
   12d88:			; <UNDEFINED> instruction: 0xf832f007
   12d8c:	strtmi	r4, [r8], -r1, lsl #12
   12d90:	blx	fe34edfe <mkdtemp@@Base+0xfe323cee>
   12d94:	cmnlt	r1, r8, lsl #13
   12d98:			; <UNDEFINED> instruction: 0xf10dae21
   12d9c:			; <UNDEFINED> instruction: 0xf06f082c
   12da0:	strcs	r0, [r0, -r3, lsl #10]
   12da4:	cdpge	7, 2, cr14, cr1, cr8, {6}
   12da8:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   12dac:	streq	pc, [r9, #-111]	; 0xffffff91
   12db0:	cdpge	7, 2, cr14, cr1, cr2, {6}
   12db4:	cmpcs	r0, r2, ror #26
   12db8:	tstls	r0, r4
   12dbc:	stcvs	6, cr4, [r1, #-204]!	; 0xffffff34
   12dc0:	blx	ff34ee12 <mkdtemp@@Base+0xff323d02>
   12dc4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   12dc8:	ldrtmi	sp, [r8], -r0, ror #2
   12dcc:			; <UNDEFINED> instruction: 0xf812f007
   12dd0:	ldrtmi	r4, [r8], -r3, lsl #12
   12dd4:			; <UNDEFINED> instruction: 0xf0079305
   12dd8:	strmi	pc, [r1], sp, lsl #16
   12ddc:			; <UNDEFINED> instruction: 0xf0074638
   12de0:	bl	1d0e54 <mkdtemp@@Base+0x1a5d44>
   12de4:	strls	r0, [r2, #-521]	; 0xfffffdf7
   12de8:	andls	r4, r0, #59768832	; 0x3900000
   12dec:	blls	1646bc <mkdtemp@@Base+0x1395ac>
   12df0:	stmdage	r9, {r0, ip, pc}
   12df4:			; <UNDEFINED> instruction: 0xf898f007
   12df8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   12dfc:			; <UNDEFINED> instruction: 0xf7fbd146
   12e00:			; <UNDEFINED> instruction: 0x4607fbf9
   12e04:	suble	r2, r9, r0, lsl #16
   12e08:	bge	22e194 <mkdtemp@@Base+0x203084>
   12e0c:			; <UNDEFINED> instruction: 0xff38f7fb
   12e10:	stmdacs	r0, {r0, r2, r9, sl, lr}
   12e14:	stfvsp	f5, [r3], #252	; 0xfc
   12e18:	ldmib	sp, {r8, sp}^
   12e1c:	stmib	sp, {r3, sp}^
   12e20:	movwls	r1, #257	; 0x101
   12e24:			; <UNDEFINED> instruction: 0xf0076ca3
   12e28:	strmi	pc, [r5], -r3, lsr #18
   12e2c:	stmdbge	sl, {r3, r4, r7, r8, r9, fp, ip, sp, pc}
   12e30:			; <UNDEFINED> instruction: 0xf7ff4638
   12e34:			; <UNDEFINED> instruction: 0xf10dfa1d
   12e38:			; <UNDEFINED> instruction: 0x4605091f
   12e3c:	eor	fp, sl, r8, ror #2
   12e40:	ldrtmi	r4, [r8], -r9, asr #12
   12e44:	stc2	0, cr15, [ip], {1}
   12e48:			; <UNDEFINED> instruction: 0xf108bb20
   12e4c:			; <UNDEFINED> instruction: 0xf89d0801
   12e50:	blx	17daed4 <mkdtemp@@Base+0x17afdc4>
   12e54:	addsmi	pc, sl, #136, 6	; 0x20000002
   12e58:	ldrtmi	sp, [r8], -r5, lsr #2
   12e5c:	ldc2l	7, cr15, [r2, #1004]	; 0x3ec
   12e60:	mvnle	r2, r0, lsl #16
   12e64:			; <UNDEFINED> instruction: 0xf10d990a
   12e68:	subscs	r0, r8, #44, 16	; 0x2c0000
   12e6c:	tstls	r5, r0, asr #12
   12e70:	ldc	7, cr15, [r6], #964	; 0x3c4
   12e74:	subscs	r9, r8, #81920	; 0x14000
   12e78:	strtmi	r4, [r1], -r8, lsl #12
   12e7c:	ldc	7, cr15, [r0], #964	; 0x3c4
   12e80:	strbmi	r4, [r1], -r0, lsr #12
   12e84:			; <UNDEFINED> instruction: 0xf7f12258
   12e88:	ldrb	lr, [r5, -ip, lsr #25]
   12e8c:			; <UNDEFINED> instruction: 0xf10d4647
   12e90:	ldrb	r0, [r1, -ip, lsr #16]
   12e94:			; <UNDEFINED> instruction: 0xf10d4605
   12e98:	strb	r0, [sp, -ip, lsr #16]
   12e9c:	streq	pc, [r1, #-111]	; 0xffffff91
   12ea0:			; <UNDEFINED> instruction: 0xf7f1e7f9
   12ea4:			; <UNDEFINED> instruction: 0xf10dee4e
   12ea8:			; <UNDEFINED> instruction: 0xf06f082c
   12eac:	strb	r0, [r3, -r3, lsl #10]
   12eb0:	andeq	lr, r4, r0, ror #26
   12eb4:	muleq	r0, r4, r5
   12eb8:			; <UNDEFINED> instruction: 0x0001e7b4
   12ebc:	andeq	lr, r4, r2, ror #25
   12ec0:	strtcs	pc, [ip], #-2271	; 0xfffff721
   12ec4:	strtcc	pc, [ip], #-2271	; 0xfffff721
   12ec8:	push	{r1, r3, r4, r5, r6, sl, lr}
   12ecc:	strdlt	r4, [ip], r0
   12ed0:			; <UNDEFINED> instruction: 0x460e58d3
   12ed4:	strmi	r4, [r7], -r5, lsl #12
   12ed8:	movwls	r6, #47131	; 0xb81b
   12edc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12ee0:	stfvsd	f3, [r7], {24}
   12ee4:	svclt	0x00183f00
   12ee8:	strtmi	r2, [r8], -r1, lsl #14
   12eec:	mrc2	7, 7, pc, cr8, cr15, {7}
   12ef0:	cmnlt	r8, r4, lsl #12
   12ef4:	strcs	pc, [r0], #-2271	; 0xfffff721
   12ef8:	ldrbtmi	r4, [sl], #-3070	; 0xfffff402
   12efc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12f00:	subsmi	r9, sl, fp, lsl #22
   12f04:	mvnshi	pc, r0, asr #32
   12f08:	andlt	r4, ip, r0, lsr #12
   12f0c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   12f10:	blx	1c50f06 <mkdtemp@@Base+0x1c25df6>
   12f14:	stmdacs	r0, {r7, r9, sl, lr}
   12f18:	mvnhi	pc, r0
   12f1c:	andcs	r4, r3, #252928	; 0x3dc00
   12f20:	stmdbvs	r8!, {r0, r3, r5, fp, sp, lr}
   12f24:	and	r4, r3, fp, ror r4
   12f28:	tstcc	ip, #630784	; 0x9a000
   12f2c:	andsle	r1, r1, r4, asr ip
   12f30:			; <UNDEFINED> instruction: 0xd1f94291
   12f34:	bcs	2d3a4 <mkdtemp@@Base+0x2294>
   12f38:	addsmi	fp, r0, #24, 30	; 0x60
   12f3c:	ldmdavs	r9, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   12f40:			; <UNDEFINED> instruction: 0xf0024640
   12f44:			; <UNDEFINED> instruction: 0x4604f8d9
   12f48:	bllt	5ff4d0 <mkdtemp@@Base+0x5d43c0>
   12f4c:			; <UNDEFINED> instruction: 0xf7fb4640
   12f50:			; <UNDEFINED> instruction: 0xe7cffbdf
   12f54:	strbmi	r4, [r0], -sl, ror #19
   12f58:			; <UNDEFINED> instruction: 0xf0024479
   12f5c:	strmi	pc, [r4], -sp, asr #17
   12f60:	mvnsle	r2, r0, lsl #16
   12f64:	blcs	36d018 <mkdtemp@@Base+0x341f08>
   12f68:	ldm	pc, {r0, r1, r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   12f6c:	msreq	CPSR_fx, r3, lsl r0
   12f70:	cmneq	r8, ip, asr #2
   12f74:	rsceq	r0, r2, lr, lsr #32
   12f78:	smulleq	r0, r0, ip, r0	; <UNPREDICTABLE>
   12f7c:	andeq	r0, lr, lr, lsl r0
   12f80:	rsbseq	r0, fp, lr
   12f84:			; <UNDEFINED> instruction: 0x00510196
   12f88:			; <UNDEFINED> instruction: 0xf06f0041
   12f8c:	svccs	0x00000409
   12f90:			; <UNDEFINED> instruction: 0x4628d0dc
   12f94:			; <UNDEFINED> instruction: 0xf9c2f000
   12f98:	stmdacs	r0, {r2, r9, sl, lr}
   12f9c:			; <UNDEFINED> instruction: 0x4630d1d6
   12fa0:			; <UNDEFINED> instruction: 0xf0014641
   12fa4:			; <UNDEFINED> instruction: 0x4604fe31
   12fa8:	stclvs	7, cr14, [fp], #-832	; 0xfffffcc0
   12fac:	rscle	r2, ip, r0, lsl #22
   12fb0:			; <UNDEFINED> instruction: 0xf7fb6818
   12fb4:	stmdacs	r0, {r0, r1, r2, r5, r8, sl, fp, ip, sp, lr, pc}
   12fb8:	stclvs	0, cr13, [fp], #-924	; 0xfffffc64
   12fbc:	ldmdavs	r9, {r6, r9, sl, lr}
   12fc0:			; <UNDEFINED> instruction: 0xf8aaf002
   12fc4:	stmdacs	r0, {r2, r9, sl, lr}
   12fc8:	stmibvs	r9!, {r0, r1, r2, r3, r4, r5, r7, r8, ip, lr, pc}^
   12fcc:	strbmi	r2, [r0], -r0, lsr #4
   12fd0:			; <UNDEFINED> instruction: 0xf850f002
   12fd4:	stmdacs	r0, {r2, r9, sl, lr}
   12fd8:	stmibvs	r9!, {r0, r1, r2, r4, r5, r7, r8, ip, lr, pc}
   12fdc:	strbmi	r2, [r0], -r0, asr #4
   12fe0:			; <UNDEFINED> instruction: 0xf848f002
   12fe4:	stmdacs	r0, {r2, r9, sl, lr}
   12fe8:	svccs	0x0000d1af
   12fec:			; <UNDEFINED> instruction: 0xe7d0d0d7
   12ff0:	blcs	2e1a4 <mkdtemp@@Base+0x3094>
   12ff4:	ldmdavs	r8, {r0, r3, r6, r7, ip, lr, pc}
   12ff8:	stc2	7, cr15, [r4, #-1004]	; 0xfffffc14
   12ffc:	sbcle	r2, r4, r0, lsl #16
   13000:	strbmi	r6, [r0], -fp, ror #24
   13004:			; <UNDEFINED> instruction: 0xf0026819
   13008:	strmi	pc, [r4], -r7, lsl #17
   1300c:	orrsle	r2, ip, r0, lsl #16
   13010:	eorcs	r6, r0, #3817472	; 0x3a4000
   13014:			; <UNDEFINED> instruction: 0xf0024640
   13018:	strmi	pc, [r4], -sp, lsr #16
   1301c:	orrsle	r2, r4, r0, lsl #16
   13020:	strbmi	r6, [r0], -r9, ror #22
   13024:			; <UNDEFINED> instruction: 0xf868f002
   13028:	stmdacs	r0, {r2, r9, sl, lr}
   1302c:			; <UNDEFINED> instruction: 0xf895d18d
   13030:			; <UNDEFINED> instruction: 0x46401038
   13034:			; <UNDEFINED> instruction: 0xff08f001
   13038:	stmdacs	r0, {r2, r9, sl, lr}
   1303c:	blvs	ffa87658 <mkdtemp@@Base+0xffa5c548>
   13040:			; <UNDEFINED> instruction: 0xf0024640
   13044:	strmi	pc, [r4], -r9, ror #16
   13048:			; <UNDEFINED> instruction: 0xf47f2800
   1304c:	stcvs	15, cr10, [r9], #-504	; 0xfffffe08
   13050:			; <UNDEFINED> instruction: 0xf0024640
   13054:	strmi	pc, [r4], -r1, ror #16
   13058:			; <UNDEFINED> instruction: 0xf47f2800
   1305c:	svccs	0x0000af76
   13060:			; <UNDEFINED> instruction: 0xe796d09d
   13064:	vmla.i8	d22, d0, d27
   13068:	addsmi	r2, r3, #-1342177268	; 0xb000000c
   1306c:	teqhi	r8, r0	; <UNPREDICTABLE>
   13070:	svcvc	0x0033f5b3
   13074:	msrhi	CPSR_fsx, r0
   13078:	addsne	pc, pc, #64, 4
   1307c:	svclt	0x00184293
   13080:			; <UNDEFINED> instruction: 0xf0002100
   13084:			; <UNDEFINED> instruction: 0x4640811e
   13088:			; <UNDEFINED> instruction: 0xf836f002
   1308c:	stmdacs	r0, {r2, r9, sl, lr}
   13090:	svcge	0x005bf47f
   13094:	strbmi	r6, [r0], -r9, ror #18
   13098:	ldc2	0, cr15, [ip, #8]
   1309c:	stmdacs	r0, {r2, r9, sl, lr}
   130a0:	svcge	0x0053f47f
   130a4:	stclvs	7, cr14, [fp], #-752	; 0xfffffd10
   130a8:			; <UNDEFINED> instruction: 0xf43f2b00
   130ac:	ldmdavs	r8, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}
   130b0:	stc2	7, cr15, [r8], #1004	; 0x3ec
   130b4:			; <UNDEFINED> instruction: 0xf43f2800
   130b8:	stmiavs	r8!, {r3, r5, r6, r8, r9, sl, fp, sp, pc}^
   130bc:	tstcs	r0, sl, lsl #20
   130c0:	b	3d108c <mkdtemp@@Base+0x3a5f7c>
   130c4:	strbmi	r6, [r0], -fp, ror #24
   130c8:			; <UNDEFINED> instruction: 0xf0026819
   130cc:	strmi	pc, [r4], -r5, lsr #16
   130d0:			; <UNDEFINED> instruction: 0xf47f2800
   130d4:	stmdbls	sl, {r1, r3, r4, r5, r8, r9, sl, fp, sp, pc}
   130d8:			; <UNDEFINED> instruction: 0xf0024640
   130dc:	strmi	pc, [r4], -r9, asr #25
   130e0:			; <UNDEFINED> instruction: 0xf47f2800
   130e4:	svccs	0x0000af32
   130e8:	svcge	0x0059f43f
   130ec:	stclvs	7, cr14, [fp], #-324	; 0xfffffebc
   130f0:			; <UNDEFINED> instruction: 0xf43f2b00
   130f4:	ldmdavs	r8, {r1, r3, r6, r8, r9, sl, fp, sp, pc}
   130f8:	stc2	7, cr15, [r4], {251}	; 0xfb
   130fc:			; <UNDEFINED> instruction: 0xf43f2800
   13100:	stclvs	15, cr10, [fp], #-272	; 0xfffffef0
   13104:	ldmdavs	r9, {r6, r9, sl, lr}
   13108:			; <UNDEFINED> instruction: 0xf806f002
   1310c:	stmdacs	r0, {r2, r9, sl, lr}
   13110:	svcge	0x001bf47f
   13114:			; <UNDEFINED> instruction: 0xf7f16968
   13118:	strmi	lr, [r1], -sl, lsr #30
   1311c:			; <UNDEFINED> instruction: 0xf0024640
   13120:	strmi	pc, [r4], -r7, lsr #25
   13124:			; <UNDEFINED> instruction: 0xf47f2800
   13128:	svccs	0x0000af10
   1312c:	svcge	0x0037f43f
   13130:	stclvs	7, cr14, [fp], #-188	; 0xffffff44
   13134:			; <UNDEFINED> instruction: 0xf43f2b00
   13138:	ldmdavs	r8, {r3, r5, r8, r9, sl, fp, sp, pc}
   1313c:	stc2l	7, cr15, [r2], #-1004	; 0xfffffc14
   13140:			; <UNDEFINED> instruction: 0xf43f2800
   13144:	andcs	sl, r0, #34, 30	; 0x88
   13148:	ldrmi	sl, [r1], -r2, lsl #22
   1314c:			; <UNDEFINED> instruction: 0xf7f168a8
   13150:	stmiavs	r8!, {r1, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   13154:	stmdbge	r4, {r0, r2, r9, fp, sp, pc}
   13158:	ldmib	sl, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1315c:	ldrmi	r2, [r1], -r0, lsl #4
   13160:	blge	ed408 <mkdtemp@@Base+0xc22f8>
   13164:	stcl	7, cr15, [ip, #964]!	; 0x3c4
   13168:	strbmi	r6, [r0], -fp, ror #24
   1316c:			; <UNDEFINED> instruction: 0xf0016819
   13170:			; <UNDEFINED> instruction: 0x4604ffd3
   13174:			; <UNDEFINED> instruction: 0xf47f2800
   13178:	stmdbls	r2, {r3, r5, r6, r7, r9, sl, fp, sp, pc}
   1317c:			; <UNDEFINED> instruction: 0xf0024640
   13180:			; <UNDEFINED> instruction: 0x4604fc77
   13184:			; <UNDEFINED> instruction: 0xf47f2800
   13188:	stmdbls	r3, {r5, r6, r7, r9, sl, fp, sp, pc}
   1318c:			; <UNDEFINED> instruction: 0xf0024640
   13190:	strmi	pc, [r4], -pc, ror #24
   13194:			; <UNDEFINED> instruction: 0xf47f2800
   13198:	stmdbls	r4, {r3, r4, r6, r7, r9, sl, fp, sp, pc}
   1319c:			; <UNDEFINED> instruction: 0xf0024640
   131a0:	strmi	pc, [r4], -r7, ror #24
   131a4:			; <UNDEFINED> instruction: 0xf47f2800
   131a8:	stmdbls	r5, {r4, r6, r7, r9, sl, fp, sp, pc}
   131ac:			; <UNDEFINED> instruction: 0xf0024640
   131b0:			; <UNDEFINED> instruction: 0x4604fc5f
   131b4:			; <UNDEFINED> instruction: 0xf47f2800
   131b8:	svccs	0x0000aec8
   131bc:	mcrge	4, 7, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
   131c0:	blge	ccd64 <mkdtemp@@Base+0xa1c54>
   131c4:	bge	6d46c <mkdtemp@@Base+0x4235c>
   131c8:			; <UNDEFINED> instruction: 0xf7f14669
   131cc:	stmiavs	r8!, {r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   131d0:	stmdbge	r4, {r0, r2, r9, fp, sp, pc}
   131d4:	ldmib	ip, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   131d8:	ldrmi	r2, [r1], -r0, lsl #4
   131dc:	blge	ed484 <mkdtemp@@Base+0xc2374>
   131e0:	stc	7, cr15, [lr, #964]!	; 0x3c4
   131e4:	strbmi	r9, [r0], -r0, lsl #18
   131e8:	mcrr2	0, 0, pc, r2, cr2	; <UNPREDICTABLE>
   131ec:	stmdacs	r0, {r2, r9, sl, lr}
   131f0:	mcrge	4, 5, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
   131f4:	strbmi	r9, [r0], -r1, lsl #18
   131f8:	ldc2	0, cr15, [sl], #-8
   131fc:	stmdacs	r0, {r2, r9, sl, lr}
   13200:	mcrge	4, 5, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
   13204:	blge	24d0f0 <mkdtemp@@Base+0x221fe0>
   13208:	bge	1ed5b0 <mkdtemp@@Base+0x1c24a0>
   1320c:			; <UNDEFINED> instruction: 0xf7f1a906
   13210:	stmiavs	r8!, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}^
   13214:	stmdbge	r9, {r1, r3, r9, fp, sp, pc}
   13218:	stmdb	r2!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1321c:	strbmi	r9, [r0], -r6, lsl #18
   13220:	stc2	0, cr15, [r6], #-8
   13224:	stmdacs	r0, {r2, r9, sl, lr}
   13228:	mcrge	4, 4, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   1322c:	strbmi	r9, [r0], -r7, lsl #18
   13230:	ldc2	0, cr15, [lr], {2}
   13234:	stmdacs	r0, {r2, r9, sl, lr}
   13238:	mcrge	4, 4, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   1323c:	strbmi	r9, [r0], -r8, lsl #18
   13240:	ldc2	0, cr15, [r6], {2}
   13244:	stmdacs	r0, {r2, r9, sl, lr}
   13248:	mrcge	4, 3, APSR_nzcv, cr15, cr15, {3}
   1324c:	strbmi	r9, [r0], -r9, lsl #18
   13250:	stc2	0, cr15, [lr], {2}
   13254:	stmdacs	r0, {r2, r9, sl, lr}
   13258:	mrcge	4, 3, APSR_nzcv, cr7, cr15, {3}
   1325c:	stmdbvs	fp!, {r0, r1, r3, r4, r5, r8, r9, sl, sp, lr, pc}
   13260:	sbccs	pc, fp, #64, 4
   13264:	mlasle	r8, r3, r2, r4
   13268:	svcvc	0x0033f5b3
   1326c:	vhadd.s8	d29, d0, d31
   13270:	addsmi	r1, r3, #-268435447	; 0xf0000009
   13274:	tstcs	r0, r8, lsl pc
   13278:	strbmi	sp, [r0], -r6, lsr #32
   1327c:			; <UNDEFINED> instruction: 0xff3cf001
   13280:	stmdacs	r0, {r2, r9, sl, lr}
   13284:	mcrge	4, 3, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
   13288:	strbmi	r6, [r0], -r9, ror #18
   1328c:	stc2	0, cr15, [r2], #8
   13290:	stmdacs	r0, {r2, r9, sl, lr}
   13294:	mrcge	4, 2, APSR_nzcv, cr9, cr15, {3}
   13298:	stclvs	7, cr14, [fp], #-240	; 0xffffff10
   1329c:			; <UNDEFINED> instruction: 0xf43f2b00
   132a0:	ldmdavs	r8, {r2, r4, r5, r6, r9, sl, fp, sp, pc}
   132a4:	blx	febd129a <mkdtemp@@Base+0xfeba618a>
   132a8:			; <UNDEFINED> instruction: 0xf43f2800
   132ac:	stclvs	14, cr10, [fp], #-440	; 0xfffffe48
   132b0:	ldmdavs	r9, {r6, r9, sl, lr}
   132b4:			; <UNDEFINED> instruction: 0xff30f001
   132b8:	stmdacs	r0, {r2, r9, sl, lr}
   132bc:	mcrge	4, 2, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
   132c0:	ldmdbmi	r0, {r1, r2, r3, r5, r7, r9, sl, sp, lr, pc}
   132c4:			; <UNDEFINED> instruction: 0xe6de4479
   132c8:	ldrbtmi	r4, [r9], #-2319	; 0xfffff6f1
   132cc:	stmdbmi	pc, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   132d0:			; <UNDEFINED> instruction: 0xe7d24479
   132d4:	ldrbtmi	r4, [r9], #-2318	; 0xfffff6f2
   132d8:	stmdbmi	lr, {r0, r2, r4, r6, r7, r9, sl, sp, lr, pc}
   132dc:			; <UNDEFINED> instruction: 0xe7cc4479
   132e0:	ldrbtmi	r4, [r9], #-2317	; 0xfffff6f3
   132e4:			; <UNDEFINED> instruction: 0xf06fe6cf
   132e8:	str	r0, [r3], -r1, lsl #8
   132ec:	stc	7, cr15, [r8], #-964	; 0xfffffc3c
   132f0:	andeq	lr, r4, ip, ror fp
   132f4:	muleq	r0, r4, r5
   132f8:	andeq	lr, r4, sl, asr #22
   132fc:	andeq	lr, r4, ip, lsr r4
   13300:	andeq	lr, r1, r0, lsr #7
   13304:	andeq	lr, r1, r8, asr r0
   13308:	andeq	lr, r1, r2, asr r0
   1330c:	andeq	lr, r1, r4, lsr r0
   13310:	andeq	lr, r1, lr, lsr #32
   13314:	andeq	lr, r1, r4, lsr r0
   13318:	andeq	lr, r1, lr, lsr #32
   1331c:	blmi	fe6a5d88 <mkdtemp@@Base+0xfe67ac78>
   13320:	push	{r1, r3, r4, r5, r6, sl, lr}
   13324:			; <UNDEFINED> instruction: 0x46804ff0
   13328:	umlalslt	r4, r1, r8, r8
   1332c:			; <UNDEFINED> instruction: 0x260058d3
   13330:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   13334:			; <UNDEFINED> instruction: 0xf04f932f
   13338:	stmib	sp, {r8, r9}^
   1333c:			; <UNDEFINED> instruction: 0xf0066607
   13340:			; <UNDEFINED> instruction: 0x4605fd79
   13344:			; <UNDEFINED> instruction: 0xf0002800
   13348:			; <UNDEFINED> instruction: 0xf00680fc
   1334c:			; <UNDEFINED> instruction: 0x4604fd53
   13350:			; <UNDEFINED> instruction: 0xf0064628
   13354:	strmi	pc, [r4], #-3425	; 0xfffff29f
   13358:			; <UNDEFINED> instruction: 0xf0122004
   1335c:	addmi	pc, r4, #2818048	; 0x2b0000
   13360:	rschi	pc, r5, r0, lsl #4
   13364:	addmi	pc, r0, pc, asr #8
   13368:	bl	ff4d1334 <mkdtemp@@Base+0xff4a6224>
   1336c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   13370:	rscshi	pc, r8, r0
   13374:	beq	1f4f7b0 <mkdtemp@@Base+0x1f246a0>
   13378:	orrmi	pc, r0, pc, asr #8
   1337c:	stc2	0, cr15, [r8, #-84]!	; 0xffffffac
   13380:	ldrbmi	r2, [r3], -r0, asr #4
   13384:	ldrtmi	r9, [r9], -r0, lsl #4
   13388:	addmi	pc, r0, #1325400064	; 0x4f000000
   1338c:			; <UNDEFINED> instruction: 0xf0122004
   13390:	strmi	pc, [r4], -r5, ror #17
   13394:			; <UNDEFINED> instruction: 0xf10db360
   13398:	ldrtmi	r0, [r5], -r4, lsr #22
   1339c:	stmdals	r7, {r0, r4, r5, r7, r9, sl, lr}
   133a0:			; <UNDEFINED> instruction: 0xff24f006
   133a4:	ldrmi	r2, [r1], -r0, asr #4
   133a8:			; <UNDEFINED> instruction: 0xf7f14650
   133ac:	subscs	lr, r8, #132, 20	; 0x84000
   133b0:			; <UNDEFINED> instruction: 0x46584611
   133b4:	b	1fd1380 <mkdtemp@@Base+0x1fa6270>
   133b8:			; <UNDEFINED> instruction: 0x46284631
   133bc:			; <UNDEFINED> instruction: 0xf922f017
   133c0:	orrmi	pc, r0, pc, asr #8
   133c4:			; <UNDEFINED> instruction: 0xf0174638
   133c8:	stmdals	r8, {r0, r2, r3, r4, r8, fp, ip, sp, lr, pc}
   133cc:	blx	ad13c4 <mkdtemp@@Base+0xaa62b4>
   133d0:			; <UNDEFINED> instruction: 0xf7fb4648
   133d4:	bmi	1bd1a50 <mkdtemp@@Base+0x1ba6940>
   133d8:	ldrbtmi	r4, [sl], #-2923	; 0xfffff495
   133dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   133e0:	subsmi	r9, sl, pc, lsr #22
   133e4:	adcshi	pc, ip, r0, asr #32
   133e8:	eorslt	r4, r1, r0, lsr #12
   133ec:	svchi	0x00f0e8bd
   133f0:			; <UNDEFINED> instruction: 0xf0064628
   133f4:			; <UNDEFINED> instruction: 0x4603fcff
   133f8:	movwls	r4, #17960	; 0x4628
   133fc:	ldc2l	0, cr15, [sl], #24
   13400:	strtmi	r4, [r8], -r4, lsl #12
   13404:	stc2	0, cr15, [r8, #-24]	; 0xffffffe8
   13408:	tstcs	r1, r4, asr r4
   1340c:	tstls	r2, r0, lsl #8
   13410:	blls	124d60 <mkdtemp@@Base+0xf9c50>
   13414:	andls	r4, r1, r9, lsr #12
   13418:			; <UNDEFINED> instruction: 0xf006a807
   1341c:	strmi	pc, [r4], -r5, lsl #27
   13420:			; <UNDEFINED> instruction: 0xd1b82800
   13424:			; <UNDEFINED> instruction: 0xf8e6f7fb
   13428:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1342c:	addshi	pc, r3, r0
   13430:	svceq	0x0000f1b8
   13434:			; <UNDEFINED> instruction: 0xf8d8d008
   13438:			; <UNDEFINED> instruction: 0xb12b3048
   1343c:			; <UNDEFINED> instruction: 0xf7ff4640
   13440:	strmi	pc, [r4], -pc, asr #24
   13444:	cmnle	lr, r0, lsl #16
   13448:	strbmi	r2, [r9], -r3, lsl #4
   1344c:			; <UNDEFINED> instruction: 0xf7ff4640
   13450:			; <UNDEFINED> instruction: 0x4604fd37
   13454:	teqlt	r8, r6, lsl #12
   13458:			; <UNDEFINED> instruction: 0x3601e033
   1345c:	rscslt	r4, r1, #72, 12	; 0x4800000
   13460:	ldc2l	0, cr15, [r2], #4
   13464:	bllt	1824c7c <mkdtemp@@Base+0x17f9b6c>
   13468:			; <UNDEFINED> instruction: 0xf7fb4648
   1346c:	strmi	pc, [r4], -fp, asr #21
   13470:			; <UNDEFINED> instruction: 0xf0064628
   13474:			; <UNDEFINED> instruction: 0x4601fcbd
   13478:			; <UNDEFINED> instruction: 0xf0194620
   1347c:	stmdbcs	r0, {r0, r1, r2, r4, fp, ip, sp, lr, pc}
   13480:	strbmi	sp, [r8], -fp, ror #3
   13484:			; <UNDEFINED> instruction: 0xf7fb9105
   13488:			; <UNDEFINED> instruction: 0x4606fabd
   1348c:	bl	1051458 <mkdtemp@@Base+0x1026348>
   13490:	stmdacs	r0, {r0, r2, r9, sl, lr}
   13494:			; <UNDEFINED> instruction: 0x4648d070
   13498:			; <UNDEFINED> instruction: 0xf7fb9c07
   1349c:	andls	pc, r4, r7, lsl fp	; <UNPREDICTABLE>
   134a0:			; <UNDEFINED> instruction: 0xf7fb4648
   134a4:	stmdbls	r5, {r0, r1, r2, r3, r5, r7, r9, fp, ip, sp, lr, pc}
   134a8:	strtmi	r9, [sl], -r4, lsl #22
   134ac:	smlabtne	r1, sp, r9, lr
   134b0:	strtmi	r9, [r0], -r0
   134b4:	ldc2l	0, cr15, [ip, #24]
   134b8:	teqlt	r8, r4, lsl #12
   134bc:	bleq	94f8f8 <mkdtemp@@Base+0x9247e8>
   134c0:	strcs	lr, [r0, #-1901]	; 0xfffff893
   134c4:	bleq	94f900 <mkdtemp@@Base+0x9247f0>
   134c8:	strb	r4, [r8, -lr, lsr #12]!
   134cc:	strbmi	sl, [r0], -r8, lsl #18
   134d0:			; <UNDEFINED> instruction: 0xf9cef7fd
   134d4:	stmdacs	r0, {r2, r9, sl, lr}
   134d8:	stmdbls	r8, {r4, r5, r6, r7, r8, ip, lr, pc}
   134dc:	bleq	94f918 <mkdtemp@@Base+0x924808>
   134e0:			; <UNDEFINED> instruction: 0x46582258
   134e4:			; <UNDEFINED> instruction: 0xf7f19104
   134e8:	stmdbls	r4, {r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
   134ec:			; <UNDEFINED> instruction: 0x46082258
   134f0:			; <UNDEFINED> instruction: 0xf7f14641
   134f4:	subscs	lr, r8, #1933312	; 0x1d8000
   134f8:			; <UNDEFINED> instruction: 0x46404659
   134fc:	ldmdb	r0!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13500:			; <UNDEFINED> instruction: 0xf8c89b08
   13504:	vst4.16	{d21-d24}, [pc], r8
   13508:			; <UNDEFINED> instruction: 0xf8c84280
   1350c:	strtmi	r6, [r5], -ip, asr #32
   13510:	subsvc	pc, r0, r8, asr #17
   13514:			; <UNDEFINED> instruction: 0xf8c84626
   13518:			; <UNDEFINED> instruction: 0x46272054
   1351c:	mlascc	r8, r3, r8, pc	; <UNPREDICTABLE>
   13520:	eorscc	pc, r8, r8, lsl #17
   13524:			; <UNDEFINED> instruction: 0xf10de73b
   13528:	ldrtmi	r0, [r5], -r4, lsr #22
   1352c:			; <UNDEFINED> instruction: 0xf10de737
   13530:			; <UNDEFINED> instruction: 0xf10d0a7c
   13534:			; <UNDEFINED> instruction: 0xf04f0b24
   13538:			; <UNDEFINED> instruction: 0x463534ff
   1353c:			; <UNDEFINED> instruction: 0x46b14637
   13540:			; <UNDEFINED> instruction: 0xf10de72d
   13544:			; <UNDEFINED> instruction: 0xf10d0a7c
   13548:	strmi	r0, [r7], -r4, lsr #22
   1354c:			; <UNDEFINED> instruction: 0xf06f4681
   13550:	strmi	r0, [r6], -r9, lsl #8
   13554:	strmi	lr, [r5], -r3, lsr #14
   13558:	streq	pc, [r1], #-111	; 0xffffff91
   1355c:	str	r4, [sp, r6, lsl #12]!
   13560:	b	ffbd152c <mkdtemp@@Base+0xffba641c>
   13564:	beq	1f4f9a0 <mkdtemp@@Base+0x1f24890>
   13568:	bleq	94f9a4 <mkdtemp@@Base+0x924894>
   1356c:	strmi	r4, [r1], r5, lsl #12
   13570:	streq	pc, [r1], #-111	; 0xffffff91
   13574:	ldr	r4, [r2, -r6, lsl #12]
   13578:	bleq	94f9b4 <mkdtemp@@Base+0x9248a4>
   1357c:	streq	pc, [r1], #-111	; 0xffffff91
   13580:	svclt	0x0000e70d
   13584:	andeq	lr, r4, r4, lsr #14
   13588:	muleq	r0, r4, r5
   1358c:	andeq	lr, r1, ip, lsl #3
   13590:	andeq	lr, r4, sl, ror #12
   13594:			; <UNDEFINED> instruction: 0xf7ff2200
   13598:	svclt	0x0000bc93
   1359c:	svcmi	0x00f0e92d
   135a0:	blhi	cea5c <mkdtemp@@Base+0xa394c>
   135a4:	stmib	sp, {r0, r1, r2, r4, r7, ip, sp, pc}^
   135a8:	stmibmi	sp!, {r0, r1, r2, r8}^
   135ac:	blmi	ffb781d8 <mkdtemp@@Base+0xffb4d0c8>
   135b0:	cfstrsls	mvf4, [r3], #-484	; 0xfffffe1c
   135b4:	ldrdlt	pc, [r8], sp
   135b8:	stccs	8, cr5, [r0], {203}	; 0xcb
   135bc:	tstls	r5, #1769472	; 0x1b0000
   135c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   135c4:	svclt	0x00cc4623
   135c8:	tstcs	r0, #36700160	; 0x2300000
   135cc:			; <UNDEFINED> instruction: 0x93234614
   135d0:	movwls	r2, #58112	; 0xe300
   135d4:	bcs	3821c <mkdtemp@@Base+0xd10c>
   135d8:	sbchi	pc, pc, r0
   135dc:	blcs	31630 <mkdtemp@@Base+0x6520>
   135e0:	addshi	pc, ip, r0
   135e4:	svceq	0x0000f1bb
   135e8:	orrhi	pc, r5, r0
   135ec:	cmnls	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   135f0:			; <UNDEFINED> instruction: 0x465844f9
   135f4:	ldc2	0, cr15, [lr], {6}
   135f8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   135fc:	orrshi	pc, r7, r0
   13600:			; <UNDEFINED> instruction: 0xfff8f7fa
   13604:	stmdacs	r0, {r1, r7, r9, sl, lr}
   13608:	orrshi	pc, r6, r0
   1360c:			; <UNDEFINED> instruction: 0xfff2f7fa
   13610:	stmdacs	r0, {r7, r9, sl, lr}
   13614:	orrshi	pc, r5, r0
   13618:			; <UNDEFINED> instruction: 0xffecf7fa
   1361c:	stmdacs	r0, {r1, r2, ip, pc}
   13620:	cmnhi	r0, r0	; <UNPREDICTABLE>
   13624:			; <UNDEFINED> instruction: 0xf0064628
   13628:	strmi	pc, [r3], -r3, ror #23
   1362c:	movwls	r4, #42536	; 0xa628
   13630:	blx	ff84f652 <mkdtemp@@Base+0xff824542>
   13634:	strtmi	r4, [r8], -r7, lsl #12
   13638:	blx	ffbcf65a <mkdtemp@@Base+0xffba454a>
   1363c:	andls	r1, r5, fp, lsr r8
   13640:	ldrmi	r4, [lr], -r8, lsr #12
   13644:	bcc	fe44ee6c <mkdtemp@@Base+0xfe423d5c>
   13648:	blx	ff94f66a <mkdtemp@@Base+0xff92455a>
   1364c:			; <UNDEFINED> instruction: 0x46034631
   13650:	movwls	r2, #45057	; 0xb001
   13654:	mrc	7, 2, APSR_nzcv, cr6, cr0, {7}
   13658:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1365c:	cmphi	r2, r0	; <UNPREDICTABLE>
   13660:	strbmi	r4, [r8], -r2, asr #19
   13664:			; <UNDEFINED> instruction: 0xf7f14479
   13668:	stmdacs	r0, {r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
   1366c:	stmibmi	r0, {r0, r1, r3, r4, r6, ip, lr, pc}^
   13670:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   13674:	ldcl	7, cr15, [r4], #-964	; 0xfffffc3c
   13678:	vmov.32	d8[0], sl
   1367c:	stmdacs	r0, {r4, r9, fp, ip, sp}
   13680:	msrhi	SPSR_xc, r0, asr #32
   13684:	ldmibne	r2!, {r0, r2, r8, r9, fp, ip, pc}^
   13688:	andls	r4, r0, #42991616	; 0x2900000
   1368c:	strcs	sl, [r1, #-2064]	; 0xfffff7f0
   13690:	ldrtmi	r9, [r2], -r1, lsl #6
   13694:	strls	r4, [r2, #-1595]	; 0xfffff9c5
   13698:	mcrr2	0, 0, pc, r6, cr6	; <UNPREDICTABLE>
   1369c:	stmdblt	r0, {r2, r9, sl, lr}^
   136a0:	andcs	r4, pc, #180, 18	; 0x2d0000
   136a4:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   136a8:	blx	1fcf6b4 <mkdtemp@@Base+0x1fa45a4>
   136ac:	stmdacs	r0, {r2, r9, sl, lr}
   136b0:	ldrbmi	sp, [r0], -r8, rrx
   136b4:			; <UNDEFINED> instruction: 0xf82cf7fb
   136b8:			; <UNDEFINED> instruction: 0xf7fb4640
   136bc:	stmdals	r6, {r0, r3, r5, fp, ip, sp, lr, pc}
   136c0:			; <UNDEFINED> instruction: 0xf826f7fb
   136c4:			; <UNDEFINED> instruction: 0xf0069810
   136c8:	andscs	pc, r0, #9280	; 0x2440
   136cc:	mrc	6, 0, r4, cr8, cr1, {0}
   136d0:			; <UNDEFINED> instruction: 0xf7f10a10
   136d4:			; <UNDEFINED> instruction: 0x4630e8f0
   136d8:	bne	fe44ef40 <mkdtemp@@Base+0xfe423e30>
   136dc:	rscscc	pc, pc, #79	; 0x4f
   136e0:	stmia	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   136e4:			; <UNDEFINED> instruction: 0xf7f04630
   136e8:	stmdals	lr, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
   136ec:	stmdbls	pc, {r3, r4, r5, r8, ip, sp, pc}	; <UNPREDICTABLE>
   136f0:	rscscc	pc, pc, #79	; 0x4f
   136f4:	ldm	lr, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   136f8:			; <UNDEFINED> instruction: 0xf7f0980e
   136fc:	bmi	fe7cf384 <mkdtemp@@Base+0xfe7a4274>
   13700:	ldrbtmi	r4, [sl], #-2968	; 0xfffff468
   13704:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13708:	subsmi	r9, sl, r5, lsl fp
   1370c:	msrhi	CPSR_xc, r0, asr #32
   13710:	andslt	r4, r7, r0, lsr #12
   13714:	blhi	cea10 <mkdtemp@@Base+0xa3900>
   13718:	svchi	0x00f0e8bd
   1371c:	subsls	pc, ip, #14614528	; 0xdf0000
   13720:			; <UNDEFINED> instruction: 0x46cb44f9
   13724:	blge	48d4c0 <mkdtemp@@Base+0x4623b0>
   13728:			; <UNDEFINED> instruction: 0x46182110
   1372c:	bcc	44ef54 <mkdtemp@@Base+0x423e44>
   13730:	blx	13cf78e <mkdtemp@@Base+0x13a467e>
   13734:			; <UNDEFINED> instruction: 0xf7f14620
   13738:	bls	90d7a0 <mkdtemp@@Base+0x8e2690>
   1373c:	bhi	8ee78 <mkdtemp@@Base+0x63d68>
   13740:			; <UNDEFINED> instruction: 0x96002310
   13744:	cdp	2, 1, cr9, cr8, cr2, {0}
   13748:			; <UNDEFINED> instruction: 0x46012a10
   1374c:			; <UNDEFINED> instruction: 0xf0154620
   13750:	stmdacs	r0, {r0, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   13754:	rscshi	pc, ip, r0, asr #5
   13758:	bne	44efc0 <mkdtemp@@Base+0x423eb0>
   1375c:			; <UNDEFINED> instruction: 0x46502210
   13760:	stc2	0, cr15, [r8], {1}
   13764:	stmdacs	r0, {r2, r9, sl, lr}
   13768:	stmdbls	r3!, {r0, r1, r5, r7, r8, ip, lr, pc}
   1376c:			; <UNDEFINED> instruction: 0xf0014650
   13770:	strmi	pc, [r4], -pc, lsl #22
   13774:	addle	r2, r5, r0, lsl #16
   13778:			; <UNDEFINED> instruction: 0xf8dfe79b
   1377c:	ldrbtmi	r9, [r9], #516	; 0x204
   13780:	ldr	r4, [r6, -fp, asr #13]!
   13784:			; <UNDEFINED> instruction: 0x46404659
   13788:	ldc2	0, cr15, [r6], #4
   1378c:	stmdacs	r0, {r2, r9, sl, lr}
   13790:	strbmi	sp, [r9], -pc, lsl #3
   13794:			; <UNDEFINED> instruction: 0xf0014640
   13798:	strmi	pc, [r4], -pc, lsr #25
   1379c:	orrle	r2, r8, r0, lsl #16
   137a0:			; <UNDEFINED> instruction: 0x46404651
   137a4:	ldc2	0, cr15, [r8], #4
   137a8:	stmdacs	r0, {r2, r9, sl, lr}
   137ac:	strtmi	sp, [r9], -r1, lsl #3
   137b0:			; <UNDEFINED> instruction: 0xf0014640
   137b4:	strmi	pc, [r4], -sp, ror #21
   137b8:			; <UNDEFINED> instruction: 0xf47f2800
   137bc:	stcls	15, cr10, [r7, #-488]	; 0xfffffe18
   137c0:	bge	3e4fd4 <mkdtemp@@Base+0x3b9ec4>
   137c4:	strtmi	sl, [r8], -lr, lsl #18
   137c8:	ldc2l	7, cr15, [r4, #-1004]	; 0xfffffc14
   137cc:	stmdacs	r0, {r2, r9, sl, lr}
   137d0:	svcge	0x006ff47f
   137d4:	strbmi	r9, [r0], -pc, lsl #20
   137d8:			; <UNDEFINED> instruction: 0xf001990e
   137dc:	strmi	pc, [r4], -fp, asr #24
   137e0:			; <UNDEFINED> instruction: 0xf47f2800
   137e4:			; <UNDEFINED> instruction: 0xf015af66
   137e8:	svcls	0x0006faa9
   137ec:	ldrtmi	r4, [r8], -r1, lsl #12
   137f0:			; <UNDEFINED> instruction: 0xf0019105
   137f4:	strmi	pc, [r4], -sp, asr #21
   137f8:			; <UNDEFINED> instruction: 0xf47f2800
   137fc:	stmdbls	r5, {r1, r3, r4, r6, r8, r9, sl, fp, sp, pc}
   13800:			; <UNDEFINED> instruction: 0xf0014638
   13804:	strmi	pc, [r4], -r5, asr #21
   13808:			; <UNDEFINED> instruction: 0xf47f2800
   1380c:	qsaxmi	sl, r8, r2
   13810:	ldrtmi	r2, [r9], -r2, lsl #4
   13814:	blx	155181a <mkdtemp@@Base+0x152670a>
   13818:	stmdacs	r0, {r2, r9, sl, lr}
   1381c:	svcge	0x0049f47f
   13820:	ldrtmi	r9, [r8], -r9, lsl #18
   13824:	stc2l	0, cr15, [r8], #-4
   13828:	stmdacs	r0, {r2, r9, sl, lr}
   1382c:	svcge	0x0041f47f
   13830:	and	r4, r7, r5, lsl #12
   13834:	ldrtmi	r3, [r8], -r1, lsl #10
   13838:			; <UNDEFINED> instruction: 0xf001b2e9
   1383c:	stmdacs	r0, {r0, r2, r8, r9, fp, ip, sp, lr, pc}
   13840:	addhi	pc, fp, r0, asr #32
   13844:			; <UNDEFINED> instruction: 0xf7fb4638
   13848:	stmdbls	sl, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1384c:	mcr2	0, 1, pc, cr14, cr8, {0}	; <UNPREDICTABLE>
   13850:	mvnle	r2, r0, lsl #18
   13854:			; <UNDEFINED> instruction: 0x9018f8dd
   13858:			; <UNDEFINED> instruction: 0xf7fb4648
   1385c:			; <UNDEFINED> instruction: 0x4601f8d3
   13860:			; <UNDEFINED> instruction: 0xf0014640
   13864:			; <UNDEFINED> instruction: 0x4604fa95
   13868:			; <UNDEFINED> instruction: 0xf47f2800
   1386c:	strbmi	sl, [r8], -r2, lsr #30
   13870:			; <UNDEFINED> instruction: 0xf8c8f7fb
   13874:	bge	37b4a8 <mkdtemp@@Base+0x350398>
   13878:	strbmi	r1, [r0], -r1, asr #19
   1387c:	blx	51870 <mkdtemp@@Base+0x26760>
   13880:	stmdacs	r0, {r2, r9, sl, lr}
   13884:	svcge	0x0015f47f
   13888:	strbmi	r9, [r8], -sp, lsl #20
   1388c:	andls	r9, r7, #16, 26	; 0x400
   13890:			; <UNDEFINED> instruction: 0xf91cf7fb
   13894:	strbmi	r4, [r8], -r3, lsl #12
   13898:			; <UNDEFINED> instruction: 0xf7fb9305
   1389c:			; <UNDEFINED> instruction: 0x4621f8b3
   138a0:	strmi	lr, [r1, -sp, asr #19]
   138a4:	bls	1fa4c0 <mkdtemp@@Base+0x1cf3b0>
   138a8:	strtmi	r9, [r8], -r0
   138ac:	blx	ff84f8ce <mkdtemp@@Base+0xff8247be>
   138b0:	stmdacs	r0, {r2, r9, sl, lr}
   138b4:	mrcge	4, 7, APSR_nzcv, cr13, cr15, {3}
   138b8:	strtmi	r9, [r8], -r8, lsl #26
   138bc:			; <UNDEFINED> instruction: 0xffe4f7fa
   138c0:	eorcs	r4, r4, #48, 18	; 0xc0000
   138c4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   138c8:			; <UNDEFINED> instruction: 0xf96ef001
   138cc:	stmdacs	r0, {r2, r9, sl, lr}
   138d0:	mcrge	4, 7, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   138d4:	strtmi	r2, [r9], -r1, lsl #4
   138d8:			; <UNDEFINED> instruction: 0xf0014640
   138dc:	strmi	pc, [r4], -pc, lsr #28
   138e0:			; <UNDEFINED> instruction: 0xf47f2800
   138e4:	stmdbmi	r8!, {r1, r2, r5, r6, r7, r9, sl, fp, sp, pc}
   138e8:	eorcs	r4, r2, #40, 12	; 0x2800000
   138ec:			; <UNDEFINED> instruction: 0xf0014479
   138f0:			; <UNDEFINED> instruction: 0x4604f95b
   138f4:			; <UNDEFINED> instruction: 0xf8dfe6dd
   138f8:			; <UNDEFINED> instruction: 0xf8df9094
   138fc:	ldrbtmi	fp, [r9], #148	; 0x94
   13900:			; <UNDEFINED> instruction: 0xe67644fb
   13904:			; <UNDEFINED> instruction: 0xf06f9d06
   13908:	ldrbmi	r0, [r0], -r1, lsl #8
   1390c:			; <UNDEFINED> instruction: 0xff00f7fa
   13910:			; <UNDEFINED> instruction: 0xf7fa4640
   13914:			; <UNDEFINED> instruction: 0x4628fefd
   13918:	mrc2	7, 7, pc, cr10, cr10, {7}
   1391c:			; <UNDEFINED> instruction: 0xf0069810
   13920:	andscs	pc, r0, #25856	; 0x6500
   13924:			; <UNDEFINED> instruction: 0x4611a811
   13928:	svc	0x00c4f7f0
   1392c:	pkhtbmi	lr, r2, sp, asr #13
   13930:			; <UNDEFINED> instruction: 0xf06f4680
   13934:	strb	r0, [r8, r9, lsl #8]!
   13938:	strmi	r4, [r0], r5, lsl #12
   1393c:	streq	pc, [r1], #-111	; 0xffffff91
   13940:	strmi	lr, [r5], -r3, ror #15
   13944:	streq	pc, [r1], #-111	; 0xffffff91
   13948:			; <UNDEFINED> instruction: 0xf06fe7df
   1394c:	ldrt	r0, [r0], r9, lsr #8
   13950:	streq	pc, [r9], #-111	; 0xffffff91
   13954:			; <UNDEFINED> instruction: 0xf7f1e6ad
   13958:			; <UNDEFINED> instruction: 0x4604e8f4
   1395c:	svclt	0x0000e6a9
   13960:	muleq	r4, r4, r4
   13964:	muleq	r0, r4, r5
   13968:	ldrdeq	sp, [r1], -r8
   1396c:	andeq	sp, r1, r4, ror #28
   13970:	andeq	fp, r1, sl, lsr r6
   13974:	andeq	sp, r1, sl, lsr #28
   13978:	andeq	lr, r4, r2, asr #6
   1397c:	andeq	fp, r1, ip, lsl #11
   13980:	andeq	fp, r1, lr, lsr #10
   13984:	andeq	sp, r1, sl, lsl ip
   13988:	andeq	sp, r1, ip, lsl ip
   1398c:	andeq	sp, r1, sl, asr #23
   13990:			; <UNDEFINED> instruction: 0x0001dbbc
   13994:	ldrbmi	lr, [r0, sp, lsr #18]!
   13998:	strmi	fp, [pc], -r4, lsl #1
   1399c:			; <UNDEFINED> instruction: 0xf8dd4690
   139a0:			; <UNDEFINED> instruction: 0x4699a030
   139a4:	strmi	r4, [r6], -r4, lsl #12
   139a8:	stfvsd	f3, [r6], {24}
   139ac:	svclt	0x00183e00
   139b0:	tstlt	pc, r1, lsl #12
   139b4:	eorsvs	r2, fp, r0, lsl #6
   139b8:	svceq	0x0000f1b8
   139bc:	movwcs	sp, #2
   139c0:	andcc	pc, r0, r8, asr #17
   139c4:	svcne	0x0080f5ba
   139c8:			; <UNDEFINED> instruction: 0x4620d85d
   139cc:			; <UNDEFINED> instruction: 0xf988f7ff
   139d0:	stmiblt	r8!, {r0, r2, r9, sl, lr}^
   139d4:	blcs	36da68 <mkdtemp@@Base+0x342958>
   139d8:	ldm	pc, {r1, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   139dc:	pushcc	{r0, r1, ip, sp, lr, pc}
   139e0:	pushcc	{r0, r2, r6, r8, r9, sl}
   139e4:	cmppl	r1, r5, asr #14
   139e8:	ldcne	13, cr1, [sp, #-116]	; 0xffffff8c
   139ec:	strbmi	r9, [r2], -pc, lsl #22
   139f0:			; <UNDEFINED> instruction: 0x46204639
   139f4:	andge	pc, r0, sp, asr #17
   139f8:	strbmi	r9, [fp], -r1, lsl #6
   139fc:	blx	84fa4a <mkdtemp@@Base+0x82493a>
   13a00:			; <UNDEFINED> instruction: 0xb12e4605
   13a04:			; <UNDEFINED> instruction: 0xf7ff4620
   13a08:	stmdacs	r0, {r0, r3, r7, sl, fp, ip, sp, lr, pc}
   13a0c:			; <UNDEFINED> instruction: 0x4605bf18
   13a10:	andlt	r4, r4, r8, lsr #12
   13a14:			; <UNDEFINED> instruction: 0x87f0e8bd
   13a18:	andcs	r9, r0, pc, lsl #22
   13a1c:	andls	r4, r3, sl, lsr r6
   13a20:	stmdals	lr, {r0, r5, r9, sl, lr}
   13a24:	strbmi	r9, [r3], -r2, lsl #6
   13a28:	andge	pc, r4, sp, asr #17
   13a2c:	andls	pc, r0, sp, asr #17
   13a30:			; <UNDEFINED> instruction: 0xf8f4f7fa
   13a34:	strb	r4, [r4, r5, lsl #12]!
   13a38:	strbmi	r9, [r2], -sp, lsl #22
   13a3c:			; <UNDEFINED> instruction: 0x46204639
   13a40:	andge	pc, r0, sp, asr #17
   13a44:	strbmi	r9, [fp], -r1, lsl #6
   13a48:	stc2	0, cr15, [sl, #56]	; 0x38
   13a4c:	ldrb	r4, [r8, r5, lsl #12]
   13a50:	strbmi	r9, [r2], -pc, lsl #22
   13a54:			; <UNDEFINED> instruction: 0x46204639
   13a58:	andge	pc, r0, sp, asr #17
   13a5c:	strbmi	r9, [fp], -r1, lsl #6
   13a60:	cdp2	0, 3, cr15, cr10, cr13, {0}
   13a64:	strb	r4, [ip, r5, lsl #12]
   13a68:	strbmi	r9, [r2], -pc, lsl #22
   13a6c:			; <UNDEFINED> instruction: 0x46204639
   13a70:	andge	pc, r0, sp, asr #17
   13a74:	strbmi	r9, [fp], -r1, lsl #6
   13a78:			; <UNDEFINED> instruction: 0xf806f00e
   13a7c:	strb	r4, [r0, r5, lsl #12]
   13a80:	streq	pc, [sp, #-111]	; 0xffffff91
   13a84:			; <UNDEFINED> instruction: 0xf06fe7bd
   13a88:	strb	r0, [r1, r9, lsl #10]
   13a8c:	cfstrsls	mvf11, [r5], {16}
   13a90:			; <UNDEFINED> instruction: 0xf85db91c
   13a94:			; <UNDEFINED> instruction: 0xf7ff4b04
   13a98:			; <UNDEFINED> instruction: 0xf06fbf7d
   13a9c:			; <UNDEFINED> instruction: 0xf85d0009
   13aa0:	ldrbmi	r4, [r0, -r4, lsl #22]!
   13aa4:	svcmi	0x00f0e92d
   13aa8:	stc	6, cr4, [sp, #-16]!
   13aac:	addslt	r8, r9, r2, lsl #22
   13ab0:	smlabtcc	r4, sp, r9, lr
   13ab4:	strbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   13ab8:	strbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   13abc:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   13ac0:	tstls	r7, #1769472	; 0x1b0000
   13ac4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13ac8:	andls	r2, r6, #0, 6
   13acc:	movwcc	lr, #39373	; 0x99cd
   13ad0:	movwcc	lr, #47565	; 0xb9cd
   13ad4:	movwcc	lr, #55757	; 0xd9cd
   13ad8:	movwcc	lr, #63949	; 0xf9cd
   13adc:	andsvs	fp, r3, r2, lsl #2
   13ae0:	tstlt	sl, r4, lsl #20
   13ae4:	andsvs	r2, r3, r0, lsl #6
   13ae8:	stc2	7, cr15, [r4, #1000]	; 0x3e8
   13aec:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   13af0:			; <UNDEFINED> instruction: 0x81adf000
   13af4:	ldc2l	7, cr15, [lr, #-1000]!	; 0xfffffc18
   13af8:	stmdacs	r0, {r7, r9, sl, lr}
   13afc:			; <UNDEFINED> instruction: 0x81a7f000
   13b00:	ldc2l	7, cr15, [r8, #-1000]!	; 0xfffffc18
   13b04:	stmdacs	r0, {r0, r7, r9, sl, lr}
   13b08:			; <UNDEFINED> instruction: 0x81aff000
   13b0c:			; <UNDEFINED> instruction: 0xf7fa4620
   13b10:			; <UNDEFINED> instruction: 0x4605ffdd
   13b14:			; <UNDEFINED> instruction: 0xf7fa4620
   13b18:	stmdacs	r5, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   13b1c:	vmax.s8	d20, d0, d4
   13b20:			; <UNDEFINED> instruction: 0xf8df8190
   13b24:	eorcs	r1, r4, #128, 8	; 0x80000000
   13b28:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   13b2c:	b	ffcd1af4 <mkdtemp@@Base+0xffca69e4>
   13b30:			; <UNDEFINED> instruction: 0xf0402800
   13b34:			; <UNDEFINED> instruction: 0xf8df8186
   13b38:	cfstrscc	mvf11, [r4], #-448	; 0xfffffe40
   13b3c:	ldrbtmi	r3, [fp], #1316	; 0x524
   13b40:	blne	91b9c <mkdtemp@@Base+0x66a8c>
   13b44:	svclt	0x0018290a
   13b48:	cmple	r3, sp, lsl #18
   13b4c:	smlatbeq	sl, r1, r1, pc	; <UNPREDICTABLE>
   13b50:	blx	fec62b5c <mkdtemp@@Base+0xfec37a4c>
   13b54:	stfcsd	f7, [r1], #-516	; 0xfffffdfc
   13b58:	cmpne	r1, pc, asr #20
   13b5c:			; <UNDEFINED> instruction: 0x2100bf98
   13b60:	cmple	pc, r0, lsl #18
   13b64:	mvnle	r2, r0, lsl #24
   13b68:	strtmi	r4, [r5], -r3, lsr #13
   13b6c:	streq	pc, [r3], -pc, rrx
   13b70:	movwcs	r9, #2062	; 0x80e
   13b74:	eorcc	pc, r3, sp, lsl #17
   13b78:	blx	e4fb9a <mkdtemp@@Base+0xe24a8a>
   13b7c:			; <UNDEFINED> instruction: 0xf7f0980a
   13b80:	stmdals	fp, {r1, r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
   13b84:	ldcl	7, cr15, [sl], {240}	; 0xf0
   13b88:			; <UNDEFINED> instruction: 0xf7f09809
   13b8c:	ldmdals	r0, {r3, r4, r6, r7, sl, fp, sp, lr, pc}
   13b90:	stmdbls	ip, {r3, r4, r5, r8, ip, sp, pc}
   13b94:	rscscc	pc, pc, #79	; 0x4f
   13b98:	mcr	7, 4, pc, cr12, cr0, {7}	; <UNPREDICTABLE>
   13b9c:			; <UNDEFINED> instruction: 0xf7f09810
   13ba0:	smlalbtlt	lr, sp, lr, ip
   13ba4:	bl	12544c <mkdtemp@@Base+0xfa33c>
   13ba8:			; <UNDEFINED> instruction: 0xf04f010b
   13bac:			; <UNDEFINED> instruction: 0xf7f032ff
   13bb0:	strtmi	lr, [r8], -r2, lsl #29
   13bb4:	stcl	7, cr15, [r2], {240}	; 0xf0
   13bb8:			; <UNDEFINED> instruction: 0xf7fa4638
   13bbc:	strbmi	pc, [r0], -r9, lsr #27	; <UNPREDICTABLE>
   13bc0:	stc2	7, cr15, [r6, #1000]!	; 0x3e8
   13bc4:			; <UNDEFINED> instruction: 0xf7fa980d
   13bc8:	strbmi	pc, [r8], -r3, lsr #27	; <UNPREDICTABLE>
   13bcc:	stc2	7, cr15, [r0, #1000]!	; 0x3e8
   13bd0:			; <UNDEFINED> instruction: 0xf7fb980f
   13bd4:	bmi	ffd93478 <mkdtemp@@Base+0xffd68368>
   13bd8:	ldrbtmi	r4, [sl], #-3057	; 0xfffff40f
   13bdc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13be0:	subsmi	r9, sl, r7, lsl fp
   13be4:	cmnhi	r0, r0, asr #32	; <UNPREDICTABLE>
   13be8:	andslt	r4, r9, r0, lsr r6
   13bec:	blhi	ceee8 <mkdtemp@@Base+0xa3dd8>
   13bf0:	svchi	0x00f0e8bd
   13bf4:			; <UNDEFINED> instruction: 0xf0014638
   13bf8:	stmdacs	r0, {r0, r1, r2, r5, r8, fp, ip, sp, lr, pc}
   13bfc:			; <UNDEFINED> instruction: 0xf815d147
   13c00:	str	r1, [r3, r1, lsl #24]!
   13c04:	ldrbmi	r2, [r9], -r2, lsr #4
   13c08:			; <UNDEFINED> instruction: 0xf7f04628
   13c0c:	stmdacs	r0, {r2, r7, r9, fp, sp, lr, pc}
   13c10:			; <UNDEFINED> instruction: 0x4601d196
   13c14:	ldrtmi	r4, [r8], -r2, lsl #13
   13c18:			; <UNDEFINED> instruction: 0xf916f001
   13c1c:	bllt	fe42543c <mkdtemp@@Base+0xfe3fa32c>
   13c20:			; <UNDEFINED> instruction: 0xf7fa4638
   13c24:			; <UNDEFINED> instruction: 0x4601ff53
   13c28:			; <UNDEFINED> instruction: 0xf0014640
   13c2c:			; <UNDEFINED> instruction: 0x4606fd19
   13c30:	strbmi	fp, [r0], -r8, asr #22
   13c34:	mcr2	7, 7, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
   13c38:	vadd.i8	d18, d0, d14
   13c3c:			; <UNDEFINED> instruction: 0x46408110
   13c40:			; <UNDEFINED> instruction: 0xff44f7fa
   13c44:	andcs	r4, pc, #3571712	; 0x368000
   13c48:			; <UNDEFINED> instruction: 0xf7f04479
   13c4c:	strmi	lr, [r5], -r4, ror #20
   13c50:			; <UNDEFINED> instruction: 0xf0402800
   13c54:	tstcs	pc, r4, lsl #2
   13c58:			; <UNDEFINED> instruction: 0xf7fb4640
   13c5c:	strmi	pc, [r6], -fp, lsr #16
   13c60:			; <UNDEFINED> instruction: 0x4602b990
   13c64:	strbmi	sl, [r0], -sl, lsl #18
   13c68:			; <UNDEFINED> instruction: 0xff02f000
   13c6c:	ldmdblt	r8, {r1, r2, r9, sl, lr}^
   13c70:	stmdbge	fp, {r1, r9, sl, lr}
   13c74:			; <UNDEFINED> instruction: 0xf0004640
   13c78:			; <UNDEFINED> instruction: 0x4606fefb
   13c7c:	strcs	fp, [r0, #-352]	; 0xfffffea0
   13c80:	strtmi	r4, [ip], -fp, lsr #13
   13c84:			; <UNDEFINED> instruction: 0x4655e774
   13c88:	strtmi	r4, [ip], -fp, lsr #13
   13c8c:	strcs	lr, [r0, #-1904]	; 0xfffff890
   13c90:	strtmi	r4, [fp], r6, lsl #12
   13c94:	strb	r4, [fp, -ip, lsr #12]!
   13c98:	strbmi	sl, [r0], -sp, lsl #18
   13c9c:	blx	14cfca8 <mkdtemp@@Base+0x14a4b98>
   13ca0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   13ca4:	ldmdbge	r3, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
   13ca8:			; <UNDEFINED> instruction: 0xf0004640
   13cac:	strmi	pc, [r6], -pc, lsr #26
   13cb0:	mvnle	r2, r0, lsl #16
   13cb4:	strmi	r4, [r1], -r2, lsl #12
   13cb8:			; <UNDEFINED> instruction: 0xf0004640
   13cbc:			; <UNDEFINED> instruction: 0x4606fe5b
   13cc0:	bicsle	r2, ip, r0, lsl #16
   13cc4:			; <UNDEFINED> instruction: 0x4640a914
   13cc8:	stc2	0, cr15, [r0, #-0]
   13ccc:	stmdacs	r0, {r1, r2, r9, sl, lr}
   13cd0:	stmdals	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
   13cd4:			; <UNDEFINED> instruction: 0xf8aef006
   13cd8:	beq	44f500 <mkdtemp@@Base+0x4243f0>
   13cdc:			; <UNDEFINED> instruction: 0xf0002800
   13ce0:	blls	174084 <mkdtemp@@Base+0x148f74>
   13ce4:			; <UNDEFINED> instruction: 0xf0002b00
   13ce8:	ldmdavc	fp, {r1, r2, r6, r7, pc}
   13cec:			; <UNDEFINED> instruction: 0xf0002b00
   13cf0:	stcls	0, cr8, [fp], {194}	; 0xc2
   13cf4:	strtmi	r4, [r0], -pc, lsr #19
   13cf8:	tstls	r7, r9, ror r4
   13cfc:	ldmdb	r0!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13d00:	stmdacs	r0, {r0, r1, r2, r8, fp, ip, pc}
   13d04:	sbchi	pc, r6, r0, asr #32
   13d08:			; <UNDEFINED> instruction: 0xf7f1980a
   13d0c:	stmdacs	r0, {r1, r3, r5, r8, fp, sp, lr, pc}
   13d10:	adchi	pc, r5, r0, asr #32
   13d14:	stccs	13, cr9, [r1, #-76]	; 0xffffffb4
   13d18:	addshi	pc, r3, r0, asr #32
   13d1c:	beq	44f584 <mkdtemp@@Base+0x424474>
   13d20:			; <UNDEFINED> instruction: 0xf866f006
   13d24:	addsmi	r9, r8, #20, 22	; 0x5000
   13d28:	vmax.s8	d4, d0, d1
   13d2c:	ldrmi	r8, [r8], -sl, lsl #1
   13d30:	blx	fef4fd9a <mkdtemp@@Base+0xfef24c8a>
   13d34:			; <UNDEFINED> instruction: 0xf0402900
   13d38:	cdp	0, 1, cr8, cr8, cr4, {4}
   13d3c:			; <UNDEFINED> instruction: 0xf0060a10
   13d40:			; <UNDEFINED> instruction: 0x4604f859
   13d44:	beq	44f5ac <mkdtemp@@Base+0x42449c>
   13d48:			; <UNDEFINED> instruction: 0xf866f006
   13d4c:	strmi	r1, [r3], r6, lsr #16
   13d50:	beq	44f5b8 <mkdtemp@@Base+0x4244a8>
   13d54:			; <UNDEFINED> instruction: 0xf0069607
   13d58:			; <UNDEFINED> instruction: 0x4631f85d
   13d5c:	strtmi	r4, [r8], -r2, lsl #13
   13d60:	b	ff451d28 <mkdtemp@@Base+0xff426c18>
   13d64:	stmdacs	r0, {r0, r2, r9, sl, lr}
   13d68:	adcshi	pc, r0, r0
   13d6c:	stmdals	fp, {r1, r4, r7, r8, fp, lr}
   13d70:			; <UNDEFINED> instruction: 0xf7f14479
   13d74:	bllt	44e154 <mkdtemp@@Base+0x423044>
   13d78:	bge	339db4 <mkdtemp@@Base+0x30eca4>
   13d7c:			; <UNDEFINED> instruction: 0xf000a910
   13d80:			; <UNDEFINED> instruction: 0x4606fe35
   13d84:			; <UNDEFINED> instruction: 0xf47f2800
   13d88:	stmdals	sp, {r0, r1, r4, r5, r6, r7, r9, sl, fp, sp, pc}
   13d8c:			; <UNDEFINED> instruction: 0xf000a912
   13d90:			; <UNDEFINED> instruction: 0x4606fcbd
   13d94:			; <UNDEFINED> instruction: 0xf47f2800
   13d98:	cdpls	14, 0, cr10, cr5, cr11, {7}
   13d9c:			; <UNDEFINED> instruction: 0xf7f04630
   13da0:	blls	4cf138 <mkdtemp@@Base+0x4a4028>
   13da4:	strls	r9, [r0, #-2567]	; 0xfffff5f9
   13da8:	andls	r9, r1, #134217728	; 0x8000000
   13dac:	bls	43a9e4 <mkdtemp@@Base+0x40f8d4>
   13db0:	ldrtmi	r4, [r0], -r1, lsl #12
   13db4:	stc2	0, cr15, [sl], #-84	; 0xffffffac
   13db8:	vmlal.s8	q9, d0, d0
   13dbc:	strbmi	r8, [r0], -r5, ror #1
   13dc0:	mcr2	7, 1, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
   13dc4:	vrshl.s8	d4, d2, d16
   13dc8:			; <UNDEFINED> instruction: 0x464080df
   13dcc:	mrc2	7, 0, pc, cr10, cr10, {7}
   13dd0:	bl	fe83a228 <mkdtemp@@Base+0xfe80f118>
   13dd4:	addmi	r0, r8, #10
   13dd8:	sbcshi	pc, r6, r0, asr #1
   13ddc:			; <UNDEFINED> instruction: 0x4648aa11
   13de0:			; <UNDEFINED> instruction: 0xff4ef7fa
   13de4:	stmdacs	r0, {r1, r2, r9, sl, lr}
   13de8:	mcrge	4, 6, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
   13dec:	andls	r1, r2, sl, lsr #18
   13df0:	stmdage	lr, {r9, ip, pc}
   13df4:	bne	44f65c <mkdtemp@@Base+0x42454c>
   13df8:	strtmi	r4, [sl], -r3, lsr #12
   13dfc:	andlt	pc, r4, sp, asr #17
   13e00:			; <UNDEFINED> instruction: 0xf892f006
   13e04:	stmdacs	r0, {r1, r2, r9, sl, lr}
   13e08:	mrcge	4, 5, APSR_nzcv, cr2, cr15, {3}
   13e0c:	strbmi	r9, [r0], -lr, lsl #18
   13e10:	tstls	r7, r1, lsl sl
   13e14:			; <UNDEFINED> instruction: 0xf7fa9205
   13e18:	stmdbls	r7, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   13e1c:	bvs	8e558 <mkdtemp@@Base+0x63448>
   13e20:	strmi	r9, [r3], -r5, lsl #20
   13e24:	ldrtmi	r4, [r1], -r8, lsl #12
   13e28:			; <UNDEFINED> instruction: 0x96009e14
   13e2c:			; <UNDEFINED> instruction: 0xf920f006
   13e30:	stmdacs	r0, {r1, r2, r9, sl, lr}
   13e34:			; <UNDEFINED> instruction: 0xf110d04d
   13e38:	svclt	0x00080f1e
   13e3c:	strteq	pc, [sl], -pc, rrx
   13e40:	strcs	lr, [r0, #-1686]	; 0xfffff96a
   13e44:	streq	pc, [r3], -pc, rrx
   13e48:	strtmi	r4, [ip], -fp, lsr #13
   13e4c:	strcs	lr, [r0, #-1680]	; 0xfffff970
   13e50:	streq	pc, [r1], -pc, rrx
   13e54:	strtmi	r4, [r8], r9, lsr #13
   13e58:	strtmi	r4, [ip], -fp, lsr #13
   13e5c:	ldrtmi	lr, [r5], -r8, lsl #13
   13e60:			; <UNDEFINED> instruction: 0x463446b3
   13e64:	streq	pc, [r3], -pc, rrx
   13e68:	strmi	lr, [r5], -r2, lsl #13
   13e6c:	strmi	r4, [r4], -r3, lsl #13
   13e70:	streq	pc, [r1], -pc, rrx
   13e74:	ldmdbmi	r1, {r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}^
   13e78:	ldrbtmi	r9, [r9], #-2058	; 0xfffff7f6
   13e7c:			; <UNDEFINED> instruction: 0xf7f19107
   13e80:	stmdbls	r7, {r4, r5, r6, fp, sp, lr, pc}
   13e84:			; <UNDEFINED> instruction: 0x9c0bb9d0
   13e88:			; <UNDEFINED> instruction: 0xf7f14620
   13e8c:	stmdacs	r0, {r1, r3, r5, r6, fp, sp, lr, pc}
   13e90:	svcge	0x0040f43f
   13e94:	strtmi	r4, [r0], -sl, asr #18
   13e98:			; <UNDEFINED> instruction: 0xf7f14479
   13e9c:	stmdacs	r0, {r1, r5, r6, fp, sp, lr, pc}
   13ea0:	svcge	0x0038f43f
   13ea4:			; <UNDEFINED> instruction: 0xf06f2500
   13ea8:	strtmi	r0, [fp], r9, lsr #12
   13eac:	ldrb	r4, [pc], -ip, lsr #12
   13eb0:			; <UNDEFINED> instruction: 0x46b34635
   13eb4:			; <UNDEFINED> instruction: 0xf06f4634
   13eb8:	ldrb	r0, [r9], -r9, lsr #12
   13ebc:			; <UNDEFINED> instruction: 0xf06f2500
   13ec0:	strtmi	r0, [fp], sl, lsr #12
   13ec4:	ldrb	r4, [r3], -ip, lsr #12
   13ec8:	mrc	7, 1, APSR_nzcv, cr10, cr0, {7}
   13ecc:	streq	pc, [r1], -pc, rrx
   13ed0:	ldmdbls	r4, {r1, r2, r3, r6, r9, sl, sp, lr, pc}
   13ed4:	ldrbmi	r4, [r1], #-1600	; 0xfffff9c0
   13ed8:	mcr2	7, 7, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
   13edc:	stmdacs	r0, {r1, r2, r9, sl, lr}
   13ee0:	mcrge	4, 2, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
   13ee4:			; <UNDEFINED> instruction: 0xf7fa4640
   13ee8:	strmi	pc, [r2], sp, lsl #27
   13eec:	cmple	fp, r0, lsl #16
   13ef0:			; <UNDEFINED> instruction: 0x4648a915
   13ef4:	stc2	0, cr15, [sl], {-0}
   13ef8:	stmdacs	r0, {r1, r2, r9, sl, lr}
   13efc:	mrcge	4, 1, APSR_nzcv, cr8, cr15, {3}
   13f00:			; <UNDEFINED> instruction: 0x4648a916
   13f04:	stc2	0, cr15, [r2], {-0}
   13f08:	stmdacs	r0, {r1, r2, r9, sl, lr}
   13f0c:	mrcge	4, 1, APSR_nzcv, cr0, cr15, {3}
   13f10:	tstcs	r5, #3620864	; 0x374000
   13f14:	teqle	sp, sl	; <illegal shifter operand>
   13f18:	strbmi	sl, [r8], -pc, lsl #18
   13f1c:			; <UNDEFINED> instruction: 0xf9a8f7fe
   13f20:	stmdacs	r0, {r1, r2, r9, sl, lr}
   13f24:	mcrge	4, 1, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
   13f28:	stmdbge	r9, {r1, r9, sl, lr}
   13f2c:			; <UNDEFINED> instruction: 0xf0004648
   13f30:			; <UNDEFINED> instruction: 0x4606fd9f
   13f34:			; <UNDEFINED> instruction: 0xf47f2800
   13f38:			; <UNDEFINED> instruction: 0xf10dae1b
   13f3c:	strls	r0, [r5], #-291	; 0xfffffedd
   13f40:	and	r4, ip, ip, lsl #12
   13f44:	strbmi	r4, [r8], -r1, lsr #12
   13f48:	stc2	0, cr15, [sl], {-0}
   13f4c:			; <UNDEFINED> instruction: 0xf10ab9f8
   13f50:			; <UNDEFINED> instruction: 0xf89d0a01
   13f54:	blx	17dbfe8 <mkdtemp@@Base+0x17b0ed8>
   13f58:	addsmi	pc, sl, #671088642	; 0x28000002
   13f5c:			; <UNDEFINED> instruction: 0x4648d113
   13f60:	ldc2l	7, cr15, [r0, #-1000]	; 0xfffffc18
   13f64:	mvnle	r2, r0, lsl #16
   13f68:	andmi	lr, r5, #3620864	; 0x374000
   13f6c:	blls	4003bc <mkdtemp@@Base+0x3d52ac>
   13f70:	andsvs	r9, r3, pc
   13f74:	stmdbcs	r0, {r2, r8, fp, ip, pc}
   13f78:	cfldrdge	mvd15, [sl, #252]!	; 0xfc
   13f7c:	andcs	r9, r0, #9216	; 0x2400
   13f80:	andvs	r9, fp, r9, lsl #4
   13f84:	cfstr32ls	mvfx14, [r5], {244}	; 0xf4
   13f88:	streq	pc, [r3], -pc, rrx
   13f8c:	cfstr32ls	mvfx14, [r5], {240}	; 0xf0
   13f90:	strb	r4, [sp, #1542]!	; 0x606
   13f94:	strteq	pc, [sl], -pc, rrx
   13f98:	svclt	0x0000e5ea
   13f9c:	andeq	sp, r4, r8, lsl #31
   13fa0:	muleq	r0, r4, r5
   13fa4:			; <UNDEFINED> instruction: 0x0001d9b6
   13fa8:	andeq	sp, r1, sl, asr #19
   13fac:	andeq	sp, r4, sl, ror #28
   13fb0:	andeq	sp, r1, r8, lsl #17
   13fb4:			; <UNDEFINED> instruction: 0x0001afb4
   13fb8:	andeq	sp, r1, r8, asr r7
   13fbc:	andeq	sl, r1, r2, lsr lr
   13fc0:	andeq	sp, r1, r0, lsr r6
   13fc4:	mvnsmi	lr, #737280	; 0xb4000
   13fc8:	addlt	r4, r3, r4, lsl #12
   13fcc:	ldrmi	r4, [r0], sp, lsl #12
   13fd0:	tstlt	fp, pc, lsl r6
   13fd4:	eorsvs	r2, fp, r0, lsl #6
   13fd8:	mcrr	7, 15, pc, r0, cr0	; <UNPREDICTABLE>
   13fdc:	bl	1351fa4 <mkdtemp@@Base+0x1326e94>
   13fe0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   13fe4:	sbchi	pc, pc, r0
   13fe8:			; <UNDEFINED> instruction: 0xf7fa4620
   13fec:	stmdacs	r0, {r0, r1, r3, r8, sl, fp, ip, sp, lr, pc}
   13ff0:	sbchi	pc, r9, r0, asr #5
   13ff4:			; <UNDEFINED> instruction: 0xf7fa4620
   13ff8:	andls	pc, r1, r9, ror #26
   13ffc:			; <UNDEFINED> instruction: 0xf7fa4620
   14000:	stmdbls	r1, {r0, r8, sl, fp, ip, sp, lr, pc}
   14004:	ldrtmi	r4, [r0], -r2, lsl #12
   14008:	ldcl	7, cr15, [r4, #-960]!	; 0xfffffc40
   1400c:	strtmi	r4, [r0], -r3, lsl #12
   14010:			; <UNDEFINED> instruction: 0xf7fa461c
   14014:	addmi	pc, r4, #63232	; 0xf700
   14018:	strcs	sp, [r0, #-16]
   1401c:	streq	pc, [r1], #-111	; 0xffffff91
   14020:	ldrtmi	r4, [r0], -r9, lsr #13
   14024:	mcr	7, 6, pc, cr2, cr0, {7}	; <UNPREDICTABLE>
   14028:			; <UNDEFINED> instruction: 0xf7f04648
   1402c:			; <UNDEFINED> instruction: 0x4628ee78
   14030:	blx	ffe52026 <mkdtemp@@Base+0xffe26f16>
   14034:	andlt	r4, r3, r0, lsr #12
   14038:	mvnshi	lr, #12386304	; 0xbd0000
   1403c:	stmda	r8, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14040:	stmdacs	r0, {r2, r9, sl, lr}
   14044:	bmi	1488834 <mkdtemp@@Base+0x145d724>
   14048:	strbmi	r4, [r3], -r1, lsl #12
   1404c:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   14050:	bl	fe5d2018 <mkdtemp@@Base+0xfe5a6f08>
   14054:	stmdacs	r0, {r0, r7, r9, sl, lr}
   14058:			; <UNDEFINED> instruction: 0xf7f0d068
   1405c:	stmdacs	r6, {r2, r3, r5, r7, r8, fp, sp, lr, pc}
   14060:	stfcsd	f5, [r0, #-120]	; 0xffffff88
   14064:	stccs	15, cr11, [pc, #-96]	; 1400c <PEM_write_bio_PrivateKey@plt+0xf010>
   14068:	andcs	sp, pc, sl, lsl r1	; <UNPREDICTABLE>
   1406c:	stc2	7, cr15, [r8], {251}	; 0xfb
   14070:	stmdacs	r0, {r0, r2, r9, sl, lr}
   14074:	addhi	pc, r4, r0
   14078:			; <UNDEFINED> instruction: 0xf7f04648
   1407c:			; <UNDEFINED> instruction: 0x4621eebe
   14080:	adcvs	r6, r8, ip, lsr #32
   14084:	mrc	7, 2, APSR_nzcv, cr0, cr0, {7}
   14088:	svclt	0x00182801
   1408c:	ldreq	pc, [r5], #-111	; 0xffffff91
   14090:	stmiavs	r8!, {r0, r1, r2, r6, r7, r8, ip, lr, pc}
   14094:	mcr2	7, 7, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
   14098:	stmdacs	r0, {r2, r9, sl, lr}
   1409c:	strb	sp, [r0, r8, rrx]
   140a0:			; <UNDEFINED> instruction: 0xf7f04648
   140a4:	ldmdacs	r4!, {r3, r7, r8, fp, sp, lr, pc}^
   140a8:	stfcsd	f5, [r1, #-12]
   140ac:	stccs	15, cr11, [pc, #-96]	; 14054 <PEM_write_bio_PrivateKey@plt+0xf058>
   140b0:			; <UNDEFINED> instruction: 0x4648d053
   140b4:	ldmdb	lr!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   140b8:	svcvc	0x00ccf5b0
   140bc:			; <UNDEFINED> instruction: 0xf06fbf1c
   140c0:	strcs	r0, [r0, #-1027]	; 0xfffffbfd
   140c4:	stfcsd	f5, [r2, #-692]	; 0xfffffd4c
   140c8:	stccs	15, cr11, [pc, #-96]	; 14070 <PEM_write_bio_PrivateKey@plt+0xf074>
   140cc:	strcs	fp, [r1, #-3852]	; 0xfffff0f4
   140d0:			; <UNDEFINED> instruction: 0xd1282500
   140d4:			; <UNDEFINED> instruction: 0xf7fb200f
   140d8:			; <UNDEFINED> instruction: 0x4605fc53
   140dc:	suble	r2, pc, r0, lsl #16
   140e0:			; <UNDEFINED> instruction: 0xf7f04648
   140e4:	movwcs	lr, #10306	; 0x2842
   140e8:	cmnvs	r8, fp, lsr #32
   140ec:	blx	1e520e4 <mkdtemp@@Base+0x1e26fd4>
   140f0:			; <UNDEFINED> instruction: 0x61281c43
   140f4:	vqadd.s8	d29, d0, d7
   140f8:	addsmi	r1, r8, #2080374786	; 0x7c000002
   140fc:	vaddl.s32	<illegal reg q6.5>, d0, d3
   14100:	stmdacs	r1, {r0, r1, r3, r6, r7, sp}
   14104:	stmdbvs	r8!, {r0, r1, r2, r3, fp, ip, lr, pc}^
   14108:	ldmib	r8, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1410c:	stmdbvs	r8!, {r2, r9, sl, lr}^
   14110:	ldm	lr, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14114:	strtmi	r4, [r0], -r1, lsl #12
   14118:	blx	fe652114 <mkdtemp@@Base+0xfe627004>
   1411c:	stmdbvs	r8!, {r3, r4, r8, fp, ip, sp, pc}^
   14120:			; <UNDEFINED> instruction: 0xf860f7fe
   14124:			; <UNDEFINED> instruction: 0xf06fb320
   14128:	ldrb	r0, [sl, -r3, lsl #8]!
   1412c:	svceq	0x0000f1b8
   14130:			; <UNDEFINED> instruction: 0xf898d006
   14134:	tstlt	fp, r0
   14138:			; <UNDEFINED> instruction: 0xf06f2500
   1413c:	ldrb	r0, [r0, -sl, lsr #8]!
   14140:	stc	7, cr15, [lr], #960	; 0x3c0
   14144:	mcr2	7, 2, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
   14148:	rscsle	r3, r5, fp, lsr #32
   1414c:	stc	7, cr15, [r4], {240}	; 0xf0
   14150:			; <UNDEFINED> instruction: 0xf7fa2500
   14154:	strmi	pc, [r4], -r5, asr #28
   14158:	andcs	lr, pc, r3, ror #14
   1415c:	ldc2	7, cr15, [r0], {251}	; 0xfb
   14160:	cmnlt	r8, r5, lsl #12
   14164:			; <UNDEFINED> instruction: 0xf7f04648
   14168:	movwcs	lr, #6474	; 0x194a
   1416c:	rscvs	r6, r8, fp, lsr #32
   14170:	svccs	0x0000463c
   14174:	svcge	0x0055f43f
   14178:	strcs	r6, [r0, #-61]	; 0xffffffc3
   1417c:	ldrb	r4, [r0, -ip, lsr #12]
   14180:	streq	pc, [r1], #-111	; 0xffffff91
   14184:			; <UNDEFINED> instruction: 0xf06fe74d
   14188:	ldrb	r0, [r3, -r1, lsl #8]
   1418c:			; <UNDEFINED> instruction: 0xffffade3
   14190:	mvnsmi	lr, sp, lsr #18
   14194:			; <UNDEFINED> instruction: 0xf8dfb082
   14198:	ldrbtmi	r8, [r8], #248	; 0xf8
   1419c:	rsble	r2, sl, r0, lsl #18
   141a0:	strmi	r4, [sp], -r7, lsl #12
   141a4:	bl	fead216c <mkdtemp@@Base+0xfeaa705c>
   141a8:	movwlt	r4, #1540	; 0x604
   141ac:	bl	fe9d2174 <mkdtemp@@Base+0xfe9a7064>
   141b0:	mvnlt	r4, r6, lsl #12
   141b4:			; <UNDEFINED> instruction: 0xf7f04638
   141b8:			; <UNDEFINED> instruction: 0xf7f0e8cc
   141bc:			; <UNDEFINED> instruction: 0xf5b0eec6
   141c0:	eorle	r7, r2, fp, asr #31
   141c4:	tstcs	r1, r3, lsr r8
   141c8:	bmi	d26e9c <mkdtemp@@Base+0xcfbd8c>
   141cc:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
   141d0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   141d4:	stmdavs	r0, {r4, r8, r9, ip, sp}
   141d8:	stcl	7, cr15, [sl], {240}	; 0xf0
   141dc:			; <UNDEFINED> instruction: 0xf7f04620
   141e0:			; <UNDEFINED> instruction: 0x4630ea34
   141e4:	pop	{r1, ip, sp, pc}
   141e8:			; <UNDEFINED> instruction: 0xf7f041f0
   141ec:	bmi	a82aa0 <mkdtemp@@Base+0xa57990>
   141f0:	blmi	adc5fc <mkdtemp@@Base+0xab14ec>
   141f4:			; <UNDEFINED> instruction: 0xf8582600
   141f8:	ldrbtmi	r0, [fp], #-2
   141fc:	tstcc	r0, #167936	; 0x29000
   14200:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   14204:	ldc	7, cr15, [r4], #960	; 0x3c0
   14208:	strtmi	lr, [r9], -r8, ror #15
   1420c:	ldrtmi	r2, [r8], -r0, lsl #4
   14210:	ldrtmi	r9, [r3], -r0, lsl #4
   14214:			; <UNDEFINED> instruction: 0xf7f04622
   14218:	stmdacs	r1, {r1, r2, r4, r5, r9, fp, sp, lr, pc}
   1421c:	andle	r4, ip, r5, lsl #12
   14220:	tstcs	r1, ip, lsl r8
   14224:	bmi	866eac <mkdtemp@@Base+0x83bd9c>
   14228:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
   1422c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   14230:	stmdavs	r0, {r4, r8, r9, ip, sp}
   14234:	ldc	7, cr15, [ip], {240}	; 0xf0
   14238:	blmi	5ce180 <mkdtemp@@Base+0x5a3070>
   1423c:	ldmdami	ip, {r0, r9, sl, lr}
   14240:			; <UNDEFINED> instruction: 0xf8582202
   14244:	ldrbtmi	r7, [r8], #-3
   14248:			; <UNDEFINED> instruction: 0xf7f0683b
   1424c:			; <UNDEFINED> instruction: 0x4621ebf4
   14250:			; <UNDEFINED> instruction: 0xf7f06838
   14254:	ldmdami	r7, {r1, r3, r4, r5, r7, r9, fp, sp, lr, pc}
   14258:			; <UNDEFINED> instruction: 0x4629683b
   1425c:	ldrbtmi	r2, [r8], #-515	; 0xfffffdfd
   14260:	bl	ffa52228 <mkdtemp@@Base+0xffa27118>
   14264:	ldmdavs	r8!, {r0, r4, r5, r9, sl, lr}
   14268:	b	febd2230 <mkdtemp@@Base+0xfeba7120>
   1426c:	andcs	r6, sl, r9, lsr r8
   14270:	stc	7, cr15, [r4], #960	; 0x3c0
   14274:	blmi	20e144 <mkdtemp@@Base+0x1e3034>
   14278:	stmdami	pc, {r0, r2, r3, r9, sp}	; <UNPREDICTABLE>
   1427c:			; <UNDEFINED> instruction: 0xf8582101
   14280:	ldrbtmi	r3, [r8], #-3
   14284:	andlt	r6, r2, fp, lsl r8
   14288:	ldrhmi	lr, [r0, #141]!	; 0x8d
   1428c:	bllt	ff452254 <mkdtemp@@Base+0xff427144>
   14290:	andeq	sp, r4, sl, lsr #17
   14294:	andeq	r0, r0, r4, lsr #11
   14298:	andeq	sp, r1, r8, ror r6
   1429c:	andeq	sp, r1, lr, ror r3
   142a0:	andeq	sp, r1, lr, asr #12
   142a4:	andeq	sp, r1, ip, lsr r3
   142a8:	andeq	sp, r1, ip, lsl r6
   142ac:	andeq	sp, r1, r2, asr #6
   142b0:	andeq	sp, r1, r6, asr r3
   142b4:	andeq	sp, r1, r2, asr #6
   142b8:	andeq	sp, r1, sl, lsr #5
   142bc:			; <UNDEFINED> instruction: 0x4604b570
   142c0:	ldm	ip!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   142c4:	ldrbtmi	r4, [sp], #-3352	; 0xfffff2e8
   142c8:	strtmi	r4, [r0], -r6, lsl #12
   142cc:	stmda	r0, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   142d0:	ldrtmi	r4, [r0], -r1, lsl #12
   142d4:			; <UNDEFINED> instruction: 0xff5cf7ff
   142d8:	ldmdami	r5, {r2, r4, r8, r9, fp, lr}
   142dc:	tstcs	r1, r9, lsl #4
   142e0:	ldrbtmi	r5, [r8], #-2285	; 0xfffff713
   142e4:			; <UNDEFINED> instruction: 0xf7f0682b
   142e8:	strtmi	lr, [r0], -r6, lsr #23
   142ec:	mrc	7, 1, APSR_nzcv, cr14, cr0, {7}
   142f0:	strtmi	fp, [r0], -r8, ror #2
   142f4:			; <UNDEFINED> instruction: 0xf7f0682c
   142f8:			; <UNDEFINED> instruction: 0x4601ee3a
   142fc:			; <UNDEFINED> instruction: 0xf7f04620
   14300:	stmdavs	r9!, {r2, r5, r6, r9, fp, sp, lr, pc}
   14304:	pop	{r1, r3, sp}
   14308:			; <UNDEFINED> instruction: 0xf7f04070
   1430c:	stmdami	r9, {r0, r2, r4, r6, sl, fp, ip, sp, pc}
   14310:	stmdavs	fp!, {r0, r8, sp}
   14314:	ldrbtmi	r2, [r8], #-518	; 0xfffffdfa
   14318:	bl	fe3522e0 <mkdtemp@@Base+0xfe3271d0>
   1431c:	andcs	r6, sl, r9, lsr #16
   14320:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   14324:	mcrrlt	7, 15, pc, r8, cr0	; <UNPREDICTABLE>
   14328:	andeq	sp, r4, lr, ror r7
   1432c:	andeq	r0, r0, r4, lsr #11
   14330:	andeq	sp, r1, r2, asr #5
   14334:	muleq	r1, sl, r2
   14338:	svcmi	0x00f0e92d
   1433c:	ldmdbmi	pc!, {r0, r2, r3, r9, sl, lr}^	; <UNPREDICTABLE>
   14340:	bmi	1fe5d90 <mkdtemp@@Base+0x1fbac80>
   14344:	ldrbtmi	fp, [r9], #-137	; 0xffffff77
   14348:	stmdavs	r0, {r2, r9, sl, lr}
   1434c:	ldmdbls	r3, {r1, r3, r7, fp, ip, lr}
   14350:	andls	r6, r7, #1179648	; 0x120000
   14354:	andeq	pc, r0, #79	; 0x4f
   14358:	stmdale	r8, {r2, r3, fp, sp}
   1435c:			; <UNDEFINED> instruction: 0xf000e8df
   14360:	strtne	r2, [r0], -r0, lsr #32
   14364:	streq	r0, [r7, -r7, lsl #14]
   14368:	ldreq	r0, [r6, -r7, lsl #14]
   1436c:			; <UNDEFINED> instruction: 0xf06f0016
   14370:	bmi	1d147ac <mkdtemp@@Base+0x1ce969c>
   14374:	ldrbtmi	r4, [sl], #-2930	; 0xfffff48e
   14378:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1437c:	subsmi	r9, sl, r7, lsl #22
   14380:	sbcshi	pc, r9, r0, asr #32
   14384:	andlt	r4, r9, r8, lsl #12
   14388:	svchi	0x00f0e8bd
   1438c:			; <UNDEFINED> instruction: 0x46209a14
   14390:	andne	lr, r0, #3358720	; 0x334000
   14394:	ldrbmi	r4, [r2], -r9, lsr #12
   14398:			; <UNDEFINED> instruction: 0xf900f7ff
   1439c:	strb	r4, [r8, r1, lsl #12]!
   143a0:	bcs	3abf0 <mkdtemp@@Base+0xfae0>
   143a4:	mrcne	0, 2, sp, cr3, cr2, {7}
   143a8:	svclt	0x00882b01
   143ac:	tsteq	r9, pc, rrx	; <UNPREDICTABLE>
   143b0:			; <UNDEFINED> instruction: 0x4650d8df
   143b4:	ldrdls	pc, [r8], #-132	; 0xffffff7c
   143b8:	ldmib	r6, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   143bc:	stmdacs	r0, {r1, r2, r9, sl, lr}
   143c0:			; <UNDEFINED> instruction: 0x4682d132
   143c4:			; <UNDEFINED> instruction: 0xf7fa9005
   143c8:			; <UNDEFINED> instruction: 0x4607f915
   143cc:			; <UNDEFINED> instruction: 0xf0002800
   143d0:			; <UNDEFINED> instruction: 0xf7f080af
   143d4:			; <UNDEFINED> instruction: 0xf7f0ea44
   143d8:	pkhtbmi	lr, r0, r0, asr #18
   143dc:	rsbsle	r2, r2, r0, lsl #16
   143e0:	blcs	bb030 <mkdtemp@@Base+0x8ff20>
   143e4:			; <UNDEFINED> instruction: 0xf04fbf18
   143e8:	rsble	r0, r7, r0, lsl #22
   143ec:			; <UNDEFINED> instruction: 0xf7fe4620
   143f0:			; <UNDEFINED> instruction: 0x4601fc77
   143f4:	cmnle	r4, r0, lsl #16
   143f8:	stmdacs	r1, {r5, fp, sp, lr}
   143fc:	stmdacs	r2, {r0, r2, r4, r6, ip, lr, pc}
   14400:	stmdacs	r0, {r0, r1, r3, r4, ip, lr, pc}
   14404:			; <UNDEFINED> instruction: 0xf06fd049
   14408:			; <UNDEFINED> instruction: 0xf1b90115
   1440c:	cmnle	r1, r0, lsl #30
   14410:	tstls	r5, r8, asr r6
   14414:	stc	7, cr15, [r2], {240}	; 0xf0
   14418:			; <UNDEFINED> instruction: 0xf7fa4638
   1441c:			; <UNDEFINED> instruction: 0x4640f979
   14420:	stcl	7, cr15, [r4], {240}	; 0xf0
   14424:	str	r9, [r4, r5, lsl #18]!
   14428:	bl	1e523f0 <mkdtemp@@Base+0x1e272e0>
   1442c:	blcs	dbe00 <mkdtemp@@Base+0xb0cf0>
   14430:	stmiale	r8, {r0, r2, ip, pc}^
   14434:	msreq	CPSR_sxc, pc, rrx
   14438:	blls	4ce2ac <mkdtemp@@Base+0x4a319c>
   1443c:	blcs	6e9c4 <mkdtemp@@Base+0x438b4>
   14440:	strmi	sp, [r1], -r2, rrx
   14444:			; <UNDEFINED> instruction: 0xf7f04658
   14448:	stmdacs	r0, {r1, r2, r3, r6, r7, fp, sp, lr, pc}
   1444c:	blls	4c87c0 <mkdtemp@@Base+0x49d6b0>
   14450:	tstle	fp, r2, lsl #22
   14454:	bls	15c45c <mkdtemp@@Base+0x13134c>
   14458:	andeq	lr, r1, sp, asr #19
   1445c:			; <UNDEFINED> instruction: 0x46594653
   14460:	strls	r4, [r0], -r0, asr #12
   14464:	stcl	7, cr15, [sl, #960]	; 0x3c0
   14468:	sbcle	r2, ip, r0, lsl #16
   1446c:	blge	19cc74 <mkdtemp@@Base+0x171b64>
   14470:	strbmi	r2, [r0], -r3, lsl #2
   14474:	stc	7, cr15, [lr], {240}	; 0xf0
   14478:	ldcle	14, cr1, [r6, #-8]!
   1447c:	ldrtmi	r9, [r8], -r6, lsl #18
   14480:	blx	fe4d048a <mkdtemp@@Base+0xfe4a537a>
   14484:	bllt	1825c90 <mkdtemp@@Base+0x17fab80>
   14488:	svceq	0x0000f1b9
   1448c:	ldrtmi	sp, [r9], -r2, lsr #2
   14490:			; <UNDEFINED> instruction: 0xf0004628
   14494:			; <UNDEFINED> instruction: 0x4601fbb9
   14498:	blls	4ce388 <mkdtemp@@Base+0x4a3278>
   1449c:	blcs	6e728 <mkdtemp@@Base+0x43618>
   144a0:	ldrbmi	sp, [r8], -r9, lsr #32
   144a4:	ldm	r2, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   144a8:	blls	4ce3ec <mkdtemp@@Base+0x4a32dc>
   144ac:	blcs	6e834 <mkdtemp@@Base+0x43724>
   144b0:			; <UNDEFINED> instruction: 0x4601d034
   144b4:			; <UNDEFINED> instruction: 0xf7ef4658
   144b8:			; <UNDEFINED> instruction: 0xe7c6edd6
   144bc:	cdp	7, 12, cr15, cr12, cr15, {7}
   144c0:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   144c4:			; <UNDEFINED> instruction: 0xf04fd192
   144c8:			; <UNDEFINED> instruction: 0xf06f0b00
   144cc:			; <UNDEFINED> instruction: 0xf1b90101
   144d0:	addsle	r0, sp, r0, lsl #30
   144d4:			; <UNDEFINED> instruction: 0xf7fe4620
   144d8:	strmi	pc, [r1], -r1, lsr #30
   144dc:	sbcsle	r2, r6, r0, lsl #16
   144e0:			; <UNDEFINED> instruction: 0xf1b9e796
   144e4:	addsle	r0, r3, r0, lsl #30
   144e8:			; <UNDEFINED> instruction: 0xf04fe7f4
   144ec:			; <UNDEFINED> instruction: 0xf1b931ff
   144f0:	addle	r0, sp, r0, lsl #30
   144f4:	andls	lr, r2, lr, ror #15
   144f8:	andls	r4, r1, r3, asr r6
   144fc:	bls	165e04 <mkdtemp@@Base+0x13acf4>
   14500:			; <UNDEFINED> instruction: 0xf7f09600
   14504:	str	lr, [pc, r2, ror #22]!
   14508:	ldrbmi	r9, [r3], -r2, lsl #2
   1450c:	strmi	r9, [r1], -r1, lsl #2
   14510:	strbmi	r9, [r0], -r5, lsl #20
   14514:			; <UNDEFINED> instruction: 0xf7f09600
   14518:	str	lr, [r5, r6, lsl #21]!
   1451c:	ldrbmi	r9, [r3], -r2, lsl #2
   14520:	strmi	r9, [r1], -r1, lsl #2
   14524:	strbmi	r9, [r0], -r5, lsl #20
   14528:			; <UNDEFINED> instruction: 0xf7f09600
   1452c:			; <UNDEFINED> instruction: 0xe79beb5a
   14530:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
   14534:			; <UNDEFINED> instruction: 0xf7f0e71d
   14538:	svclt	0x0000eb04
   1453c:	strdeq	sp, [r4], -lr
   14540:	muleq	r0, r4, r5
   14544:	andeq	sp, r4, lr, asr #13
   14548:	mvnsmi	lr, sp, lsr #18
   1454c:			; <UNDEFINED> instruction: 0x4606461d
   14550:	strmi	r9, [ip], -r6, lsl #22
   14554:	tstlt	sp, r7, lsl r6
   14558:	eorvs	r2, sl, r0, lsl #4
   1455c:	andcs	fp, r0, #-1073741822	; 0xc0000002
   14560:	stccs	0, cr6, [r3], {26}
   14564:	stcle	0, cr13, [r8], {27}
   14568:	ldmdale	r4, {r1, sl, fp, sp}
   1456c:	ldrtmi	r4, [sl], -fp, lsr #12
   14570:	ldrtmi	r4, [r0], -r1, lsr #12
   14574:	ldrhmi	lr, [r0, #141]!	; 0x8d
   14578:	cfstr32cs	mvfx14, [pc], {36}	; 0x24
   1457c:	strtmi	sp, [sl], -fp, lsl #2
   14580:			; <UNDEFINED> instruction: 0x46304639
   14584:	blx	fe3d2588 <mkdtemp@@Base+0xfe3a7478>
   14588:	svceq	0x002bf110
   1458c:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   14590:	pop	{r2, r3, r5, r6, r7, r8, ip, lr, pc}
   14594:			; <UNDEFINED> instruction: 0xf06f81f0
   14598:	pop	{r0, r2, r3}
   1459c:			; <UNDEFINED> instruction: 0x462a81f0
   145a0:			; <UNDEFINED> instruction: 0x46304639
   145a4:	ldrhmi	lr, [r0, #141]!	; 0x8d
   145a8:	blt	1f525ac <mkdtemp@@Base+0x1f2749c>
   145ac:			; <UNDEFINED> instruction: 0x4614b530
   145b0:	addlt	r4, r3, sp, lsl r6
   145b4:	strtmi	r4, [r3], -sl, lsl #12
   145b8:	tstcs	r0, ip, lsl #2
   145bc:	tstlt	sp, r1, lsr #32
   145c0:	eorvs	r2, r9, r0, lsl #2
   145c4:	strls	r2, [r0, #-271]	; 0xfffffef1
   145c8:			; <UNDEFINED> instruction: 0xffbef7ff
   145cc:	ldclt	0, cr11, [r0, #-12]!
   145d0:			; <UNDEFINED> instruction: 0xf0162108
   145d4:	svclt	0x0000b817
   145d8:			; <UNDEFINED> instruction: 0xf7fe2200
   145dc:	svclt	0x0000bc71
   145e0:	ldrbmi	r2, [r0, -r0]!
   145e4:	andeq	pc, r9, pc, rrx
   145e8:	svclt	0x00004770
   145ec:	svclt	0x000c2800
   145f0:	andeq	pc, r9, pc, rrx
   145f4:	ldrbmi	r2, [r0, -r0]!
   145f8:	mvnsmi	lr, sp, lsr #18
   145fc:	andsvs	r2, pc, r0, lsl #14
   14600:			; <UNDEFINED> instruction: 0x460d461e
   14604:	pkhbtmi	r4, r0, r4, lsl #12
   14608:	blx	18525f8 <mkdtemp@@Base+0x18274e8>
   1460c:	mvnmi	fp, #184, 2	; 0x2e
   14610:	andsle	r4, r1, #-805306359	; 0xd0000009
   14614:	strtmi	r4, [ip], #-1600	; 0xfffff9c0
   14618:			; <UNDEFINED> instruction: 0xf9f4f7fa
   1461c:	svclt	0x00884284
   14620:	andeq	pc, r2, pc, rrx
   14624:	strbmi	sp, [r0], -r6, lsl #16
   14628:	blx	1452618 <mkdtemp@@Base+0x1427508>
   1462c:	ldrtmi	r4, [r8], -r1, lsl #12
   14630:	eorsvs	r4, r5, sp, lsl #8
   14634:	ldrhhi	lr, [r0, #141]!	; 0x8d
   14638:	andeq	pc, r9, pc, rrx
   1463c:			; <UNDEFINED> instruction: 0xf04fe7fa
   14640:	udf	#29455	; 0x730f
   14644:	mvnsmi	lr, sp, lsr #18
   14648:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1464c:	andhi	pc, r0, r3, asr #17
   14650:			; <UNDEFINED> instruction: 0x460d461f
   14654:			; <UNDEFINED> instruction: 0x46064614
   14658:	blx	e52648 <mkdtemp@@Base+0xe27538>
   1465c:	mvnmi	fp, #240, 2	; 0x3c
   14660:	andsle	r4, r5, #-805306359	; 0xd0000009
   14664:	strtmi	r4, [ip], #-1584	; 0xfffff9d0
   14668:			; <UNDEFINED> instruction: 0xf9ccf7fa
   1466c:	svclt	0x00884284
   14670:	andeq	pc, r8, pc, rrx
   14674:	ldrtmi	sp, [r0], -sl, lsl #16
   14678:	blx	15d2668 <mkdtemp@@Base+0x15a7558>
   1467c:			; <UNDEFINED> instruction: 0x4630b158
   14680:	blx	14d2670 <mkdtemp@@Base+0x14a7560>
   14684:	strbmi	r4, [r0], -r1, lsl #12
   14688:	eorsvs	r4, sp, sp, lsl #8
   1468c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   14690:	andeq	pc, r9, pc, rrx
   14694:			; <UNDEFINED> instruction: 0xf06fe7fa
   14698:			; <UNDEFINED> instruction: 0xe7f70030
   1469c:	rscscc	pc, pc, pc, asr #32
   146a0:	svclt	0x0000e7f4
   146a4:			; <UNDEFINED> instruction: 0x4614b570
   146a8:	strmi	r4, [lr], -r5, lsl #12
   146ac:	blx	3d269c <mkdtemp@@Base+0x3a758c>
   146b0:	strmi	r4, [r3], -r1, lsr #12
   146b4:	ldrmi	r4, [sp], -r8, lsr #12
   146b8:	blx	fff526a8 <mkdtemp@@Base+0xfff27598>
   146bc:	blle	1de6c4 <mkdtemp@@Base+0x1b35b4>
   146c0:	svclt	0x00181e23
   146c4:	cdpcs	3, 0, cr2, cr0, cr1, {0}
   146c8:	sadd16mi	fp, r8, r4
   146cc:	stmdblt	r0, {sp}
   146d0:			; <UNDEFINED> instruction: 0x4622bd70
   146d4:	ldrtmi	r4, [r0], -r9, lsr #12
   146d8:	stm	r2, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   146dc:	ldcllt	0, cr2, [r0, #-0]
   146e0:			; <UNDEFINED> instruction: 0x4606b570
   146e4:			; <UNDEFINED> instruction: 0xf7fa460c
   146e8:	strdcs	pc, [r8, -r1]
   146ec:	ldrtmi	r4, [r0], -r5, lsl #12
   146f0:	blx	ff8526e0 <mkdtemp@@Base+0xff8275d0>
   146f4:	blle	21e6fc <mkdtemp@@Base+0x1f35ec>
   146f8:	teqlt	r4, r0, lsr #12
   146fc:	andcs	r6, r0, sl, lsr #16
   14700:	blt	4ae8b4 <mkdtemp@@Base+0x4837a4>
   14704:	blt	6ec894 <mkdtemp@@Base+0x6c1784>
   14708:	ldcllt	0, cr6, [r0, #-140]!	; 0xffffff74
   1470c:			; <UNDEFINED> instruction: 0x4605b538
   14710:			; <UNDEFINED> instruction: 0xf7fa460c
   14714:	ldrdcs	pc, [r4, -fp]
   14718:	strtmi	r4, [r8], -r3, lsl #12
   1471c:			; <UNDEFINED> instruction: 0xf7fa461d
   14720:	stmdacs	r0, {r0, r3, r6, r7, r9, fp, ip, sp, lr, pc}
   14724:	strtmi	sp, [r0], -r5, lsl #22
   14728:	stmdavs	fp!, {r2, r3, r4, r8, ip, sp, pc}
   1472c:	blt	6dc734 <mkdtemp@@Base+0x6b1624>
   14730:	ldclt	0, cr6, [r8, #-140]!	; 0xffffff74
   14734:			; <UNDEFINED> instruction: 0x4606b570
   14738:			; <UNDEFINED> instruction: 0xf7fa460c
   1473c:	smlabtcs	r2, r7, r9, pc	; <UNPREDICTABLE>
   14740:	ldrtmi	r4, [r0], -r5, lsl #12
   14744:	blx	fedd2734 <mkdtemp@@Base+0xfeda7624>
   14748:	blle	1de750 <mkdtemp@@Base+0x1b3640>
   1474c:			; <UNDEFINED> instruction: 0xb12c4620
   14750:	andcs	r7, r0, sl, lsr #16
   14754:	b	10f2908 <mkdtemp@@Base+0x10c77f8>
   14758:	eorhi	r2, r3, r2, lsl #6
   1475c:	svclt	0x0000bd70
   14760:			; <UNDEFINED> instruction: 0x4605b538
   14764:			; <UNDEFINED> instruction: 0xf7fa460c
   14768:			; <UNDEFINED> instruction: 0x2101f9b1
   1476c:	strtmi	r4, [r8], -r3, lsl #12
   14770:			; <UNDEFINED> instruction: 0xf7fa461d
   14774:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r9, fp, ip, sp, lr, pc}
   14778:	strtmi	sp, [r0], -r4, lsl #22
   1477c:	stmdavc	fp!, {r2, r4, r8, ip, sp, pc}
   14780:	eorvc	r2, r3, r0
   14784:	svclt	0x0000bd38
   14788:	addlt	fp, r2, r0, lsl r5
   1478c:	blmi	5e77ec <mkdtemp@@Base+0x5bc6dc>
   14790:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   14794:	movwls	r6, #6171	; 0x181b
   14798:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1479c:	movwls	r2, #768	; 0x300
   147a0:			; <UNDEFINED> instruction: 0x4614b1d2
   147a4:	andcs	r2, r0, #0, 6
   147a8:	movwcs	lr, #2500	; 0x9c4
   147ac:	andcs	r4, r8, #112197632	; 0x6b00000
   147b0:			; <UNDEFINED> instruction: 0xff22f7ff
   147b4:	blls	42c7c <mkdtemp@@Base+0x17b6c>
   147b8:	ldmdavs	fp, {r1, r3, r4, fp, sp, lr}^
   147bc:	rsbvs	fp, r2, r2, lsl sl
   147c0:	eorvs	fp, r3, fp, lsl sl
   147c4:	blmi	266ff4 <mkdtemp@@Base+0x23bee4>
   147c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   147cc:	blls	6e83c <mkdtemp@@Base+0x4372c>
   147d0:	qaddle	r4, sl, r6
   147d4:	ldclt	0, cr11, [r0, #-8]
   147d8:	andcs	r4, r8, #112197632	; 0x6b00000
   147dc:			; <UNDEFINED> instruction: 0xff0cf7ff
   147e0:			; <UNDEFINED> instruction: 0xf7f0e7f0
   147e4:	svclt	0x0000e9ae
   147e8:			; <UNDEFINED> instruction: 0x0004d2b4
   147ec:	muleq	r0, r4, r5
   147f0:	andeq	sp, r4, ip, ror r2
   147f4:	addlt	fp, r2, r0, lsl r5
   147f8:	blmi	52784c <mkdtemp@@Base+0x4fc73c>
   147fc:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   14800:	movwls	r6, #6171	; 0x181b
   14804:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14808:	movwls	r2, #768	; 0x300
   1480c:	andsvs	fp, r3, r2, lsr #3
   14810:			; <UNDEFINED> instruction: 0x466b4614
   14814:			; <UNDEFINED> instruction: 0xf7ff2204
   14818:	ldmdblt	r8, {r0, r1, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1481c:	ldmdavs	fp, {r8, r9, fp, ip, pc}
   14820:	eorvs	fp, r3, fp, lsl sl
   14824:	blmi	267054 <mkdtemp@@Base+0x23bf44>
   14828:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1482c:	blls	6e89c <mkdtemp@@Base+0x4378c>
   14830:	qaddle	r4, sl, r6
   14834:	ldclt	0, cr11, [r0, #-8]
   14838:	andcs	r4, r4, #112197632	; 0x6b00000
   1483c:	mrc2	7, 6, pc, cr12, cr15, {7}
   14840:			; <UNDEFINED> instruction: 0xf7f0e7f0
   14844:	svclt	0x0000e97e
   14848:	andeq	sp, r4, r8, asr #4
   1484c:	muleq	r0, r4, r5
   14850:	andeq	sp, r4, ip, lsl r2
   14854:	addlt	fp, r2, r0, lsl r5
   14858:	blmi	5678b0 <mkdtemp@@Base+0x53c7a0>
   1485c:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   14860:	movwls	r6, #6171	; 0x181b
   14864:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14868:	movwls	r2, #768	; 0x300
   1486c:			; <UNDEFINED> instruction: 0x8013b1b2
   14870:			; <UNDEFINED> instruction: 0x466b4614
   14874:			; <UNDEFINED> instruction: 0xf7ff2202
   14878:	stmdblt	r8!, {r0, r1, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   1487c:	ldmdavc	r1, {r9, fp, ip, pc}
   14880:	b	10f29d4 <mkdtemp@@Base+0x10c78c4>
   14884:	eorhi	r2, r3, r1, lsl #6
   14888:	blmi	2670b8 <mkdtemp@@Base+0x23bfa8>
   1488c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14890:	blls	6e900 <mkdtemp@@Base+0x437f0>
   14894:	qaddle	r4, sl, r6
   14898:	ldclt	0, cr11, [r0, #-8]
   1489c:	andcs	r4, r2, #112197632	; 0x6b00000
   148a0:	mcr2	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   148a4:			; <UNDEFINED> instruction: 0xf7f0e7f0
   148a8:	svclt	0x0000e94c
   148ac:	andeq	sp, r4, r8, ror #3
   148b0:	muleq	r0, r4, r5
   148b4:			; <UNDEFINED> instruction: 0x0004d1b8
   148b8:	addlt	fp, r2, r0, lsl r5
   148bc:	blmi	4e790c <mkdtemp@@Base+0x4bc7fc>
   148c0:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   148c4:	movwls	r6, #6171	; 0x181b
   148c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   148cc:	movwls	r2, #768	; 0x300
   148d0:	mulsvc	r3, sl, r1
   148d4:			; <UNDEFINED> instruction: 0x466b4614
   148d8:			; <UNDEFINED> instruction: 0xf7ff2201
   148dc:	ldmdblt	r0, {r0, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
   148e0:	ldmdavc	fp, {r8, r9, fp, ip, pc}
   148e4:	bmi	2b0978 <mkdtemp@@Base+0x285868>
   148e8:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   148ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   148f0:	subsmi	r9, sl, r1, lsl #22
   148f4:	andlt	sp, r2, r6, lsl #2
   148f8:			; <UNDEFINED> instruction: 0x466bbd10
   148fc:			; <UNDEFINED> instruction: 0xf7ff2201
   14900:			; <UNDEFINED> instruction: 0xe7f0fe7b
   14904:	ldmdb	ip, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14908:	andeq	sp, r4, r4, lsl #3
   1490c:	muleq	r0, r4, r5
   14910:	andeq	sp, r4, sl, asr r1
   14914:	mvnsmi	lr, sp, lsr #18
   14918:	ldrmi	r4, [r4], -sp, lsl #12
   1491c:			; <UNDEFINED> instruction: 0xf7fa4680
   14920:			; <UNDEFINED> instruction: 0x4606f8d5
   14924:	movwcs	fp, #269	; 0x10d
   14928:	tstlt	ip, fp, lsr #32
   1492c:	eorvs	r2, r3, r0, lsl #6
   14930:			; <UNDEFINED> instruction: 0xf7fa4640
   14934:	stmdacs	r3, {r0, r1, r2, r5, r6, fp, ip, sp, lr, pc}
   14938:	ldmdavs	r7!, {r0, r3, r4, r8, fp, ip, lr, pc}
   1493c:	mvnsvc	pc, #82837504	; 0x4f00000
   14940:	mvnsvc	pc, #192, 4
   14944:	addsmi	fp, pc, #258048	; 0x3f000
   14948:	strbmi	sp, [r0], -lr, lsl #16
   1494c:			; <UNDEFINED> instruction: 0xf85af7fa
   14950:	adcsmi	r3, r8, #4, 16	; 0x40000
   14954:	tstlt	sp, fp, lsl #6
   14958:	eorvs	r3, lr, r4, lsl #12
   1495c:	tstlt	ip, r0, lsr #12
   14960:	eorvs	r2, r7, r0
   14964:	ldrhhi	lr, [r0, #141]!	; 0x8d
   14968:	andeq	pc, r5, pc, rrx
   1496c:			; <UNDEFINED> instruction: 0xf06fe7fa
   14970:	ldrb	r0, [r7, r2]!
   14974:			; <UNDEFINED> instruction: 0x4614b570
   14978:	addlt	r4, r4, r9, lsl sl
   1497c:			; <UNDEFINED> instruction: 0x46064b19
   14980:			; <UNDEFINED> instruction: 0x460d447a
   14984:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   14988:			; <UNDEFINED> instruction: 0xf04f9303
   1498c:	mrslt	r0, (UNDEF: 57)
   14990:	andvs	r2, fp, r0, lsl #6
   14994:	movwcs	fp, #268	; 0x10c
   14998:	bge	6ca2c <mkdtemp@@Base+0x4191c>
   1499c:	ldrtmi	sl, [r0], -r2, lsl #18
   149a0:			; <UNDEFINED> instruction: 0xffb8f7ff
   149a4:	blle	39e9ac <mkdtemp@@Base+0x37389c>
   149a8:	blls	c0de4 <mkdtemp@@Base+0x95cd4>
   149ac:	stmdbls	r1, {r0, r1, r3, r5, sp, lr}
   149b0:	eorvs	fp, r1, r4, lsl #2
   149b4:	ldrtmi	r3, [r0], -r4, lsl #2
   149b8:			; <UNDEFINED> instruction: 0xf97cf7fa
   149bc:	svclt	0x00183800
   149c0:			; <UNDEFINED> instruction: 0xf0182001
   149c4:	bmi	252dd8 <mkdtemp@@Base+0x227cc8>
   149c8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   149cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   149d0:	subsmi	r9, sl, r3, lsl #22
   149d4:	andlt	sp, r4, r1, lsl #2
   149d8:			; <UNDEFINED> instruction: 0xf7f0bd70
   149dc:	svclt	0x0000e8b2
   149e0:	andeq	sp, r4, r4, asr #1
   149e4:	muleq	r0, r4, r5
   149e8:	andeq	sp, r4, sl, ror r0
   149ec:			; <UNDEFINED> instruction: 0x4614b5f0
   149f0:	addlt	r4, r5, ip, lsl sl
   149f4:			; <UNDEFINED> instruction: 0x460d4b1c
   149f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   149fc:	movwls	r6, #14363	; 0x381b
   14a00:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14a04:	movwcs	fp, #265	; 0x109
   14a08:	tstlt	ip, fp
   14a0c:	eorvs	r2, r3, r0, lsl #6
   14a10:	stmdbge	r1, {r1, r9, fp, sp, pc}
   14a14:			; <UNDEFINED> instruction: 0xffaef7ff
   14a18:	blle	3dea20 <mkdtemp@@Base+0x3b3910>
   14a1c:	svcls	0x0002b14d
   14a20:			; <UNDEFINED> instruction: 0xf7f01c78
   14a24:			; <UNDEFINED> instruction: 0x4606e876
   14a28:	biclt	r6, r0, r8, lsr #32
   14a2c:	movwcs	fp, #2439	; 0x987
   14a30:			; <UNDEFINED> instruction: 0x462055f3
   14a34:	blls	c0e8c <mkdtemp@@Base+0x95d7c>
   14a38:	eorvs	r2, r3, r0
   14a3c:	blmi	2a7270 <mkdtemp@@Base+0x27c160>
   14a40:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14a44:	blls	eeab4 <mkdtemp@@Base+0xc39a4>
   14a48:	qaddle	r4, sl, r6
   14a4c:	ldcllt	0, cr11, [r0, #20]!
   14a50:	ldrtmi	r9, [sl], -r1, lsl #18
   14a54:	cdp	7, 12, cr15, cr4, cr15, {7}
   14a58:			; <UNDEFINED> instruction: 0xf7f0e7e9
   14a5c:			; <UNDEFINED> instruction: 0xf06fe872
   14a60:	strb	r0, [fp, r1]!
   14a64:	andeq	sp, r4, ip, asr #32
   14a68:	muleq	r0, r4, r5
   14a6c:	andeq	sp, r4, r4
   14a70:	mvnsmi	lr, #737280	; 0xb4000
   14a74:	bmi	ba62d0 <mkdtemp@@Base+0xb7b1c0>
   14a78:	blmi	bc0c94 <mkdtemp@@Base+0xb95b84>
   14a7c:	ldrbtmi	r4, [sl], #-1664	; 0xfffff980
   14a80:	ldmpl	r3, {r1, r2, r3, r9, sl, lr}^
   14a84:	movwls	r6, #14363	; 0x381b
   14a88:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14a8c:	movwcs	fp, #265	; 0x109
   14a90:	tstlt	sp, fp
   14a94:	eorvs	r2, fp, r0, lsl #6
   14a98:	stmdbge	r2, {r0, r9, fp, sp, pc}
   14a9c:			; <UNDEFINED> instruction: 0xf7ff4640
   14aa0:			; <UNDEFINED> instruction: 0x4604ff39
   14aa4:	svcls	0x0001bb38
   14aa8:			; <UNDEFINED> instruction: 0xf8ddb15f
   14aac:	strmi	r9, [r1], -r8
   14ab0:			; <UNDEFINED> instruction: 0x4648463a
   14ab4:	b	f52a7c <mkdtemp@@Base+0xf2796c>
   14ab8:	svccc	0x0001b118
   14abc:	adcsmi	r4, r8, #1325400064	; 0x4f000000
   14ac0:	andcs	sp, r0, #-1476395008	; 0xa8000000
   14ac4:	ldrmi	r4, [r1], -r0, asr #12
   14ac8:			; <UNDEFINED> instruction: 0xff54f7ff
   14acc:	bllt	c262e4 <mkdtemp@@Base+0xbfb1d4>
   14ad0:			; <UNDEFINED> instruction: 0xf8ddb176
   14ad4:			; <UNDEFINED> instruction: 0xf1088004
   14ad8:			; <UNDEFINED> instruction: 0xf7f00001
   14adc:			; <UNDEFINED> instruction: 0x4607e81a
   14ae0:	movwlt	r6, #32816	; 0x8030
   14ae4:	svceq	0x0000f1b8
   14ae8:	movwcs	sp, #273	; 0x111
   14aec:	andcc	pc, r8, r7, lsl #16
   14af0:	blls	80f2c <mkdtemp@@Base+0x55e1c>
   14af4:	bmi	42cba8 <mkdtemp@@Base+0x401a98>
   14af8:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   14afc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14b00:	subsmi	r9, sl, r3, lsl #22
   14b04:	strtmi	sp, [r0], -lr, lsl #2
   14b08:	pop	{r0, r2, ip, sp, pc}
   14b0c:	stmdbls	r2, {r4, r5, r6, r7, r8, r9, pc}
   14b10:			; <UNDEFINED> instruction: 0xf7ef4642
   14b14:	strb	lr, [r8, r6, ror #28]!
   14b18:	streq	pc, [r3], #-111	; 0xffffff91
   14b1c:			; <UNDEFINED> instruction: 0xf04fe7eb
   14b20:			; <UNDEFINED> instruction: 0xe7e834ff
   14b24:	stmda	ip, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14b28:	streq	pc, [r1], #-111	; 0xffffff91
   14b2c:	svclt	0x0000e7e3
   14b30:	andeq	ip, r4, r6, asr #31
   14b34:	muleq	r0, r4, r5
   14b38:	andeq	ip, r4, sl, asr #30
   14b3c:	andcs	fp, r0, #48, 10	; 0xc000000
   14b40:	addlt	r4, r5, r6, lsl ip
   14b44:			; <UNDEFINED> instruction: 0x460d4b16
   14b48:			; <UNDEFINED> instruction: 0x4611447c
   14b4c:	strmi	r5, [r4], -r3, ror #17
   14b50:	movwls	r6, #14363	; 0x381b
   14b54:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14b58:	mrc2	7, 6, pc, cr12, cr15, {7}
   14b5c:	bmi	481084 <mkdtemp@@Base+0x455f74>
   14b60:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   14b64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14b68:	subsmi	r9, sl, r3, lsl #22
   14b6c:	andlt	sp, r5, r4, lsl r1
   14b70:	stmdbge	r1, {r4, r5, r8, sl, fp, ip, sp, pc}
   14b74:			; <UNDEFINED> instruction: 0xf7ff4620
   14b78:	stmdacs	r0, {r0, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   14b7c:	stmdbls	r1, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   14b80:	strtmi	sl, [r8], -r2, lsl #20
   14b84:			; <UNDEFINED> instruction: 0xf87cf7fa
   14b88:	mvnle	r2, r0, lsl #16
   14b8c:	ldrdcs	lr, [r1, -sp]
   14b90:			; <UNDEFINED> instruction: 0xf7ff4620
   14b94:	strb	pc, [r2, r7, lsl #27]!	; <UNPREDICTABLE>
   14b98:	svc	0x00d2f7ef
   14b9c:	strdeq	ip, [r4], -ip	; <UNPREDICTABLE>
   14ba0:	muleq	r0, r4, r5
   14ba4:	andeq	ip, r4, r2, ror #29
   14ba8:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   14bac:	ldrbtmi	r4, [ip], #2836	; 0xb14
   14bb0:	addlt	fp, r3, r0, lsr r5
   14bb4:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   14bb8:			; <UNDEFINED> instruction: 0x460d4614
   14bbc:	strtmi	r4, [r1], -sl, ror #12
   14bc0:	movwls	r6, #6171	; 0x181b
   14bc4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14bc8:			; <UNDEFINED> instruction: 0xf85af7fa
   14bcc:	blle	5ebd4 <mkdtemp@@Base+0x33ac4>
   14bd0:	stmdblt	ip, {r5, r9, sl, lr}^
   14bd4:	blmi	2a7408 <mkdtemp@@Base+0x27c2f8>
   14bd8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14bdc:	blls	6ec4c <mkdtemp@@Base+0x43b3c>
   14be0:	qaddle	r4, sl, r8
   14be4:	ldclt	0, cr11, [r0, #-12]!
   14be8:	strtmi	r9, [r2], -r0, lsl #16
   14bec:			; <UNDEFINED> instruction: 0xf7ef4629
   14bf0:	strdcs	lr, [r0], -r8
   14bf4:			; <UNDEFINED> instruction: 0xf7efe7ee
   14bf8:	svclt	0x0000efa4
   14bfc:	muleq	r4, r6, lr
   14c00:	muleq	r0, r4, r5
   14c04:	andeq	ip, r4, ip, ror #28
   14c08:			; <UNDEFINED> instruction: 0x4605b530
   14c0c:	strmi	fp, [r8], -r3, lsl #1
   14c10:			; <UNDEFINED> instruction: 0xf7f9460c
   14c14:	andls	pc, r1, fp, asr pc	; <UNPREDICTABLE>
   14c18:			; <UNDEFINED> instruction: 0xf7f94620
   14c1c:	stmdbls	r1, {r0, r1, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   14c20:	strtmi	r4, [r8], -r2, lsl #12
   14c24:	pop	{r0, r1, ip, sp, pc}
   14c28:			; <UNDEFINED> instruction: 0xf7ff4030
   14c2c:	svclt	0x0000bfbd
   14c30:			; <UNDEFINED> instruction: 0xc094f8df
   14c34:	mvnscc	pc, #79	; 0x4f
   14c38:	ldrbtmi	fp, [ip], #1520	; 0x5f0
   14c3c:	addlt	r4, r9, r3, lsr #24
   14c40:	ldrmi	r4, [r5], -lr, lsl #12
   14c44:	andvs	lr, r0, #3358720	; 0x334000
   14c48:	strls	r2, [r5, #-256]	; 0xffffff00
   14c4c:			; <UNDEFINED> instruction: 0xf85c4607
   14c50:	strmi	r4, [r8], -r4
   14c54:	stmdavs	r4!, {r0, r9, sp}
   14c58:			; <UNDEFINED> instruction: 0xf04f9407
   14c5c:			; <UNDEFINED> instruction: 0xf7ef0400
   14c60:	cdpne	14, 0, cr14, cr4, cr8, {2}
   14c64:	tstle	sl, fp, lsr #22
   14c68:	blmi	6274d4 <mkdtemp@@Base+0x5fc3c4>
   14c6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14c70:	blls	1eece0 <mkdtemp@@Base+0x1c3bd0>
   14c74:	qsuble	r4, sl, r5
   14c78:	andlt	r4, r9, r0, lsr #12
   14c7c:	stclne	13, cr11, [r1], #-960	; 0xfffffc40
   14c80:	ldrtmi	sl, [r8], -r6, lsl #20
   14c84:	tstls	r3, r5, lsl #10
   14c88:			; <UNDEFINED> instruction: 0xfffaf7f9
   14c8c:	svclt	0x00b81e03
   14c90:	blle	ffa66508 <mkdtemp@@Base+0xffa3b3f8>
   14c94:			; <UNDEFINED> instruction: 0xf04f9d05
   14c98:	stmdbls	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
   14c9c:	stmdals	r6, {r0, r9, sp}
   14ca0:	strls	r9, [r1, #-1536]	; 0xfffffa00
   14ca4:	cdp	7, 2, cr15, cr4, cr15, {7}
   14ca8:	smlabble	r5, r4, r2, r4
   14cac:	tstcs	r1, r8, lsr r6
   14cb0:			; <UNDEFINED> instruction: 0xf84ef7fa
   14cb4:	ldrb	r4, [r7, r4, lsl #12]
   14cb8:	ldrbtcc	pc, [pc], #79	; 14cc0 <PEM_write_bio_PrivateKey@plt+0xfcc4>	; <UNPREDICTABLE>
   14cbc:			; <UNDEFINED> instruction: 0xf06fe7d4
   14cc0:	ldrb	r0, [r1, r9, lsl #8]
   14cc4:	svc	0x003cf7ef
   14cc8:	andeq	ip, r4, sl, lsl #28
   14ccc:	muleq	r0, r4, r5
   14cd0:	ldrdeq	ip, [r4], -r8
   14cd4:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
   14cd8:	addlt	fp, r2, r0, lsl #10
   14cdc:	bge	e791c <mkdtemp@@Base+0xbc80c>
   14ce0:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   14ce4:	blne	152e34 <mkdtemp@@Base+0x127d24>
   14ce8:	movwls	r6, #6171	; 0x181b
   14cec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14cf0:			; <UNDEFINED> instruction: 0xf7ff9200
   14cf4:	bmi	294b70 <mkdtemp@@Base+0x269a60>
   14cf8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   14cfc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14d00:	subsmi	r9, sl, r1, lsl #22
   14d04:	andlt	sp, r2, r4, lsl #2
   14d08:	bl	152e84 <mkdtemp@@Base+0x127d74>
   14d0c:	ldrbmi	fp, [r0, -r3]!
   14d10:	svc	0x0016f7ef
   14d14:	andeq	ip, r4, r4, ror #26
   14d18:	muleq	r0, r4, r5
   14d1c:	andeq	ip, r4, sl, asr #26
   14d20:			; <UNDEFINED> instruction: 0x461db570
   14d24:	addlt	r4, r2, r7, lsl lr
   14d28:			; <UNDEFINED> instruction: 0x46144b17
   14d2c:			; <UNDEFINED> instruction: 0x466a447e
   14d30:	ldmpl	r3!, {r3, r8, sp}^
   14d34:	movwls	r6, #6171	; 0x181b
   14d38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14d3c:			; <UNDEFINED> instruction: 0xffa0f7f9
   14d40:	blle	4ded48 <mkdtemp@@Base+0x4b3c38>
   14d44:	vmuleq.f64	d9, d8, d0
   14d48:	beq	a97df4 <mkdtemp@@Base+0xa6cce4>
   14d4c:	andsvc	r0, r8, r6, lsr #28
   14d50:	blls	1cd58 <error@@Base+0x1284>
   14d54:	stceq	0, cr7, [r1], #-356	; 0xfffffe9c
   14d58:	addsvc	r9, sl, r0, lsl #22
   14d5c:	blls	175ec <PEM_write_bio_PrivateKey@plt+0x125f0>
   14d60:	blls	310dc <mkdtemp@@Base+0x5fcc>
   14d64:			; <UNDEFINED> instruction: 0x711e71dc
   14d68:	orrsvc	r7, sl, r9, asr r1
   14d6c:	blmi	1a7590 <mkdtemp@@Base+0x17c480>
   14d70:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14d74:	blls	6ede4 <mkdtemp@@Base+0x43cd4>
   14d78:	qaddle	r4, sl, r1
   14d7c:	ldcllt	0, cr11, [r0, #-8]!
   14d80:	cdp	7, 13, cr15, cr14, cr15, {7}
   14d84:	andeq	ip, r4, r8, lsl sp
   14d88:	muleq	r0, r4, r5
   14d8c:	ldrdeq	ip, [r4], -r4
   14d90:	addlt	fp, r3, r0, lsr r5
   14d94:			; <UNDEFINED> instruction: 0x460c4d13
   14d98:			; <UNDEFINED> instruction: 0x466a4b13
   14d9c:	tstcs	r4, sp, ror r4
   14da0:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   14da4:			; <UNDEFINED> instruction: 0xf04f9301
   14da8:			; <UNDEFINED> instruction: 0xf7f90300
   14dac:	stmdacs	r0, {r0, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   14db0:	blls	4b9e4 <mkdtemp@@Base+0x208d4>
   14db4:	stceq	14, cr0, [r1], #-148	; 0xffffff6c
   14db8:	andcs	r0, r0, r2, lsr #20
   14dbc:	blls	30e38 <mkdtemp@@Base+0x5d28>
   14dc0:	blls	30f2c <mkdtemp@@Base+0x5e1c>
   14dc4:	blls	31034 <mkdtemp@@Base+0x5f24>
   14dc8:	bmi	231140 <mkdtemp@@Base+0x206030>
   14dcc:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   14dd0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14dd4:	subsmi	r9, sl, r1, lsl #22
   14dd8:	andlt	sp, r3, r1, lsl #2
   14ddc:			; <UNDEFINED> instruction: 0xf7efbd30
   14de0:	svclt	0x0000eeb0
   14de4:	andeq	ip, r4, r8, lsr #25
   14de8:	muleq	r0, r4, r5
   14dec:	andeq	ip, r4, r6, ror ip
   14df0:	ldrdgt	pc, [r8], #-143	; 0xffffff71
   14df4:	ldrbtmi	r4, [ip], #2834	; 0xb12
   14df8:	addlt	fp, r2, r0, lsl r5
   14dfc:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   14e00:	strbtmi	r4, [sl], -ip, lsl #12
   14e04:	ldmdavs	fp, {r1, r8, sp}
   14e08:			; <UNDEFINED> instruction: 0xf04f9301
   14e0c:			; <UNDEFINED> instruction: 0xf7f90300
   14e10:	stmdacs	r0, {r0, r1, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   14e14:	blls	4ba30 <mkdtemp@@Base+0x20920>
   14e18:	andcs	r0, r0, r2, lsr #20
   14e1c:	blls	30e8c <mkdtemp@@Base+0x5d7c>
   14e20:	bmi	230f98 <mkdtemp@@Base+0x205e88>
   14e24:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   14e28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14e2c:	subsmi	r9, sl, r1, lsl #22
   14e30:	andlt	sp, r2, r1, lsl #2
   14e34:			; <UNDEFINED> instruction: 0xf7efbd10
   14e38:	svclt	0x0000ee84
   14e3c:	andeq	ip, r4, lr, asr #24
   14e40:	muleq	r0, r4, r5
   14e44:	andeq	ip, r4, lr, lsl ip
   14e48:	ldrdgt	pc, [r0], #-143	; 0xffffff71
   14e4c:	ldrbtmi	r4, [ip], #2832	; 0xb10
   14e50:	addlt	fp, r2, r0, lsl r5
   14e54:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   14e58:	strbtmi	r4, [sl], -ip, lsl #12
   14e5c:	ldmdavs	fp, {r0, r8, sp}
   14e60:			; <UNDEFINED> instruction: 0xf04f9301
   14e64:			; <UNDEFINED> instruction: 0xf7f90300
   14e68:	bmi	2d4a9c <mkdtemp@@Base+0x2a998c>
   14e6c:	stmdacs	r0, {r1, r3, r4, r5, r6, sl, lr}
   14e70:	blls	44d00 <mkdtemp@@Base+0x19bf0>
   14e74:	andsvc	r2, ip, r0
   14e78:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
   14e7c:	blls	6eeec <mkdtemp@@Base+0x43ddc>
   14e80:	qaddle	r4, sl, r1
   14e84:	ldclt	0, cr11, [r0, #-8]
   14e88:	cdp	7, 5, cr15, cr10, cr15, {7}
   14e8c:	strdeq	ip, [r4], -r6
   14e90:	muleq	r0, r4, r5
   14e94:	ldrdeq	ip, [r4], -r8
   14e98:	ldrdgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   14e9c:	ldrbtmi	fp, [ip], #1392	; 0x570
   14ea0:	addlt	r4, r2, r8, lsl lr
   14ea4:			; <UNDEFINED> instruction: 0x461d4614
   14ea8:	strbtmi	r2, [fp], -r8, lsl #4
   14eac:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
   14eb0:			; <UNDEFINED> instruction: 0x96016836
   14eb4:	streq	pc, [r0], -pc, asr #32
   14eb8:	strls	r2, [r0], -r0, lsl #12
   14ebc:	blx	ff0d2ec2 <mkdtemp@@Base+0xff0a7db2>
   14ec0:	blls	43508 <mkdtemp@@Base+0x183f8>
   14ec4:	stceq	14, cr0, [r9], #-184	; 0xffffff48
   14ec8:	andsvc	r0, lr, sl, lsr #20
   14ecc:	blls	1876c <PEM_write_bio_PrivateKey@plt+0x13770>
   14ed0:	stceq	0, cr7, [r1], #-356	; 0xfffffe9c
   14ed4:	addsvc	r9, sl, r0, lsl #22
   14ed8:	blls	17768 <PEM_write_bio_PrivateKey@plt+0x1276c>
   14edc:	blls	31258 <mkdtemp@@Base+0x6148>
   14ee0:			; <UNDEFINED> instruction: 0x711e71dc
   14ee4:	orrsvc	r7, sl, r9, asr r1
   14ee8:	blmi	1a770c <mkdtemp@@Base+0x17c5fc>
   14eec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14ef0:	blls	6ef60 <mkdtemp@@Base+0x43e50>
   14ef4:	qaddle	r4, sl, r1
   14ef8:	ldcllt	0, cr11, [r0, #-8]!
   14efc:	cdp	7, 2, cr15, cr0, cr15, {7}
   14f00:	andeq	ip, r4, r6, lsr #23
   14f04:	muleq	r0, r4, r5
   14f08:	andeq	ip, r4, r8, asr fp
   14f0c:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   14f10:	ldrbtmi	fp, [ip], #1328	; 0x530
   14f14:	addlt	r4, r3, r4, lsl sp
   14f18:	andcs	r4, r4, #20, 12	; 0x1400000
   14f1c:			; <UNDEFINED> instruction: 0xf85c466b
   14f20:	stmdavs	sp!, {r0, r2, ip, lr}
   14f24:			; <UNDEFINED> instruction: 0xf04f9501
   14f28:	strcs	r0, [r0, #-1280]	; 0xfffffb00
   14f2c:			; <UNDEFINED> instruction: 0xf7ff9500
   14f30:	ldmdblt	r0, {r0, r3, r7, r8, r9, fp, ip, sp, lr, pc}^
   14f34:	vmuleq.f64	d9, d5, d0
   14f38:	beq	897fc4 <mkdtemp@@Base+0x86ceb4>
   14f3c:	blls	30fb8 <mkdtemp@@Base+0x5ea8>
   14f40:	blls	310ac <mkdtemp@@Base+0x5f9c>
   14f44:	blls	311b4 <mkdtemp@@Base+0x60a4>
   14f48:	bmi	2312c0 <mkdtemp@@Base+0x2061b0>
   14f4c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   14f50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14f54:	subsmi	r9, sl, r1, lsl #22
   14f58:	andlt	sp, r3, r1, lsl #2
   14f5c:			; <UNDEFINED> instruction: 0xf7efbd30
   14f60:	svclt	0x0000edf0
   14f64:	andeq	ip, r4, r2, lsr fp
   14f68:	muleq	r0, r4, r5
   14f6c:	strdeq	ip, [r4], -r6
   14f70:	ldrdgt	pc, [r8], #-143	; 0xffffff71
   14f74:	ldrbtmi	fp, [ip], #1328	; 0x530
   14f78:	addlt	r4, r3, r1, lsl sp
   14f7c:	andcs	r4, r2, #20, 12	; 0x1400000
   14f80:			; <UNDEFINED> instruction: 0xf85c466b
   14f84:	stmdavs	sp!, {r0, r2, ip, lr}
   14f88:			; <UNDEFINED> instruction: 0xf04f9501
   14f8c:	strcs	r0, [r0, #-1280]	; 0xfffffb00
   14f90:			; <UNDEFINED> instruction: 0xf7ff9500
   14f94:	stmdblt	r0!, {r0, r1, r2, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   14f98:	beq	8bbba0 <mkdtemp@@Base+0x890a90>
   14f9c:	blls	3100c <mkdtemp@@Base+0x5efc>
   14fa0:	bmi	231118 <mkdtemp@@Base+0x206008>
   14fa4:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   14fa8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14fac:	subsmi	r9, sl, r1, lsl #22
   14fb0:	andlt	sp, r3, r1, lsl #2
   14fb4:			; <UNDEFINED> instruction: 0xf7efbd30
   14fb8:	svclt	0x0000edc4
   14fbc:	andeq	ip, r4, lr, asr #21
   14fc0:	muleq	r0, r4, r5
   14fc4:	muleq	r4, lr, sl
   14fc8:	ldrdgt	pc, [r0], #-143	; 0xffffff71
   14fcc:	ldrbtmi	fp, [ip], #1328	; 0x530
   14fd0:	addlt	r4, r3, pc, lsl #26
   14fd4:	andcs	r4, r1, #20, 12	; 0x1400000
   14fd8:			; <UNDEFINED> instruction: 0xf85c466b
   14fdc:	stmdavs	sp!, {r0, r2, ip, lr}
   14fe0:			; <UNDEFINED> instruction: 0xf04f9501
   14fe4:	strcs	r0, [r0, #-1280]	; 0xfffffb00
   14fe8:			; <UNDEFINED> instruction: 0xf7ff9500
   14fec:	stmdblt	r8, {r0, r1, r3, r5, r8, r9, fp, ip, sp, lr, pc}
   14ff0:	andsvc	r9, ip, r0, lsl #22
   14ff4:	blmi	1a7818 <mkdtemp@@Base+0x17c708>
   14ff8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14ffc:	blls	6f06c <mkdtemp@@Base+0x43f5c>
   15000:	qaddle	r4, sl, r1
   15004:	ldclt	0, cr11, [r0, #-12]!
   15008:	ldc	7, cr15, [sl, #956]	; 0x3bc
   1500c:	andeq	ip, r4, r6, ror sl
   15010:	muleq	r0, r4, r5
   15014:	andeq	ip, r4, ip, asr #20
   15018:	ldrdgt	pc, [ip], #-143	; 0xffffff71
   1501c:	ldrbtmi	fp, [ip], #1328	; 0x530
   15020:	addlt	r4, r5, r2, lsl ip
   15024:			; <UNDEFINED> instruction: 0x461a4615
   15028:	blge	b9834 <mkdtemp@@Base+0x8e724>
   1502c:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   15030:	strls	r6, [r3], #-2084	; 0xfffff7dc
   15034:	streq	pc, [r0], #-79	; 0xffffffb1
   15038:	strls	r2, [r2], #-1024	; 0xfffffc00
   1503c:	blx	d3042 <mkdtemp@@Base+0xa7f32>
   15040:	stmdblt	r0!, {r2, r9, sl, lr}
   15044:	strtmi	r9, [r9], -r1, lsl #20
   15048:			; <UNDEFINED> instruction: 0xf7ef9802
   1504c:	bmi	24ff7c <mkdtemp@@Base+0x224e6c>
   15050:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   15054:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15058:	subsmi	r9, sl, r3, lsl #22
   1505c:	strtmi	sp, [r0], -r2, lsl #2
   15060:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   15064:	stcl	7, cr15, [ip, #-956]!	; 0xfffffc44
   15068:	andeq	ip, r4, r6, lsr #20
   1506c:	muleq	r0, r4, r5
   15070:	strdeq	ip, [r4], -r2
   15074:			; <UNDEFINED> instruction: 0x460db530
   15078:			; <UNDEFINED> instruction: 0x4614491c
   1507c:			; <UNDEFINED> instruction: 0xf64f4a1c
   15080:	ldrbtmi	r7, [r9], #-1020	; 0xfffffc04
   15084:	mvnsvc	pc, #192, 4
   15088:	umulllt	r4, r3, ip, r2
   1508c:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   15090:			; <UNDEFINED> instruction: 0xf04f9201
   15094:	stmdale	r4!, {r9}
   15098:	strbtmi	r1, [sl], -r1, lsr #26
   1509c:	ldc2l	7, cr15, [r0, #996]!	; 0x3e4
   150a0:	blle	31f0a8 <mkdtemp@@Base+0x2f3f98>
   150a4:	cdpeq	8, 2, cr9, cr1, cr0, {0}
   150a8:	beq	8d8138 <mkdtemp@@Base+0x8ad028>
   150ac:	strtmi	r7, [r0], -r1
   150b0:	subvc	r9, sl, r0, lsl #18
   150b4:	addsvc	r9, r3, r0, lsl #20
   150b8:	sbcsvc	r9, ip, r0, lsl #22
   150bc:	bmi	3835f4 <mkdtemp@@Base+0x3584e4>
   150c0:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   150c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   150c8:	subsmi	r9, sl, r1, lsl #22
   150cc:	andlt	sp, r3, ip, lsl #2
   150d0:	stmdals	r0, {r4, r5, r8, sl, fp, ip, sp, pc}
   150d4:	strtmi	r4, [r9], -r2, lsr #12
   150d8:			; <UNDEFINED> instruction: 0xf7ef3004
   150dc:	andcs	lr, r0, r2, lsl #23
   150e0:			; <UNDEFINED> instruction: 0xf06fe7ed
   150e4:	strb	r0, [sl, r8]!
   150e8:	stc	7, cr15, [sl, #-956]!	; 0xfffffc44
   150ec:	andeq	ip, r4, r2, asr #19
   150f0:	muleq	r0, r4, r5
   150f4:	andeq	ip, r4, r2, lsl #19
   150f8:			; <UNDEFINED> instruction: 0x460ab538
   150fc:	strmi	r4, [ip], -r5, lsl #12
   15100:			; <UNDEFINED> instruction: 0x4608b119
   15104:	bl	c530c8 <mkdtemp@@Base+0xc27fb8>
   15108:	strtmi	r4, [r1], -r2, lsl #12
   1510c:	pop	{r3, r5, r9, sl, lr}
   15110:			; <UNDEFINED> instruction: 0xf7ff4038
   15114:	svclt	0x0000bfaf
   15118:			; <UNDEFINED> instruction: 0x460ab530
   1511c:	strmi	fp, [ip], -r3, lsl #1
   15120:			; <UNDEFINED> instruction: 0x4605b151
   15124:			; <UNDEFINED> instruction: 0xf7f94608
   15128:	ldrdls	pc, [r1], -r1
   1512c:			; <UNDEFINED> instruction: 0xf7f94620
   15130:	stmdbls	r1, {r0, r3, r5, r6, sl, fp, ip, sp, lr, pc}
   15134:	strtmi	r4, [r8], -r2, lsl #12
   15138:	pop	{r0, r1, ip, sp, pc}
   1513c:			; <UNDEFINED> instruction: 0xf7ff4030
   15140:	svclt	0x0000bf99
   15144:	blx	fec8290c <mkdtemp@@Base+0xfec577fc>
   15148:	stcmi	3, cr15, [r1], #-516	; 0xfffffdfc
   1514c:	bmi	881368 <mkdtemp@@Base+0x856258>
   15150:	ldrbtmi	r0, [ip], #-2395	; 0xfffff6a5
   15154:	svclt	0x00082800
   15158:	stmiapl	r2!, {r0, r8, r9, sp}
   1515c:	andls	r6, r3, #1179648	; 0x120000
   15160:	andeq	pc, r0, #79	; 0x4f
   15164:	andvs	fp, fp, r3, ror #22
   15168:	strmi	sl, [sp], -r2, lsl #20
   1516c:	strmi	sl, [r6], -r1, lsl #18
   15170:	blx	ff453176 <mkdtemp@@Base+0xff428066>
   15174:	cmplt	r0, r4, lsl #12
   15178:	blmi	5a79dc <mkdtemp@@Base+0x57c8cc>
   1517c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15180:	blls	ef1f0 <mkdtemp@@Base+0xc40e0>
   15184:	qsuble	r4, sl, r1
   15188:	andlt	r4, r5, r0, lsr #12
   1518c:	ldmib	sp, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
   15190:			; <UNDEFINED> instruction: 0xf7f90101
   15194:	strmi	pc, [r7], -pc, asr #20
   15198:	stmdbls	r2, {r3, r5, r7, r8, ip, sp, pc}
   1519c:	tstcc	r4, r0, lsr r6
   151a0:	stc2	7, cr15, [r8, #996]	; 0x3e4
   151a4:	ldmdblt	r8!, {r2, r9, sl, lr}
   151a8:			; <UNDEFINED> instruction: 0x46384631
   151ac:	blx	1853198 <mkdtemp@@Base+0x1828088>
   151b0:	stmdblt	r8, {r2, r9, sl, lr}
   151b4:	ldrb	r6, [pc, pc, lsr #32]
   151b8:			; <UNDEFINED> instruction: 0xf7f94638
   151bc:	ldrb	pc, [fp, r9, lsr #21]	; <UNPREDICTABLE>
   151c0:	streq	pc, [r9], #-111	; 0xffffff91
   151c4:			; <UNDEFINED> instruction: 0xf06fe7d8
   151c8:	ldrb	r0, [r5, r1, lsl #8]
   151cc:	ldc	7, cr15, [r8], #956	; 0x3bc
   151d0:	strdeq	ip, [r4], -r2
   151d4:	muleq	r0, r4, r5
   151d8:	andeq	ip, r4, r8, asr #17
   151dc:	mvnsmi	lr, sp, lsr #18
   151e0:	stmdbmi	r9!, {r0, r2, r3, r9, sl, lr}
   151e4:	bmi	a66a3c <mkdtemp@@Base+0xa3b92c>
   151e8:	mvnsvc	pc, #82837504	; 0x4f00000
   151ec:	vmvn.i32	q10, #589824	; 0x00090000
   151f0:	addsmi	r7, ip, #-67108861	; 0xfc000003
   151f4:	stmpl	sl, {r1, r7, ip, sp, pc}
   151f8:	andls	r6, r1, #1179648	; 0x120000
   151fc:	andeq	pc, r0, #79	; 0x4f
   15200:	cmnlt	r4, sp, lsr r8
   15204:	and	r4, r2, fp, lsr #12
   15208:	ldrmi	r3, [sp], -r1, lsl #24
   1520c:	ldmdavc	lr, {r0, r3, ip, lr, pc}
   15210:	movwcc	r4, #5661	; 0x161d
   15214:	rscsle	r2, r7, r0, lsl #28
   15218:	ldmdbne	r7!, {r1, r2, r4, r5, r6, r7, r8, fp}
   1521c:			; <UNDEFINED> instruction: 0x46b01d39
   15220:	strtmi	lr, [r7], -r3
   15224:	smlatbcs	r4, r0, r6, r4
   15228:	strbtmi	r4, [sl], -r6, lsr #12
   1522c:	stc2	7, cr15, [r8, #-996]!	; 0xfffffc1c
   15230:	blle	41f238 <mkdtemp@@Base+0x3f4128>
   15234:	vaddeq.f64	d9, d8, d0
   15238:	beq	e98324 <mkdtemp@@Base+0xe6d214>
   1523c:	blls	312a4 <mkdtemp@@Base+0x6194>
   15240:	blls	313ac <mkdtemp@@Base+0x629c>
   15244:	blls	314b4 <mkdtemp@@Base+0x63a4>
   15248:	ldrsblt	r7, [r6, -pc]
   1524c:	andcs	r9, r0, #0, 22
   15250:	ldmdblt	ip, {r1, r3, r4, r8, ip, sp, lr}^
   15254:	bmi	39d25c <mkdtemp@@Base+0x37214c>
   15258:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   1525c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15260:	subsmi	r9, sl, r1, lsl #22
   15264:	andlt	sp, r2, lr, lsl #2
   15268:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1526c:			; <UNDEFINED> instruction: 0xf1089800
   15270:	strtmi	r0, [r2], -r4, lsl #16
   15274:	strbmi	r4, [r0], #-1577	; 0xfffff9d7
   15278:	b	fecd323c <mkdtemp@@Base+0xfeca812c>
   1527c:			; <UNDEFINED> instruction: 0xf06fe7ea
   15280:	strb	r0, [r8, r8]!
   15284:	mrrc	7, 14, pc, ip, cr15	; <UNPREDICTABLE>
   15288:	andeq	ip, r4, r8, asr r8
   1528c:	muleq	r0, r4, r5
   15290:	andeq	ip, r4, sl, ror #15
   15294:	mvnsmi	lr, #737280	; 0xb4000
   15298:	stcmi	0, cr11, [r8], #-532	; 0xfffffdec
   1529c:	blmi	a26ae0 <mkdtemp@@Base+0x9fb9d0>
   152a0:	ldrbtmi	sl, [ip], #-2305	; 0xfffff6ff
   152a4:	bge	a6cec <mkdtemp@@Base+0x7bbdc>
   152a8:	stmiapl	r3!, {r0, r7, r9, sl, lr}^
   152ac:	movwls	r6, #14363	; 0x381b
   152b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   152b4:	blx	bd32ba <mkdtemp@@Base+0xba81aa>
   152b8:	blle	a5f2c0 <mkdtemp@@Base+0xa341b0>
   152bc:	stmdbcs	r0, {r1, r8, fp, ip, pc}
   152c0:	stcls	0, cr13, [r1, #-196]	; 0xffffff3c
   152c4:	strteq	r7, [r3], -ip, lsr #16
   152c8:			; <UNDEFINED> instruction: 0xf640d432
   152cc:	addsmi	r0, r9, #67108864	; 0x4000000
   152d0:	tstle	r0, fp, lsr #16
   152d4:			; <UNDEFINED> instruction: 0x1c6bbb4c
   152d8:	ldmdane	sl, {r0, r2, r3, sl, lr}^
   152dc:	adcmi	lr, fp, #4
   152e0:	eorle	r9, r0, r1, lsl #6
   152e4:	blmi	93338 <mkdtemp@@Base+0x68228>
   152e8:			; <UNDEFINED> instruction: 0x2c001ad6
   152ec:	strdlt	sp, [pc, -r7]
   152f0:	eorsvs	r9, fp, r1, lsl #22
   152f4:	svceq	0x0000f1b8
   152f8:			; <UNDEFINED> instruction: 0xf8c8d001
   152fc:	mrscc	r6, (UNDEF: 4)
   15300:			; <UNDEFINED> instruction: 0xf7f94648
   15304:	stmdacc	r0, {r0, r1, r2, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   15308:	andcs	fp, r1, r8, lsl pc
   1530c:	mrrc2	0, 1, pc, lr, cr7	; <UNPREDICTABLE>
   15310:	blmi	2e7b48 <mkdtemp@@Base+0x2bca38>
   15314:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15318:	blls	ef388 <mkdtemp@@Base+0xc4278>
   1531c:	qaddle	r4, sl, sl
   15320:	pop	{r0, r2, ip, sp, pc}
   15324:			; <UNDEFINED> instruction: 0x260083f0
   15328:			; <UNDEFINED> instruction: 0xf06fe7e1
   1532c:	strb	r0, [pc, r6]!
   15330:	andeq	pc, r4, pc, rrx
   15334:			; <UNDEFINED> instruction: 0xf7efe7ec
   15338:	svclt	0x0000ec04
   1533c:	andeq	ip, r4, r2, lsr #15
   15340:	muleq	r0, r4, r5
   15344:	andeq	ip, r4, r0, lsr r7
   15348:	rsble	r2, r9, r0, lsl #18
   1534c:	svcmi	0x00f8e92d
   15350:	blmi	d26d60 <mkdtemp@@Base+0xcfbc50>
   15354:			; <UNDEFINED> instruction: 0xf8df4616
   15358:	pkhtbmi	r9, r8, r0, asr #1
   1535c:	ldrdlt	pc, [ip], #143	; 0x8f
   15360:	cfstrs	mvf4, [sp, #-492]!	; 0xfffffe14
   15364:	ldrbtmi	r8, [r9], #2818	; 0xb02
   15368:			; <UNDEFINED> instruction: 0x270044fb
   1536c:	bcc	450b94 <mkdtemp@@Base+0x425a84>
   15370:			; <UNDEFINED> instruction: 0x463d463b
   15374:	bcs	450bdc <mkdtemp@@Base+0x425acc>
   15378:	tstcs	r1, r0, lsl r7
   1537c:			; <UNDEFINED> instruction: 0xf7ef4630
   15380:	adcsmi	lr, sp, #248, 22	; 0x3e000
   15384:	strtmi	sp, [ip], -r1, asr #4
   15388:			; <UNDEFINED> instruction: 0xf81ae008
   1538c:	ldrbmi	r3, [sl], -r4
   15390:	ldrtmi	r3, [r0], -r1, lsl #8
   15394:	bl	ffb53358 <mkdtemp@@Base+0xffb28248>
   15398:			; <UNDEFINED> instruction: 0xd00c42bc
   1539c:	ldrtmi	r4, [r3], -r0, lsr #11
   153a0:	andeq	pc, r3, #79	; 0x4f
   153a4:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
   153a8:	stmiale	lr!, {r3, r6, r9, sl, lr}^
   153ac:			; <UNDEFINED> instruction: 0xf7ef3401
   153b0:	adcsmi	lr, ip, #67584	; 0x10800
   153b4:			; <UNDEFINED> instruction: 0x4631d1f2
   153b8:			; <UNDEFINED> instruction: 0xf7ef2020
   153bc:	and	lr, r6, r0, lsl #24
   153c0:	eorcs	r4, lr, r1, lsr r6
   153c4:	bl	ffed3388 <mkdtemp@@Base+0xffea8278>
   153c8:	adcsmi	r3, sp, #4194304	; 0x400000
   153cc:	strmi	sp, [r8, #19]!
   153d0:			; <UNDEFINED> instruction: 0xf81ad9fa
   153d4:	strteq	r4, [r2], -r5
   153d8:			; <UNDEFINED> instruction: 0xf7efd4f2
   153dc:	stmdavs	r3, {r1, r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
   153e0:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
   153e4:	strble	r0, [fp, #1115]!	; 0x45b
   153e8:	strtmi	r3, [r0], -r1, lsl #10
   153ec:			; <UNDEFINED> instruction: 0xf7ef4631
   153f0:	adcsmi	lr, sp, #235520	; 0x39800
   153f4:	ldrtmi	sp, [r1], -fp, ror #3
   153f8:			; <UNDEFINED> instruction: 0xf7ef200a
   153fc:	ldrmi	lr, [r8, #3040]!	; 0xbe0
   15400:	ldc	8, cr13, [sp], #728	; 0x2d8
   15404:	pop	{r1, r8, r9, fp, pc}
   15408:	shsub8mi	r8, r1, r8
   1540c:			; <UNDEFINED> instruction: 0xf7ef2020
   15410:			; <UNDEFINED> instruction: 0x4631ebd6
   15414:			; <UNDEFINED> instruction: 0xf7ef200a
   15418:	ldrmi	lr, [r8, #3026]!	; 0xbd2
   1541c:	ldrb	sp, [r0, r8, lsr #17]!
   15420:	svclt	0x00004770
   15424:	andeq	ip, r1, r0, lsl r5
   15428:	andeq	ip, r1, sl, lsl r5
   1542c:	andeq	ip, r1, r0, lsl r5
   15430:	addlt	fp, r2, r0, ror r5
   15434:	strmi	r4, [r4], -sp, lsl #12
   15438:	blx	ff953424 <mkdtemp@@Base+0xff928314>
   1543c:	strtmi	r4, [r3], -fp, lsl #20
   15440:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   15444:	strtmi	r9, [r8], -r0
   15448:	bl	fe4d340c <mkdtemp@@Base+0xfe4a82fc>
   1544c:			; <UNDEFINED> instruction: 0xf7f94620
   15450:			; <UNDEFINED> instruction: 0x4606fb3d
   15454:			; <UNDEFINED> instruction: 0xf7f94620
   15458:			; <UNDEFINED> instruction: 0x462afad5
   1545c:	ldrtmi	r4, [r0], -r1, lsl #12
   15460:	pop	{r1, ip, sp, pc}
   15464:			; <UNDEFINED> instruction: 0xf7ff4070
   15468:	svclt	0x0000bf6f
   1546c:	andeq	ip, r1, r2, asr #8
   15470:	blmi	b67d28 <mkdtemp@@Base+0xb3cc18>
   15474:	ldrblt	r4, [r0, #1146]!	; 0x47a
   15478:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
   1547c:	cfmadda32mi	mvax0, mvax4, mvfx11, mvfx5
   15480:	movwls	r6, #22555	; 0x581b
   15484:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   15488:	blx	fef53474 <mkdtemp@@Base+0xfef28364>
   1548c:			; <UNDEFINED> instruction: 0x4604447e
   15490:			; <UNDEFINED> instruction: 0xf7f94628
   15494:			; <UNDEFINED> instruction: 0x466dfb1b
   15498:	cfmadd32gt	mvax0, mvfx4, mvfx15, mvfx7
   1549c:	strgt	r6, [pc, #-2102]	; 14c6e <PEM_write_bio_PrivateKey@plt+0xfc72>
   154a0:	cmnlt	r4, #46	; 0x2e
   154a4:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   154a8:	eorle	r4, r8, #156, 4	; 0xc0000009
   154ac:	stclne	0, cr0, [r8], #-404	; 0xfffffe6c
   154b0:	bl	bd3474 <mkdtemp@@Base+0xba8364>
   154b4:	mrcne	3, 3, fp, cr9, cr8, {0}
   154b8:	strmi	r4, [r2], -r5, lsl #8
   154bc:	svccc	0x0001f811
   154c0:	andcc	sl, r2, #6, 28	; 0x60
   154c4:	tstne	r3, #6144	; 0x1800
   154c8:	ldccc	8, cr15, [r8], {19}
   154cc:	stccc	8, cr15, [r2], {2}
   154d0:			; <UNDEFINED> instruction: 0xf003780b
   154d4:	ldrtmi	r0, [r3], #-783	; 0xfffffcf1
   154d8:	ldccc	8, cr15, [r8], {19}
   154dc:	stccc	8, cr15, [r1], {2}
   154e0:			; <UNDEFINED> instruction: 0xd1eb4295
   154e4:			; <UNDEFINED> instruction: 0xf8002300
   154e8:	bmi	461540 <mkdtemp@@Base+0x436430>
   154ec:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   154f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   154f4:	subsmi	r9, sl, r5, lsl #22
   154f8:	andlt	sp, r7, r2, lsl r1
   154fc:	strdcs	fp, [r0], -r0
   15500:	bmi	34f4d4 <mkdtemp@@Base+0x3243c4>
   15504:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   15508:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1550c:	subsmi	r9, sl, r5, lsl #22
   15510:	stmdami	r9, {r1, r2, r8, ip, lr, pc}
   15514:	andlt	r4, r7, r8, ror r4
   15518:	ldrhtmi	lr, [r0], #141	; 0x8d
   1551c:	blt	ffc534e0 <mkdtemp@@Base+0xffc283d0>
   15520:	bl	3d34e4 <mkdtemp@@Base+0x3a83d4>
   15524:	ldrdeq	ip, [r4], -r0
   15528:	muleq	r0, r4, r5
   1552c:	andeq	ip, r1, r0, lsl r4
   15530:	andeq	ip, r4, r6, asr r5
   15534:	andeq	ip, r4, lr, lsr r5
   15538:	andeq	sp, r1, r4, lsr #20
   1553c:	svclt	0x00182900
   15540:	push	{fp, sp}
   15544:	vstr	FPSCR_nzcvqc, [sp, #-480]!	; 0xfffffe20
   15548:			; <UNDEFINED> instruction: 0xf0008b02
   1554c:	ldrmi	r8, [r0], r3, lsl #1
   15550:	strmi	r4, [r4], -sp, lsl #12
   15554:	blx	15d3540 <mkdtemp@@Base+0x15a8430>
   15558:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   1555c:	rsbsle	r4, r9, #152, 4	; 0x80000009
   15560:			; <UNDEFINED> instruction: 0xf7f94620
   15564:	strmi	pc, [r3], pc, asr #20
   15568:			; <UNDEFINED> instruction: 0xecbdb920
   1556c:	ldrbmi	r8, [r8], -r2, lsl #22
   15570:	svchi	0x00f8e8bd
   15574:			; <UNDEFINED> instruction: 0xf7f94620
   15578:			; <UNDEFINED> instruction: 0xf64afa45
   1557c:			; <UNDEFINED> instruction: 0xf6ca23ab
   15580:	stcne	3, cr2, [r6], {170}	; 0xaa
   15584:	strcc	pc, [r6], -r3, lsr #23
   15588:	adcseq	r0, r6, r6, ror r8
   1558c:			; <UNDEFINED> instruction: 0x46181c73
   15590:	bcc	450db8 <mkdtemp@@Base+0x425ca8>
   15594:			; <UNDEFINED> instruction: 0xf7ef461e
   15598:			; <UNDEFINED> instruction: 0x4607eabc
   1559c:	subsle	r2, ip, r0, lsl #16
   155a0:			; <UNDEFINED> instruction: 0xf7f94620
   155a4:	pkhbtmi	pc, r1, r3, lsl #21	; <UNPREDICTABLE>
   155a8:			; <UNDEFINED> instruction: 0xf7f94620
   155ac:	ldrtmi	pc, [r3], -fp, lsr #20	; <UNPREDICTABLE>
   155b0:			; <UNDEFINED> instruction: 0x4601463a
   155b4:			; <UNDEFINED> instruction: 0xf0134648
   155b8:			; <UNDEFINED> instruction: 0xf1b0fd97
   155bc:			; <UNDEFINED> instruction: 0x46833fff
   155c0:			; <UNDEFINED> instruction: 0xf1b8d027
   155c4:	eorle	r0, lr, r0, lsl #30
   155c8:	mvnlt	r7, #3735552	; 0x390000
   155cc:	stmiaeq	fp!, {r1, r3, r6, r9, ip, sp, lr, pc}^
   155d0:			; <UNDEFINED> instruction: 0xf6ce1c7e
   155d4:	b	1bdf614 <mkdtemp@@Base+0x1bb4504>
   155d8:			; <UNDEFINED> instruction: 0xf04f0907
   155dc:	and	r0, r2, r6, asr #20
   155e0:	blne	93640 <mkdtemp@@Base+0x68530>
   155e4:			; <UNDEFINED> instruction: 0x4628b371
   155e8:	stc2	7, cr15, [lr], #-1020	; 0xfffffc04
   155ec:	andeq	lr, r6, #9216	; 0x2400
   155f0:	ldmdblt	r0!, {r0, r1, r7, r9, sl, lr}^
   155f4:	blx	fea1774e <mkdtemp@@Base+0xfe9ec63e>
   155f8:	stmdbeq	r4!, {r2, sl, ip, sp}^
   155fc:	ldrcs	pc, [r4], #-2826	; 0xfffff4f6
   15600:	mvnle	r2, r5, asr #24
   15604:	strtmi	r2, [r8], -sl, lsl #2
   15608:	ldc2	7, cr15, [lr], {255}	; 0xff
   1560c:	rscle	r2, r7, r0, lsl #16
   15610:	cfmsub32	mvax4, mvfx4, mvfx8, mvfx3
   15614:			; <UNDEFINED> instruction: 0x46381a10
   15618:			; <UNDEFINED> instruction: 0xfff4f014
   1561c:	blhi	d0918 <mkdtemp@@Base+0xa5808>
   15620:	pop	{r3, r4, r6, r9, sl, lr}
   15624:	shsub8mi	r8, r8, r8
   15628:	ldm	lr, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1562c:			; <UNDEFINED> instruction: 0x46024639
   15630:			; <UNDEFINED> instruction: 0xf7ff4628
   15634:	mrc	10, 0, APSR_nzcv, cr8, cr9, {5}
   15638:	pkhbtmi	r1, r3, r0, lsl #20
   1563c:			; <UNDEFINED> instruction: 0xf0144638
   15640:	strb	pc, [fp, r1, ror #31]!	; <UNPREDICTABLE>
   15644:	rscle	r2, r4, r5, asr #24
   15648:	tstcs	sl, r8, lsr #12
   1564c:	blx	fff53652 <mkdtemp@@Base+0xfff28542>
   15650:	ldrb	r4, [lr, r3, lsl #13]
   15654:	bleq	291818 <mkdtemp@@Base+0x266708>
   15658:			; <UNDEFINED> instruction: 0xf06fe787
   1565c:	str	r0, [r4, r1, lsl #22]
   15660:			; <UNDEFINED> instruction: 0x4607b5f8
   15664:	strmi	r4, [sp], -r8, lsl #12
   15668:	ldmda	lr!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1566c:	ldmdblt	r0, {r2, r9, sl, lr}
   15670:	strtmi	r4, [r8], -r5, lsl #12
   15674:			; <UNDEFINED> instruction: 0xf7efbdf8
   15678:	strmi	lr, [r6], -ip, asr #20
   1567c:	strtmi	fp, [r2], -r0, lsr #6
   15680:	ldrtmi	r4, [r1], -r8, lsr #12
   15684:	ldc2l	0, cr15, [r4, #76]	; 0x4c
   15688:	blle	45ce98 <mkdtemp@@Base+0x431d88>
   1568c:			; <UNDEFINED> instruction: 0x46384631
   15690:	blx	fe2d3694 <mkdtemp@@Base+0xfe2a8584>
   15694:			; <UNDEFINED> instruction: 0xf04f4621
   15698:	mcrne	2, 0, r3, cr5, cr15, {7}
   1569c:	svclt	0x00a84630
   156a0:			; <UNDEFINED> instruction: 0xf7ef2500
   156a4:	ldrtmi	lr, [r0], -r8, lsl #18
   156a8:	svc	0x0048f7ee
   156ac:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   156b0:			; <UNDEFINED> instruction: 0x46214630
   156b4:	rscscc	pc, pc, #79	; 0x4f
   156b8:	streq	pc, [r3, #-111]	; 0xffffff91
   156bc:	ldm	sl!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   156c0:			; <UNDEFINED> instruction: 0xf7ee4630
   156c4:			; <UNDEFINED> instruction: 0xe7d4ef3c
   156c8:	streq	pc, [r1, #-111]	; 0xffffff91
   156cc:	svclt	0x0000e7d1
   156d0:			; <UNDEFINED> instruction: 0x4604b570
   156d4:			; <UNDEFINED> instruction: 0xf9faf7f9
   156d8:	strtmi	r4, [r0], -r5, lsl #12
   156dc:			; <UNDEFINED> instruction: 0xf992f7f9
   156e0:	strmi	fp, [r4], -r5, ror #3
   156e4:	strmi	fp, [r2], -r0, lsr #3
   156e8:	strtmi	r2, [r8], -r0, lsl #2
   156ec:	stc	7, cr15, [r0], #-956	; 0xfffffc44
   156f0:	mcrne	1, 3, fp, cr6, cr8, {5}
   156f4:	addsmi	r1, r8, #2801664	; 0x2ac000
   156f8:			; <UNDEFINED> instruction: 0x4620d110
   156fc:	b	2536c0 <mkdtemp@@Base+0x2285b0>
   15700:	cmplt	r8, r3, lsl #12
   15704:			; <UNDEFINED> instruction: 0x461cb9de
   15708:	ldrmi	r2, [r8], -r0, lsl #4
   1570c:	ldcllt	0, cr7, [r0, #-136]!	; 0xffffff78
   15710:			; <UNDEFINED> instruction: 0xf7ef2001
   15714:			; <UNDEFINED> instruction: 0x4603e9fe
   15718:	mvnsle	r2, r0, lsl #16
   1571c:	ldrmi	r2, [r8], -r0, lsl #6
   15720:	stclne	13, cr11, [r0], #-448	; 0xfffffe40
   15724:	ldmib	r4!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15728:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1572c:			; <UNDEFINED> instruction: 0x4622d0f6
   15730:			; <UNDEFINED> instruction: 0x46294618
   15734:	ldmda	r4, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15738:	strmi	r4, [r3], -r4, lsl #8
   1573c:	ldrtmi	lr, [r4], -r4, ror #15
   15740:	svclt	0x0000e7f5
   15744:			; <UNDEFINED> instruction: 0x4605b570
   15748:			; <UNDEFINED> instruction: 0xf7f8460e
   1574c:			; <UNDEFINED> instruction: 0x4604ff53
   15750:	ldrtmi	fp, [r2], -r8, ror #2
   15754:	strtmi	r4, [r1], -r8, lsr #12
   15758:	mrc2	7, 7, pc, cr0, cr15, {7}
   1575c:	strtmi	fp, [r0], -r8, asr #18
   15760:			; <UNDEFINED> instruction: 0xffb6f7ff
   15764:	strtmi	r4, [r0], -r1, lsl #12
   15768:			; <UNDEFINED> instruction: 0xf7f8460c
   1576c:			; <UNDEFINED> instruction: 0x4620ffd1
   15770:			; <UNDEFINED> instruction: 0x4620bd70
   15774:			; <UNDEFINED> instruction: 0xf7f82400
   15778:	strtmi	pc, [r0], -fp, asr #31
   1577c:	svclt	0x0000bd70
   15780:	mvnsmi	lr, sp, lsr #18
   15784:	ldrmi	r4, [r7], -ip, lsl #12
   15788:			; <UNDEFINED> instruction: 0x4606461d
   1578c:			; <UNDEFINED> instruction: 0xf99ef7f9
   15790:	cdpne	3, 6, cr11, cr11, cr8, {0}
   15794:	svcvs	0x0000f1b4
   15798:			; <UNDEFINED> instruction: 0xf1b3bf98
   1579c:	andsle	r6, r4, #0, 30
   157a0:	bl	127068 <mkdtemp@@Base+0xfbf58>
   157a4:			; <UNDEFINED> instruction: 0xf7f90805
   157a8:	strmi	pc, [r0, #2349]	; 0x92d
   157ac:			; <UNDEFINED> instruction: 0x4630d810
   157b0:			; <UNDEFINED> instruction: 0xf98cf7f9
   157b4:	ldrtmi	r4, [r9], -sl, lsr #12
   157b8:			; <UNDEFINED> instruction: 0xf0164420
   157bc:	stmdacs	r0, {r0, r1, r3, r7, fp, ip, sp, lr, pc}
   157c0:			; <UNDEFINED> instruction: 0xf06fbf18
   157c4:	pop	{r0, r1}
   157c8:			; <UNDEFINED> instruction: 0xf06f81f0
   157cc:	ldrb	r0, [sl, r9]!
   157d0:	andeq	pc, r2, pc, rrx
   157d4:			; <UNDEFINED> instruction: 0xf04fe7f7
   157d8:	udf	#17167	; 0x430f
   157dc:	ldrbmi	lr, [r0, sp, lsr #18]!
   157e0:			; <UNDEFINED> instruction: 0xf8dd4605
   157e4:	strmi	r8, [ip], -r0, lsr #32
   157e8:			; <UNDEFINED> instruction: 0x461f4691
   157ec:	svceq	0x0000f1b8
   157f0:	movwcs	sp, #2
   157f4:	andcc	pc, r0, r8, asr #17
   157f8:			; <UNDEFINED> instruction: 0xf7f94628
   157fc:	stmdacs	r0, {r0, r1, r2, r5, r6, r8, fp, ip, sp, lr, pc}
   15800:	mrcne	0, 3, sp, cr14, cr13, {1}
   15804:	svcvs	0x0000f1b4
   15808:			; <UNDEFINED> instruction: 0xf1b6bf98
   1580c:	svclt	0x002c6f00
   15810:	strcs	r2, [r0], -r1, lsl #12
   15814:			; <UNDEFINED> instruction: 0x4628d230
   15818:			; <UNDEFINED> instruction: 0xf8f4f7f9
   1581c:			; <UNDEFINED> instruction: 0xd32842a0
   15820:	bl	1270c8 <mkdtemp@@Base+0xfbfb8>
   15824:			; <UNDEFINED> instruction: 0xf7f90a07
   15828:	strmi	pc, [r2, #2285]	; 0x8ed
   1582c:	strtmi	sp, [r8], -r1, lsr #16
   15830:			; <UNDEFINED> instruction: 0xf94cf7f9
   15834:	beq	15043c <mkdtemp@@Base+0x12532c>
   15838:			; <UNDEFINED> instruction: 0xf7f94628
   1583c:	ldrtmi	pc, [fp], -r3, ror #17	; <UNPREDICTABLE>
   15840:	strmi	r4, [r1], -sl, asr #12
   15844:	blne	26718c <mkdtemp@@Base+0x23c07c>
   15848:	ldmda	r0!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1584c:	biclt	r4, r8, r4, lsl #12
   15850:			; <UNDEFINED> instruction: 0xf1b84640
   15854:	andle	r0, sl, r0, lsl #30
   15858:			; <UNDEFINED> instruction: 0xf7f94628
   1585c:			; <UNDEFINED> instruction: 0x4601f937
   15860:			; <UNDEFINED> instruction: 0xf0174620
   15864:			; <UNDEFINED> instruction: 0x4603f995
   15868:			; <UNDEFINED> instruction: 0xf8c84630
   1586c:	pop	{ip, sp}
   15870:			; <UNDEFINED> instruction: 0xf06f87f0
   15874:	ldrb	r0, [sl, r2]!
   15878:	andeq	pc, r9, pc, rrx
   1587c:			; <UNDEFINED> instruction: 0xf04fe7f7
   15880:	udf	#17167	; 0x430f
   15884:	andeq	pc, r3, pc, rrx
   15888:	svclt	0x0000e7f1
   1588c:	mcrne	5, 2, fp, cr14, cr0, {3}
   15890:	addlt	r2, r2, r4, lsl #29
   15894:			; <UNDEFINED> instruction: 0x461dd815
   15898:	blcs	1338ac <mkdtemp@@Base+0x10879c>
   1589c:	ldrmi	sp, [r4], -lr, lsl #2
   158a0:	strmi	fp, [fp], -sl, asr #2
   158a4:	strtmi	r4, [r1], -r2, lsl #12
   158a8:	strcs	r4, [r0], #-1576	; 0xfffff9d8
   158ac:			; <UNDEFINED> instruction: 0xf7ef9400
   158b0:	stmdacs	r1, {r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   158b4:	andcs	sp, r0, r2, lsl #2
   158b8:	ldcllt	0, cr11, [r0, #-8]!
   158bc:	andeq	pc, r3, pc, rrx
   158c0:			; <UNDEFINED> instruction: 0xf06fe7fa
   158c4:	ldrb	r0, [r7, r7]!
   158c8:	blmi	72813c <mkdtemp@@Base+0x6fd02c>
   158cc:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   158d0:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   158d4:	movwls	r6, #14363	; 0x381b
   158d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   158dc:	movwcs	fp, #497	; 0x1f1
   158e0:	andvs	sl, fp, r2, lsl #20
   158e4:	stmdbge	r1, {r2, r3, r9, sl, lr}
   158e8:	ldc2l	7, cr15, [r4], {255}	; 0xff
   158ec:	ldmdblt	r0, {r0, r2, r9, sl, lr}^
   158f0:	stmda	r4, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   158f4:			; <UNDEFINED> instruction: 0xb1b84606
   158f8:	ldmib	sp, {r1, r9, sl, lr}^
   158fc:			; <UNDEFINED> instruction: 0xf7ee0101
   15900:	orrlt	lr, r8, ip, lsl sp
   15904:	bmi	3ad9a4 <mkdtemp@@Base+0x382894>
   15908:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   1590c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15910:	subsmi	r9, sl, r3, lsl #22
   15914:	strtmi	sp, [r8], -lr, lsl #2
   15918:	ldcllt	0, cr11, [r0, #-16]!
   1591c:	stmdbge	r1, {r1, r9, fp, sp, pc}
   15920:	ldc2	7, cr15, [r8], #1020	; 0x3fc
   15924:	strb	r4, [lr, r5, lsl #12]!
   15928:			; <UNDEFINED> instruction: 0xf06f4630
   1592c:			; <UNDEFINED> instruction: 0xf7ee0501
   15930:	strb	lr, [r8, ip, lsl #29]!
   15934:	stmdb	r4, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15938:	andeq	ip, r4, r8, ror r1
   1593c:	muleq	r0, r4, r5
   15940:	andeq	ip, r4, sl, lsr r1
   15944:	ldrdlt	fp, [r4], r0
   15948:			; <UNDEFINED> instruction: 0x460c4f18
   1594c:	stmdbge	r1, {r3, r4, r8, r9, fp, lr}
   15950:			; <UNDEFINED> instruction: 0x4616447f
   15954:	ldmpl	fp!, {r1, r9, fp, sp, pc}^
   15958:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
   1595c:			; <UNDEFINED> instruction: 0xf04f9303
   15960:			; <UNDEFINED> instruction: 0xf7fe0300
   15964:	mcrne	15, 0, pc, cr2, cr7, {6}	; <UNPREDICTABLE>
   15968:	strtmi	sp, [r2], -r7, lsl #22
   1596c:	ldrdeq	lr, [r1, -sp]
   15970:			; <UNDEFINED> instruction: 0xf7ff4633
   15974:	strmi	pc, [r2], -fp, lsl #31
   15978:	stmdbmi	lr, {r4, r6, r8, ip, sp, pc}
   1597c:	ldrbtmi	r4, [r9], #-2828	; 0xfffff4f4
   15980:	ldmdavs	r9, {r0, r1, r3, r6, r7, fp, ip, lr}
   15984:	subsmi	r9, r9, r3, lsl #22
   15988:	ldrmi	sp, [r0], -sp, lsl #2
   1598c:	ldcllt	0, cr11, [r0, #16]
   15990:			; <UNDEFINED> instruction: 0x46384611
   15994:			; <UNDEFINED> instruction: 0xffeef7fe
   15998:	svclt	0x00183800
   1599c:			; <UNDEFINED> instruction: 0xf0172001
   159a0:			; <UNDEFINED> instruction: 0x4602f915
   159a4:			; <UNDEFINED> instruction: 0xf7efe7e9
   159a8:	svclt	0x0000e8cc
   159ac:	strdeq	ip, [r4], -r4
   159b0:	muleq	r0, r4, r5
   159b4:	andeq	ip, r4, r6, asr #1
   159b8:	blmi	ae8268 <mkdtemp@@Base+0xabd158>
   159bc:	ldrblt	r4, [r0, #1146]!	; 0x47a
   159c0:	ldmpl	r3, {r0, r1, r2, r9, sl, lr}^
   159c4:	strmi	fp, [r8], -r7, lsl #1
   159c8:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
   159cc:			; <UNDEFINED> instruction: 0xf04f9305
   159d0:			; <UNDEFINED> instruction: 0xf7ee0300
   159d4:			; <UNDEFINED> instruction: 0xf7eeed74
   159d8:	stmdacs	r0, {r3, r5, r6, r7, sl, fp, sp, lr, pc}
   159dc:	bge	149ad8 <mkdtemp@@Base+0x11e9c8>
   159e0:	strmi	sl, [r5], -r3, lsl #18
   159e4:			; <UNDEFINED> instruction: 0xf7fe4638
   159e8:	mcrne	15, 0, pc, cr4, cr5, {4}	; <UNPREDICTABLE>
   159ec:	stmdbls	r4, {r1, r5, r8, r9, fp, ip, lr, pc}
   159f0:	stcls	6, cr4, [r3], {48}	; 0x30
   159f4:			; <UNDEFINED> instruction: 0xf7ee9101
   159f8:	stmdbls	r1, {r1, r5, r6, r8, sl, fp, sp, lr, pc}
   159fc:	strmi	r4, [r3], -sl, lsr #12
   15a00:			; <UNDEFINED> instruction: 0xf7ff4620
   15a04:	strmi	pc, [r4], -r3, asr #30
   15a08:	ldrtmi	fp, [r0], -r0, lsr #19
   15a0c:			; <UNDEFINED> instruction: 0xf7ee4629
   15a10:	stmdacs	r1, {r2, r5, r6, r7, sl, fp, sp, lr, pc}
   15a14:	tstle	fp, r8, lsr #12
   15a18:	ldmdb	r4, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15a1c:	strtmi	r4, [r1], -r2, lsr #12
   15a20:			; <UNDEFINED> instruction: 0xf7fe4638
   15a24:	stmdacc	r0, {r0, r1, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   15a28:	andcs	fp, r1, r8, lsl pc
   15a2c:			; <UNDEFINED> instruction: 0xf8cef017
   15a30:	and	r4, r2, r4, lsl #12
   15a34:			; <UNDEFINED> instruction: 0xf7ef4628
   15a38:	bmi	34ff58 <mkdtemp@@Base+0x324e48>
   15a3c:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   15a40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15a44:	subsmi	r9, sl, r5, lsl #22
   15a48:	strtmi	sp, [r0], -sl, lsl #2
   15a4c:	ldcllt	0, cr11, [r0, #28]!
   15a50:	streq	pc, [r1], #-111	; 0xffffff91
   15a54:	ldmdb	r6!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15a58:			; <UNDEFINED> instruction: 0xf06fe7ef
   15a5c:	strb	r0, [ip, r1, lsl #8]!
   15a60:	stmda	lr!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15a64:	andeq	ip, r4, r8, lsl #1
   15a68:	muleq	r0, r4, r5
   15a6c:	andeq	ip, r4, r6
   15a70:	blmi	be8330 <mkdtemp@@Base+0xbbd220>
   15a74:	push	{r1, r3, r4, r5, r6, sl, lr}
   15a78:			; <UNDEFINED> instruction: 0x460741f0
   15a7c:			; <UNDEFINED> instruction: 0xf6ad58d3
   15a80:	strmi	r0, [r8], -r8, lsl #26
   15a84:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
   15a88:	stmdacc	r4, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
   15a8c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   15a90:	ldcl	7, cr15, [r2], {238}	; 0xee
   15a94:			; <UNDEFINED> instruction: 0xf0172107
   15a98:	stclne	8, cr15, [r4, #292]	; 0x124
   15a9c:	strteq	lr, [r0], #-2580	; 0xfffff5ec
   15aa0:			; <UNDEFINED> instruction: 0x4604bf38
   15aa4:			; <UNDEFINED> instruction: 0xf5b410e4
   15aa8:	ldmdale	r6!, {r8, r9, sl, fp, sp, lr}
   15aac:	tsteq	r1, sp, lsl #2	; <UNPREDICTABLE>
   15ab0:	strbtmi	r4, [r8], r5, lsl #12
   15ab4:	movwcs	r4, #1584	; 0x630
   15ab8:	andcc	pc, r0, r8, lsl #17
   15abc:	stmdb	r6, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15ac0:			; <UNDEFINED> instruction: 0xd12d42a0
   15ac4:	svclt	0x00d82d07
   15ac8:	cfldr32le	mvfx2, [ip], {1}
   15acc:	bl	22735c <mkdtemp@@Base+0x1fc24c>
   15ad0:	ldrtmi	r0, [r8], -r5, lsl #2
   15ad4:	blx	ff3d3ad8 <mkdtemp@@Base+0xff3a89c8>
   15ad8:	andeq	pc, r1, #64, 12	; 0x4000000
   15adc:	mcrne	6, 0, r4, cr4, cr1, {0}
   15ae0:	svclt	0x00a84640
   15ae4:			; <UNDEFINED> instruction: 0xf7ee2400
   15ae8:	bmi	4d1688 <mkdtemp@@Base+0x4a6578>
   15aec:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   15af0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15af4:	stmdacc	r4, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   15af8:	tstle	r4, sl, asr r0
   15afc:			; <UNDEFINED> instruction: 0xf60d4620
   15b00:	pop	{r3, r8, sl, fp}
   15b04:			; <UNDEFINED> instruction: 0xf89881f0
   15b08:	strtmi	r0, [r1], -r1
   15b0c:			; <UNDEFINED> instruction: 0xf1c009c0
   15b10:			; <UNDEFINED> instruction: 0xf0170501
   15b14:	strmi	pc, [r4], -fp, lsl #16
   15b18:			; <UNDEFINED> instruction: 0xf06fe7d8
   15b1c:	strb	r0, [r4, r9, lsl #8]!
   15b20:	ldrbtcc	pc, [pc], #79	; 15b28 <PEM_write_bio_PrivateKey@plt+0x10b2c>	; <UNPREDICTABLE>
   15b24:			; <UNDEFINED> instruction: 0xf7efe7e1
   15b28:	svclt	0x0000e80c
   15b2c:	ldrdeq	fp, [r4], -r0
   15b30:	muleq	r0, r4, r5
   15b34:	andeq	fp, r4, r6, asr pc
   15b38:	ldrdgt	pc, [ip], pc	; <UNPREDICTABLE>
   15b3c:	mvnsmi	lr, #737280	; 0xb4000
   15b40:	cfstrsmi	mvf4, [r2], #-1008	; 0xfffffc10
   15b44:	strcs	fp, [r0], -r7, lsr #1
   15b48:			; <UNDEFINED> instruction: 0x96014615
   15b4c:	strls	r4, [r0], -r7, lsl #12
   15b50:			; <UNDEFINED> instruction: 0xf85c4610
   15b54:	ldrtmi	r4, [r3], -r4
   15b58:	strmi	r2, [r8], r4, lsl #4
   15b5c:	strtls	r6, [r5], #-2084	; 0xfffff7dc
   15b60:	streq	pc, [r0], #-79	; 0xffffffb1
   15b64:	ldc	7, cr15, [sl, #-952]	; 0xfffffc48
   15b68:	stmdale	r7!, {r0, r2, r7, fp, sp}
   15b6c:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   15b70:	stmib	sp, {r2, r9, sl, lr}^
   15b74:	strbmi	r0, [r1], -r0, lsl #12
   15b78:	strbmi	r4, [fp], -r8, lsr #12
   15b7c:			; <UNDEFINED> instruction: 0xf7ee2204
   15b80:	adcmi	lr, r0, #896	; 0x380
   15b84:	tstle	r6, r5, lsl #12
   15b88:	strbmi	r4, [r9], -sl, lsr #12
   15b8c:			; <UNDEFINED> instruction: 0xf7ff4638
   15b90:			; <UNDEFINED> instruction: 0x4629fa71
   15b94:	strmi	r2, [r4], -r5, lsl #5
   15b98:			; <UNDEFINED> instruction: 0xf7ee4648
   15b9c:	bmi	3515d4 <mkdtemp@@Base+0x3264c4>
   15ba0:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   15ba4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15ba8:	subsmi	r9, sl, r5, lsr #22
   15bac:	strtmi	sp, [r0], -r9, lsl #2
   15bb0:	pop	{r0, r1, r2, r5, ip, sp, pc}
   15bb4:			; <UNDEFINED> instruction: 0xf04f83f0
   15bb8:	udf	#847	; 0x34f
   15bbc:	streq	pc, [r9], #-111	; 0xffffff91
   15bc0:			; <UNDEFINED> instruction: 0xf7eee7ed
   15bc4:	svclt	0x0000efbe
   15bc8:	andeq	fp, r4, r4, lsl #30
   15bcc:	muleq	r0, r4, r5
   15bd0:	andeq	fp, r4, r2, lsr #29
   15bd4:			; <UNDEFINED> instruction: 0x4605b530
   15bd8:	strmi	fp, [r8], -r3, lsl #1
   15bdc:			; <UNDEFINED> instruction: 0xf7ee460c
   15be0:	andls	lr, r1, r8, ror fp
   15be4:			; <UNDEFINED> instruction: 0xf7ee4620
   15be8:	stmdbls	r1, {r1, r3, r5, r6, sl, fp, sp, lr, pc}
   15bec:	strtmi	r4, [r8], -r2, lsl #12
   15bf0:	pop	{r0, r1, ip, sp, pc}
   15bf4:			; <UNDEFINED> instruction: 0xf7ff4030
   15bf8:	svclt	0x0000bf9f
   15bfc:			; <UNDEFINED> instruction: 0x4616b570
   15c00:	addlt	r4, r2, r7, lsl sl
   15c04:			; <UNDEFINED> instruction: 0x460d4b17
   15c08:			; <UNDEFINED> instruction: 0x4669447a
   15c0c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   15c10:			; <UNDEFINED> instruction: 0xf04f9301
   15c14:			; <UNDEFINED> instruction: 0xf7fa0300
   15c18:	strmi	pc, [r4], -fp, lsr #28
   15c1c:	bmi	4c2164 <mkdtemp@@Base+0x497054>
   15c20:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   15c24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15c28:	subsmi	r9, sl, r1, lsl #22
   15c2c:			; <UNDEFINED> instruction: 0x4620d115
   15c30:	ldcllt	0, cr11, [r0, #-8]!
   15c34:			; <UNDEFINED> instruction: 0xf7f99800
   15c38:	msrlt	CPSR_, r1, lsr sp
   15c3c:			; <UNDEFINED> instruction: 0xf7fb9800
   15c40:			; <UNDEFINED> instruction: 0x4604f973
   15c44:	stmdals	r0, {r3, r5, r8, fp, ip, sp, pc}
   15c48:			; <UNDEFINED> instruction: 0x46294632
   15c4c:			; <UNDEFINED> instruction: 0xf8d2f7fa
   15c50:	stmdals	r0, {r2, r9, sl, lr}
   15c54:	stc2l	7, cr15, [r6, #996]!	; 0x3e4
   15c58:			; <UNDEFINED> instruction: 0xf7eee7e1
   15c5c:	svclt	0x0000ef72
   15c60:	andeq	fp, r4, ip, lsr lr
   15c64:	muleq	r0, r4, r5
   15c68:	andeq	fp, r4, r2, lsr #28
   15c6c:			; <UNDEFINED> instruction: 0x4606b570
   15c70:	strmi	fp, [r8], -r2, lsl #1
   15c74:			; <UNDEFINED> instruction: 0xf002460d
   15c78:	strdls	pc, [r1], -r9
   15c7c:	svc	0x0048f7ee
   15c80:	strmi	fp, [r4], -r8, asr #3
   15c84:	strtmi	r9, [r8], -r1, lsl #20
   15c88:			; <UNDEFINED> instruction: 0xf0024621
   15c8c:	bls	95468 <mkdtemp@@Base+0x6a358>
   15c90:			; <UNDEFINED> instruction: 0x4621b958
   15c94:			; <UNDEFINED> instruction: 0xf7ff4630
   15c98:	strmi	pc, [r3], -r1, lsr #21
   15c9c:	ldrmi	r4, [ip], -r0, lsr #12
   15ca0:	mcrr	7, 14, pc, ip, cr14	; <UNPREDICTABLE>
   15ca4:	andlt	r4, r2, r0, lsr #12
   15ca8:			; <UNDEFINED> instruction: 0x4620bd70
   15cac:	ldrbtcc	pc, [pc], #79	; 15cb4 <PEM_write_bio_PrivateKey@plt+0x10cb8>	; <UNPREDICTABLE>
   15cb0:	mcrr	7, 14, pc, r4, cr14	; <UNPREDICTABLE>
   15cb4:			; <UNDEFINED> instruction: 0xf06fe7f6
   15cb8:	ldrb	r0, [r3, r1, lsl #8]!
   15cbc:	mvnsmi	lr, #737280	; 0xb4000
   15cc0:	ldmib	r1, {r2, r7, r9, sl, lr}^
   15cc4:	strmi	r3, [lr], -r4, lsl #10
   15cc8:			; <UNDEFINED> instruction: 0xf0002b00
   15ccc:	stccs	0, cr8, [r0, #-812]	; 0xfffffcd4
   15cd0:	ssatmi	sp, #15, sl, asr #0
   15cd4:	vstrcs.16	s12, [r0, #-90]	; 0xffffffa6	; <UNPREDICTABLE>
   15cd8:	ldmib	lr, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   15cdc:			; <UNDEFINED> instruction: 0xf8de5405
   15ce0:	tstlt	r5, ip, lsl r0
   15ce4:	stfcss	f6, [r0], {172}	; 0xac
   15ce8:	sbchi	pc, fp, r0
   15cec:	ldrbmi	r6, [r3, #-2339]!	; 0xfffff6dd
   15cf0:			; <UNDEFINED> instruction: 0x6125bf0c
   15cf4:			; <UNDEFINED> instruction: 0xf1066165
   15cf8:			; <UNDEFINED> instruction: 0xf10e0310
   15cfc:			; <UNDEFINED> instruction: 0xf8de0810
   15d00:	blgt	3f1d68 <mkdtemp@@Base+0x3c6c58>
   15d04:	svclt	0x000842b7
   15d08:	stm	r8, {r2, r4, r5, r6, r9, sl, lr}
   15d0c:	ldmibvs	r3!, {r0, r1, r2, r3}
   15d10:			; <UNDEFINED> instruction: 0xf0002b00
   15d14:	ldmdbvs	sl, {r0, r1, r4, r5, r7, pc}
   15d18:	svclt	0x000c42b2
   15d1c:	ands	pc, r0, r3, asr #17
   15d20:	ands	pc, r4, r3, asr #17
   15d24:			; <UNDEFINED> instruction: 0xf8c36933
   15d28:	ldmdbvs	r3!, {r3, r4, sp, lr, pc}^
   15d2c:			; <UNDEFINED> instruction: 0xf8c3b10b
   15d30:	stccs	0, cr14, [r0], {24}
   15d34:			; <UNDEFINED> instruction: 0x4623d033
   15d38:	blcs	303ac <mkdtemp@@Base+0x529c>
   15d3c:			; <UNDEFINED> instruction: 0x464fd1fc
   15d40:			; <UNDEFINED> instruction: 0xf1b92001
   15d44:			; <UNDEFINED> instruction: 0xd12f0f00
   15d48:	stmibvs	fp!, {r0, r2, r3, r4, r8, ip, sp, pc}^
   15d4c:			; <UNDEFINED> instruction: 0xf0402b00
   15d50:			; <UNDEFINED> instruction: 0xf8dc80cf
   15d54:	addsmi	r3, sp, #0
   15d58:	stmdbvs	r3!, {r0, r1, r4, r6, ip, lr, pc}
   15d5c:	eorle	r4, r6, fp, lsr #5
   15d60:	bcs	704d0 <mkdtemp@@Base+0x453c0>
   15d64:	ldmdbvs	sl, {r2, r4, r6, ip, lr, pc}
   15d68:	ldmibvs	r1, {r1, r3, r4, r8, ip, sp, pc}^
   15d6c:			; <UNDEFINED> instruction: 0xf0402900
   15d70:	ldmdbvs	r9, {r0, r1, r5, r7, pc}^
   15d74:	stmibvs	sp, {r0, r3, r4, r8, ip, sp, pc}^
   15d78:			; <UNDEFINED> instruction: 0xf0402d00
   15d7c:	bicsvs	r8, r8, r5, lsl #1
   15d80:	stmibvs	r3!, {r0, r2, r5, r9, sl, lr}
   15d84:	bfi	r4, ip, #12, #20
   15d88:	stmdbmi	r6, {r0, r4, r6, r7, r8, fp, sp, lr, pc}
   15d8c:			; <UNDEFINED> instruction: 0x61ac461d
   15d90:	rsble	r2, sp, r0, lsl #24
   15d94:	adcsmi	r6, r3, #573440	; 0x8c000
   15d98:			; <UNDEFINED> instruction: 0x6125bf0c
   15d9c:	strbmi	r6, [pc], -r5, ror #2
   15da0:			; <UNDEFINED> instruction: 0xf1b92001
   15da4:	sbcle	r0, pc, r0, lsl #30
   15da8:	pop	{r4, r5, r9, sl, lr}
   15dac:	stmdbvs	r3!, {r4, r5, r6, r7, r8, r9, pc}^
   15db0:	bcs	70520 <mkdtemp@@Base+0x45410>
   15db4:	ldmdbvs	sl, {r6, ip, lr, pc}
   15db8:	ldmibvs	r1, {r1, r3, r4, r8, ip, sp, pc}^
   15dbc:			; <UNDEFINED> instruction: 0xf0402900
   15dc0:	ldmdbvs	sl, {r0, r1, r2, r3, r4, r7, pc}^
   15dc4:	sbcsle	r2, sl, r0, lsl #20
   15dc8:	bcs	30518 <mkdtemp@@Base+0x5408>
   15dcc:	stmibvs	r1!, {r0, r1, r2, r4, r6, r7, ip, lr, pc}^
   15dd0:	bicsvs	r2, r9, r0, lsl #4
   15dd4:	ldmdbvs	fp, {r1, r5, r6, r7, r8, sp, lr}^
   15dd8:	bicsvs	fp, sl, r3, lsl #2
   15ddc:	ldmdbvs	sl, {r0, r1, r5, r6, r8, fp, sp, lr}
   15de0:	tstlt	r2, r2, ror #2
   15de4:	stmibvs	r2!, {r2, r4, r7, r8, sp, lr}
   15de8:	bcs	2e458 <mkdtemp@@Base+0x3348>
   15dec:	adchi	pc, r3, r0
   15df0:	addmi	r6, ip, #278528	; 0x44000
   15df4:	tstvs	r3, ip, lsl #30
   15df8:	tstvs	ip, r3, asr r1
   15dfc:			; <UNDEFINED> instruction: 0xf8dc61a3
   15e00:	blcs	21e08 <error@@Base+0x6334>
   15e04:	andcs	sp, r0, #208	; 0xd0
   15e08:	bicsvs	r4, sl, r0, lsr r6
   15e0c:	mvnshi	lr, #12386304	; 0xbd0000
   15e10:	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r7, r8, sp, lr}
   15e14:	stmdbvs	fp, {r1, r5, r6, r7, r8, sp, lr}^
   15e18:	tstlt	r3, r3, lsr #2
   15e1c:	stmibvs	r3!, {r2, r3, r4, r7, r8, sp, lr}
   15e20:	mvnlt	r6, fp, lsl #3
   15e24:	ldmdbvs	r2, {r1, r5, r7, r8, fp, sp, lr}
   15e28:	svclt	0x000c4294
   15e2c:	cmpvs	r9, r9, lsl r1
   15e30:			; <UNDEFINED> instruction: 0x61a1614c
   15e34:	ldr	r6, [r6, r3, lsr #18]
   15e38:	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r7, r8, sp, lr}^
   15e3c:	stmdbvs	fp, {r1, r5, r6, r7, r8, sp, lr}
   15e40:	tstlt	r3, r3, ror #2
   15e44:	stmibvs	r3!, {r2, r3, r4, r7, r8, sp, lr}
   15e48:			; <UNDEFINED> instruction: 0xb1a3618b
   15e4c:	addsmi	r6, r4, #425984	; 0x68000
   15e50:	tstvs	r9, ip, lsl #30
   15e54:	tstvs	ip, r9, asr r1
   15e58:	stmdbvs	r3!, {r0, r5, r7, r8, sp, lr}^
   15e5c:			; <UNDEFINED> instruction: 0xf8cce7ab
   15e60:	strb	r1, [r5, r0]!
   15e64:	stmdbmi	r6, {r0, r4, r6, r7, r8, fp, sp, lr, pc}
   15e68:	orrsle	r2, r0, r0, lsl #26
   15e6c:	orrsle	r2, r1, r0, lsl #24
   15e70:	andpl	pc, r0, ip, asr #17
   15e74:			; <UNDEFINED> instruction: 0xf8cce793
   15e78:	strb	r1, [ip, r0]!
   15e7c:	and	pc, r0, ip, asr #17
   15e80:			; <UNDEFINED> instruction: 0xf8cce750
   15e84:	ldr	r5, [r6, -r0]!
   15e88:	ldmibvs	r2, {r1, r3, r8, ip, sp, pc}^
   15e8c:	andcs	fp, r0, #2654208	; 0x288000
   15e90:	ldmdbvs	sl, {r1, r3, r6, r7, r8, sp, lr}^
   15e94:	bicsvs	r2, r9, r1, lsl #2
   15e98:	cmpvs	r9, r1, lsl r9
   15e9c:	orrvs	fp, fp, r1, lsl #2
   15ea0:			; <UNDEFINED> instruction: 0x61916999
   15ea4:	eorle	r2, r5, r0, lsl #18
   15ea8:	addmi	r6, r3, #8, 18	; 0x20000
   15eac:	tstvs	sl, ip, lsl #30
   15eb0:	tstvs	r3, sl, asr #2
   15eb4:	stmdbvs	r3!, {r1, r3, r4, r7, r8, sp, lr}
   15eb8:	andcs	r6, r0, #3686400	; 0x384000
   15ebc:	ldrdvs	r6, [r2, #25]!
   15ec0:	tstlt	r3, fp, lsl r9
   15ec4:	stmdbvs	r3!, {r1, r3, r4, r6, r7, r8, sp, lr}
   15ec8:			; <UNDEFINED> instruction: 0x6122695a
   15ecc:	orrsvs	fp, r4, r2, lsl #2
   15ed0:	orrsvs	r6, sl, r2, lsr #19
   15ed4:	stmibvs	r1!, {r1, r3, r7, r8, ip, sp, pc}
   15ed8:	addmi	r6, ip, #147456	; 0x24000
   15edc:	tstvs	r3, ip, lsl #30
   15ee0:	cmpvs	ip, r3, asr r1
   15ee4:			; <UNDEFINED> instruction: 0xf8dc61a3
   15ee8:	blcs	21ef0 <error@@Base+0x641c>
   15eec:	ldrb	sp, [fp, -fp, lsl #3]
   15ef0:	str	r4, [r8, fp, lsr #12]
   15ef4:	andcs	pc, r0, ip, asr #17
   15ef8:			; <UNDEFINED> instruction: 0xf8cce7db
   15efc:	ldrb	r3, [r0, r0]!
   15f00:	tstlt	r9, r9, asr r9
   15f04:	stmdbcs	r0, {r0, r3, r6, r7, r8, fp, sp, lr}
   15f08:	svcge	0x0061f47f
   15f0c:	bicsvs	r2, r1, r0, lsl #2
   15f10:	tstcs	r1, sl, lsl r9
   15f14:	ldmdbvs	r1, {r0, r3, r4, r6, r7, r8, sp, lr}^
   15f18:	tstlt	r1, r9, lsl r1
   15f1c:	ldmibvs	r9, {r0, r1, r3, r7, r8, sp, lr}
   15f20:			; <UNDEFINED> instruction: 0xb1596191
   15f24:	addmi	r6, r3, #8, 18	; 0x20000
   15f28:	tstvs	sl, ip, lsl #30
   15f2c:	cmpvs	r3, sl, asr #2
   15f30:	stmdbvs	r3!, {r1, r3, r4, r7, r8, sp, lr}^
   15f34:			; <UNDEFINED> instruction: 0xf8cce74b
   15f38:	ldrb	r3, [lr, -r0]
   15f3c:	andcs	pc, r0, ip, asr #17
   15f40:	svclt	0x0000e7f5
   15f44:	strmi	r6, [r2], -r3, asr #18
   15f48:	ldrmi	fp, [r8], -r3, lsr #2
   15f4c:	blcs	303c0 <mkdtemp@@Base+0x52b0>
   15f50:			; <UNDEFINED> instruction: 0x4770d1fb
   15f54:	tstlt	r0, r0, lsl #19
   15f58:	addsmi	r6, r3, #49152	; 0xc000
   15f5c:	ldrbmi	sp, [r0, -r4, lsl #2]!
   15f60:	ldrmi	r6, [r8], -r3, lsl #19
   15f64:	rscsle	r2, sl, r0, lsl #22
   15f68:	addsmi	r6, sl, #1097728	; 0x10c000
   15f6c:	rscsle	r4, r7, r2, lsl #12
   15f70:	svclt	0x00004770
   15f74:	strmi	r6, [r2], -r3, lsl #17
   15f78:	ldrmi	fp, [r8], -r3, lsr #2
   15f7c:	blcs	300f0 <mkdtemp@@Base+0x4fe0>
   15f80:			; <UNDEFINED> instruction: 0x4770d1fb
   15f84:	tstlt	r0, r0, asr #17
   15f88:	addsmi	r6, r3, #4390912	; 0x430000
   15f8c:	ldrbmi	sp, [r0, -r4, lsl #2]!
   15f90:	ldrmi	r6, [r8], -r3, asr #17
   15f94:	rscsle	r2, sl, r0, lsl #22
   15f98:	addsmi	r6, sl, #8585216	; 0x830000
   15f9c:	rscsle	r4, r7, r2, lsl #12
   15fa0:	svclt	0x00004770
   15fa4:	mvnsmi	lr, #737280	; 0xb4000
   15fa8:	ldmib	r1, {r2, r7, r9, sl, lr}^
   15fac:	strmi	r3, [lr], -r2, lsl #10
   15fb0:			; <UNDEFINED> instruction: 0xf0002b00
   15fb4:	stccs	0, cr8, [r0, #-812]	; 0xfffffcd4
   15fb8:	ssatmi	sp, #15, sl, asr #0
   15fbc:	stccs	8, cr6, [r0, #-692]	; 0xfffffd4c
   15fc0:	ldmib	lr, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   15fc4:			; <UNDEFINED> instruction: 0xf8de5403
   15fc8:	tstlt	r5, r4, lsl r0
   15fcc:	stfcss	f6, [r0], {44}	; 0x2c
   15fd0:	sbchi	pc, fp, r0
   15fd4:	ldrbmi	r6, [r3, #-2211]!	; 0xfffff75d
   15fd8:	adcvs	fp, r5, ip, lsl #30
   15fdc:			; <UNDEFINED> instruction: 0xf10660e5
   15fe0:			; <UNDEFINED> instruction: 0xf10e0308
   15fe4:			; <UNDEFINED> instruction: 0xf8de0808
   15fe8:	blgt	3f2030 <mkdtemp@@Base+0x3c6f20>
   15fec:	svclt	0x000842b7
   15ff0:	stm	r8, {r2, r4, r5, r6, r9, sl, lr}
   15ff4:	ldmdbvs	r3!, {r0, r1, r2, r3}
   15ff8:			; <UNDEFINED> instruction: 0xf0002b00
   15ffc:	ldmvs	sl, {r0, r1, r4, r5, r7, pc}
   16000:	svclt	0x000c42b2
   16004:	and	pc, r8, r3, asr #17
   16008:	and	pc, ip, r3, asr #17
   1600c:			; <UNDEFINED> instruction: 0xf8c368b3
   16010:	ldmvs	r3!, {r4, sp, lr, pc}^
   16014:			; <UNDEFINED> instruction: 0xf8c3b10b
   16018:	stccs	0, cr14, [r0], {16}
   1601c:			; <UNDEFINED> instruction: 0x4623d033
   16020:	blcs	30494 <mkdtemp@@Base+0x5384>
   16024:			; <UNDEFINED> instruction: 0x464fd1fc
   16028:			; <UNDEFINED> instruction: 0xf1b92001
   1602c:			; <UNDEFINED> instruction: 0xd12f0f00
   16030:	stmdbvs	fp!, {r0, r2, r3, r4, r8, ip, sp, pc}^
   16034:			; <UNDEFINED> instruction: 0xf0402b00
   16038:			; <UNDEFINED> instruction: 0xf8dc80cf
   1603c:	addsmi	r3, sp, #0
   16040:	stmiavs	r3!, {r0, r1, r4, r6, ip, lr, pc}
   16044:	eorle	r4, r6, fp, lsr #5
   16048:	bcs	705b8 <mkdtemp@@Base+0x454a8>
   1604c:	ldmvs	sl, {r2, r4, r6, ip, lr, pc}
   16050:	ldmdbvs	r1, {r1, r3, r4, r8, ip, sp, pc}^
   16054:			; <UNDEFINED> instruction: 0xf0402900
   16058:	ldmvs	r9, {r0, r1, r5, r7, pc}^
   1605c:	stmdbvs	sp, {r0, r3, r4, r8, ip, sp, pc}^
   16060:			; <UNDEFINED> instruction: 0xf0402d00
   16064:	cmpvs	r8, r5, lsl #1
   16068:	stmdbvs	r3!, {r0, r2, r5, r9, sl, lr}
   1606c:	bfi	r4, ip, #12, #20
   16070:	stmdbmi	r4, {r0, r4, r6, r7, r8, fp, sp, lr, pc}
   16074:			; <UNDEFINED> instruction: 0x612c461d
   16078:	rsble	r2, sp, r0, lsl #24
   1607c:	adcsmi	r6, r3, #10682368	; 0xa30000
   16080:	adcvs	fp, r5, ip, lsl #30
   16084:	strbmi	r6, [pc], -r5, ror #1
   16088:			; <UNDEFINED> instruction: 0xf1b92001
   1608c:	sbcle	r0, pc, r0, lsl #30
   16090:	pop	{r4, r5, r9, sl, lr}
   16094:	stmiavs	r3!, {r4, r5, r6, r7, r8, r9, pc}^
   16098:	bcs	70608 <mkdtemp@@Base+0x454f8>
   1609c:	ldmvs	sl, {r6, ip, lr, pc}
   160a0:	ldmdbvs	r1, {r1, r3, r4, r8, ip, sp, pc}^
   160a4:			; <UNDEFINED> instruction: 0xf0402900
   160a8:	ldmvs	sl, {r0, r1, r2, r3, r4, r7, pc}^
   160ac:	sbcsle	r2, sl, r0, lsl #20
   160b0:	bcs	30600 <mkdtemp@@Base+0x54f0>
   160b4:	stmdbvs	r1!, {r0, r1, r2, r4, r6, r7, ip, lr, pc}^
   160b8:	cmpvs	r9, r0, lsl #4
   160bc:	ldmvs	fp, {r1, r5, r6, r8, sp, lr}^
   160c0:	cmpvs	sl, r3, lsl #2
   160c4:	ldmvs	sl, {r0, r1, r5, r6, r7, fp, sp, lr}
   160c8:	smlattlt	r2, r2, r0, r6
   160cc:	stmdbvs	r2!, {r2, r4, r8, sp, lr}
   160d0:	bcs	2e540 <mkdtemp@@Base+0x3430>
   160d4:	adchi	pc, r3, r0
   160d8:	addmi	r6, ip, #9502720	; 0x910000
   160dc:	addsvs	fp, r3, ip, lsl #30
   160e0:	ldrsbvs	r6, [ip], r3
   160e4:			; <UNDEFINED> instruction: 0xf8dc6123
   160e8:	blcs	220f0 <error@@Base+0x661c>
   160ec:	andcs	sp, r0, #208	; 0xd0
   160f0:	cmpvs	sl, r0, lsr r6
   160f4:	mvnshi	lr, #12386304	; 0xbd0000
   160f8:	stmiavs	r1!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}
   160fc:	stmiavs	fp, {r1, r5, r6, r8, sp, lr}^
   16100:	smlatblt	r3, r3, r0, r6
   16104:	stmdbvs	r3!, {r2, r3, r4, r8, sp, lr}
   16108:	mvnlt	r6, fp, lsl #2
   1610c:	ldmvs	r2, {r1, r5, r8, fp, sp, lr}
   16110:	svclt	0x000c4294
   16114:	smullsvs	r6, r9, r9, r0
   16118:	smlawtvs	r1, ip, r0, r6
   1611c:	ldr	r6, [r6, r3, lsr #17]
   16120:	stmiavs	r1!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
   16124:	stmvs	fp, {r1, r5, r6, r8, sp, lr}
   16128:	smlattlt	r3, r3, r0, r6
   1612c:	stmdbvs	r3!, {r2, r3, r4, r8, sp, lr}
   16130:			; <UNDEFINED> instruction: 0xb1a3610b
   16134:	addsmi	r6, r4, #10092544	; 0x9a0000
   16138:	addsvs	fp, r9, ip, lsl #30
   1613c:	ldrdvs	r6, [ip], r9
   16140:	stmiavs	r3!, {r0, r5, r8, sp, lr}^
   16144:			; <UNDEFINED> instruction: 0xf8cce7ab
   16148:	strb	r1, [r5, r0]!
   1614c:	stmdbmi	r4, {r0, r4, r6, r7, r8, fp, sp, lr, pc}
   16150:	orrsle	r2, r0, r0, lsl #26
   16154:	orrsle	r2, r1, r0, lsl #24
   16158:	andpl	pc, r0, ip, asr #17
   1615c:			; <UNDEFINED> instruction: 0xf8cce793
   16160:	strb	r1, [ip, r0]!
   16164:	and	pc, r0, ip, asr #17
   16168:			; <UNDEFINED> instruction: 0xf8cce750
   1616c:	ldr	r5, [r6, -r0]!
   16170:	ldmdbvs	r2, {r1, r3, r8, ip, sp, pc}^
   16174:	andcs	fp, r0, #2654208	; 0x288000
   16178:	ldmvs	sl, {r1, r3, r6, r8, sp, lr}^
   1617c:	cmpvs	r9, r1, lsl #2
   16180:	smullsvs	r6, r9, r1, r8
   16184:	tstvs	fp, r1, lsl #2
   16188:	tstvs	r1, r9, lsl r9
   1618c:	eorle	r2, r5, r0, lsl #18
   16190:	addmi	r6, r3, #136, 16	; 0x880000
   16194:	addvs	fp, sl, ip, lsl #30
   16198:	addsvs	r6, r3, sl, asr #1
   1619c:	stmiavs	r3!, {r1, r3, r4, r8, sp, lr}
   161a0:	andcs	r6, r0, #1589248	; 0x184000
   161a4:	cmnvs	r2, r9, asr r1
   161a8:			; <UNDEFINED> instruction: 0xb103689b
   161ac:	stmiavs	r3!, {r1, r3, r4, r6, r8, sp, lr}
   161b0:	ldrdvs	r6, [r2], sl	; <UNPREDICTABLE>
   161b4:	tstvs	r4, r2, lsl #2
   161b8:	tstvs	sl, r2, lsr #18
   161bc:	stmdbvs	r1!, {r1, r3, r7, r8, ip, sp, pc}
   161c0:	addmi	r6, ip, #8978432	; 0x890000
   161c4:	addsvs	fp, r3, ip, lsl #30
   161c8:	ldrsbvs	r6, [ip], #3
   161cc:			; <UNDEFINED> instruction: 0xf8dc6123
   161d0:	blcs	221d8 <error@@Base+0x6704>
   161d4:	ldrb	sp, [fp, -fp, lsl #3]
   161d8:	str	r4, [r8, fp, lsr #12]
   161dc:	andcs	pc, r0, ip, asr #17
   161e0:			; <UNDEFINED> instruction: 0xf8cce7db
   161e4:	ldrb	r3, [r0, r0]!
   161e8:			; <UNDEFINED> instruction: 0xb11968d9
   161ec:	stmdbcs	r0, {r0, r3, r6, r8, fp, sp, lr}
   161f0:	svcge	0x0061f47f
   161f4:	cmpvs	r1, r0, lsl #2
   161f8:			; <UNDEFINED> instruction: 0x2101689a
   161fc:	ldmvs	r1, {r0, r3, r4, r6, r8, sp, lr}^
   16200:	swplt	r6, r9, [r1]
   16204:	ldmdbvs	r9, {r0, r1, r3, r8, sp, lr}
   16208:	cmplt	r9, r1, lsl r1
   1620c:	addmi	r6, r3, #136, 16	; 0x880000
   16210:	addvs	fp, sl, ip, lsl #30
   16214:	sbcsvs	r6, r3, sl, asr #1
   16218:	stmiavs	r3!, {r1, r3, r4, r8, sp, lr}^
   1621c:			; <UNDEFINED> instruction: 0xf8cce74b
   16220:	ldrb	r3, [lr, -r0]
   16224:	andcs	pc, r0, ip, asr #17
   16228:	svclt	0x0000e7f5
   1622c:	strmi	r6, [r2], -r3, asr #17
   16230:	ldrmi	fp, [r8], -r3, lsr #2
   16234:	blcs	304a8 <mkdtemp@@Base+0x5398>
   16238:			; <UNDEFINED> instruction: 0x4770d1fb
   1623c:	tstlt	r0, r0, lsl #18
   16240:	addsmi	r6, r3, #8585216	; 0x830000
   16244:	ldrbmi	sp, [r0, -r4, lsl #2]!
   16248:	ldrmi	r6, [r8], -r3, lsl #18
   1624c:	rscsle	r2, sl, r0, lsl #22
   16250:	addsmi	r6, sl, #12779520	; 0xc30000
   16254:	rscsle	r4, r7, r2, lsl #12
   16258:	svclt	0x00004770
   1625c:	mvnsmi	lr, sp, lsr #18
   16260:	movwcs	r4, #1566	; 0x61e
   16264:	stmdavs	r4, {r0, r1, r4, r5, sp, lr}
   16268:	ldrmi	r4, [r5], -pc, lsl #12
   1626c:	and	fp, pc, ip, lsr #18
   16270:	stc2l	7, cr15, [sl, #-996]	; 0xfffffc1c
   16274:	stmiavs	r4!, {r3, r4, r5, r8, fp, ip, sp, pc}^
   16278:	stmdavs	r0!, {r2, r4, r6, r8, ip, sp, pc}
   1627c:	stccs	6, cr4, [r0, #-164]	; 0xffffff5c
   16280:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   16284:	ldrshtvs	sp, [r4], -r4
   16288:	strtmi	r2, [r0], -r0, lsl #8
   1628c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   16290:	blcs	3ceb0 <mkdtemp@@Base+0x11da0>
   16294:	ldrshcs	sp, [r4, -r8]
   16298:			; <UNDEFINED> instruction: 0xf7ee2001
   1629c:			; <UNDEFINED> instruction: 0x4680e834
   162a0:	strdlt	fp, [r5, #24]
   162a4:	strbmi	r4, [r1], -r8, lsr #12
   162a8:	blx	ff8d4298 <mkdtemp@@Base+0xff8a9188>
   162ac:	stmiblt	r0!, {r2, r9, sl, lr}
   162b0:	movwcs	r6, #2106	; 0x83a
   162b4:			; <UNDEFINED> instruction: 0xf8c8461c
   162b8:			; <UNDEFINED> instruction: 0xf8c83004
   162bc:	strtmi	r3, [r0], -r8
   162c0:	andcc	lr, r3, #200, 18	; 0x320000
   162c4:	movweq	pc, #49416	; 0xc108	; <UNPREDICTABLE>
   162c8:	andhi	pc, r0, r2, asr #17
   162cc:			; <UNDEFINED> instruction: 0xf8c6603b
   162d0:	ldmfd	sp!, {pc}
   162d4:	strdvs	r8, [r5], -r0
   162d8:	strbmi	lr, [r0], -sl, ror #15
   162dc:	stmdb	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   162e0:			; <UNDEFINED> instruction: 0xf06fe7d3
   162e4:	ldrb	r0, [r0, r1, lsl #8]
   162e8:			; <UNDEFINED> instruction: 0x460db5f8
   162ec:	stmvs	ip, {r0, r1, r2, fp, sp, lr}
   162f0:	cmplt	ip, lr, lsr r9
   162f4:	ldrtmi	r6, [r0], -r1, lsr #16
   162f8:	cdp	7, 3, cr15, cr2, cr14, {7}
   162fc:	svclt	0x00b82800
   16300:	blle	ffdb0498 <mkdtemp@@Base+0xffd85388>
   16304:	stmiavs	r4!, {r2, r3, r4, ip, lr, pc}
   16308:	mvnsle	r2, r0, lsl #24
   1630c:	movwcs	lr, #10711	; 0x29d7
   16310:	tsteq	r3, r2, asr sl
   16314:	stmdavs	r8!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
   16318:	cmplt	r0, r5, lsl r0
   1631c:	strmi	lr, [r0, #-2512]	; 0xfffff630
   16320:	svclt	0x000842ab
   16324:	andle	r4, r3, #536870922	; 0x2000000a
   16328:	stmdacs	r0, {r8, fp, sp, lr}
   1632c:	ldfltp	f5, [r8, #984]!	; 0x3d8
   16330:	strmi	lr, [r2, #-2512]	; 0xfffff630
   16334:	svclt	0x0008429d
   16338:	andle	r4, r1, #148, 4	; 0x40000009
   1633c:	strb	r6, [ip, r0, asr #18]!
   16340:	eorseq	pc, r2, pc, rrx
   16344:	strdcs	fp, [r0], -r8
   16348:	svclt	0x0000bdf8
   1634c:			; <UNDEFINED> instruction: 0x460cb538
   16350:			; <UNDEFINED> instruction: 0x4611429c
   16354:	addsmi	sp, ip, #14
   16358:	ldrmi	r4, [sp], -r2, lsr #12
   1635c:	ldrmi	fp, [sl], -r8, lsr #30
   16360:	cdp	7, 13, cr15, cr8, cr13, {7}
   16364:	ldfltd	f3, [r8, #-0]
   16368:	svclt	0x008c42ac
   1636c:			; <UNDEFINED> instruction: 0xf04f2001
   16370:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
   16374:	pop	{r1, r5, r9, sl, lr}
   16378:			; <UNDEFINED> instruction: 0xf7ed4038
   1637c:	svclt	0x0000bec9
   16380:	mvnsmi	lr, #737280	; 0xb4000
   16384:	strmi	r4, [r8], r6, lsl #12
   16388:	tstcs	r8, r1
   1638c:			; <UNDEFINED> instruction: 0xf7ed4691
   16390:	stmdacs	r0, {r1, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   16394:	adcshi	pc, fp, r0
   16398:			; <UNDEFINED> instruction: 0x46046835
   1639c:	stmdbhi	r0, {r6, r7, r8, fp, sp, lr, pc}
   163a0:			; <UNDEFINED> instruction: 0xf0002d00
   163a4:	stmdavs	fp!, {r1, r2, r5, r7, pc}^
   163a8:	stmdavs	sl!, {r0, r3, r6, r9, sl, lr}
   163ac:			; <UNDEFINED> instruction: 0xf7ff4640
   163b0:	cdpne	15, 0, cr15, cr7, cr13, {6}
   163b4:	stmiavs	fp!, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
   163b8:	subsle	sp, r9, r1, lsl #22
   163bc:	smlattlt	fp, fp, r8, r6
   163c0:			; <UNDEFINED> instruction: 0xe7f0461d
   163c4:			; <UNDEFINED> instruction: 0xf04f2f00
   163c8:			; <UNDEFINED> instruction: 0x61250201
   163cc:	movwcc	lr, #10692	; 0x29c4
   163d0:	vmla.f<illegal width 8>	d22, d0, d2[4]
   163d4:	rscvs	r8, ip, r9, lsl #1
   163d8:	bcs	30868 <mkdtemp@@Base+0x5758>
   163dc:	andcs	sp, r0, r1, asr #32
   163e0:	ands	r2, sl, r1, lsl #10
   163e4:	stmdbvs	pc, {r0, r4, r8, ip, sp, pc}^	; <UNPREDICTABLE>
   163e8:	subsle	r2, pc, r1, lsl #30
   163ec:	adcmi	r6, r1, #9502720	; 0x910000
   163f0:	cmpvs	r0, r7, asr #32
   163f4:	ldrsbvs	r6, [sp, #-138]	; 0xffffff76
   163f8:	smullsvs	r6, r9, r1, r8
   163fc:	tstvs	fp, r1, lsl #2
   16400:	tstvs	r1, r9, lsl r9
   16404:	suble	r2, pc, r0, lsl #18
   16408:	adcsmi	r6, fp, #9371648	; 0x8f0000
   1640c:	addvs	fp, sl, ip, lsl #30
   16410:	addsvs	r6, r3, sl, asr #1
   16414:	stmdbvs	r2!, {r1, r3, r4, r8, sp, lr}
   16418:	ldmdbvs	r3, {r1, r3, r4, r8, r9, ip, sp, pc}^
   1641c:			; <UNDEFINED> instruction: 0xd1202b01
   16420:	ldmvs	r9, {r0, r1, r4, r8, fp, sp, lr}
   16424:			; <UNDEFINED> instruction: 0xd1dd4291
   16428:			; <UNDEFINED> instruction: 0xb11168d9
   1642c:	svccs	0x0001694f
   16430:	ldmvs	r1, {r2, r3, r4, r5, ip, lr, pc}^
   16434:	suble	r4, r0, r1, lsr #5
   16438:	ldmvs	sl, {r4, r6, r8, sp, lr}
   1643c:	ldmvs	r1, {r0, r2, r3, r4, r6, r8, sp, lr}^
   16440:	swplt	r6, r9, [r1]
   16444:	ldmdbvs	r9, {r0, r1, r3, r8, sp, lr}
   16448:	stmdbcs	r0, {r0, r4, r8, sp, lr}
   1644c:	stmvs	pc, {r0, r1, r4, r5, ip, lr, pc}	; <UNPREDICTABLE>
   16450:	svclt	0x000c42bb
   16454:	sbcvs	r6, sl, sl, lsl #1
   16458:	ldrsbvs	r6, [sl, -r3]
   1645c:	bcs	308ec <mkdtemp@@Base+0x57dc>
   16460:	ldmdavs	r2!, {r0, r1, r3, r4, r6, r7, r8, ip, lr, pc}
   16464:	ldrmi	r2, [pc], -r0, lsl #6
   16468:			; <UNDEFINED> instruction: 0x46386153
   1646c:	mvnshi	lr, #12386304	; 0xbd0000
   16470:			; <UNDEFINED> instruction: 0xf7ee4640
   16474:	strtmi	lr, [r0], -r4, ror #16
   16478:	stmda	r0!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1647c:	pop	{r3, r4, r5, r9, sl, lr}
   16480:	stmiavs	r1!, {r3, r4, r5, r6, r7, r8, r9, pc}^
   16484:	stmdbcs	r0, {r0, r4, r7, sp, lr}
   16488:	tstvs	sl, fp, lsr #32
   1648c:			; <UNDEFINED> instruction: 0x61216911
   16490:	stmvs	pc, {r0, r3, r5, r8, r9, ip, sp, pc}	; <UNPREDICTABLE>
   16494:	svclt	0x000c4297
   16498:	sbcvs	r6, ip, ip, lsl #1
   1649c:	rscvs	r4, r2, r1, lsr #12
   164a0:			; <UNDEFINED> instruction: 0x46146114
   164a4:	str	r4, [r4, sl, lsl #12]!
   164a8:			; <UNDEFINED> instruction: 0xe7b26032
   164ac:	ldrmi	r6, [ip], -r8, asr #2
   164b0:	cmpvs	pc, r0, asr r1	; <UNPREDICTABLE>
   164b4:	eorsvs	lr, r2, pc, lsr #15
   164b8:	stmiavs	r1!, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   164bc:	tstlt	r9, #209	; 0xd1
   164c0:	ldmdbvs	r1, {r1, r3, r8, sp, lr}
   164c4:	orrslt	r6, r1, r1, lsr #2
   164c8:	addsmi	r6, r7, #9371648	; 0x8f0000
   164cc:	addvs	fp, ip, ip, lsl #30
   164d0:	strtmi	r6, [r1], -ip, asr #1
   164d4:	tstvs	r4, r2, lsr #1
   164d8:			; <UNDEFINED> instruction: 0x460a4614
   164dc:	eorsvs	lr, r4, ip, lsr #15
   164e0:			; <UNDEFINED> instruction: 0x4619e7dc
   164e4:	ldrb	r6, [r4, r3, lsr #2]
   164e8:	stmdbvs	r2!, {r2, r3, r5, r7, sp, lr}
   164ec:	eorsvs	lr, r4, r5, ror r7
   164f0:	eorsvs	lr, r0, pc, ror #15
   164f4:	ldmdavs	r2!, {r0, r8, r9, sp}
   164f8:	movwcs	r6, #323	; 0x143
   164fc:	ldrmi	r6, [pc], -r5, lsl #2
   16500:	strpl	lr, [r2, #-2496]	; 0xfffff640
   16504:	sbfx	r6, r3, #2, #17
   16508:			; <UNDEFINED> instruction: 0x61234619
   1650c:			; <UNDEFINED> instruction: 0xf06fe7dc
   16510:	ldr	r0, [r3, r1, lsl #14]!
   16514:	addlt	fp, r2, r0, ror r5
   16518:	ldrmi	r4, [r0], -r5, lsl #12
   1651c:	andls	r4, r1, #14680064	; 0xe00000
   16520:	b	ffdd44e0 <mkdtemp@@Base+0xffda93d0>
   16524:	bls	82bac <mkdtemp@@Base+0x57a9c>
   16528:	ldrtmi	r4, [r1], -r4, lsl #12
   1652c:	ldmdb	r8, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16530:	bls	67dd8 <mkdtemp@@Base+0x3ccc8>
   16534:			; <UNDEFINED> instruction: 0xf7ff4621
   16538:	strmi	pc, [r5], -r3, lsr #30
   1653c:			; <UNDEFINED> instruction: 0x4628b910
   16540:	ldcllt	0, cr11, [r0, #-8]!
   16544:			; <UNDEFINED> instruction: 0xf7ed4620
   16548:	qsub8mi	lr, r8, sl
   1654c:	ldcllt	0, cr11, [r0, #-8]!
   16550:	ldreq	pc, [r7, #-111]	; 0xffffff91
   16554:	svclt	0x0000e7f3
   16558:	mvnsmi	lr, #737280	; 0xb4000
   1655c:	bmi	927dbc <mkdtemp@@Base+0x8fccac>
   16560:	blmi	94277c <mkdtemp@@Base+0x91766c>
   16564:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   16568:			; <UNDEFINED> instruction: 0xf10d447a
   1656c:	strmi	r0, [r5], -r4, lsl #16
   16570:	ldmpl	r3, {r0, r1, r2, r3, r9, sl, lr}^
   16574:	movwls	r6, #14363	; 0x381b
   16578:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1657c:	stmib	sp, {r8, r9, sp}^
   16580:	ands	r3, r0, r1, lsl #6
   16584:	strbmi	r4, [r1], -sl, asr #12
   16588:			; <UNDEFINED> instruction: 0xf7fe4628
   1658c:	strmi	pc, [r4], -pc, lsr #20
   16590:	bls	c4b78 <mkdtemp@@Base+0x99a68>
   16594:	addsmi	fp, r6, #-2147483645	; 0x80000003
   16598:	stmdbls	r1, {r0, r1, r3, r4, r8, ip, lr, pc}
   1659c:			; <UNDEFINED> instruction: 0xf7ff4638
   165a0:	strmi	pc, [r4], -pc, ror #29
   165a4:	strtmi	fp, [r8], -r8, lsl #19
   165a8:	blx	b54590 <mkdtemp@@Base+0xb29480>
   165ac:	mvnle	r2, r0, lsl #16
   165b0:	bmi	467dc8 <mkdtemp@@Base+0x43ccb8>
   165b4:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   165b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   165bc:	subsmi	r9, sl, r3, lsl #22
   165c0:			; <UNDEFINED> instruction: 0x4620d113
   165c4:	pop	{r0, r2, ip, sp, pc}
   165c8:	stmdals	r1, {r4, r5, r6, r7, r8, r9, pc}
   165cc:	svc	0x00b6f7ed
   165d0:	stmdbmi	sl, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   165d4:	streq	pc, [r3], #-111	; 0xffffff91
   165d8:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
   165dc:			; <UNDEFINED> instruction: 0xf0054478
   165e0:	stmdals	r1, {r0, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   165e4:	svc	0x00aaf7ed
   165e8:			; <UNDEFINED> instruction: 0xf7eee7e3
   165ec:	svclt	0x0000eaaa
   165f0:	ldrdeq	fp, [r4], -ip
   165f4:	muleq	r0, r4, r5
   165f8:	andeq	fp, r4, lr, lsl #9
   165fc:	andeq	fp, r1, sl, lsr #10
   16600:	ldrdeq	fp, [r1], -r4
   16604:	orrslt	fp, r0, r0, ror r5
   16608:	strmi	r6, [r4], -lr, lsl #16
   1660c:	stmdavs	r3!, {r0, r2, r3, r6, fp, sp, lr}^
   16610:	stmdavs	r2!, {r0, r3, r5, r9, sl, lr}
   16614:			; <UNDEFINED> instruction: 0xf7ff4630
   16618:	stmdacs	r0, {r0, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   1661c:	stmiavs	r4!, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
   16620:	andle	sp, r2, r1, lsl #22
   16624:	stccs	8, cr6, [r0], {228}	; 0xe4
   16628:			; <UNDEFINED> instruction: 0x4620d1f1
   1662c:			; <UNDEFINED> instruction: 0x4604bd70
   16630:	svclt	0x0000e7fb
   16634:	teqgt	r4, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   16638:	mvnsmi	lr, #737280	; 0xb4000
   1663c:	cfstrdmi	mvd4, [ip, #-1008]	; 0xfffffc10
   16640:	stcge	0, cr11, [r5], {141}	; 0x8d
   16644:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   16648:	strmi	r4, [r7], -lr, lsl #12
   1664c:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
   16650:	strtmi	r4, [r2], -r8, lsl #12
   16654:	stmdavs	sp!, {r0, r1, r6, r9, sl, lr}
   16658:			; <UNDEFINED> instruction: 0xf04f950b
   1665c:	tstcs	r1, r0, lsl #10
   16660:	rsbvs	r2, r5, r0, lsl #10
   16664:	stmib	r4, {r0, r2, r8, sl, ip, pc}^
   16668:	stmib	r4, {r1, r8, sl, ip, lr}^
   1666c:			; <UNDEFINED> instruction: 0xf7f95504
   16670:	strmi	pc, [r5], -r9, asr #23
   16674:	bmi	1002bdc <mkdtemp@@Base+0xfd7acc>
   16678:	ldrbtmi	r4, [sl], #-2877	; 0xfffff4c3
   1667c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16680:	subsmi	r9, sl, fp, lsl #22
   16684:	strtmi	sp, [r8], -pc, ror #2
   16688:	pop	{r0, r2, r3, ip, sp, pc}
   1668c:	bvs	e37654 <mkdtemp@@Base+0xe0c544>
   16690:			; <UNDEFINED> instruction: 0xf7ff4621
   16694:	selmi	pc, r1, r7	; <UNPREDICTABLE>
   16698:			; <UNDEFINED> instruction: 0xf7ed9805
   1669c:			; <UNDEFINED> instruction: 0xf1b9ef50
   166a0:	cmple	fp, r0, lsl #30
   166a4:	strpl	lr, [r0, #-2500]	; 0xfffff63c
   166a8:	stmib	r4, {r0, r1, r6, r9, sl, lr}^
   166ac:	strtmi	r5, [r2], -r2, lsl #10
   166b0:	strpl	lr, [r4, #-2500]	; 0xfffff63c
   166b4:	ldrtmi	r2, [r0], -r2, lsl #2
   166b8:	blx	fe9546a6 <mkdtemp@@Base+0xfe929596>
   166bc:	stmdacs	r0, {r0, r2, r9, sl, lr}
   166c0:	bvs	1e4ae2c <mkdtemp@@Base+0x1e1fd1c>
   166c4:			; <UNDEFINED> instruction: 0xf7ff4621
   166c8:	pkhbtmi	pc, r1, sp, lsl #31	; <UNPREDICTABLE>
   166cc:			; <UNDEFINED> instruction: 0xf7ed9805
   166d0:			; <UNDEFINED> instruction: 0xf1b9ef36
   166d4:	cmple	r1, r0, lsl #30
   166d8:	strpl	lr, [r0, #-2500]	; 0xfffff63c
   166dc:	stmib	r4, {r1, r6, r9, sl, lr}^
   166e0:	strtmi	r5, [r1], -r2, lsl #10
   166e4:	strpl	lr, [r4, #-2500]	; 0xfffff63c
   166e8:			; <UNDEFINED> instruction: 0xf7ff4630
   166ec:	strmi	pc, [r5], -r7, lsl #21
   166f0:	bicle	r2, r0, r0, lsl #16
   166f4:	ldmibvs	r8!, {r0, r5, r9, sl, lr}^
   166f8:			; <UNDEFINED> instruction: 0xff84f7ff
   166fc:	stmdals	r5, {r2, r9, sl, lr}
   16700:	svc	0x001cf7ed
   16704:			; <UNDEFINED> instruction: 0x4630bb54
   16708:			; <UNDEFINED> instruction: 0xffc8f7f8
   1670c:	adcsle	r2, r2, r0, lsl #16
   16710:			; <UNDEFINED> instruction: 0xf1076c72
   16714:	strcc	r0, [ip, -r8, lsr #8]!
   16718:	strtmi	sl, [r0], -r4, lsl #22
   1671c:	blvs	fe4bb330 <mkdtemp@@Base+0xfe490220>
   16720:	strls	r4, [r0, #-1593]	; 0xfffff9c7
   16724:	ldc2	7, cr15, [sl, #1020]	; 0x3fc
   16728:	ldmib	sp, {r3, r4, r6, r7, r8, fp, ip, sp, pc}^
   1672c:			; <UNDEFINED> instruction: 0xb1293103
   16730:	subeq	pc, r4, r6, lsl #2
   16734:	ldc2l	7, cr15, [r8, #1020]	; 0x3fc
   16738:	ldmiblt	r0, {r0, r1, r8, r9, fp, ip, pc}
   1673c:	ldrtmi	r2, [r9], -r0, lsl #4
   16740:	andls	r4, r0, #32, 12	; 0x2000000
   16744:	stc2	7, cr15, [sl, #1020]	; 0x3fc
   16748:	stmdbls	r4, {r3, r4, r6, r8, fp, ip, sp, pc}
   1674c:	addsle	r2, r2, r0, lsl #18
   16750:	subeq	pc, r4, r6, lsl #2
   16754:	stc2l	7, cr15, [r8, #1020]	; 0x3fc
   16758:	str	r4, [ip, r5, lsl #12]
   1675c:	ldreq	pc, [r2, #-111]!	; 0xffffff91
   16760:	strmi	lr, [r5], -r9, lsl #15
   16764:			; <UNDEFINED> instruction: 0xf7eee787
   16768:	svclt	0x0000e9ec
   1676c:	andeq	fp, r4, r8, lsl #8
   16770:	muleq	r0, r4, r5
   16774:	andeq	fp, r4, sl, asr #7
   16778:	svcmi	0x00f0e92d
   1677c:	strmi	fp, [r4], -r3, lsl #1
   16780:	stmibvs	r0, {r0, ip, pc}
   16784:	cdp	7, 13, cr15, cr10, cr13, {7}
   16788:			; <UNDEFINED> instruction: 0xb1bb69e3
   1678c:	ldmvs	fp, {r2, r3, r4, r9, sl, lr}
   16790:	mvnsle	r2, r0, lsl #22
   16794:			; <UNDEFINED> instruction: 0xf1039b01
   16798:			; <UNDEFINED> instruction: 0x4620061c
   1679c:			; <UNDEFINED> instruction: 0xf7ff4625
   167a0:	strtmi	pc, [r9], -r5, asr #26
   167a4:	ldrtmi	r4, [r0], -r4, lsl #12
   167a8:	blx	fff547ae <mkdtemp@@Base+0xfff2969e>
   167ac:			; <UNDEFINED> instruction: 0xf7ed6828
   167b0:	strtmi	lr, [r8], -r6, asr #29
   167b4:	cdp	7, 12, cr15, cr2, cr13, {7}
   167b8:	mvnle	r2, r0, lsl #24
   167bc:	bvs	6fd3c8 <mkdtemp@@Base+0x6d22b8>
   167c0:			; <UNDEFINED> instruction: 0x461cb1bb
   167c4:	blcs	30a38 <mkdtemp@@Base+0x5928>
   167c8:	blls	8afbc <mkdtemp@@Base+0x5feac>
   167cc:	strteq	pc, [r0], -r3, lsl #2
   167d0:	strtmi	r4, [r5], -r0, lsr #12
   167d4:	stc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
   167d8:	strmi	r4, [r4], -r9, lsr #12
   167dc:			; <UNDEFINED> instruction: 0xf7ff4630
   167e0:	stmdavs	r8!, {r0, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   167e4:	cdp	7, 10, cr15, cr10, cr13, {7}
   167e8:			; <UNDEFINED> instruction: 0xf7ed4628
   167ec:	stccs	14, cr14, [r0], {168}	; 0xa8
   167f0:	blls	8afb0 <mkdtemp@@Base+0x5fea0>
   167f4:			; <UNDEFINED> instruction: 0xb1bb6a5b
   167f8:	ldmvs	fp, {r2, r3, r4, r9, sl, lr}
   167fc:	mvnsle	r2, r0, lsl #22
   16800:			; <UNDEFINED> instruction: 0xf1039b01
   16804:	strtmi	r0, [r0], -r4, lsr #12
   16808:			; <UNDEFINED> instruction: 0xf7ff4625
   1680c:	strtmi	pc, [r9], -pc, lsl #26
   16810:	ldrtmi	r4, [r0], -r4, lsl #12
   16814:	blx	ff1d481a <mkdtemp@@Base+0xff1a970a>
   16818:			; <UNDEFINED> instruction: 0xf7ed6828
   1681c:			; <UNDEFINED> instruction: 0x4628ee90
   16820:	cdp	7, 8, cr15, cr12, cr13, {7}
   16824:	mvnle	r2, r0, lsl #24
   16828:	bvs	fe7fd434 <mkdtemp@@Base+0xfe7d2324>
   1682c:			; <UNDEFINED> instruction: 0xf0002f00
   16830:	ldrtmi	r8, [r8], r7, lsl #1
   16834:			; <UNDEFINED> instruction: 0xf8d868ff
   16838:	svccs	0x00003010
   1683c:	cmphi	fp, r0	; <UNPREDICTABLE>
   16840:	ldmib	r8, {r0, r1, r3, r4, r5, r8, sp, lr}^
   16844:	andsvs	r2, sl, r3, lsl #6
   16848:	ldrdcc	pc, [r4], -r8
   1684c:			; <UNDEFINED> instruction: 0x461cb19b
   16850:	blcs	30cc4 <mkdtemp@@Base+0x5bb4>
   16854:			; <UNDEFINED> instruction: 0xf108d1fb
   16858:	strtmi	r0, [r0], -r4, lsl #12
   1685c:			; <UNDEFINED> instruction: 0xf7ff4625
   16860:			; <UNDEFINED> instruction: 0x4629fb71
   16864:	ldrtmi	r4, [r0], -r4, lsl #12
   16868:	blx	a5486c <mkdtemp@@Base+0xa2975c>
   1686c:			; <UNDEFINED> instruction: 0xf7ed4628
   16870:	stccs	14, cr14, [r0], {102}	; 0x66
   16874:			; <UNDEFINED> instruction: 0xf8d8d1f1
   16878:	blcs	228a0 <error@@Base+0x6dcc>
   1687c:			; <UNDEFINED> instruction: 0x469ad059
   16880:	blcs	309f4 <mkdtemp@@Base+0x58e4>
   16884:			; <UNDEFINED> instruction: 0x4699d1fb
   16888:	ldrbmi	r9, [r0], -r0, lsl #14
   1688c:			; <UNDEFINED> instruction: 0xf7ff4656
   16890:			; <UNDEFINED> instruction: 0xf8dafb71
   16894:	strmi	r5, [r2], r4
   16898:			; <UNDEFINED> instruction: 0xf0002d00
   1689c:	ldmvs	r3!, {r0, r4, r6, r7, pc}
   168a0:			; <UNDEFINED> instruction: 0xf0002b00
   168a4:	svcls	0x000080d9
   168a8:	ldmdavs	fp, {r2, r3, r4, r7, r9, sl, lr}^
   168ac:	mvnsle	r2, r0, lsl #22
   168b0:	strpl	lr, [r2], #-2524	; 0xfffff624
   168b4:			; <UNDEFINED> instruction: 0xe010f8dc
   168b8:	tstlt	r5, r0, lsl #14
   168bc:	stccs	0, cr6, [r0], {236}	; 0xec
   168c0:	sbcshi	pc, r8, r0
   168c4:	ldrmi	r6, [ip, #2147]	; 0x863
   168c8:	rsbvs	fp, r5, ip, lsl #30
   168cc:	ldcne	0, cr6, [r3, #-660]!	; 0xfffffd6c
   168d0:	bleq	152d08 <mkdtemp@@Base+0x127bf8>
   168d4:	ldrdvc	pc, [ip], -ip
   168d8:	adcsmi	ip, r7, #15360	; 0x3c00
   168dc:	strbtmi	fp, [r4], -r8, lsl #30
   168e0:	andeq	lr, pc, fp, lsl #17
   168e4:	blcs	30cb8 <mkdtemp@@Base+0x5ba8>
   168e8:	sbchi	pc, r7, r0
   168ec:	adcsmi	r6, r2, #5898240	; 0x5a0000
   168f0:			; <UNDEFINED> instruction: 0xf8c3bf0c
   168f4:			; <UNDEFINED> instruction: 0xf8c3c004
   168f8:	ldmdavs	r3!, {r3, lr, pc}^
   168fc:	andgt	pc, ip, r3, asr #17
   16900:			; <UNDEFINED> instruction: 0xb10b68b3
   16904:	andgt	pc, ip, r3, asr #17
   16908:	svcls	0x0000b12c
   1690c:	ldmvs	fp, {r0, r1, r5, r9, sl, lr}^
   16910:	mvnsle	r2, r0, lsl #22
   16914:	svcls	0x00009700
   16918:	svceq	0x0000f1be
   1691c:	ldmdavs	r0!, {r0, r1, r4, ip, lr, pc}
   16920:	cdp	7, 0, cr15, cr12, cr13, {7}
   16924:			; <UNDEFINED> instruction: 0xf7ed4630
   16928:			; <UNDEFINED> instruction: 0xf1baee0a
   1692c:			; <UNDEFINED> instruction: 0xd1ac0f00
   16930:			; <UNDEFINED> instruction: 0xf8d89f00
   16934:			; <UNDEFINED> instruction: 0xf7f80000
   16938:	svccs	0x0000ff75
   1693c:	svcge	0x0079f47f
   16940:	pop	{r0, r1, ip, sp, pc}
   16944:			; <UNDEFINED> instruction: 0xb11d8ff0
   16948:	blcs	30dfc <mkdtemp@@Base+0x5cec>
   1694c:	addshi	pc, sl, r0, asr #32
   16950:	ldrdcc	pc, [r8], -r8
   16954:			; <UNDEFINED> instruction: 0xf000429d
   16958:	stmdavs	r3!, {r0, r1, r4, r7, pc}^
   1695c:	andsle	r4, r4, fp, lsr #5
   16960:	stmdbcs	r1, {r0, r3, r4, r8, fp, sp, lr}
   16964:	ldmdavs	sl, {r0, r1, r2, r4, r6, ip, lr, pc}^
   16968:	ldmdbvs	r1, {r1, r3, r4, r8, ip, sp, pc}
   1696c:			; <UNDEFINED> instruction: 0xf0402900
   16970:	ldmvs	r9, {r2, r3, r7, pc}
   16974:	stmdbvs	r8, {r0, r3, r4, r8, ip, sp, pc}
   16978:			; <UNDEFINED> instruction: 0xf0402800
   1697c:	andcs	r8, r1, #163	; 0xa3
   16980:	stmiavs	r3!, {r1, r3, r4, r8, sp, lr}^
   16984:	ldrmi	r4, [ip], -r5, lsr #12
   16988:	stmiavs	r3!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1698c:	stmdbcs	r1, {r0, r3, r4, r8, fp, sp, lr}
   16990:	ldmdavs	sl, {r2, r3, r5, ip, lr, pc}^
   16994:	ldmdbvs	r1, {r1, r3, r4, r8, ip, sp, pc}
   16998:			; <UNDEFINED> instruction: 0xf0402900
   1699c:	ldmvs	sl, {r1, r4, r5, r7, pc}
   169a0:	rscle	r2, ip, r0, lsl #20
   169a4:	bcs	30df4 <mkdtemp@@Base+0x5ce4>
   169a8:	strls	sp, [r0, -r9, ror #1]
   169ac:	tstvs	sl, r2, lsr #18
   169b0:	andsls	pc, r0, r4, asr #17
   169b4:			; <UNDEFINED> instruction: 0xb10b689b
   169b8:	andsls	pc, r0, r3, asr #17
   169bc:	ldmdavs	sl, {r0, r1, r5, r7, fp, sp, lr}^
   169c0:	smlatblt	r2, r2, r0, r6
   169c4:	stmiavs	r2!, {r2, r4, r6, r7, sp, lr}^
   169c8:	bcs	2ed38 <mkdtemp@@Base+0x3c28>
   169cc:	adcshi	pc, ip, r0
   169d0:	addmi	r6, ip, #5308416	; 0x510000
   169d4:	subsvs	fp, r3, ip, lsl #30
   169d8:			; <UNDEFINED> instruction: 0x605c6093
   169dc:			; <UNDEFINED> instruction: 0xf8d860e3
   169e0:	blcs	22a08 <error@@Base+0x6f34>
   169e4:			; <UNDEFINED> instruction: 0xf8c3d09b
   169e8:			; <UNDEFINED> instruction: 0xe7989010
   169ec:	andsls	pc, r0, r3, asr #17
   169f0:			; <UNDEFINED> instruction: 0x612168a2
   169f4:	adcvs	r6, r3, r3, asr r8
   169f8:	sbcsvs	fp, ip, r3, lsl #2
   169fc:	sbcsvs	r6, r3, r3, ror #17
   16a00:	eorsle	r2, r1, r0, lsl #22
   16a04:	addmi	r6, ip, #5832704	; 0x590000
   16a08:	subsvs	fp, sl, ip, lsl #30
   16a0c:			; <UNDEFINED> instruction: 0x6054609a
   16a10:	stmiavs	r3!, {r1, r5, r6, r7, sp, lr}
   16a14:			; <UNDEFINED> instruction: 0xf8c3e7bd
   16a18:	stmdavs	r2!, {r4, ip, pc}^
   16a1c:	ldmvs	r3, {r0, r5, r8, sp, lr}
   16a20:	tstlt	r3, r3, rrx
   16a24:	stmiavs	r3!, {r2, r3, r4, r6, r7, sp, lr}^
   16a28:	movwlt	r6, #12499	; 0x30d3
   16a2c:	stmdavs	r9, {r0, r5, r6, r7, fp, sp, lr}^
   16a30:	svclt	0x000c428c
   16a34:	addsvs	r6, sl, sl, asr r0
   16a38:	smlalvs	r6, r2, r4, r0
   16a3c:	ldr	r6, [r2, r3, ror #16]
   16a40:	strpl	lr, [r2], #-2518	; 0xfffff62a
   16a44:			; <UNDEFINED> instruction: 0xe010f8d6
   16a48:	cmplt	r4, r5, asr #18
   16a4c:	adcsmi	r6, r3, #6488064	; 0x630000
   16a50:	rsbvs	fp, r5, ip, lsl #30
   16a54:	ldrb	r6, [lr, -r5, lsr #1]
   16a58:			; <UNDEFINED> instruction: 0x4e03e9d6
   16a5c:	stccs	0, cr6, [r0], {236}	; 0xec
   16a60:			; <UNDEFINED> instruction: 0xf8c8d1f4
   16a64:	ldrb	r5, [r6, -r8]
   16a68:	andcs	pc, r8, r8, asr #17
   16a6c:			; <UNDEFINED> instruction: 0xf8c8e7cf
   16a70:	strb	r2, [r1, r8]!
   16a74:	andpl	pc, r8, r8, asr #17
   16a78:			; <UNDEFINED> instruction: 0xf8c8e729
   16a7c:	ldr	ip, [ip, -r8]!
   16a80:	str	r9, [lr, r0, lsl #14]!
   16a84:	strls	r4, [r0, -fp, lsr #12]
   16a88:	strls	lr, [r0, -sp, lsr #15]
   16a8c:	tstvs	sl, r2, lsr #18
   16a90:	andsls	pc, r0, r4, asr #17
   16a94:	tstlt	fp, fp, asr r8
   16a98:	andsls	pc, r0, r3, asr #17
   16a9c:	ldmvs	sl, {r0, r1, r5, r6, fp, sp, lr}
   16aa0:	tstlt	r2, r2, rrx
   16aa4:	stmiavs	r2!, {r2, r4, r6, r7, sp, lr}^
   16aa8:	bcs	2ee18 <mkdtemp@@Base+0x3d08>
   16aac:	stmiavs	r1!, {r1, r2, r5, ip, lr, pc}^
   16ab0:	addmi	r6, ip, #4784128	; 0x490000
   16ab4:	subsvs	fp, r3, ip, lsl #30
   16ab8:	umullsvs	r6, ip, r3, r0
   16abc:			; <UNDEFINED> instruction: 0xf8d860e3
   16ac0:	str	r3, [lr, r8]
   16ac4:	bcs	3c6cc <mkdtemp@@Base+0x115bc>
   16ac8:			; <UNDEFINED> instruction: 0xf8c1d137
   16acc:	tstcs	r1, r0, lsl r0
   16ad0:			; <UNDEFINED> instruction: 0x6119689a
   16ad4:	addsvs	r6, r9, r1, asr r8
   16ad8:	sbcvs	fp, fp, r1, lsl #2
   16adc:	ldrsbvs	r6, [r1], #137	; 0x89
   16ae0:	eorle	r2, lr, r0, lsl #18
   16ae4:	addmi	r6, r3, #72, 16	; 0x480000
   16ae8:	subvs	fp, sl, ip, lsl #30
   16aec:	subsvs	r6, r3, sl, lsl #1
   16af0:	stmdavs	r3!, {r1, r3, r4, r6, r7, sp, lr}^
   16af4:	bls	90a24 <mkdtemp@@Base+0x65914>
   16af8:	ssat	r6, #3, r3, asr #5
   16afc:	andcc	pc, r8, r8, asr #17
   16b00:	ldmvs	r9, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   16b04:	tstlt	r9, r0, lsl #14
   16b08:	stmdbcs	r0, {r0, r3, r8, fp, sp, lr}
   16b0c:	svcge	0x004ef47f
   16b10:	andsls	pc, r0, r2, asr #17
   16b14:	ldmdavs	sl, {r0, r8, sp}^
   16b18:	ldmvs	r1, {r0, r3, r4, r8, sp, lr}
   16b1c:	qaddlt	r6, r9, r1
   16b20:	ldmvs	r9, {r0, r1, r3, r6, r7, sp, lr}^
   16b24:	ldrsblt	r6, [r1, r1]
   16b28:	addmi	r6, r3, #72, 16	; 0x480000
   16b2c:	subvs	fp, sl, ip, lsl #30
   16b30:	addsvs	r6, r3, sl, lsl #1
   16b34:	stmiavs	r3!, {r1, r3, r4, r6, r7, sp, lr}
   16b38:	ldmdbvs	r2, {r3, r4, r5, r8, r9, sl, sp, lr, pc}
   16b3c:	sbcle	r2, r4, r0, lsl #20
   16b40:			; <UNDEFINED> instruction: 0xf8c8e7a4
   16b44:	ldrb	r2, [r2, r8]
   16b48:	andcc	pc, r8, r8, asr #17
   16b4c:			; <UNDEFINED> instruction: 0xf8c8e745
   16b50:	strb	r2, [lr, r8]!
   16b54:	teqcs	r0, r8, lsl #10
   16b58:			; <UNDEFINED> instruction: 0xf7ed2001
   16b5c:	teqlt	r8, r4	; <illegal shifter operand>
   16b60:	movwcs	r4, #1538	; 0x602
   16b64:	movwcc	lr, #31168	; 0x79c0
   16b68:			; <UNDEFINED> instruction: 0xf8426243
   16b6c:	sbcvs	r3, r2, #40, 30	; 0xa0
   16b70:	svclt	0x0000bd08
   16b74:	ldrb	fp, [pc, #256]!	; 16c7c <PEM_write_bio_PrivateKey@plt+0x11c80>
   16b78:	svclt	0x00004770
   16b7c:	movwcs	lr, #2496	; 0x9c0
   16b80:	svclt	0x00004770
   16b84:			; <UNDEFINED> instruction: 0x460db538
   16b88:	stmibvs	r0, {r2, r9, sl, lr}
   16b8c:	ldcl	7, cr15, [r6], {237}	; 0xed
   16b90:			; <UNDEFINED> instruction: 0xf7ed4628
   16b94:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   16b98:	svclt	0x000c61a0
   16b9c:	andeq	pc, r1, pc, rrx
   16ba0:	ldclt	0, cr2, [r8, #-0]
   16ba4:	svcmi	0x00f0e92d
   16ba8:			; <UNDEFINED> instruction: 0x461fb093
   16bac:	ldmib	sp, {r1, r2, r4, r9, sl, lr}^
   16bb0:	adcsmi	r3, ip, #28, 8	; 0x1c000000
   16bb4:	svclt	0x00084ceb
   16bb8:	ldrbtmi	r4, [ip], #-659	; 0xfffffd6d
   16bbc:	movwcs	fp, #7988	; 0x1f34
   16bc0:	b	159f7c8 <mkdtemp@@Base+0x15746b8>
   16bc4:	strmi	r0, [sl], -r7, lsl #4
   16bc8:	svclt	0x000849e7
   16bcc:	stmdapl	r1!, {r0, r8, r9, sp}^
   16bd0:	tstls	r1, r9, lsl #16
   16bd4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   16bd8:			; <UNDEFINED> instruction: 0xf0402b00
   16bdc:			; <UNDEFINED> instruction: 0x210181ba
   16be0:	tstls	r0, r7, lsl #22
   16be4:	msreq	CPSR_fs, r0, lsl #2
   16be8:			; <UNDEFINED> instruction: 0xf7ff3028
   16bec:			; <UNDEFINED> instruction: 0x4605fb37
   16bf0:	bmi	ff7c3178 <mkdtemp@@Base+0xff798068>
   16bf4:	ldrbtmi	r4, [sl], #-3036	; 0xfffff424
   16bf8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16bfc:	subsmi	r9, sl, r1, lsl fp
   16c00:			; <UNDEFINED> instruction: 0x81aaf040
   16c04:	andslt	r4, r3, r8, lsr #12
   16c08:	svchi	0x00f0e8bd
   16c0c:			; <UNDEFINED> instruction: 0xa01cf8dd
   16c10:	tstcs	ip, #3620864	; 0x374000
   16c14:	bleq	153044 <mkdtemp@@Base+0x127f34>
   16c18:			; <UNDEFINED> instruction: 0xf8da900c
   16c1c:	stmib	sp, {r2, lr}^
   16c20:	stmib	sp, {r3, r8, r9, sl, sp, lr}^
   16c24:	stmib	sp, {r1, r3, r8, r9, sp}^
   16c28:	andls	r0, pc, sp
   16c2c:	strmi	fp, [r4], ip, ror #3
   16c30:	movwcs	lr, #2516	; 0x9d4
   16c34:			; <UNDEFINED> instruction: 0x011ce9dd
   16c38:	svclt	0x00084299
   16c3c:	movwle	r4, #21136	; 0x5290
   16c40:	ldrdeq	lr, [r2, -r4]
   16c44:	svclt	0x000842b9
   16c48:	suble	r4, lr, #176, 4
   16c4c:	ldmib	r4, {r0, r1, r2, r3, r4, r7, r9, lr}^
   16c50:	svclt	0x00081004
   16c54:	svclt	0x00364296
   16c58:	strmi	r4, [r4], -r4, lsr #13
   16c5c:	stccs	6, cr4, [r0], {12}
   16c60:			; <UNDEFINED> instruction: 0xf1bcd1e6
   16c64:			; <UNDEFINED> instruction: 0xf0400f00
   16c68:	eorcs	r8, r0, r6, lsr r1
   16c6c:	svc	0x0050f7ed
   16c70:	stmdacs	r0, {r2, r9, sl, lr}
   16c74:	cmnhi	r2, r0	; <UNPREDICTABLE>
   16c78:	abseqs	f7, #5.0
   16c7c:	ldm	lr!, {r2, r7, r9, sl, lr}
   16c80:	stmia	ip!, {r0, r1, r2, r3}
   16c84:	ldm	lr, {r0, r1, r2, r3}
   16c88:	stm	ip, {r0, r1, r2, r3}
   16c8c:			; <UNDEFINED> instruction: 0xf8da000f
   16c90:			; <UNDEFINED> instruction: 0xf1bcc004
   16c94:			; <UNDEFINED> instruction: 0xf0000f00
   16c98:	mvfsm	f0, #3.0
   16c9c:			; <UNDEFINED> instruction: 0x46d6ba90
   16ca0:	blge	75141c <mkdtemp@@Base+0x72630c>
   16ca4:	addsmi	lr, pc, #15
   16ca8:			; <UNDEFINED> instruction: 0x0010f8dc
   16cac:	addsmi	fp, r6, #8, 30
   16cb0:			; <UNDEFINED> instruction: 0x2014f8dc
   16cb4:			; <UNDEFINED> instruction: 0x4602bf36
   16cb8:			; <UNDEFINED> instruction: 0xf04f2101
   16cbc:	bcs	234c0 <error@@Base+0x79ec>
   16cc0:	addhi	pc, r9, r0
   16cc4:	ldmib	ip, {r2, r4, r7, r9, sl, lr}^
   16cc8:	ldrmi	r2, [fp, #768]	; 0x300
   16ccc:	ldrmi	fp, [r2, #3848]	; 0xf08
   16cd0:	ldmib	ip, {r0, r3, r5, r6, r7, r8, r9, ip, lr, pc}^
   16cd4:	adcsmi	r0, r9, #-2147483648	; 0x80000000
   16cd8:	adcsmi	fp, r0, #8, 30
   16cdc:	strtmi	sp, [r0], -r3, ror #7
   16ce0:	ldrbcc	pc, [pc, #79]!	; 16d37 <PEM_write_bio_PrivateKey@plt+0x11d3b>	; <UNPREDICTABLE>
   16ce4:	stc	7, cr15, [sl], #-948	; 0xfffffc4c
   16ce8:	stmib	sp, {r0, r1, r7, r8, r9, sl, sp, lr, pc}^
   16cec:	addsmi	r0, pc, #-2147483648	; 0x80000000
   16cf0:	ldrdeq	lr, [r2, -sp]
   16cf4:	addsmi	fp, r6, #8, 30
   16cf8:	tstcs	ip, #3620864	; 0x374000
   16cfc:	stmib	r4, {r3, r4, r5, r8, r9, sl, fp, ip, sp, pc}^
   16d00:	addsmi	r6, r9, #0, 14
   16d04:	addsmi	fp, r0, #8, 30
   16d08:	stmib	r4, {r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, pc}^
   16d0c:	ldrbmi	r2, [pc], -r2, lsl #6
   16d10:	tsthi	sp, r0, lsl #1	; <UNPREDICTABLE>
   16d14:			; <UNDEFINED> instruction: 0xb3236923
   16d18:	ldmdbvs	fp, {r1, r2, r3, r4, r9, sl, lr}^
   16d1c:	mvnsle	r2, r0, lsl #22
   16d20:	ldrdeq	lr, [r0, -r4]
   16d24:	movweq	lr, #6736	; 0x1a50
   16d28:			; <UNDEFINED> instruction: 0xf110d011
   16d2c:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp}^
   16d30:			; <UNDEFINED> instruction: 0xf1412302
   16d34:	ldrbmi	r3, [fp, #-3071]	; 0xfffff401
   16d38:	ldrbmi	fp, [r2, #-3848]	; 0xfffff0f8
   16d3c:	ldmib	r6, {r0, r5, r8, r9, ip, lr, pc}^
   16d40:	addmi	r2, fp, #0, 6
   16d44:	addmi	fp, r2, #8, 30
   16d48:	stmib	r4, {r3, r4, r5, r8, r9, sl, fp, ip, sp, pc}^
   16d4c:	ldrtmi	r2, [r1], -r0, lsl #6
   16d50:			; <UNDEFINED> instruction: 0xf7fe4638
   16d54:			; <UNDEFINED> instruction: 0x4630ffb3
   16d58:	bl	ffc54d14 <mkdtemp@@Base+0xffc29c04>
   16d5c:	blcs	311f0 <mkdtemp@@Base+0x60e0>
   16d60:	stmibvs	r6!, {r1, r3, r4, r6, r7, r8, ip, lr, pc}
   16d64:	ldmdbvs	r3!, {r1, r2, r3, r5, r6, r8, ip, sp, pc}^
   16d68:	svclt	0x0018429c
   16d6c:	tstle	r4, r2, lsr #12
   16d70:	ldmibvs	r3!, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   16d74:			; <UNDEFINED> instruction: 0xb1234632
   16d78:	ldmdbvs	r3!, {r1, r2, r3, r4, r9, sl, lr}
   16d7c:	smlalsle	r4, r8, r3, r2
   16d80:	ldrtmi	lr, [fp], lr, asr #15
   16d84:	ldmib	r4, {r5, sp, lr, pc}^
   16d88:	mrrcne	3, 0, r2, r9, cr2
   16d8c:			; <UNDEFINED> instruction: 0xf1b2bf08
   16d90:			; <UNDEFINED> instruction: 0xd0123fff
   16d94:	stmdaeq	r1, {r1, r4, r8, ip, sp, lr, pc}
   16d98:			; <UNDEFINED> instruction: 0x6700e9da
   16d9c:	stmdbeq	r0, {r0, r1, r6, r8, ip, sp, lr, pc}
   16da0:	svclt	0x000845b9
   16da4:			; <UNDEFINED> instruction: 0xf4ff45b0
   16da8:	ldmib	sl, {r2, r5, r8, r9, sl, fp, sp, pc}^
   16dac:	adcsmi	r6, fp, #524288	; 0x80000
   16db0:	adcsmi	fp, r2, #8, 30
   16db4:	stmib	r4, {r3, r4, r5, r8, r9, sl, fp, ip, sp, pc}^
   16db8:	ldrbmi	r6, [r1], -r2, lsl #14
   16dbc:			; <UNDEFINED> instruction: 0xf7fe4658
   16dc0:	usub16mi	pc, r0, sp	; <UNPREDICTABLE>
   16dc4:	bl	feed4d80 <mkdtemp@@Base+0xfeea9c70>
   16dc8:			; <UNDEFINED> instruction: 0xf7ff4620
   16dcc:			; <UNDEFINED> instruction: 0x4682f8bb
   16dd0:	bicsle	r2, r8, r0, lsl #16
   16dd4:	cdp	7, 1, cr14, cr7, cr13, {0}
   16dd8:	usatmi	fp, #18, r0, lsl #21
   16ddc:			; <UNDEFINED> instruction: 0xf8c43101
   16de0:	stmib	r4, {r3, r4, lr, pc}^
   16de4:			; <UNDEFINED> instruction: 0xf04f2204
   16de8:	mvnvs	r0, r1, lsl #6
   16dec:			; <UNDEFINED> instruction: 0xf8ccbf14
   16df0:			; <UNDEFINED> instruction: 0xf8cc4014
   16df4:	stmibvs	r7!, {r4, lr}
   16df8:	tstcs	r0, r2, lsr #12
   16dfc:	strtmi	r2, [r6], r1, lsl #12
   16e00:	sub	fp, r3, pc, ror #19
   16e04:			; <UNDEFINED> instruction: 0xf8d0b120
   16e08:			; <UNDEFINED> instruction: 0xf1bcc01c
   16e0c:	subsle	r0, r9, r1, lsl #30
   16e10:	addsmi	r6, r0, #56, 18	; 0xe0000
   16e14:	mvnsvs	sp, r0, asr #32
   16e18:	bicsvs	r6, lr, pc, asr r9
   16e1c:	cmpvs	r8, r8, lsr r9
   16e20:	orrvs	fp, r3, r0, lsl #2
   16e24:			; <UNDEFINED> instruction: 0x61b86998
   16e28:	suble	r2, r8, r0, lsl #16
   16e2c:	adcmi	r6, r3, #4, 18	; 0x10000
   16e30:	tstvs	r7, ip, lsl #30
   16e34:	teqvs	fp, r7, asr #2
   16e38:	ldmibvs	r7, {r0, r1, r2, r3, r4, r7, r8, sp, lr}
   16e3c:	ldmibvs	fp!, {r0, r1, r2, r3, r5, r8, r9, ip, sp, pc}^
   16e40:			; <UNDEFINED> instruction: 0xd1222b01
   16e44:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r7, r8, fp, sp, lr}
   16e48:	ldrhle	r4, [fp, #40]	; 0x28
   16e4c:			; <UNDEFINED> instruction: 0xb1206958
   16e50:			; <UNDEFINED> instruction: 0xc01cf8d0
   16e54:	svceq	0x0001f1bc
   16e58:	ldmdbvs	r8!, {r2, r4, r5, ip, lr, pc}^
   16e5c:			; <UNDEFINED> instruction: 0xd0524290
   16e60:	ldmdbvs	pc, {r0, r3, r4, r5, r6, r7, r8, sp, lr}	; <UNPREDICTABLE>
   16e64:	ldmdbvs	r8!, {r1, r2, r3, r4, r6, r7, r8, sp, lr}^
   16e68:	tstlt	r0, r8, lsl r1
   16e6c:	ldmibvs	r8, {r0, r1, r7, r8, sp, lr}
   16e70:	stmdacs	r0, {r3, r4, r5, r7, r8, sp, lr}
   16e74:	stmdbvs	r4, {r2, r6, ip, lr, pc}
   16e78:	svclt	0x000c42a3
   16e7c:	cmpvs	r7, r7, lsl #2
   16e80:	orrsvs	r6, pc, fp, ror r1	; <UNPREDICTABLE>
   16e84:	svccs	0x00006997
   16e88:			; <UNDEFINED> instruction: 0x4674d1d9
   16e8c:	ldrdcc	pc, [r4], -sl
   16e90:	ldrbmi	r2, [pc], -r0, lsl #4
   16e94:			; <UNDEFINED> instruction: 0xe73d61da
   16e98:	teqvs	r8, r0, asr r9
   16e9c:	suble	r2, r4, r0, lsl #16
   16ea0:	ldmibvs	r8!, {r0, r1, r2, r7, r8, sp, lr}
   16ea4:			; <UNDEFINED> instruction: 0xb1986190
   16ea8:	adcsmi	r6, ip, #4, 18	; 0x10000
   16eac:	tstvs	r2, ip, lsl #30
   16eb0:	ldrmi	r6, [r0], -r2, asr #2
   16eb4:			; <UNDEFINED> instruction: 0x61ba6157
   16eb8:			; <UNDEFINED> instruction: 0x4607463a
   16ebc:			; <UNDEFINED> instruction: 0xf8cae7ab
   16ec0:	ldr	r7, [r8, r4]!
   16ec4:	ldrmi	r6, [sl], -r1, asr #3
   16ec8:			; <UNDEFINED> instruction: 0xf8c361f9
   16ecc:			; <UNDEFINED> instruction: 0xe7b4c01c
   16ed0:	andcs	pc, r4, sl, asr #17
   16ed4:	ldmib	ip, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   16ed8:	adcsmi	r3, ip, #33554432	; 0x2000000
   16edc:	adcsmi	fp, r3, #8, 30
   16ee0:	strcc	lr, [r2], #-2509	; 0xfffff633
   16ee4:	mcrge	4, 6, pc, cr1, cr15, {7}	; <UNPREDICTABLE>
   16ee8:	movwcs	lr, #2524	; 0x9dc
   16eec:			; <UNDEFINED> instruction: 0x011ce9dd
   16ef0:	svclt	0x00084299
   16ef4:	svclt	0x00284290
   16ef8:			; <UNDEFINED> instruction: 0xf4ff4664
   16efc:			; <UNDEFINED> instruction: 0xe6f6aeb6
   16f00:	andvc	pc, r4, sl, asr #17
   16f04:	ldmdbvs	r0, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   16f08:	mvnlt	r6, r8, ror r1
   16f0c:	ldmibvs	r8!, {r0, r1, r2, r7, r8, sp, lr}
   16f10:	lslslt	r6, r0	; <illegal shifter operand>
   16f14:	adcsmi	r6, ip, #4, 18	; 0x10000
   16f18:	tstvs	r2, ip, lsl #30
   16f1c:	ldrmi	r6, [r0], -r2, asr #2
   16f20:			; <UNDEFINED> instruction: 0x61ba6117
   16f24:			; <UNDEFINED> instruction: 0x4607463a
   16f28:			; <UNDEFINED> instruction: 0x4618e79a
   16f2c:			; <UNDEFINED> instruction: 0xe7bb6193
   16f30:			; <UNDEFINED> instruction: 0xf8c42301
   16f34:	stmib	r4, {r3, r4, lr, pc}^
   16f38:	mvnvs	ip, r4, lsl #24
   16f3c:	andmi	pc, r4, sl, asr #17
   16f40:			; <UNDEFINED> instruction: 0xf8cae759
   16f44:	strb	r2, [sl, r4]!
   16f48:	orrsvs	r4, r3, r8, lsl r6
   16f4c:	ldrbmi	lr, [pc], -r2, ror #15
   16f50:			; <UNDEFINED> instruction: 0xf06fe6e0
   16f54:	strb	r0, [ip], -r9, lsl #10
   16f58:	ldcl	7, cr15, [r2, #948]!	; 0x3b4
   16f5c:	streq	pc, [r1, #-111]	; 0xffffff91
   16f60:	svclt	0x0000e647
   16f64:	andeq	sl, r4, sl, lsl #29
   16f68:	muleq	r0, r4, r5
   16f6c:	andeq	sl, r4, lr, asr #28
   16f70:	addlt	fp, r3, r0, lsr r5
   16f74:			; <UNDEFINED> instruction: 0x461d4614
   16f78:	strmi	lr, [r0, #-2509]	; 0xfffff633
   16f7c:	mrc2	7, 0, pc, cr2, cr15, {7}
   16f80:	ldclt	0, cr11, [r0, #-12]!
   16f84:	mvnsmi	lr, #737280	; 0xb4000
   16f88:	ldclmi	0, cr11, [r6, #-532]!	; 0xfffffdec
   16f8c:	ldclmi	6, cr4, [r6], #-44	; 0xffffffd4
   16f90:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   16f94:			; <UNDEFINED> instruction: 0xf8cd447d
   16f98:			; <UNDEFINED> instruction: 0xf1009000
   16f9c:	ldrmi	r0, [r6], -ip, lsr #2
   16fa0:	ldrmi	r5, [sl], -ip, lsr #18
   16fa4:	blge	a304c <mkdtemp@@Base+0x77f3c>
   16fa8:	strls	r6, [r3], #-2084	; 0xfffff7dc
   16fac:	streq	pc, [r0], #-79	; 0xffffffb1
   16fb0:			; <UNDEFINED> instruction: 0xf954f7ff
   16fb4:	cmnlt	r0, r5, lsl #12
   16fb8:	blmi	1ae9970 <mkdtemp@@Base+0x1abe860>
   16fbc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16fc0:	blls	f1030 <mkdtemp@@Base+0xc5f20>
   16fc4:			; <UNDEFINED> instruction: 0xf040405a
   16fc8:	strtmi	r8, [r8], -sl, asr #1
   16fcc:	pop	{r0, r2, ip, sp, pc}
   16fd0:			; <UNDEFINED> instruction: 0x211483f0
   16fd4:			; <UNDEFINED> instruction: 0xf7ed4648
   16fd8:			; <UNDEFINED> instruction: 0x4604e996
   16fdc:			; <UNDEFINED> instruction: 0xf0002800
   16fe0:			; <UNDEFINED> instruction: 0x463080b8
   16fe4:	stc	7, cr15, [lr, #948]	; 0x3b4
   16fe8:	eorvs	r4, r0, r0, lsl #13
   16fec:			; <UNDEFINED> instruction: 0xf0002800
   16ff0:	svcls	0x000280b0
   16ff4:	mcrcs	8, 0, r6, cr0, cr14, {5}
   16ff8:	adchi	pc, r2, r0
   16ffc:			; <UNDEFINED> instruction: 0x46406831
   17000:	svc	0x00aef7ed
   17004:	svclt	0x00b81e02
   17008:	blle	711dc <mkdtemp@@Base+0x460cc>
   1700c:	ldmvs	r3!, {r2, r4, r5, r6, ip, lr, pc}
   17010:	ldrmi	fp, [lr], -fp, lsl #2
   17014:	bcs	50fe4 <mkdtemp@@Base+0x25ed4>
   17018:	stmib	r4, {r1, r2, r5, r6, r7, sp, lr}^
   1701c:			; <UNDEFINED> instruction: 0xf04f3301
   17020:			; <UNDEFINED> instruction: 0x61210101
   17024:	adcsvs	fp, r4, ip, lsr #31
   17028:	stmiavs	r2!, {r2, r4, r5, r6, sp, lr}^
   1702c:	suble	r2, r4, r0, lsl #20
   17030:			; <UNDEFINED> instruction: 0xf04f2000
   17034:	ands	r0, fp, r1, lsl #24
   17038:	stmdbvs	lr, {r0, r4, r8, ip, sp, pc}
   1703c:	subsle	r2, r6, r1, lsl #28
   17040:	adcmi	r6, r1, #5308416	; 0x510000
   17044:	tstvs	r0, sp, lsr r0
   17048:			; <UNDEFINED> instruction: 0xf8c3689a
   1704c:	ldmdavs	r1, {r4, lr, pc}^
   17050:	swplt	r6, r9, [r1]
   17054:	ldmvs	r9, {r0, r1, r3, r6, r7, sp, lr}^
   17058:	stmdbcs	r0, {r0, r4, r6, r7, sp, lr}
   1705c:	stmdavs	lr, {r0, r2, r6, ip, lr, pc}^
   17060:	svclt	0x000c42b3
   17064:	addvs	r6, sl, sl, asr #32
   17068:	sbcsvs	r6, sl, r3, asr r0
   1706c:			; <UNDEFINED> instruction: 0xb32268e2
   17070:	blcs	714c4 <mkdtemp@@Base+0x463b4>
   17074:	ldmvs	r3, {r0, r5, r8, ip, lr, pc}^
   17078:	addsmi	r6, r1, #5832704	; 0x590000
   1707c:	ldmvs	r9, {r2, r3, r4, r6, r7, r8, ip, lr, pc}
   17080:	stmdbvs	lr, {r0, r4, r8, ip, sp, pc}
   17084:	eorsle	r2, r2, r1, lsl #28
   17088:	adcmi	r6, r1, #9502720	; 0x910000
   1708c:	tstvs	r0, ip, lsr r0
   17090:			; <UNDEFINED> instruction: 0xf8c3685a
   17094:	ldmvs	r1, {r4, lr, pc}
   17098:	qaddlt	r6, r9, r1
   1709c:	ldmvs	lr, {r0, r1, r3, r6, r7, sp, lr}^
   170a0:	mcrcs	0, 0, r6, cr0, cr6, {6}
   170a4:	ldmdavs	r1!, {r1, r6, ip, lr, pc}^
   170a8:	svclt	0x000c428b
   170ac:	adcsvs	r6, r2, r2, ror r0
   170b0:	smullsvs	r6, sl, r3, r0
   170b4:	bcs	31444 <mkdtemp@@Base+0x6334>
   170b8:	ldmvs	fp!, {r1, r3, r4, r6, r7, r8, ip, lr, pc}
   170bc:	tstvs	sl, r0, lsl #4
   170c0:	stmiavs	r1!, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   170c4:	stmdbcs	r0, {r0, r4, r6, sp, lr}
   170c8:	sbcvs	sp, sl, r7, lsr r0
   170cc:	ldrdvs	r6, [r6], #134	; 0x86	; <UNPREDICTABLE>
   170d0:	eorle	r2, sp, r0, lsl #28
   170d4:	addsmi	r6, r1, #7405568	; 0x710000
   170d8:	rsbsvs	fp, r4, ip, lsl #30
   170dc:			; <UNDEFINED> instruction: 0x462160b4
   170e0:	sbcsvs	r6, r4, r2, lsr #1
   170e4:			; <UNDEFINED> instruction: 0x460a4614
   170e8:	adcsvs	lr, sl, sp, lsr #15
   170ec:			; <UNDEFINED> instruction: 0x6108e7bc
   170f0:	tstvs	r0, ip, lsl r6
   170f4:			; <UNDEFINED> instruction: 0xe7b9611e
   170f8:	ldrmi	r4, [r5], -r0, asr #12
   170fc:	b	7d50b8 <mkdtemp@@Base+0x7a9fa8>
   17100:			; <UNDEFINED> instruction: 0xf7ed4620
   17104:	smmla	r7, ip, sl, lr
   17108:	addsvs	r6, r1, r1, ror #16
   1710c:	smullvs	fp, sl, r1, r1
   17110:	ldrdvs	r6, [r6], #134	; 0x86	; <UNPREDICTABLE>
   17114:	ldmdavs	r1!, {r1, r2, r3, r4, r6, r7, r8, ip, sp, pc}^
   17118:	svclt	0x000c4291
   1711c:	adcsvs	r6, r4, r4, ror r0
   17120:	rsbvs	r4, r2, r1, lsr #12
   17124:			; <UNDEFINED> instruction: 0x461460d4
   17128:	ldr	r4, [r0, sl, lsl #12]!
   1712c:			; <UNDEFINED> instruction: 0xe7bf60ba
   17130:			; <UNDEFINED> instruction: 0xe7d460bc
   17134:	rscvs	r4, r3, lr, lsl r6
   17138:	ldrmi	lr, [lr], -sp, ror #15
   1713c:	strb	r6, [r9, r3, ror #1]
   17140:	strpl	lr, [r2, #-2500]	; 0xfffff63c
   17144:			; <UNDEFINED> instruction: 0xf8c46065
   17148:	adcsvs	r9, ip, r0, lsl r0
   1714c:	adcsvs	lr, ip, sp, ror #14
   17150:	strtmi	lr, [r0], -r6, ror #15
   17154:	streq	pc, [r1, #-111]	; 0xffffff91
   17158:	ldmib	r0!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1715c:			; <UNDEFINED> instruction: 0xf7ede72c
   17160:	svclt	0x0000ecf0
   17164:			; <UNDEFINED> instruction: 0x0004aab0
   17168:	muleq	r0, r4, r5
   1716c:	andeq	sl, r4, r8, lsl #21
   17170:	blmi	6299d4 <mkdtemp@@Base+0x5fe8c4>
   17174:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   17178:	ldmpl	r3, {r0, r2, r9, sl, lr}^
   1717c:	strmi	fp, [r8], -r5, lsl #1
   17180:	ldmdavs	fp, {r2, r3, r9, sl, lr}
   17184:			; <UNDEFINED> instruction: 0xf04f9303
   17188:			; <UNDEFINED> instruction: 0xf7f80300
   1718c:	ldmdbmi	r2, {r0, r4, r5, r7, fp, ip, sp, lr, pc}
   17190:	tstcc	r0, r9, ror r4
   17194:	ldmdami	r1, {r1, r9, sl, lr}
   17198:			; <UNDEFINED> instruction: 0xf0044478
   1719c:	bge	d67c8 <mkdtemp@@Base+0xab6b8>
   171a0:	strtmi	sl, [r0], -r1, lsl #18
   171a4:	stc2	7, cr15, [sl, #-1016]!	; 0xfffffc08
   171a8:	ldmib	sp, {r3, r5, r8, fp, ip, sp, pc}^
   171ac:			; <UNDEFINED> instruction: 0xf1051201
   171b0:			; <UNDEFINED> instruction: 0xf7ff001c
   171b4:	bmi	2d5550 <mkdtemp@@Base+0x2aa440>
   171b8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   171bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   171c0:	subsmi	r9, sl, r3, lsl #22
   171c4:	andlt	sp, r5, r1, lsl #2
   171c8:			; <UNDEFINED> instruction: 0xf7edbd30
   171cc:	svclt	0x0000ecba
   171d0:	ldrdeq	sl, [r4], -r0
   171d4:	muleq	r0, r4, r5
   171d8:	andeq	sl, r1, r4, ror r9
   171dc:	andeq	sl, r1, r8, lsr #14
   171e0:	andeq	sl, r4, sl, lsl #17
   171e4:	ldrblt	r4, [r0, #-2828]!	; 0xfffff4f4
   171e8:	stmdami	ip, {r0, r2, r9, sl, lr}
   171ec:			; <UNDEFINED> instruction: 0x460e447b
   171f0:	msreq	CPSR_fs, r3, lsl #2
   171f4:			; <UNDEFINED> instruction: 0x46144478
   171f8:	ldc2l	0, cr15, [sl, #-16]
   171fc:	tstle	r7, r4, lsl ip
   17200:	eoreq	pc, r0, r5, lsl #2
   17204:	ldrtmi	r4, [r1], -r2, lsr #12
   17208:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1720c:	stmiblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17210:	andeq	pc, r3, pc, rrx
   17214:	svclt	0x0000bd70
   17218:	andeq	sl, r1, r8, lsl r9
   1721c:	andeq	sl, r1, r0, ror #13
   17220:	ldrblt	r4, [r0, #-2828]!	; 0xfffff4f4
   17224:	stmdami	ip, {r0, r2, r9, sl, lr}
   17228:			; <UNDEFINED> instruction: 0x460e447b
   1722c:	cmpeq	r4, r3, lsl #2	; <UNPREDICTABLE>
   17230:			; <UNDEFINED> instruction: 0x46144478
   17234:	ldc2	0, cr15, [ip, #-16]!
   17238:	tstle	r7, r0, lsr #24
   1723c:	eoreq	pc, r4, r5, lsl #2
   17240:	ldrtmi	r4, [r1], -r2, lsr #12
   17244:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   17248:	stmdblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1724c:	andeq	pc, r3, pc, rrx
   17250:	svclt	0x0000bd70
   17254:	ldrdeq	sl, [r1], -ip
   17258:			; <UNDEFINED> instruction: 0x0001a6b8
   1725c:			; <UNDEFINED> instruction: 0x4605b530
   17260:	strmi	fp, [r8], -r3, lsl #1
   17264:			; <UNDEFINED> instruction: 0xf7f8460c
   17268:	biclt	pc, r0, r9, lsl sl	; <UNPREDICTABLE>
   1726c:	ldmib	r3, {r0, r1, r5, r6, sl, fp, sp, lr}^
   17270:	blvs	fe717680 <mkdtemp@@Base+0xfe6ec570>
   17274:	andeq	lr, r1, #80, 20	; 0x50000
   17278:	ldmdbvs	sl, {r0, r1, r2, r8, ip, lr, pc}
   1727c:	strtmi	r4, [r8], -r1, lsr #12
   17280:	pop	{r0, r1, ip, sp, pc}
   17284:			; <UNDEFINED> instruction: 0xf7ff4030
   17288:	stmib	sp, {r0, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, pc}^
   1728c:	strmi	r0, [r2], -r0, lsl #2
   17290:	strtmi	r4, [r8], -fp, lsl #12
   17294:			; <UNDEFINED> instruction: 0xf7ff4621
   17298:	andlt	pc, r3, r5, lsl #25
   1729c:			; <UNDEFINED> instruction: 0x4621bd30
   172a0:	andlt	r4, r3, r8, lsr #12
   172a4:	ldrhtmi	lr, [r0], -sp
   172a8:	svclt	0x0062f7ff
   172ac:	svcmi	0x00f0e92d
   172b0:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
   172b4:	strmi	r8, [r8], r4, lsl #22
   172b8:	ldmib	r0, {r0, r2, r3, r4, r7, ip, sp, pc}^
   172bc:	andcs	r4, r0, r2, lsl #10
   172c0:	andcc	lr, r4, #3358720	; 0x334000
   172c4:	bcs	1a55648 <mkdtemp@@Base+0x1a2a538>
   172c8:	bcc	1a5564c <mkdtemp@@Base+0x1a2a53c>
   172cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   172d0:	tstls	fp, #1769472	; 0x1b0000
   172d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   172d8:	movweq	lr, #23124	; 0x5a54
   172dc:			; <UNDEFINED> instruction: 0xf0009019
   172e0:			; <UNDEFINED> instruction: 0xf7f781db
   172e4:	strmi	pc, [r3], r7, lsl #19
   172e8:			; <UNDEFINED> instruction: 0xf0002800
   172ec:			; <UNDEFINED> instruction: 0xf8df8376
   172f0:	andcs	r1, r8, #72, 20	; 0x48000
   172f4:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   172f8:			; <UNDEFINED> instruction: 0xf7fd3160
   172fc:	pkhtbmi	pc, r2, r5, asr #24	; <UNPREDICTABLE>
   17300:	ldmdals	r9, {r4, r5, r7, r8, ip, sp, pc}
   17304:	ldmdb	sl, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17308:			; <UNDEFINED> instruction: 0xf7f74658
   1730c:			; <UNDEFINED> instruction: 0xf8dffa01
   17310:			; <UNDEFINED> instruction: 0xf8df2a2c
   17314:	ldrbtmi	r3, [sl], #-2592	; 0xfffff5e0
   17318:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1731c:	subsmi	r9, sl, fp, lsl fp
   17320:	strhi	pc, [r2], #64	; 0x40
   17324:	andslt	r4, sp, r0, asr r6
   17328:	blhi	152624 <mkdtemp@@Base+0x127514>
   1732c:	svchi	0x00f0e8bd
   17330:	strbmi	r2, [r0], -r1, lsl #2
   17334:	stc2	7, cr15, [ip, #-1012]!	; 0xfffffc0c
   17338:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1733c:	ldmib	r9, {r0, r5, r6, r7, r8, ip, lr, pc}^
   17340:	strbmi	r2, [r0], -r0, lsl #6
   17344:	stc2l	7, cr15, [ip], #1012	; 0x3f4
   17348:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1734c:	ldmib	r9, {r0, r3, r4, r6, r7, r8, ip, lr, pc}^
   17350:	strbmi	r2, [r0], -r2, lsl #6
   17354:	stc2l	7, cr15, [r4], #1012	; 0x3f4
   17358:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1735c:	ldmib	r9, {r0, r4, r6, r7, r8, ip, lr, pc}^
   17360:	strbmi	r2, [r0], -r4, lsl #6
   17364:	ldc2l	7, cr15, [ip], {253}	; 0xfd
   17368:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1736c:	strmi	sp, [r2], -r9, asr #3
   17370:	strbmi	r4, [r0], -r1, lsl #12
   17374:	mrc2	7, 3, pc, cr14, cr13, {7}
   17378:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1737c:			; <UNDEFINED> instruction: 0xf8d9d1c1
   17380:			; <UNDEFINED> instruction: 0x46401018
   17384:	mrc2	7, 5, pc, cr8, cr13, {7}
   17388:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1738c:			; <UNDEFINED> instruction: 0xf8d9d1b9
   17390:	movwls	r3, #57384	; 0xe028
   17394:			; <UNDEFINED> instruction: 0xf0002b00
   17398:	mcr	3, 0, r8, cr9, cr4, {2}
   1739c:	stmib	sp, {r4, r9, fp, pc}^
   173a0:	ssatmi	r0, #17, r4, lsl #18
   173a4:			; <UNDEFINED> instruction: 0xf8cd46b9
   173a8:	stmdals	ip, {r4, r5, ip, sp, pc}
   173ac:	blx	1b55390 <mkdtemp@@Base+0x1b2a280>
   173b0:			; <UNDEFINED> instruction: 0xf920f7f7
   173b4:	beq	452bdc <mkdtemp@@Base+0x427acc>
   173b8:			; <UNDEFINED> instruction: 0xf0002800
   173bc:	blls	3b84a0 <mkdtemp@@Base+0x38d390>
   173c0:	mcr	8, 0, r6, cr8, cr11, {0}
   173c4:	blcs	25e0c <error@@Base+0xa338>
   173c8:	addshi	pc, r1, #0
   173cc:	stmdbls	ip, {r3, r4, r9, sl, lr}
   173d0:	stc2	7, cr15, [r8, #-992]	; 0xfffffc20
   173d4:	stmdacs	r0, {r0, r1, r9, sl, lr}
   173d8:	eorhi	pc, r6, #64	; 0x40
   173dc:	stmdals	ip, {r9, sp}
   173e0:			; <UNDEFINED> instruction: 0xf7fd4611
   173e4:	strmi	pc, [r3], -r7, asr #28
   173e8:			; <UNDEFINED> instruction: 0xf0402800
   173ec:	blls	3b7c68 <mkdtemp@@Base+0x38cb58>
   173f0:	stccs	8, cr6, [r0, #-372]	; 0xfffffe8c
   173f4:	sbchi	pc, sp, #0
   173f8:	pushvs	{r0, r1, r3, r5, r7, r9, sl, lr}
   173fc:	mvnsle	r2, r0, lsl #26
   17400:	stmib	sp, {r8, r9, sp}^
   17404:	vmla.f16	s16, s16, s20
   17408:			; <UNDEFINED> instruction: 0x462c5a90
   1740c:			; <UNDEFINED> instruction: 0x461d46d9
   17410:	tstls	r2, #152, 12	; 0x9800000
   17414:			; <UNDEFINED> instruction: 0x46489313
   17418:	ldc2	7, cr15, [r4, #1016]	; 0x3f8
   1741c:	ldrdvs	lr, [r2, -r9]
   17420:			; <UNDEFINED> instruction: 0xf0002800
   17424:	ldmib	r0, {r0, r5, r6, r9, pc}^
   17428:	blne	fe4a0030 <mkdtemp@@Base+0xfe474f20>
   1742c:			; <UNDEFINED> instruction: 0x0c01eb63
   17430:			; <UNDEFINED> instruction: 0x3700e9d9
   17434:	strmi	r4, [lr], sl, lsr #13
   17438:	eorsls	pc, r4, sp, asr #17
   1743c:	strcc	r9, [r1], -pc, lsl #4
   17440:	andeq	pc, r0, #79	; 0x4f
   17444:	tsteq	r0, lr, asr #2	; <UNPREDICTABLE>
   17448:	bl	185e028 <mkdtemp@@Base+0x1832f18>
   1744c:	strls	r0, [sl], -r7, lsl #2
   17450:			; <UNDEFINED> instruction: 0xf04f910b
   17454:	ldmib	sp, {r8, lr}^
   17458:	adcsmi	r5, r2, #10485760	; 0xa00000
   1745c:	svclt	0x00089a0f
   17460:	strtmi	r4, [r9], r9, lsr #5
   17464:			; <UNDEFINED> instruction: 0xf04f46b3
   17468:	stmib	sp, {r8, lr}^
   1746c:	svclt	0x00382c08
   17470:	stmdbmi	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   17474:			; <UNDEFINED> instruction: 0x5608e9dd
   17478:	andeq	pc, r0, #79	; 0x4f
   1747c:			; <UNDEFINED> instruction: 0xf04fbf38
   17480:	adcsmi	r0, r2, #0, 22
   17484:	adcmi	fp, r9, #8, 30
   17488:	stmib	sp, {r3, r4, r5, r8, r9, sl, fp, ip, sp, pc}^
   1748c:	sfmcs	f1, 4, [r0], {8}
   17490:	tsthi	r8, r0, asr #32	; <UNPREDICTABLE>
   17494:	beq	12535d8 <mkdtemp@@Base+0x12284c8>
   17498:	ldrbmi	r2, [r3], -r0, lsl #4
   1749c:	strcs	r4, [r0, #-1686]	; 0xfffff96a
   174a0:	stmib	sp, {r9, sl, sp}^
   174a4:	strmi	r5, [r6], -r6, lsl #12
   174a8:	strbmi	r2, [r9], -r8, lsl #10
   174ac:	b	13e8e74 <mkdtemp@@Base+0x13bdd64>
   174b0:	b	13de6e4 <mkdtemp@@Base+0x13b35d4>
   174b4:	b	131d6c0 <mkdtemp@@Base+0x12f25b0>
   174b8:	mcrcs	12, 0, r6, cr0, cr1, {4}
   174bc:	cmphi	r1, r0, asr #32	; <UNPREDICTABLE>
   174c0:	streq	lr, [r5, #-2840]	; 0xfffff4e8
   174c4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   174c8:			; <UNDEFINED> instruction: 0x0c00eb4c
   174cc:	ldmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   174d0:	strcs	r2, [r0, -r0, lsl #12]
   174d4:	stmdals	r6, {r0, r1, r2, r8, sl, ip, sp}
   174d8:	stfeqd	f7, [r0], {76}	; 0x4c
   174dc:	bl	139d650 <mkdtemp@@Base+0x1372540>
   174e0:	movwcc	r0, #32267	; 0x7e0b
   174e4:	mvfeqsm	f7, #0.5
   174e8:	bl	139db5c <mkdtemp@@Base+0x1372a4c>
   174ec:	ldmdane	fp, {r0, r1, r2, r9, sl, fp}
   174f0:	bl	13bd514 <mkdtemp@@Base+0x1392404>
   174f4:	bl	69acfc <mkdtemp@@Base+0x66fbec>
   174f8:	bl	1099d04 <mkdtemp@@Base+0x106ebf4>
   174fc:			; <UNDEFINED> instruction: 0xf11a0b0b
   17500:	b	13d9d24 <mkdtemp@@Base+0x13aec14>
   17504:			; <UNDEFINED> instruction: 0xf14b01de
   17508:	ldmeq	r8, {r8, r9, fp}^
   1750c:	beq	1d217c <mkdtemp@@Base+0x1a706c>
   17510:	subvc	lr, lr, r0, asr #20
   17514:	bleq	212248 <mkdtemp@@Base+0x1e7138>
   17518:	b	13e8b44 <mkdtemp@@Base+0x13bda34>
   1751c:	svclt	0x000802d5
   17520:	b	13e8b28 <mkdtemp@@Base+0x13bda18>
   17524:	b	109849c <mkdtemp@@Base+0x106d38c>
   17528:	b	13f3e60 <mkdtemp@@Base+0x13c8d50>
   1752c:	svclt	0x003d06da
   17530:	strbmi	r4, [r9], -r0, asr #12
   17534:	strcs	r2, [r2, #-1313]!	; 0xfffffadf
   17538:	b	13e7f6c <mkdtemp@@Base+0x13bce5c>
   1753c:	svclt	0x000807db
   17540:	b	11a7f50 <mkdtemp@@Base+0x117ce40>
   17544:	svclt	0x003e764b
   17548:			; <UNDEFINED> instruction: 0x46194610
   1754c:	addmi	r2, pc, #32, 10	; 0x8000000
   17550:	addmi	fp, r6, #8, 30
   17554:	tsthi	r9, r0, asr #1	; <UNPREDICTABLE>
   17558:			; <UNDEFINED> instruction: 0xf1a4b344
   1755c:	strcs	r0, [r0], -r1, lsr #6
   17560:			; <UNDEFINED> instruction: 0xf383fab3
   17564:	adcmi	r0, r5, #1490944	; 0x16c000
   17568:			; <UNDEFINED> instruction: 0xf043bf18
   1756c:	blcs	18178 <PEM_write_bio_PrivateKey@plt+0x1317c>
   17570:	sbchi	pc, r7, r0
   17574:			; <UNDEFINED> instruction: 0xf0002c22
   17578:	svcls	0x000c81c9
   1757c:	ldrtmi	r4, [r8], -r1, lsr #12
   17580:	stc2l	7, cr15, [r2], #-1012	; 0xfffffc0c
   17584:			; <UNDEFINED> instruction: 0xf0402800
   17588:	mrc	0, 0, r8, cr8, cr15, {6}
   1758c:			; <UNDEFINED> instruction: 0x46381a10
   17590:	stc2l	7, cr15, [r2, #1012]	; 0x3f4
   17594:			; <UNDEFINED> instruction: 0xf0402800
   17598:	mrc	0, 0, r8, cr8, cr7, {6}
   1759c:			; <UNDEFINED> instruction: 0xf7f70a10
   175a0:	adcmi	pc, r5, #1884160	; 0x1cc000
   175a4:	mvfcss	f5, f2
   175a8:	adchi	pc, r8, r0
   175ac:	beq	452e14 <mkdtemp@@Base+0x427d04>
   175b0:			; <UNDEFINED> instruction: 0xf96af7f7
   175b4:			; <UNDEFINED> instruction: 0xf0002d22
   175b8:	stccs	0, cr8, [r1, #-956]!	; 0xfffffc44
   175bc:	adchi	pc, r3, r0, asr #32
   175c0:	cdp	12, 1, cr9, cr8, cr13, {0}
   175c4:	ldmib	r4, {r4, r9, fp}^
   175c8:			; <UNDEFINED> instruction: 0xf7fd2300
   175cc:	stmdacs	r0, {r0, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   175d0:	adcshi	pc, sl, r0, asr #32
   175d4:	beq	452e3c <mkdtemp@@Base+0x427d2c>
   175d8:	movwcs	lr, #10708	; 0x29d4
   175dc:	blx	fe8555da <mkdtemp@@Base+0xfe82a4ca>
   175e0:			; <UNDEFINED> instruction: 0xf0402800
   175e4:	stmdbls	sp, {r0, r4, r5, r7, pc}
   175e8:			; <UNDEFINED> instruction: 0xf8d14608
   175ec:			; <UNDEFINED> instruction: 0xf7fea008
   175f0:			; <UNDEFINED> instruction: 0xf8d1fca9
   175f4:	strmi	r8, [r1], -ip
   175f8:	stmdacs	r0, {r0, r2, r3, ip, pc}
   175fc:	sbcshi	pc, ip, #0
   17600:	stc2	7, cr15, [r0], #1016	; 0x3f8
   17604:	ldmib	r1, {r0, r1, r3, fp, sp, lr}^
   17608:			; <UNDEFINED> instruction: 0xf8d17601
   1760c:	stmdacs	r0, {r2, r3, sp, lr, pc}
   17610:	mvnhi	pc, r0
   17614:			; <UNDEFINED> instruction: 0xf04f1c72
   17618:			; <UNDEFINED> instruction: 0xf14e4100
   1761c:	bne	ff498624 <mkdtemp@@Base+0xff46d514>
   17620:	bl	193be50 <mkdtemp@@Base+0x1910d40>
   17624:	andls	r0, fp, #1879048192	; 0x70000000
   17628:	ldmib	sp, {r9, sp}^
   1762c:	adcmi	r4, sl, #41943040	; 0x2800000
   17630:	adcmi	fp, r1, #8, 30
   17634:	strtmi	r4, [fp], r1, lsr #13
   17638:	streq	pc, [r0], #-79	; 0xffffffb1
   1763c:			; <UNDEFINED> instruction: 0xf04fbf3c
   17640:			; <UNDEFINED> instruction: 0xf04f4900
   17644:	bl	fecda24c <mkdtemp@@Base+0xfecaf13c>
   17648:	movwls	r0, #25354	; 0x630a
   1764c:	movweq	lr, #35687	; 0x8b67
   17650:	ldmib	sp, {r0, r1, r2, r8, r9, ip, pc}^
   17654:			; <UNDEFINED> instruction: 0xf04f1206
   17658:	addsmi	r4, r4, #0, 6
   1765c:	addmi	fp, fp, #8, 30
   17660:	stmib	sp, {r3, r4, r5, r8, r9, sl, fp, ip, sp, pc}^
   17664:	ldmib	r0, {r1, r2, sl, ip, sp}^
   17668:	strcs	r3, [r0], #-512	; 0xfffffe00
   1766c:	movwls	r1, #35739	; 0x8b9b
   17670:	movweq	lr, #60258	; 0xeb62
   17674:	ldmib	sp, {r0, r3, r8, r9, ip, pc}^
   17678:			; <UNDEFINED> instruction: 0xf04f1208
   1767c:	addsmi	r4, r4, #0, 6
   17680:	addmi	fp, fp, #8, 30
   17684:	stmib	sp, {r3, r4, r5, r8, r9, sl, fp, ip, sp, pc}^
   17688:			; <UNDEFINED> instruction: 0xf04f3408
   1768c:	andcs	r0, r0, #72, 20	; 0x48000
   17690:			; <UNDEFINED> instruction: 0x46964653
   17694:	str	r2, [r6, -r1, lsr #8]
   17698:	ldmib	ip!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1769c:	stmib	r9, {r0, r6, r7, r8, r9, sl, ip}^
   176a0:	ldr	r0, [lr], -r2, lsl #2
   176a4:	movweq	lr, #43955	; 0xabb3
   176a8:	bl	19fc2c8 <mkdtemp@@Base+0x19d11b8>
   176ac:	movwls	r0, #29448	; 0x7308
   176b0:			; <UNDEFINED> instruction: 0x5606e9dd
   176b4:			; <UNDEFINED> instruction: 0xf04f2300
   176b8:	adcsmi	r4, r3, #0, 4
   176bc:	adcmi	fp, sl, #8, 30
   176c0:	stmib	sp, {r3, r4, r5, r8, r9, sl, fp, ip, sp, pc}^
   176c4:	stccs	3, cr2, [r2], #-24	; 0xffffffe8
   176c8:	mrshi	pc, (UNDEF: 7)	; <UNPREDICTABLE>
   176cc:	tstle	r9, r0, lsr #24
   176d0:			; <UNDEFINED> instruction: 0xf04f2200
   176d4:	strmi	r0, [r6], -r8, asr #20
   176d8:			; <UNDEFINED> instruction: 0x46964653
   176dc:			; <UNDEFINED> instruction: 0x46494615
   176e0:	usat	r4, #4, r0, lsl #12
   176e4:	sbcsle	r2, r0, r1, lsr #24
   176e8:	beq	5382c <mkdtemp@@Base+0x2871c>
   176ec:	ldrbmi	r4, [r2], -r6, lsl #12
   176f0:			; <UNDEFINED> instruction: 0x46554653
   176f4:			; <UNDEFINED> instruction: 0x464946d6
   176f8:			; <UNDEFINED> instruction: 0xe6d84650
   176fc:			; <UNDEFINED> instruction: 0xf43f2c21
   17700:	stccs	15, cr10, [r2], #-380	; 0xfffffe84
   17704:	ldmib	sp, {r0, r3, r4, r6, ip, lr, pc}^
   17708:	b	15b1338 <mkdtemp@@Base+0x1586228>
   1770c:			; <UNDEFINED> instruction: 0xf0000307
   17710:	mrc	1, 0, r8, cr8, cr3, {5}
   17714:	strcs	r8, [r0], #-2576	; 0xfffff5f0
   17718:	ldrsbtls	pc, [r4], -sp	; <UNPREDICTABLE>
   1771c:	and	r2, r7, r0, lsl #10
   17720:			; <UNDEFINED> instruction: 0xf1453401
   17724:	adcsmi	r0, sp, #0, 10
   17728:	adcsmi	fp, r4, #8, 30
   1772c:	rscshi	pc, lr, r0, lsl #1
   17730:	ldrdcs	pc, [r0], -r9
   17734:			; <UNDEFINED> instruction: 0xf8d94640
   17738:	stmiane	r2!, {r2, ip, sp}
   1773c:	movweq	lr, #15173	; 0x3b45
   17740:	blx	ffbd573c <mkdtemp@@Base+0xffbaa62c>
   17744:	rscle	r2, fp, r0, lsl #16
   17748:	ldrsbtlt	pc, [r0], -sp	; <UNPREDICTABLE>
   1774c:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx3
   17750:			; <UNDEFINED> instruction: 0x469a0a90
   17754:			; <UNDEFINED> instruction: 0xfff0f000
   17758:	beq	452fc0 <mkdtemp@@Base+0x427eb0>
   1775c:			; <UNDEFINED> instruction: 0xffd8f7f6
   17760:	ldmib	sp, {r0, r1, r2, r3, r6, r7, r8, sl, sp, lr, pc}^
   17764:	strbcc	r6, [r8, #-1800]	; 0xfffff8f8
   17768:	andeq	pc, r0, r0, asr #2
   1776c:	streq	lr, [r5, #-2840]	; 0xfffff4e8
   17770:			; <UNDEFINED> instruction: 0x0c00eb4c
   17774:	svclt	0x00082f00
   17778:			; <UNDEFINED> instruction: 0xf04f2e49
   1777c:			; <UNDEFINED> instruction: 0xf04f081a
   17780:	svclt	0x00240900
   17784:	strcs	r2, [r0, -r8, asr #12]
   17788:	stccs	6, cr14, [r0], {164}	; 0xa4
   1778c:	adcshi	pc, fp, r0, asr #32
   17790:	beq	452ff8 <mkdtemp@@Base+0x427ee8>
   17794:			; <UNDEFINED> instruction: 0xf878f7f7
   17798:			; <UNDEFINED> instruction: 0xffb4f000
   1779c:	beq	fe452fc4 <mkdtemp@@Base+0xfe427eb4>
   177a0:	eorsle	r2, ip, r0, lsl #16
   177a4:	vnmls.f64	d9, d8, d13
   177a8:	ldmdavs	sl, {r4, r9, fp}
   177ac:	andsls	r6, r2, #5963776	; 0x5b0000
   177b0:			; <UNDEFINED> instruction: 0xf7fd9313
   177b4:	stmdacs	r0, {r0, r2, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   177b8:	blls	38bed8 <mkdtemp@@Base+0x360dc8>
   177bc:	ldmdavs	r9, {r1, r4, r9, fp, ip, pc}
   177c0:	bne	fe2b1934 <mkdtemp@@Base+0xfe286824>
   177c4:	bls	4fc00c <mkdtemp@@Base+0x4d0efc>
   177c8:	movweq	lr, #11107	; 0x2b63
   177cc:	ldmib	sp, {r0, r4, r8, r9, ip, pc}^
   177d0:	cfstrscs	mvf3, [r0], {16}
   177d4:			; <UNDEFINED> instruction: 0xf1b3bf08
   177d8:			; <UNDEFINED> instruction: 0xf0804f00
   177dc:	ldmib	sp, {r0, r1, r3, r4, r6, r7, r8, pc}^
   177e0:			; <UNDEFINED> instruction: 0x4323340a
   177e4:			; <UNDEFINED> instruction: 0xf8ddd026
   177e8:			; <UNDEFINED> instruction: 0x26009034
   177ec:	bpl	fe453054 <mkdtemp@@Base+0xfe427f44>
   177f0:	ldcls	7, cr2, [r2], {-0}
   177f4:	ldmib	sp, {r1, r3, r6, r7, r9, sl, lr}^
   177f8:	and	r8, r9, sl, lsl #18
   177fc:			; <UNDEFINED> instruction: 0xf1473601
   17800:	strbmi	r0, [pc, #-1792]	; 17108 <PEM_write_bio_PrivateKey@plt+0x1210c>
   17804:	strbmi	fp, [r6, #-3848]	; 0xfffff0f8
   17808:	rschi	pc, r4, r0, lsl #1
   1780c:	ldrdne	pc, [r0], -sl
   17810:	strtmi	r1, [r8], -r9, lsl #22
   17814:			; <UNDEFINED> instruction: 0xf0004431
   17818:	stmdacs	r0, {r0, r1, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1781c:			; <UNDEFINED> instruction: 0xf8ddd0ee
   17820:			; <UNDEFINED> instruction: 0xf06fb030
   17824:	ldr	r0, [r2, r1, lsl #6]
   17828:			; <UNDEFINED> instruction: 0xf8dd2200
   1782c:	mcr	0, 0, fp, cr8, cr0, {1}
   17830:			; <UNDEFINED> instruction: 0xe78c2a90
   17834:	strmi	r9, [r8], -sp, lsl #18
   17838:	ldrdge	pc, [r8], -r1
   1783c:	blx	fe0d583e <mkdtemp@@Base+0xfe0aa72e>
   17840:	ldrdhi	pc, [ip], -r1
   17844:	andls	r4, sp, r1, lsl #12
   17848:			; <UNDEFINED> instruction: 0xf0002800
   1784c:			; <UNDEFINED> instruction: 0xf7fe826d
   17850:	stmvs	lr, {r0, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   17854:	ldrd	pc, [ip], -r1
   17858:	stmdavs	pc, {r0, r1, r3, fp, sp, lr}^	; <UNPREDICTABLE>
   1785c:			; <UNDEFINED> instruction: 0xf0002800
   17860:	ldfnep	f0, [r2], #-724	; 0xfffffd2c
   17864:	streq	pc, [r0, #-79]	; 0xffffffb1
   17868:	streq	pc, [r0], #-334	; 0xfffffeb2
   1786c:	andls	r1, sl, #860160	; 0xd2000
   17870:	andeq	lr, r7, #100, 22	; 0x19000
   17874:			; <UNDEFINED> instruction: 0xf04f920b
   17878:	ldmib	sp, {sl, lr}^
   1787c:	addsmi	r1, r5, #-1610612736	; 0xa0000000
   17880:	addmi	fp, ip, #8, 30
   17884:	ldrmi	r4, [r3], r9, lsl #13
   17888:	streq	pc, [r0], #-79	; 0xffffffb1
   1788c:			; <UNDEFINED> instruction: 0xf04fbf3c
   17890:			; <UNDEFINED> instruction: 0xf04f4900
   17894:	bl	fecda49c <mkdtemp@@Base+0xfecaf38c>
   17898:	movwls	r0, #25354	; 0x630a
   1789c:	movweq	lr, #35687	; 0x8b67
   178a0:	ldmib	sp, {r0, r1, r2, r8, r9, ip, pc}^
   178a4:			; <UNDEFINED> instruction: 0xf04f1206
   178a8:	addsmi	r4, r4, #0, 6
   178ac:	addmi	fp, fp, #8, 30
   178b0:	stmib	sp, {r3, r4, r5, r8, r9, sl, fp, ip, sp, pc}^
   178b4:	ldmib	r0, {r1, r2, sl, ip, sp}^
   178b8:	strcs	r3, [r0], #-512	; 0xfffffe00
   178bc:	movwls	r1, #35739	; 0x8b9b
   178c0:	movweq	lr, #60258	; 0xeb62
   178c4:	ldmib	sp, {r0, r3, r8, r9, ip, pc}^
   178c8:			; <UNDEFINED> instruction: 0xf04f1208
   178cc:	addsmi	r4, r4, #0, 6
   178d0:	addmi	fp, fp, #8, 30
   178d4:	stmib	sp, {r3, r4, r5, r8, r9, sl, fp, ip, sp, pc}^
   178d8:	andcs	r3, r0, #8, 8	; 0x8000000
   178dc:			; <UNDEFINED> instruction: 0xf04f2422
   178e0:	ldrmi	r0, [r3], -r8, asr #20
   178e4:	ldrb	r4, [lr, #1686]	; 0x696
   178e8:	ldrmi	r2, [r4], r0, lsl #4
   178ec:	ldrmi	lr, [sl], -r0, lsr #11
   178f0:	stmdals	ip, {r0, r3, r4, r9, sl, lr}
   178f4:	blx	fefd58f2 <mkdtemp@@Base+0xfefaa7e2>
   178f8:	stmdacs	r0, {r0, r1, r9, sl, lr}
   178fc:	cfstrdge	mvd15, [lr, #-252]!	; 0xffffff04
   17900:	ldrsbtlt	pc, [r0], -sp	; <UNPREDICTABLE>
   17904:	strcs	lr, [r1], -r3, lsr #14
   17908:	ldrt	r2, [r3], -r2, lsr #10
   1790c:	bne	fe453174 <mkdtemp@@Base+0xfe428064>
   17910:	beq	453178 <mkdtemp@@Base+0x428068>
   17914:			; <UNDEFINED> instruction: 0xf9aaf7fe
   17918:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1791c:	mrc	1, 0, sp, cr8, cr0, {7}
   17920:	vmov	s17, r0
   17924:			; <UNDEFINED> instruction: 0xf0003a90
   17928:	strt	pc, [r6], -r7, lsl #30
   1792c:	strbmi	r2, [r8], -r0, lsr #8
   17930:	ldrdpl	pc, [r8], -r9
   17934:	blx	1d5936 <mkdtemp@@Base+0x1aa826>
   17938:	ldrdcc	pc, [ip], -r9
   1793c:	pkhbtmi	r4, r1, r8, lsl #13
   17940:			; <UNDEFINED> instruction: 0xf47f2800
   17944:	stccs	13, cr10, [r2], #-416	; 0xfffffe60
   17948:	stmdbhi	sl, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   1794c:	mnfe	f5, #10.0
   17950:	vmov	r1, s17
   17954:			; <UNDEFINED> instruction: 0xf7fe0a10
   17958:	strmi	pc, [r3], -r9, lsl #19
   1795c:	bicle	r2, pc, r0, lsl #16
   17960:	beq	fe4531c8 <mkdtemp@@Base+0xfe4280b8>
   17964:	cdp	4, 0, cr2, cr8, cr2, {1}
   17968:			; <UNDEFINED> instruction: 0xf0003a90
   1796c:	strtmi	pc, [r1], -r5, ror #29
   17970:	strtmi	r9, [r0], -ip, lsl #24
   17974:	blx	1a55970 <mkdtemp@@Base+0x1a2a860>
   17978:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1797c:	mnf<illegal precision>m	f5, f0
   17980:			; <UNDEFINED> instruction: 0x46201a10
   17984:	blx	ff255982 <mkdtemp@@Base+0xff22a872>
   17988:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1798c:	mrc	1, 0, sp, cr8, cr8, {5}
   17990:	vmov	r5, s17
   17994:			; <UNDEFINED> instruction: 0xf7f60a10
   17998:	blls	3d777c <mkdtemp@@Base+0x3ac66c>
   1799c:	teqlt	r3, #10158080	; 0x9b0000
   179a0:	ldmdavs	fp, {r2, r3, r4, r9, sl, lr}^
   179a4:	mvnsle	r2, r0, lsl #22
   179a8:	bvs	453210 <mkdtemp@@Base+0x428100>
   179ac:	strtmi	lr, [r0], -r4
   179b0:	blx	ff8559b0 <mkdtemp@@Base+0xff82a8a0>
   179b4:	biclt	r4, r0, r4, lsl #12
   179b8:	ldrtmi	r6, [r0], -r1, lsr #16
   179bc:	blx	fe7559ba <mkdtemp@@Base+0xfe72a8aa>
   179c0:	rscsle	r2, r4, r0, lsl #16
   179c4:	ldrsbtlt	pc, [r0], -sp	; <UNPREDICTABLE>
   179c8:	bvs	4531f0 <mkdtemp@@Base+0x4280e0>
   179cc:	bpl	fe4531f4 <mkdtemp@@Base+0xfe4280e4>
   179d0:	ldrt	r4, [ip], r3, lsl #12
   179d4:	strtcs	r4, [r2], #-1745	; 0xfffff92f
   179d8:			; <UNDEFINED> instruction: 0xf06fe7a9
   179dc:	ldr	r0, [r6], #2561	; 0xa01
   179e0:	andcs	r2, r0, r1, lsr #8
   179e4:	strmi	r9, [r4], pc
   179e8:	cfsh32	mvfx14, mvfx8, #25
   179ec:	vmov	r6, s16
   179f0:			; <UNDEFINED> instruction: 0xf7f70a10
   179f4:	stmdacs	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
   179f8:	msrhi	SPSR_s, r0, asr #32
   179fc:			; <UNDEFINED> instruction: 0xf0004628
   17a00:	mrc	14, 0, APSR_nzcv, cr8, cr11, {4}
   17a04:			; <UNDEFINED> instruction: 0xf7f60a10
   17a08:	cdp	14, 1, cr15, cr9, cr3, {4}
   17a0c:	tstcs	r1, r0, lsl sl
   17a10:	blx	6d5a0c <mkdtemp@@Base+0x6aa8fc>
   17a14:			; <UNDEFINED> instruction: 0xf0402800
   17a18:	mrc	0, 0, r8, cr9, cr8, {5}
   17a1c:	stmdbls	ip, {r4, r9, fp}
   17a20:	blx	1ed5a1e <mkdtemp@@Base+0x1eaa90e>
   17a24:			; <UNDEFINED> instruction: 0xf0402800
   17a28:	blls	3b7cf0 <mkdtemp@@Base+0x38cbe0>
   17a2c:	movwls	r6, #59611	; 0xe8db
   17a30:			; <UNDEFINED> instruction: 0xf47f2b00
   17a34:	mrc	12, 0, sl, cr9, cr10, {5}
   17a38:			; <UNDEFINED> instruction: 0xf8dd8a10
   17a3c:	ldmib	sp, {r4, r5, ip, sp, pc}^
   17a40:			; <UNDEFINED> instruction: 0x4658a914
   17a44:			; <UNDEFINED> instruction: 0xff20f7f6
   17a48:			; <UNDEFINED> instruction: 0x301cf8d9
   17a4c:	rsbsle	r2, r2, r0, lsl #22
   17a50:	ldmvs	fp, {r2, r3, r4, r9, sl, lr}
   17a54:	mvnsle	r2, r0, lsl #22
   17a58:	strtmi	lr, [r0], -r5
   17a5c:	blx	ff9d5a5e <mkdtemp@@Base+0xff9aa94e>
   17a60:	stmdacs	r0, {r2, r9, sl, lr}
   17a64:	stmdavs	r2!, {r0, r1, r2, r5, r6, ip, lr, pc}^
   17a68:	stmdavs	r1!, {r3, r4, r6, r9, sl, lr}
   17a6c:	blx	d5a6a <mkdtemp@@Base+0xaa95a>
   17a70:	rscsle	r2, r2, r0, lsl #16
   17a74:	strb	r4, [r4], #-1666	; 0xfffff97e
   17a78:	stmvs	fp, {r0, r2, r3, r8, fp, ip, pc}
   17a7c:	movwls	r4, #62984	; 0xf608
   17a80:	blx	1855a80 <mkdtemp@@Base+0x182a970>
   17a84:	ldrdhi	pc, [ip], -r1
   17a88:	andls	r4, sp, r1, lsl #12
   17a8c:			; <UNDEFINED> instruction: 0xf0002800
   17a90:			; <UNDEFINED> instruction: 0xf7fe8147
   17a94:			; <UNDEFINED> instruction: 0x4606fa57
   17a98:	stmiavs	r8, {r1, r3, r7, fp, sp, lr}^
   17a9c:	stmdavs	pc, {r0, r1, r3, fp, sp, lr}^	; <UNPREDICTABLE>
   17aa0:			; <UNDEFINED> instruction: 0xf0002e00
   17aa4:	mrrcne	0, 8, r8, r1, cr13
   17aa8:	streq	pc, [r0, #-79]	; 0xffffffb1
   17aac:	streq	pc, [r0], #-320	; 0xfffffec0
   17ab0:	tstls	r6, r9, asr #21
   17ab4:	tsteq	r7, r4, ror #22
   17ab8:			; <UNDEFINED> instruction: 0xf04f9117
   17abc:	ldmib	sp, {sl, lr}^
   17ac0:	ldrbmi	r9, [r5, #-2582]	; 0xfffff5ea
   17ac4:	strbmi	fp, [ip, #-3848]	; 0xfffff0f8
   17ac8:	ldrbmi	r9, [r3], pc, lsl #24
   17acc:	svclt	0x003c4649
   17ad0:	bleq	53c14 <mkdtemp@@Base+0x28b04>
   17ad4:	tstmi	r0, pc, asr #32	; <UNPREDICTABLE>
   17ad8:	movwls	r1, #27419	; 0x6b1b
   17adc:	movweq	lr, #35687	; 0x8b67
   17ae0:	ldmib	sp, {r0, r1, r2, r8, r9, ip, pc}^
   17ae4:	strcs	r7, [r0], #-2054	; 0xfffff7fa
   17ae8:	movwmi	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17aec:	beq	1253c30 <mkdtemp@@Base+0x1228b20>
   17af0:	svclt	0x00084544
   17af4:	svclt	0x003842bb
   17af8:	strcc	lr, [r6], #-2509	; 0xfffff633
   17afc:	strcc	lr, [r0], #-2518	; 0xfffff62a
   17b00:	movwls	r1, #35483	; 0x8a9b
   17b04:	movweq	lr, #2916	; 0xb64
   17b08:	ldmib	sp, {r0, r3, r8, r9, ip, pc}^
   17b0c:	strcs	r7, [r0], #-2056	; 0xfffff7f8
   17b10:	movwmi	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17b14:	strbmi	r2, [r4, #-512]	; 0xfffffe00
   17b18:	svclt	0x00084696
   17b1c:	ldmib	sp, {r0, r1, r3, r4, r5, r7, r9, lr}^
   17b20:	svclt	0x00387816
   17b24:	strcc	lr, [r8], #-2509	; 0xfffff633
   17b28:			; <UNDEFINED> instruction: 0x46534615
   17b2c:	strtcs	r4, [r0], #-1552	; 0xfffff9f0
   17b30:	stmdavc	sl, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   17b34:			; <UNDEFINED> instruction: 0x4658e4bb
   17b38:			; <UNDEFINED> instruction: 0xff64f7f6
   17b3c:	tstcs	r2, r8, asr r1
   17b40:			; <UNDEFINED> instruction: 0xf7fd4640
   17b44:	stmdacs	r0, {r0, r7, r8, fp, ip, sp, lr, pc}
   17b48:			; <UNDEFINED> instruction: 0x4659d194
   17b4c:			; <UNDEFINED> instruction: 0xf7fd4640
   17b50:	stmdacs	r0, {r0, r1, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   17b54:	ldrbmi	sp, [r8], -lr, lsl #3
   17b58:	mrc2	7, 4, pc, cr6, cr6, {7}
   17b5c:	ldrdcc	pc, [r0], -r9	; <UNPREDICTABLE>
   17b60:			; <UNDEFINED> instruction: 0x461cb3b3
   17b64:	blcs	31dd8 <mkdtemp@@Base+0x6cc8>
   17b68:	strd	sp, [r4], -fp
   17b6c:			; <UNDEFINED> instruction: 0xf7fe4620
   17b70:			; <UNDEFINED> instruction: 0x4604fb5d
   17b74:	stmdavs	r2!, {r5, r6, r8, r9, ip, sp, pc}^
   17b78:	stmdavs	r1!, {r3, r4, r6, r9, sl, lr}
   17b7c:	blx	1ed5b78 <mkdtemp@@Base+0x1eaaa68>
   17b80:	rscsle	r2, r3, r0, lsl #16
   17b84:			; <UNDEFINED> instruction: 0xf7ff4682
   17b88:			; <UNDEFINED> instruction: 0xf8ddbbbc
   17b8c:			; <UNDEFINED> instruction: 0x4682b030
   17b90:	bllt	fee15b94 <mkdtemp@@Base+0xfedeaa84>
   17b94:	stmdami	fp!, {r1, r3, r5, r6, r8, fp, lr}^
   17b98:	ldmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   17b9c:	cmncc	ip, sl, lsl #18
   17ba0:			; <UNDEFINED> instruction: 0xf0034478
   17ba4:	mrc	15, 0, APSR_nzcv, cr8, cr7, {4}
   17ba8:			; <UNDEFINED> instruction: 0xf0000a90
   17bac:	cdp	13, 1, cr15, cr8, cr5, {6}
   17bb0:			; <UNDEFINED> instruction: 0xf7f60a10
   17bb4:	str	pc, [r8, -sp, lsr #27]!
   17bb8:	stmdbhi	sl, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   17bbc:	ldrb	r2, [r6], r1, lsr #8
   17bc0:	ldrsbtge	pc, [ip], -sp	; <UNPREDICTABLE>
   17bc4:	pkhbtmi	r4, r6, r6, lsl #12
   17bc8:	str	r2, [sl, -r0, lsr #8]
   17bcc:	str	r2, [r8, -r2, lsr #8]
   17bd0:			; <UNDEFINED> instruction: 0xf7f64658
   17bd4:	msrlt	(UNDEF: 120), r7
   17bd8:	strbmi	r2, [r0], -r3, lsl #2
   17bdc:			; <UNDEFINED> instruction: 0xf934f7fd
   17be0:			; <UNDEFINED> instruction: 0xf47f2800
   17be4:	ldrbmi	sl, [r9], -r7, asr #30
   17be8:			; <UNDEFINED> instruction: 0xf7fd4640
   17bec:	stmdacs	r0, {r0, r2, r4, r7, r9, fp, ip, sp, lr, pc}
   17bf0:	svcge	0x0040f47f
   17bf4:			; <UNDEFINED> instruction: 0xf7f64658
   17bf8:			; <UNDEFINED> instruction: 0xf8d9fe47
   17bfc:	bicslt	r3, fp, r4, lsr #32
   17c00:	ldmvs	fp, {r2, r3, r4, r9, sl, lr}
   17c04:	mvnsle	r2, r0, lsl #22
   17c08:	strtmi	lr, [r0], -r4
   17c0c:	blx	3d5c0e <mkdtemp@@Base+0x3aaafe>
   17c10:	orrlt	r4, r8, r4, lsl #12
   17c14:	ldrbmi	r6, [r8], -r2, ror #16
   17c18:			; <UNDEFINED> instruction: 0xf7fd6821
   17c1c:	stmdacs	r0, {r0, r1, r3, r5, r9, fp, ip, sp, lr, pc}
   17c20:			; <UNDEFINED> instruction: 0x4682d0f3
   17c24:	bllt	1b95c28 <mkdtemp@@Base+0x1b6ab18>
   17c28:	svc	0x008af7ec
   17c2c:	ldrsbtlt	pc, [r0], -sp	; <UNPREDICTABLE>
   17c30:	beq	93df4 <mkdtemp@@Base+0x68ce4>
   17c34:	bllt	1995c38 <mkdtemp@@Base+0x196ab28>
   17c38:			; <UNDEFINED> instruction: 0xf7f64658
   17c3c:	stmdacs	r0, {r0, r1, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   17c40:	blls	14c1c0 <mkdtemp@@Base+0x1210b0>
   17c44:			; <UNDEFINED> instruction: 0xf43f2b00
   17c48:	blls	1829c0 <mkdtemp@@Base+0x1578b0>
   17c4c:	svcge	0x001a2400
   17c50:	svcne	0x001dae19
   17c54:	eor	r4, ip, r1, lsr #13
   17c58:	strbmi	r6, [r1], -r8, ror #16
   17c5c:			; <UNDEFINED> instruction: 0xf8c2f7f8
   17c60:	stmdacs	r0, {r2, r9, sl, lr}
   17c64:			; <UNDEFINED> instruction: 0xf855d149
   17c68:	strbmi	r2, [r0], -r4, lsl #30
   17c6c:			; <UNDEFINED> instruction: 0xf7f69206
   17c70:	andls	pc, r5, sp, lsr #30
   17c74:			; <UNDEFINED> instruction: 0xf7f64640
   17c78:	bls	1d7794 <mkdtemp@@Base+0x1ac684>
   17c7c:	ldrtmi	r9, [r1], -r5, lsl #22
   17c80:	strmi	lr, [r2], #-2509	; 0xfffff633
   17c84:	andls	r9, r0, r1, lsl #8
   17c88:			; <UNDEFINED> instruction: 0x463a4610
   17c8c:	mcr2	7, 4, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
   17c90:			; <UNDEFINED> instruction: 0xf47f2800
   17c94:	bls	6c3858 <mkdtemp@@Base+0x698748>
   17c98:	ldmdbls	r9, {r6, r9, sl, lr}
   17c9c:			; <UNDEFINED> instruction: 0xf9eaf7fd
   17ca0:			; <UNDEFINED> instruction: 0xf47f2800
   17ca4:	blls	143848 <mkdtemp@@Base+0x118738>
   17ca8:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   17cac:			; <UNDEFINED> instruction: 0xf43f454b
   17cb0:	tstcs	r4, r8, lsr #22
   17cb4:			; <UNDEFINED> instruction: 0xf7fd4640
   17cb8:	stmdacs	r0, {r0, r1, r2, r6, r7, fp, ip, sp, lr, pc}
   17cbc:	strmi	sp, [r2], ip, asr #1
   17cc0:	bllt	815cc4 <mkdtemp@@Base+0x7eabb4>
   17cc4:			; <UNDEFINED> instruction: 0x21239c0c
   17cc8:			; <UNDEFINED> instruction: 0xf7fd4620
   17ccc:			; <UNDEFINED> instruction: 0x4603f8bd
   17cd0:			; <UNDEFINED> instruction: 0xee18b970
   17cd4:			; <UNDEFINED> instruction: 0x46201a10
   17cd8:	blx	7d5cd4 <mkdtemp@@Base+0x7aabc4>
   17cdc:	ldmdblt	r8!, {r0, r1, r9, sl, lr}
   17ce0:			; <UNDEFINED> instruction: 0xf0004628
   17ce4:	cdp	13, 1, cr15, cr8, cr9, {1}
   17ce8:			; <UNDEFINED> instruction: 0xf7f60a10
   17cec:	pkhbt	pc, ip, r1, lsl #26	; <UNPREDICTABLE>
   17cf0:	ldrsbtlt	pc, [r0], -sp	; <UNPREDICTABLE>
   17cf4:	bpl	fe45351c <mkdtemp@@Base+0xfe42840c>
   17cf8:	strmi	lr, [r2], r9, lsr #10
   17cfc:	bllt	95d00 <mkdtemp@@Base+0x6abf0>
   17d00:	strbmi	r2, [r0], -r5, lsl #2
   17d04:			; <UNDEFINED> instruction: 0xf8a0f7fd
   17d08:			; <UNDEFINED> instruction: 0xf47f2800
   17d0c:			; <UNDEFINED> instruction: 0x4659aeb3
   17d10:			; <UNDEFINED> instruction: 0xf7fd4640
   17d14:	stmdacs	r0, {r0, r9, fp, ip, sp, lr, pc}
   17d18:	pkhbtmi	sp, r2, r3, lsl #1
   17d1c:	blt	ffc95d20 <mkdtemp@@Base+0xffc6ac10>
   17d20:	stmdbhi	sl, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   17d24:	strt	r2, [r2], -r0, lsr #8
   17d28:	stmdbhi	sl, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   17d2c:	svclt	0x0000e60f
   17d30:	andeq	sl, r4, r8, ror r7
   17d34:	muleq	r0, r4, r5
   17d38:	andeq	sl, r1, lr, lsl #16
   17d3c:	andeq	sl, r4, lr, lsr #14
   17d40:	andeq	r9, r1, ip, ror #30
   17d44:	andeq	r9, r1, r0, ror #26
   17d48:			; <UNDEFINED> instruction: 0x4605b538
   17d4c:			; <UNDEFINED> instruction: 0xf7fe460c
   17d50:	tstlt	r0, r1, ror ip	; <UNPREDICTABLE>
   17d54:			; <UNDEFINED> instruction: 0x4620bd38
   17d58:	stc2	7, cr15, [r0], #988	; 0x3dc
   17d5c:	rscsle	r2, r9, r0, lsl #16
   17d60:	stmdami	r7, {r1, r2, r8, fp, lr}
   17d64:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   17d68:			; <UNDEFINED> instruction: 0xf0033184
   17d6c:	stclvs	15, cr15, [r3], #-476	; 0xfffffe24
   17d70:	blvs	fe669618 <mkdtemp@@Base+0xfe63e508>
   17d74:	ldrhtmi	lr, [r8], -sp
   17d78:	mrrclt	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
   17d7c:	andeq	r9, r1, r0, lsr #27
   17d80:			; <UNDEFINED> instruction: 0x00019bb2
   17d84:	svcmi	0x00f0e92d
   17d88:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
   17d8c:	strcs	r8, [r0], -r6, lsl #22
   17d90:	ubfxmi	pc, pc, #17, #21
   17d94:	ubfxne	pc, pc, #17, #21
   17d98:	adcslt	r4, r3, ip, ror r4
   17d9c:	strmi	r5, [r4], -r1, ror #16
   17da0:	teqls	r1, r9, lsl #16
   17da4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   17da8:	andvs	pc, r0, r8, asr #17
   17dac:	andcc	lr, r4, #3358720	; 0x334000
   17db0:			; <UNDEFINED> instruction: 0x96119610
   17db4:	mcr2	7, 1, pc, cr6, cr6, {7}	; <UNPREDICTABLE>
   17db8:	vadd.i8	d18, d0, d7
   17dbc:			; <UNDEFINED> instruction: 0xf8df8104
   17dc0:			; <UNDEFINED> instruction: 0x462077d0
   17dc4:	mcr2	7, 4, pc, cr2, cr6, {7}	; <UNPREDICTABLE>
   17dc8:	ldrbtmi	r2, [pc], #-520	; 17dd0 <PEM_write_bio_PrivateKey@plt+0x12dd4>
   17dcc:	msreq	SPSR_, r7, lsl #2
   17dd0:	stmib	r0!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17dd4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   17dd8:	rscshi	pc, r5, r0, asr #32
   17ddc:			; <UNDEFINED> instruction: 0xf7f64620
   17de0:	pkhtbmi	pc, r1, pc, asr #25	; <UNPREDICTABLE>
   17de4:			; <UNDEFINED> instruction: 0x2108b3b0
   17de8:			; <UNDEFINED> instruction: 0xff64f7f6
   17dec:	mvnlt	r4, r3, lsl #13
   17df0:	ldrtmi	r4, [r8], -pc, lsr #12
   17df4:	bl	fe8d5dac <mkdtemp@@Base+0xfe8aac9c>
   17df8:			; <UNDEFINED> instruction: 0xf7f79811
   17dfc:			; <UNDEFINED> instruction: 0x4648fd13
   17e00:	stc2	7, cr15, [r6], {246}	; 0xf6
   17e04:			; <UNDEFINED> instruction: 0xf7f69810
   17e08:			; <UNDEFINED> instruction: 0xf8dffc83
   17e0c:			; <UNDEFINED> instruction: 0xf8df2788
   17e10:	ldrbtmi	r3, [sl], #-1916	; 0xfffff884
   17e14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17e18:	subsmi	r9, sl, r1, lsr fp
   17e1c:	rscshi	pc, r2, r0, asr #32
   17e20:	eorslt	r4, r3, r8, asr r6
   17e24:	blhi	1d3120 <mkdtemp@@Base+0x1a8010>
   17e28:	svchi	0x00f0e8bd
   17e2c:	mrc2	7, 4, pc, cr2, cr14, {7}
   17e30:	mvnslt	r4, r2, lsl #13
   17e34:			; <UNDEFINED> instruction: 0x4648a914
   17e38:	stc2l	7, cr15, [r8], #-1008	; 0xfffffc10
   17e3c:	ldmiblt	r8, {r0, r1, r7, r9, sl, lr}
   17e40:	blcs	7ea98 <mkdtemp@@Base+0x53988>
   17e44:	ldrbmi	sp, [r0], -sl
   17e48:			; <UNDEFINED> instruction: 0xf7fe465f
   17e4c:			; <UNDEFINED> instruction: 0xf06ffc95
   17e50:	strb	r0, [lr, r3, lsl #22]
   17e54:			; <UNDEFINED> instruction: 0xf06f4607
   17e58:	strb	r0, [sl, r1, lsl #22]
   17e5c:			; <UNDEFINED> instruction: 0x46484651
   17e60:	ldc2	7, cr15, [lr], #-1008	; 0xfffffc10
   17e64:	cmnlt	r8, r3, lsl #13
   17e68:	smlsdcs	r0, r0, r6, r4
   17e6c:	stc2	7, cr15, [r4], {254}	; 0xfe
   17e70:			; <UNDEFINED> instruction: 0xf8dfe7bf
   17e74:			; <UNDEFINED> instruction: 0xf1070724
   17e78:			; <UNDEFINED> instruction: 0x465f0198
   17e7c:			; <UNDEFINED> instruction: 0xf0034478
   17e80:	ldr	pc, [r6, r9, lsr #28]!
   17e84:	tsteq	r8, sl, lsl #2	; <UNPREDICTABLE>
   17e88:			; <UNDEFINED> instruction: 0xf7fc4648
   17e8c:	strmi	pc, [r3], r9, lsr #24
   17e90:	mvnle	r2, r0, lsl #16
   17e94:	tsteq	r0, sl, lsl #2	; <UNPREDICTABLE>
   17e98:			; <UNDEFINED> instruction: 0xf7fc4648
   17e9c:	strmi	pc, [r3], r1, lsr #24
   17ea0:	mvnle	r2, r0, lsl #16
   17ea4:	strbmi	r2, [r8], -r0, lsl #4
   17ea8:			; <UNDEFINED> instruction: 0xf7fc4611
   17eac:	strmi	pc, [r3], r3, ror #26
   17eb0:	bicsle	r2, r9, r0, lsl #16
   17eb4:			; <UNDEFINED> instruction: 0xf10a4602
   17eb8:			; <UNDEFINED> instruction: 0x46480118
   17ebc:	ldc2l	7, cr15, [r8, #1008]	; 0x3f0
   17ec0:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   17ec4:			; <UNDEFINED> instruction: 0xf8dad1d0
   17ec8:	bge	7a3ef0 <mkdtemp@@Base+0x778de0>
   17ecc:	ldrmi	sl, [r0], -r1, lsr #26
   17ed0:	bcs	4536fc <mkdtemp@@Base+0x4285ec>
   17ed4:			; <UNDEFINED> instruction: 0xf7ec931e
   17ed8:	strmi	lr, [r3], -r8, lsl #18
   17edc:			; <UNDEFINED> instruction: 0xf0002800
   17ee0:			; <UNDEFINED> instruction: 0xf8df8082
   17ee4:	strhcs	r2, [r0, #-104]	; 0xffffff98
   17ee8:			; <UNDEFINED> instruction: 0xf88d4628
   17eec:	ldrbtmi	fp, [sl], #-132	; 0xffffff7c
   17ef0:	cdp	7, 12, cr15, cr10, cr12, {7}
   17ef4:			; <UNDEFINED> instruction: 0x0018f8da
   17ef8:	movwcs	lr, #2522	; 0x9da
   17efc:	stmdbcs	r0, {r0, fp, ip, sp, lr}
   17f00:			; <UNDEFINED> instruction: 0xf8dfd16d
   17f04:	ldrbtmi	r1, [r9], #-1692	; 0xfffff964
   17f08:	andne	lr, r1, sp, asr #19
   17f0c:			; <UNDEFINED> instruction: 0x0694f8df
   17f10:	ldrbtmi	r9, [r8], #-1280	; 0xfffffb00
   17f14:	cdp2	0, 7, cr15, cr8, cr3, {0}
   17f18:			; <UNDEFINED> instruction: 0xf7f64620
   17f1c:			; <UNDEFINED> instruction: 0x4605fd73
   17f20:			; <UNDEFINED> instruction: 0xf7f64648
   17f24:	addmi	pc, r5, #7104	; 0x1bc0
   17f28:	strtmi	sp, [r0], -r5, ror #6
   17f2c:			; <UNDEFINED> instruction: 0xf7f62500
   17f30:	strtmi	pc, [lr], -r9, ror #26
   17f34:	strmi	r4, [r3], pc, lsr #12
   17f38:			; <UNDEFINED> instruction: 0xf8cd4648
   17f3c:			; <UNDEFINED> instruction: 0xf7f6b01c
   17f40:			; <UNDEFINED> instruction: 0xf10dfd61
   17f44:	mcr	3, 0, r0, cr9, cr14, {1}
   17f48:	blge	4e6990 <mkdtemp@@Base+0x4bb880>
   17f4c:	bcc	453774 <mkdtemp@@Base+0x428664>
   17f50:	vmov.32	d8[0], sl
   17f54:	mulls	sl, r0, sl
   17f58:			; <UNDEFINED> instruction: 0xf7f64648
   17f5c:	stmdacs	r0, {r0, r1, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   17f60:	mrc	0, 0, sp, cr9, cr2, {2}
   17f64:			; <UNDEFINED> instruction: 0x46481a90
   17f68:	blx	ffed5f62 <mkdtemp@@Base+0xffeaae52>
   17f6c:			; <UNDEFINED> instruction: 0xf0402800
   17f70:	mrc	0, 0, r8, cr8, cr9, {7}
   17f74:			; <UNDEFINED> instruction: 0x46482a10
   17f78:	bne	fe4537e0 <mkdtemp@@Base+0xfe4286d0>
   17f7c:	ldc2l	7, cr15, [sl], #1008	; 0x3f0
   17f80:			; <UNDEFINED> instruction: 0xf0402800
   17f84:			; <UNDEFINED> instruction: 0xf89d80ef
   17f88:	blcs	124088 <mkdtemp@@Base+0xf8f78>
   17f8c:	addshi	pc, r3, r0
   17f90:	rscle	r2, r1, r0, lsl #26
   17f94:			; <UNDEFINED> instruction: 0x0610f8df
   17f98:	bleq	11415c <mkdtemp@@Base+0xe904c>
   17f9c:	ldrbtmi	r9, [r8], #-1542	; 0xfffff9fa
   17fa0:	ldc2	0, cr15, [r8, #12]
   17fa4:			; <UNDEFINED> instruction: 0xf7fe4650
   17fa8:	blls	1d6f4c <mkdtemp@@Base+0x1abe3c>
   17fac:			; <UNDEFINED> instruction: 0xf43f2b00
   17fb0:	bl	203c38 <mkdtemp@@Base+0x1d8b28>
   17fb4:	ldrtmi	r0, [ip], -r3, lsl #11
   17fb8:	bleq	156110 <mkdtemp@@Base+0x12b000>
   17fbc:	ldc2	7, cr15, [r2], #-988	; 0xfffffc24
   17fc0:	mvnsle	r4, ip, lsr #5
   17fc4:			; <UNDEFINED> instruction: 0xf8dfe715
   17fc8:			; <UNDEFINED> instruction: 0xf06f15e4
   17fcc:			; <UNDEFINED> instruction: 0xf8df0b31
   17fd0:	ldrbtmi	r0, [r9], #-1504	; 0xfffffa20
   17fd4:	orrscc	r4, r8, r8, ror r4
   17fd8:	cdp2	0, 6, cr15, cr10, cr3, {0}
   17fdc:			; <UNDEFINED> instruction: 0xf8dfe715
   17fe0:	ldrbtmi	r1, [r9], #-1492	; 0xfffffa2c
   17fe4:			; <UNDEFINED> instruction: 0xf8dfe790
   17fe8:	subcs	r1, r0, #208, 10	; 0x34000000
   17fec:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   17ff0:	blx	feb54046 <mkdtemp@@Base+0xfeb28f36>
   17ff4:			; <UNDEFINED> instruction: 0x4650e77e
   17ff8:			; <UNDEFINED> instruction: 0xf7fe2700
   17ffc:			; <UNDEFINED> instruction: 0xf04ffbbd
   18000:			; <UNDEFINED> instruction: 0xe6f63bff
   18004:	ldc	7, cr15, [ip, #944]	; 0x3b0
   18008:	strls	r4, [r6], -r8, asr #12
   1800c:	ldc2l	7, cr15, [sl], #984	; 0x3d8
   18010:			; <UNDEFINED> instruction: 0xf0402800
   18014:			; <UNDEFINED> instruction: 0x46488271
   18018:	blx	1ed5ffa <mkdtemp@@Base+0x1eaaeea>
   1801c:			; <UNDEFINED> instruction: 0xf7f64620
   18020:			; <UNDEFINED> instruction: 0x4681fbbf
   18024:			; <UNDEFINED> instruction: 0xf0002800
   18028:	blls	1f89c0 <mkdtemp@@Base+0x1cd8b0>
   1802c:	bne	fe67e85c <mkdtemp@@Base+0xfe65374c>
   18030:	mcr2	7, 2, pc, cr0, cr6, {7}	; <UNPREDICTABLE>
   18034:			; <UNDEFINED> instruction: 0xf0402800
   18038:			; <UNDEFINED> instruction: 0xf8df8096
   1803c:	strls	r3, [r7, -r0, lsl #11]
   18040:	ldrbtmi	r4, [fp], #-1615	; 0xfffff9b1
   18044:			; <UNDEFINED> instruction: 0x33ac46d1
   18048:	eorshi	pc, r0, sp, asr #17
   1804c:	bcc	fe45387c <mkdtemp@@Base+0xfe42876c>
   18050:	strbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   18054:	ldrbtmi	r4, [fp], #-1722	; 0xfffff946
   18058:	bcc	fe453884 <mkdtemp@@Base+0xfe428774>
   1805c:	strbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   18060:	mcr	4, 0, r4, cr10, cr11, {3}
   18064:			; <UNDEFINED> instruction: 0x46503a10
   18068:	stc2l	7, cr15, [ip], {246}	; 0xf6
   1806c:	stmdacs	r0, {r2, r9, sl, lr}
   18070:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
   18074:			; <UNDEFINED> instruction: 0xf7f69810
   18078:			; <UNDEFINED> instruction: 0xf10dfb4b
   1807c:			; <UNDEFINED> instruction: 0x4650013e
   18080:	tstls	r0, #0, 6
   18084:	blx	1b5607e <mkdtemp@@Base+0x1b2af6e>
   18088:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1808c:	addshi	pc, r6, r0, asr #32
   18090:			; <UNDEFINED> instruction: 0x4650a910
   18094:			; <UNDEFINED> instruction: 0xf856f7fd
   18098:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1809c:	addhi	pc, lr, r0, asr #32
   180a0:	mlasne	lr, sp, r8, pc	; <UNPREDICTABLE>
   180a4:	blcs	11f9d8 <mkdtemp@@Base+0xf48c8>
   180a8:	subshi	pc, ip, #0, 4
   180ac:			; <UNDEFINED> instruction: 0xf003e8df
   180b0:	bvc	fe33db38 <mkdtemp@@Base+0xfe312a28>
   180b4:	ldmib	sp, {r0, r2, r3, r4, r6}^
   180b8:	bge	458508 <mkdtemp@@Base+0x42d3f8>
   180bc:	mcr2	7, 6, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
   180c0:			; <UNDEFINED> instruction: 0xf0402800
   180c4:			; <UNDEFINED> instruction: 0x462081dc
   180c8:	ldc2	7, cr15, [ip], {246}	; 0xf6
   180cc:	strbmi	r4, [r8], -r5, lsl #12
   180d0:	ldc2	7, cr15, [r8], {246}	; 0xf6
   180d4:			; <UNDEFINED> instruction: 0xf0c04285
   180d8:	strtmi	r8, [r0], -lr, asr #3
   180dc:	ldc2	7, cr15, [r2], {246}	; 0xf6
   180e0:	strbmi	r4, [r8], -r5, lsl #12
   180e4:	stc2	7, cr15, [lr], {246}	; 0xf6
   180e8:	bcs	453950 <mkdtemp@@Base+0x428840>
   180ec:	bne	fe453954 <mkdtemp@@Base+0xfe428844>
   180f0:	strbmi	r4, [r8], -r3, lsl #12
   180f4:	movwls	r1, #27371	; 0x6aeb
   180f8:	ldc2	7, cr15, [ip], #-1008	; 0xfffffc10
   180fc:	stmdacs	r0, {r0, r2, r9, sl, lr}
   18100:			; <UNDEFINED> instruction: 0x81bdf040
   18104:			; <UNDEFINED> instruction: 0x46209912
   18108:			; <UNDEFINED> instruction: 0xf8dd9a13
   1810c:	tstls	sp, r4, asr #32
   18110:			; <UNDEFINED> instruction: 0xf7f6920c
   18114:	strls	pc, [r3, #-3291]	; 0xfffff325
   18118:	strpl	lr, [r1, #-2509]	; 0xfffff633
   1811c:	ldmib	sp, {r1, r2, r8, sl, fp, ip, pc}^
   18120:	strls	r2, [r0, #-268]	; 0xfffffef4
   18124:	ldrbmi	r4, [r8], -r3, lsl #12
   18128:	mcr2	7, 4, pc, cr14, cr8, {7}	; <UNPREDICTABLE>
   1812c:			; <UNDEFINED> instruction: 0x2e00b9d0
   18130:			; <UNDEFINED> instruction: 0x81a9f000
   18134:			; <UNDEFINED> instruction: 0x46831f3d
   18138:			; <UNDEFINED> instruction: 0xf10be004
   1813c:	ldrbmi	r0, [lr, #-2817]	; 0xfffff4ff
   18140:			; <UNDEFINED> instruction: 0x81a1f000
   18144:			; <UNDEFINED> instruction: 0xf8559911
   18148:			; <UNDEFINED> instruction: 0xf7f70f04
   1814c:	stmdacs	r0, {r0, r2, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   18150:			; <UNDEFINED> instruction: 0xf8dfd0f3
   18154:			; <UNDEFINED> instruction: 0xf06f0474
   18158:	strls	r0, [r6], -r3, lsl #22
   1815c:			; <UNDEFINED> instruction: 0xf0034478
   18160:			; <UNDEFINED> instruction: 0xe71ffcb9
   18164:	strmi	r9, [r3], r6, lsl #12
   18168:	ldmdals	r0, {r2, r3, r4, r8, r9, sl, sp, lr, pc}
   1816c:	msreq	CPSR_s, r9, lsl #2
   18170:			; <UNDEFINED> instruction: 0xf7fe2220
   18174:			; <UNDEFINED> instruction: 0x4606f9f1
   18178:	ldmdals	r0, {r8, r9, fp, ip, sp, pc}
   1817c:			; <UNDEFINED> instruction: 0xf43f2800
   18180:	usub16mi	sl, r7, r2
   18184:	ldc2	7, cr15, [lr], #-984	; 0xfffffc28
   18188:			; <UNDEFINED> instruction: 0xf43f2800
   1818c:			; <UNDEFINED> instruction: 0xf8dfaf61
   18190:			; <UNDEFINED> instruction: 0x46ca043c
   18194:	bleq	114358 <mkdtemp@@Base+0xe9248>
   18198:	ldrbtmi	r4, [r8], #-1721	; 0xfffff947
   1819c:			; <UNDEFINED> instruction: 0xf0039f07
   181a0:	usat	pc, #31, r9, lsl #25	; <UNPREDICTABLE>
   181a4:			; <UNDEFINED> instruction: 0xf7f69810
   181a8:	andcs	pc, r0, #733184	; 0xb3000
   181ac:			; <UNDEFINED> instruction: 0x46504611
   181b0:			; <UNDEFINED> instruction: 0xf7fc9210
   181b4:			; <UNDEFINED> instruction: 0x4606fbdf
   181b8:	sbcsle	r2, lr, r0, lsl #16
   181bc:	svcls	0x0007464b
   181c0:	ssatmi	r4, #20, r1, asr #13
   181c4:	usat	r4, #13, sl, lsl #13
   181c8:			; <UNDEFINED> instruction: 0xf1099810
   181cc:	andscs	r0, r4, #32, 2
   181d0:			; <UNDEFINED> instruction: 0xf9c2f7fe
   181d4:	stmdacs	r0, {r1, r2, r9, sl, lr}
   181d8:	strb	sp, [pc, pc, asr #1]!
   181dc:			; <UNDEFINED> instruction: 0xf1099810
   181e0:	andcs	r0, r0, #28, 2
   181e4:			; <UNDEFINED> instruction: 0xf9b8f7fe
   181e8:	stmdacs	r0, {r1, r2, r9, sl, lr}
   181ec:	strb	sp, [r5, r5, asr #1]!
   181f0:			; <UNDEFINED> instruction: 0xf8dd2300
   181f4:	stmib	sp, {r6, ip, sp, pc}^
   181f8:	tstls	r9, #1543503872	; 0x5c000000
   181fc:			; <UNDEFINED> instruction: 0xf9faf7f6
   18200:	stmdacs	r0, {r0, r1, r2, r4, ip, pc}
   18204:	sbcshi	pc, sp, r0
   18208:	svcge	0x0015ad16
   1820c:			; <UNDEFINED> instruction: 0x462a4658
   18210:			; <UNDEFINED> instruction: 0xf7fc4639
   18214:	strmi	pc, [r6], -pc, lsr #23
   18218:			; <UNDEFINED> instruction: 0xf0402800
   1821c:	strmi	r8, [r2], -r5, asr #1
   18220:	ldrbmi	r4, [r8], -r1, lsl #12
   18224:	blx	fe9d621e <mkdtemp@@Base+0xfe9ab10e>
   18228:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1822c:	adcshi	pc, ip, r0, asr #32
   18230:	stmdbcs	r0, {r1, r2, r4, r8, fp, ip, pc}
   18234:	rscshi	pc, sl, r0, asr #32
   18238:	vmov.32	d8[0], sl
   1823c:	vmov	s16, r5
   18240:			; <UNDEFINED> instruction: 0x46583a90
   18244:	blx	ff7d6226 <mkdtemp@@Base+0xff7ab116>
   18248:			; <UNDEFINED> instruction: 0xf0002800
   1824c:	ldmdals	r7, {r0, r2, r3, r5, r7, pc}
   18250:	blx	17d6230 <mkdtemp@@Base+0x17ab120>
   18254:	teqeq	pc, sp, lsl #2	; <UNPREDICTABLE>
   18258:	movwcs	r4, #1624	; 0x658
   1825c:			; <UNDEFINED> instruction: 0xf7fc9317
   18260:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   18264:	rschi	pc, r0, r0, asr #32
   18268:			; <UNDEFINED> instruction: 0x4658a917
   1826c:			; <UNDEFINED> instruction: 0xff6af7fc
   18270:			; <UNDEFINED> instruction: 0xf0402800
   18274:			; <UNDEFINED> instruction: 0xf89d80d9
   18278:			; <UNDEFINED> instruction: 0xf1a1103f
   1827c:	blcs	d8f04 <mkdtemp@@Base+0xaddf4>
   18280:	cmnhi	fp, r0, lsl #4	; <UNPREDICTABLE>
   18284:			; <UNDEFINED> instruction: 0xf013e8df
   18288:	ldrsbteq	r0, [r9], fp
   1828c:	tsteq	r1, r5, lsr #32
   18290:	svcls	0x0007464b
   18294:			; <UNDEFINED> instruction: 0x469a46d1
   18298:	strmi	r9, [r5], -r6, lsl #22
   1829c:	ldrsbthi	pc, [r0], -sp	; <UNPREDICTABLE>
   182a0:	bl	1e9d94 <mkdtemp@@Base+0x1bec84>
   182a4:	and	r0, r2, r3, lsl #13
   182a8:			; <UNDEFINED> instruction: 0xf10b2501
   182ac:	ldrmi	r0, [r3, #2820]!	; 0xb04
   182b0:	msrhi	CPSR_sc, r0
   182b4:	ldrdne	pc, [r0], -fp
   182b8:			; <UNDEFINED> instruction: 0xf7ff4650
   182bc:	stmdacs	r0, {r0, r2, r6, r8, sl, fp, ip, sp, lr, pc}
   182c0:			; <UNDEFINED> instruction: 0xf8dbd0f2
   182c4:			; <UNDEFINED> instruction: 0xf7f70000
   182c8:	movwcs	pc, #2733	; 0xaad	; <UNPREDICTABLE>
   182cc:	andcc	pc, r0, fp, asr #17
   182d0:			; <UNDEFINED> instruction: 0xf000e7eb
   182d4:	pkhbtmi	pc, r0, r7, lsl #20	; <UNPREDICTABLE>
   182d8:			; <UNDEFINED> instruction: 0xf0002800
   182dc:	ldmdals	r7, {r1, r7, pc}
   182e0:			; <UNDEFINED> instruction: 0xf7fca91c
   182e4:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   182e8:	mrc	1, 0, sp, cr8, cr9, {3}
   182ec:			; <UNDEFINED> instruction: 0x46392a10
   182f0:			; <UNDEFINED> instruction: 0xf7fc9817
   182f4:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   182f8:	bls	5cc8c4 <mkdtemp@@Base+0x5a17b4>
   182fc:	ldmdbls	r5, {r6, r9, sl, lr}
   18300:	blx	ffbd4308 <mkdtemp@@Base+0xffba91f8>
   18304:	cmnle	r3, r0, lsl #16
   18308:	strcs	r4, [r0], #-1600	; 0xfffff9c0
   1830c:	blx	fe354314 <mkdtemp@@Base+0xfe329204>
   18310:	bpl	453b78 <mkdtemp@@Base+0x428a68>
   18314:	andcs	r2, r0, #0, 6
   18318:	ldrcc	lr, [sl], #-2509	; 0xfffff633
   1831c:	strmi	r2, [r3], -r0, lsl #8
   18320:	strcc	lr, [sl], #-2509	; 0xfffff633
   18324:	eor	r2, r8, r0, lsl #6
   18328:	tsteq	r3, r2, asr sl
   1832c:	ldmib	sp, {r1, r3, ip, lr, pc}^
   18330:	ldmdane	r1, {r2, r3, r4, ip}^
   18334:	bl	10fc75c <mkdtemp@@Base+0x10d164c>
   18338:	mrsls	r0, (UNDEF: 25)
   1833c:	ldrdeq	lr, [r8, -sp]
   18340:	subsle	r4, r1, r1, lsl #6
   18344:			; <UNDEFINED> instruction: 0x46404611
   18348:	blx	554350 <mkdtemp@@Base+0x529240>
   1834c:	blls	744914 <mkdtemp@@Base+0x719804>
   18350:	bls	6a9c78 <mkdtemp@@Base+0x67eb68>
   18354:			; <UNDEFINED> instruction: 0x9c1b991d
   18358:	andls	r1, r0, #10092544	; 0x9a0000
   1835c:	movweq	lr, #19265	; 0x4b41
   18360:	movwls	r9, #6425	; 0x1919
   18364:	ldc2	7, cr15, [lr], {254}	; 0xfe
   18368:	teqle	r8, r0, lsl #16
   1836c:	tstcs	sl, #3620864	; 0x374000
   18370:			; <UNDEFINED> instruction: 0xf1433201
   18374:	stmib	sp, {r8, r9}^
   18378:	ldmib	sp, {r1, r3, r4, r8, r9, sp}^
   1837c:	addmi	r0, fp, #-2147483646	; 0x80000002
   18380:	addmi	fp, r2, #8, 30
   18384:			; <UNDEFINED> instruction: 0x4640d3d0
   18388:	bpl	453bb0 <mkdtemp@@Base+0x428aa0>
   1838c:			; <UNDEFINED> instruction: 0xf9d4f000
   18390:			; <UNDEFINED> instruction: 0xf7f69817
   18394:	stmdacs	r0, {r0, r1, r2, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   18398:	svcge	0x0053f43f
   1839c:	beq	fe453c08 <mkdtemp@@Base+0xfe428af8>
   183a0:	streq	pc, [r3], -pc, rrx
   183a4:	blx	fe5d43ba <mkdtemp@@Base+0xfe5a92aa>
   183a8:			; <UNDEFINED> instruction: 0xf7ec9818
   183ac:	ldmdals	r9, {r3, r6, r7, fp, sp, lr, pc}
   183b0:	blx	e56394 <mkdtemp@@Base+0xe2b284>
   183b4:			; <UNDEFINED> instruction: 0xf7f69817
   183b8:	vmlacs.f16	s30, s1, s23	; <UNPREDICTABLE>
   183bc:	mrcge	4, 6, APSR_nzcv, cr13, cr15, {1}
   183c0:			; <UNDEFINED> instruction: 0x464be6fc
   183c4:	ldrbmi	r9, [r1], r7, lsl #30
   183c8:	bleq	9458c <mkdtemp@@Base+0x6947c>
   183cc:	strb	r4, [r9, #1690]!	; 0x69a
   183d0:	movweq	pc, #12399	; 0x306f	; <UNPREDICTABLE>
   183d4:	ldrmi	r4, [lr], -r0, asr #12
   183d8:			; <UNDEFINED> instruction: 0xf9aef000
   183dc:	strmi	lr, [r3], -r4, ror #15
   183e0:			; <UNDEFINED> instruction: 0xf06fe7f8
   183e4:	ldrb	r0, [pc, r1, lsl #12]
   183e8:	mrc	8, 0, r4, cr10, cr9, {3}
   183ec:	ldrbtmi	r1, [r8], #-2704	; 0xfffff570
   183f0:	blx	1c54406 <mkdtemp@@Base+0x1c292f6>
   183f4:	movweq	pc, #12399	; 0x306f	; <UNPREDICTABLE>
   183f8:	ldmdals	r7, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   183fc:			; <UNDEFINED> instruction: 0xf7fca91c
   18400:	stmiblt	r8, {r0, r1, r2, r3, r5, r6, r8, fp, ip, sp, lr, pc}
   18404:	bne	453c70 <mkdtemp@@Base+0x428b60>
   18408:			; <UNDEFINED> instruction: 0xf7fc9817
   1840c:	ldmdblt	r8, {r0, r3, r5, r6, r8, fp, ip, sp, lr, pc}^
   18410:	ldrmi	lr, [lr, #-2525]	; 0xfffff623
   18414:	ldmdbls	r9, {r3, r6, r9, sl, lr}
   18418:	tstcs	ip, #3620864	; 0x374000
   1841c:	strmi	lr, [r0, #-2509]	; 0xfffff633
   18420:	blx	ff056422 <mkdtemp@@Base+0xff02b312>
   18424:	adcsle	r2, r3, r0, lsl #16
   18428:	ldr	r4, [sp, r6, lsl #12]!
   1842c:	bge	67e488 <mkdtemp@@Base+0x653378>
   18430:	stc2	7, cr15, [r6, #-996]	; 0xfffffc1c
   18434:			; <UNDEFINED> instruction: 0xf43f2800
   18438:			; <UNDEFINED> instruction: 0x4606aeff
   1843c:			; <UNDEFINED> instruction: 0xf10de7b4
   18440:	and	r0, fp, r8, ror #16
   18444:	ldrmi	lr, [sl, #-2525]	; 0xfffff623
   18448:	ldmdbls	r9, {r3, r6, r9, sl, lr}
   1844c:	strtmi	r4, [fp], -r2, lsr #12
   18450:	strmi	lr, [r0, #-2509]	; 0xfffff633
   18454:	blx	fe9d6456 <mkdtemp@@Base+0xfe9ab346>
   18458:	mvnle	r2, r0, lsl #16
   1845c:			; <UNDEFINED> instruction: 0xf7f69817
   18460:	stmdacs	r0, {r0, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   18464:	ldmdals	r7, {r2, r4, r7, ip, lr, pc}
   18468:			; <UNDEFINED> instruction: 0xf7fc4641
   1846c:	stmdacs	r0, {r0, r3, r4, r5, r8, fp, ip, sp, lr, pc}
   18470:	strmi	sp, [r6], -r8, ror #1
   18474:			; <UNDEFINED> instruction: 0xf04fe798
   18478:			; <UNDEFINED> instruction: 0x96063bff
   1847c:			; <UNDEFINED> instruction: 0xf06fe592
   18480:	strls	r0, [r6], -r3, lsl #22
   18484:			; <UNDEFINED> instruction: 0xf106e58e
   18488:	movwcs	r0, #19201	; 0x4b01
   1848c:			; <UNDEFINED> instruction: 0x46384631
   18490:			; <UNDEFINED> instruction: 0xf013465a
   18494:	teqlt	r0, #11599872	; 0xb10000	; <UNPREDICTABLE>
   18498:			; <UNDEFINED> instruction: 0x46079b11
   1849c:			; <UNDEFINED> instruction: 0xf8402501
   184a0:	movwcs	r3, #38	; 0x26
   184a4:	tstls	r1, #98566144	; 0x5e00000
   184a8:	mrc	5, 0, lr, cr8, cr6, {2}
   184ac:	ands	r5, r2, r0, lsl sl
   184b0:	bne	fe453d18 <mkdtemp@@Base+0xfe428c08>
   184b4:	ldmdals	r7, {r9, sp}
   184b8:	blx	ff6d64b0 <mkdtemp@@Base+0xff6ab3a0>
   184bc:			; <UNDEFINED> instruction: 0xd1b32800
   184c0:			; <UNDEFINED> instruction: 0x46489a18
   184c4:			; <UNDEFINED> instruction: 0xf7fe9919
   184c8:			; <UNDEFINED> instruction: 0x4604fd5d
   184cc:	ldmdals	r8, {r3, r4, r5, r6, r8, fp, ip, sp, pc}
   184d0:	ldmda	r4!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   184d4:	ldmdals	r7, {r3, r4, sl, ip, pc}
   184d8:	blx	fe5564b8 <mkdtemp@@Base+0xfe52b3a8>
   184dc:	mvnle	r2, r0, lsl #16
   184e0:	bpl	453d08 <mkdtemp@@Base+0x428bf8>
   184e4:			; <UNDEFINED> instruction: 0xf06fe754
   184e8:	strls	r0, [r6], -r1, lsl #22
   184ec:			; <UNDEFINED> instruction: 0x4606e55a
   184f0:			; <UNDEFINED> instruction: 0xf06fe75a
   184f4:	ldrb	r0, [r5, #-2817]	; 0xfffff4ff
   184f8:	blcc	1463c <PEM_write_bio_PrivateKey@plt+0xf640>
   184fc:	blls	1d1a4c <mkdtemp@@Base+0x1a693c>
   18500:	biclt	fp, r5, r3, lsl #2
   18504:	mvnlt	r9, r4, lsl #22
   18508:	movwcs	fp, #485	; 0x1e5
   1850c:	bls	146c60 <mkdtemp@@Base+0x11bb50>
   18510:	andsle	r4, lr, #148, 4	; 0x40000009
   18514:	strmi	r4, [fp, #1597]!	; 0x63d
   18518:			; <UNDEFINED> instruction: 0xf855d019
   1851c:	stmdacs	r0, {r2, r8, r9, fp}
   18520:	blls	18c90c <mkdtemp@@Base+0x1617fc>
   18524:	eorne	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   18528:	blx	ffbd650e <mkdtemp@@Base+0xffbab3fe>
   1852c:	rscsle	r2, r2, r0, lsl #16
   18530:	strcc	r2, [r1], #-769	; 0xfffffcff
   18534:	stmdami	r7!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   18538:	bleq	cd46fc <mkdtemp@@Base+0xca95ec>
   1853c:			; <UNDEFINED> instruction: 0xf0034478
   18540:	str	pc, [pc, #-2761]!	; 17a7f <PEM_write_bio_PrivateKey@plt+0x12a83>
   18544:	bleq	54688 <mkdtemp@@Base+0x29578>
   18548:	andge	pc, r0, r8, asr #17
   1854c:	movwcs	lr, #1325	; 0x52d
   18550:	blcs	52514 <mkdtemp@@Base+0x27404>
   18554:	stmdami	r0!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   18558:	bleq	55471c <mkdtemp@@Base+0x52960c>
   1855c:			; <UNDEFINED> instruction: 0xf0034478
   18560:	ldr	pc, [pc, #-2745]	; 17aaf <PEM_write_bio_PrivateKey@plt+0x12ab3>
   18564:			; <UNDEFINED> instruction: 0x464b481d
   18568:	ldrbmi	r9, [r1], r7, lsl #30
   1856c:			; <UNDEFINED> instruction: 0x469a4478
   18570:	bleq	114734 <mkdtemp@@Base+0xe9624>
   18574:	blx	febd4588 <mkdtemp@@Base+0xfeba9478>
   18578:	mrc	5, 0, lr, cr10, cr4, {0}
   1857c:			; <UNDEFINED> instruction: 0xf06f0a10
   18580:			; <UNDEFINED> instruction: 0xf0030603
   18584:	str	pc, [pc, -r7, lsr #21]
   18588:	andeq	r9, r4, ip, lsr #25
   1858c:	muleq	r0, r4, r5
   18590:	andeq	r9, r1, sl, lsr sp
   18594:	andeq	r9, r4, r2, lsr ip
   18598:	andeq	r9, r1, r0, asr #21
   1859c:	andeq	r9, r1, lr, ror #20
   185a0:	andeq	fp, r1, r2, lsr r0
   185a4:	andeq	r9, r1, sl, asr sl
   185a8:	strdeq	r9, [r1], -r6
   185ac:	andeq	r9, r1, r2, lsr fp
   185b0:	andeq	r9, r1, r8, asr r9
   185b4:	andeq	r6, r1, r6, ror #17
   185b8:	andeq	r9, r1, r2, ror #18
   185bc:	andeq	r9, r1, r2, asr #21
   185c0:	ldrdeq	r9, [r1], -lr
   185c4:	andeq	r9, r1, ip, lsr #19
   185c8:	andeq	r9, r1, ip, ror #16
   185cc:	andeq	r9, r1, r6, ror #17
   185d0:	andeq	r9, r1, r6, lsl #12
   185d4:	andeq	r9, r1, r8, ror #10
   185d8:	andeq	r9, r1, r0, ror r5
   185dc:	strdeq	r9, [r1], -r8
   185e0:	blmi	b2ae94 <mkdtemp@@Base+0xaffd84>
   185e4:	ldrblt	r4, [r0, #1146]!	; 0x47a
   185e8:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   185ec:	movwls	r6, #14363	; 0x381b
   185f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   185f4:	stmib	sp, {r8, r9, sp}^
   185f8:	orrlt	r3, r8, r1, lsl #6
   185fc:	stmdbge	r1, {r0, r1, r2, r3, r9, sl, lr}
   18600:			; <UNDEFINED> instruction: 0xf00d4605
   18604:	strmi	pc, [r4], -sp, lsl #24
   18608:			; <UNDEFINED> instruction: 0xf7ecb1b0
   1860c:	stmdavs	r6, {r1, r6, r7, sl, fp, sp, lr, pc}
   18610:			; <UNDEFINED> instruction: 0xf7f69801
   18614:	stmdals	r2, {r0, r2, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   18618:			; <UNDEFINED> instruction: 0xf7feb1f0
   1861c:	ldmiblt	ip, {r0, r2, r3, r5, r7, fp, ip, sp, lr, pc}^
   18620:	bmi	761628 <mkdtemp@@Base+0x736518>
   18624:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
   18628:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1862c:	subsmi	r9, sl, r3, lsl #22
   18630:	strtmi	sp, [r0], -ip, lsr #2
   18634:	ldcllt	0, cr11, [r0, #20]!
   18638:	strmi	r4, [r2], -r3, lsl #12
   1863c:	stmdals	r1, {r1, r8, fp, sp, pc}
   18640:	blx	fe856646 <mkdtemp@@Base+0xfe82b536>
   18644:	cmplt	r8, r6, lsl #12
   18648:	strmi	r4, [r4], -r6, lsr #12
   1864c:			; <UNDEFINED> instruction: 0xf7f69801
   18650:	stmdals	r2, {r0, r1, r2, r3, r4, r6, fp, ip, sp, lr, pc}
   18654:	mvnle	r2, r0, lsl #16
   18658:	ldc	7, cr15, [sl], {236}	; 0xec
   1865c:	strb	r6, [r0, r6]!
   18660:	strtmi	r4, [sl], -lr, lsl #18
   18664:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
   18668:	biccc	r4, r0, r8, ror r4
   1866c:	blx	ffdd4680 <mkdtemp@@Base+0xffda9570>
   18670:	stmdals	r2, {r0, r3, r4, r5, r9, sl, lr}
   18674:	blx	1a5667a <mkdtemp@@Base+0x1a2b56a>
   18678:	stmdals	r1, {r2, r9, sl, lr}
   1867c:			; <UNDEFINED> instruction: 0xf848f7f6
   18680:	stmdacs	r0, {r1, fp, ip, pc}
   18684:	stfcsd	f5, [r0], {201}	; 0xc9
   18688:	strb	sp, [r5, sl, asr #1]!
   1868c:	b	1656644 <mkdtemp@@Base+0x162b534>
   18690:	andeq	r9, r4, r0, ror #8
   18694:	muleq	r0, r4, r5
   18698:	andeq	r9, r4, lr, lsl r4
   1869c:	muleq	r1, lr, r4
   186a0:	andeq	r9, r1, r8, lsl #9
   186a4:	ldmib	r0, {r4, r5, r6, r8, sl, ip, sp, pc}^
   186a8:			; <UNDEFINED> instruction: 0xf1b12301
   186ac:	svclt	0x00987f80
   186b0:	svclt	0x002c4293
   186b4:	strcs	r2, [r0, #-1281]	; 0xfffffaff
   186b8:	stmdbeq	ip, {r1, r4, r9, ip, lr, pc}^
   186bc:	adcmi	r3, r2, #16777216	; 0x1000000
   186c0:	strtmi	fp, [r8], -r8, lsr #30
   186c4:	ldcllt	3, cr13, [r0, #-0]
   186c8:	ldrmi	r4, [r1], -r6, lsl #12
   186cc:	movwcs	r6, #18432	; 0x4800
   186d0:			; <UNDEFINED> instruction: 0xf0124622
   186d4:			; <UNDEFINED> instruction: 0xb118ff91
   186d8:			; <UNDEFINED> instruction: 0x46286030
   186dc:	ldcllt	0, cr6, [r0, #-464]!	; 0xfffffe30
   186e0:	rscscc	pc, pc, pc, asr #32
   186e4:	svclt	0x0000bd70
   186e8:	cmplt	r3, r3, lsl #17
   186ec:	bl	b26fc <mkdtemp@@Base+0x875ec>
   186f0:	and	r0, r1, r3, lsl #5
   186f4:	smlawblt	r3, r3, r0, r6
   186f8:	stmdbne	r4, {r1, r4, r6, fp, ip, sp, lr, pc}
   186fc:	stmdbcs	r0, {r0, r8, r9, fp, ip, sp}
   18700:			; <UNDEFINED> instruction: 0x4770d0f8
   18704:	tstcs	ip, r0, lsl r5
   18708:			; <UNDEFINED> instruction: 0xf7eb2001
   1870c:			; <UNDEFINED> instruction: 0x4604edfc
   18710:	tstcs	r4, r0, asr r1
   18714:			; <UNDEFINED> instruction: 0xf7eb2001
   18718:			; <UNDEFINED> instruction: 0x4603edf6
   1871c:			; <UNDEFINED> instruction: 0xb1286020
   18720:	movwcs	r2, #513	; 0x201
   18724:	movwcs	lr, #6596	; 0x19c4
   18728:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1872c:	ldrmi	r4, [ip], -r0, lsr #12
   18730:	svc	0x0004f7eb
   18734:	svclt	0x0000e7f8
   18738:			; <UNDEFINED> instruction: 0x4604b510
   1873c:	stmdavs	r0, {r3, r6, r8, ip, sp, pc}
   18740:	stmdavs	r2!, {r3, r4, r5, r8, ip, sp, pc}^
   18744:	addseq	r2, r2, r0, lsl #2
   18748:	cdp	7, 0, cr15, cr14, cr11, {7}
   1874c:			; <UNDEFINED> instruction: 0xf7eb6820
   18750:			; <UNDEFINED> instruction: 0x4620eef6
   18754:			; <UNDEFINED> instruction: 0x4010e8bd
   18758:	cdplt	7, 14, cr15, cr14, cr11, {7}
   1875c:			; <UNDEFINED> instruction: 0x4604b510
   18760:	andeq	lr, r0, #208, 18	; 0x340000
   18764:	addseq	r2, r2, r0, lsl #2
   18768:	ldcl	7, cr15, [lr, #940]!	; 0x3ac
   1876c:	adcvs	r2, r3, r0, lsl #6
   18770:	svclt	0x0000bd10
   18774:	andcc	lr, r1, #208, 18	; 0x340000
   18778:	svclt	0x00182b00
   1877c:	svclt	0x002c429a
   18780:	movwcs	r2, #769	; 0x301
   18784:	andcs	sp, r0, r1, lsl #6
   18788:	bl	fecaa550 <mkdtemp@@Base+0xfec7f440>
   1878c:	ldrlt	r1, [r0], #-3921	; 0xfffff0af
   18790:	sasxmi	fp, r8, r8
   18794:	ldrbne	lr, [r1], #-2639	; 0xfffff5b1
   18798:	stmdavs	r3, {r0, r1, r2, r8, r9, ip, lr, pc}
   1879c:	tsteq	pc, r1	; <UNPREDICTABLE>
   187a0:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   187a4:			; <UNDEFINED> instruction: 0xf00040c8
   187a8:			; <UNDEFINED> instruction: 0xf85d0001
   187ac:	ldrbmi	r4, [r0, -r4, lsl #22]!
   187b0:			; <UNDEFINED> instruction: 0x4605b538
   187b4:			; <UNDEFINED> instruction: 0xf7ff460c
   187b8:	stmiblt	r8, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   187bc:	stmdbeq	r2!, {r0, r1, r3, r5, r7, fp, sp, lr}^
   187c0:	bl	fecf286c <mkdtemp@@Base+0xfecc775c>
   187c4:			; <UNDEFINED> instruction: 0xf04f1f54
   187c8:			; <UNDEFINED> instruction: 0xf0040301
   187cc:	svclt	0x0038041f
   187d0:	blx	f0a80 <mkdtemp@@Base+0xc5970>
   187d4:			; <UNDEFINED> instruction: 0xf851f404
   187d8:			; <UNDEFINED> instruction: 0x43233022
   187dc:	eorcc	pc, r2, r1, asr #16
   187e0:	svclt	0x0000bd38
   187e4:	ldmib	r0, {r4, r5, sl, ip, sp, pc}^
   187e8:			; <UNDEFINED> instruction: 0xf1b14201
   187ec:	svclt	0x00987f80
   187f0:	movwle	r4, #4770	; 0x12a2
   187f4:			; <UNDEFINED> instruction: 0x4770bc30
   187f8:	svcne	0x0051ebb2
   187fc:	ldrbne	lr, [r1], #-2639	; 0xfffff5b1
   18800:	stmdavs	r5, {r3, r4, r5, r6, r7, r8, r9, ip, lr, pc}
   18804:			; <UNDEFINED> instruction: 0xf0012201
   18808:	blx	98c8c <mkdtemp@@Base+0x6db7c>
   1880c:			; <UNDEFINED> instruction: 0xf855f101
   18810:	b	8a08a8 <mkdtemp@@Base+0x875798>
   18814:			; <UNDEFINED> instruction: 0xf8450201
   18818:	ldmib	r0, {r2, r5, sp}^
   1881c:	addsmi	r3, sl, #268435456	; 0x10000000
   18820:	lfmlt	f5, 1, [r0], #-928	; 0xfffffc60
   18824:	svclt	0x0000e760
   18828:	andcc	lr, r1, #208, 18	; 0x340000
   1882c:	andsle	r4, fp, #-1610612727	; 0xa0000009
   18830:			; <UNDEFINED> instruction: 0x4604b510
   18834:			; <UNDEFINED> instruction: 0xff58f7ff
   18838:	ldrdcs	lr, [r1], -r0
   1883c:	svclt	0x00182a00
   18840:	andle	r4, pc, #144, 4
   18844:	stmdblt	r8, {r1, r5, fp, sp, lr}
   18848:	cmplt	r9, r1, lsl r8
   1884c:	eorcs	pc, r0, r2, asr r8	; <UNPREDICTABLE>
   18850:	bcs	2485c <error@@Base+0x8d88>
   18854:	subne	lr, r0, pc, asr #20
   18858:	subseq	sp, r2, r3, lsl #22
   1885c:	rscscc	pc, pc, r0, lsl #2
   18860:	cfldr32lt	mvfx13, [r0, #-1004]	; 0xfffffc14
   18864:	ldclt	0, cr2, [r0, #-0]
   18868:	ldrbmi	r2, [r0, -r0]!
   1886c:			; <UNDEFINED> instruction: 0xf7ffb508
   18870:	ldrdcc	pc, [r7], -fp
   18874:	stclt	8, cr0, [r8, #-768]	; 0xfffffd00
   18878:			; <UNDEFINED> instruction: 0x4614b5f8
   1887c:	strmi	r4, [r6], -pc, lsl #12
   18880:			; <UNDEFINED> instruction: 0xffd2f7ff
   18884:	bl	fed248a8 <mkdtemp@@Base+0xfecf9798>
   18888:			; <UNDEFINED> instruction: 0xd3250fd0
   1888c:	movwcs	lr, #6614	; 0x19d6
   18890:	eorle	r4, r1, #805306377	; 0x30000009
   18894:	vfnmaeq.f32	s29, s0, s30
   18898:	svclt	0x00284574
   1889c:	movwcc	r4, #5748	; 0x1674
   188a0:	svclt	0x001c46a4
   188a4:	strtmi	r2, [r8], -r0, lsl #10
   188a8:	bl	febcc900 <mkdtemp@@Base+0xfeba17f0>
   188ac:	addeq	r0, r1, r5, lsl #8
   188b0:	movwcs	r4, #1084	; 0x43c
   188b4:	stmdble	r8, {r2, r3, r5, r7, r8, sl, lr}
   188b8:	strcc	r6, [r1, #-2098]	; 0xfffff7ce
   188bc:	sbcsmi	r5, sl, r2, asr r8
   188c0:	blcs	8254e8 <mkdtemp@@Base+0x7fa3d8>
   188c4:	stccs	8, cr15, [r1, #-16]
   188c8:	ldmvs	r3!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   188cc:	movwcc	r3, #4097	; 0x1001
   188d0:	stmiale	sl!, {r0, r1, r7, r9, lr}^
   188d4:	ldcllt	0, cr2, [r8]
   188d8:	rscscc	pc, pc, pc, asr #32
   188dc:	svclt	0x0000bdf8
   188e0:	svcne	0x0000f5b2
   188e4:	mvnsmi	lr, sp, lsr #18
   188e8:	strmi	sp, [pc], -r3, asr #16
   188ec:			; <UNDEFINED> instruction: 0x469000d1
   188f0:			; <UNDEFINED> instruction: 0xf7ff4605
   188f4:			; <UNDEFINED> instruction: 0x4606fed7
   188f8:			; <UNDEFINED> instruction: 0x4630b110
   188fc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   18900:	strmi	r6, [r1], -sl, ror #16
   18904:	addseq	r6, r2, r8, lsr #16
   18908:	stc	7, cr15, [lr, #-940]!	; 0xfffffc54
   1890c:	svceq	0x0000f1b8
   18910:			; <UNDEFINED> instruction: 0xf108d02b
   18914:			; <UNDEFINED> instruction: 0xf1080403
   18918:			; <UNDEFINED> instruction: 0xf0043cff
   1891c:	ldrtmi	r0, [ip], #515	; 0x203
   18920:	cdpne	8, 7, cr0, cr9, cr4, {5}
   18924:	sbcseq	r3, r2, r1, lsl #24
   18928:	and	r6, r5, ip, lsr #1
   1892c:			; <UNDEFINED> instruction: 0xf104458c
   18930:			; <UNDEFINED> instruction: 0xf04f34ff
   18934:	andle	r0, lr, r8, lsl r2
   18938:			; <UNDEFINED> instruction: 0xf811682f
   1893c:			; <UNDEFINED> instruction: 0xf8573f01
   18940:	addsmi	r0, r3, r4, lsr #32
   18944:			; <UNDEFINED> instruction: 0xf8474303
   18948:	bcs	249e0 <error@@Base+0x8f0c>
   1894c:	strmi	sp, [ip, #238]	; 0xee
   18950:	andeq	pc, r8, #-2147483608	; 0x80000028
   18954:	ldmib	r5, {r4, r5, r6, r7, r8, ip, lr, pc}^
   18958:	addsmi	r3, sl, #268435456	; 0x10000000
   1895c:	strtmi	sp, [r8], -sp, asr #5
   18960:	mcr2	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   18964:	pop	{r4, r5, r9, sl, lr}
   18968:			; <UNDEFINED> instruction: 0x463081f0
   1896c:	pop	{r1, r2, r3, r5, r7, sp, lr}
   18970:			; <UNDEFINED> instruction: 0xf04f81f0
   18974:			; <UNDEFINED> instruction: 0xe7c036ff
   18978:	ldrbmi	lr, [r0, sp, lsr #18]!
   1897c:	bmi	f2a3c4 <mkdtemp@@Base+0xeff2b4>
   18980:	cfstr32vs	mvfx15, [r2, #692]	; 0x2b4
   18984:			; <UNDEFINED> instruction: 0x46074b3b
   18988:			; <UNDEFINED> instruction: 0x4608447a
   1898c:			; <UNDEFINED> instruction: 0xf8df460c
   18990:	ldmpl	r3, {r3, r5, r6, r7, ip, pc}^
   18994:	ldcmi	14, cr10, [r9, #-12]!
   18998:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
   1899c:	strcc	pc, [ip], #-2253	; 0xfffff733
   189a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   189a4:			; <UNDEFINED> instruction: 0xf82ef7f6
   189a8:	movwcs	r4, #17977	; 0x4639
   189ac:	blt	2a27c <__b64_pton@@Base+0x104c>
   189b0:			; <UNDEFINED> instruction: 0xf8596030
   189b4:	ldrbmi	sl, [r0], -r5
   189b8:	stc2	0, cr15, [lr], #-20	; 0xffffffec
   189bc:	cmple	r0, r4, lsl #16
   189c0:	strtmi	r4, [r0], -r5, lsl #12
   189c4:			; <UNDEFINED> instruction: 0xf8b0f7f6
   189c8:	strtmi	r9, [r0], -r1
   189cc:			; <UNDEFINED> instruction: 0xf81af7f6
   189d0:	ldrtmi	r9, [r9], -r1, lsl #20
   189d4:	ldrbmi	r4, [r0], -r3, lsl #12
   189d8:	ldc2	0, cr15, [lr], {5}
   189dc:	strtmi	r4, [r0], -r3, lsl #12
   189e0:			; <UNDEFINED> instruction: 0xf7f6461c
   189e4:	addmi	pc, r4, #983040	; 0xf0000
   189e8:	stmdami	r5!, {r0, r1, r3, r5, r8, ip, lr, pc}
   189ec:	ldrtmi	r4, [r2], -fp, lsr #12
   189f0:			; <UNDEFINED> instruction: 0xf8594639
   189f4:	strbmi	r9, [r8], -r0
   189f8:	stc2	0, cr15, [lr], {5}
   189fc:			; <UNDEFINED> instruction: 0xd1202804
   18a00:	blt	b72adc <mkdtemp@@Base+0xb479cc>
   18a04:	svccs	0x0080f5b5
   18a08:	strbmi	sp, [r0], -ip, lsr #16
   18a0c:			; <UNDEFINED> instruction: 0xff3cf7f5
   18a10:	eor	fp, r5, r5, asr #18
   18a14:	ldrtmi	r4, [r1], -r2, lsl #12
   18a18:			; <UNDEFINED> instruction: 0xf7fc4640
   18a1c:	ldmiblt	r0, {r0, r2, r6, r7, fp, ip, sp, lr, pc}
   18a20:	andsle	r1, sp, sp, lsr #22
   18a24:	svcvs	0x0080f5b5
   18a28:	ldrtmi	r4, [r2], -sl, lsr #13
   18a2c:	svclt	0x00284639
   18a30:	bvs	fe055b74 <mkdtemp@@Base+0xfe02aa64>
   18a34:	ldrbmi	r4, [r3], -r8, asr #12
   18a38:	blx	ffbd4a56 <mkdtemp@@Base+0xffba9946>
   18a3c:			; <UNDEFINED> instruction: 0x46044550
   18a40:			; <UNDEFINED> instruction: 0xf06fd0e8
   18a44:	bmi	3d8ab0 <mkdtemp@@Base+0x3ad9a0>
   18a48:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   18a4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   18a50:	strcc	pc, [ip], #-2269	; 0xfffff723
   18a54:	qaddle	r4, sl, r8
   18a58:	cfstr32vs	mvfx15, [r2, #52]	; 0x34
   18a5c:			; <UNDEFINED> instruction: 0x87f0e8bd
   18a60:	ldrb	r2, [r0, r0]!
   18a64:	andeq	pc, r3, pc, rrx
   18a68:			; <UNDEFINED> instruction: 0xf7ece7ed
   18a6c:	svclt	0x0000e86a
   18a70:	strheq	r9, [r4], -ip
   18a74:	muleq	r0, r4, r5
   18a78:	andeq	r9, r4, ip, lsr #1
   18a7c:	andeq	r0, r0, r8, ror r5
   18a80:	andeq	r0, r0, r4, ror r5
   18a84:	strdeq	r8, [r4], -sl
   18a88:	mvnsmi	lr, sp, lsr #18
   18a8c:	stcls	6, cr4, [r6], {144}	; 0x90
   18a90:			; <UNDEFINED> instruction: 0x4605461e
   18a94:			; <UNDEFINED> instruction: 0xf1b8b961
   18a98:	tstle	r8, r0, lsl #30
   18a9c:			; <UNDEFINED> instruction: 0x4620b9fe
   18aa0:	mvnscs	fp, r4, lsr #2
   18aa4:			; <UNDEFINED> instruction: 0xf7fc4628
   18aa8:	msrlt	CPSR_f, #3391488	; 0x33c000
   18aac:	ldrhhi	lr, [r0, #141]!	; 0x8d
   18ab0:	tstcs	r1, pc, lsl #12
   18ab4:			; <UNDEFINED> instruction: 0xf9c8f7fc
   18ab8:	mvnsle	r2, r0, lsl #16
   18abc:			; <UNDEFINED> instruction: 0x46284639
   18ac0:			; <UNDEFINED> instruction: 0xf966f7fc
   18ac4:	mvnsle	r2, r0, lsl #16
   18ac8:	svceq	0x0000f1b8
   18acc:	smlattcs	r2, r6, r0, sp
   18ad0:			; <UNDEFINED> instruction: 0xf7fc4628
   18ad4:	stmdacs	r0, {r0, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   18ad8:	mvfcsdz	f5, #0.0
   18adc:	ldrdcs	sp, [r3, -pc]
   18ae0:			; <UNDEFINED> instruction: 0xf7fc4628
   18ae4:	stmdacs	r0, {r0, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   18ae8:	ldrtmi	sp, [r1], -r0, ror #3
   18aec:			; <UNDEFINED> instruction: 0xf7fc4628
   18af0:	stmdacs	r0, {r0, r1, r2, r3, r6, r8, fp, ip, sp, lr, pc}
   18af4:			; <UNDEFINED> instruction: 0xe7d9d0d3
   18af8:	strtmi	r4, [r8], -r6, lsl #18
   18afc:			; <UNDEFINED> instruction: 0xf7fc4479
   18b00:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   18b04:			; <UNDEFINED> instruction: 0x4621d1d2
   18b08:	pop	{r3, r5, r9, sl, lr}
   18b0c:			; <UNDEFINED> instruction: 0xf7fc41f0
   18b10:	svclt	0x0000baf3
   18b14:	andeq	r9, r1, r4, ror #1
   18b18:			; <UNDEFINED> instruction: 0x4605b538
   18b1c:	orrlt	r6, r3, r3, lsl #16
   18b20:	stmdavs	fp!, {sl, sp}^
   18b24:			; <UNDEFINED> instruction: 0xf853b11b
   18b28:			; <UNDEFINED> instruction: 0xf7f60024
   18b2c:	stmiavs	fp!, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   18b30:			; <UNDEFINED> instruction: 0xf853b11b
   18b34:			; <UNDEFINED> instruction: 0xf7eb0024
   18b38:	stmdavs	fp!, {r1, r8, sl, fp, sp, lr, pc}
   18b3c:	addsmi	r3, ip, #16777216	; 0x1000000
   18b40:	stmdavs	r8!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, ip, lr, pc}^
   18b44:	ldcl	7, cr15, [sl], #940	; 0x3ac
   18b48:			; <UNDEFINED> instruction: 0xf7eb68a8
   18b4c:			; <UNDEFINED> instruction: 0x4628ecf8
   18b50:	ldrhtmi	lr, [r8], -sp
   18b54:	ldcllt	7, cr15, [r0], #940	; 0x3ac
   18b58:			; <UNDEFINED> instruction: 0xb09fb5f0
   18b5c:	svcge	0x00014e27
   18b60:	strmi	r4, [r5], -r7, lsr #22
   18b64:	rsbcs	r4, lr, #2113929216	; 0x7e000000
   18b68:	ldrtmi	r4, [r8], -ip, lsl #12
   18b6c:	strdcs	r5, [r0, -r3]
   18b70:	ldmdavs	fp, {r0, r9, sl, sp}
   18b74:			; <UNDEFINED> instruction: 0xf04f931d
   18b78:			; <UNDEFINED> instruction: 0xf7eb0300
   18b7c:			; <UNDEFINED> instruction: 0x4629ebf6
   18b80:			; <UNDEFINED> instruction: 0xf10d226c
   18b84:			; <UNDEFINED> instruction: 0xf8ad0006
   18b88:			; <UNDEFINED> instruction: 0xf0126004
   18b8c:			; <UNDEFINED> instruction: 0x4631fddf
   18b90:	andcs	r4, r0, #48, 12	; 0x3000000
   18b94:	ldcl	7, cr15, [ip, #-940]!	; 0xfffffc54
   18b98:	andsle	r1, pc, r3, asr #24
   18b9c:	tstcs	r2, r2, lsr r6
   18ba0:			; <UNDEFINED> instruction: 0xf7eb4605
   18ba4:	andcc	lr, r1, r4, ror #29
   18ba8:			; <UNDEFINED> instruction: 0x4639d01b
   18bac:	strtmi	r2, [r8], -lr, ror #4
   18bb0:	b	1ad6b64 <mkdtemp@@Base+0x1aaba54>
   18bb4:	andsle	r3, r4, r1
   18bb8:	andcs	fp, r0, ip, asr r1
   18bbc:	bmi	470c58 <mkdtemp@@Base+0x445b48>
   18bc0:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   18bc4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   18bc8:	subsmi	r9, sl, sp, lsl fp
   18bcc:	andslt	sp, pc, r4, lsl r1	; <UNPREDICTABLE>
   18bd0:			; <UNDEFINED> instruction: 0x4628bdf0
   18bd4:	svc	0x001af7eb
   18bd8:	ldrb	r4, [r0, r0, lsr #12]!
   18bdc:	andseq	pc, r7, pc, rrx
   18be0:			; <UNDEFINED> instruction: 0xf7ece7ed
   18be4:			; <UNDEFINED> instruction: 0x4604e9d6
   18be8:	stmdavs	r5!, {r3, r5, r9, sl, lr}
   18bec:	svc	0x000ef7eb
   18bf0:	andseq	pc, r7, pc, rrx
   18bf4:	strb	r6, [r2, r5, lsr #32]!
   18bf8:	svc	0x00a2f7eb
   18bfc:	andeq	r8, r4, r0, ror #29
   18c00:	muleq	r0, r4, r5
   18c04:	andeq	r8, r4, r2, lsl #29
   18c08:			; <UNDEFINED> instruction: 0x4604b510
   18c0c:			; <UNDEFINED> instruction: 0xf04fb110
   18c10:	strdvs	r3, [r3], -pc	; <UNPREDICTABLE>
   18c14:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   18c18:	bl	656bcc <mkdtemp@@Base+0x62babc>
   18c1c:	stmdavc	r3, {r4, r5, r8, ip, sp, pc}
   18c20:	strtmi	fp, [r1], -r3, lsr #2
   18c24:			; <UNDEFINED> instruction: 0x4010e8bd
   18c28:	svclt	0x0096f7ff
   18c2c:	eoreq	pc, lr, pc, rrx
   18c30:	svclt	0x0000bd10
   18c34:	andeq	r8, r1, r2, ror #31
   18c38:			; <UNDEFINED> instruction: 0x4604b510
   18c3c:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   18c40:	bl	156bf4 <mkdtemp@@Base+0x12bae4>
   18c44:	strtmi	fp, [r0], -r0, lsr #2
   18c48:			; <UNDEFINED> instruction: 0x4010e8bd
   18c4c:	cdplt	7, 13, cr15, cr12, cr11, {7}
   18c50:	svclt	0x0000bd10
   18c54:			; <UNDEFINED> instruction: 0x00018fba
   18c58:			; <UNDEFINED> instruction: 0x4616b5f0
   18c5c:	addlt	r4, r3, ip, lsr #20
   18c60:	stmdbcs	r0, {r2, r3, r5, r8, r9, fp, lr}
   18c64:			; <UNDEFINED> instruction: 0x4607447a
   18c68:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   18c6c:			; <UNDEFINED> instruction: 0xf04f9301
   18c70:	svclt	0x00140300
   18c74:	tstcs	r7, #1476395008	; 0x58000000
   18c78:	andcc	pc, r3, sp, lsl #17
   18c7c:	ldc2	7, cr15, [sl], #980	; 0x3d4
   18c80:	eorsle	r2, sp, r0, lsl #16
   18c84:	mulne	r3, sp, r8
   18c88:			; <UNDEFINED> instruction: 0xf7fc4605
   18c8c:			; <UNDEFINED> instruction: 0x4604f8dd
   18c90:	strtmi	fp, [r8], -r8, ror #2
   18c94:	ldc2	7, cr15, [ip, #-980]!	; 0xfffffc2c
   18c98:	blmi	7ab51c <mkdtemp@@Base+0x78040c>
   18c9c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18ca0:	blls	72d10 <mkdtemp@@Base+0x47c00>
   18ca4:	teqle	r1, sl, asr r0
   18ca8:	andlt	r4, r3, r0, lsr #12
   18cac:			; <UNDEFINED> instruction: 0x4631bdf0
   18cb0:			; <UNDEFINED> instruction: 0xf7fc4628
   18cb4:	strmi	pc, [r4], -r1, lsr #20
   18cb8:	mvnle	r2, r0, lsl #16
   18cbc:			; <UNDEFINED> instruction: 0x462a4638
   18cc0:			; <UNDEFINED> instruction: 0xf7ff4629
   18cc4:			; <UNDEFINED> instruction: 0x4604fe59
   18cc8:	mvnle	r2, r0, lsl #16
   18ccc:	tsteq	r3, sp, lsl #2	; <UNPREDICTABLE>
   18cd0:			; <UNDEFINED> instruction: 0xf7fb4628
   18cd4:	strmi	pc, [r4], -r5, asr #26
   18cd8:	bicsle	r2, sl, r0, lsl #16
   18cdc:	mulcc	r3, sp, r8
   18ce0:	svclt	0x00182b66
   18ce4:	svclt	0x000c2b05
   18ce8:	andcs	r2, r0, #268435456	; 0x10000000
   18cec:	svclt	0x00082b1e
   18cf0:	andeq	pc, r1, #66	; 0x42
   18cf4:	blcs	1c71e4 <mkdtemp@@Base+0x19c0d4>
   18cf8:			; <UNDEFINED> instruction: 0xf06fbf18
   18cfc:	strb	r0, [r8, r3, lsl #8]
   18d00:	streq	pc, [r1], #-111	; 0xffffff91
   18d04:			; <UNDEFINED> instruction: 0xf06fe7c8
   18d08:	bfi	r0, sl, (invalid: 8:2)
   18d0c:	svc	0x0018f7eb
   18d10:	andeq	r8, r4, r0, ror #27
   18d14:	muleq	r0, r4, r5
   18d18:	andeq	r8, r4, r8, lsr #27
   18d1c:	blmi	1beb6dc <mkdtemp@@Base+0x1bc05cc>
   18d20:	push	{r1, r3, r4, r5, r6, sl, lr}
   18d24:	strdlt	r4, [fp], r0
   18d28:			; <UNDEFINED> instruction: 0x460758d3
   18d2c:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
   18d30:			; <UNDEFINED> instruction: 0xf04f9309
   18d34:			; <UNDEFINED> instruction: 0xf7f50300
   18d38:	stmdacs	r0, {r0, r2, r3, r4, r6, sl, fp, ip, sp, lr, pc}
   18d3c:	addhi	pc, r3, r0
   18d40:	strmi	r2, [r5], -fp, lsl #2
   18d44:			; <UNDEFINED> instruction: 0xf880f7fc
   18d48:	cmnlt	r8, r4, lsl #12
   18d4c:			; <UNDEFINED> instruction: 0xf7f54628
   18d50:	bmi	19180d4 <mkdtemp@@Base+0x18ecfc4>
   18d54:	ldrbtmi	r4, [sl], #-2913	; 0xfffff49f
   18d58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   18d5c:	subsmi	r9, sl, r9, lsl #22
   18d60:	adchi	pc, lr, r0, asr #32
   18d64:	andlt	r4, fp, r0, lsr #12
   18d68:	svchi	0x00f0e8bd
   18d6c:			; <UNDEFINED> instruction: 0x462a4638
   18d70:			; <UNDEFINED> instruction: 0xf7ff4629
   18d74:	strmi	pc, [r4], -r1, lsl #28
   18d78:	mvnle	r2, r0, lsl #16
   18d7c:	tsteq	r3, sp, lsl #2	; <UNPREDICTABLE>
   18d80:			; <UNDEFINED> instruction: 0xf7fb4628
   18d84:	strmi	pc, [r4], -sp, ror #25
   18d88:	bicsle	r2, pc, r0, lsl #16
   18d8c:	mulscc	r3, sp, r8
   18d90:	svclt	0x00182b66
   18d94:	andle	r2, r9, r5, lsl #22
   18d98:	andle	r2, r7, lr, lsl fp
   18d9c:	andle	r2, fp, ip, lsl #22
   18da0:			; <UNDEFINED> instruction: 0xf06f4628
   18da4:			; <UNDEFINED> instruction: 0xf7f50403
   18da8:			; <UNDEFINED> instruction: 0xe7d2fcb3
   18dac:			; <UNDEFINED> instruction: 0xf06f4628
   18db0:			; <UNDEFINED> instruction: 0xf7f5041a
   18db4:	strb	pc, [ip, sp, lsr #25]	; <UNPREDICTABLE>
   18db8:	strtmi	sl, [r8], -r5, lsl #18
   18dbc:	stc2	7, cr15, [r6], #1004	; 0x3ec
   18dc0:	stmdacs	r0, {r2, r9, sl, lr}
   18dc4:			; <UNDEFINED> instruction: 0xf8ddd1c2
   18dc8:			; <UNDEFINED> instruction: 0xf5b99014
   18dcc:	stmiale	r7!, {r8, r9, sl, fp, sp, lr}^
   18dd0:	svceq	0x0000f1b9
   18dd4:	qaddcs	sp, lr, ip
   18dd8:			; <UNDEFINED> instruction: 0xf7eb2001
   18ddc:			; <UNDEFINED> instruction: 0x4607ea94
   18de0:	rsbsle	r2, r2, r0, lsl #16
   18de4:	strbmi	r2, [r8], -r4, lsl #2
   18de8:	b	fe356d9c <mkdtemp@@Base+0xfe32bc8c>
   18dec:	rsbsvs	r4, r8, r0, lsl #13
   18df0:	rsble	r2, r7, r0, lsl #16
   18df4:	tstcs	r4, r8, asr #12
   18df8:	b	fe156dac <mkdtemp@@Base+0xfe12bc9c>
   18dfc:	adcsvs	r9, r8, r0
   18e00:	subsle	r2, pc, r0, lsl #16
   18e04:			; <UNDEFINED> instruction: 0xf10dab06
   18e08:			; <UNDEFINED> instruction: 0xf10d0b20
   18e0c:	stmib	sp, {r2, r3, r4, r9, fp}^
   18e10:			; <UNDEFINED> instruction: 0xf04f4601
   18e14:	ldrmi	r0, [ip], -r0, lsl #18
   18e18:			; <UNDEFINED> instruction: 0x4651465a
   18e1c:	movwcs	r4, #1576	; 0x628
   18e20:			; <UNDEFINED> instruction: 0xf7fb9306
   18e24:	strmi	pc, [r6], -r7, lsr #27
   18e28:	stmdals	r6, {r7, r8, ip, sp, pc}
   18e2c:	bl	fe1d6de0 <mkdtemp@@Base+0xfe1abcd0>
   18e30:	svceq	0x000ef116
   18e34:			; <UNDEFINED> instruction: 0x4634d034
   18e38:			; <UNDEFINED> instruction: 0xf7f54628
   18e3c:	ldrtmi	pc, [r8], -r9, ror #24	; <UNPREDICTABLE>
   18e40:	mcr2	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   18e44:			; <UNDEFINED> instruction: 0xf06fe785
   18e48:	str	r0, [r2, r1, lsl #8]
   18e4c:	strtmi	r4, [r1], -r2, lsl #12
   18e50:			; <UNDEFINED> instruction: 0xf7fb4628
   18e54:	strmi	pc, [r6], -sp, lsl #28
   18e58:	mvnle	r2, r0, lsl #16
   18e5c:	orreq	lr, r9, #323584	; 0x4f000
   18e60:	stmdals	r7, {r3, r8, fp, ip, pc}
   18e64:	andeq	lr, r3, #8, 22	; 0x2000
   18e68:			; <UNDEFINED> instruction: 0xf7f89303
   18e6c:	strmi	pc, [r6], -r9, ror #31
   18e70:	bicsle	r2, sl, r0, lsl #16
   18e74:	blls	ff67c <mkdtemp@@Base+0xd456c>
   18e78:			; <UNDEFINED> instruction: 0xd01d42da
   18e7c:	stmdbls	r0, {r1, r2, r9, fp, ip, pc}
   18e80:	blls	16d1b0 <mkdtemp@@Base+0x1420a0>
   18e84:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   18e88:	andle	r4, sp, #641728512	; 0x26400000
   18e8c:	movwhi	lr, #6615	; 0x19d7
   18e90:	strb	r9, [r1, r0, lsl #6]
   18e94:			; <UNDEFINED> instruction: 0xf06f4628
   18e98:			; <UNDEFINED> instruction: 0xf7f5042f
   18e9c:	smmulr	r8, r9, ip
   18ea0:	blcc	7fabc <mkdtemp@@Base+0x549ac>
   18ea4:	strb	r9, [pc, r5, lsl #6]!
   18ea8:			; <UNDEFINED> instruction: 0x4601e9dd
   18eac:	eorsvs	r4, fp, r8, lsr #12
   18eb0:			; <UNDEFINED> instruction: 0xf7f56037
   18eb4:	strb	pc, [ip, -sp, lsr #24]	; <UNPREDICTABLE>
   18eb8:			; <UNDEFINED> instruction: 0xf7eb9806
   18ebc:	strb	lr, [r0, r0, asr #22]!
   18ec0:	cdp	7, 3, cr15, cr14, cr11, {7}
   18ec4:	streq	pc, [r1], #-111	; 0xffffff91
   18ec8:			; <UNDEFINED> instruction: 0x4628e7b6
   18ecc:	streq	pc, [r1], #-111	; 0xffffff91
   18ed0:	ldc2	7, cr15, [lr], {245}	; 0xf5
   18ed4:	svclt	0x0000e73d
   18ed8:	andeq	r8, r4, r4, lsr #26
   18edc:	muleq	r0, r4, r5
   18ee0:	andeq	r8, r4, lr, ror #25
   18ee4:	ldr	fp, [r7], -r0, lsl #2
   18ee8:	svclt	0x00004770
   18eec:	blmi	76b764 <mkdtemp@@Base+0x740654>
   18ef0:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   18ef4:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   18ef8:	strbtmi	r4, [r9], -sp, lsl #12
   18efc:	ldmdavs	fp, {sl, sp}
   18f00:			; <UNDEFINED> instruction: 0xf04f9301
   18f04:	strls	r0, [r0], #-768	; 0xfffffd00
   18f08:			; <UNDEFINED> instruction: 0xff08f7ff
   18f0c:	blle	5a072c <mkdtemp@@Base+0x57561c>
   18f10:	stmdavs	r3, {fp, ip, pc}
   18f14:	ands	fp, sp, fp, lsr #18
   18f18:	strcc	r9, [r1], #-2048	; 0xfffff800
   18f1c:	adcmi	r6, r3, #196608	; 0x30000
   18f20:	stmdavs	r3, {r3, r4, r8, fp, ip, lr, pc}^
   18f24:			; <UNDEFINED> instruction: 0xf8534629
   18f28:			; <UNDEFINED> instruction: 0xf7f60024
   18f2c:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   18f30:	stmdals	r0, {r1, r4, r5, r6, r7, ip, lr, pc}
   18f34:	tstlt	r0, r6, lsl #12
   18f38:			; <UNDEFINED> instruction: 0xf7ff2600
   18f3c:	bmi	2d86f8 <mkdtemp@@Base+0x2ad5e8>
   18f40:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   18f44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   18f48:	subsmi	r9, sl, r1, lsl #22
   18f4c:	ldrtmi	sp, [r0], -r5, lsl #2
   18f50:	ldcllt	0, cr11, [r0, #-8]!
   18f54:	strteq	pc, [sp], -pc, rrx
   18f58:			; <UNDEFINED> instruction: 0xf7ebe7ef
   18f5c:	svclt	0x0000edf2
   18f60:	andeq	r8, r4, r4, asr fp
   18f64:	muleq	r0, r4, r5
   18f68:	andeq	r8, r4, r2, lsl #22
   18f6c:	svcmi	0x00f0e92d
   18f70:	bmi	186a7d0 <mkdtemp@@Base+0x183f6c0>
   18f74:	blmi	186a7f0 <mkdtemp@@Base+0x183f6e0>
   18f78:	ldrbtmi	fp, [sl], #-135	; 0xffffff79
   18f7c:	ldrdge	pc, [r0], #-141	; 0xffffff73
   18f80:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   18f84:			; <UNDEFINED> instruction: 0xf04f9305
   18f88:	movwcs	r0, #768	; 0x300
   18f8c:	movwls	r6, #12339	; 0x3033
   18f90:			; <UNDEFINED> instruction: 0xf88d602b
   18f94:	movwls	r3, #16395	; 0x400b
   18f98:	ldmdbcc	r1, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   18f9c:			; <UNDEFINED> instruction: 0xf5b39001
   18fa0:	vmax.f32	d1, d16, d0
   18fa4:	strmi	r8, [pc], -r5, lsl #1
   18fa8:	blx	956f86 <mkdtemp@@Base+0x92be76>
   18fac:	stmdacs	r0, {r2, r9, sl, lr}
   18fb0:	addhi	pc, r1, r0
   18fb4:	svceq	0x0000f1b9
   18fb8:	ldmdavs	r8!, {r0, r1, r2, r3, r4, ip, lr, pc}
   18fbc:	blx	fe656f9e <mkdtemp@@Base+0xfe62be8e>
   18fc0:	stmdbmi	pc, {r3, r4, r6, r7, r8, fp, ip, sp, pc}^	; <UNPREDICTABLE>
   18fc4:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   18fc8:	svc	0x00caf7eb
   18fcc:	rsble	r2, r9, r0, lsl #16
   18fd0:	strbmi	r4, [r8], -ip, asr #18
   18fd4:			; <UNDEFINED> instruction: 0xf7eb4479
   18fd8:	stmdacs	r0, {r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   18fdc:	stmdbmi	sl, {r1, r5, r6, ip, lr, pc}^
   18fe0:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   18fe4:	svc	0x00bcf7eb
   18fe8:	subsle	r2, lr, r0, lsl #16
   18fec:	strbmi	r4, [r8], -r7, asr #18
   18ff0:			; <UNDEFINED> instruction: 0xf7eb4479
   18ff4:	stmdacs	r0, {r1, r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   18ff8:			; <UNDEFINED> instruction: 0xf04fd057
   18ffc:	tstcs	sp, r0, lsl #22
   19000:			; <UNDEFINED> instruction: 0xf7fb4620
   19004:	strmi	pc, [r0], r1, lsr #30
   19008:	ldmib	sp, {r4, r7, r8, ip, sp, pc}^
   1900c:			; <UNDEFINED> instruction: 0xf0110103
   19010:			; <UNDEFINED> instruction: 0x4620faf9
   19014:	blx	1f56ff2 <mkdtemp@@Base+0x1f2bee2>
   19018:	blmi	e2b914 <mkdtemp@@Base+0xe00804>
   1901c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19020:	blls	173090 <mkdtemp@@Base+0x147f80>
   19024:	qdsuble	r4, sl, r5
   19028:	andlt	r4, r7, r0, asr #12
   1902c:	svchi	0x00f0e8bd
   19030:			; <UNDEFINED> instruction: 0x46214638
   19034:	mrc2	7, 6, pc, cr6, cr6, {7}
   19038:	stmdacs	r0, {r7, r9, sl, lr}
   1903c:	bls	48d7d8 <mkdtemp@@Base+0x4626c8>
   19040:			; <UNDEFINED> instruction: 0x46204651
   19044:			; <UNDEFINED> instruction: 0xf816f7fc
   19048:	stmdacs	r0, {r7, r9, sl, lr}
   1904c:			; <UNDEFINED> instruction: 0x4659d1dd
   19050:			; <UNDEFINED> instruction: 0xf7fb4620
   19054:	pkhbtmi	pc, r0, sp, lsl #29	; <UNPREDICTABLE>
   19058:	bicsle	r2, r6, r0, lsl #16
   1905c:	strtmi	r9, [r2], -r1, lsl #16
   19060:			; <UNDEFINED> instruction: 0xf7ff4621
   19064:	strmi	pc, [r0], r9, lsl #25
   19068:	bicle	r2, lr, r0, lsl #16
   1906c:	tsteq	fp, sp, lsl #2	; <UNPREDICTABLE>
   19070:			; <UNDEFINED> instruction: 0xf7fb4620
   19074:			; <UNDEFINED> instruction: 0x4680fb75
   19078:	bicle	r2, r6, r0, lsl #16
   1907c:	mulcc	fp, sp, r8
   19080:	svclt	0x00182b66
   19084:	svclt	0x000c2b05
   19088:	andcs	r2, r0, #268435456	; 0x10000000
   1908c:	svclt	0x00082b1e
   19090:	andeq	pc, r1, #66	; 0x42
   19094:	blcs	3c76e4 <mkdtemp@@Base+0x39c5d4>
   19098:	stmdbls	r4, {r0, r1, r4, ip, lr, pc}
   1909c:	stmdaeq	r3, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   190a0:	ldr	r9, [r4, r3, lsl #16]!
   190a4:	bleq	d51e8 <mkdtemp@@Base+0xaa0d8>
   190a8:			; <UNDEFINED> instruction: 0xf04fe7a9
   190ac:	str	r0, [r6, r4, lsl #22]!
   190b0:	stmdaeq	r9, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   190b4:			; <UNDEFINED> instruction: 0xf06fe7b0
   190b8:	str	r0, [sp, r1, lsl #16]!
   190bc:	ldmdaeq	sl, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   190c0:	bge	152f54 <mkdtemp@@Base+0x127e44>
   190c4:	strtmi	sl, [r0], -r3, lsl #18
   190c8:	ldc2	7, cr15, [r0], {251}	; 0xfb
   190cc:	stmdacs	r0, {r7, r9, sl, lr}
   190d0:	ldmib	sp, {r0, r1, r3, r4, r7, r8, ip, lr, pc}^
   190d4:	strbmi	r0, [sl], -r3, lsl #2
   190d8:	mrc2	7, 3, pc, cr8, cr7, {7}
   190dc:	stmdacs	r0, {r7, r9, sl, lr}
   190e0:	ldmib	sp, {r0, r1, r4, r7, r8, ip, lr, pc}^
   190e4:	eorsvs	r0, r0, r3, lsl #2
   190e8:	eorvs	r2, r9, r0
   190ec:	stmib	sp, {r0, r9, sl, lr}^
   190f0:	str	r0, [ip, r3]
   190f4:	stc	7, cr15, [r4, #-940]!	; 0xfffffc54
   190f8:	andeq	r8, r4, sl, asr #21
   190fc:	muleq	r0, r4, r5
   19100:	andeq	r8, r1, sl, lsl #13
   19104:	andeq	r8, r1, ip, lsr #14
   19108:	andeq	r5, r1, lr, lsr r3
   1910c:	andeq	r8, r1, r4, lsr r7
   19110:	andeq	r8, r4, r8, lsr #20
   19114:	svcmi	0x00f0e92d
   19118:	ldrmi	fp, [r6], -r5, lsl #1
   1911c:	ldmib	sp, {r0, r1, r2, r6, r9, fp, lr}^
   19120:	strmi	r4, [r0], lr, lsl #10
   19124:			; <UNDEFINED> instruction: 0xf8dd447a
   19128:			; <UNDEFINED> instruction: 0x432ca040
   1912c:	blmi	112a9a8 <mkdtemp@@Base+0x10ff898>
   19130:	ldmpl	r3, {r0, r3, r7, r9, sl, lr}^
   19134:	movwls	r6, #14363	; 0x381b
   19138:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1913c:	movweq	lr, #23124	; 0x5a54
   19140:			; <UNDEFINED> instruction: 0xf1bad102
   19144:	rsble	r0, r5, r0, lsl #30
   19148:	blx	1557124 <mkdtemp@@Base+0x152c014>
   1914c:	stmdacs	r0, {r2, r9, sl, lr}
   19150:			; <UNDEFINED> instruction: 0xf8d9d06b
   19154:	blcs	36515c <mkdtemp@@Base+0x33a04c>
   19158:			; <UNDEFINED> instruction: 0xf04fbf9c
   1915c:	tstcs	r9, r1, lsl #22
   19160:			; <UNDEFINED> instruction: 0x4620d855
   19164:	andne	pc, fp, sp, lsl #17
   19168:	mcr2	7, 3, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
   1916c:	cmnlt	r0, r7, lsl #12
   19170:			; <UNDEFINED> instruction: 0xf7f54620
   19174:	bmi	d17cb0 <mkdtemp@@Base+0xcecba0>
   19178:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
   1917c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19180:	subsmi	r9, sl, r3, lsl #22
   19184:			; <UNDEFINED> instruction: 0x4638d154
   19188:	pop	{r0, r2, ip, sp, pc}
   1918c:			; <UNDEFINED> instruction: 0x46038ff0
   19190:	strbmi	r9, [r8], -pc, lsl #20
   19194:			; <UNDEFINED> instruction: 0xf7fb4621
   19198:			; <UNDEFINED> instruction: 0x4607fa1f
   1919c:	mvnle	r2, r0, lsl #16
   191a0:			; <UNDEFINED> instruction: 0x46204631
   191a4:			; <UNDEFINED> instruction: 0xffa8f7fb
   191a8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   191ac:			; <UNDEFINED> instruction: 0xf1bbd1e0
   191b0:	andle	r0, sl, r0, lsl #30
   191b4:	movwcs	lr, #59869	; 0xe9dd
   191b8:	strtmi	r4, [r0], -r9, lsr #12
   191bc:	andge	pc, r0, sp, asr #17
   191c0:	stc2l	7, cr15, [r2], #-1020	; 0xfffffc04
   191c4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   191c8:			; <UNDEFINED> instruction: 0x4640d1d2
   191cc:	strtmi	r4, [r1], -r2, lsr #12
   191d0:	blx	ff4d71d6 <mkdtemp@@Base+0xff4ac0c6>
   191d4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   191d8:			; <UNDEFINED> instruction: 0xf10dd1ca
   191dc:	strtmi	r0, [r0], -fp, lsl #2
   191e0:	blx	fefd71d4 <mkdtemp@@Base+0xfefac0c4>
   191e4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   191e8:			; <UNDEFINED> instruction: 0xf89dd1c2
   191ec:	bcs	19a1220 <mkdtemp@@Base+0x1976110>
   191f0:	bcs	188e58 <mkdtemp@@Base+0x15dd48>
   191f4:	tstcs	r1, ip, lsl #30
   191f8:	bcs	7a1600 <mkdtemp@@Base+0x7764f0>
   191fc:			; <UNDEFINED> instruction: 0xf041bf08
   19200:	ldmiblt	r9!, {r0, r8}
   19204:	svclt	0x00182a06
   19208:	streq	pc, [r3, -pc, rrx]
   1920c:			; <UNDEFINED> instruction: 0xf06fe7b0
   19210:	str	r0, [sp, r9, lsl #14]!
   19214:			; <UNDEFINED> instruction: 0xf9eef7f5
   19218:	teqlt	r0, r4, lsl #12
   1921c:	ldrdcc	pc, [r0], -r9
   19220:	ldmle	r4!, {r0, r2, r3, r8, r9, fp, sp}^
   19224:			; <UNDEFINED> instruction: 0x211146d3
   19228:			; <UNDEFINED> instruction: 0xf06fe79b
   1922c:	str	r0, [r2, r1, lsl #14]!
   19230:	stc	7, cr15, [r6], {235}	; 0xeb
   19234:	ldreq	pc, [sl, -pc, rrx]
   19238:	svclt	0x0000e79a
   1923c:	andeq	r8, r4, r0, lsr #18
   19240:	muleq	r0, r4, r5
   19244:	andeq	r8, r4, sl, asr #17
   19248:	blmi	e6bb30 <mkdtemp@@Base+0xe40a20>
   1924c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   19250:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   19254:	strmi	r4, [ip], -r6, lsl #12
   19258:	movwls	r6, #14363	; 0x381b
   1925c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   19260:	movwls	r2, #4864	; 0x1300
   19264:			; <UNDEFINED> instruction: 0xf9c6f7f5
   19268:	subsle	r2, r6, r0, lsl #16
   1926c:	strmi	r6, [r5], -r3, lsr #16
   19270:	svclt	0x00082b0f
   19274:	streq	pc, [r9], #-111	; 0xffffff91
   19278:	strtmi	sp, [r0], -r6
   1927c:	stmdbge	r1, {r1, r9, fp, sp, pc}
   19280:	ldc2	7, cr15, [r8, #984]!	; 0x3d8
   19284:			; <UNDEFINED> instruction: 0xb1b84604
   19288:	teqlt	r8, r1, lsl #16
   1928c:			; <UNDEFINED> instruction: 0xf04f9902
   19290:			; <UNDEFINED> instruction: 0xf7eb32ff
   19294:	stmdals	r1, {r4, r8, r9, fp, sp, lr, pc}
   19298:	ldmdb	r0, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1929c:			; <UNDEFINED> instruction: 0xf7f54628
   192a0:	bmi	957b84 <mkdtemp@@Base+0x92ca74>
   192a4:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
   192a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   192ac:	subsmi	r9, sl, r3, lsl #22
   192b0:			; <UNDEFINED> instruction: 0x4620d136
   192b4:	ldcllt	0, cr11, [r0, #-16]!
   192b8:			; <UNDEFINED> instruction: 0x46282112
   192bc:	stc2l	7, cr15, [r4, #1004]	; 0x3ec
   192c0:	stmdacs	r0, {r2, r9, sl, lr}
   192c4:	bls	cda4c <mkdtemp@@Base+0xa293c>
   192c8:	stmdbls	r1, {r3, r5, r9, sl, lr}
   192cc:	mrc2	7, 6, pc, cr2, cr11, {7}
   192d0:	stmdacs	r0, {r2, r9, sl, lr}
   192d4:			; <UNDEFINED> instruction: 0x4630d1d8
   192d8:	strtmi	r4, [r9], -sl, lsr #12
   192dc:	blx	13572e2 <mkdtemp@@Base+0x132c1d2>
   192e0:	stmdacs	r0, {r2, r9, sl, lr}
   192e4:			; <UNDEFINED> instruction: 0xf10dd1d0
   192e8:	strtmi	r0, [r8], -r3, lsl #2
   192ec:	blx	e572e0 <mkdtemp@@Base+0xe2c1d0>
   192f0:	stmdacs	r0, {r2, r9, sl, lr}
   192f4:			; <UNDEFINED> instruction: 0xf89dd1c8
   192f8:	blcs	19a530c <mkdtemp@@Base+0x197a1fc>
   192fc:	blcs	188f64 <mkdtemp@@Base+0x15de54>
   19300:	andcs	fp, r1, #12, 30	; 0x30
   19304:	blcs	7a1b0c <mkdtemp@@Base+0x7769fc>
   19308:			; <UNDEFINED> instruction: 0xf042bf08
   1930c:	stmdblt	sl, {r0, r9}^
   19310:	svclt	0x00182b06
   19314:	streq	pc, [r3], #-111	; 0xffffff91
   19318:			; <UNDEFINED> instruction: 0xf06fe7b6
   1931c:	strb	r0, [r0, r1, lsl #8]
   19320:	stc	7, cr15, [lr], {235}	; 0xeb
   19324:	ldreq	pc, [sl], #-111	; 0xffffff91
   19328:	svclt	0x0000e7ae
   1932c:	strdeq	r8, [r4], -r8	; <UNPREDICTABLE>
   19330:	muleq	r0, r4, r5
   19334:	muleq	r4, lr, r7
   19338:	svcmi	0x00f0e92d
   1933c:	bmi	f6ad84 <mkdtemp@@Base+0xf3fc74>
   19340:	blmi	f6adac <mkdtemp@@Base+0xf3fc9c>
   19344:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
   19348:	ldmib	sp, {r1, r7, r9, sl, lr}^
   1934c:	ldmpl	r3, {r1, r2, r3, r8, r9, sl, sp, lr}^
   19350:	bleq	213c70 <mkdtemp@@Base+0x1e8b60>
   19354:	movwls	r6, #14363	; 0x381b
   19358:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1935c:			; <UNDEFINED> instruction: 0xf1bbb301
   19360:	svclt	0x00140f00
   19364:	tstcs	r4, #1744830464	; 0x68000000
   19368:	andcc	pc, fp, sp, lsl #17
   1936c:			; <UNDEFINED> instruction: 0xf942f7f5
   19370:	stmdacs	r0, {r0, r2, r9, sl, lr}
   19374:			; <UNDEFINED> instruction: 0xf89dd055
   19378:			; <UNDEFINED> instruction: 0xf7fb100b
   1937c:	strmi	pc, [r4], -r5, ror #26
   19380:			; <UNDEFINED> instruction: 0x4628b190
   19384:			; <UNDEFINED> instruction: 0xf9c4f7f5
   19388:	blmi	aebc40 <mkdtemp@@Base+0xac0b30>
   1938c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19390:	blls	f3400 <mkdtemp@@Base+0xc82f0>
   19394:	qdaddle	r4, sl, sl
   19398:	andlt	r4, r5, r0, lsr #12
   1939c:	svchi	0x00f0e8bd
   193a0:			; <UNDEFINED> instruction: 0xf88d2315
   193a4:	strb	r3, [r1, fp]!
   193a8:	strtmi	r4, [r8], -r1, asr #12
   193ac:	mcr2	7, 5, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
   193b0:	stmdacs	r0, {r2, r9, sl, lr}
   193b4:	strbmi	sp, [r9], -r5, ror #3
   193b8:			; <UNDEFINED> instruction: 0xf7fb4628
   193bc:			; <UNDEFINED> instruction: 0x4604fe9d
   193c0:	bicsle	r2, lr, r0, lsl #16
   193c4:	svceq	0x0000f1bb
   193c8:	strmi	sp, [r3], -r9
   193cc:	ldrtmi	r9, [sl], -r0
   193d0:			; <UNDEFINED> instruction: 0x46284631
   193d4:	blx	16573da <mkdtemp@@Base+0x162c2ca>
   193d8:	stmdacs	r0, {r2, r9, sl, lr}
   193dc:			; <UNDEFINED> instruction: 0x4650d1d1
   193e0:	strtmi	r4, [r9], -sl, lsr #12
   193e4:	blx	ff2573e8 <mkdtemp@@Base+0xff22c2d8>
   193e8:	stmdacs	r0, {r2, r9, sl, lr}
   193ec:			; <UNDEFINED> instruction: 0xf10dd1c9
   193f0:	strtmi	r0, [r8], -fp, lsl #2
   193f4:			; <UNDEFINED> instruction: 0xf9b4f7fb
   193f8:	stmdacs	r0, {r2, r9, sl, lr}
   193fc:			; <UNDEFINED> instruction: 0xf89dd1c1
   19400:	blcs	19a5434 <mkdtemp@@Base+0x197a324>
   19404:	blcs	18906c <mkdtemp@@Base+0x15df5c>
   19408:	andcs	fp, r1, #12, 30	; 0x30
   1940c:	blcs	7a1c14 <mkdtemp@@Base+0x776b04>
   19410:			; <UNDEFINED> instruction: 0xf042bf08
   19414:	ldmdblt	sl!, {r0, r9}
   19418:	svclt	0x00182b06
   1941c:	streq	pc, [r3], #-111	; 0xffffff91
   19420:			; <UNDEFINED> instruction: 0xf06fe7af
   19424:	str	r0, [pc, r1, lsl #8]!
   19428:	ldreq	pc, [sl], #-111	; 0xffffff91
   1942c:			; <UNDEFINED> instruction: 0xf7ebe7a9
   19430:	svclt	0x0000eb88
   19434:	strdeq	r8, [r4], -lr
   19438:	muleq	r0, r4, r5
   1943c:			; <UNDEFINED> instruction: 0x000486b8
   19440:	stmdbcs	r1, {r0, r3, r5, r9, fp, lr}
   19444:	ldrbtmi	r4, [sl], #-2857	; 0xfffff4d7
   19448:	addlt	fp, r2, r0, ror r5
   1944c:			; <UNDEFINED> instruction: 0x460658d3
   19450:	movwls	r6, #6171	; 0x181b
   19454:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   19458:	movwcs	fp, #40716	; 0x9f0c
   1945c:			; <UNDEFINED> instruction: 0xf88d2313
   19460:			; <UNDEFINED> instruction: 0xf7f53003
   19464:	stmdacs	r0, {r0, r1, r2, r6, r7, fp, ip, sp, lr, pc}
   19468:			; <UNDEFINED> instruction: 0xf89dd036
   1946c:	strmi	r1, [r5], -r3
   19470:	stc2l	7, cr15, [sl], #1004	; 0x3ec
   19474:	cmnlt	r8, r4, lsl #12
   19478:			; <UNDEFINED> instruction: 0xf7f54628
   1947c:	bmi	7579a8 <mkdtemp@@Base+0x72c898>
   19480:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
   19484:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19488:	subsmi	r9, sl, r1, lsl #22
   1948c:	strtmi	sp, [r0], -sl, lsr #2
   19490:	ldcllt	0, cr11, [r0, #-8]!
   19494:			; <UNDEFINED> instruction: 0x462a4630
   19498:			; <UNDEFINED> instruction: 0xf7ff4629
   1949c:	strmi	pc, [r4], -sp, ror #20
   194a0:	mvnle	r2, r0, lsl #16
   194a4:	tsteq	r3, sp, lsl #2	; <UNPREDICTABLE>
   194a8:			; <UNDEFINED> instruction: 0xf7fb4628
   194ac:			; <UNDEFINED> instruction: 0x4604f959
   194b0:	mvnle	r2, r0, lsl #16
   194b4:	mulcc	r3, sp, r8
   194b8:	svclt	0x00182b66
   194bc:	svclt	0x000c2b05
   194c0:	andcs	r2, r0, #268435456	; 0x10000000
   194c4:	svclt	0x00082b1e
   194c8:	andeq	pc, r1, #66	; 0x42
   194cc:	blcs	1c79bc <mkdtemp@@Base+0x19c8ac>
   194d0:			; <UNDEFINED> instruction: 0xf06fbf18
   194d4:	strb	r0, [pc, r3, lsl #8]
   194d8:	streq	pc, [r1], #-111	; 0xffffff91
   194dc:			; <UNDEFINED> instruction: 0xf06fe7cf
   194e0:	bfi	r0, sl, #8, #2
   194e4:	bl	b57498 <mkdtemp@@Base+0xb2c388>
   194e8:	strdeq	r8, [r4], -lr
   194ec:	muleq	r0, r4, r5
   194f0:	andeq	r8, r4, r2, asr #11
   194f4:	svcmi	0x00f0e92d
   194f8:	blmi	118571c <mkdtemp@@Base+0x115a60c>
   194fc:	smlabbls	r0, r2, r6, r4
   19500:	ldrbtmi	r4, [r9], #-2372	; 0xfffff6bc
   19504:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   19508:			; <UNDEFINED> instruction: 0xf04f9305
   1950c:	movwcs	r0, #768	; 0x300
   19510:	movwls	r9, #8705	; 0x2201
   19514:	tstlt	r2, r4, lsl #6
   19518:	ldmdbmi	pc!, {r0, r1, r4, sp, lr}	; <UNPREDICTABLE>
   1951c:	ldrbtmi	r9, [r9], #-2048	; 0xfffff800
   19520:	ldmdb	r2!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19524:	stmdacs	r0, {r0, r2, r9, sl, lr}
   19528:			; <UNDEFINED> instruction: 0xf8dfd06c
   1952c:	svcge	0x000480f0
   19530:	ldrdls	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   19534:	ldrbtmi	sl, [r8], #3586	; 0xe02
   19538:			; <UNDEFINED> instruction: 0x462b44f9
   1953c:	ldrtmi	r2, [r9], -sl, lsl #4
   19540:			; <UNDEFINED> instruction: 0xf7eb4630
   19544:			; <UNDEFINED> instruction: 0xf8ddeb28
   19548:	andcc	fp, r1, r8
   1954c:			; <UNDEFINED> instruction: 0xf8cdd046
   19550:			; <UNDEFINED> instruction: 0xf89bb00c
   19554:	stccs	0, cr4, [sl], {-0}
   19558:	stccs	0, cr13, [r3], #-956	; 0xfffffc44
   1955c:	stccs	0, cr13, [r0], {237}	; 0xed
   19560:	andcs	sp, sl, #235	; 0xeb
   19564:	ldrbmi	r4, [r8], -r1, asr #12
   19568:	mrrc	7, 14, pc, r2, cr11	; <UNPREDICTABLE>
   1956c:	eorsle	r2, r5, r0, lsl #16
   19570:	ldrbmi	r4, [r8], -r9, asr #12
   19574:	ldcl	7, cr15, [r4], #940	; 0x3ac
   19578:	eorle	r2, pc, r0, lsl #16
   1957c:	and	r4, r4, fp, asr r6
   19580:	movwls	r3, #13057	; 0x3301
   19584:	stccs	8, cr7, [r0], {28}
   19588:	stccs	0, cr13, [r9], {215}	; 0xd7
   1958c:	stccs	15, cr11, [r0], #-96	; 0xffffffa0
   19590:	stmdbge	r3, {r1, r2, r4, r5, r6, r7, ip, lr, pc}
   19594:			; <UNDEFINED> instruction: 0xf7f84650
   19598:	stmdacs	r0, {r0, r3, r5, r6, sl, fp, ip, sp, lr, pc}
   1959c:	mvflsdm	f5, #5.0
   195a0:	stmdbmi	r0!, {r2, r9, sl, lr}
   195a4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   195a8:	stc	7, cr15, [r0], #-940	; 0xfffffc54
   195ac:	cfmvdhrls	mvd1, r5
   195b0:	blls	105b70 <mkdtemp@@Base+0xdaa60>
   195b4:	ldmdavc	r8, {r9, fp, ip, pc}
   195b8:	svclt	0x00182800
   195bc:			; <UNDEFINED> instruction: 0x4610461a
   195c0:	b	fe857574 <mkdtemp@@Base+0xfe82c464>
   195c4:	eorsvs	r2, r0, r0, lsl #16
   195c8:			; <UNDEFINED> instruction: 0xf06fbf08
   195cc:	stmdals	r2, {r0, sl}
   195d0:	svc	0x00b4f7ea
   195d4:			; <UNDEFINED> instruction: 0xf7ea4628
   195d8:	and	lr, r7, lr, lsr #28
   195dc:			; <UNDEFINED> instruction: 0xf06f4658
   195e0:			; <UNDEFINED> instruction: 0xf7ea0403
   195e4:	strtmi	lr, [r8], -ip, lsr #31
   195e8:	cdp	7, 2, cr15, cr4, cr10, {7}
   195ec:	blmi	22be2c <mkdtemp@@Base+0x200d1c>
   195f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   195f4:	blls	173664 <mkdtemp@@Base+0x148554>
   195f8:	qaddle	r4, sl, r6
   195fc:	andlt	r4, r7, r0, lsr #12
   19600:	svchi	0x00f0e8bd
   19604:	ldreq	pc, [r7], #-111	; 0xffffff91
   19608:			; <UNDEFINED> instruction: 0xf7ebe7f0
   1960c:	svclt	0x0000ea9a
   19610:	muleq	r0, r4, r5
   19614:	andeq	r8, r4, r2, asr #10
   19618:	andeq	r4, r1, r2, asr #1
   1961c:	ldrdeq	r8, [r1], -r2
   19620:	ldrdeq	r8, [r1], -ip
   19624:	andeq	r8, r1, lr, ror #27
   19628:	andeq	r8, r4, r4, asr r4
   1962c:	mvnsmi	lr, sp, lsr #18
   19630:	strmi	fp, [r5], -r4, lsl #1
   19634:	ldrmi	r4, [r6], -pc, lsl #12
   19638:			; <UNDEFINED> instruction: 0xf7f44698
   1963c:	movwlt	pc, #36827	; 0x8fdb	; <UNPREDICTABLE>
   19640:	strmi	r9, [r4], -ip, lsl #22
   19644:	strtmi	r9, [r8], -fp, lsl #20
   19648:	movwls	r9, #10506	; 0x290a
   1964c:	andls	r4, r1, #70254592	; 0x4300000
   19650:	tstls	r0, r2, lsr r6
   19654:			; <UNDEFINED> instruction: 0xf7fa4621
   19658:	strmi	pc, [r5], -pc, ror #28
   1965c:	eorscs	fp, pc, r8, asr r9	; <UNPREDICTABLE>
   19660:	stmda	r2!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19664:	strmi	r4, [r6], -r1, lsr #12
   19668:			; <UNDEFINED> instruction: 0xf00c4638
   1966c:			; <UNDEFINED> instruction: 0x4605fbfb
   19670:			; <UNDEFINED> instruction: 0xf7eb4630
   19674:			; <UNDEFINED> instruction: 0x4620e81a
   19678:			; <UNDEFINED> instruction: 0xf84af7f5
   1967c:	andlt	r4, r4, r8, lsr #12
   19680:	ldrhhi	lr, [r0, #141]!	; 0x8d
   19684:	streq	pc, [r1, #-111]	; 0xffffff91
   19688:	svclt	0x0000e7f8
   1968c:	addslt	fp, sp, r0, lsr r5
   19690:	strmi	r4, [ip], -r4, lsr #26
   19694:	strmi	r4, [r1], -r4, lsr #22
   19698:			; <UNDEFINED> instruction: 0x466a447d
   1969c:	stmiapl	fp!, {r0, r1, sp}^
   196a0:	tstls	fp, #1769472	; 0x1b0000
   196a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   196a8:	cdp	7, 15, cr15, cr6, cr10, {7}
   196ac:	eorsle	r3, r3, r1
   196b0:			; <UNDEFINED> instruction: 0xf7ea9d06
   196b4:	addmi	lr, r5, #28, 30	; 0x70
   196b8:	andcs	fp, r0, r8, lsl pc
   196bc:	bmi	70d6e8 <mkdtemp@@Base+0x6e25d8>
   196c0:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
   196c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   196c8:	subsmi	r9, sl, fp, lsl fp
   196cc:	andslt	sp, sp, r7, lsr #2
   196d0:	stmdals	r4, {r4, r5, r8, sl, fp, ip, sp, pc}
   196d4:	eorseq	pc, pc, r0, lsl r0	; <UNPREDICTABLE>
   196d8:	ldcmi	0, cr13, [r5, #-964]	; 0xfffffc3c
   196dc:			; <UNDEFINED> instruction: 0x4628447d
   196e0:			; <UNDEFINED> instruction: 0xf9f8f002
   196e4:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   196e8:			; <UNDEFINED> instruction: 0xf9f4f002
   196ec:			; <UNDEFINED> instruction: 0xf0024628
   196f0:	stmdbls	r4, {r0, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   196f4:			; <UNDEFINED> instruction: 0x46224810
   196f8:	smlabteq	r8, r1, r3, pc	; <UNPREDICTABLE>
   196fc:			; <UNDEFINED> instruction: 0xf0024478
   19700:	stmdami	lr, {r0, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   19704:			; <UNDEFINED> instruction: 0xf0024478
   19708:	stmdami	sp, {r0, r2, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   1970c:			; <UNDEFINED> instruction: 0xf0024478
   19710:			; <UNDEFINED> instruction: 0xf06ff9e1
   19714:	ldrb	r0, [r2, fp, lsr #32]
   19718:	andseq	pc, r7, pc, rrx
   1971c:			; <UNDEFINED> instruction: 0xf7ebe7cf
   19720:	svclt	0x0000ea10
   19724:	andeq	r8, r4, ip, lsr #7
   19728:	muleq	r0, r4, r5
   1972c:	andeq	r8, r4, r2, lsl #7
   19730:	andeq	r8, r1, r0, asr r5
   19734:	andeq	r8, r1, r2, lsl #11
   19738:	andeq	r8, r1, r8, lsr #11
   1973c:	andeq	r8, r1, ip, asr #11
   19740:	andeq	r8, r1, r0, lsl r6
   19744:	mvnsmi	lr, sp, lsr #18
   19748:	ldmdbmi	r8, {r1, r2, r3, r9, sl, lr}
   1974c:	bmi	62afb0 <mkdtemp@@Base+0x5ffea0>
   19750:	ldrbtmi	fp, [r9], #-132	; 0xffffff7c
   19754:			; <UNDEFINED> instruction: 0xf8dd461d
   19758:	movwcs	r8, #40	; 0x28
   1975c:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   19760:			; <UNDEFINED> instruction: 0xf04f9203
   19764:	movwls	r0, #8704	; 0x2200
   19768:	eorvs	fp, fp, r5, lsl #2
   1976c:			; <UNDEFINED> instruction: 0xf00ca902
   19770:			; <UNDEFINED> instruction: 0x4604fab9
   19774:	stmdals	r2, {r6, r8, fp, ip, sp, pc}
   19778:	ldrtmi	r4, [sl], -fp, lsr #12
   1977c:			; <UNDEFINED> instruction: 0xf8cd4631
   19780:			; <UNDEFINED> instruction: 0xf7fa8000
   19784:	strmi	pc, [r4], -r1, ror #29
   19788:			; <UNDEFINED> instruction: 0xf7f49802
   1978c:	bmi	299698 <mkdtemp@@Base+0x26e588>
   19790:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   19794:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19798:	subsmi	r9, sl, r3, lsl #22
   1979c:	strtmi	sp, [r0], -r3, lsl #2
   197a0:	pop	{r2, ip, sp, pc}
   197a4:			; <UNDEFINED> instruction: 0xf7eb81f0
   197a8:	svclt	0x0000e9cc
   197ac:	strdeq	r8, [r4], -r2
   197b0:	muleq	r0, r4, r5
   197b4:			; <UNDEFINED> instruction: 0x000482b2
   197b8:	ldrbmi	lr, [r0, sp, lsr #18]!
   197bc:	strmi	fp, [r0], r2, lsl #1
   197c0:			; <UNDEFINED> instruction: 0xf8dd460f
   197c4:	ldrmi	sl, [r1], r8, lsr #32
   197c8:	tstlt	fp, ip, lsl r6
   197cc:	eorvs	r2, r3, r0, lsl #6
   197d0:	svceq	0x0000f1ba
   197d4:	movwcs	sp, #2
   197d8:	andcc	pc, r0, sl, asr #17
   197dc:	ldrtmi	r2, [r8], -r0, lsl #2
   197e0:	ldm	lr, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   197e4:	strmi	r1, [r6], -r3, asr #24
   197e8:	ldrtmi	sp, [r9], -r4, lsr #32
   197ec:			; <UNDEFINED> instruction: 0xff4ef7ff
   197f0:	teqlt	r0, r5, lsl #12
   197f4:			; <UNDEFINED> instruction: 0xf7eb4630
   197f8:	strtmi	lr, [r8], -sl, lsl #18
   197fc:	pop	{r1, ip, sp, pc}
   19800:			; <UNDEFINED> instruction: 0x462387f0
   19804:	strbmi	r4, [r1], -sl, asr #12
   19808:			; <UNDEFINED> instruction: 0xf8cd4630
   1980c:			; <UNDEFINED> instruction: 0xf7ffa000
   19810:	mcrne	15, 1, pc, cr3, cr9, {4}	; <UNPREDICTABLE>
   19814:	movwcs	fp, #7960	; 0x1f18
   19818:	svclt	0x00182800
   1981c:	teqlt	fp, r0, lsl #6
   19820:	stmdacs	r0, {r5, fp, sp, lr}
   19824:	ldrtmi	sp, [r9], -r6, ror #1
   19828:	mcr2	7, 7, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
   1982c:	strb	r4, [r1, r5, lsl #12]!
   19830:	ldrb	r4, [pc, r5, lsl #12]
   19834:	ldreq	pc, [r7, #-111]	; 0xffffff91
   19838:	svclt	0x0000e7df
   1983c:	mvnsmi	lr, #737280	; 0xb4000
   19840:	stmdbmi	r8!, {r0, r3, r7, r9, sl, lr}
   19844:	blmi	a2b0c8 <mkdtemp@@Base+0x9fffb8>
   19848:	ldrbtmi	fp, [r9], #-131	; 0xffffff7d
   1984c:	ldrmi	r4, [r5], -r6, lsl #12
   19850:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   19854:			; <UNDEFINED> instruction: 0xf04f9301
   19858:	movwcs	r0, #768	; 0x300
   1985c:	mrslt	r9, LR_svc
   19860:	tstlt	pc, r3, lsl r0	; <UNPREDICTABLE>
   19864:	eorsvs	r2, fp, r0, lsl #6
   19868:	ldrtmi	r2, [r0], -r0, lsl #2
   1986c:	ldmda	r8, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19870:	strmi	r1, [r4], -r3, asr #24
   19874:			; <UNDEFINED> instruction: 0x4631d031
   19878:	stmdaeq	fp!, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   1987c:			; <UNDEFINED> instruction: 0xff06f7ff
   19880:	strtmi	fp, [r0], -r8, lsl #3
   19884:	stmia	r2, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19888:			; <UNDEFINED> instruction: 0xf7f49800
   1988c:	bmi	619598 <mkdtemp@@Base+0x5ee488>
   19890:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
   19894:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19898:	subsmi	r9, sl, r1, lsl #22
   1989c:	strbmi	sp, [r0], -r0, lsr #2
   198a0:	pop	{r0, r1, ip, sp, pc}
   198a4:			; <UNDEFINED> instruction: 0x466983f0
   198a8:			; <UNDEFINED> instruction: 0xf00c4620
   198ac:	pkhbtmi	pc, r0, fp, lsl #20	; <UNPREDICTABLE>
   198b0:	mvnle	r2, r0, lsl #16
   198b4:	ldrtmi	r9, [fp], -r0, lsl #16
   198b8:	strtmi	r4, [sl], -r9, asr #12
   198bc:	mrc2	7, 3, pc, cr6, cr10, {7}
   198c0:	stmdacs	r0, {r7, r9, sl, lr}
   198c4:	stfcsd	f5, [r0, #-884]	; 0xfffffc8c
   198c8:	stmdavs	r8!, {r0, r1, r3, r4, r6, r7, ip, lr, pc}
   198cc:	sbcsle	r2, r8, r0, lsl #16
   198d0:			; <UNDEFINED> instruction: 0xf7fa4631
   198d4:	strmi	pc, [r0], fp, lsl #29
   198d8:			; <UNDEFINED> instruction: 0xf06fe7d3
   198dc:	bfi	r0, r7, #16, #7
   198e0:	stmdb	lr!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   198e4:	strdeq	r8, [r4], -sl
   198e8:	muleq	r0, r4, r5
   198ec:			; <UNDEFINED> instruction: 0x000481b2
   198f0:	mvnsmi	lr, sp, lsr #18
   198f4:	bmi	aeb154 <mkdtemp@@Base+0xac0044>
   198f8:	blmi	b05b08 <mkdtemp@@Base+0xada9f8>
   198fc:	ldrbtmi	r4, [sl], #-1664	; 0xfffff980
   19900:	ldmpl	r3, {r0, r1, r2, r3, r9, sl, lr}^
   19904:	movwls	r6, #6171	; 0x181b
   19908:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1990c:	movwls	r2, #768	; 0x300
   19910:	andvs	fp, fp, r1, lsl #2
   19914:	movwcs	fp, #270	; 0x10e
   19918:	andcs	r6, pc, r3, lsr r0	; <UNPREDICTABLE>
   1991c:			; <UNDEFINED> instruction: 0xf830f7f6
   19920:	stmdacs	r0, {r2, r9, sl, lr}
   19924:			; <UNDEFINED> instruction: 0x4632d038
   19928:			; <UNDEFINED> instruction: 0xf7ff4641
   1992c:	strmi	pc, [r5], -r3, ror #27
   19930:	smlatblt	pc, r0, r9, fp	; <UNPREDICTABLE>
   19934:			; <UNDEFINED> instruction: 0x462c603c
   19938:			; <UNDEFINED> instruction: 0xf7ea9800
   1993c:	strtmi	lr, [r0], -r0, lsl #28
   19940:			; <UNDEFINED> instruction: 0xff70f7f5
   19944:	blmi	62c1b0 <mkdtemp@@Base+0x6010a0>
   19948:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1994c:	blls	739bc <mkdtemp@@Base+0x488ac>
   19950:	qsuble	r4, sl, r4
   19954:	andlt	r4, r2, r8, lsr #12
   19958:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1995c:			; <UNDEFINED> instruction: 0xf7f54620
   19960:	bmi	5196ec <mkdtemp@@Base+0x4ee5dc>
   19964:	tstcs	r1, r3, asr #12
   19968:			; <UNDEFINED> instruction: 0x4668447a
   1996c:	cdp	7, 4, cr15, cr6, cr10, {7}
   19970:	andsle	r3, r1, r1
   19974:			; <UNDEFINED> instruction: 0xf06f200f
   19978:			; <UNDEFINED> instruction: 0xf7f60501
   1997c:	strmi	pc, [r4], -r1, lsl #16
   19980:	sbcsle	r2, r9, r0, lsl #16
   19984:	ldrtmi	r9, [r2], -r0, lsl #18
   19988:	ldc2	7, cr15, [r4, #1020]!	; 0x3fc
   1998c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   19990:	svccs	0x0000d1d2
   19994:	strb	sp, [pc, lr, asr #3]
   19998:	streq	pc, [r1, #-111]	; 0xffffff91
   1999c:			; <UNDEFINED> instruction: 0xf7ebe7d2
   199a0:	svclt	0x0000e8d0
   199a4:	andeq	r8, r4, r6, asr #2
   199a8:	muleq	r0, r4, r5
   199ac:	strdeq	r8, [r4], -ip
   199b0:	andeq	r4, r1, r4, lsl r6
   199b4:	ldmdami	lr, {r0, r1, r9, sl, lr}
   199b8:	ldrbtmi	r4, [r8], #-2590	; 0xfffff5e2
   199bc:	addlt	fp, r2, r0, ror r5
   199c0:	strmi	r5, [sp], -r2, lsl #17
   199c4:	andls	r6, r1, #1179648	; 0x120000
   199c8:	andeq	pc, r0, #79	; 0x4f
   199cc:	andls	r2, r0, #0, 4
   199d0:	andvs	fp, sl, r1, lsl #2
   199d4:	tstcs	r1, r8, lsl sl
   199d8:	ldrbtmi	r4, [sl], #-1640	; 0xfffff998
   199dc:	cdp	7, 0, cr15, cr14, cr10, {7}
   199e0:	eorle	r3, r0, r1
   199e4:			; <UNDEFINED> instruction: 0xf04f200f
   199e8:			; <UNDEFINED> instruction: 0xf7f536ff
   199ec:	strmi	pc, [r4], -r9, asr #31
   199f0:	stmdbls	r0, {r6, r8, ip, sp, pc}
   199f4:			; <UNDEFINED> instruction: 0xf7ff2200
   199f8:			; <UNDEFINED> instruction: 0x4606fd7d
   199fc:	tstlt	sp, r0, lsl r9
   19a00:	strmi	r6, [r4], -ip, lsr #32
   19a04:			; <UNDEFINED> instruction: 0xf7ea9800
   19a08:			; <UNDEFINED> instruction: 0x4620ed9a
   19a0c:			; <UNDEFINED> instruction: 0xff0af7f5
   19a10:	blmi	22c240 <mkdtemp@@Base+0x201130>
   19a14:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19a18:	blls	73a88 <mkdtemp@@Base+0x48978>
   19a1c:	qaddle	r4, sl, r5
   19a20:	andlt	r4, r2, r0, lsr r6
   19a24:			; <UNDEFINED> instruction: 0xf06fbd70
   19a28:	ldrb	r0, [r1, r1, lsl #12]!
   19a2c:	stm	r8, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19a30:	andeq	r8, r4, sl, lsl #1
   19a34:	muleq	r0, r4, r5
   19a38:	muleq	r1, sl, sl
   19a3c:	andeq	r8, r4, r0, lsr r0
   19a40:			; <UNDEFINED> instruction: 0x460eb570
   19a44:	addlt	r4, r6, ip, lsr #24
   19a48:	ldrmi	r4, [sp], -ip, lsr #18
   19a4c:	movwcs	r4, #1148	; 0x47c
   19a50:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
   19a54:			; <UNDEFINED> instruction: 0xf04f9105
   19a58:	stmib	sp, {r8}^
   19a5c:	tstlt	r5, r3, lsl #6
   19a60:	stmdacs	pc, {r0, r1, r3, r5, sp, lr}	; <UNPREDICTABLE>
   19a64:	movwcs	sp, #6149	; 0x1805
   19a68:	strne	pc, [pc], #-584	; 19a70 <PEM_write_bio_PrivateKey@plt+0x14a74>
   19a6c:	eormi	r4, r3, #131	; 0x83
   19a70:			; <UNDEFINED> instruction: 0xf06fd10c
   19a74:	bmi	89aab0 <mkdtemp@@Base+0x86f9a0>
   19a78:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   19a7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19a80:	subsmi	r9, sl, r5, lsl #22
   19a84:			; <UNDEFINED> instruction: 0x4620d135
   19a88:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   19a8c:	blge	e2a94 <mkdtemp@@Base+0xb7984>
   19a90:	ldrtmi	r9, [r1], -r0, lsl #8
   19a94:	mrc2	7, 4, pc, cr0, cr15, {7}
   19a98:	teqlt	r0, r4, lsl #12
   19a9c:			; <UNDEFINED> instruction: 0xf7f59803
   19aa0:	stmdals	r4, {r0, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   19aa4:	mrc2	7, 5, pc, cr14, cr5, {7}
   19aa8:	stmdbge	r4, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   19aac:			; <UNDEFINED> instruction: 0xf7ff4630
   19ab0:	strmi	pc, [r4], -r1, lsl #31
   19ab4:	mvnsle	r2, r0, lsl #16
   19ab8:	ldrdeq	lr, [r3, -sp]
   19abc:			; <UNDEFINED> instruction: 0xffaef7f5
   19ac0:	stmdals	r3, {r3, r4, r8, fp, ip, sp, pc}
   19ac4:	strteq	pc, [ip], #-111	; 0xffffff91
   19ac8:	stmdals	r3, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   19acc:	blx	1d7ab0 <mkdtemp@@Base+0x1ac9a0>
   19ad0:	stmdacs	r0, {r2, r9, sl, lr}
   19ad4:	ldmib	sp, {r1, r5, r6, r7, r8, ip, lr, pc}^
   19ad8:			; <UNDEFINED> instruction: 0xf7f71003
   19adc:	strmi	pc, [r4], -r9, lsr #16
   19ae0:	stccs	8, cr9, [r0], {3}
   19ae4:	stfcsd	f5, [r0, #-876]	; 0xfffffc94
   19ae8:	ldrdvs	sp, [r8], -r9	; <UNPREDICTABLE>
   19aec:	strls	r4, [r3], #-1568	; 0xfffff9e0
   19af0:			; <UNDEFINED> instruction: 0xf7ebe7d5
   19af4:	svclt	0x0000e826
   19af8:	strdeq	r7, [r4], -r8
   19afc:	muleq	r0, r4, r5
   19b00:	andeq	r7, r4, sl, asr #31
   19b04:	svcmi	0x00f0e92d
   19b08:	strmi	r4, [r8], -r7, lsl #12
   19b0c:	ldrmi	r4, [r8], r1, asr #18
   19b10:	ldrbtmi	r4, [r9], #-2881	; 0xfffff4bf
   19b14:	stmiapl	fp, {r0, r2, r7, ip, sp, pc}^
   19b18:	ldmdavs	fp, {r6, r8, fp, lr}
   19b1c:			; <UNDEFINED> instruction: 0xf04f9303
   19b20:	movwcs	r0, #768	; 0x300
   19b24:	movwls	r4, #1145	; 0x479
   19b28:	bcs	3e738 <mkdtemp@@Base+0x13628>
   19b2c:	blmi	f4e0c0 <mkdtemp@@Base+0xf22fb0>
   19b30:	andls	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   19b34:	ldrbtmi	r4, [r9], #-2363	; 0xfffff6c5
   19b38:	cdp	7, 6, cr15, cr6, cr10, {7}
   19b3c:	stmdacs	r0, {r2, r9, sl, lr}
   19b40:	cdpge	0, 0, cr13, cr2, cr3, {3}
   19b44:	beq	55c88 <mkdtemp@@Base+0x2ab78>
   19b48:	strtmi	r4, [r3], -sp, ror #12
   19b4c:	ldrtmi	r2, [r1], -sl, lsl #4
   19b50:			; <UNDEFINED> instruction: 0xf7eb4628
   19b54:	andcc	lr, r1, r0, lsr #16
   19b58:			; <UNDEFINED> instruction: 0x4650d051
   19b5c:	mcr2	7, 3, pc, cr2, cr5, {7}	; <UNPREDICTABLE>
   19b60:	tstls	r1, r0, lsl #18
   19b64:	stmdblt	sl!, {r1, r3, fp, ip, sp, lr}
   19b68:	tstcc	r1, r2, asr #32
   19b6c:	stmdavc	sl, {r0, r8, ip, pc}
   19b70:	eorsle	r2, sp, r0, lsl #20
   19b74:	svclt	0x00182a09
   19b78:	rscsle	r2, r6, r0, lsr #20
   19b7c:	eorsle	r2, r7, r3, lsr #20
   19b80:	bcs	2cfb8c <mkdtemp@@Base+0x2a4a7c>
   19b84:	andcs	sp, pc, r4, lsr r0	; <UNPREDICTABLE>
   19b88:	mrc2	7, 7, pc, cr10, cr5, {7}
   19b8c:	stmdacs	r0, {r1, r7, r9, sl, lr}
   19b90:	stmdbge	r1, {r3, r4, r5, ip, lr, pc}
   19b94:			; <UNDEFINED> instruction: 0xf96af7f8
   19b98:	svceq	0x0038f110
   19b9c:	sbcsle	r4, r4, r3, lsl #13
   19ba0:	ldrbmi	fp, [r1], -r8, lsl #19
   19ba4:			; <UNDEFINED> instruction: 0x47c84638
   19ba8:			; <UNDEFINED> instruction: 0xf1b8b968
   19bac:	sbcle	r0, ip, r0, lsl #30
   19bb0:			; <UNDEFINED> instruction: 0xf7f54638
   19bb4:	stmdacs	r0, {r0, r1, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   19bb8:	ldclvs	0, cr13, [fp], #-796	; 0xfffffce4
   19bbc:	blvs	fe62b508 <mkdtemp@@Base+0xfe6003f8>
   19bc0:	stmdacs	r0, {r3, r6, r7, r8, r9, sl, lr}
   19bc4:	stmdals	r0, {r0, r6, r7, ip, lr, pc}
   19bc8:	ldc	7, cr15, [r8], #936	; 0x3a8
   19bcc:			; <UNDEFINED> instruction: 0xf7f54650
   19bd0:	strtmi	pc, [r0], -r9, lsr #28
   19bd4:	bl	bd7b84 <mkdtemp@@Base+0xbaca74>
   19bd8:	blmi	3ec42c <mkdtemp@@Base+0x3c131c>
   19bdc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19be0:	blls	f3c50 <mkdtemp@@Base+0xc8b40>
   19be4:	tstle	r3, sl, asr r0
   19be8:	andlt	r4, r5, r8, asr r6
   19bec:	svchi	0x00f0e8bd
   19bf0:	beq	55d34 <mkdtemp@@Base+0x2ac24>
   19bf4:	blmi	393aa0 <mkdtemp@@Base+0x368990>
   19bf8:	andls	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   19bfc:			; <UNDEFINED> instruction: 0xf06fe79a
   19c00:	strb	r0, [r0, sp, lsr #22]!
   19c04:	bleq	95dc8 <mkdtemp@@Base+0x6acb8>
   19c08:			; <UNDEFINED> instruction: 0xf06fe7dd
   19c0c:			; <UNDEFINED> instruction: 0xe7e30b17
   19c10:	svc	0x0096f7ea
   19c14:	andeq	r7, r4, r2, lsr pc
   19c18:	muleq	r0, r4, r5
   19c1c:	andeq	r7, r4, r0, lsr #30
   19c20:	andeq	r0, r0, ip, ror #10
   19c24:	andeq	r3, r1, sl, lsr #21
   19c28:	andeq	r7, r4, r8, ror #28
   19c2c:	andeq	r0, r0, ip, lsl #11
   19c30:			; <UNDEFINED> instruction: 0x460db538
   19c34:	strmi	r4, [r1], -r4, lsl #12
   19c38:			; <UNDEFINED> instruction: 0xf7fe4628
   19c3c:			; <UNDEFINED> instruction: 0xf110fcd1
   19c40:	andle	r0, r0, r2, lsr pc
   19c44:			; <UNDEFINED> instruction: 0x4629bd38
   19c48:	movwcs	r4, #5664	; 0x1620
   19c4c:			; <UNDEFINED> instruction: 0xf7ff2200
   19c50:			; <UNDEFINED> instruction: 0xf110ff59
   19c54:	svclt	0x00080f2e
   19c58:	rscsle	r2, r3, r0
   19c5c:	svclt	0x00082800
   19c60:	eorseq	pc, r2, pc, rrx
   19c64:	svclt	0x0000bd38
   19c68:			; <UNDEFINED> instruction: 0x4605b538
   19c6c:	andcs	r6, r0, r1, lsl #16
   19c70:	orrslt	r7, fp, fp, lsl #16
   19c74:	ldmdblt	r8, {r1, r3, r9, sl, lr}
   19c78:	svclt	0x00182b20
   19c7c:	eorle	r2, r0, r9, lsl #22
   19c80:			; <UNDEFINED> instruction: 0xf8122b5c
   19c84:	andsle	r4, r2, r1, lsl #30
   19c88:	ldrmi	r2, [r1], -r2, lsr #22
   19c8c:			; <UNDEFINED> instruction: 0xf080bf08
   19c90:	strtmi	r0, [r3], -r1
   19c94:	mvnle	r2, r0, lsl #22
   19c98:	movweq	pc, #4096	; 0x1000	; <UNPREDICTABLE>
   19c9c:	stmdavc	r8, {r0, r3, r5, sp, lr}
   19ca0:	svclt	0x000c2800
   19ca4:	andcs	r4, r0, r8, lsl r6
   19ca8:			; <UNDEFINED> instruction: 0xff90f012
   19cac:	stccs	13, cr11, [r2], #-224	; 0xffffff20
   19cb0:	svclt	0x00084623
   19cb4:	svccc	0x0002f811
   19cb8:	ldrmi	sp, [r1], -ip, ror #1
   19cbc:	bicsle	r2, r9, r0, lsl #22
   19cc0:	eorvs	lr, r9, sl, ror #15
   19cc4:	svclt	0x0000bd38
   19cc8:			; <UNDEFINED> instruction: 0x4606b5f8
   19ccc:			; <UNDEFINED> instruction: 0x46084617
   19cd0:	sbcsvc	pc, r2, #1325400064	; 0x4f000000
   19cd4:	cmpcs	r1, r0, asr #4	; <UNPREDICTABLE>
   19cd8:	cdp	7, 2, cr15, cr2, cr10, {7}
   19cdc:	eorsle	r1, r5, r3, asr #24
   19ce0:			; <UNDEFINED> instruction: 0x4605491c
   19ce4:			; <UNDEFINED> instruction: 0xf7ea4479
   19ce8:	strmi	lr, [r4], -r0, ror #28
   19cec:	ldrtmi	fp, [r0], -r0, lsr #6
   19cf0:			; <UNDEFINED> instruction: 0xf7f64621
   19cf4:	strmi	pc, [r5], -sp, lsr #24
   19cf8:	bmi	608280 <mkdtemp@@Base+0x5dd170>
   19cfc:	tstcs	r1, fp, lsr r6
   19d00:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   19d04:	svc	0x0034f7ea
   19d08:			; <UNDEFINED> instruction: 0xf7eb4620
   19d0c:	ldrhlt	lr, [r8, #-142]	; 0xffffff72
   19d10:	ldreq	pc, [r7, #-111]	; 0xffffff91
   19d14:	ldmdb	ip!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19d18:	strtmi	r4, [r0], -r6, lsl #12
   19d1c:			; <UNDEFINED> instruction: 0xf7ea6834
   19d20:	eorsvs	lr, r4, sl, lsl #21
   19d24:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   19d28:			; <UNDEFINED> instruction: 0xf7ea4620
   19d2c:	strmi	lr, [r5], -r4, lsl #21
   19d30:	mvnle	r2, r0, lsl #16
   19d34:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   19d38:	stmdb	sl!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19d3c:	strtmi	r4, [r8], -r6, lsl #12
   19d40:			; <UNDEFINED> instruction: 0xf06f6834
   19d44:			; <UNDEFINED> instruction: 0xf7ea0517
   19d48:	strb	lr, [sl, r2, ror #28]!
   19d4c:	ldreq	pc, [r7, #-111]	; 0xffffff91
   19d50:	svclt	0x0000e7e8
   19d54:	andeq	r4, r1, r0, asr #15
   19d58:	andeq	r9, r1, lr, ror r5
   19d5c:	svcmi	0x00f8e92d
   19d60:	ldcmi	6, cr2, [fp, #-0]
   19d64:	ldcmi	6, cr4, [fp], {129}	; 0x81
   19d68:	ldrbtmi	r4, [sp], #-1672	; 0xfffff978
   19d6c:	ldrbtmi	r4, [ip], #-1714	; 0xfffff94e
   19d70:	and	r2, r0, r1, lsl #6
   19d74:	ldreq	r6, [fp, -fp, ror #18]
   19d78:			; <UNDEFINED> instruction: 0xf1b8d41d
   19d7c:	andle	r0, r1, r0, lsl #30
   19d80:	biclt	r6, r3, fp, lsr #18
   19d84:			; <UNDEFINED> instruction: 0xf1ba4637
   19d88:	andle	r0, r2, r0, lsl #30
   19d8c:			; <UNDEFINED> instruction: 0xf80a1c77
   19d90:	strtmi	r9, [r0], -r6
   19d94:	stcl	7, cr15, [r8], #936	; 0x3a8
   19d98:			; <UNDEFINED> instruction: 0x4683183e
   19d9c:			; <UNDEFINED> instruction: 0x46501cb1
   19da0:	ldmda	r8!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19da4:			; <UNDEFINED> instruction: 0xf10b4621
   19da8:	strmi	r0, [r4], -r1, lsl #4
   19dac:	cmplt	ip, r8, lsr r4
   19db0:	ldc	7, cr15, [r6, #-936]	; 0xfffffc58
   19db4:			; <UNDEFINED> instruction: 0xf85546a2
   19db8:	stccs	15, cr4, [r0], {28}
   19dbc:			; <UNDEFINED> instruction: 0x4650d1da
   19dc0:	svchi	0x00f8e8bd
   19dc4:	ssatmi	r4, #3, r0, asr #12
   19dc8:	bl	fee57d78 <mkdtemp@@Base+0xfee2cc68>
   19dcc:	svclt	0x0000e7f7
   19dd0:	strdeq	r7, [r4], -r6
   19dd4:	ldrdeq	r7, [r1], -r2
   19dd8:	stmdami	r3, {r4, r8, fp, ip, sp, pc}
   19ddc:			; <UNDEFINED> instruction: 0x47704478
   19de0:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   19de4:	svclt	0x00004770
   19de8:	andeq	r7, r1, ip, lsl #31
   19dec:	andeq	r7, r1, sl, ror #30
   19df0:	ldrbmi	r6, [r0, -r0, asr #16]!
   19df4:	ldrbmi	r6, [r0, -r0, lsl #17]!
   19df8:			; <UNDEFINED> instruction: 0x4604b510
   19dfc:	stmdavs	r1!, {r2, fp, lr}
   19e00:			; <UNDEFINED> instruction: 0xf7eb4478
   19e04:	smlatblt	r8, lr, r8, lr
   19e08:	ldclt	8, cr6, [r0, #-640]	; 0xfffffd80
   19e0c:	ldclt	0, cr2, [r0, #-56]	; 0xffffffc8
   19e10:	andeq	r7, r1, r0, asr #30
   19e14:	ldrbmi	r6, [r0, -r0, lsl #18]!
   19e18:	ldmdblt	fp, {r0, r1, r6, r7, fp, sp, lr}
   19e1c:	ldreq	r6, [r2, r2, asr #18]
   19e20:	stmdavs	r3, {r3, r4, r6, r8, r9, sl, fp, ip, sp, pc}^
   19e24:			; <UNDEFINED> instruction: 0x47704618
   19e28:			; <UNDEFINED> instruction: 0xf0006940
   19e2c:	ldrbmi	r0, [r0, -r1]!
   19e30:	ldrbmi	r6, [r0, -r0, lsl #16]!
   19e34:			; <UNDEFINED> instruction: 0x4605b538
   19e38:	stmdami	sl, {r0, r3, r8, r9, fp, lr}
   19e3c:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   19e40:	stmibvs	r0!, {r0, sp, lr, pc}^
   19e44:	strtmi	fp, [r9], -r8, asr #2
   19e48:			; <UNDEFINED> instruction: 0xf7eb461c
   19e4c:			; <UNDEFINED> instruction: 0xf104e88a
   19e50:	stmdacs	r0, {r2, r3, r4, r8, r9}
   19e54:			; <UNDEFINED> instruction: 0x4620d1f5
   19e58:			; <UNDEFINED> instruction: 0x4604bd38
   19e5c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   19e60:	andeq	r7, r4, r4, lsr #18
   19e64:	andeq	r7, r1, r2, lsl #30
   19e68:	blmi	a2c70c <mkdtemp@@Base+0xa015fc>
   19e6c:	push	{r1, r3, r4, r5, r6, sl, lr}
   19e70:	strdlt	r4, [r3], r0
   19e74:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   19e78:			; <UNDEFINED> instruction: 0xf04f9301
   19e7c:	mrslt	r0, (UNDEF: 56)
   19e80:	ldmdblt	fp, {r0, r1, fp, ip, sp, lr}^
   19e84:	bmi	8a1e8c <mkdtemp@@Base+0x876d7c>
   19e88:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   19e8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19e90:	subsmi	r9, sl, r1, lsl #22
   19e94:	andlt	sp, r3, r6, lsr r1
   19e98:	mvnshi	lr, #12386304	; 0xbd0000
   19e9c:	cdp	7, 3, cr15, cr2, cr10, {7}
   19ea0:	andls	r4, r0, r1, lsl #13
   19ea4:	rscle	r2, sp, r0, lsl #16
   19ea8:			; <UNDEFINED> instruction: 0x466e491a
   19eac:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   19eb0:	stmib	r2!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19eb4:	mvnlt	r4, r5, lsl #12
   19eb8:			; <UNDEFINED> instruction: 0xf8df4f17
   19ebc:	ldrbtmi	r8, [pc], #-96	; 19ec4 <PEM_write_bio_PrivateKey@plt+0x14ec8>
   19ec0:	stmdavc	fp!, {r3, r4, r5, r6, r7, sl, lr}
   19ec4:	ldfmid	f3, [r6], {171}	; 0xab
   19ec8:	ldrbtmi	r4, [ip], #-1592	; 0xfffff9c8
   19ecc:			; <UNDEFINED> instruction: 0xf854e002
   19ed0:	orrslt	r0, r8, ip, lsl pc
   19ed4:			; <UNDEFINED> instruction: 0xf7eb4629
   19ed8:	stmdacs	r0, {r2, r6, fp, sp, lr, pc}
   19edc:	stmdbvs	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   19ee0:	strle	r0, [fp], #-1819	; 0xfffff8e5
   19ee4:	ldrtmi	r4, [r0], -r1, asr #12
   19ee8:	stmib	r6, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19eec:	stmdacs	r0, {r0, r2, r9, sl, lr}
   19ef0:	strbmi	sp, [r8], -r7, ror #3
   19ef4:	bl	8d7ea4 <mkdtemp@@Base+0x8acd94>
   19ef8:	strb	r2, [r4, r1]
   19efc:			; <UNDEFINED> instruction: 0xf7ea4648
   19f00:			; <UNDEFINED> instruction: 0xe7bfeb1e
   19f04:	cdp	7, 1, cr15, cr12, cr10, {7}
   19f08:	ldrdeq	r7, [r4], -r8
   19f0c:	muleq	r0, r4, r5
   19f10:			; <UNDEFINED> instruction: 0x00047bba
   19f14:	andeq	r3, r1, r2, ror #18
   19f18:	andeq	r7, r1, r2, lsl #29
   19f1c:	andeq	r3, r1, r0, asr r9
   19f20:	muleq	r4, r6, r8
   19f24:	ldrbmi	r2, [r0, -r0]!
   19f28:	svcmi	0x00f0e92d
   19f2c:	addlt	r4, r3, r0, lsl #13
   19f30:	strmi	r2, [sp], -r0
   19f34:	andeq	pc, r0, r8, asr #17
   19f38:	vst4.8	{d18,d20,d22,d24}, [pc], r1
   19f3c:	svcls	0x000e70ca
   19f40:			; <UNDEFINED> instruction: 0x461e4691
   19f44:	ldmib	lr, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19f48:			; <UNDEFINED> instruction: 0xf0002800
   19f4c:	stmiavs	r9!, {r0, r2, r3, r7, pc}
   19f50:	stmdbvs	fp!, {r2, r9, sl, lr}^
   19f54:	strhvs	r4, [r7], #-33	; 0xffffffdf
   19f58:	sbceq	pc, r0, #201326595	; 0xc000003
   19f5c:	beq	255f70 <mkdtemp@@Base+0x22ae60>
   19f60:	stmdale	r7!, {r1, sp, lr}^
   19f64:	orrslt	r9, sl, ip, lsl #20
   19f68:	ldmdblt	r2!, {r1, r3, r5, r6, r7, fp, sp, lr}^
   19f6c:	ldrble	r0, [sl, #-1946]	; 0xfffff866
   19f70:	orrspl	pc, r0, r0, asr #17
   19f74:	andeq	pc, ip, r4, lsl #2
   19f78:			; <UNDEFINED> instruction: 0x46494632
   19f7c:			; <UNDEFINED> instruction: 0xff4ef00a
   19f80:	stmdacs	r0, {r0, r2, r9, sl, lr}
   19f84:	stmiavs	r3!, {r3, r6, ip, lr, pc}
   19f88:	stmdbls	sp, {r0, r1, r2, r4, r6, sp, lr, pc}
   19f8c:	ldmdale	r1, {r1, r3, r7, r9, lr}^
   19f90:			; <UNDEFINED> instruction: 0xf8c4079b
   19f94:	strbtle	r5, [sp], #400	; 0x190
   19f98:	svceq	0x0000f1ba
   19f9c:	stmibvs	fp!, {r2, r3, r4, r5, r8, ip, lr, pc}
   19fa0:	pkhbtmi	r4, r3, r8, lsl #15
   19fa4:	stc	7, cr15, [r6, #-936]	; 0xfffffc58
   19fa8:	adcvs	r4, r0, r3, lsl #12
   19fac:	subsle	r2, r4, r0, lsl #16
   19fb0:	streq	pc, [r1, -r7, lsr #3]
   19fb4:	blx	fee00bec <mkdtemp@@Base+0xfedd5adc>
   19fb8:	ldrbmi	pc, [r2], -r7, lsl #15	; <UNPREDICTABLE>
   19fbc:	ldmdbeq	pc!, {r0, r3, r4, r6, r9, sl, lr}^	; <UNPREDICTABLE>
   19fc0:			; <UNDEFINED> instruction: 0xf7ea9700
   19fc4:	stmdacs	r0, {r1, r3, r4, r5, r6, fp, sp, lr, pc}
   19fc8:	stmdbvs	fp!, {r1, r3, r6, ip, lr, pc}
   19fcc:	smlaltblt	r6, r3, r0, r8
   19fd0:			; <UNDEFINED> instruction: 0xf04f9b0c
   19fd4:			; <UNDEFINED> instruction: 0x211232ff
   19fd8:	stmib	r0, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19fdc:	eorsle	r2, pc, r0, lsl #16
   19fe0:			; <UNDEFINED> instruction: 0xf7ea68a0
   19fe4:	stmdacs	r0, {r1, r2, r3, r6, r7, fp, sp, lr, pc}
   19fe8:	movwcs	fp, #8140	; 0x1fcc
   19fec:	adcsmi	r2, r0, #0, 6
   19ff0:	andcs	fp, r0, ip, lsl #30
   19ff4:	andeq	pc, r1, r3
   19ff8:	stmiavs	r0!, {r5, r8, ip, sp, pc}
   19ffc:			; <UNDEFINED> instruction: 0xf7ea4631
   1a000:	cmnlt	r8, #188, 24	; 0xbc00
   1a004:			; <UNDEFINED> instruction: 0xf04f2300
   1a008:			; <UNDEFINED> instruction: 0x464a30ff
   1a00c:	ldrmi	r9, [r9], -r0
   1a010:			; <UNDEFINED> instruction: 0xf7ea68a0
   1a014:	tstlt	r8, #5373952	; 0x520000
   1a018:			; <UNDEFINED> instruction: 0xf8c82500
   1a01c:	strtmi	r4, [r8], -r0
   1a020:	pop	{r0, r1, ip, sp, pc}
   1a024:	stmdavs	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   1a028:	addsmi	r9, sl, #53248	; 0xd000
   1a02c:			; <UNDEFINED> instruction: 0xf8c0bf28
   1a030:	adcsle	r5, r1, #144, 2	; 0x24
   1a034:			; <UNDEFINED> instruction: 0xf06f68a3
   1a038:	ldrmi	r0, [r8], -r9, lsl #10
   1a03c:	cdp	7, 1, cr15, cr8, cr10, {7}
   1a040:	sbcvc	pc, sl, #1325400064	; 0x4f000000
   1a044:	ldrmi	r4, [r1], -r0, lsr #12
   1a048:	ldc	7, cr15, [r4], #-936	; 0xfffffc58
   1a04c:			; <UNDEFINED> instruction: 0xf7ea4620
   1a050:			; <UNDEFINED> instruction: 0x4628ea76
   1a054:	pop	{r0, r1, ip, sp, pc}
   1a058:			; <UNDEFINED> instruction: 0xf06f8ff0
   1a05c:	strb	r0, [ip, r1, lsl #10]!
   1a060:			; <UNDEFINED> instruction: 0xf06f68a3
   1a064:			; <UNDEFINED> instruction: 0xe7e80515
   1a068:	streq	pc, [r1, #-111]	; 0xffffff91
   1a06c:	svclt	0x0000e7f1
   1a070:	svcmi	0x00f0e92d
   1a074:	cdpmi	6, 4, cr4, cr13, cr4, {0}
   1a078:			; <UNDEFINED> instruction: 0xf8d0b087
   1a07c:	stfmie	f0, [ip, #-576]	; 0xfffffdc0
   1a080:			; <UNDEFINED> instruction: 0xf8dd447e
   1a084:	ldmib	sp, {r6, ip, sp, pc}^
   1a088:	ldmdbpl	r5!, {r0, r4, r9, fp, ip, pc}^
   1a08c:	stmdavs	sp!, {r1, r2, r6, r8, fp, sp, lr}
   1a090:			; <UNDEFINED> instruction: 0xf04f9505
   1a094:			; <UNDEFINED> instruction: 0xf0160500
   1a098:			; <UNDEFINED> instruction: 0xd12e0802
   1a09c:			; <UNDEFINED> instruction: 0x0733461d
   1a0a0:	ldrble	r4, [r1], #-1559	; 0xfffff9e9
   1a0a4:	svceq	0x0000f1ba
   1a0a8:			; <UNDEFINED> instruction: 0xf1b9d121
   1a0ac:	cmple	r3, r0, lsl #30
   1a0b0:	ldrbmi	r6, [r8], -r1, asr #16
   1a0b4:			; <UNDEFINED> instruction: 0xf9faf012
   1a0b8:	ldmiblt	r9, {r1, r2, r3, r9, sl, lr}^
   1a0bc:	bl	174344 <mkdtemp@@Base+0x149234>
   1a0c0:	bl	1da8ec <mkdtemp@@Base+0x1af7dc>
   1a0c4:	ldrbmi	r0, [fp], -r9, lsl #2
   1a0c8:	cdp	7, 0, cr15, cr14, cr10, {7}
   1a0cc:	blle	16240d4 <mkdtemp@@Base+0x15f8fc4>
   1a0d0:	svceq	0x0000f1ba
   1a0d4:	andcs	sp, r0, r0, asr #2
   1a0d8:	blmi	d6c9b8 <mkdtemp@@Base+0xd418a8>
   1a0dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1a0e0:	blls	174150 <mkdtemp@@Base+0x149040>
   1a0e4:	cmple	pc, sl, asr r0	; <UNPREDICTABLE>
   1a0e8:	pop	{r0, r1, r2, ip, sp, pc}
   1a0ec:	stmdbvs	r3, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a0f0:	mulle	sp, sl, r5
   1a0f4:	andeq	pc, r9, pc, rrx
   1a0f8:	stmdavs	r5!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   1a0fc:	andeq	pc, ip, r4, lsl #2
   1a100:	bls	9483c <mkdtemp@@Base+0x6972c>
   1a104:	andlt	pc, r0, sp, asr #17
   1a108:			; <UNDEFINED> instruction: 0xf00a9503
   1a10c:			; <UNDEFINED> instruction: 0xe7e3fe9d
   1a110:	blge	134398 <mkdtemp@@Base+0x109288>
   1a114:	tstcs	r3, r1, lsl #4
   1a118:	stmdb	r0!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a11c:	stmdavs	r3!, {r3, r7, r8, r9, ip, sp, pc}^
   1a120:			; <UNDEFINED> instruction: 0xf1b9b393
   1a124:	andle	r0, ip, r0, lsl #30
   1a128:	strbmi	r6, [fp], -r0, lsr #17
   1a12c:	tstcs	r0, sl, lsr #12
   1a130:	ldcl	7, cr15, [sl, #936]	; 0x3a8
   1a134:	blle	92413c <mkdtemp@@Base+0x8f902c>
   1a138:	strtmi	r4, [r9], -sl, asr #12
   1a13c:			; <UNDEFINED> instruction: 0xf7ea4638
   1a140:			; <UNDEFINED> instruction: 0xf8d4eb50
   1a144:			; <UNDEFINED> instruction: 0xe7b30190
   1a148:	andeq	lr, fp, #9216	; 0x2400
   1a14c:	ldrtmi	r4, [r8], -r9, lsr #12
   1a150:	bl	11d8100 <mkdtemp@@Base+0x11acff0>
   1a154:	ldr	r4, [pc, r0, asr #12]!
   1a158:	stmiavs	r0!, {r0, r1, r4, r5, r9, sl, lr}
   1a15c:			; <UNDEFINED> instruction: 0x46314632
   1a160:	stcl	7, cr15, [r2, #936]	; 0x3a8
   1a164:	stmdacs	r0, {r0, r1, r5, r6, fp, sp, lr}
   1a168:	blcs	50dd4 <mkdtemp@@Base+0x25cc4>
   1a16c:	bl	28e440 <mkdtemp@@Base+0x263330>
   1a170:	stmiavs	r0!, {r0, r1, r3, r8, r9}
   1a174:			; <UNDEFINED> instruction: 0x4652443b
   1a178:			; <UNDEFINED> instruction: 0xf7ea2110
   1a17c:	stmdacs	r0, {r4, r5, r6, r7, fp, sp, lr, pc}
   1a180:			; <UNDEFINED> instruction: 0xf06fd1a9
   1a184:			; <UNDEFINED> instruction: 0xe7a70015
   1a188:	movweq	lr, #47881	; 0xbb09
   1a18c:	strtmi	r6, [fp], #-2208	; 0xfffff760
   1a190:	tstcs	r1, r2, asr r6
   1a194:	stmia	r2!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a198:	bicle	r2, r2, r0, lsl #16
   1a19c:			; <UNDEFINED> instruction: 0xf06fe7f1
   1a1a0:	blcs	1a21c <PEM_write_bio_PrivateKey@plt+0x15220>
   1a1a4:			; <UNDEFINED> instruction: 0xe7ecd098
   1a1a8:	stcl	7, cr15, [sl], {234}	; 0xea
   1a1ac:	andeq	r7, r4, r4, asr #19
   1a1b0:	muleq	r0, r4, r5
   1a1b4:	andeq	r7, r4, r8, ror #18
   1a1b8:			; <UNDEFINED> instruction: 0xf8d0b4f0
   1a1bc:	svcls	0x00044190
   1a1c0:			; <UNDEFINED> instruction: 0xf0146964
   1a1c4:	tstle	ip, r2, lsl #8
   1a1c8:	svclt	0x00812f03
   1a1cc:			; <UNDEFINED> instruction: 0x460d461e
   1a1d0:			; <UNDEFINED> instruction: 0x46206833
   1a1d4:			; <UNDEFINED> instruction: 0xf06fbf92
   1a1d8:	blt	6da1e8 <mkdtemp@@Base+0x6af0d8>
   1a1dc:	ldcllt	0, cr6, [r0], #172	; 0xac
   1a1e0:	ldcllt	7, cr4, [r0], #448	; 0x1c0
   1a1e4:			; <UNDEFINED> instruction: 0xf00a300c
   1a1e8:	svclt	0x0000bef1
   1a1ec:	ldrlt	fp, [r0, #-832]	; 0xfffffcc0
   1a1f0:			; <UNDEFINED> instruction: 0xf8d04604
   1a1f4:	ldmdbvs	fp, {r4, r7, r8, ip, sp}^
   1a1f8:	ldrle	r0, [r2], #-1946	; 0xfffff866
   1a1fc:	ldrle	r0, [r7], #-1883	; 0xfffff8a5
   1a200:			; <UNDEFINED> instruction: 0xf7ea68a0
   1a204:			; <UNDEFINED> instruction: 0x4620ed36
   1a208:			; <UNDEFINED> instruction: 0xf04f2300
   1a20c:	strdvs	r3, [r3], pc	; <UNPREDICTABLE>
   1a210:	bicvc	pc, sl, pc, asr #8
   1a214:	bl	13d81c4 <mkdtemp@@Base+0x13ad0b4>
   1a218:	pop	{r5, r9, sl, lr}
   1a21c:			; <UNDEFINED> instruction: 0xf7ea4010
   1a220:	andcc	fp, ip, fp, lsl #19
   1a224:	rscscc	pc, pc, #79	; 0x4f
   1a228:			; <UNDEFINED> instruction: 0xf7ea2180
   1a22c:	strb	lr, [r7, r4, asr #22]!
   1a230:			; <UNDEFINED> instruction: 0xf04f308c
   1a234:	vst1.64	{d19-d22}, [pc :256]
   1a238:			; <UNDEFINED> instruction: 0xf7ea7182
   1a23c:			; <UNDEFINED> instruction: 0xe7dfeb3c
   1a240:	svclt	0x00004770
   1a244:			; <UNDEFINED> instruction: 0x3190f8d0
   1a248:			; <UNDEFINED> instruction: 0x079a695b
   1a24c:	ldrbeq	sp, [fp, -r6, lsl #8]
   1a250:	stmvs	r0, {r1, sl, ip, lr, pc}
   1a254:	svclt	0x004ef7e9
   1a258:			; <UNDEFINED> instruction: 0x47702010
   1a25c:	ldrbmi	r2, [r0, -r0]!
   1a260:			; <UNDEFINED> instruction: 0x4604b5f8
   1a264:			; <UNDEFINED> instruction: 0x5190f8d0
   1a268:	stmdbvs	fp!, {r1, r2, r4, r9, sl, lr}^
   1a26c:	andeq	pc, r2, r3, lsl r0	; <UNPREDICTABLE>
   1a270:	bllt	fe2ce280 <mkdtemp@@Base+0xfe2a3170>
   1a274:	ldcllt	0, cr2, [r8]
   1a278:			; <UNDEFINED> instruction: 0x460f075a
   1a27c:	cfmul32cs	mvfx13, mvfx0, mvfx14
   1a280:			; <UNDEFINED> instruction: 0xf8d4d12a
   1a284:			; <UNDEFINED> instruction: 0xf8d46180
   1a288:			; <UNDEFINED> instruction: 0xf8d45184
   1a28c:			; <UNDEFINED> instruction: 0xf8d42188
   1a290:	andvs	r3, lr, ip, lsl #3
   1a294:	addvs	r6, sl, sp, asr #32
   1a298:	ldcllt	0, cr6, [r8, #812]!	; 0x32c
   1a29c:	strbtle	r0, [r9], #1819	; 0x71b
   1a2a0:			; <UNDEFINED> instruction: 0xf7e968a0
   1a2a4:	stmdacs	r0, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
   1a2a8:	blle	2ce640 <mkdtemp@@Base+0x2a3530>
   1a2ac:	tstle	r3, r6, lsl #5
   1a2b0:	stmiavs	r0!, {r0, r1, r3, r5, r8, fp, sp, lr}
   1a2b4:	ldrtmi	fp, [r2], -r3, asr #18
   1a2b8:			; <UNDEFINED> instruction: 0xf00e4639
   1a2bc:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1a2c0:			; <UNDEFINED> instruction: 0xf06fd1d8
   1a2c4:	ldcllt	0, cr0, [r8, #84]!	; 0x54
   1a2c8:			; <UNDEFINED> instruction: 0x4632463b
   1a2cc:			; <UNDEFINED> instruction: 0xf7ea2113
   1a2d0:	stmdacs	r0, {r1, r2, r6, fp, sp, lr, pc}
   1a2d4:	ldrb	sp, [r4, lr, asr #3]!
   1a2d8:	andeq	pc, r9, pc, rrx
   1a2dc:	svclt	0x0000bdf8
   1a2e0:			; <UNDEFINED> instruction: 0xf8d0b5f8
   1a2e4:	ldmdbvs	fp!, {r4, r7, r8, ip, sp, lr}^
   1a2e8:	svceq	0x000af013
   1a2ec:	andcs	sp, r0, r1
   1a2f0:			; <UNDEFINED> instruction: 0x4604bdf8
   1a2f4:	strmi	r6, [lr], -r0, lsl #17
   1a2f8:			; <UNDEFINED> instruction: 0xf7e94615
   1a2fc:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   1a300:	addmi	sp, r5, #12, 26	; 0x300
   1a304:	ldmdbvs	fp!, {r2, r4, r8, ip, lr, pc}
   1a308:	cmplt	r3, r0, lsr #17
   1a30c:			; <UNDEFINED> instruction: 0xf04f4633
   1a310:			; <UNDEFINED> instruction: 0x211232ff
   1a314:	stmda	r2!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a318:	mvnle	r2, r0, lsl #16
   1a31c:	andseq	pc, r5, pc, rrx
   1a320:			; <UNDEFINED> instruction: 0x462abdf8
   1a324:			; <UNDEFINED> instruction: 0xf00e4631
   1a328:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   1a32c:	ubfx	sp, pc, #3, #22
   1a330:	andeq	pc, r9, pc, rrx
   1a334:	svclt	0x0000bdf8
   1a338:	andcs	fp, r1, pc, lsl #8
   1a33c:	addlt	fp, r3, r0, lsl #10
   1a340:	ldrdgt	pc, [r4], -pc	; <UNPREDICTABLE>
   1a344:	blmi	284b5c <mkdtemp@@Base+0x259a4c>
   1a348:			; <UNDEFINED> instruction: 0xf85244fc
   1a34c:			; <UNDEFINED> instruction: 0xf85c1b04
   1a350:	ldmdavs	fp, {r0, r1, ip, sp}
   1a354:			; <UNDEFINED> instruction: 0xf04f9301
   1a358:	andls	r0, r0, #0, 6
   1a35c:	blx	febd6368 <mkdtemp@@Base+0xfebab258>
   1a360:			; <UNDEFINED> instruction: 0xf00b20ff
   1a364:	svclt	0x0000fdc3
   1a368:	strdeq	r7, [r4], -ip
   1a36c:	muleq	r0, r4, r5
   1a370:	mvnsmi	lr, #737280	; 0xb4000
   1a374:	stmvs	r3, {r0, r2, r9, sl, lr}
   1a378:	stmvs	ip, {r0, r2, r7, ip, sp, pc}
   1a37c:	subsle	r2, r9, r1, lsl #22
   1a380:	strmi	r6, [lr], -r3, asr #18
   1a384:	suble	r2, pc, r1, lsl #22
   1a388:	subsle	r2, r0, r3, lsl #22
   1a38c:	ldrbtmi	r4, [sl], #-2608	; 0xfffff5d0
   1a390:	andls	r6, r3, #104, 20	; 0x68000
   1a394:			; <UNDEFINED> instruction: 0xffacf7f4
   1a398:	bls	ec858 <mkdtemp@@Base+0xc1748>
   1a39c:			; <UNDEFINED> instruction: 0x46034479
   1a3a0:			; <UNDEFINED> instruction: 0x0700e9d5
   1a3a4:	streq	lr, [r0, -sp, asr #19]
   1a3a8:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
   1a3ac:	stc2	0, cr15, [r0], {1}
   1a3b0:	stmdavs	r0!, {r0, r5, r6, fp, sp, lr}
   1a3b4:	mcrrne	3, 1, r2, sl, cr4
   1a3b8:			; <UNDEFINED> instruction: 0xf91ef011
   1a3bc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1a3c0:	stmdavs	r3!, {r1, r6, ip, lr, pc}^
   1a3c4:	ldmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1a3c8:	ldmdavs	r0!, {r5, sp, lr}
   1a3cc:			; <UNDEFINED> instruction: 0xf903fb08
   1a3d0:	blx	fffd63e4 <mkdtemp@@Base+0xfffab2d4>
   1a3d4:	andeq	pc, r9, r7, asr #16
   1a3d8:	ldmib	r4, {r8, r9, sl, sp}^
   1a3dc:	stmdavs	r8!, {r8, r9, sp}
   1a3e0:	stmdbcs	r3, {r3, r8, r9, fp, ip, sp, lr, pc}
   1a3e4:	blx	ffd563f8 <mkdtemp@@Base+0xffd2b2e8>
   1a3e8:			; <UNDEFINED> instruction: 0xf8c94603
   1a3ec:	ldmib	r4, {r2, ip, sp}^
   1a3f0:	ldrtmi	r1, [r8], -r0, lsl #6
   1a3f4:	blx	2345a6 <mkdtemp@@Base+0x209496>
   1a3f8:	addsvs	r1, sl, r3, lsl #6
   1a3fc:	movwne	lr, #2516	; 0x9d4
   1a400:	blx	234db2 <mkdtemp@@Base+0x209ca2>
   1a404:	sbcsvs	r1, sl, r3, lsl #6
   1a408:	ldmib	r4, {r0, r1, r2, r3, r5, r6, r9, sp, lr}^
   1a40c:	stmdbvs	sl!, {r8, r9, ip}^
   1a410:	movwne	pc, #15112	; 0x3b08	; <UNPREDICTABLE>
   1a414:	stmdavs	r3!, {r1, r3, r4, r8, sp, lr}^
   1a418:	rsbvs	r3, r3, r1, lsl #6
   1a41c:	movwcc	r6, #6259	; 0x1873
   1a420:	andlt	r6, r5, r3, ror r0
   1a424:	mvnshi	lr, #12386304	; 0xbd0000
   1a428:	ldrbtmi	r4, [sl], #-2572	; 0xfffff5f4
   1a42c:	bmi	3542f4 <mkdtemp@@Base+0x3291e4>
   1a430:			; <UNDEFINED> instruction: 0xe7ad447a
   1a434:	andne	lr, r0, #208, 18	; 0x340000
   1a438:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   1a43c:	blx	ff95644a <mkdtemp@@Base+0xff92b33a>
   1a440:	andlt	r2, r5, r0
   1a444:	mvnshi	lr, #12386304	; 0xbd0000
   1a448:	andeq	pc, r1, pc, rrx
   1a44c:	svclt	0x0000e7e9
   1a450:	andeq	r7, r1, r2, lsr #21
   1a454:			; <UNDEFINED> instruction: 0x00017ebc
   1a458:			; <UNDEFINED> instruction: 0x00017aba
   1a45c:	andeq	r8, r1, lr, lsl #22
   1a460:	strdeq	r7, [r1], -ip
   1a464:	andeq	r7, r1, r2, lsl #20
   1a468:	mvnsmi	lr, sp, lsr #18
   1a46c:	stmdavs	sl, {r0, r2, r3, r9, sl, lr}^
   1a470:	stmvs	r3, {r1, r2, r7, ip, sp, pc}
   1a474:	bcs	2bc94 <mkdtemp@@Base+0xb84>
   1a478:	smladcs	r5, r4, pc, fp	; <UNPREDICTABLE>
   1a47c:	blcs	e4094 <mkdtemp@@Base+0xb8f84>
   1a480:	blcs	8e4f4 <mkdtemp@@Base+0x633e4>
   1a484:	bmi	104e4b4 <mkdtemp@@Base+0x10233a4>
   1a488:	ldmdbvs	r3!, {r0, r8, sp}
   1a48c:	ldrbtmi	r6, [sl], #-2088	; 0xfffff7d8
   1a490:	bl	1bd8440 <mkdtemp@@Base+0x1bad330>
   1a494:	andlt	r2, r6, r0
   1a498:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1a49c:	teqle	sp, r0, lsl #20
   1a4a0:	ldrbtmi	r4, [sl], #-2618	; 0xfffff5c6
   1a4a4:	ldmib	r6, {r0, r1, r4, r9, sl, lr}^
   1a4a8:	ldrtmi	r4, [r8], -r0, lsl #2
   1a4ac:	smlabtmi	r0, sp, r9, lr
   1a4b0:	ldrbtmi	r4, [r9], #-2359	; 0xfffff6c9
   1a4b4:	stc2	0, cr15, [r6], #-4
   1a4b8:	stmdbvs	r3, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   1a4bc:	cmple	r3, r1, lsl #22
   1a4c0:	strcs	r6, [r0], #-2379	; 0xfffff6b5
   1a4c4:	eors	fp, r0, fp, lsl r9
   1a4c8:	adcmi	r6, r3, #1753088	; 0x1ac000
   1a4cc:	stmdbvs	fp!, {r2, r3, r5, r8, fp, ip, lr, pc}
   1a4d0:	stmeq	r4, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   1a4d4:			; <UNDEFINED> instruction: 0xf8536a71
   1a4d8:	strcc	r0, [r1], #-36	; 0xffffffdc
   1a4dc:	ldc2	7, cr15, [r4], {245}	; 0xf5
   1a4e0:	rscsle	r2, r1, r0, lsl #16
   1a4e4:	smlattcs	r1, fp, r8, r6
   1a4e8:			; <UNDEFINED> instruction: 0xf8434a2a
   1a4ec:	ldrbtmi	r1, [sl], #-8
   1a4f0:	stmdavs	r8!, {r0, r1, r4, r5, r8, fp, sp, lr}
   1a4f4:	bl	f584a4 <mkdtemp@@Base+0xf2d394>
   1a4f8:			; <UNDEFINED> instruction: 0xf7f46a70
   1a4fc:	ldmdavs	r4!, {r0, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   1a500:	ldmdavs	r3!, {r0, r2, r5, r8, fp, lr}
   1a504:	strls	r4, [r0], #-1145	; 0xfffffb87
   1a508:			; <UNDEFINED> instruction: 0x46023110
   1a50c:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
   1a510:	blx	ff3d651e <mkdtemp@@Base+0xff3ab40e>
   1a514:	andlt	r2, r6, r0
   1a518:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1a51c:	blmi	86cda4 <mkdtemp@@Base+0x841c94>
   1a520:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   1a524:			; <UNDEFINED> instruction: 0xe7be3210
   1a528:	movtlt	r6, #10346	; 0x286a
   1a52c:	blmi	7ed5ac <mkdtemp@@Base+0x7c249c>
   1a530:	ldrbtmi	r4, [fp], #-1148	; 0xfffffb84
   1a534:	bvs	1c2757c <mkdtemp@@Base+0x1bfc46c>
   1a538:	ldmib	r6, {r0, r2, r8, r9, ip, pc}^
   1a53c:			; <UNDEFINED> instruction: 0xf7f48600
   1a540:	stmiavs	r9!, {r0, r1, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1a544:	blls	16bdd4 <mkdtemp@@Base+0x140cc4>
   1a548:	andhi	pc, r0, sp, asr #17
   1a54c:	ldmdbmi	r8, {r0, r1, r8, ip, pc}
   1a550:	ldrbtmi	r9, [r9], #-1537	; 0xfffff9ff
   1a554:	ldrtmi	r9, [r8], -r2
   1a558:	blx	ff556566 <mkdtemp@@Base+0xff52b456>
   1a55c:	andcs	r2, r0, r1, lsl #6
   1a560:	andlt	r6, r6, fp, lsr #3
   1a564:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1a568:	tstcs	r1, r2, lsl sl
   1a56c:	ldrbtmi	r6, [sl], #-2307	; 0xfffff6fd
   1a570:			; <UNDEFINED> instruction: 0xf7ea6828
   1a574:	strdcs	lr, [r0], -lr	; <UNPREDICTABLE>
   1a578:	pop	{r1, r2, ip, sp, pc}
   1a57c:	stfmid	f0, [lr], {240}	; 0xf0
   1a580:			; <UNDEFINED> instruction: 0x4623447c
   1a584:	svclt	0x0000e7d7
   1a588:	muleq	r1, r6, r6
   1a58c:	muleq	r1, r6, sl
   1a590:	andeq	r7, r1, r2, lsr #20
   1a594:	andeq	r5, r1, r6, lsr r6
   1a598:	andeq	r7, r1, r4, asr sp
   1a59c:	andeq	r7, r1, lr, ror r9
   1a5a0:	andeq	r7, r1, r8, lsr sp
   1a5a4:	andeq	r4, r1, r6, lsr #7
   1a5a8:	andeq	r7, r1, r8, lsr #26
   1a5ac:	muleq	r1, r6, r3
   1a5b0:	andeq	r7, r1, sl, asr r9
   1a5b4:			; <UNDEFINED> instruction: 0x000155b6
   1a5b8:			; <UNDEFINED> instruction: 0x000189b8
   1a5bc:	svcmi	0x00f0e92d
   1a5c0:	strmi	fp, [r4], -r3, lsl #1
   1a5c4:	ldrmi	r4, [r8], r8, lsl #12
   1a5c8:	andls	r4, r1, #14680064	; 0xe00000
   1a5cc:			; <UNDEFINED> instruction: 0xf866f7f5
   1a5d0:	movwls	r1, #3587	; 0xe03
   1a5d4:			; <UNDEFINED> instruction: 0xf04fbf14
   1a5d8:			; <UNDEFINED> instruction: 0xf04f0b03
   1a5dc:			; <UNDEFINED> instruction: 0xf1b80b01
   1a5e0:	andle	r0, r2, r0, lsl #30
   1a5e4:			; <UNDEFINED> instruction: 0xf8c82300
   1a5e8:	stmdavs	r3!, {ip, sp}^
   1a5ec:	beq	96730 <mkdtemp@@Base+0x6b620>
   1a5f0:	eorsle	r2, fp, r0, lsl #22
   1a5f4:			; <UNDEFINED> instruction: 0xf04f2500
   1a5f8:	and	r0, sl, r4, lsl r9
   1a5fc:			; <UNDEFINED> instruction: 0x46616c72
   1a600:			; <UNDEFINED> instruction: 0xf7f56b90
   1a604:	stmdacs	r0, {r0, r1, r3, r9, fp, ip, sp, lr, pc}
   1a608:	stmdavs	r3!, {r0, r1, r4, r5, r6, r8, ip, lr, pc}^
   1a60c:	adcmi	r3, fp, #4194304	; 0x400000
   1a610:	blx	290aca <mkdtemp@@Base+0x2659ba>
   1a614:	stmdavs	r2!, {r0, r2, r8, r9, sl, ip, sp, lr, pc}
   1a618:	ldmdbvs	r1, {r1, r3, r4, r5, sl, lr}
   1a61c:	mvnsle	r4, r9, asr r5
   1a620:	ldrdgt	pc, [ip], -r2
   1a624:	blls	46c84 <mkdtemp@@Base+0x1bb74>
   1a628:	mvnle	r2, r0, lsl #22
   1a62c:	ldrtmi	r4, [r0], -r1, ror #12
   1a630:	blx	1ad860e <mkdtemp@@Base+0x1aad4fe>
   1a634:	cmple	ip, r0, lsl #16
   1a638:	svceq	0x0000f1b8
   1a63c:	stmdavs	r2!, {r0, r1, r2, r3, r6, ip, lr, pc}
   1a640:	beq	d6784 <mkdtemp@@Base+0xab674>
   1a644:			; <UNDEFINED> instruction: 0xf8c84417
   1a648:	ldrb	r7, [lr, r0]
   1a64c:	ldrdne	pc, [r0], -ip
   1a650:	addmi	r9, r1, #65536	; 0x10000
   1a654:			; <UNDEFINED> instruction: 0x4666d1da
   1a658:	svceq	0x0000f1b8
   1a65c:			; <UNDEFINED> instruction: 0xf8c8d004
   1a660:	stmdavs	r3!, {sp}
   1a664:	ldmvs	lr!, {r0, r1, r2, r3, r4, sl, lr}^
   1a668:	beq	1567ac <mkdtemp@@Base+0x12b69c>
   1a66c:			; <UNDEFINED> instruction: 0xf7f54630
   1a670:	stmdavs	r1!, {r0, r2, r4, fp, ip, sp, lr, pc}^
   1a674:	biclt	r4, r9, r7, lsl #12
   1a678:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1a67c:	and	r2, r3, r4, lsl r5
   1a680:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   1a684:	andsle	r4, r1, #574619648	; 0x22400000
   1a688:	blx	2992a6 <mkdtemp@@Base+0x26e196>
   1a68c:	ldrbmi	r6, [fp], #-2083	; 0xfffff7dd
   1a690:	bcs	b4b00 <mkdtemp@@Base+0x899f0>
   1a694:	ldmvs	r9, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   1a698:			; <UNDEFINED> instruction: 0xf7f54630
   1a69c:	ldmiblt	r0, {r0, r1, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   1a6a0:	stmdavs	r1!, {r0, r1, r2, r6, r8, fp, ip, sp, pc}^
   1a6a4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   1a6a8:	mvnle	r4, #574619648	; 0x22400000
   1a6ac:	andlt	r4, r3, r0, asr r6
   1a6b0:	svchi	0x00f0e8bd
   1a6b4:	ldclvs	8, cr6, [r2], #-140	; 0xffffff74
   1a6b8:	blvs	fe42b82c <mkdtemp@@Base+0xfe40071c>
   1a6bc:			; <UNDEFINED> instruction: 0xf7f568d9
   1a6c0:	stmdacs	r0, {r0, r2, r3, r5, r7, r8, fp, ip, sp, lr, pc}
   1a6c4:			; <UNDEFINED> instruction: 0xf1b8d0ed
   1a6c8:	andle	r0, ip, r0, lsl #30
   1a6cc:	beq	116810 <mkdtemp@@Base+0xeb700>
   1a6d0:	ldrbmi	r2, [r0], -r0, lsl #6
   1a6d4:	andcc	pc, r0, r8, asr #17
   1a6d8:	pop	{r0, r1, ip, sp, pc}
   1a6dc:	stmdavs	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   1a6e0:	beq	d6824 <mkdtemp@@Base+0xab714>
   1a6e4:			; <UNDEFINED> instruction: 0xf04fe792
   1a6e8:	ldrbmi	r0, [r0], -r3, lsl #20
   1a6ec:	pop	{r0, r1, ip, sp, pc}
   1a6f0:			; <UNDEFINED> instruction: 0xf04f8ff0
   1a6f4:			; <UNDEFINED> instruction: 0xf1b80a00
   1a6f8:	adcsle	r0, r7, r0, lsl #30
   1a6fc:			; <UNDEFINED> instruction: 0xf04f6823
   1a700:	ldrtmi	r0, [fp], #-2560	; 0xfffff600
   1a704:	andcc	pc, r0, r8, asr #17
   1a708:	svclt	0x0000e7b0
   1a70c:	mvnsmi	lr, #737280	; 0xb4000
   1a710:	bmi	1d6bf74 <mkdtemp@@Base+0x1d40e64>
   1a714:	sfmvs	f7, 1, [r4, #-692]!	; 0xfffffd4c
   1a718:			; <UNDEFINED> instruction: 0x46064b74
   1a71c:	andcs	r4, r1, sl, ror r4
   1a720:	ldmpl	r3, {r2, r3, r9, sl, lr}^
   1a724:			; <UNDEFINED> instruction: 0xf8cd681b
   1a728:			; <UNDEFINED> instruction: 0xf04f361c
   1a72c:			; <UNDEFINED> instruction: 0xf00a0300
   1a730:	strmi	pc, [r5], -r1, asr #28
   1a734:	suble	r2, pc, r0, lsl #24
   1a738:	vmax.f32	d18, d0, d2
   1a73c:	stmdavc	r3!, {r0, r3, r4, r5, r7, pc}
   1a740:	andle	r2, r5, ip, ror fp
   1a744:	strcs	r4, [r0, -sl, ror #16]
   1a748:			; <UNDEFINED> instruction: 0xf0014478
   1a74c:	adds	pc, r4, r7, lsl #21
   1a750:	blcs	c788e4 <mkdtemp@@Base+0xc4d7d4>
   1a754:			; <UNDEFINED> instruction: 0xf894d1f6
   1a758:			; <UNDEFINED> instruction: 0xf1b88002
   1a75c:	mvnsle	r0, ip, ror r8
   1a760:	cdpne	4, 15, cr3, cr10, cr3, {0}
   1a764:			; <UNDEFINED> instruction: 0x4620217c
   1a768:	bl	ff8d8718 <mkdtemp@@Base+0xff8ad608>
   1a76c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1a770:	adchi	pc, r4, r0
   1a774:			; <UNDEFINED> instruction: 0xf0124621
   1a778:	vmlane.f32	s31, s6, s22
   1a77c:			; <UNDEFINED> instruction: 0xf5b34607
   1a780:			; <UNDEFINED> instruction: 0xf0806f80
   1a784:	andcc	r8, r1, r8, lsl #1
   1a788:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   1a78c:			; <UNDEFINED> instruction: 0xf8caf003
   1a790:	ldrtmi	r4, [sl], -r1, lsr #12
   1a794:			; <UNDEFINED> instruction: 0xf7ea4604
   1a798:	strtmi	lr, [r0], -r4, lsr #16
   1a79c:	vst1.16	{d20-d22}, [pc], r9
   1a7a0:			; <UNDEFINED> instruction: 0xf8047280
   1a7a4:			; <UNDEFINED> instruction: 0xf00e8007
   1a7a8:	strmi	pc, [r3], -r3, asr #26
   1a7ac:	ldrmi	r4, [ip], -r0, lsr #12
   1a7b0:	cdp	7, 12, cr15, cr4, cr9, {7}
   1a7b4:	rsbsle	r1, r5, r3, ror #24
   1a7b8:			; <UNDEFINED> instruction: 0xf00a2001
   1a7bc:	addmi	pc, r4, #308	; 0x134
   1a7c0:	andcs	sp, r1, r0, lsl r0
   1a7c4:			; <UNDEFINED> instruction: 0xf00a4647
   1a7c8:	strtmi	pc, [r2], -r7, asr #30
   1a7cc:	stmdami	r9, {r0, r9, sl, lr}^
   1a7d0:			; <UNDEFINED> instruction: 0xf0014478
   1a7d4:	subs	pc, r0, r3, asr #20
   1a7d8:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   1a7dc:	strbmi	r4, [r8], -r1, lsl #12
   1a7e0:	blx	ffdd6820 <mkdtemp@@Base+0xffdab710>
   1a7e4:			; <UNDEFINED> instruction: 0xf00a2001
   1a7e8:			; <UNDEFINED> instruction: 0x4604ff39
   1a7ec:	rsble	r2, sl, r0, lsl #16
   1a7f0:	strbmi	r4, [r9], -sl, lsr #12
   1a7f4:			; <UNDEFINED> instruction: 0xff5cf00a
   1a7f8:	blle	1924800 <mkdtemp@@Base+0x18f96f0>
   1a7fc:			; <UNDEFINED> instruction: 0xf7e94630
   1a800:			; <UNDEFINED> instruction: 0x4631efb4
   1a804:	strtmi	r4, [r0], -r2, lsl #12
   1a808:			; <UNDEFINED> instruction: 0xff9cf00a
   1a80c:	blle	16a4814 <mkdtemp@@Base+0x1679704>
   1a810:			; <UNDEFINED> instruction: 0xf44faf47
   1a814:	strtmi	r7, [r0], -r0, lsl #5
   1a818:			; <UNDEFINED> instruction: 0xf00a4639
   1a81c:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1a820:	mcrge	1, 4, sp, cr7, cr1, {2}
   1a824:			; <UNDEFINED> instruction: 0xf00a4620
   1a828:			; <UNDEFINED> instruction: 0x4648ffbf
   1a82c:	vst1.8	{d20-d22}, [pc :256], r2
   1a830:	strtmi	r7, [r9], -r0, lsl #6
   1a834:	mrrc2	0, 0, pc, r8, cr14	; <UNPREDICTABLE>
   1a838:	suble	r3, fp, r1
   1a83c:	ldmdami	ip, {r0, r2, r3, r9, ip, sp, lr, pc}
   1a840:	ldrtmi	r4, [r8], -r9, lsr #12
   1a844:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   1a848:			; <UNDEFINED> instruction: 0xf00e4642
   1a84c:	andcc	pc, r1, sp, asr #24
   1a850:	stmdami	r9!, {r6, ip, lr, pc}
   1a854:	orrvs	pc, r0, #1325400064	; 0x4f000000
   1a858:	ldrmi	r4, [r9], -r8, lsr #26
   1a85c:	ldrbtmi	r4, [r8], #-3112	; 0xfffff3d8
   1a860:	andcs	r4, r1, #2097152000	; 0x7d000000
   1a864:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
   1a868:			; <UNDEFINED> instruction: 0xf8cd5601
   1a86c:	ldrbcs	r8, [ip, #-16]!
   1a870:	strmi	r9, [r7], -r0, lsl #8
   1a874:			; <UNDEFINED> instruction: 0xf7ea9503
   1a878:	bmi	8d4a98 <mkdtemp@@Base+0x8a9988>
   1a87c:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
   1a880:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a884:			; <UNDEFINED> instruction: 0x361cf8dd
   1a888:	qsuble	r4, sl, sl
   1a88c:	vmin.s8	d4, d13, d24
   1a890:	pop	{r2, r5, r8, sl, fp, sp, lr}
   1a894:			; <UNDEFINED> instruction: 0x460183f0
   1a898:			; <UNDEFINED> instruction: 0x4647481b
   1a89c:			; <UNDEFINED> instruction: 0xf0014478
   1a8a0:	ubfx	pc, sp, #19, #11
   1a8a4:			; <UNDEFINED> instruction: 0x46474819
   1a8a8:			; <UNDEFINED> instruction: 0xf0014478
   1a8ac:	ubfx	pc, r7, #19, #5
   1a8b0:	smladcs	r0, r7, r8, r4
   1a8b4:			; <UNDEFINED> instruction: 0xf0014478
   1a8b8:			; <UNDEFINED> instruction: 0xe7def9d1
   1a8bc:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   1a8c0:			; <UNDEFINED> instruction: 0xf9ccf001
   1a8c4:	ldmdbmi	r4, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1a8c8:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
   1a8cc:	tstcc	ip, r8, ror r4
   1a8d0:	ldc2	7, cr15, [r2, #-1020]!	; 0xfffffc04
   1a8d4:	ldmdami	r3, {r1, r4, r8, fp, lr}
   1a8d8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1a8dc:			; <UNDEFINED> instruction: 0xf7ff311c
   1a8e0:			; <UNDEFINED> instruction: 0xf7eafd2b
   1a8e4:	svclt	0x0000e92e
   1a8e8:	andeq	r7, r4, r8, lsr #6
   1a8ec:	muleq	r0, r4, r5
   1a8f0:	ldrdeq	r7, [r1], -r4
   1a8f4:	strdeq	r7, [r1], -r4
   1a8f8:	andeq	r8, r4, r6, asr #25
   1a8fc:			; <UNDEFINED> instruction: 0x000177bc
   1a900:			; <UNDEFINED> instruction: 0x000177bc
   1a904:	andeq	r7, r4, r6, asr #3
   1a908:	ldrdeq	r7, [r1], -ip
   1a90c:	strdeq	r7, [r1], -ip
   1a910:	andeq	r7, r1, r8, asr #12
   1a914:	andeq	r7, r1, r6, lsl #13
   1a918:	andeq	r7, r1, lr, lsl #19
   1a91c:	andeq	r7, r1, r4, lsr #14
   1a920:	andeq	r7, r1, r0, lsl #19
   1a924:	andeq	r7, r1, sl, lsr #14
   1a928:	mvnsmi	lr, sp, lsr #18
   1a92c:	strmi	fp, [r4], -r2, lsl #1
   1a930:	svcls	0x00084608
   1a934:			; <UNDEFINED> instruction: 0x46984616
   1a938:			; <UNDEFINED> instruction: 0xf84af003
   1a93c:			; <UNDEFINED> instruction: 0xf0054605
   1a940:	bllt	41932c <mkdtemp@@Base+0x3ee21c>
   1a944:	bmi	907064 <mkdtemp@@Base+0x8dbf54>
   1a948:	tstcs	r1, fp, lsr #12
   1a94c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   1a950:			; <UNDEFINED> instruction: 0xf7ea9600
   1a954:	strtmi	lr, [r8], -lr, lsl #18
   1a958:			; <UNDEFINED> instruction: 0xf7e92601
   1a95c:			; <UNDEFINED> instruction: 0x4621edf0
   1a960:			; <UNDEFINED> instruction: 0xf7f54640
   1a964:	stmiblt	r8!, {r0, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   1a968:	andcs	r4, sl, r1, lsr #12
   1a96c:	stmdb	r6!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a970:	andlt	r4, r2, r0, lsr r6
   1a974:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1a978:			; <UNDEFINED> instruction: 0x462b4a17
   1a97c:	strtmi	r2, [r0], -r1, lsl #2
   1a980:			; <UNDEFINED> instruction: 0xf7ea447a
   1a984:			; <UNDEFINED> instruction: 0xe7e6e8f6
   1a988:	strtmi	r2, [r8], -r0, lsl #4
   1a98c:			; <UNDEFINED> instruction: 0xf7ff4611
   1a990:			; <UNDEFINED> instruction: 0x4603febd
   1a994:	bmi	486fdc <mkdtemp@@Base+0x45becc>
   1a998:	strtmi	r2, [r0], -r1, lsl #2
   1a99c:			; <UNDEFINED> instruction: 0xf7ea447a
   1a9a0:	ldrb	lr, [r8, r8, ror #17]
   1a9a4:	stc2	7, cr15, [sl], {243}	; 0xf3
   1a9a8:	strcs	r4, [r0], -sp, lsl #18
   1a9ac:			; <UNDEFINED> instruction: 0x31284479
   1a9b0:	stmdami	ip, {r1, r9, sl, lr}
   1a9b4:			; <UNDEFINED> instruction: 0xf0014478
   1a9b8:	ldrb	pc, [r5, sp, lsl #17]	; <UNPREDICTABLE>
   1a9bc:	strmi	r4, [r6], -sl, lsl #18
   1a9c0:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
   1a9c4:			; <UNDEFINED> instruction: 0x31284478
   1a9c8:			; <UNDEFINED> instruction: 0xf884f001
   1a9cc:			; <UNDEFINED> instruction: 0xf7e94628
   1a9d0:			; <UNDEFINED> instruction: 0xe7cdedb6
   1a9d4:	strdeq	r7, [r1], -r6
   1a9d8:	andeq	r4, r1, r4, asr #30
   1a9dc:	andeq	r4, r1, r8, lsr #30
   1a9e0:	andeq	r7, r1, ip, lsr #17
   1a9e4:	muleq	r1, r8, r6
   1a9e8:	muleq	r1, r6, r8
   1a9ec:	andeq	r7, r1, r8, ror #12
   1a9f0:			; <UNDEFINED> instruction: 0x4604b5f8
   1a9f4:	stmdavc	lr, {r3, r9, sl, lr}
   1a9f8:			; <UNDEFINED> instruction: 0x460f4615
   1a9fc:	cdp	7, 11, cr15, cr4, cr9, {7}
   1aa00:	svclt	0x000c2e7c
   1aa04:	movwcs	r2, #769	; 0x301
   1aa08:	andle	r6, r9, fp, lsr #32
   1aa0c:			; <UNDEFINED> instruction: 0x46204639
   1aa10:	blx	ffed6a1c <mkdtemp@@Base+0xffeab90c>
   1aa14:	andeq	pc, r1, r0, lsr #3
   1aa18:			; <UNDEFINED> instruction: 0xf080fab0
   1aa1c:			; <UNDEFINED> instruction: 0xbdf80940
   1aa20:	ldrtmi	r4, [r9], -r6, lsl #12
   1aa24:	ldrtmi	r4, [r2], -r0, lsr #12
   1aa28:	mrc2	7, 3, pc, cr0, cr15, {7}
   1aa2c:	cmnlt	r0, r4, lsl #12
   1aa30:	cdp	7, 9, cr15, cr10, cr9, {7}
   1aa34:	svclt	0x001842b0
   1aa38:	mvnsle	r2, r0
   1aa3c:	ldrtmi	r4, [r9], -r2, lsl #12
   1aa40:			; <UNDEFINED> instruction: 0xf7ea4620
   1aa44:	blx	fec551e4 <mkdtemp@@Base+0xfec2a0d4>
   1aa48:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   1aa4c:			; <UNDEFINED> instruction: 0xf04fbdf8
   1aa50:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
   1aa54:			; <UNDEFINED> instruction: 0x460fb5f0
   1aa58:	ldrmi	r4, [r6], -r0, lsr #18
   1aa5c:	addlt	r4, r3, r0, lsr #20
   1aa60:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}
   1aa64:	stmpl	sl, {r0, r2, r9, sl, lr}
   1aa68:	andls	r6, r1, #1179648	; 0x120000
   1aa6c:	andeq	pc, r0, #79	; 0x4f
   1aa70:	ldmdavc	sl, {r8, r9, ip, pc}
   1aa74:	svclt	0x00182a09
   1aa78:	tstle	r6, r0, lsr #20
   1aa7c:	movwls	r3, #769	; 0x301
   1aa80:	stccs	8, cr7, [r9], {28}
   1aa84:	stccs	15, cr11, [r0], #-96	; 0xffffffa0
   1aa88:			; <UNDEFINED> instruction: 0x4669d0f8
   1aa8c:			; <UNDEFINED> instruction: 0xf7f74630
   1aa90:	ldmiblt	r8!, {r0, r2, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
   1aa94:	ldmdavc	sl, {r8, r9, fp, ip, pc}
   1aa98:	svclt	0x00182a09
   1aa9c:	tstle	r6, r0, lsr #20
   1aaa0:	movwls	r3, #769	; 0x301
   1aaa4:	stccs	8, cr7, [r9], {28}
   1aaa8:	stccs	15, cr11, [r0], #-96	; 0xffffffa0
   1aaac:	strdcs	sp, [r1], -r8
   1aab0:			; <UNDEFINED> instruction: 0xb12f602b
   1aab4:			; <UNDEFINED> instruction: 0xf7f44630
   1aab8:			; <UNDEFINED> instruction: 0x4603fd95
   1aabc:	eorsvs	r2, fp, r1
   1aac0:	blmi	1ed2e8 <mkdtemp@@Base+0x1c21d8>
   1aac4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1aac8:	blls	74b38 <mkdtemp@@Base+0x49a28>
   1aacc:	qaddle	r4, sl, r3
   1aad0:	ldcllt	0, cr11, [r0, #12]!
   1aad4:	ldrb	r2, [r3, r0]!
   1aad8:	ldmda	r2!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1aadc:	andeq	r6, r4, r4, ror #31
   1aae0:	muleq	r0, r4, r5
   1aae4:	andeq	r6, r4, r0, lsl #31
   1aae8:	andcs	r2, r1, r8, lsl #2
   1aaec:			; <UNDEFINED> instruction: 0xf002b508
   1aaf0:	andcs	pc, r0, #45, 30	; 0xb4
   1aaf4:	stclt	0, cr6, [r8, #-8]
   1aaf8:			; <UNDEFINED> instruction: 0x4605b570
   1aafc:	bicslt	r6, fp, r3, asr #16
   1ab00:	strtmi	r2, [r6], -r0, lsl #8
   1ab04:	strcc	r6, [r1], -fp, lsr #16
   1ab08:			; <UNDEFINED> instruction: 0xf7e95918
   1ab0c:	stmdavs	fp!, {r3, r4, r8, sl, fp, sp, lr, pc}
   1ab10:	ldmdavs	r8, {r0, r1, r5, sl, lr}^
   1ab14:	ldc	7, cr15, [r2, #-932]	; 0xfffffc5c
   1ab18:	strtmi	r6, [r3], #-2091	; 0xfffff7d5
   1ab1c:			; <UNDEFINED> instruction: 0xf7f468d8
   1ab20:	stmdavs	r8!, {r0, r7, r9, sl, fp, ip, sp, lr, pc}
   1ab24:			; <UNDEFINED> instruction: 0xf04f2114
   1ab28:	strtmi	r3, [r0], #-767	; 0xfffffd01
   1ab2c:			; <UNDEFINED> instruction: 0xf7e9440c
   1ab30:	stmdavs	fp!, {r1, r6, r7, r9, sl, fp, sp, lr, pc}^
   1ab34:	stmiale	r5!, {r0, r1, r4, r5, r7, r9, lr}^
   1ab38:			; <UNDEFINED> instruction: 0xf7e96828
   1ab3c:	strtmi	lr, [r8], -r0, lsl #26
   1ab40:	rscscc	pc, pc, #79	; 0x4f
   1ab44:			; <UNDEFINED> instruction: 0xf7e92108
   1ab48:			; <UNDEFINED> instruction: 0x4628eeb6
   1ab4c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1ab50:	ldcllt	7, cr15, [r2], #932	; 0x3a4
   1ab54:			; <UNDEFINED> instruction: 0x4613b111
   1ab58:	str	r2, [pc, #-512]!	; 1a960 <PEM_write_bio_PrivateKey@plt+0x15964>
   1ab5c:	ldrlt	r4, [r0, #-2050]	; 0xfffff7fe
   1ab60:			; <UNDEFINED> instruction: 0xf7ff4478
   1ab64:	svclt	0x0000fbe9
   1ab68:	andeq	r7, r1, r8, lsl #10
   1ab6c:	ldrmi	fp, [r3], -r8, lsl #10
   1ab70:	tstcs	r0, sl, lsl #12
   1ab74:	stc2	7, cr15, [r2, #-1020]!	; 0xfffffc04
   1ab78:	andeq	pc, r4, r0, lsr #3
   1ab7c:			; <UNDEFINED> instruction: 0xf080fab0
   1ab80:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   1ab84:			; <UNDEFINED> instruction: 0x2701b5f0
   1ab88:	orrslt	fp, sl, r3, lsl #1
   1ab8c:	stmdbmi	fp, {r0, r2, r3, r9, sl, lr}
   1ab90:			; <UNDEFINED> instruction: 0x4614461e
   1ab94:			; <UNDEFINED> instruction: 0xf7e94479
   1ab98:			; <UNDEFINED> instruction: 0x4607ee38
   1ab9c:			; <UNDEFINED> instruction: 0x4623b150
   1aba0:	andcs	r4, r0, #42991616	; 0x2900000
   1aba4:			; <UNDEFINED> instruction: 0xf7ff9600
   1aba8:			; <UNDEFINED> instruction: 0x4603febf
   1abac:			; <UNDEFINED> instruction: 0x461f4638
   1abb0:	bl	1058b5c <mkdtemp@@Base+0x102da4c>
   1abb4:	andlt	r4, r3, r8, lsr r6
   1abb8:	svclt	0x0000bdf0
   1abbc:	andeq	r3, r1, ip, lsl #20
   1abc0:	svcmi	0x00f0e92d
   1abc4:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
   1abc8:	ldrmi	r8, [r8], r6, lsl #22
   1abcc:	strmi	r2, [r5], -r0, lsl #8
   1abd0:	sbclt	r4, r7, r1, lsr #12
   1abd4:	movwls	sl, #36626	; 0x8f12
   1abd8:			; <UNDEFINED> instruction: 0x96054613
   1abdc:	bcc	456408 <mkdtemp@@Base+0x42b2f8>
   1abe0:	ldrvs	pc, [r0], #2271	; 0x8df
   1abe4:			; <UNDEFINED> instruction: 0xf8df4638
   1abe8:	eorcs	r3, ip, #144, 8	; 0x90000000
   1abec:	mcr	4, 0, r4, cr9, cr14, {3}
   1abf0:	ldmpl	r3!, {r4, r7, r9, fp, ip, sp, lr}^
   1abf4:	movtls	r6, #22555	; 0x581b
   1abf8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1abfc:	ldrls	r9, [r1], #-1037	; 0xfffffbf3
   1ac00:	strls	r9, [sl], #-3158	; 0xfffff3aa
   1ac04:	bl	fec58bb0 <mkdtemp@@Base+0xfec2daa0>
   1ac08:	blcs	2c51c <mkdtemp@@Base+0x140c>
   1ac0c:	bichi	pc, r3, r0
   1ac10:	strbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1ac14:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1ac18:	ldcl	7, cr15, [r6, #932]!	; 0x3a4
   1ac1c:	stmdacs	r0, {r7, r9, sl, lr}
   1ac20:	andhi	pc, lr, #0
   1ac24:	ldrbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1ac28:			; <UNDEFINED> instruction: 0xf8df462a
   1ac2c:	vqshl.s8	q8, q4, q3
   1ac30:	ldrbtmi	r3, [r9], #-1600	; 0xfffff9c0
   1ac34:	strbtcs	pc, [r5], -r7, asr #5	; <UNPREDICTABLE>
   1ac38:	teqcc	ip, r8, ror r4
   1ac3c:			; <UNDEFINED> instruction: 0xf838f001
   1ac40:	movtcs	pc, #583	; 0x247	; <UNPREDICTABLE>
   1ac44:	msrvs	SPSR_sc, #1879048204	; 0x7000000c
   1ac48:			; <UNDEFINED> instruction: 0xf6429303
   1ac4c:	vbic.i32	<illegal reg q10.5>, #29696	; 0x00007400
   1ac50:	movwls	r5, #17249	; 0x4361
   1ac54:	msrmi	SPSR_fc, #1879048196	; 0x70000004
   1ac58:	cmneq	r9, #192, 4	; <UNPREDICTABLE>
   1ac5c:	blge	47f888 <mkdtemp@@Base+0x454778>
   1ac60:	ldrtmi	r2, [r3], r0, lsl #8
   1ac64:	cfmadd32	mvax6, mvfx4, mvfx8, mvfx1
   1ac68:	blge	3696b0 <mkdtemp@@Base+0x33e5a0>
   1ac6c:			; <UNDEFINED> instruction: 0xf6464626
   1ac70:	cdp	2, 0, cr3, cr8, cr15, {3}
   1ac74:	vmov.i16	d19, #24576	; 0x6000
   1ac78:	andls	r4, r6, #1342177286	; 0x50000006
   1ac7c:	rsbseq	pc, r4, #73400320	; 0x4600000
   1ac80:	rsbcs	pc, pc, #1879048204	; 0x7000000c
   1ac84:	cdp	2, 1, cr9, cr8, cr7, {0}
   1ac88:			; <UNDEFINED> instruction: 0x464b1a90
   1ac8c:	beq	4564f4 <mkdtemp@@Base+0x42b3e4>
   1ac90:			; <UNDEFINED> instruction: 0xf7e9220a
   1ac94:	andcc	lr, r1, r0, lsl #31
   1ac98:	orrhi	pc, pc, r0
   1ac9c:	strcs	r9, [r0], #-3853	; 0xfffff0f3
   1aca0:			; <UNDEFINED> instruction: 0x360149f9
   1aca4:			; <UNDEFINED> instruction: 0x46384479
   1aca8:	stmia	r0!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1acac:	ldmdals	r6, {r2, r3, r4, r5, sl, ip, lr}
   1acb0:	mcrr	7, 14, pc, r4, cr9	; <UNPREDICTABLE>
   1acb4:			; <UNDEFINED> instruction: 0xf7f4981b
   1acb8:	eorcs	pc, r4, #11584	; 0x2d40
   1acbc:	ldmdage	r4, {r0, r5, r9, sl, lr}
   1acc0:	bl	14d8c6c <mkdtemp@@Base+0x14adb5c>
   1acc4:	stmib	sp, {r0, r2, r3, fp, ip, pc}^
   1acc8:			; <UNDEFINED> instruction: 0xf0025612
   1accc:	svcls	0x000dfe81
   1acd0:	andcs	r2, r1, #1006632960	; 0x3c000000
   1acd4:	andsls	r9, r7, #20, 8	; 0x14000000
   1acd8:	tstls	sl, #3670016	; 0x380000
   1acdc:	ldmdavc	fp!, {r1, r2, r4, ip, pc}
   1ace0:	svclt	0x00182b09
   1ace4:	tstle	r6, r0, lsr #22
   1ace8:	strls	r3, [lr, -r1, lsl #14]
   1acec:	blcs	278de0 <mkdtemp@@Base+0x24dcd0>
   1acf0:	blcs	84a958 <mkdtemp@@Base+0x81f848>
   1acf4:			; <UNDEFINED> instruction: 0xf1a3d0f8
   1acf8:	blx	fec9b58c <mkdtemp@@Base+0xfec7047c>
   1acfc:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   1ad00:	svclt	0x00082b00
   1ad04:	blcs	2a3510 <mkdtemp@@Base+0x278400>
   1ad08:	sadd16mi	fp, r3, r4
   1ad0c:	movweq	pc, #4162	; 0x1042	; <UNPREDICTABLE>
   1ad10:	blls	1607a44 <mkdtemp@@Base+0x15dc934>
   1ad14:	ldrtle	r0, [r6], #2010	; 0x7da
   1ad18:	cdp	3, 1, cr2, cr9, cr2, {0}
   1ad1c:	tstls	r4, #16, 20	; 0x10000
   1ad20:	beq	fe45658c <mkdtemp@@Base+0xfe42b47c>
   1ad24:	ldrmi	r9, [r8, r5, lsl #22]
   1ad28:	adcle	r2, ip, r0, lsl #16
   1ad2c:	strmi	r4, [r1], r8, asr #13
   1ad30:			; <UNDEFINED> instruction: 0xf7f4981b
   1ad34:	ldmdals	r6, {r0, r1, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   1ad38:	stc	7, cr15, [r0], {233}	; 0xe9
   1ad3c:			; <UNDEFINED> instruction: 0xf7e9980d
   1ad40:			; <UNDEFINED> instruction: 0x4640ebfe
   1ad44:	b	1dd8cf0 <mkdtemp@@Base+0x1dadbe0>
   1ad48:	blmi	ff2ed890 <mkdtemp@@Base+0xff2c2780>
   1ad4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ad50:	blls	1174dc0 <mkdtemp@@Base+0x1149cb0>
   1ad54:			; <UNDEFINED> instruction: 0xf040405a
   1ad58:			; <UNDEFINED> instruction: 0x4648817f
   1ad5c:	ldc	0, cr11, [sp], #284	; 0x11c
   1ad60:	pop	{r1, r2, r8, r9, fp, pc}
   1ad64:	ldmdavc	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ad68:	svclt	0x001c2b40
   1ad6c:	andcs	r4, r1, #60, 12	; 0x3c00000
   1ad70:			; <UNDEFINED> instruction: 0x2120d164
   1ad74:			; <UNDEFINED> instruction: 0xf7e94638
   1ad78:	strmi	lr, [r4], -lr, lsl #21
   1ad7c:			; <UNDEFINED> instruction: 0xf0002800
   1ad80:	ldclne	0, cr8, [fp], #-980	; 0xfffffc2c
   1ad84:	ldmdble	pc, {r2, r3, r4, r7, r9, lr}	; <UNPREDICTABLE>
   1ad88:	msreq	CPSR_, #-1073741823	; 0xc0000001
   1ad8c:	andsle	r4, fp, #156, 4	; 0xc0000009
   1ad90:			; <UNDEFINED> instruction: 0x46204639
   1ad94:	mrc2	0, 7, pc, cr12, cr1, {0}
   1ad98:	ldmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   1ad9c:	ldrtmi	r2, [r9], -r0, lsr #6
   1ada0:	strmi	r4, [r2], r2, lsl #12
   1ada4:			; <UNDEFINED> instruction: 0xf7e94640
   1ada8:	blge	11d5eb8 <mkdtemp@@Base+0x11aada8>
   1adac:	andeq	lr, sl, #3072	; 0xc00
   1adb0:			; <UNDEFINED> instruction: 0xf8022300
   1adb4:	blls	76a04c <mkdtemp@@Base+0x73ef3c>
   1adb8:	eorle	r4, r4, fp, asr r5
   1adbc:	ldrdcc	pc, [r0], -r8
   1adc0:	addsmi	r9, r3, #12288	; 0x3000
   1adc4:	sbcshi	pc, fp, r0
   1adc8:			; <UNDEFINED> instruction: 0x463349b1
   1adcc:			; <UNDEFINED> instruction: 0x462a48b1
   1add0:	strcs	r4, [r0], #-1145	; 0xfffffb87
   1add4:	teqcc	ip, r8, ror r4
   1add8:			; <UNDEFINED> instruction: 0xf0009417
   1addc:	blls	161a990 <mkdtemp@@Base+0x15ef880>
   1ade0:			; <UNDEFINED> instruction: 0xf53f07db
   1ade4:	ldmdals	fp, {r4, r6, r8, r9, sl, fp, sp, pc}
   1ade8:	ldc2	7, cr15, [ip, #-976]	; 0xfffffc30
   1adec:	cdp	3, 1, cr2, cr9, cr0, {0}
   1adf0:	tstls	fp, #16, 20	; 0x10000
   1adf4:	cdp	3, 1, cr2, cr9, cr1, {0}
   1adf8:	tstls	r4, #144, 20	; 0x90000
   1adfc:	ldrmi	r9, [r8, r5, lsl #22]
   1ae00:	orrsle	r2, r3, r0, lsl #16
   1ae04:	blls	7d4b08 <mkdtemp@@Base+0x7a99f8>
   1ae08:	addsmi	r9, r3, #4, 20	; 0x4000
   1ae0c:	blls	80f56c <mkdtemp@@Base+0x7e445c>
   1ae10:	addsmi	r9, r3, #28672	; 0x7000
   1ae14:	bls	28f564 <mkdtemp@@Base+0x264454>
   1ae18:	addsmi	r9, r3, #32, 22	; 0x8000
   1ae1c:	andcs	fp, r3, #8, 30
   1ae20:	stmdavc	r3!, {r2, r3, r6, r7, r8, ip, lr, pc}
   1ae24:	svclt	0x00182b20
   1ae28:	tstle	r5, r9, lsl #22
   1ae2c:	svccc	0x0001f814
   1ae30:	svclt	0x00182b09
   1ae34:	rscsle	r2, r9, r0, lsr #22
   1ae38:	sbcle	r2, r5, r0, asr #22
   1ae3c:			; <UNDEFINED> instruction: 0x46279217
   1ae40:	stmdavc	r3!, {r1, r2, r3, sl, ip, pc}
   1ae44:	sbcseq	pc, pc, #3
   1ae48:	svclt	0x00182b09
   1ae4c:	andle	r2, r7, r0, lsl #20
   1ae50:	svccc	0x0001f817
   1ae54:	sbcseq	pc, pc, #3
   1ae58:	svclt	0x00182b09
   1ae5c:	mvnsle	r2, r0, lsl #20
   1ae60:	movwcs	r9, #2056	; 0x808
   1ae64:	eorsvc	r9, fp, r8, lsl r4
   1ae68:	bge	447b30 <mkdtemp@@Base+0x41ca20>
   1ae6c:	andls	r9, fp, #24, 18	; 0x60000
   1ae70:	ldc2	7, cr15, [lr, #1020]!	; 0x3fc
   1ae74:	mcrrne	10, 0, r9, r3, cr11
   1ae78:	adcshi	pc, lr, r0
   1ae7c:	tstle	r9, r1, lsl #16
   1ae80:	andcs	r9, r3, r0, lsl r9
   1ae84:	stmdbcs	r0, {r0, r2, r4, r8, r9, fp, ip, pc}
   1ae88:	svclt	0x00149014
   1ae8c:	tstcs	r1, r5, lsl #2
   1ae90:	tstls	r5, #738197504	; 0x2c000000
   1ae94:	cmplt	r3, sl, lsl #22
   1ae98:			; <UNDEFINED> instruction: 0x46189918
   1ae9c:	stc2	7, cr15, [r8, #1020]!	; 0x3fc
   1aea0:			; <UNDEFINED> instruction: 0xf0001c44
   1aea4:	stmdacs	r1, {r1, r2, r4, r5, r7, pc}
   1aea8:	blls	160f0a0 <mkdtemp@@Base+0x15e3f90>
   1aeac:	strle	r0, [r3, #-2009]	; 0xfffff827
   1aeb0:	blcs	101b08 <mkdtemp@@Base+0xd69f8>
   1aeb4:	mcrge	4, 7, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   1aeb8:	smlsdxcc	r1, sl, r8, r7
   1aebc:	svclt	0x00182a20
   1aec0:	tstle	r5, r9, lsl #20
   1aec4:	svccs	0x0001f817
   1aec8:	svclt	0x00182a09
   1aecc:	rscsle	r2, r9, r0, lsr #20
   1aed0:	svclt	0x00182a23
   1aed4:			; <UNDEFINED> instruction: 0xf0002a00
   1aed8:	blls	15fb100 <mkdtemp@@Base+0x15cfff0>
   1aedc:			; <UNDEFINED> instruction: 0xf013970e
   1aee0:	ldrls	r0, [r9, -r2, lsl #20]
   1aee4:	stmdbmi	ip!, {r0, r2, r3, r5, r6, r8, ip, lr, pc}^
   1aee8:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   1aeec:	svc	0x007ef7e9
   1aef0:	strmi	r1, [r0], r1, lsl #29
   1aef4:			; <UNDEFINED> instruction: 0xf63f297d
   1aef8:	ldcpl	15, cr10, [r9], #-472	; 0xfffffe28
   1aefc:	stmdbcs	r0, {r2, r3, r4, r5, fp, ip}
   1af00:	svcge	0x0071f43f
   1af04:	ldrtmi	sl, [r9], -r5, lsr #22
   1af08:	cfmadd32	mvax2, mvfx4, mvfx10, mvfx2
   1af0c:			; <UNDEFINED> instruction: 0x46183a10
   1af10:			; <UNDEFINED> instruction: 0xf7e92380
   1af14:	blge	11d5d4c <mkdtemp@@Base+0x11aac3c>
   1af18:	cdp	4, 1, cr4, cr10, cr3, {2}
   1af1c:			; <UNDEFINED> instruction: 0xf8030a10
   1af20:			; <UNDEFINED> instruction: 0xf7f4ac84
   1af24:			; <UNDEFINED> instruction: 0xf1b8fa57
   1af28:	svclt	0x00980f07
   1af2c:	strmi	r2, [r7], -pc, lsl #16
   1af30:	rsbsle	r9, fp, sl, lsl r0
   1af34:	blcs	838fc8 <mkdtemp@@Base+0x80deb8>
   1af38:	blcs	28aba0 <mkdtemp@@Base+0x25fa90>
   1af3c:			; <UNDEFINED> instruction: 0xf814d105
   1af40:	blcs	26ab4c <mkdtemp@@Base+0x23fa3c>
   1af44:	blcs	84abac <mkdtemp@@Base+0x81fa9c>
   1af48:	blcs	90f334 <mkdtemp@@Base+0x8e4224>
   1af4c:	blcs	4abb4 <mkdtemp@@Base+0x1faa4>
   1af50:	svccs	0x000fd079
   1af54:	svcge	0x0047f43f
   1af58:	bne	4567c4 <mkdtemp@@Base+0x42b6b4>
   1af5c:	beq	fe4567c8 <mkdtemp@@Base+0xfe42b6b8>
   1af60:	ldrmi	r9, [r8, r5, lsl #22]
   1af64:			; <UNDEFINED> instruction: 0xf43f2800
   1af68:	ldrb	sl, [pc], lr, lsl #29
   1af6c:	ldrtmi	r2, [r8], -r9, lsl #2
   1af70:	ldmib	r0, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1af74:	stmdacs	r0, {r2, r9, sl, lr}
   1af78:	svcge	0x0003f47f
   1af7c:	blls	7d4c14 <mkdtemp@@Base+0x7a9b04>
   1af80:	addsmi	r9, r3, #24576	; 0x6000
   1af84:	svcge	0x0020f47f
   1af88:			; <UNDEFINED> instruction: 0x307cf89d
   1af8c:			; <UNDEFINED> instruction: 0xf47f2b00
   1af90:	andcs	sl, r2, #27, 30	; 0x6c
   1af94:	blls	1614cb0 <mkdtemp@@Base+0x15e9ba0>
   1af98:			; <UNDEFINED> instruction: 0xf57f07d9
   1af9c:			; <UNDEFINED> instruction: 0xf06fae39
   1afa0:	ldrb	r0, [r1], r9, lsl #18
   1afa4:	tstcs	r3, r0, lsl sl
   1afa8:	bcs	41c04 <mkdtemp@@Base+0x16af4>
   1afac:	svclt	0x00149114
   1afb0:	andcs	r2, r2, #-1610612736	; 0xa0000000
   1afb4:	tstls	r5, #1275068416	; 0x4c000000
   1afb8:			; <UNDEFINED> instruction: 0x46c8e77e
   1afbc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1afc0:			; <UNDEFINED> instruction: 0x200fe6b6
   1afc4:	ldc2l	7, cr15, [ip], {244}	; 0xf4
   1afc8:	andsls	r4, fp, r2, lsl #12
   1afcc:	suble	r2, r5, r0, lsl #16
   1afd0:	stmdage	lr, {r0, r1, r2, r3, r8, fp, sp, pc}
   1afd4:	ldc2	7, cr15, [lr, #-1020]!	; 0xfffffc04
   1afd8:			; <UNDEFINED> instruction: 0xf43f2800
   1afdc:	blls	706bf4 <mkdtemp@@Base+0x6dbae4>
   1afe0:	ldmdavs	fp, {r1, r2, r3, r9, fp, ip, pc}
   1afe4:	tstls	sl, #28, 4	; 0xc0000001
   1afe8:	stmdami	ip!, {r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   1afec:			; <UNDEFINED> instruction: 0x46294632
   1aff0:			; <UNDEFINED> instruction: 0xf0004478
   1aff4:			; <UNDEFINED> instruction: 0xe6f6fe33
   1aff8:	ldrtmi	r4, [r3], -r9, lsr #24
   1affc:			; <UNDEFINED> instruction: 0x462a9918
   1b000:	stmdami	r8!, {r2, r3, r4, r5, r6, sl, lr}
   1b004:	ldrbtmi	r9, [r8], #-256	; 0xffffff00
   1b008:	teqcc	ip, r1, lsr #12
   1b00c:	cdp2	0, 2, cr15, cr6, cr0, {0}
   1b010:	stcmi	6, cr14, [r5], #-932	; 0xfffffc5c
   1b014:	ldmdbls	r8, {r0, r1, r4, r5, r9, sl, lr}
   1b018:	ldrbtmi	r4, [ip], #-1578	; 0xfffff9d6
   1b01c:	tstls	r0, r3, lsr #16
   1b020:			; <UNDEFINED> instruction: 0x46214478
   1b024:			; <UNDEFINED> instruction: 0xf000313c
   1b028:			; <UNDEFINED> instruction: 0xe6dcfe19
   1b02c:	vnmls.f16	s8, s20, s1
   1b030:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   1b034:	cdp	7, 9, cr15, cr0, cr9, {7}
   1b038:			; <UNDEFINED> instruction: 0xf47f4540
   1b03c:			; <UNDEFINED> instruction: 0xe6d2af7b
   1b040:	ldmdbeq	r7, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   1b044:	ldmdami	fp, {r7, r9, sl, sp, lr, pc}
   1b048:			; <UNDEFINED> instruction: 0x46294632
   1b04c:			; <UNDEFINED> instruction: 0xf0004478
   1b050:	movwcs	pc, #65029	; 0xfe05	; <UNPREDICTABLE>
   1b054:			; <UNDEFINED> instruction: 0xe6c6931a
   1b058:	ldcl	7, cr15, [r2, #-932]!	; 0xfffffc5c
   1b05c:			; <UNDEFINED> instruction: 0x46c84916
   1b060:			; <UNDEFINED> instruction: 0xf06f4816
   1b064:	ldrbtmi	r0, [r9], #-2305	; 0xfffff6ff
   1b068:	teqcc	ip, r8, ror r4
   1b06c:	ldc2	0, cr15, [r2, #-0]
   1b070:	svclt	0x0000e65e
   1b074:	andeq	r6, r4, r8, asr lr
   1b078:	muleq	r0, r4, r5
   1b07c:	andeq	r2, r1, sl, asr #19
   1b080:	andeq	r7, r1, r6, lsr #12
   1b084:	andeq	r7, r1, r4, asr #8
   1b088:	andeq	r3, r1, r0, lsr #20
   1b08c:	strdeq	r6, [r4], -r8
   1b090:	andeq	r7, r1, r8, lsl #9
   1b094:	andeq	r7, r1, r8, ror #6
   1b098:	strdeq	r3, [r1], -r6
   1b09c:	andeq	r7, r1, r4, lsl #2
   1b0a0:	andeq	r7, r1, r8, asr r2
   1b0a4:	andeq	r7, r1, sl, lsr #1
   1b0a8:	andeq	r7, r1, lr, lsr r2
   1b0ac:	strheq	r7, [r1], -r4
   1b0b0:	andeq	r5, r3, r6, asr #11
   1b0b4:	andeq	r7, r1, ip, asr #1
   1b0b8:	strdeq	r7, [r1], -r2
   1b0bc:	muleq	r1, r4, r5
   1b0c0:	addlt	fp, r6, r0, ror r5
   1b0c4:			; <UNDEFINED> instruction: 0xe09cf8df
   1b0c8:			; <UNDEFINED> instruction: 0xf8df460c
   1b0cc:			; <UNDEFINED> instruction: 0x4601c09c
   1b0d0:	strls	r4, [r2], #-1278	; 0xfffffb02
   1b0d4:	strcs	r4, [r0, #-1552]	; 0xfffff9f0
   1b0d8:	andcs	r4, r3, #23068672	; 0x1600000
   1b0dc:	andpl	lr, r0, #3358720	; 0x334000
   1b0e0:			; <UNDEFINED> instruction: 0xf85e4623
   1b0e4:	bge	cb11c <mkdtemp@@Base+0xa000c>
   1b0e8:	ldrdgt	pc, [r0], -ip
   1b0ec:	andsgt	pc, r4, sp, asr #17
   1b0f0:	stceq	0, cr15, [r0], {79}	; 0x4f
   1b0f4:	ldmdbmi	sp, {r2, r8, ip, pc}
   1b0f8:	ldrbtmi	r9, [r9], #-1283	; 0xfffffafd
   1b0fc:	stc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
   1b100:	svclt	0x00182800
   1b104:	svceq	0x0018f110
   1b108:	bls	10f53c <mkdtemp@@Base+0xe442c>
   1b10c:	bmi	6498dc <mkdtemp@@Base+0x61e7cc>
   1b110:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
   1b114:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b118:	subsmi	r9, sl, r5, lsl #22
   1b11c:	andlt	sp, r6, pc, lsl r1
   1b120:			; <UNDEFINED> instruction: 0x4605bd70
   1b124:	svc	0x0034f7e9
   1b128:	blcs	b513c <mkdtemp@@Base+0x8a02c>
   1b12c:	strtmi	sp, [r8], -sp, ror #1
   1b130:			; <UNDEFINED> instruction: 0xf8c4f7f3
   1b134:	ldrtmi	r4, [r2], -pc, lsl #18
   1b138:	cmpcc	r0, r9, ror r4
   1b13c:	stmdami	lr, {r0, r1, r9, sl, lr}
   1b140:			; <UNDEFINED> instruction: 0xf0004478
   1b144:	bls	11a6d0 <mkdtemp@@Base+0xef5c0>
   1b148:	rscle	r2, r0, r0, lsl #20
   1b14c:	strtmi	r4, [r3], -fp, lsl #18
   1b150:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
   1b154:	cmpcc	r0, r8, ror r4
   1b158:	stc2	0, cr15, [sl]
   1b15c:			; <UNDEFINED> instruction: 0xf7e9e7d7
   1b160:	svclt	0x0000ecf0
   1b164:	andeq	r6, r4, r4, ror r9
   1b168:	muleq	r0, r4, r5
   1b16c:			; <UNDEFINED> instruction: 0xfffff273
   1b170:	andeq	r6, r4, r2, lsr r9
   1b174:	andeq	r7, r1, r0, lsr #2
   1b178:	andeq	r7, r1, ip, lsl r0
   1b17c:	andeq	r7, r1, r6, lsl #2
   1b180:	andeq	r7, r1, r0, lsr r0
   1b184:	svcmi	0x00f0e92d
   1b188:	stc	6, cr4, [sp, #-124]!	; 0xffffff84
   1b18c:	strmi	r8, [r1], r4, lsl #22
   1b190:	eorscs	r4, pc, r7, ror #23
   1b194:	strmi	r2, [r8], r0, lsl #8
   1b198:	bcs	4569c4 <mkdtemp@@Base+0x42b8b4>
   1b19c:	addslt	r4, r5, r5, ror #21
   1b1a0:	mcrge	4, 0, r4, cr12, cr10, {3}
   1b1a4:	ldmpl	r3, {r2, r5, r8, sl, fp, ip, pc}^
   1b1a8:			; <UNDEFINED> instruction: 0xf8dd2d00
   1b1ac:	ldmdavs	fp, {r3, r7, sp, pc}
   1b1b0:			; <UNDEFINED> instruction: 0xf04f9313
   1b1b4:	stmib	sp, {r8, r9}^
   1b1b8:	svclt	0x0014440a
   1b1bc:	movwcs	r2, #17157	; 0x4305
   1b1c0:	bcc	4569e8 <mkdtemp@@Base+0x42b8d8>
   1b1c4:	b	1c59170 <mkdtemp@@Base+0x1c2e060>
   1b1c8:	tstcs	r4, ip, lsl #8
   1b1cc:	strmi	lr, [r3], #-2502	; 0xfffff63a
   1b1d0:	strmi	lr, [r5], #-2502	; 0xfffff63a
   1b1d4:	eorshi	pc, r8, sp, asr #17
   1b1d8:	strmi	r9, [r3], -sp, lsl #10
   1b1dc:	movwls	r4, #26192	; 0x6650
   1b1e0:	ldm	r0, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b1e4:	stmdacs	r0, {r0, r1, r2, r3, ip, pc}
   1b1e8:	orrshi	pc, lr, r0
   1b1ec:	stmdage	sl, {r1, r4, r6, r7, r9, fp, lr}
   1b1f0:	tstcs	r1, fp, asr #12
   1b1f4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1b1f8:	ldrls	r7, [r2], #-2576	; 0xfffff5f0
   1b1fc:	ldmib	lr!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b200:			; <UNDEFINED> instruction: 0xf0003001
   1b204:	bmi	ff37b678 <mkdtemp@@Base+0xff350568>
   1b208:	strbmi	sl, [fp], -fp, lsl #16
   1b20c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   1b210:	ldmib	r4!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b214:	stmdals	sl, {r0, ip, sp}
   1b218:	sbchi	pc, r1, r0
   1b21c:			; <UNDEFINED> instruction: 0xff72f00f
   1b220:	svccc	0x00fff1b0
   1b224:			; <UNDEFINED> instruction: 0xf0004683
   1b228:	stmibmi	r5, {r0, r1, r2, r3, r8, pc}^
   1b22c:			; <UNDEFINED> instruction: 0xf7e94479
   1b230:			; <UNDEFINED> instruction: 0x900cebbc
   1b234:			; <UNDEFINED> instruction: 0xf0002800
   1b238:	tstcs	r2, fp, lsl r1
   1b23c:	stmibmi	r1, {r0, r8, ip, pc}^
   1b240:	stc	6, cr4, [sp, #200]	; 0xc8
   1b244:	strbmi	r9, [r3], -r0, lsl #20
   1b248:			; <UNDEFINED> instruction: 0x46484479
   1b24c:	ldc2	7, cr15, [r8], #1020	; 0x3fc
   1b250:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   1b254:	msrhi	CPSR_c, r0, asr #32
   1b258:	svceq	0x0000f1ba
   1b25c:			; <UNDEFINED> instruction: 0xf8cdd054
   1b260:	stccs	0, cr9, [r0, #-112]	; 0xffffff90
   1b264:	bls	456ad0 <mkdtemp@@Base+0x42b9c0>
   1b268:	blmi	fedeca84 <mkdtemp@@Base+0xfedc1974>
   1b26c:	bmi	fedecb84 <mkdtemp@@Base+0xfedc1a74>
   1b270:	ldrbtmi	r4, [fp], #-2231	; 0xfffff749
   1b274:			; <UNDEFINED> instruction: 0xf103447a
   1b278:	ldrbtmi	r0, [r8], #-864	; 0xfffffca0
   1b27c:			; <UNDEFINED> instruction: 0x8094f8dd
   1b280:	ldrmi	fp, [r3], -r8, lsl #30
   1b284:			; <UNDEFINED> instruction: 0xee0849b3
   1b288:			; <UNDEFINED> instruction: 0xf8cd3a90
   1b28c:	strmi	fp, [r3], r4, lsr #32
   1b290:	svclt	0x00084479
   1b294:	tstls	r8, r1, lsl r6
   1b298:			; <UNDEFINED> instruction: 0xf8539b0f
   1b29c:	bllt	18a3338 <mkdtemp@@Base+0x1878228>
   1b2a0:	eoreq	pc, r5, r7, asr r8	; <UNPREDICTABLE>
   1b2a4:	andls	r4, r5, #68157440	; 0x4100000
   1b2a8:	mrc2	7, 0, pc, cr4, cr4, {7}
   1b2ac:	strmi	r9, [r6], -r5, lsl #20
   1b2b0:			; <UNDEFINED> instruction: 0xf0002800
   1b2b4:			; <UNDEFINED> instruction: 0xf8578106
   1b2b8:			; <UNDEFINED> instruction: 0xf7f40025
   1b2bc:	stmdbls	r7, {r0, r2, r3, r4, r5, fp, ip, sp, lr, pc}
   1b2c0:	bcs	fe456b28 <mkdtemp@@Base+0xfe42ba18>
   1b2c4:	tstls	r1, r8, lsl #22
   1b2c8:			; <UNDEFINED> instruction: 0x96034659
   1b2cc:	andls	r9, r2, r0, lsl #8
   1b2d0:	beq	456b38 <mkdtemp@@Base+0x42ba28>
   1b2d4:	ldc2	0, cr15, [r6, #-0]
   1b2d8:			; <UNDEFINED> instruction: 0xf7e94630
   1b2dc:	blls	9157a4 <mkdtemp@@Base+0x8ea694>
   1b2e0:	strbmi	r9, [sl], -ip, lsl #16
   1b2e4:	movwls	r4, #1569	; 0x621
   1b2e8:	eorcc	pc, r5, r7, asr r8	; <UNPREDICTABLE>
   1b2ec:	blx	7592f2 <mkdtemp@@Base+0x72e1e2>
   1b2f0:			; <UNDEFINED> instruction: 0xf0002800
   1b2f4:	movwcs	r8, #4330	; 0x10ea
   1b2f8:	strcc	r9, [r1, #-786]	; 0xfffffcee
   1b2fc:	bicle	r4, fp, sl, lsr #11
   1b300:	ldrdlt	pc, [r4], -sp	; <UNPREDICTABLE>
   1b304:			; <UNDEFINED> instruction: 0x901cf8dd
   1b308:			; <UNDEFINED> instruction: 0xf7e8980c
   1b30c:	ldcls	15, cr14, [r2], {148}	; 0x94
   1b310:	movwls	r2, #49920	; 0xc300
   1b314:	rsble	r2, sl, r0, lsl #24
   1b318:			; <UNDEFINED> instruction: 0xf7e9980b
   1b31c:	andcc	lr, r1, lr, lsr sl
   1b320:	sbcshi	pc, r7, r0, asr #32
   1b324:	cdp	7, 3, cr15, cr4, cr9, {7}
   1b328:	movwls	r9, #23307	; 0x5b0b
   1b32c:	stccs	8, cr6, [r2], {4}
   1b330:	rschi	pc, r8, r0, asr #32
   1b334:	strbmi	r9, [r8], -r5, lsl #18
   1b338:	ldc	7, cr15, [r4, #932]	; 0x3a4
   1b33c:			; <UNDEFINED> instruction: 0xf0003001
   1b340:	stmdals	sl, {r0, r1, r3, r6, r7, pc}
   1b344:			; <UNDEFINED> instruction: 0xf7e84649
   1b348:	andcc	lr, r1, r0, ror pc
   1b34c:			; <UNDEFINED> instruction: 0xf7e9d165
   1b350:	bls	2d6bd8 <mkdtemp@@Base+0x2abac8>
   1b354:	stmdavs	r4, {r0, r2, r9, ip, pc}
   1b358:			; <UNDEFINED> instruction: 0xf7e84620
   1b35c:	ldmdbmi	lr!, {r5, r6, r9, sl, fp, sp, lr, pc}^
   1b360:	strbmi	r9, [fp], -r5, lsl #20
   1b364:	smccc	1097	; 0x449
   1b368:	ldmdami	ip!, {ip, pc}^
   1b36c:			; <UNDEFINED> instruction: 0xf0004478
   1b370:	stmdals	sl, {r0, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   1b374:	cmnle	r8, r0, lsl #16
   1b378:			; <UNDEFINED> instruction: 0xf06f980b
   1b37c:			; <UNDEFINED> instruction: 0xf7e90b17
   1b380:	stmdals	ip, {r1, r2, r3, r4, r6, r7, fp, sp, lr, pc}
   1b384:	stmdals	pc, {r3, r6, r7, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
   1b388:	ldm	r8, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b38c:			; <UNDEFINED> instruction: 0xf7e99806
   1b390:			; <UNDEFINED> instruction: 0xf7e9e98c
   1b394:			; <UNDEFINED> instruction: 0xf06fedfe
   1b398:	andvs	r0, r4, r7, lsl fp
   1b39c:			; <UNDEFINED> instruction: 0xf06fe018
   1b3a0:	stmdacs	r0, {r0, r8, r9, fp}
   1b3a4:			; <UNDEFINED> instruction: 0xf7e9d03a
   1b3a8:	stmdals	sl, {r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   1b3ac:	stmia	r6, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b3b0:			; <UNDEFINED> instruction: 0xf7e9980b
   1b3b4:	stmdals	ip, {r2, r6, r7, fp, sp, lr, pc}
   1b3b8:			; <UNDEFINED> instruction: 0xf7e8b108
   1b3bc:	stmdals	pc, {r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   1b3c0:	ldm	ip!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b3c4:			; <UNDEFINED> instruction: 0xf7e99806
   1b3c8:			; <UNDEFINED> instruction: 0xf11be970
   1b3cc:	rscle	r0, r0, r8, lsl pc
   1b3d0:	blmi	15edd64 <mkdtemp@@Base+0x15c2c54>
   1b3d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b3d8:	blls	4f5448 <mkdtemp@@Base+0x4ca338>
   1b3dc:			; <UNDEFINED> instruction: 0xf040405a
   1b3e0:	ldrbmi	r8, [r8], -r1, lsr #1
   1b3e4:	ldc	0, cr11, [sp], #84	; 0x54
   1b3e8:	pop	{r2, r8, r9, fp, pc}
   1b3ec:	stmdals	sl, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b3f0:	ldmib	r2, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b3f4:	orrlt	r4, r0, r3, lsl #13
   1b3f8:	stcl	7, cr15, [sl, #932]	; 0x3a4
   1b3fc:	strtmi	r9, [r3], sl, lsl #20
   1b400:	stmdavs	r0, {r0, r2, r9, ip, pc}
   1b404:	cdp	7, 0, cr15, cr10, cr8, {7}
   1b408:	bls	16d968 <mkdtemp@@Base+0x142858>
   1b40c:	smccc	1097	; 0x449
   1b410:	ldmdami	r5, {r0, r1, r9, sl, lr}^
   1b414:			; <UNDEFINED> instruction: 0xf0004478
   1b418:	stmdals	sl, {r0, r2, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   1b41c:	stm	lr, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b420:			; <UNDEFINED> instruction: 0xf7e9980b
   1b424:	stmdals	ip, {r2, r3, r7, fp, sp, lr, pc}
   1b428:	stmdacs	r0, {sl, sp}
   1b42c:	stmdals	pc, {r0, r2, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
   1b430:	stm	r4, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b434:			; <UNDEFINED> instruction: 0xf7e99806
   1b438:			; <UNDEFINED> instruction: 0xe7c9e938
   1b43c:			; <UNDEFINED> instruction: 0xf06f980a
   1b440:	stmdacs	r0, {r0, r8, r9, fp}
   1b444:	strb	sp, [r9, pc, lsr #3]!
   1b448:	stc	7, cr15, [r2, #932]!	; 0x3a4
   1b44c:	strtmi	r6, [r0], -r4, lsl #16
   1b450:	stcl	7, cr15, [r4, #928]!	; 0x3a0
   1b454:	ldrbtmi	r4, [r9], #-2373	; 0xfffff6bb
   1b458:	strmi	r3, [r2], -r0, ror #2
   1b45c:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
   1b460:	blx	e5746a <mkdtemp@@Base+0xe2c35a>
   1b464:	stmdacs	r0, {r1, r3, fp, ip, pc}
   1b468:			; <UNDEFINED> instruction: 0xf06fd086
   1b46c:			; <UNDEFINED> instruction: 0xe79a0b17
   1b470:	stc	7, cr15, [lr, #932]	; 0x3a4
   1b474:	ldrbmi	r6, [r8], -r4, lsl #16
   1b478:	b	ff259424 <mkdtemp@@Base+0xff22e314>
   1b47c:			; <UNDEFINED> instruction: 0xf7e84620
   1b480:	ldmdbmi	ip!, {r1, r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
   1b484:	smccc	1097	; 0x449
   1b488:	ldmdami	fp!, {r1, r9, sl, lr}
   1b48c:			; <UNDEFINED> instruction: 0xf0004478
   1b490:	stmdals	sl, {r0, r5, r8, r9, fp, ip, sp, lr, pc}
   1b494:	mvnle	r2, r0, lsl #16
   1b498:			; <UNDEFINED> instruction: 0xf7e9e76e
   1b49c:			; <UNDEFINED> instruction: 0x4603ed7a
   1b4a0:	ldmdavs	ip, {r3, r4, r6, r9, sl, lr}
   1b4a4:			; <UNDEFINED> instruction: 0xff0af7f2
   1b4a8:	ldrbtmi	r4, [r9], #-2356	; 0xfffff6cc
   1b4ac:	strmi	r3, [r2], -r0, ror #2
   1b4b0:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
   1b4b4:	blx	3d74be <mkdtemp@@Base+0x3ac3ae>
   1b4b8:	stmdacs	r0, {r1, r3, fp, ip, pc}
   1b4bc:	svcge	0x0076f43f
   1b4c0:			; <UNDEFINED> instruction: 0x4614e771
   1b4c4:	bleq	97688 <mkdtemp@@Base+0x6c578>
   1b4c8:			; <UNDEFINED> instruction: 0x4604e7f6
   1b4cc:	blcc	17610 <PEM_write_bio_PrivateKey@plt+0x12614>
   1b4d0:	blls	3154a0 <mkdtemp@@Base+0x2ea390>
   1b4d4:	str	r9, [sp, -r5, lsl #6]!
   1b4d8:	ldcl	7, cr15, [sl, #-932]	; 0xfffffc5c
   1b4dc:	movwls	r9, #23307	; 0x5b0b
   1b4e0:	strtmi	r6, [r0], -r4, lsl #16
   1b4e4:	ldc	7, cr15, [sl, #928]	; 0x3a0
   1b4e8:	blls	16d988 <mkdtemp@@Base+0x142878>
   1b4ec:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
   1b4f0:	andls	r3, r0, r0, ror #2
   1b4f4:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
   1b4f8:	blx	ffb57500 <mkdtemp@@Base+0xffb2c3f0>
   1b4fc:	stmdacs	r0, {r1, r3, fp, ip, pc}
   1b500:			; <UNDEFINED> instruction: 0xe739d1b3
   1b504:			; <UNDEFINED> instruction: 0xf7e84620
   1b508:	stmdbmi	r0!, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
   1b50c:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
   1b510:	strmi	r3, [r3], -r0, ror #2
   1b514:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   1b518:	blx	ff757520 <mkdtemp@@Base+0xff72c410>
   1b51c:	stmdacs	r0, {r1, r3, fp, ip, pc}
   1b520:	str	sp, [r9, -r3, lsr #3]!
   1b524:	bl	3594d0 <mkdtemp@@Base+0x32e3c0>
   1b528:	bleq	976ec <mkdtemp@@Base+0x6c5dc>
   1b52c:	svclt	0x0000e750
   1b530:	muleq	r0, r4, r5
   1b534:	andeq	r6, r4, r4, lsr #17
   1b538:	andeq	r6, r1, ip, lsr #31
   1b53c:	andeq	r6, r1, r2, lsr #31
   1b540:	andeq	r3, r1, r8, ror r2
   1b544:			; <UNDEFINED> instruction: 0xfffff21d
   1b548:	andeq	r6, r1, r6, ror #31
   1b54c:	andeq	r7, r1, r4, asr #25
   1b550:	andeq	r6, r1, lr, asr #30
   1b554:	andeq	r3, r1, r8, lsr r6
   1b558:	strdeq	r6, [r1], -r4
   1b55c:			; <UNDEFINED> instruction: 0x00016ebc
   1b560:	andeq	r6, r4, r0, ror r6
   1b564:	andeq	r6, r1, ip, asr #28
   1b568:	andeq	r6, r1, r0, lsr lr
   1b56c:	andeq	r6, r1, r2, lsl #28
   1b570:	andeq	r6, r1, sl, asr sp
   1b574:	ldrdeq	r6, [r1], -r4
   1b578:	andeq	r3, r1, ip, lsl r0
   1b57c:	andeq	r6, r1, lr, lsr #27
   1b580:	andeq	r4, r1, r2, lsl #3
   1b584:	andeq	r6, r1, sl, ror #26
   1b588:	andeq	r6, r1, r2, lsl sp
   1b58c:	andeq	r6, r1, sl, asr #26
   1b590:	ldrdeq	r6, [r1], -sl
   1b594:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   1b598:			; <UNDEFINED> instruction: 0x47706818
   1b59c:	andeq	r6, r4, lr, asr #21
   1b5a0:	ldrblt	fp, [r0, #-496]!	; 0xfffffe10
   1b5a4:	cfmsub32mi	mvax0, mvfx4, mvfx0, mvfx5
   1b5a8:	ldmdami	r0, {sl, sp}
   1b5ac:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
   1b5b0:			; <UNDEFINED> instruction: 0xf011e005
   1b5b4:			; <UNDEFINED> instruction: 0x4604fabb
   1b5b8:	eorseq	pc, r0, r6, asr r8	; <UNPREDICTABLE>
   1b5bc:	strtmi	fp, [r9], -r8, ror #2
   1b5c0:	cdp	7, 7, cr15, cr10, cr8, {7}
   1b5c4:	strmi	r2, [r3], -r1, lsl #2
   1b5c8:	blcs	2ce50 <mkdtemp@@Base+0x1d40>
   1b5cc:	blmi	24fd98 <mkdtemp@@Base+0x224c88>
   1b5d0:	bl	ec7c4 <mkdtemp@@Base+0xc16b4>
   1b5d4:	stmdavs	r0!, {r2, r6, r7, sl}^
   1b5d8:			; <UNDEFINED> instruction: 0xf04fbd70
   1b5dc:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
   1b5e0:	rscscc	pc, pc, pc, asr #32
   1b5e4:	svclt	0x00004770
   1b5e8:	andeq	r6, r4, ip, lsl r0
   1b5ec:	andeq	r6, r1, r6, lsr #26
   1b5f0:	strdeq	r5, [r4], -r8
   1b5f4:	tstcs	r0, r6, lsl #22
   1b5f8:	ldrbtmi	r4, [fp], #-2566	; 0xfffff5fa
   1b5fc:	and	r4, r3, sl, ror r4
   1b600:	svccs	0x0008f853
   1b604:	ldmdavs	r9, {r1, r4, r8, ip, sp, pc}^
   1b608:	mvnsle	r4, r8, lsl #5
   1b60c:			; <UNDEFINED> instruction: 0x47704610
   1b610:	andeq	r5, r4, lr, asr #31
   1b614:	ldrdeq	r6, [r1], -r8
   1b618:	ldrblt	fp, [r0, #-504]!	; 0xfffffe08
   1b61c:	ldcmi	6, cr4, [r0, #-24]	; 0xffffffe8
   1b620:	ldmdami	r0, {sl, sp}
   1b624:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
   1b628:	and	r3, r5, r8, ror #10
   1b62c:	blx	1fd7678 <mkdtemp@@Base+0x1fac568>
   1b630:			; <UNDEFINED> instruction: 0xf8554604
   1b634:	cmnlt	r8, r0, lsr r0
   1b638:			; <UNDEFINED> instruction: 0xf7e84631
   1b63c:	tstcs	r1, lr, lsr lr
   1b640:	strtmi	r4, [r0], -r3, lsl #12
   1b644:	mvnsle	r2, r0, lsl #22
   1b648:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   1b64c:	strbeq	lr, [r4], #2819	; 0xb03
   1b650:	ldcllt	14, cr6, [r0, #-896]!	; 0xfffffc80
   1b654:	rscscc	pc, pc, pc, asr #32
   1b658:			; <UNDEFINED> instruction: 0xf04fbd70
   1b65c:			; <UNDEFINED> instruction: 0x477030ff
   1b660:	andeq	r5, r4, r4, lsr #31
   1b664:			; <UNDEFINED> instruction: 0x00016cb6
   1b668:	andeq	r5, r4, lr, ror pc
   1b66c:	tstcs	r0, r7, lsl #22
   1b670:	ldrbtmi	r4, [fp], #-2567	; 0xfffff5f9
   1b674:	cmncc	r8, #2046820352	; 0x7a000000
   1b678:			; <UNDEFINED> instruction: 0xf853e003
   1b67c:	tstlt	r2, r8, lsl #30
   1b680:	addmi	r6, r8, #5832704	; 0x590000
   1b684:			; <UNDEFINED> instruction: 0x4610d1f9
   1b688:	svclt	0x00004770
   1b68c:	andeq	r5, r4, r6, asr pc
   1b690:	andeq	r6, r1, r8, ror #24
   1b694:	andcs	fp, r1, pc, lsl #8
   1b698:			; <UNDEFINED> instruction: 0xf7e8b508
   1b69c:	svclt	0x0000ef1c
   1b6a0:	cfstr64mi	mvdx11, [r5], {112}	; 0x70
   1b6a4:	ldrbtmi	r4, [ip], #-3653	; 0xfffff1bb
   1b6a8:	eorvs	r4, r0, lr, ror r4
   1b6ac:	stmdbcs	r7, {r5, r8, ip, sp, pc}
   1b6b0:	mcrrmi	8, 7, sp, r3, cr0
   1b6b4:	eorvs	r4, r1, ip, ror r4
   1b6b8:	strcs	r4, [r0, #-2370]	; 0xfffff6be
   1b6bc:	ldrbtmi	r4, [r9], #-3138	; 0xfffff3be
   1b6c0:	stmib	r1, {r2, r3, r4, r5, r6, sl, lr}^
   1b6c4:	rsbvs	r5, r3, r1, lsl #10
   1b6c8:	bcs	309bfc <mkdtemp@@Base+0x2deaec>
   1b6cc:	ldm	pc, {r1, r2, r3, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1b6d0:	ldrcs	pc, [r4, #-2]
   1b6d4:	ldfccs	f3, [r7, #-172]!	; 0xffffff54
   1b6d8:	strbpl	r4, [pc, #-2371]	; 1ad9d <PEM_write_bio_PrivateKey@plt+0x15da1>
   1b6dc:	ldcllt	7, cr0, [r0, #-364]!	; 0xfffffe94
   1b6e0:			; <UNDEFINED> instruction: 0x21b84b3a
   1b6e4:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
   1b6e8:			; <UNDEFINED> instruction: 0xb1686099
   1b6ec:			; <UNDEFINED> instruction: 0xf7e82101
   1b6f0:	pop	{r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   1b6f4:			; <UNDEFINED> instruction: 0xf7e94070
   1b6f8:	blmi	d8a324 <mkdtemp@@Base+0xd5f214>
   1b6fc:			; <UNDEFINED> instruction: 0x460a2118
   1b700:	addsvs	r4, r9, fp, ror r4
   1b704:	mvnsle	r2, r0, lsl #16
   1b708:	tstcs	r1, r2, lsr fp
   1b70c:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1b710:	svc	0x004af7e8
   1b714:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1b718:	blt	ffe596c4 <mkdtemp@@Base+0xffe2e5b4>
   1b71c:	tstcs	r8, lr, lsr #22
   1b720:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
   1b724:			; <UNDEFINED> instruction: 0xe7e06099
   1b728:			; <UNDEFINED> instruction: 0x21204b2c
   1b72c:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
   1b730:	bfi	r6, r9, #1, #26
   1b734:	cmpcs	r0, sl, lsr #22
   1b738:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
   1b73c:	bfi	r6, r9, #1, #20
   1b740:	orrcs	r4, r0, r8, lsr #22
   1b744:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
   1b748:	bfi	r6, r9, #1, #14
   1b74c:	orrcs	r4, r8, r6, lsr #22
   1b750:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
   1b754:	bfi	r6, r9, #1, #8
   1b758:	orrscs	r4, r0, r4, lsr #22
   1b75c:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
   1b760:	bfi	r6, r9, #1, #2
   1b764:	orrscs	r4, r8, r2, lsr #22
   1b768:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
   1b76c:			; <UNDEFINED> instruction: 0xe7bc6099
   1b770:	lsrcs	r4, r0, #22
   1b774:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
   1b778:			; <UNDEFINED> instruction: 0xe7b66099
   1b77c:			; <UNDEFINED> instruction: 0x21a84b1e
   1b780:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
   1b784:			; <UNDEFINED> instruction: 0xe7b06099
   1b788:	lslscs	r4, ip, fp
   1b78c:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
   1b790:			; <UNDEFINED> instruction: 0xe7aa6099
   1b794:			; <UNDEFINED> instruction: 0x460b4a1a
   1b798:	ldrbtmi	r4, [sl], #-2074	; 0xfffff7e6
   1b79c:	tstcs	r1, r0, lsr r8
   1b7a0:			; <UNDEFINED> instruction: 0xf7e96800
   1b7a4:	andcs	lr, r1, r6, ror #19
   1b7a8:	bl	ff9d9754 <mkdtemp@@Base+0xff9ae644>
   1b7ac:	bmi	5ad000 <mkdtemp@@Base+0x581ef0>
   1b7b0:	ldrbtmi	r4, [sl], #-2068	; 0xfffff7ec
   1b7b4:	svclt	0x0000e7f2
   1b7b8:	andeq	r8, r4, lr, ror r2
   1b7bc:	muleq	r4, ip, r3
   1b7c0:			; <UNDEFINED> instruction: 0x000469b0
   1b7c4:	andeq	r8, r4, r6, ror #4
   1b7c8:	andeq	r6, r4, r4, lsr #19
   1b7cc:	andeq	r6, r4, lr, ror r9
   1b7d0:	andeq	r6, r4, r4, ror #18
   1b7d4:	andeq	r0, r0, r0, ror #10
   1b7d8:	andeq	r6, r4, r2, asr #18
   1b7dc:	andeq	r6, r4, r6, lsr r9
   1b7e0:	andeq	r6, r4, sl, lsr #18
   1b7e4:	andeq	r6, r4, lr, lsl r9
   1b7e8:	andeq	r6, r4, r2, lsl r9
   1b7ec:	andeq	r6, r4, r6, lsl #18
   1b7f0:	strdeq	r6, [r4], -sl
   1b7f4:	andeq	r6, r4, lr, ror #17
   1b7f8:	andeq	r6, r4, r2, ror #17
   1b7fc:	ldrdeq	r6, [r4], -r6	; <UNPREDICTABLE>
   1b800:	andeq	r6, r1, sl, asr #22
   1b804:	andeq	r0, r0, r4, lsr #11
   1b808:	andeq	r6, r1, lr, asr fp
   1b80c:	strmi	r4, [r3], -r7, lsl #20
   1b810:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   1b814:	blcs	207d1c <mkdtemp@@Base+0x1dcc0c>
   1b818:	bmi	191830 <mkdtemp@@Base+0x166720>
   1b81c:	ldrbtmi	r2, [sl], #-0
   1b820:			; <UNDEFINED> instruction: 0x47706013
   1b824:	rscscc	pc, pc, pc, asr #32
   1b828:	svclt	0x00004770
   1b82c:	andeq	r8, r4, r4, lsl r1
   1b830:	andeq	r6, r4, r6, asr #16
   1b834:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
   1b838:			; <UNDEFINED> instruction: 0xb1286858
   1b83c:			; <UNDEFINED> instruction: 0xf1a068d8
   1b840:	blx	fec1b850 <mkdtemp@@Base+0xfebf0740>
   1b844:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   1b848:	svclt	0x00004770
   1b84c:	andeq	r6, r4, lr, lsr #16
   1b850:	vst3.8	{d27,d29,d31}, [pc :256], r0
   1b854:	addlt	r7, r3, r0, asr #5
   1b858:	cmpmi	r1, r0, asr #4	; <UNPREDICTABLE>
   1b85c:			; <UNDEFINED> instruction: 0xf7e94604
   1b860:	blmi	3d59e8 <mkdtemp@@Base+0x3aa8d8>
   1b864:	cfstrdne	mvd4, [r2], {123}	; 0x7b
   1b868:	blmi	38f880 <mkdtemp@@Base+0x364770>
   1b86c:	sbcsvs	r4, r8, fp, ror r4
   1b870:	ldclt	0, cr11, [r0, #-12]!
   1b874:	ldmpl	fp, {r0, r1, r3, r9, fp, lr}
   1b878:			; <UNDEFINED> instruction: 0xf7e9681d
   1b87c:	stmdavs	r0, {r1, r3, r7, r8, r9, fp, sp, lr, pc}
   1b880:	bl	ff359828 <mkdtemp@@Base+0xff32e718>
   1b884:	tstcs	r1, r3, lsr #12
   1b888:	andls	r4, r0, #2097152	; 0x200000
   1b88c:	strtmi	r4, [r8], -r6, lsl #20
   1b890:			; <UNDEFINED> instruction: 0xf7e9447a
   1b894:	andcs	lr, r1, lr, ror #18
   1b898:	bl	1bd9844 <mkdtemp@@Base+0x1bae734>
   1b89c:	andeq	r6, r4, r0, ror #3
   1b8a0:	strdeq	r6, [r4], -r8
   1b8a4:	andeq	r0, r0, r4, lsr #11
   1b8a8:			; <UNDEFINED> instruction: 0x00016ab0
   1b8ac:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   1b8b0:	smlabteq	r1, r3, r9, lr
   1b8b4:	svclt	0x00004770
   1b8b8:	andeq	r8, r4, r6, ror r0
   1b8bc:	push	{r4, r5, r6, r8, r9, fp, lr}
   1b8c0:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   1b8c4:	stmdbmi	pc!, {r1, r3, r7, r9, sl, lr}^	; <UNPREDICTABLE>
   1b8c8:	bmi	1bed128 <mkdtemp@@Base+0x1bc2018>
   1b8cc:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   1b8d0:			; <UNDEFINED> instruction: 0x91b8f8df
   1b8d4:	stceq	6, cr15, [r4, #-692]!	; 0xfffffd4c
   1b8d8:	addmi	r5, r3, #9043968	; 0x8a0000
   1b8dc:	ldmdavs	r2, {r0, r3, r4, r5, r6, r7, sl, lr}
   1b8e0:	ldmdacs	ip, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
   1b8e4:	andeq	pc, r0, #79	; 0x4f
   1b8e8:			; <UNDEFINED> instruction: 0x4604db3d
   1b8ec:	bl	1459898 <mkdtemp@@Base+0x142e788>
   1b8f0:			; <UNDEFINED> instruction: 0xf8d01e63
   1b8f4:	strmi	fp, [r5], -r0
   1b8f8:	vqdmulh.s<illegal width 8>	d2, d0, d6
   1b8fc:	ldm	pc, {r0, r1, r3, r4, r5, r7, pc}^	; <UNPREDICTABLE>
   1b900:	strbvc	pc, [fp, #-3]!	; <UNPREDICTABLE>
   1b904:	eorsvs	r0, pc, #4, 8	; 0x4000000
   1b908:	movwcs	r0, #24679	; 0x6067
   1b90c:	svcge	0x00079305
   1b910:	orrvs	pc, r0, #1325400064	; 0x4f000000
   1b914:	andcs	r4, r1, #26214400	; 0x1900000
   1b918:			; <UNDEFINED> instruction: 0x96014638
   1b91c:	andge	pc, r0, sp, asr #17
   1b920:	ldmdami	ip, {r0, r2, r3, r9, ip, sp, lr, pc}
   1b924:	svc	0x00e4f7e8
   1b928:	ldrdge	pc, [r4, #-143]!	; 0xffffff71
   1b92c:	addvs	pc, r0, #1325400064	; 0x4f000000
   1b930:			; <UNDEFINED> instruction: 0x46394e58
   1b934:			; <UNDEFINED> instruction: 0x464044fa
   1b938:			; <UNDEFINED> instruction: 0xf8da447e
   1b93c:	blcs	27954 <error@@Base+0xbe80>
   1b940:			; <UNDEFINED> instruction: 0x2321bf14
   1b944:			; <UNDEFINED> instruction: 0xf010231b
   1b948:	ldmdavs	r3!, {r0, r2, r3, r6, r8, fp, ip, sp, lr, pc}^
   1b94c:	subsle	r2, r6, r0, lsl #22
   1b950:	ldmvs	r2!, {r5, r9, sl, lr}
   1b954:	movwls	r4, #22081	; 0x5641
   1b958:	rsbsvs	r2, r4, r0, lsl #8
   1b95c:	blls	16d7c4 <mkdtemp@@Base+0x1426b4>
   1b960:			; <UNDEFINED> instruction: 0xf8c56073
   1b964:	bmi	134796c <mkdtemp@@Base+0x131c85c>
   1b968:	ldrbtmi	r4, [sl], #-2887	; 0xfffff4b9
   1b96c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b970:	ldmdacc	ip, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1b974:	cmnle	fp, sl, asr r0
   1b978:	stceq	6, cr15, [r4, #-52]!	; 0xffffffcc
   1b97c:	svchi	0x00f0e8bd
   1b980:	movwcs	r4, #31302	; 0x7a46
   1b984:	ldrbtmi	r9, [sl], #-773	; 0xfffffcfb
   1b988:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
   1b98c:	blcs	35b00 <mkdtemp@@Base+0xa9f0>
   1b990:	vand	d13, d29, d29
   1b994:	stmdbmi	r3, {r2, r3, r4, fp, lr}^
   1b998:	orrvs	pc, r0, #1325400064	; 0x4f000000
   1b99c:	bcs	960d8 <mkdtemp@@Base+0x6afc8>
   1b9a0:	svcge	0x00074479
   1b9a4:	strbmi	r9, [r0], -r0, lsl #2
   1b9a8:	andcs	r4, r1, #26214400	; 0x1900000
   1b9ac:	svc	0x00eaf7e8
   1b9b0:	orrvs	pc, r0, #1325400064	; 0x4f000000
   1b9b4:			; <UNDEFINED> instruction: 0x46194638
   1b9b8:			; <UNDEFINED> instruction: 0xf8cd2201
   1b9bc:	strls	r8, [r1], -r0
   1b9c0:	svc	0x0096f7e8
   1b9c4:	bmi	e5588c <mkdtemp@@Base+0xe2a77c>
   1b9c8:	movwls	r2, #21255	; 0x5307
   1b9cc:			; <UNDEFINED> instruction: 0xe7db447a
   1b9d0:	strls	r4, [r5], #-2614	; 0xfffff5ca
   1b9d4:			; <UNDEFINED> instruction: 0xe7d7447a
   1b9d8:	ldrbtmi	r4, [fp], #-2869	; 0xfffff4cb
   1b9dc:	blcs	35b50 <mkdtemp@@Base+0xaa40>
   1b9e0:	bmi	d4fee0 <mkdtemp@@Base+0xd24dd0>
   1b9e4:	movwls	r2, #21250	; 0x5302
   1b9e8:			; <UNDEFINED> instruction: 0xe7cd447a
   1b9ec:	ldrbtmi	r4, [fp], #-2866	; 0xfffff4ce
   1b9f0:	bllt	fe4f5b64 <mkdtemp@@Base+0xfe4caa54>
   1b9f4:	movwcs	r4, #14897	; 0x3a31
   1b9f8:	ldrbtmi	r9, [sl], #-773	; 0xfffffcfb
   1b9fc:			; <UNDEFINED> instruction: 0xf8dae7c4
   1ba00:	stmiblt	fp, {r2, ip, sp}
   1ba04:	cmnlt	r0, #48, 16	; 0x300000
   1ba08:	tstcs	r1, sp, lsr #22
   1ba0c:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   1ba10:	stcl	7, cr15, [sl, #928]	; 0x3a0
   1ba14:	stmdals	r5, {r0, r1, r3, r5, r9, fp, lr}
   1ba18:	ldrbtmi	r4, [sl], #-1603	; 0xfffff9bd
   1ba1c:			; <UNDEFINED> instruction: 0xf7e82101
   1ba20:			; <UNDEFINED> instruction: 0xf7e9efdc
   1ba24:			; <UNDEFINED> instruction: 0xe79ce976
   1ba28:	vst1.8	{d20-d21}, [pc :128], r7
   1ba2c:	ldrmi	r6, [r9], -r0, lsl #7
   1ba30:	rscscc	pc, sp, r0, asr #4
   1ba34:			; <UNDEFINED> instruction: 0xf8cd447a
   1ba38:	stmib	sp, {r3, pc}^
   1ba3c:	andcs	r2, r1, #0
   1ba40:			; <UNDEFINED> instruction: 0xf7e84638
   1ba44:	ldrtmi	lr, [r8], -r0, lsr #31
   1ba48:	cdp	7, 8, cr15, cr14, cr8, {7}
   1ba4c:			; <UNDEFINED> instruction: 0x46024639
   1ba50:	ldrdeq	pc, [ip], -sl
   1ba54:	stc	7, cr15, [r4, #928]	; 0x3a0
   1ba58:	movwcs	lr, #14211	; 0x3783
   1ba5c:	ldrb	r9, [r6, -r5, lsl #6]
   1ba60:	movwls	r2, #21250	; 0x5302
   1ba64:	blmi	6957b8 <mkdtemp@@Base+0x66a6a8>
   1ba68:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1ba6c:	bfi	r6, r8, (invalid: 16:11)
   1ba70:	stmda	r6!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ba74:	movwcs	r4, #14870	; 0x3a16
   1ba78:	ldrbtmi	r9, [sl], #-773	; 0xfffffcfb
   1ba7c:	svclt	0x0000e784
   1ba80:	andeq	r6, r4, r2, lsr #15
   1ba84:	andeq	r6, r4, r8, ror r1
   1ba88:	muleq	r0, r4, r5
   1ba8c:	andeq	r6, r4, r8, ror #2
   1ba90:	andeq	r6, r4, r0, lsr r7
   1ba94:	andeq	r7, r4, ip, ror #31
   1ba98:	ldrdeq	r6, [r4], -sl
   1ba9c:	ldrdeq	r6, [r1], -sl
   1baa0:	muleq	r4, sl, pc	; <UNPREDICTABLE>
   1baa4:	andeq	r2, r1, r4, asr ip
   1baa8:	muleq	r1, ip, r9
   1baac:	muleq	r1, ip, r9
   1bab0:	andeq	r6, r4, sl, lsl #13
   1bab4:	andeq	r6, r1, r0, lsr #19
   1bab8:	andeq	r6, r4, r6, ror r6
   1babc:	andeq	r5, r1, lr, ror #17
   1bac0:	andeq	r6, r4, r8, asr r6
   1bac4:	andeq	r6, r1, lr, ror r9
   1bac8:	andeq	r6, r1, ip, asr r9
   1bacc:	andeq	r0, r0, r0, ror #10
   1bad0:	strdeq	r6, [r1], -lr

0001bad4 <error@@Base>:
   1bad4:	push	{r0, r1, r2, r3}
   1bad6:	movs	r0, #2
   1bad8:	push	{lr}
   1bada:	sub	sp, #12
   1badc:	ldr.w	ip, [pc, #60]	; 1bb1c <error@@Base+0x48>
   1bae0:	add	r2, sp, #16
   1bae2:	ldr	r3, [pc, #60]	; (1bb20 <error@@Base+0x4c>)
   1bae4:	add	ip, pc
   1bae6:	ldr.w	r1, [r2], #4
   1baea:	ldr.w	r3, [ip, r3]
   1baee:	ldr	r3, [r3, #0]
   1baf0:	str	r3, [sp, #4]
   1baf2:	mov.w	r3, #0
   1baf6:	str	r2, [sp, #0]
   1baf8:	bl	1b8bc <PEM_write_bio_PrivateKey@plt+0x168c0>
   1bafc:	ldr	r2, [pc, #36]	; (1bb24 <error@@Base+0x50>)
   1bafe:	ldr	r3, [pc, #32]	; (1bb20 <error@@Base+0x4c>)
   1bb00:	add	r2, pc
   1bb02:	ldr	r3, [r2, r3]
   1bb04:	ldr	r2, [r3, #0]
   1bb06:	ldr	r3, [sp, #4]
   1bb08:	eors	r2, r3
   1bb0a:	bne.n	1bb16 <error@@Base+0x42>
   1bb0c:	add	sp, #12
   1bb0e:	ldr.w	lr, [sp], #4
   1bb12:	add	sp, #16
   1bb14:	bx	lr
   1bb16:	blx	4b40 <__stack_chk_fail@plt>
   1bb1a:	nop
   1bb1c:	ldrsh	r0, [r4, r5]
   1bb1e:	movs	r4, r0
   1bb20:	lsls	r4, r2, #22
   1bb22:	movs	r0, r0
   1bb24:	ldrsh	r4, [r0, r5]
   1bb26:	movs	r4, r0
   1bb28:	push	{r0, r1, r2, r3}
   1bb2a:	movs	r0, #3
   1bb2c:	push	{lr}
   1bb2e:	sub	sp, #12
   1bb30:	ldr.w	ip, [pc, #36]	; 1bb58 <error@@Base+0x84>
   1bb34:	add	r2, sp, #16
   1bb36:	ldr	r3, [pc, #36]	; (1bb5c <error@@Base+0x88>)
   1bb38:	add	ip, pc
   1bb3a:	ldr.w	r1, [r2], #4
   1bb3e:	ldr.w	r3, [ip, r3]
   1bb42:	ldr	r3, [r3, #0]
   1bb44:	str	r3, [sp, #4]
   1bb46:	mov.w	r3, #0
   1bb4a:	str	r2, [sp, #0]
   1bb4c:	bl	1b8bc <PEM_write_bio_PrivateKey@plt+0x168c0>
   1bb50:	movs	r0, #255	; 0xff
   1bb52:	bl	25eec <error@@Base+0xa418>
   1bb56:	nop
   1bb58:	ldrsh	r4, [r1, r4]
   1bb5a:	movs	r4, r0
   1bb5c:	lsls	r4, r2, #22
   1bb5e:	movs	r0, r0
   1bb60:	push	{r0, r1, r2, r3}
   1bb62:	movs	r0, #3
   1bb64:	push	{lr}
   1bb66:	sub	sp, #12
   1bb68:	ldr.w	ip, [pc, #60]	; 1bba8 <error@@Base+0xd4>
   1bb6c:	add	r2, sp, #16
   1bb6e:	ldr	r3, [pc, #60]	; (1bbac <error@@Base+0xd8>)
   1bb70:	add	ip, pc
   1bb72:	ldr.w	r1, [r2], #4
   1bb76:	ldr.w	r3, [ip, r3]
   1bb7a:	ldr	r3, [r3, #0]
   1bb7c:	str	r3, [sp, #4]
   1bb7e:	mov.w	r3, #0
   1bb82:	str	r2, [sp, #0]
   1bb84:	bl	1b8bc <PEM_write_bio_PrivateKey@plt+0x168c0>
   1bb88:	ldr	r2, [pc, #36]	; (1bbb0 <error@@Base+0xdc>)
   1bb8a:	ldr	r3, [pc, #32]	; (1bbac <error@@Base+0xd8>)
   1bb8c:	add	r2, pc
   1bb8e:	ldr	r3, [r2, r3]
   1bb90:	ldr	r2, [r3, #0]
   1bb92:	ldr	r3, [sp, #4]
   1bb94:	eors	r2, r3
   1bb96:	bne.n	1bba2 <error@@Base+0xce>
   1bb98:	add	sp, #12
   1bb9a:	ldr.w	lr, [sp], #4
   1bb9e:	add	sp, #16
   1bba0:	bx	lr
   1bba2:	blx	4b40 <__stack_chk_fail@plt>
   1bba6:	nop
   1bba8:	ldrsh	r4, [r2, r3]
   1bbaa:	movs	r4, r0
   1bbac:	lsls	r4, r2, #22
   1bbae:	movs	r0, r0
   1bbb0:	ldrsh	r0, [r7, r2]
   1bbb2:	movs	r4, r0
   1bbb4:	push	{r0, r1, r2, r3}
   1bbb6:	movs	r0, #4
   1bbb8:	push	{lr}
   1bbba:	sub	sp, #12
   1bbbc:	ldr.w	ip, [pc, #60]	; 1bbfc <error@@Base+0x128>
   1bbc0:	add	r2, sp, #16
   1bbc2:	ldr	r3, [pc, #60]	; (1bc00 <error@@Base+0x12c>)
   1bbc4:	add	ip, pc
   1bbc6:	ldr.w	r1, [r2], #4
   1bbca:	ldr.w	r3, [ip, r3]
   1bbce:	ldr	r3, [r3, #0]
   1bbd0:	str	r3, [sp, #4]
   1bbd2:	mov.w	r3, #0
   1bbd6:	str	r2, [sp, #0]
   1bbd8:	bl	1b8bc <PEM_write_bio_PrivateKey@plt+0x168c0>
   1bbdc:	ldr	r2, [pc, #36]	; (1bc04 <error@@Base+0x130>)
   1bbde:	ldr	r3, [pc, #32]	; (1bc00 <error@@Base+0x12c>)
   1bbe0:	add	r2, pc
   1bbe2:	ldr	r3, [r2, r3]
   1bbe4:	ldr	r2, [r3, #0]
   1bbe6:	ldr	r3, [sp, #4]
   1bbe8:	eors	r2, r3
   1bbea:	bne.n	1bbf6 <error@@Base+0x122>
   1bbec:	add	sp, #12
   1bbee:	ldr.w	lr, [sp], #4
   1bbf2:	add	sp, #16
   1bbf4:	bx	lr
   1bbf6:	blx	4b40 <__stack_chk_fail@plt>
   1bbfa:	nop
   1bbfc:	ldrsh	r0, [r0, r2]
   1bbfe:	movs	r4, r0
   1bc00:	lsls	r4, r2, #22
   1bc02:	movs	r0, r0
   1bc04:	ldrsh	r4, [r4, r1]
   1bc06:	movs	r4, r0
   1bc08:	push	{r0, r1, r2, r3}
   1bc0a:	movs	r0, #5
   1bc0c:	push	{lr}
   1bc0e:	sub	sp, #12
   1bc10:	ldr.w	ip, [pc, #60]	; 1bc50 <error@@Base+0x17c>
   1bc14:	add	r2, sp, #16
   1bc16:	ldr	r3, [pc, #60]	; (1bc54 <error@@Base+0x180>)
   1bc18:	add	ip, pc
   1bc1a:	ldr.w	r1, [r2], #4
   1bc1e:	ldr.w	r3, [ip, r3]
   1bc22:	ldr	r3, [r3, #0]
   1bc24:	str	r3, [sp, #4]
   1bc26:	mov.w	r3, #0
   1bc2a:	str	r2, [sp, #0]
   1bc2c:	bl	1b8bc <PEM_write_bio_PrivateKey@plt+0x168c0>
   1bc30:	ldr	r2, [pc, #36]	; (1bc58 <error@@Base+0x184>)
   1bc32:	ldr	r3, [pc, #32]	; (1bc54 <error@@Base+0x180>)
   1bc34:	add	r2, pc
   1bc36:	ldr	r3, [r2, r3]
   1bc38:	ldr	r2, [r3, #0]
   1bc3a:	ldr	r3, [sp, #4]
   1bc3c:	eors	r2, r3
   1bc3e:	bne.n	1bc4a <error@@Base+0x176>
   1bc40:	add	sp, #12
   1bc42:	ldr.w	lr, [sp], #4
   1bc46:	add	sp, #16
   1bc48:	bx	lr
   1bc4a:	blx	4b40 <__stack_chk_fail@plt>
   1bc4e:	nop
   1bc50:	ldrsh	r4, [r5, r0]
   1bc52:	movs	r4, r0
   1bc54:	lsls	r4, r2, #22
   1bc56:	movs	r0, r0
   1bc58:	ldrsh	r0, [r2, r0]
   1bc5a:	movs	r4, r0
   1bc5c:	push	{r0, r1, r2, r3}
   1bc5e:	movs	r0, #6
   1bc60:	push	{lr}
   1bc62:	sub	sp, #12
   1bc64:	ldr.w	ip, [pc, #60]	; 1bca4 <error@@Base+0x1d0>
   1bc68:	add	r2, sp, #16
   1bc6a:	ldr	r3, [pc, #60]	; (1bca8 <error@@Base+0x1d4>)
   1bc6c:	add	ip, pc
   1bc6e:	ldr.w	r1, [r2], #4
   1bc72:	ldr.w	r3, [ip, r3]
   1bc76:	ldr	r3, [r3, #0]
   1bc78:	str	r3, [sp, #4]
   1bc7a:	mov.w	r3, #0
   1bc7e:	str	r2, [sp, #0]
   1bc80:	bl	1b8bc <PEM_write_bio_PrivateKey@plt+0x168c0>
   1bc84:	ldr	r2, [pc, #36]	; (1bcac <error@@Base+0x1d8>)
   1bc86:	ldr	r3, [pc, #32]	; (1bca8 <error@@Base+0x1d4>)
   1bc88:	add	r2, pc
   1bc8a:	ldr	r3, [r2, r3]
   1bc8c:	ldr	r2, [r3, #0]
   1bc8e:	ldr	r3, [sp, #4]
   1bc90:	eors	r2, r3
   1bc92:	bne.n	1bc9e <error@@Base+0x1ca>
   1bc94:	add	sp, #12
   1bc96:	ldr.w	lr, [sp], #4
   1bc9a:	add	sp, #16
   1bc9c:	bx	lr
   1bc9e:	blx	4b40 <__stack_chk_fail@plt>
   1bca2:	nop
   1bca4:	ldrb	r0, [r3, r7]
   1bca6:	movs	r4, r0
   1bca8:	lsls	r4, r2, #22
   1bcaa:	movs	r0, r0
   1bcac:	ldrb	r4, [r7, r6]
   1bcae:	movs	r4, r0
   1bcb0:	push	{r0, r1, r2, r3}
   1bcb2:	movs	r0, #7
   1bcb4:	push	{lr}
   1bcb6:	sub	sp, #12
   1bcb8:	ldr.w	ip, [pc, #60]	; 1bcf8 <error@@Base+0x224>
   1bcbc:	add	r2, sp, #16
   1bcbe:	ldr	r3, [pc, #60]	; (1bcfc <error@@Base+0x228>)
   1bcc0:	add	ip, pc
   1bcc2:	ldr.w	r1, [r2], #4
   1bcc6:	ldr.w	r3, [ip, r3]
   1bcca:	ldr	r3, [r3, #0]
   1bccc:	str	r3, [sp, #4]
   1bcce:	mov.w	r3, #0
   1bcd2:	str	r2, [sp, #0]
   1bcd4:	bl	1b8bc <PEM_write_bio_PrivateKey@plt+0x168c0>
   1bcd8:	ldr	r2, [pc, #36]	; (1bd00 <error@@Base+0x22c>)
   1bcda:	ldr	r3, [pc, #32]	; (1bcfc <error@@Base+0x228>)
   1bcdc:	add	r2, pc
   1bcde:	ldr	r3, [r2, r3]
   1bce0:	ldr	r2, [r3, #0]
   1bce2:	ldr	r3, [sp, #4]
   1bce4:	eors	r2, r3
   1bce6:	bne.n	1bcf2 <error@@Base+0x21e>
   1bce8:	add	sp, #12
   1bcea:	ldr.w	lr, [sp], #4
   1bcee:	add	sp, #16
   1bcf0:	bx	lr
   1bcf2:	blx	4b40 <__stack_chk_fail@plt>
   1bcf6:	nop
   1bcf8:	ldrb	r4, [r0, r6]
   1bcfa:	movs	r4, r0
   1bcfc:	lsls	r4, r2, #22
   1bcfe:	movs	r0, r0
   1bd00:	ldrb	r0, [r5, r5]
   1bd02:	movs	r4, r0
   1bd04:	push	{r1, r2, r3}
   1bd06:	ldr	r1, [pc, #60]	; (1bd44 <error@@Base+0x270>)
   1bd08:	push	{lr}
   1bd0a:	sub	sp, #8
   1bd0c:	ldr	r3, [pc, #56]	; (1bd48 <error@@Base+0x274>)
   1bd0e:	add	r2, sp, #12
   1bd10:	add	r1, pc
   1bd12:	ldr	r3, [r1, r3]
   1bd14:	ldr.w	r1, [r2], #4
   1bd18:	ldr	r3, [r3, #0]
   1bd1a:	str	r3, [sp, #4]
   1bd1c:	mov.w	r3, #0
   1bd20:	str	r2, [sp, #0]
   1bd22:	bl	1b8bc <PEM_write_bio_PrivateKey@plt+0x168c0>
   1bd26:	ldr	r2, [pc, #36]	; (1bd4c <error@@Base+0x278>)
   1bd28:	ldr	r3, [pc, #28]	; (1bd48 <error@@Base+0x274>)
   1bd2a:	add	r2, pc
   1bd2c:	ldr	r3, [r2, r3]
   1bd2e:	ldr	r2, [r3, #0]
   1bd30:	ldr	r3, [sp, #4]
   1bd32:	eors	r2, r3
   1bd34:	bne.n	1bd40 <error@@Base+0x26c>
   1bd36:	add	sp, #8
   1bd38:	ldr.w	lr, [sp], #4
   1bd3c:	add	sp, #12
   1bd3e:	bx	lr
   1bd40:	blx	4b40 <__stack_chk_fail@plt>
   1bd44:	ldrb	r4, [r6, r4]
   1bd46:	movs	r4, r0
   1bd48:	lsls	r4, r2, #22
   1bd4a:	movs	r0, r0
   1bd4c:	ldrb	r2, [r3, r4]
   1bd4e:	movs	r4, r0
   1bd50:	ldrb	r3, [r1, #0]
   1bd52:	cmp	r3, #0
   1bd54:	beq.n	1bdd2 <error@@Base+0x2fe>
   1bd56:	mov	r2, r0
   1bd58:	push	{r4, r5, r6, lr}
   1bd5a:	b.n	1bd72 <error@@Base+0x29e>
   1bd5c:	ldrb.w	r0, [r2], #1
   1bd60:	cbz	r0, 1bd9c <error@@Base+0x2c8>
   1bd62:	cmp	r3, #63	; 0x3f
   1bd64:	it	ne
   1bd66:	cmpne	r0, r3
   1bd68:	mov	r0, r2
   1bd6a:	bne.n	1bdce <error@@Base+0x2fa>
   1bd6c:	ldrb.w	r3, [r1, #1]!
   1bd70:	cbz	r3, 1bd9e <error@@Base+0x2ca>
   1bd72:	cmp	r3, #42	; 0x2a
   1bd74:	mov	r5, r2
   1bd76:	bne.n	1bd5c <error@@Base+0x288>
   1bd78:	ldrb	r6, [r1, #1]
   1bd7a:	cbz	r6, 1bdca <error@@Base+0x2f6>
   1bd7c:	cmp	r6, #63	; 0x3f
   1bd7e:	it	ne
   1bd80:	cmpne	r6, #42	; 0x2a
   1bd82:	ldrb	r0, [r2, #0]
   1bd84:	bne.n	1bda8 <error@@Base+0x2d4>
   1bd86:	adds	r4, r1, #1
   1bd88:	cbz	r0, 1bd9c <error@@Base+0x2c8>
   1bd8a:	mov	r1, r4
   1bd8c:	mov	r0, r5
   1bd8e:	bl	1bd50 <error@@Base+0x27c>
   1bd92:	cbnz	r0, 1bdca <error@@Base+0x2f6>
   1bd94:	ldrb.w	r3, [r5, #1]!
   1bd98:	cmp	r3, #0
   1bd9a:	bne.n	1bd8a <error@@Base+0x2b6>
   1bd9c:	pop	{r4, r5, r6, pc}
   1bd9e:	ldrb	r0, [r0, #0]
   1bda0:	clz	r0, r0
   1bda4:	lsrs	r0, r0, #5
   1bda6:	pop	{r4, r5, r6, pc}
   1bda8:	cmp	r0, #0
   1bdaa:	beq.n	1bd9c <error@@Base+0x2c8>
   1bdac:	adds	r4, r2, #1
   1bdae:	adds	r5, r1, #2
   1bdb0:	b.n	1bdba <error@@Base+0x2e6>
   1bdb2:	ldrb.w	r0, [r4], #1
   1bdb6:	cmp	r0, #0
   1bdb8:	beq.n	1bd9c <error@@Base+0x2c8>
   1bdba:	cmp	r6, r0
   1bdbc:	bne.n	1bdb2 <error@@Base+0x2de>
   1bdbe:	mov	r1, r5
   1bdc0:	mov	r0, r4
   1bdc2:	bl	1bd50 <error@@Base+0x27c>
   1bdc6:	cmp	r0, #0
   1bdc8:	beq.n	1bdb2 <error@@Base+0x2de>
   1bdca:	movs	r0, #1
   1bdcc:	pop	{r4, r5, r6, pc}
   1bdce:	movs	r0, #0
   1bdd0:	pop	{r4, r5, r6, pc}
   1bdd2:	ldrb	r0, [r0, #0]
   1bdd4:	clz	r0, r0
   1bdd8:	lsrs	r0, r0, #5
   1bdda:	bx	lr
   1bddc:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bde0:	subw	sp, sp, #1060	; 0x424
   1bde4:	mov	r8, r2
   1bde6:	ldr	r2, [pc, #304]	; (1bf18 <error@@Base+0x444>)
   1bde8:	mov	r3, r0
   1bdea:	str	r3, [sp, #16]
   1bdec:	ldr	r3, [pc, #300]	; (1bf1c <error@@Base+0x448>)
   1bdee:	add	r2, pc
   1bdf0:	str	r1, [sp, #12]
   1bdf2:	mov	r0, r1
   1bdf4:	ldr	r3, [r2, r3]
   1bdf6:	ldr	r3, [r3, #0]
   1bdf8:	str.w	r3, [sp, #1052]	; 0x41c
   1bdfc:	mov.w	r3, #0
   1be00:	blx	4768 <strlen@plt>
   1be04:	cbnz	r0, 1be26 <error@@Base+0x352>
   1be06:	movs	r3, #0
   1be08:	str	r3, [sp, #8]
   1be0a:	ldr	r2, [pc, #276]	; (1bf20 <error@@Base+0x44c>)
   1be0c:	ldr	r3, [pc, #268]	; (1bf1c <error@@Base+0x448>)
   1be0e:	add	r2, pc
   1be10:	ldr	r3, [r2, r3]
   1be12:	ldr	r2, [r3, #0]
   1be14:	ldr.w	r3, [sp, #1052]	; 0x41c
   1be18:	eors	r2, r3
   1be1a:	bne.n	1bf12 <error@@Base+0x43e>
   1be1c:	ldr	r0, [sp, #8]
   1be1e:	addw	sp, sp, #1060	; 0x424
   1be22:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1be26:	ldr	r3, [sp, #12]
   1be28:	mov	r7, r0
   1be2a:	movw	sl, #1022	; 0x3fe
   1be2e:	ldrb	r4, [r3, #0]
   1be30:	movs	r3, #0
   1be32:	mov	r5, r3
   1be34:	str	r3, [sp, #8]
   1be36:	cmp	r4, #33	; 0x21
   1be38:	itte	eq
   1be3a:	addeq	r5, #1
   1be3c:	moveq	r3, #1
   1be3e:	movne	r3, #0
   1be40:	cmp	r7, r5
   1be42:	str	r3, [sp, #20]
   1be44:	bls.n	1bf06 <error@@Base+0x432>
   1be46:	ldr	r2, [sp, #12]
   1be48:	subs	r3, r5, #1
   1be4a:	add.w	r9, sp, #27
   1be4e:	movs	r6, #0
   1be50:	add.w	fp, r2, r3
   1be54:	b.n	1be92 <error@@Base+0x3be>
   1be56:	cmp.w	r8, #0
   1be5a:	beq.n	1be7a <error@@Base+0x3a6>
   1be5c:	blx	4ab8 <__ctype_b_loc@plt>
   1be60:	sxth	r3, r4
   1be62:	str	r3, [sp, #4]
   1be64:	ldr	r2, [r0, #0]
   1be66:	ldrh.w	r2, [r2, r3, lsl #1]
   1be6a:	lsls	r3, r2, #23
   1be6c:	bpl.n	1be7a <error@@Base+0x3a6>
   1be6e:	blx	482c <__ctype_tolower_loc@plt>
   1be72:	ldr	r3, [sp, #4]
   1be74:	ldr	r2, [r0, #0]
   1be76:	ldrb.w	r4, [r2, r3, lsl #2]
   1be7a:	adds	r5, #1
   1be7c:	adds	r6, #1
   1be7e:	cmp	r7, r5
   1be80:	strb.w	r4, [r9, #1]!
   1be84:	ite	hi
   1be86:	movhi	r1, #1
   1be88:	movls	r1, #0
   1be8a:	cmp	r6, sl
   1be8c:	it	hi
   1be8e:	movhi	r1, #0
   1be90:	cbz	r1, 1bebe <error@@Base+0x3ea>
   1be92:	ldrb.w	r4, [fp, #1]!
   1be96:	cmp	r4, #44	; 0x2c
   1be98:	bne.n	1be56 <error@@Base+0x382>
   1be9a:	cmp	r7, r5
   1be9c:	bhi.n	1bef0 <error@@Base+0x41c>
   1be9e:	add	r1, sp, #28
   1bea0:	ldr	r0, [sp, #16]
   1bea2:	mov.w	r3, #0
   1bea6:	strb	r3, [r1, r6]
   1bea8:	bl	1bd50 <error@@Base+0x27c>
   1beac:	cmp	r0, #0
   1beae:	beq.n	1be0a <error@@Base+0x336>
   1beb0:	ldr	r3, [sp, #20]
   1beb2:	cbnz	r3, 1bf0a <error@@Base+0x436>
   1beb4:	movs	r3, #1
   1beb6:	str	r3, [sp, #8]
   1beb8:	cmp	r7, r5
   1beba:	bls.n	1be0a <error@@Base+0x336>
   1bebc:	b.n	1beea <error@@Base+0x416>
   1bebe:	movw	r3, #1023	; 0x3ff
   1bec2:	cmp	r6, r3
   1bec4:	beq.n	1be06 <error@@Base+0x332>
   1bec6:	cmp	r7, r5
   1bec8:	bls.n	1be9e <error@@Base+0x3ca>
   1beca:	ldr	r3, [sp, #12]
   1becc:	ldrb	r4, [r3, r5]
   1bece:	cmp	r4, #44	; 0x2c
   1bed0:	beq.n	1bef0 <error@@Base+0x41c>
   1bed2:	add	r3, sp, #28
   1bed4:	ldr	r0, [sp, #16]
   1bed6:	strb	r1, [r3, r6]
   1bed8:	mov	r1, r3
   1beda:	bl	1bd50 <error@@Base+0x27c>
   1bede:	cmp	r0, #0
   1bee0:	beq.n	1be36 <error@@Base+0x362>
   1bee2:	ldr	r3, [sp, #20]
   1bee4:	cbnz	r3, 1bf0a <error@@Base+0x436>
   1bee6:	movs	r3, #1
   1bee8:	str	r3, [sp, #8]
   1beea:	ldr	r3, [sp, #12]
   1beec:	ldrb	r4, [r3, r5]
   1beee:	b.n	1be36 <error@@Base+0x362>
   1bef0:	add	r1, sp, #28
   1bef2:	ldr	r0, [sp, #16]
   1bef4:	mov.w	r3, #0
   1bef8:	adds	r5, #1
   1befa:	strb	r3, [r1, r6]
   1befc:	bl	1bd50 <error@@Base+0x27c>
   1bf00:	cmp	r0, #0
   1bf02:	beq.n	1beb8 <error@@Base+0x3e4>
   1bf04:	b.n	1beb0 <error@@Base+0x3dc>
   1bf06:	movs	r6, #0
   1bf08:	b.n	1be9e <error@@Base+0x3ca>
   1bf0a:	mov.w	r3, #4294967295	; 0xffffffff
   1bf0e:	str	r3, [sp, #8]
   1bf10:	b.n	1be0a <error@@Base+0x336>
   1bf12:	blx	4b40 <__stack_chk_fail@plt>
   1bf16:	nop
   1bf18:	ldrb	r6, [r2, r1]
   1bf1a:	movs	r4, r0
   1bf1c:	lsls	r4, r2, #22
   1bf1e:	movs	r0, r0
   1bf20:	ldrb	r6, [r6, r0]
   1bf22:	movs	r4, r0
   1bf24:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bf28:	mov	r5, r2
   1bf2a:	ldr	r2, [pc, #196]	; (1bff0 <error@@Base+0x51c>)
   1bf2c:	sub	sp, #12
   1bf2e:	ldr	r3, [pc, #196]	; (1bff4 <error@@Base+0x520>)
   1bf30:	mov	r7, r1
   1bf32:	add	r2, pc
   1bf34:	mov	r4, r0
   1bf36:	ldr	r3, [r2, r3]
   1bf38:	ldr	r3, [r3, #0]
   1bf3a:	str	r3, [sp, #4]
   1bf3c:	mov.w	r3, #0
   1bf40:	blx	4768 <strlen@plt>
   1bf44:	add.w	fp, r0, #1
   1bf48:	mov	r0, fp
   1bf4a:	blx	4b10 <malloc@plt>
   1bf4e:	mov	r9, r0
   1bf50:	mov	r0, r4
   1bf52:	blx	4b04 <strdup@plt+0x4>
   1bf56:	clz	r3, r0
   1bf5a:	lsrs	r3, r3, #5
   1bf5c:	cmp.w	r9, #0
   1bf60:	it	eq
   1bf62:	moveq	r3, #1
   1bf64:	cmp	r3, #0
   1bf66:	bne.n	1bfe0 <error@@Base+0x50c>
   1bf68:	and.w	r5, r5, #1
   1bf6c:	mov	sl, r0
   1bf6e:	mov	r8, sp
   1bf70:	str	r0, [sp, #0]
   1bf72:	strb.w	r3, [r9]
   1bf76:	ldr	r6, [pc, #128]	; (1bff8 <error@@Base+0x524>)
   1bf78:	add	r6, pc
   1bf7a:	b.n	1bf92 <error@@Base+0x4be>
   1bf7c:	movs	r2, #0
   1bf7e:	mov	r1, r7
   1bf80:	bl	1bddc <error@@Base+0x308>
   1bf84:	sub.w	r0, r0, #1
   1bf88:	clz	r0, r0
   1bf8c:	lsrs	r0, r0, #5
   1bf8e:	cmp	r0, r5
   1bf90:	bne.n	1bfbe <error@@Base+0x4ea>
   1bf92:	mov	r1, r6
   1bf94:	mov	r0, r8
   1bf96:	blx	41f8 <strsep@plt>
   1bf9a:	mov	r4, r0
   1bf9c:	cmp	r0, #0
   1bf9e:	bne.n	1bf7c <error@@Base+0x4a8>
   1bfa0:	mov	r0, sl
   1bfa2:	blx	453c <free@plt+0x4>
   1bfa6:	ldr	r2, [pc, #84]	; (1bffc <error@@Base+0x528>)
   1bfa8:	ldr	r3, [pc, #72]	; (1bff4 <error@@Base+0x520>)
   1bfaa:	add	r2, pc
   1bfac:	ldr	r3, [r2, r3]
   1bfae:	ldr	r2, [r3, #0]
   1bfb0:	ldr	r3, [sp, #4]
   1bfb2:	eors	r2, r3
   1bfb4:	bne.n	1bfdc <error@@Base+0x508>
   1bfb6:	mov	r0, r9
   1bfb8:	add	sp, #12
   1bfba:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bfbe:	ldrb.w	r3, [r9]
   1bfc2:	cbnz	r3, 1bfd0 <error@@Base+0x4fc>
   1bfc4:	mov	r1, r4
   1bfc6:	mov	r2, fp
   1bfc8:	mov	r0, r9
   1bfca:	bl	2b6dc <mkdtemp@@Base+0x5cc>
   1bfce:	b.n	1bf76 <error@@Base+0x4a2>
   1bfd0:	mov	r1, r6
   1bfd2:	mov	r2, fp
   1bfd4:	mov	r0, r9
   1bfd6:	bl	2b6dc <mkdtemp@@Base+0x5cc>
   1bfda:	b.n	1bfc4 <error@@Base+0x4f0>
   1bfdc:	blx	4b40 <__stack_chk_fail@plt>
   1bfe0:	blx	453c <free@plt+0x4>
   1bfe4:	mov	r0, r9
   1bfe6:	blx	453c <free@plt+0x4>
   1bfea:	mov.w	r9, #0
   1bfee:	b.n	1bfa6 <error@@Base+0x4d2>
   1bff0:	ldrh	r2, [r2, r4]
   1bff2:	movs	r4, r0
   1bff4:	lsls	r4, r2, #22
   1bff6:	movs	r0, r0
   1bff8:	adds	r0, r3, r2
   1bffa:	movs	r1, r0
   1bffc:	ldrh	r2, [r3, r2]
   1bffe:	movs	r4, r0
   1c000:	movs	r2, #0
   1c002:	b.w	1bddc <error@@Base+0x308>
   1c006:	nop
   1c008:	push	{r4, r5, lr}
   1c00a:	sub	sp, #12
   1c00c:	str	r1, [sp, #4]
   1c00e:	bl	1d9d0 <error@@Base+0x1efc>
   1c012:	mov	r4, r0
   1c014:	bl	1fe34 <error@@Base+0x4360>
   1c018:	ldr	r1, [sp, #4]
   1c01a:	movs	r2, #1
   1c01c:	mov	r0, r4
   1c01e:	bl	1bddc <error@@Base+0x308>
   1c022:	mov	r5, r0
   1c024:	mov	r0, r4
   1c026:	blx	453c <free@plt+0x4>
   1c02a:	mov	r0, r5
   1c02c:	add	sp, #12
   1c02e:	pop	{r4, r5, pc}
   1c030:	push	{r4, r5, r6, lr}
   1c032:	mov	r4, r1
   1c034:	sub	sp, #8
   1c036:	mov	r1, r2
   1c038:	mov	r6, r0
   1c03a:	mov	r0, r4
   1c03c:	str	r2, [sp, #4]
   1c03e:	bl	1de70 <error@@Base+0x239c>
   1c042:	adds	r2, r0, #2
   1c044:	it	eq
   1c046:	moveq.w	r0, #4294967295	; 0xffffffff
   1c04a:	beq.n	1c06a <error@@Base+0x596>
   1c04c:	clz	r3, r4
   1c050:	ldr	r1, [sp, #4]
   1c052:	mov	r5, r0
   1c054:	lsrs	r3, r3, #5
   1c056:	cmp	r6, #0
   1c058:	it	eq
   1c05a:	moveq	r3, #1
   1c05c:	cmp.w	r0, #4294967295	; 0xffffffff
   1c060:	it	eq
   1c062:	orreq.w	r3, r3, #1
   1c066:	cbz	r3, 1c06e <error@@Base+0x59a>
   1c068:	movs	r0, #0
   1c06a:	add	sp, #8
   1c06c:	pop	{r4, r5, r6, pc}
   1c06e:	mov	r0, r6
   1c070:	bl	1c008 <error@@Base+0x534>
   1c074:	adds	r3, r0, #1
   1c076:	beq.n	1c068 <error@@Base+0x594>
   1c078:	orrs.w	r3, r5, r0
   1c07c:	ite	ne
   1c07e:	movne	r0, #1
   1c080:	moveq	r0, #0
   1c082:	add	sp, #8
   1c084:	pop	{r4, r5, r6, pc}
   1c086:	nop
   1c088:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1c08c:	mov	r4, r0
   1c08e:	mov	r6, r1
   1c090:	mov	r0, r3
   1c092:	movs	r1, #64	; 0x40
   1c094:	mov	r7, r2
   1c096:	mov	r5, r3
   1c098:	blx	4294 <strchr@plt>
   1c09c:	orr.w	r1, r6, r7
   1c0a0:	orrs	r1, r4
   1c0a2:	beq.n	1c0e2 <error@@Base+0x60e>
   1c0a4:	cbz	r0, 1c0d6 <error@@Base+0x602>
   1c0a6:	mov	r0, r5
   1c0a8:	bl	1d9d0 <error@@Base+0x1efc>
   1c0ac:	movs	r1, #64	; 0x40
   1c0ae:	mov	r5, r0
   1c0b0:	blx	4294 <strchr@plt>
   1c0b4:	movs	r3, #0
   1c0b6:	mov	r1, r5
   1c0b8:	mov	r8, r0
   1c0ba:	mov	r0, r4
   1c0bc:	strb.w	r3, [r8]
   1c0c0:	bl	1bd50 <error@@Base+0x27c>
   1c0c4:	cmp	r0, #1
   1c0c6:	mov	r4, r0
   1c0c8:	beq.n	1c0fe <error@@Base+0x62a>
   1c0ca:	mov	r0, r5
   1c0cc:	blx	453c <free@plt+0x4>
   1c0d0:	mov	r0, r4
   1c0d2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1c0d6:	mov	r1, r5
   1c0d8:	mov	r0, r4
   1c0da:	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   1c0de:	b.w	1bd50 <error@@Base+0x27c>
   1c0e2:	mov	r4, r0
   1c0e4:	cmp	r0, #0
   1c0e6:	beq.n	1c0d0 <error@@Base+0x5fc>
   1c0e8:	adds	r2, r0, #1
   1c0ea:	mov	r0, r1
   1c0ec:	bl	1c030 <error@@Base+0x55c>
   1c0f0:	lsrs	r0, r0, #31
   1c0f2:	bl	2cbcc <mkdtemp@@Base+0x1abc>
   1c0f6:	mov	r4, r0
   1c0f8:	mov	r0, r4
   1c0fa:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1c0fe:	add.w	r2, r8, #1
   1c102:	mov	r1, r7
   1c104:	mov	r0, r6
   1c106:	bl	1c030 <error@@Base+0x55c>
   1c10a:	mov	r4, r0
   1c10c:	b.n	1c0ca <error@@Base+0x5f6>
   1c10e:	nop
   1c110:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c114:	sub	sp, #188	; 0xbc
   1c116:	ldr	r3, [pc, #284]	; (1c234 <error@@Base+0x760>)
   1c118:	mov	r4, r1
   1c11a:	str	r2, [sp, #0]
   1c11c:	add	r6, sp, #16
   1c11e:	ldr	r2, [pc, #280]	; (1c238 <error@@Base+0x764>)
   1c120:	add	r2, pc
   1c122:	ldr	r3, [r2, r3]
   1c124:	ldr	r3, [r3, #0]
   1c126:	str	r3, [sp, #180]	; 0xb4
   1c128:	mov.w	r3, #0
   1c12c:	bl	1d9d0 <error@@Base+0x1efc>
   1c130:	mov	r7, r0
   1c132:	mov	r0, r4
   1c134:	str	r7, [sp, #12]
   1c136:	bl	1d9d0 <error@@Base+0x1efc>
   1c13a:	ldr	r1, [pc, #256]	; (1c23c <error@@Base+0x768>)
   1c13c:	add	r1, pc
   1c13e:	mov	r8, r0
   1c140:	mov	r0, r6
   1c142:	str.w	r8, [sp, #16]
   1c146:	blx	41f8 <strsep@plt>
   1c14a:	mov	r4, r0
   1c14c:	cmp	r0, #0
   1c14e:	beq.n	1c22c <error@@Base+0x758>
   1c150:	ldr.w	sl, [pc, #236]	; 1c240 <error@@Base+0x76c>
   1c154:	mov	fp, r6
   1c156:	movs	r5, #0
   1c158:	add	sl, pc
   1c15a:	b.n	1c17a <error@@Base+0x6a6>
   1c15c:	cmp	r5, #40	; 0x28
   1c15e:	beq.n	1c180 <error@@Base+0x6ac>
   1c160:	mov	r1, sl
   1c162:	str.w	r4, [fp, #4]!
   1c166:	mov	r0, r6
   1c168:	blx	41f8 <strsep@plt>
   1c16c:	movs	r1, #1
   1c16e:	mov	r4, r0
   1c170:	mov	r0, r5
   1c172:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   1c176:	mov	r5, r0
   1c178:	cbz	r4, 1c180 <error@@Base+0x6ac>
   1c17a:	ldrb	r3, [r4, #0]
   1c17c:	cmp	r3, #0
   1c17e:	bne.n	1c15c <error@@Base+0x688>
   1c180:	ldr	r1, [pc, #192]	; (1c244 <error@@Base+0x770>)
   1c182:	add.w	sl, sp, #12
   1c186:	add	r1, pc
   1c188:	mov	r0, sl
   1c18a:	blx	41f8 <strsep@plt>
   1c18e:	mov	r9, r0
   1c190:	cmp	r0, #0
   1c192:	beq.n	1c208 <error@@Base+0x734>
   1c194:	ldr	r3, [pc, #176]	; (1c248 <error@@Base+0x774>)
   1c196:	add.w	r4, r6, r5, lsl #2
   1c19a:	add	r3, pc
   1c19c:	str	r3, [sp, #4]
   1c19e:	ldrb.w	r3, [r9]
   1c1a2:	cbz	r3, 1c208 <error@@Base+0x734>
   1c1a4:	mov	fp, r6
   1c1a6:	cbnz	r5, 1c1ae <error@@Base+0x6da>
   1c1a8:	b.n	1c1fa <error@@Base+0x726>
   1c1aa:	cmp	fp, r4
   1c1ac:	beq.n	1c1fa <error@@Base+0x726>
   1c1ae:	ldr.w	r1, [fp, #4]!
   1c1b2:	mov	r0, r9
   1c1b4:	blx	4f60 <strcmp@plt>
   1c1b8:	cmp	r0, #0
   1c1ba:	bne.n	1c1aa <error@@Base+0x6d6>
   1c1bc:	mov	r0, r9
   1c1be:	bl	1d9d0 <error@@Base+0x1efc>
   1c1c2:	ldr	r3, [sp, #0]
   1c1c4:	mov	r4, r0
   1c1c6:	cbz	r3, 1c1d6 <error@@Base+0x702>
   1c1c8:	ldr	r0, [sp, #12]
   1c1ca:	cbz	r0, 1c224 <error@@Base+0x750>
   1c1cc:	mov	r1, r7
   1c1ce:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   1c1d2:	ldr	r3, [sp, #0]
   1c1d4:	str	r0, [r3, #0]
   1c1d6:	mov	r0, r7
   1c1d8:	blx	453c <free@plt+0x4>
   1c1dc:	mov	r0, r8
   1c1de:	blx	453c <free@plt+0x4>
   1c1e2:	ldr	r2, [pc, #104]	; (1c24c <error@@Base+0x778>)
   1c1e4:	ldr	r3, [pc, #76]	; (1c234 <error@@Base+0x760>)
   1c1e6:	add	r2, pc
   1c1e8:	ldr	r3, [r2, r3]
   1c1ea:	ldr	r2, [r3, #0]
   1c1ec:	ldr	r3, [sp, #180]	; 0xb4
   1c1ee:	eors	r2, r3
   1c1f0:	bne.n	1c230 <error@@Base+0x75c>
   1c1f2:	mov	r0, r4
   1c1f4:	add	sp, #188	; 0xbc
   1c1f6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c1fa:	ldr	r1, [sp, #4]
   1c1fc:	mov	r0, sl
   1c1fe:	blx	41f8 <strsep@plt>
   1c202:	mov	r9, r0
   1c204:	cmp	r0, #0
   1c206:	bne.n	1c19e <error@@Base+0x6ca>
   1c208:	ldr	r4, [sp, #0]
   1c20a:	cbz	r4, 1c214 <error@@Base+0x740>
   1c20c:	mov	r0, r7
   1c20e:	blx	4768 <strlen@plt>
   1c212:	str	r0, [r4, #0]
   1c214:	mov	r0, r7
   1c216:	movs	r4, #0
   1c218:	blx	453c <free@plt+0x4>
   1c21c:	mov	r0, r8
   1c21e:	blx	453c <free@plt+0x4>
   1c222:	b.n	1c1e2 <error@@Base+0x70e>
   1c224:	mov	r0, r7
   1c226:	blx	4768 <strlen@plt>
   1c22a:	b.n	1c1d2 <error@@Base+0x6fe>
   1c22c:	mov	r5, r0
   1c22e:	b.n	1c180 <error@@Base+0x6ac>
   1c230:	blx	4b40 <__stack_chk_fail@plt>
   1c234:	lsls	r4, r2, #22
   1c236:	movs	r0, r0
   1c238:	ldr	r4, [r4, r4]
   1c23a:	movs	r4, r0
   1c23c:	asrs	r4, r2, #27
   1c23e:	movs	r1, r0
   1c240:	asrs	r0, r7, #26
   1c242:	movs	r1, r0
   1c244:	asrs	r2, r1, #26
   1c246:	movs	r1, r0
   1c248:	asrs	r6, r6, #25
   1c24a:	movs	r1, r0
   1c24c:	ldr	r6, [r3, r1]
   1c24e:	movs	r4, r0
   1c250:	movs	r2, #1
   1c252:	b.n	1bf24 <error@@Base+0x450>
   1c254:	movs	r2, #0
   1c256:	b.n	1bf24 <error@@Base+0x450>
   1c258:	push	{r3, r4, r5, r6, r7, lr}
   1c25a:	mov	r4, r0
   1c25c:	ldr	r5, [pc, #200]	; (1c328 <error@@Base+0x854>)
   1c25e:	mov	r1, r4
   1c260:	ldr	r0, [pc, #200]	; (1c32c <error@@Base+0x858>)
   1c262:	add	r5, pc
   1c264:	add	r0, pc
   1c266:	bl	1bcb0 <error@@Base+0x1dc>
   1c26a:	ldr	r3, [r5, #0]
   1c26c:	ldr	r0, [r5, #4]
   1c26e:	mov	r1, r4
   1c270:	adds	r3, #1
   1c272:	str	r3, [r5, #0]
   1c274:	blx	47bc <BN_mod_word@plt>
   1c278:	ldr	r5, [r5, #8]
   1c27a:	cmp	r0, #0
   1c27c:	beq.n	1c320 <error@@Base+0x84c>
   1c27e:	subs	r3, r4, r0
   1c280:	cmp.w	r3, r5, lsl #1
   1c284:	bcs.n	1c2b8 <error@@Base+0x7e4>
   1c286:	lsls	r2, r3, #31
   1c288:	it	mi
   1c28a:	addmi	r3, r3, r4
   1c28c:	lsrs	r3, r3, #1
   1c28e:	cmp	r5, r3
   1c290:	bls.n	1c2b8 <error@@Base+0x7e4>
   1c292:	ldr	r2, [pc, #156]	; (1c330 <error@@Base+0x85c>)
   1c294:	mov.w	ip, #1
   1c298:	add	r2, pc
   1c29a:	ldr	r7, [r2, #12]
   1c29c:	lsrs	r6, r3, #5
   1c29e:	and.w	r2, r3, #31
   1c2a2:	add	r3, r4
   1c2a4:	lsl.w	r1, ip, r2
   1c2a8:	cmp	r3, r5
   1c2aa:	ldr.w	r2, [r7, r6, lsl #2]
   1c2ae:	orr.w	r2, r2, r1
   1c2b2:	str.w	r2, [r7, r6, lsl #2]
   1c2b6:	bcc.n	1c29c <error@@Base+0x7c8>
   1c2b8:	lsls	r0, r0, #1
   1c2ba:	mov	r1, r4
   1c2bc:	adds	r0, #1
   1c2be:	bl	2c4ac <mkdtemp@@Base+0x139c>
   1c2c2:	lsls	r3, r5, #2
   1c2c4:	cbz	r1, 1c31a <error@@Base+0x846>
   1c2c6:	subs	r1, r4, r1
   1c2c8:	cmp	r1, r3
   1c2ca:	bcs.n	1c318 <error@@Base+0x844>
   1c2cc:	lsls	r3, r1, #30
   1c2ce:	beq.n	1c2ee <error@@Base+0x81a>
   1c2d0:	mvns	r3, r1
   1c2d2:	cmp	r4, r3
   1c2d4:	bhi.n	1c318 <error@@Base+0x844>
   1c2d6:	add	r1, r4
   1c2d8:	mvns	r3, r1
   1c2da:	b.n	1c2e4 <error@@Base+0x810>
   1c2dc:	cmp	r4, r3
   1c2de:	add	r1, r4
   1c2e0:	mov	r3, r2
   1c2e2:	bhi.n	1c318 <error@@Base+0x844>
   1c2e4:	tst.w	r1, #3
   1c2e8:	sub.w	r2, r3, r4
   1c2ec:	bne.n	1c2dc <error@@Base+0x808>
   1c2ee:	lsrs	r1, r1, #2
   1c2f0:	cmp	r5, r1
   1c2f2:	bls.n	1c318 <error@@Base+0x844>
   1c2f4:	ldr	r3, [pc, #60]	; (1c334 <error@@Base+0x860>)
   1c2f6:	movs	r7, #1
   1c2f8:	add	r3, pc
   1c2fa:	ldr	r6, [r3, #12]
   1c2fc:	lsrs	r0, r1, #5
   1c2fe:	and.w	r3, r1, #31
   1c302:	add	r1, r4
   1c304:	lsl.w	r2, r7, r3
   1c308:	cmp	r1, r5
   1c30a:	ldr.w	r3, [r6, r0, lsl #2]
   1c30e:	orr.w	r3, r3, r2
   1c312:	str.w	r3, [r6, r0, lsl #2]
   1c316:	bcc.n	1c2fc <error@@Base+0x828>
   1c318:	pop	{r3, r4, r5, r6, r7, pc}
   1c31a:	cmp	r3, #0
   1c31c:	bne.n	1c2f0 <error@@Base+0x81c>
   1c31e:	pop	{r3, r4, r5, r6, r7, pc}
   1c320:	lsls	r3, r5, #1
   1c322:	beq.n	1c2b8 <error@@Base+0x7e4>
   1c324:	mov	r3, r0
   1c326:	b.n	1c28e <error@@Base+0x7ba>
   1c328:	strb	r6, [r1, #27]
   1c32a:	movs	r4, r0
   1c32c:	str	r0, [r4, #28]
   1c32e:	movs	r1, r0
   1c330:	strb	r0, [r3, #26]
   1c332:	movs	r4, r0
   1c334:	strb	r0, [r7, #24]
   1c336:	movs	r4, r0
   1c338:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1c33c:	mov	r8, r2
   1c33e:	ldr	r2, [pc, #192]	; (1c400 <error@@Base+0x92c>)
   1c340:	mov	r9, r3
   1c342:	ldr	r3, [pc, #192]	; (1c404 <error@@Base+0x930>)
   1c344:	sub	sp, #60	; 0x3c
   1c346:	add	r2, pc
   1c348:	add	r4, sp, #48	; 0x30
   1c34a:	mov	r6, r0
   1c34c:	ldr	r7, [sp, #96]	; 0x60
   1c34e:	ldr	r3, [r2, r3]
   1c350:	mov	r0, r4
   1c352:	mov	r5, r1
   1c354:	ldr	r3, [r3, #0]
   1c356:	str	r3, [sp, #52]	; 0x34
   1c358:	mov.w	r3, #0
   1c35c:	blx	4a94 <time@plt>
   1c360:	mov	r0, r4
   1c362:	blx	4e40 <gmtime@plt>
   1c366:	cmp	r0, #0
   1c368:	beq.n	1c3f6 <error@@Base+0x922>
   1c36a:	mov	r4, r0
   1c36c:	movw	r1, #1900	; 0x76c
   1c370:	ldr	r0, [r0, #20]
   1c372:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   1c376:	ldr	r3, [sp, #92]	; 0x5c
   1c378:	str	r5, [sp, #20]
   1c37a:	movs	r1, #1
   1c37c:	strd	r8, r9, [sp, #24]
   1c380:	str	r3, [sp, #36]	; 0x24
   1c382:	ldr	r3, [sp, #88]	; 0x58
   1c384:	ldr	r5, [pc, #128]	; (1c408 <error@@Base+0x934>)
   1c386:	str	r3, [sp, #32]
   1c388:	add	r5, pc
   1c38a:	ldr	r2, [r4, #0]
   1c38c:	str	r2, [sp, #16]
   1c38e:	ldr	r2, [r4, #4]
   1c390:	str	r2, [sp, #12]
   1c392:	ldr	r2, [r4, #8]
   1c394:	str	r2, [sp, #8]
   1c396:	ldr	r2, [r4, #12]
   1c398:	str	r2, [sp, #4]
   1c39a:	str	r0, [sp, #44]	; 0x2c
   1c39c:	ldr	r0, [r4, #16]
   1c39e:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   1c3a2:	ldr	r3, [sp, #44]	; 0x2c
   1c3a4:	mov	r2, r5
   1c3a6:	movs	r1, #1
   1c3a8:	str	r0, [sp, #0]
   1c3aa:	mov	r0, r6
   1c3ac:	blx	4b70 <__fprintf_chk@plt>
   1c3b0:	cmp	r0, #0
   1c3b2:	blt.n	1c3f6 <error@@Base+0x922>
   1c3b4:	mov	r1, r7
   1c3b6:	mov	r0, r6
   1c3b8:	blx	47c8 <BN_print_fp@plt>
   1c3bc:	cmp	r0, #0
   1c3be:	ble.n	1c3f6 <error@@Base+0x922>
   1c3c0:	ldr	r2, [pc, #72]	; (1c40c <error@@Base+0x938>)
   1c3c2:	movs	r1, #1
   1c3c4:	mov	r0, r6
   1c3c6:	add	r2, pc
   1c3c8:	blx	4b70 <__fprintf_chk@plt>
   1c3cc:	mov	r4, r0
   1c3ce:	mov	r0, r6
   1c3d0:	blx	46cc <fflush@plt>
   1c3d4:	cmp	r4, #0
   1c3d6:	ite	gt
   1c3d8:	movgt	r0, #0
   1c3da:	movle	r0, #1
   1c3dc:	bl	2cbcc <mkdtemp@@Base+0x1abc>
   1c3e0:	ldr	r2, [pc, #44]	; (1c410 <error@@Base+0x93c>)
   1c3e2:	ldr	r3, [pc, #32]	; (1c404 <error@@Base+0x930>)
   1c3e4:	add	r2, pc
   1c3e6:	ldr	r3, [r2, r3]
   1c3e8:	ldr	r2, [r3, #0]
   1c3ea:	ldr	r3, [sp, #52]	; 0x34
   1c3ec:	eors	r2, r3
   1c3ee:	bne.n	1c3fc <error@@Base+0x928>
   1c3f0:	add	sp, #60	; 0x3c
   1c3f2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1c3f6:	mov.w	r0, #4294967295	; 0xffffffff
   1c3fa:	b.n	1c3e0 <error@@Base+0x90c>
   1c3fc:	blx	4b40 <__stack_chk_fail@plt>
   1c400:	ldrsb	r6, [r7, r3]
   1c402:	movs	r4, r0
   1c404:	lsls	r4, r2, #22
   1c406:	movs	r0, r0
   1c408:	str	r4, [r1, #12]
   1c40a:	movs	r1, r0
   1c40c:	movs	r2, #254	; 0xfe
   1c40e:	movs	r1, r0
   1c410:	ldrsb	r0, [r4, r1]
   1c412:	movs	r4, r0
   1c414:	movw	r3, #34953	; 0x8889
   1c418:	movt	r3, #34952	; 0x8888
   1c41c:	push	{r4, r5, r6, r7, lr}
   1c41e:	asrs	r6, r0, #31
   1c420:	smull	r2, r5, r3, r0
   1c424:	sub	sp, #28
   1c426:	mov	r7, r0
   1c428:	movs	r1, #60	; 0x3c
   1c42a:	add	r5, r0
   1c42c:	str	r0, [sp, #20]
   1c42e:	movw	r4, #46021	; 0xb3c5
   1c432:	movt	r4, #37282	; 0x91a2
   1c436:	rsb	r5, r6, r5, asr #5
   1c43a:	smull	r2, r4, r4, r7
   1c43e:	asrs	r0, r5, #31
   1c440:	smull	r2, r3, r3, r5
   1c444:	add	r4, r7
   1c446:	add	r3, r5
   1c448:	rsb	r4, r6, r4, asr #11
   1c44c:	rsb	r0, r0, r3, asr #5
   1c450:	bl	2cbb8 <mkdtemp@@Base+0x1aa8>
   1c454:	movw	r3, #43691	; 0xaaab
   1c458:	movt	r3, #10922	; 0x2aaa
   1c45c:	movs	r1, #24
   1c45e:	smull	r2, r3, r3, r4
   1c462:	subs	r5, r5, r0
   1c464:	asrs	r0, r4, #31
   1c466:	rsb	r0, r0, r3, asr #2
   1c46a:	bl	2cbb8 <mkdtemp@@Base+0x1aa8>
   1c46e:	movw	r3, #20863	; 0x517f
   1c472:	movt	r3, #1
   1c476:	cmp	r7, r3
   1c478:	sub.w	r4, r4, r0
   1c47c:	ble.n	1c4b6 <error@@Base+0x9e2>
   1c47e:	movw	r2, #17671	; 0x4507
   1c482:	movt	r2, #49710	; 0xc22e
   1c486:	ldr	r0, [pc, #76]	; (1c4d4 <error@@Base+0xa00>)
   1c488:	movs	r3, #128	; 0x80
   1c48a:	smull	r1, r2, r2, r7
   1c48e:	str	r5, [sp, #12]
   1c490:	ldr	r5, [pc, #68]	; (1c4d8 <error@@Base+0xa04>)
   1c492:	add	r0, pc
   1c494:	add	r7, r2
   1c496:	adds	r0, #16
   1c498:	add	r5, pc
   1c49a:	mov	r1, r3
   1c49c:	rsb	r6, r6, r7, asr #16
   1c4a0:	movs	r2, #1
   1c4a2:	str	r4, [sp, #8]
   1c4a4:	str	r5, [sp, #0]
   1c4a6:	str	r6, [sp, #4]
   1c4a8:	blx	4984 <__snprintf_chk@plt>
   1c4ac:	ldr	r0, [pc, #44]	; (1c4dc <error@@Base+0xa08>)
   1c4ae:	add	r0, pc
   1c4b0:	adds	r0, #16
   1c4b2:	add	sp, #28
   1c4b4:	pop	{r4, r5, r6, r7, pc}
   1c4b6:	ldr	r0, [pc, #40]	; (1c4e0 <error@@Base+0xa0c>)
   1c4b8:	movs	r3, #128	; 0x80
   1c4ba:	ldr	r6, [pc, #40]	; (1c4e4 <error@@Base+0xa10>)
   1c4bc:	mov	r1, r3
   1c4be:	add	r0, pc
   1c4c0:	movs	r2, #1
   1c4c2:	add	r6, pc
   1c4c4:	str	r5, [sp, #8]
   1c4c6:	str	r4, [sp, #4]
   1c4c8:	adds	r0, #16
   1c4ca:	str	r6, [sp, #0]
   1c4cc:	blx	4984 <__snprintf_chk@plt>
   1c4d0:	b.n	1c4ac <error@@Base+0x9d8>
   1c4d2:	nop
   1c4d4:	strb	r6, [r3, #18]
   1c4d6:	movs	r4, r0
   1c4d8:	ldrsh	r0, [r5, r7]
   1c4da:	movs	r1, r0
   1c4dc:	strb	r2, [r0, #18]
   1c4de:	movs	r4, r0
   1c4e0:	strb	r2, [r6, #17]
   1c4e2:	movs	r4, r0
   1c4e4:	ldrsh	r2, [r0, r7]
   1c4e6:	movs	r1, r0
   1c4e8:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1c4ec:	sub.w	sp, sp, #4096	; 0x1000
   1c4f0:	ldr.w	ip, [pc, #260]	; 1c5f8 <error@@Base+0xb24>
   1c4f4:	sub	sp, #24
   1c4f6:	ldr	r2, [pc, #260]	; (1c5fc <error@@Base+0xb28>)
   1c4f8:	add.w	r6, sp, #4096	; 0x1000
   1c4fc:	ldr	r7, [pc, #256]	; (1c600 <error@@Base+0xb2c>)
   1c4fe:	add	ip, pc
   1c500:	str	r0, [sp, #4]
   1c502:	add	r2, pc
   1c504:	str	r2, [sp, #0]
   1c506:	add	r5, sp, #20
   1c508:	ldr.w	r7, [ip, r7]
   1c50c:	mov.w	r3, #4096	; 0x1000
   1c510:	mov	r4, r0
   1c512:	mov	r8, r1
   1c514:	mov	r0, r5
   1c516:	mov	r1, r3
   1c518:	movs	r2, #1
   1c51a:	ldr	r7, [r7, #0]
   1c51c:	str	r7, [r6, #20]
   1c51e:	mov.w	r7, #0
   1c522:	blx	4984 <__snprintf_chk@plt>
   1c526:	adds	r6, #20
   1c528:	cmp.w	r0, #4096	; 0x1000
   1c52c:	bcs.n	1c596 <error@@Base+0xac2>
   1c52e:	mov	r0, r5
   1c530:	bl	2b104 <mkstemp64@@Base>
   1c534:	adds	r3, r0, #1
   1c536:	mov	r6, r0
   1c538:	beq.n	1c5dc <error@@Base+0xb08>
   1c53a:	ldr	r1, [pc, #200]	; (1c604 <error@@Base+0xb30>)
   1c53c:	add	r1, pc
   1c53e:	blx	49a8 <fdopen@plt>
   1c542:	mov	r7, r0
   1c544:	str	r0, [sp, #12]
   1c546:	cbz	r0, 1c5a0 <error@@Base+0xacc>
   1c548:	ldr	r2, [pc, #188]	; (1c608 <error@@Base+0xb34>)
   1c54a:	mov	r3, r8
   1c54c:	movs	r1, #1
   1c54e:	add	r2, pc
   1c550:	blx	4b70 <__fprintf_chk@plt>
   1c554:	cmp	r0, #0
   1c556:	ble.n	1c560 <error@@Base+0xa8c>
   1c558:	mov	r0, r7
   1c55a:	blx	4234 <fclose@plt>
   1c55e:	cbz	r0, 1c5c2 <error@@Base+0xaee>
   1c560:	blx	4f90 <__errno_location@plt>
   1c564:	ldr	r0, [r0, #0]
   1c566:	blx	401c <strerror@plt+0x4>
   1c56a:	mov	r1, r4
   1c56c:	mov	r2, r0
   1c56e:	ldr	r0, [pc, #156]	; (1c60c <error@@Base+0xb38>)
   1c570:	add	r0, pc
   1c572:	bl	1bb60 <error@@Base+0x8c>
   1c576:	ldr	r1, [pc, #152]	; (1c610 <error@@Base+0xb3c>)
   1c578:	add.w	r3, sp, #4096	; 0x1000
   1c57c:	ldr	r2, [pc, #128]	; (1c600 <error@@Base+0xb2c>)
   1c57e:	adds	r3, #20
   1c580:	add	r1, pc
   1c582:	ldr	r2, [r1, r2]
   1c584:	ldr	r1, [r2, #0]
   1c586:	ldr	r2, [r3, #0]
   1c588:	eors	r1, r2
   1c58a:	bne.n	1c5f4 <error@@Base+0xb20>
   1c58c:	add.w	sp, sp, #4096	; 0x1000
   1c590:	add	sp, #24
   1c592:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1c596:	ldr	r0, [pc, #124]	; (1c614 <error@@Base+0xb40>)
   1c598:	add	r0, pc
   1c59a:	bl	1bb60 <error@@Base+0x8c>
   1c59e:	b.n	1c576 <error@@Base+0xaa2>
   1c5a0:	blx	4f90 <__errno_location@plt>
   1c5a4:	ldr	r0, [r0, #0]
   1c5a6:	blx	401c <strerror@plt+0x4>
   1c5aa:	mov	r1, r0
   1c5ac:	ldr	r0, [pc, #104]	; (1c618 <error@@Base+0xb44>)
   1c5ae:	add	r0, pc
   1c5b0:	bl	1bb60 <error@@Base+0x8c>
   1c5b4:	mov	r0, r5
   1c5b6:	blx	4798 <unlink@plt>
   1c5ba:	mov	r0, r6
   1c5bc:	blx	4a0c <close@plt+0x4>
   1c5c0:	b.n	1c576 <error@@Base+0xaa2>
   1c5c2:	mov	r0, r5
   1c5c4:	mov	r1, r4
   1c5c6:	blx	4228 <rename@plt>
   1c5ca:	cmp	r0, #0
   1c5cc:	bne.n	1c560 <error@@Base+0xa8c>
   1c5ce:	ldr	r0, [pc, #76]	; (1c61c <error@@Base+0xb48>)
   1c5d0:	mov	r2, r4
   1c5d2:	mov	r1, r8
   1c5d4:	add	r0, pc
   1c5d6:	bl	1bcb0 <error@@Base+0x1dc>
   1c5da:	b.n	1c576 <error@@Base+0xaa2>
   1c5dc:	blx	4f90 <__errno_location@plt>
   1c5e0:	ldr	r0, [r0, #0]
   1c5e2:	blx	401c <strerror@plt+0x4>
   1c5e6:	mov	r1, r5
   1c5e8:	mov	r2, r0
   1c5ea:	ldr	r0, [pc, #52]	; (1c620 <error@@Base+0xb4c>)
   1c5ec:	add	r0, pc
   1c5ee:	bl	1bb60 <error@@Base+0x8c>
   1c5f2:	b.n	1c576 <error@@Base+0xaa2>
   1c5f4:	blx	4b40 <__stack_chk_fail@plt>
   1c5f8:	strb	r6, [r0, r5]
   1c5fa:	movs	r4, r0
   1c5fc:	ldrsh	r2, [r1, r6]
   1c5fe:	movs	r1, r0
   1c600:	lsls	r4, r2, #22
   1c602:	movs	r0, r0
   1c604:	subs	r0, r5, #5
   1c606:	movs	r1, r0
   1c608:	ldrsh	r2, [r5, r6]
   1c60a:	movs	r1, r0
   1c60c:	ldrsh	r4, [r6, r6]
   1c60e:	movs	r1, r0
   1c610:	strb	r4, [r0, r3]
   1c612:	movs	r4, r0
   1c614:	ldrsh	r4, [r0, r4]
   1c616:	movs	r1, r0
   1c618:	ldrsh	r2, [r5, r4]
   1c61a:	movs	r1, r0
   1c61c:	ldrsh	r4, [r5, r4]
   1c61e:	movs	r1, r0
   1c620:	ldrsh	r4, [r3, r3]
   1c622:	movs	r1, r0
   1c624:	push	{r4, r5, r6, lr}
   1c626:	sub.w	sp, sp, #8256	; 0x2040
   1c62a:	ldr	r5, [pc, #124]	; (1c6a8 <error@@Base+0xbd4>)
   1c62c:	sub	sp, #48	; 0x30
   1c62e:	ldr	r4, [pc, #124]	; (1c6ac <error@@Base+0xbd8>)
   1c630:	add.w	r3, sp, #8256	; 0x2040
   1c634:	add	r5, pc
   1c636:	movs	r2, #0
   1c638:	adds	r3, #44	; 0x2c
   1c63a:	mov	r1, r2
   1c63c:	ldr	r4, [r5, r4]
   1c63e:	mov	r5, r0
   1c640:	add	r6, sp, #4
   1c642:	ldr	r4, [r4, #0]
   1c644:	str	r4, [r3, #0]
   1c646:	mov.w	r4, #0
   1c64a:	blx	45d8 <fseek@plt>
   1c64e:	mov	r4, r0
   1c650:	cbz	r0, 1c656 <error@@Base+0xb82>
   1c652:	b.n	1c696 <error@@Base+0xbc2>
   1c654:	adds	r4, #1
   1c656:	mov	r2, r5
   1c658:	movw	r1, #8293	; 0x2065
   1c65c:	mov	r0, r6
   1c65e:	blx	4240 <fgets@plt>
   1c662:	cmp	r0, #0
   1c664:	bne.n	1c654 <error@@Base+0xb80>
   1c666:	mov	r0, r5
   1c668:	blx	41e0 <rewind@plt>
   1c66c:	ldr	r0, [pc, #64]	; (1c6b0 <error@@Base+0xbdc>)
   1c66e:	mov	r1, r4
   1c670:	add	r0, pc
   1c672:	bl	1bc08 <error@@Base+0x134>
   1c676:	ldr	r1, [pc, #60]	; (1c6b4 <error@@Base+0xbe0>)
   1c678:	add.w	r3, sp, #8256	; 0x2040
   1c67c:	ldr	r2, [pc, #44]	; (1c6ac <error@@Base+0xbd8>)
   1c67e:	adds	r3, #44	; 0x2c
   1c680:	add	r1, pc
   1c682:	ldr	r2, [r1, r2]
   1c684:	ldr	r1, [r2, #0]
   1c686:	ldr	r2, [r3, #0]
   1c688:	eors	r1, r2
   1c68a:	bne.n	1c6a4 <error@@Base+0xbd0>
   1c68c:	mov	r0, r4
   1c68e:	add.w	sp, sp, #8256	; 0x2040
   1c692:	add	sp, #48	; 0x30
   1c694:	pop	{r4, r5, r6, pc}
   1c696:	ldr	r0, [pc, #32]	; (1c6b8 <error@@Base+0xbe4>)
   1c698:	mov.w	r4, #4294967295	; 0xffffffff
   1c69c:	add	r0, pc
   1c69e:	bl	1bc08 <error@@Base+0x134>
   1c6a2:	b.n	1c676 <error@@Base+0xba2>
   1c6a4:	blx	4b40 <__stack_chk_fail@plt>
   1c6a8:	strb	r0, [r2, r0]
   1c6aa:	movs	r4, r0
   1c6ac:	lsls	r4, r2, #22
   1c6ae:	movs	r0, r0
   1c6b0:	ldrsh	r4, [r7, r3]
   1c6b2:	movs	r1, r0
   1c6b4:	strh	r4, [r0, r7]
   1c6b6:	movs	r4, r0
   1c6b8:	ldrsh	r4, [r6, r2]
   1c6ba:	movs	r1, r0
   1c6bc:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c6c0:	mov	r5, r3
   1c6c2:	vpush	{d8}
   1c6c6:	sub.w	r6, r1, #8
   1c6ca:	ldr.w	r3, [pc, #1192]	; 1cb74 <error@@Base+0x10a0>
   1c6ce:	cmp	r1, #0
   1c6d0:	it	ne
   1c6d2:	cmpne	r6, #119	; 0x77
   1c6d4:	ldr.w	r7, [pc, #1184]	; 1cb78 <error@@Base+0x10a4>
   1c6d8:	sub	sp, #52	; 0x34
   1c6da:	add	r7, pc
   1c6dc:	str	r2, [sp, #24]
   1c6de:	ldr.w	r2, [pc, #1180]	; 1cb7c <error@@Base+0x10a8>
   1c6e2:	add	r2, pc
   1c6e4:	ldr	r3, [r2, r3]
   1c6e6:	ldr	r3, [r3, #0]
   1c6e8:	str	r3, [sp, #44]	; 0x2c
   1c6ea:	mov.w	r3, #0
   1c6ee:	str.w	r1, [r7, #144]	; 0x90
   1c6f2:	bhi.w	1cb40 <error@@Base+0x106c>
   1c6f6:	ldr	r3, [sp, #24]
   1c6f8:	cmp.w	r3, #65536	; 0x10000
   1c6fc:	bhi.w	1cb2c <error@@Base+0x1058>
   1c700:	ldr	r3, [sp, #24]
   1c702:	cmp.w	r3, #512	; 0x200
   1c706:	bcc.w	1cb18 <error@@Base+0x1044>
   1c70a:	ldr	r3, [sp, #24]
   1c70c:	cmp	r1, #127	; 0x7f
   1c70e:	vmov	s17, r0
   1c712:	mov	r4, r1
   1c714:	add.w	r6, r3, #4294967295	; 0xffffffff
   1c718:	mul.w	r2, r6, r6
   1c71c:	mov.w	r2, r2, lsr #2
   1c720:	str.w	r2, [r7, #148]	; 0x94
   1c724:	bhi.w	1cab0 <error@@Base+0xfdc>
   1c728:	cmp.w	r2, r1, lsl #18
   1c72c:	bls.w	1c966 <error@@Base+0xe92>
   1c730:	cmp	r1, #0
   1c732:	bne.w	1cacc <error@@Base+0xff8>
   1c736:	movs	r1, #4
   1c738:	mov.w	r0, #1024	; 0x400
   1c73c:	bl	1d94c <error@@Base+0x1e78>
   1c740:	ldr.w	r7, [pc, #1084]	; 1cb80 <error@@Base+0x10ac>
   1c744:	movs	r1, #4
   1c746:	mov.w	r8, #32768	; 0x8000
   1c74a:	add	r7, pc
   1c74c:	str.w	r8, [r7, #156]	; 0x9c
   1c750:	mov	r4, r7
   1c752:	mov	r3, r0
   1c754:	mov.w	r0, #1024	; 0x400
   1c758:	str.w	r3, [r7, #152]	; 0x98
   1c75c:	bl	1d94c <error@@Base+0x1e78>
   1c760:	strd	r0, r8, [r7, #160]	; 0xa0
   1c764:	ldr.w	r7, [r4, #148]	; 0x94
   1c768:	movs	r1, #4
   1c76a:	mov	r0, r7
   1c76c:	blx	4304 <calloc@plt+0x4>
   1c770:	str	r0, [r4, #12]
   1c772:	cmp	r0, #0
   1c774:	beq.w	1cb52 <error@@Base+0x107e>
   1c778:	lsls	r3, r7, #5
   1c77a:	lsls	r7, r7, #6
   1c77c:	str	r3, [r4, #8]
   1c77e:	movs	r3, #0
   1c780:	str.w	r7, [r4, #168]	; 0xa8
   1c784:	str	r3, [r4, #0]
   1c786:	blx	48fc <BN_new@plt>
   1c78a:	mov	r9, r0
   1c78c:	cmp	r0, #0
   1c78e:	beq.w	1cb5c <error@@Base+0x1088>
   1c792:	blx	48fc <BN_new@plt>
   1c796:	str	r0, [r4, #4]
   1c798:	cmp	r0, #0
   1c79a:	beq.w	1cb5c <error@@Base+0x1088>
   1c79e:	cmp	r5, #0
   1c7a0:	beq.w	1cae8 <error@@Base+0x1014>
   1c7a4:	mov	r1, r5
   1c7a6:	blx	4414 <BN_copy@plt>
   1c7aa:	cmp	r0, #0
   1c7ac:	beq.w	1cb64 <error@@Base+0x1090>
   1c7b0:	ldr	r7, [pc, #976]	; (1cb84 <error@@Base+0x10b0>)
   1c7b2:	movs	r1, #0
   1c7b4:	add	r7, pc
   1c7b6:	ldr	r0, [r7, #4]
   1c7b8:	blx	4b7c <BN_set_bit@plt>
   1c7bc:	cmp	r0, #0
   1c7be:	beq.w	1cb6c <error@@Base+0x1098>
   1c7c2:	add	r4, sp, #36	; 0x24
   1c7c4:	mov	r0, r4
   1c7c6:	blx	4a94 <time@plt>
   1c7ca:	mov	r0, r4
   1c7cc:	blx	4914 <ctime@plt>
   1c7d0:	ldr.w	r2, [r7, #168]	; 0xa8
   1c7d4:	mov	r3, r6
   1c7d6:	mov	r1, r0
   1c7d8:	ldr	r0, [pc, #940]	; (1cb88 <error@@Base+0x10b4>)
   1c7da:	add	r0, pc
   1c7dc:	bl	1bb60 <error@@Base+0x8c>
   1c7e0:	ldr	r0, [r7, #4]
   1c7e2:	blx	4a7c <BN_bn2hex@plt>
   1c7e6:	mov	r1, r0
   1c7e8:	ldr	r0, [pc, #928]	; (1cb8c <error@@Base+0x10b8>)
   1c7ea:	add	r0, pc
   1c7ec:	bl	1bc5c <error@@Base+0x188>
   1c7f0:	ldr.w	sl, [r7, #156]	; 0x9c
   1c7f4:	cmp.w	sl, #0
   1c7f8:	beq.n	1c866 <error@@Base+0xd92>
   1c7fa:	movs	r6, #3
   1c7fc:	mov	r8, r7
   1c7fe:	movs	r4, #0
   1c800:	movs	r5, #1
   1c802:	b.n	1c810 <error@@Base+0xd3c>
   1c804:	ldr.w	sl, [r8, #156]	; 0x9c
   1c808:	adds	r4, #1
   1c80a:	adds	r6, #3
   1c80c:	cmp	sl, r4
   1c80e:	bls.n	1c866 <error@@Base+0xd92>
   1c810:	ldr.w	r0, [r7, #152]	; 0x98
   1c814:	lsrs	r2, r4, #5
   1c816:	and.w	r3, r4, #31
   1c81a:	lsl.w	r3, r5, r3
   1c81e:	ldr.w	r2, [r0, r2, lsl #2]
   1c822:	tst	r3, r2
   1c824:	bne.n	1c804 <error@@Base+0xd30>
   1c826:	cmp	sl, r6
   1c828:	mov.w	lr, r4, lsl #1
   1c82c:	add.w	lr, lr, #3
   1c830:	it	hi
   1c832:	movhi	r3, r6
   1c834:	bls.n	1c854 <error@@Base+0xd80>
   1c836:	mov.w	ip, r3, lsr #5
   1c83a:	and.w	r2, r3, #31
   1c83e:	add	r3, lr
   1c840:	lsl.w	r1, r5, r2
   1c844:	cmp	r3, sl
   1c846:	ldr.w	r2, [r0, ip, lsl #2]
   1c84a:	orr.w	r2, r2, r1
   1c84e:	str.w	r2, [r0, ip, lsl #2]
   1c852:	bcc.n	1c836 <error@@Base+0xd62>
   1c854:	mov	r0, lr
   1c856:	adds	r4, #1
   1c858:	bl	1c258 <error@@Base+0x784>
   1c85c:	ldr.w	sl, [r8, #156]	; 0x9c
   1c860:	adds	r6, #3
   1c862:	cmp	sl, r4
   1c864:	bhi.n	1c810 <error@@Base+0xd3c>
   1c866:	ldr	r2, [pc, #808]	; (1cb90 <error@@Base+0x10bc>)
   1c868:	movs	r3, #3
   1c86a:	ldr.w	fp, [pc, #808]	; 1cb94 <error@@Base+0x10c0>
   1c86e:	movt	r3, #1
   1c872:	add	r2, pc
   1c874:	vmov	s16, r9
   1c878:	add	fp, pc
   1c87a:	mov	r9, sl
   1c87c:	ldr.w	r4, [r2, #160]	; 0xa0
   1c880:	mov	sl, r3
   1c882:	str.w	r3, [r2, #172]	; 0xac
   1c886:	str	r2, [sp, #20]
   1c888:	ldr	r3, [sp, #20]
   1c88a:	ldr.w	r8, [r3, #164]	; 0xa4
   1c88e:	cmp.w	r9, #0
   1c892:	beq.n	1c904 <error@@Base+0xe30>
   1c894:	ldr	r3, [sp, #20]
   1c896:	movs	r6, #0
   1c898:	str.w	fp, [sp, #28]
   1c89c:	movs	r7, #1
   1c89e:	mov	fp, sl
   1c8a0:	ldr.w	r2, [r3, #152]	; 0x98
   1c8a4:	mov	sl, r2
   1c8a6:	b.n	1c8ae <error@@Base+0xdda>
   1c8a8:	adds	r6, #1
   1c8aa:	cmp	r6, r9
   1c8ac:	beq.n	1c8fe <error@@Base+0xe2a>
   1c8ae:	lsrs	r1, r6, #5
   1c8b0:	and.w	r2, r6, #31
   1c8b4:	lsl.w	r2, r7, r2
   1c8b8:	ldr.w	r1, [sl, r1, lsl #2]
   1c8bc:	tst	r2, r1
   1c8be:	bne.n	1c8a8 <error@@Base+0xdd4>
   1c8c0:	lsls	r5, r6, #1
   1c8c2:	mov	r0, fp
   1c8c4:	adds	r5, #3
   1c8c6:	mov	r1, r5
   1c8c8:	bl	2c4ac <mkdtemp@@Base+0x139c>
   1c8cc:	cbz	r1, 1c8d8 <error@@Base+0xe04>
   1c8ce:	subs	r1, r5, r1
   1c8d0:	lsls	r2, r1, #31
   1c8d2:	it	mi
   1c8d4:	addmi	r1, r1, r5
   1c8d6:	lsrs	r1, r1, #1
   1c8d8:	cmp	r8, r1
   1c8da:	bls.n	1c8a8 <error@@Base+0xdd4>
   1c8dc:	lsrs	r0, r1, #5
   1c8de:	and.w	r3, r1, #31
   1c8e2:	add	r1, r5
   1c8e4:	lsl.w	r2, r7, r3
   1c8e8:	cmp	r1, r8
   1c8ea:	ldr.w	r3, [r4, r0, lsl #2]
   1c8ee:	orr.w	r3, r3, r2
   1c8f2:	str.w	r3, [r4, r0, lsl #2]
   1c8f6:	bcc.n	1c8dc <error@@Base+0xe08>
   1c8f8:	adds	r6, #1
   1c8fa:	cmp	r6, r9
   1c8fc:	bne.n	1c8ae <error@@Base+0xdda>
   1c8fe:	mov	sl, fp
   1c900:	ldr.w	fp, [sp, #28]
   1c904:	cmp.w	r8, #0
   1c908:	beq.n	1c942 <error@@Base+0xe6e>
   1c90a:	ldr	r7, [pc, #652]	; (1cb98 <error@@Base+0x10c4>)
   1c90c:	movs	r5, #0
   1c90e:	movs	r6, #1
   1c910:	mov	r0, sl
   1c912:	add	r7, pc
   1c914:	lsrs	r2, r5, #5
   1c916:	and.w	r3, r5, #31
   1c91a:	lsl.w	r3, r6, r3
   1c91e:	ldr.w	r2, [r4, r2, lsl #2]
   1c922:	tst	r3, r2
   1c924:	bne.n	1c936 <error@@Base+0xe62>
   1c926:	add.w	r0, r0, r5, lsl #1
   1c92a:	bl	1c258 <error@@Base+0x784>
   1c92e:	ldr.w	r4, [fp, #160]	; 0xa0
   1c932:	ldr.w	r0, [fp, #172]	; 0xac
   1c936:	ldr.w	r3, [r7, #164]	; 0xa4
   1c93a:	adds	r5, #1
   1c93c:	cmp	r3, r5
   1c93e:	bhi.n	1c914 <error@@Base+0xe40>
   1c940:	mov	sl, r0
   1c942:	ldr	r5, [pc, #600]	; (1cb9c <error@@Base+0x10c8>)
   1c944:	add.w	sl, sl, #65536	; 0x10000
   1c948:	mov.w	r2, #4096	; 0x1000
   1c94c:	movs	r1, #0
   1c94e:	mov	r0, r4
   1c950:	add	r5, pc
   1c952:	blx	4368 <memset@plt>
   1c956:	cmn.w	sl, #65537	; 0x10001
   1c95a:	str.w	sl, [r5, #172]	; 0xac
   1c95e:	bcs.n	1c982 <error@@Base+0xeae>
   1c960:	ldr.w	r9, [r5, #156]	; 0x9c
   1c964:	b.n	1c888 <error@@Base+0xdb4>
   1c966:	ldr	r0, [pc, #568]	; (1cba0 <error@@Base+0x10cc>)
   1c968:	lsls	r2, r2, #2
   1c96a:	mov	r1, r4
   1c96c:	add	r0, pc
   1c96e:	bl	1bb60 <error@@Base+0x8c>
   1c972:	ldr	r2, [pc, #560]	; (1cba4 <error@@Base+0x10d0>)
   1c974:	add	r2, pc
   1c976:	ldr.w	r3, [r2, #144]	; 0x90
   1c97a:	lsls	r3, r3, #18
   1c97c:	str.w	r3, [r2, #148]	; 0x94
   1c980:	b.n	1c736 <error@@Base+0xc62>
   1c982:	add.w	fp, sp, #40	; 0x28
   1c986:	ldr	r4, [pc, #544]	; (1cba8 <error@@Base+0x10d4>)
   1c988:	vmov	r9, s16
   1c98c:	mov	r0, fp
   1c98e:	add	r4, pc
   1c990:	blx	4a94 <time@plt>
   1c994:	mov	r0, fp
   1c996:	blx	4914 <ctime@plt>
   1c99a:	ldr	r2, [r5, #0]
   1c99c:	str	r2, [sp, #20]
   1c99e:	mov	r6, r0
   1c9a0:	ldrd	r1, r0, [sp, #36]	; 0x24
   1c9a4:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   1c9a8:	mov	r1, r6
   1c9aa:	ldr	r2, [sp, #20]
   1c9ac:	asrs	r7, r0, #31
   1c9ae:	mov	r6, r0
   1c9b0:	mov	r0, r4
   1c9b2:	strd	r6, r7, [sp]
   1c9b6:	bl	1bb60 <error@@Base+0x8c>
   1c9ba:	ldrd	r7, r3, [r5, #8]
   1c9be:	cmp	r7, #0
   1c9c0:	beq.w	1cb00 <error@@Base+0x102c>
   1c9c4:	ldr.w	sl, [pc, #484]	; 1cbac <error@@Base+0x10d8>
   1c9c8:	vmov	s16, fp
   1c9cc:	ldr	r6, [pc, #480]	; (1cbb0 <error@@Base+0x10dc>)
   1c9ce:	movs	r7, #0
   1c9d0:	add	sl, pc
   1c9d2:	ldr.w	r8, [pc, #480]	; 1cbb4 <error@@Base+0x10e0>
   1c9d6:	add	r6, pc
   1c9d8:	mov	r5, r7
   1c9da:	mov	fp, sl
   1c9dc:	vmov	sl, s17
   1c9e0:	mov	r2, r6
   1c9e2:	add	r8, pc
   1c9e4:	mov	r6, r9
   1c9e6:	mov	r9, r2
   1c9e8:	lsrs	r2, r5, #5
   1c9ea:	and.w	r1, r5, #31
   1c9ee:	movs	r4, #1
   1c9f0:	ldr.w	r2, [r3, r2, lsl #2]
   1c9f4:	lsls	r4, r1
   1c9f6:	ands	r4, r2
   1c9f8:	bne.n	1ca42 <error@@Base+0xf6e>
   1c9fa:	lsls	r1, r5, #1
   1c9fc:	mov	r0, fp
   1c9fe:	str	r1, [sp, #20]
   1ca00:	bl	1bc5c <error@@Base+0x188>
   1ca04:	ldr	r1, [sp, #20]
   1ca06:	mov	r0, r6
   1ca08:	blx	4310 <BN_set_word@plt>
   1ca0c:	cmp	r0, #0
   1ca0e:	beq.n	1cb04 <error@@Base+0x1030>
   1ca10:	ldr.w	r2, [r9, #4]
   1ca14:	mov	r1, r6
   1ca16:	mov	r0, r6
   1ca18:	blx	4750 <BN_add@plt>
   1ca1c:	cmp	r0, #0
   1ca1e:	beq.n	1cb0c <error@@Base+0x1038>
   1ca20:	ldr	r2, [sp, #24]
   1ca22:	movs	r1, #4
   1ca24:	ldr.w	r3, [r9]
   1ca28:	subs	r0, r2, #2
   1ca2a:	str	r6, [sp, #8]
   1ca2c:	str	r0, [sp, #0]
   1ca2e:	movs	r2, #2
   1ca30:	mov	r0, sl
   1ca32:	str	r4, [sp, #4]
   1ca34:	bl	1c338 <error@@Base+0x864>
   1ca38:	adds	r3, r0, #1
   1ca3a:	beq.n	1caa4 <error@@Base+0xfd0>
   1ca3c:	ldr.w	r3, [r9, #12]
   1ca40:	adds	r7, #1
   1ca42:	ldr.w	r2, [r8, #8]
   1ca46:	adds	r5, #1
   1ca48:	cmp	r2, r5
   1ca4a:	bhi.n	1c9e8 <error@@Base+0xf14>
   1ca4c:	vmov	fp, s16
   1ca50:	movs	r4, #0
   1ca52:	mov	r0, fp
   1ca54:	str	r3, [sp, #20]
   1ca56:	ldr	r5, [pc, #352]	; (1cbb8 <error@@Base+0x10e4>)
   1ca58:	blx	4a94 <time@plt>
   1ca5c:	ldr	r3, [sp, #20]
   1ca5e:	add	r5, pc
   1ca60:	mov	r0, r3
   1ca62:	blx	453c <free@plt+0x4>
   1ca66:	ldr.w	r0, [r5, #160]	; 0xa0
   1ca6a:	blx	453c <free@plt+0x4>
   1ca6e:	ldr.w	r0, [r5, #152]	; 0x98
   1ca72:	blx	453c <free@plt+0x4>
   1ca76:	mov	r0, fp
   1ca78:	blx	4914 <ctime@plt>
   1ca7c:	mov	r2, r7
   1ca7e:	mov	r1, r0
   1ca80:	ldr	r0, [pc, #312]	; (1cbbc <error@@Base+0x10e8>)
   1ca82:	add	r0, pc
   1ca84:	bl	1bb60 <error@@Base+0x8c>
   1ca88:	ldr	r2, [pc, #308]	; (1cbc0 <error@@Base+0x10ec>)
   1ca8a:	ldr	r3, [pc, #232]	; (1cb74 <error@@Base+0x10a0>)
   1ca8c:	add	r2, pc
   1ca8e:	ldr	r3, [r2, r3]
   1ca90:	ldr	r2, [r3, #0]
   1ca92:	ldr	r3, [sp, #44]	; 0x2c
   1ca94:	eors	r2, r3
   1ca96:	bne.n	1cb14 <error@@Base+0x1040>
   1ca98:	mov	r0, r4
   1ca9a:	add	sp, #52	; 0x34
   1ca9c:	vpop	{d8}
   1caa0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1caa4:	vmov	fp, s16
   1caa8:	mov	r4, r0
   1caaa:	ldr.w	r3, [r9, #12]
   1caae:	b.n	1ca52 <error@@Base+0xf7e>
   1cab0:	ldr	r0, [pc, #272]	; (1cbc4 <error@@Base+0x10f0>)
   1cab2:	movs	r2, #127	; 0x7f
   1cab4:	movs	r4, #127	; 0x7f
   1cab6:	add	r0, pc
   1cab8:	bl	1bb60 <error@@Base+0x8c>
   1cabc:	ldr.w	r2, [r7, #148]	; 0x94
   1cac0:	str.w	r4, [r7, #144]	; 0x90
   1cac4:	cmp.w	r2, #33292288	; 0x1fc0000
   1cac8:	bls.w	1c966 <error@@Base+0xe92>
   1cacc:	ldr	r0, [pc, #248]	; (1cbc8 <error@@Base+0x10f4>)
   1cace:	lsls	r2, r2, #2
   1cad0:	mov	r1, r4
   1cad2:	add	r0, pc
   1cad4:	bl	1bb60 <error@@Base+0x8c>
   1cad8:	ldr	r2, [pc, #240]	; (1cbcc <error@@Base+0x10f8>)
   1cada:	add	r2, pc
   1cadc:	ldr.w	r3, [r2, #144]	; 0x90
   1cae0:	lsls	r3, r3, #18
   1cae2:	str.w	r3, [r2, #148]	; 0x94
   1cae6:	b.n	1c736 <error@@Base+0xc62>
   1cae8:	movs	r3, #1
   1caea:	mov	r1, r6
   1caec:	mov	r2, r3
   1caee:	blx	4bd4 <BN_rand@plt>
   1caf2:	cmp	r0, #0
   1caf4:	bne.w	1c7b0 <error@@Base+0xcdc>
   1caf8:	ldr	r0, [pc, #212]	; (1cbd0 <error@@Base+0x10fc>)
   1cafa:	add	r0, pc
   1cafc:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1cb00:	mov	r4, r7
   1cb02:	b.n	1ca52 <error@@Base+0xf7e>
   1cb04:	ldr	r0, [pc, #204]	; (1cbd4 <error@@Base+0x1100>)
   1cb06:	add	r0, pc
   1cb08:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1cb0c:	ldr	r0, [pc, #200]	; (1cbd8 <error@@Base+0x1104>)
   1cb0e:	add	r0, pc
   1cb10:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1cb14:	blx	4b40 <__stack_chk_fail@plt>
   1cb18:	ldr	r0, [pc, #192]	; (1cbdc <error@@Base+0x1108>)
   1cb1a:	mov	r1, r3
   1cb1c:	mov.w	r2, #512	; 0x200
   1cb20:	mov.w	r4, #4294967295	; 0xffffffff
   1cb24:	add	r0, pc
   1cb26:	bl	1bad4 <error@@Base>
   1cb2a:	b.n	1ca88 <error@@Base+0xfb4>
   1cb2c:	ldr	r0, [pc, #176]	; (1cbe0 <error@@Base+0x110c>)
   1cb2e:	mov	r1, r3
   1cb30:	mov.w	r2, #65536	; 0x10000
   1cb34:	mov.w	r4, #4294967295	; 0xffffffff
   1cb38:	add	r0, pc
   1cb3a:	bl	1bad4 <error@@Base>
   1cb3e:	b.n	1ca88 <error@@Base+0xfb4>
   1cb40:	ldr	r0, [pc, #160]	; (1cbe4 <error@@Base+0x1110>)
   1cb42:	movs	r2, #127	; 0x7f
   1cb44:	movs	r1, #8
   1cb46:	mov.w	r4, #4294967295	; 0xffffffff
   1cb4a:	add	r0, pc
   1cb4c:	bl	1bad4 <error@@Base>
   1cb50:	b.n	1ca88 <error@@Base+0xfb4>
   1cb52:	sub.w	r7, r7, #65536	; 0x10000
   1cb56:	str.w	r7, [r4, #148]	; 0x94
   1cb5a:	b.n	1c764 <error@@Base+0xc90>
   1cb5c:	ldr	r0, [pc, #136]	; (1cbe8 <error@@Base+0x1114>)
   1cb5e:	add	r0, pc
   1cb60:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1cb64:	ldr	r0, [pc, #132]	; (1cbec <error@@Base+0x1118>)
   1cb66:	add	r0, pc
   1cb68:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1cb6c:	ldr	r0, [pc, #128]	; (1cbf0 <error@@Base+0x111c>)
   1cb6e:	add	r0, pc
   1cb70:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1cb74:	lsls	r4, r2, #22
   1cb76:	movs	r0, r0
   1cb78:	strb	r6, [r2, #9]
   1cb7a:	movs	r4, r0
   1cb7c:	strh	r2, [r4, r5]
   1cb7e:	movs	r4, r0
   1cb80:	strb	r6, [r4, #7]
   1cb82:	movs	r4, r0
   1cb84:	strb	r4, [r7, #5]
   1cb86:	movs	r4, r0
   1cb88:	ldrsh	r2, [r0, r3]
   1cb8a:	movs	r1, r0
   1cb8c:	ldrsh	r2, [r2, r3]
   1cb8e:	movs	r1, r0
   1cb90:	strb	r6, [r7, #2]
   1cb92:	movs	r4, r0
   1cb94:	strb	r0, [r7, #2]
   1cb96:	movs	r4, r0
   1cb98:	strb	r6, [r3, #0]
   1cb9a:	movs	r4, r0
   1cb9c:	ldr	r0, [r4, #124]	; 0x7c
   1cb9e:	movs	r4, r0
   1cba0:	ldrb	r4, [r3, r2]
   1cba2:	movs	r1, r0
   1cba4:	ldr	r4, [r7, #120]	; 0x78
   1cba6:	movs	r4, r0
   1cba8:	ldrb	r2, [r0, r5]
   1cbaa:	movs	r1, r0
   1cbac:	ldrb	r4, [r6, r4]
   1cbae:	movs	r1, r0
   1cbb0:	ldr	r2, [r3, #116]	; 0x74
   1cbb2:	movs	r4, r0
   1cbb4:	ldr	r6, [r1, #116]	; 0x74
   1cbb6:	movs	r4, r0
   1cbb8:	ldr	r2, [r2, #108]	; 0x6c
   1cbba:	movs	r4, r0
   1cbbc:	ldrb	r6, [r7, r2]
   1cbbe:	movs	r1, r0
   1cbc0:	ldr	r7, [pc, #736]	; (1cea4 <error@@Base+0x13d0>)
   1cbc2:	movs	r4, r0
   1cbc4:	ldrh	r6, [r5, r4]
   1cbc6:	movs	r1, r0
   1cbc8:	ldrh	r6, [r3, r5]
   1cbca:	movs	r1, r0
   1cbcc:	ldr	r6, [r2, #100]	; 0x64
   1cbce:	movs	r4, r0
   1cbd0:	ldrh	r6, [r5, r5]
   1cbd2:	movs	r1, r0
   1cbd4:	ldrb	r6, [r2, r0]
   1cbd6:	movs	r1, r0
   1cbd8:	ldrb	r2, [r4, r0]
   1cbda:	movs	r1, r0
   1cbdc:	ldrh	r0, [r5, r2]
   1cbde:	movs	r1, r0
   1cbe0:	ldrh	r4, [r7, r1]
   1cbe2:	movs	r1, r0
   1cbe4:	ldrh	r6, [r7, r0]
   1cbe6:	movs	r1, r0
   1cbe8:	ldrh	r2, [r7, r3]
   1cbea:	movs	r1, r0
   1cbec:	ldrh	r2, [r2, r4]
   1cbee:	movs	r1, r0
   1cbf0:	ldrh	r2, [r3, r4]
   1cbf2:	movs	r1, r0
   1cbf4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cbf8:	cmp	r2, #3
   1cbfa:	vpush	{d8-d11}
   1cbfe:	sub	sp, #84	; 0x54
   1cc00:	str	r1, [sp, #52]	; 0x34
   1cc02:	ldr.w	r1, [pc, #1428]	; 1d198 <error@@Base+0x16c4>
   1cc06:	str	r3, [sp, #40]	; 0x28
   1cc08:	ldr.w	r3, [pc, #1424]	; 1d19c <error@@Base+0x16c8>
   1cc0c:	add	r1, pc
   1cc0e:	str	r2, [sp, #32]
   1cc10:	ldr	r3, [r1, r3]
   1cc12:	ldr	r3, [r3, #0]
   1cc14:	str	r3, [sp, #76]	; 0x4c
   1cc16:	mov.w	r3, #0
   1cc1a:	ldr	r3, [sp, #152]	; 0x98
   1cc1c:	str	r3, [sp, #16]
   1cc1e:	ldr	r3, [sp, #160]	; 0xa0
   1cc20:	bls.w	1d154 <error@@Base+0x1680>
   1cc24:	ldr	r2, [sp, #156]	; 0x9c
   1cc26:	vmov	s18, r0
   1cc2a:	add.w	r9, r3, r2
   1cc2e:	cmp	r3, #0
   1cc30:	beq.w	1d12a <error@@Base+0x1656>
   1cc34:	add	r4, sp, #68	; 0x44
   1cc36:	mov	r0, r4
   1cc38:	blx	4a94 <time@plt>
   1cc3c:	blx	48fc <BN_new@plt>
   1cc40:	vmov	s19, r0
   1cc44:	cmp	r0, #0
   1cc46:	beq.w	1d18c <error@@Base+0x16b8>
   1cc4a:	blx	48fc <BN_new@plt>
   1cc4e:	vmov	s21, r0
   1cc52:	cmp	r0, #0
   1cc54:	beq.w	1d18c <error@@Base+0x16b8>
   1cc58:	mov	r0, r4
   1cc5a:	blx	4914 <ctime@plt>
   1cc5e:	ldr	r3, [sp, #40]	; 0x28
   1cc60:	ldr	r2, [sp, #32]
   1cc62:	mov	r1, r0
   1cc64:	ldr.w	r0, [pc, #1336]	; 1d1a0 <error@@Base+0x16cc>
   1cc68:	add	r0, pc
   1cc6a:	bl	1bc5c <error@@Base+0x188>
   1cc6e:	ldr	r5, [sp, #16]
   1cc70:	cbz	r5, 1ccb8 <error@@Base+0x11e4>
   1cc72:	ldr.w	r1, [pc, #1328]	; 1d1a4 <error@@Base+0x16d0>
   1cc76:	mov	r0, r5
   1cc78:	movs	r3, #0
   1cc7a:	str	r3, [sp, #72]	; 0x48
   1cc7c:	add	r1, pc
   1cc7e:	blx	4808 <fopen64@plt>
   1cc82:	mov	r4, r0
   1cc84:	cbz	r0, 1ccb8 <error@@Base+0x11e4>
   1cc86:	ldr.w	r1, [pc, #1312]	; 1d1a8 <error@@Base+0x16d4>
   1cc8a:	add	r2, sp, #72	; 0x48
   1cc8c:	add	r1, pc
   1cc8e:	blx	4174 <__isoc99_fscanf@plt>
   1cc92:	cmp	r0, #0
   1cc94:	ble.w	1d142 <error@@Base+0x166e>
   1cc98:	ldr.w	r0, [pc, #1296]	; 1d1ac <error@@Base+0x16d8>
   1cc9c:	ldr	r2, [sp, #72]	; 0x48
   1cc9e:	ldr	r1, [sp, #16]
   1cca0:	add	r0, pc
   1cca2:	bl	1bb60 <error@@Base+0x8c>
   1cca6:	mov	r0, r4
   1cca8:	blx	4234 <fclose@plt>
   1ccac:	ldr	r2, [sp, #156]	; 0x9c
   1ccae:	ldr	r3, [sp, #72]	; 0x48
   1ccb0:	cmp	r2, r3
   1ccb2:	it	cc
   1ccb4:	movcc	r2, r3
   1ccb6:	str	r2, [sp, #156]	; 0x9c
   1ccb8:	cmp.w	r9, #4294967295	; 0xffffffff
   1ccbc:	beq.w	1d11e <error@@Base+0x164a>
   1ccc0:	ldr.w	r0, [pc, #1260]	; 1d1b0 <error@@Base+0x16dc>
   1ccc4:	mov	r2, r9
   1ccc6:	ldr	r1, [sp, #156]	; 0x9c
   1ccc8:	add	r0, pc
   1ccca:	bl	1bc08 <error@@Base+0x134>
   1ccce:	movw	r0, #8293	; 0x2065
   1ccd2:	movs	r4, #0
   1ccd4:	str	r4, [sp, #44]	; 0x2c
   1ccd6:	bl	1d924 <error@@Base+0x1e50>
   1ccda:	ldr	r2, [sp, #156]	; 0x9c
   1ccdc:	mvn.w	r3, #99	; 0x63
   1cce0:	ldr.w	fp, [pc, #1232]	; 1d1b4 <error@@Base+0x16e0>
   1cce4:	str	r4, [sp, #48]	; 0x30
   1cce6:	mul.w	r3, r3, r2
   1ccea:	add	fp, pc
   1ccec:	str	r3, [sp, #36]	; 0x24
   1ccee:	ldr.w	r3, [pc, #1224]	; 1d1b8 <error@@Base+0x16e4>
   1ccf2:	add	r3, pc
   1ccf4:	vmov	s20, r3
   1ccf8:	ldr.w	r3, [pc, #1216]	; 1d1bc <error@@Base+0x16e8>
   1ccfc:	add	r3, pc
   1ccfe:	vmov	s22, r3
   1cd02:	mov	r5, r0
   1cd04:	vmov	r2, s18
   1cd08:	movw	r1, #8293	; 0x2065
   1cd0c:	mov	r0, r5
   1cd0e:	blx	4240 <fgets@plt>
   1cd12:	cmp	r4, r9
   1cd14:	ite	cs
   1cd16:	movcs	r3, #0
   1cd18:	movcc	r3, #1
   1cd1a:	cmp	r0, #0
   1cd1c:	ite	ne
   1cd1e:	movne	r0, r3
   1cd20:	moveq	r0, #0
   1cd22:	cmp	r0, #0
   1cd24:	beq.w	1d038 <error@@Base+0x1564>
   1cd28:	ldr	r3, [sp, #156]	; 0x9c
   1cd2a:	adds	r4, #1
   1cd2c:	cmp	r3, r4
   1cd2e:	bcs.w	1cfb8 <error@@Base+0x14e4>
   1cd32:	ldr	r3, [sp, #16]
   1cd34:	cbz	r3, 1cd3e <error@@Base+0x126a>
   1cd36:	mov	r1, r4
   1cd38:	mov	r0, r3
   1cd3a:	bl	1c4e8 <error@@Base+0xa14>
   1cd3e:	bl	1f9b0 <error@@Base+0x3edc>
   1cd42:	ldr.w	r7, [fp, #176]	; 0xb0
   1cd46:	mov	r6, r0
   1cd48:	str	r0, [sp, #72]	; 0x48
   1cd4a:	cmp	r7, #0
   1cd4c:	beq.w	1cf88 <error@@Base+0x14b4>
   1cd50:	ldr.w	r1, [fp, #180]	; 0xb4
   1cd54:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   1cd58:	cmp.w	r0, #300	; 0x12c
   1cd5c:	blt.n	1ce00 <error@@Base+0x132c>
   1cd5e:	ldr	r3, [sp, #156]	; 0x9c
   1cd60:	mov	r1, r7
   1cd62:	mov	r0, r6
   1cd64:	str.w	r6, [fp, #180]	; 0xb4
   1cd68:	sub.w	r8, r4, r3
   1cd6c:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   1cd70:	add.w	sl, sp, #72	; 0x48
   1cd74:	ldr	r3, [sp, #156]	; 0x9c
   1cd76:	vmov	s15, r8
   1cd7a:	sub.w	r7, r9, r4
   1cd7e:	sub.w	r3, r9, r3
   1cd82:	str	r3, [sp, #20]
   1cd84:	vcvt.f64.u32	d7, s15
   1cd88:	mov	r6, r0
   1cd8a:	mov	r0, sl
   1cd8c:	vmov	s13, r6
   1cd90:	vcvt.f64.s32	d6, s13
   1cd94:	vdiv.f64	d8, d6, d7
   1cd98:	blx	4a94 <time@plt>
   1cd9c:	cmp.w	r9, #4294967295	; 0xffffffff
   1cda0:	ldr	r3, [sp, #20]
   1cda2:	beq.w	1d01a <error@@Base+0x1546>
   1cda6:	mov	r1, r3
   1cda8:	str	r3, [sp, #28]
   1cdaa:	ldr	r3, [sp, #36]	; 0x24
   1cdac:	movs	r0, #100	; 0x64
   1cdae:	mla	r0, r0, r4, r3
   1cdb2:	bl	2c250 <mkdtemp@@Base+0x1140>
   1cdb6:	vmov	s15, r7
   1cdba:	vcvt.f64.u32	d7, s15
   1cdbe:	vmul.f64	d7, d7, d8
   1cdc2:	vcvt.u32.f64	s15, d7
   1cdc6:	str	r0, [sp, #24]
   1cdc8:	vmov	r0, s15
   1cdcc:	bl	1c414 <error@@Base+0x940>
   1cdd0:	bl	1d9d0 <error@@Base+0x1efc>
   1cdd4:	mov	r7, r0
   1cdd6:	mov	r0, sl
   1cdd8:	blx	4914 <ctime@plt>
   1cddc:	str	r0, [sp, #20]
   1cdde:	mov	r0, r6
   1cde0:	bl	1c414 <error@@Base+0x940>
   1cde4:	ldr	r2, [sp, #24]
   1cde6:	ldr	r1, [sp, #20]
   1cde8:	ldr	r3, [sp, #28]
   1cdea:	str	r2, [sp, #0]
   1cdec:	mov	r2, r8
   1cdee:	str	r7, [sp, #8]
   1cdf0:	str	r0, [sp, #4]
   1cdf2:	ldr	r0, [pc, #972]	; (1d1c0 <error@@Base+0x16ec>)
   1cdf4:	add	r0, pc
   1cdf6:	bl	1bb60 <error@@Base+0x8c>
   1cdfa:	mov	r0, r7
   1cdfc:	blx	453c <free@plt+0x4>
   1ce00:	mov	r0, r5
   1ce02:	blx	4768 <strlen@plt>
   1ce06:	cmp	r0, #13
   1ce08:	bls.w	1cf7c <error@@Base+0x14a8>
   1ce0c:	ldrb	r3, [r5, #0]
   1ce0e:	and.w	r3, r3, #253	; 0xfd
   1ce12:	cmp	r3, #33	; 0x21
   1ce14:	beq.w	1cf7c <error@@Base+0x14a8>
   1ce18:	add	r1, sp, #64	; 0x40
   1ce1a:	add.w	r0, r5, #14
   1ce1e:	movs	r2, #10
   1ce20:	str	r1, [sp, #20]
   1ce22:	str	r0, [sp, #64]	; 0x40
   1ce24:	blx	47a4 <strtoul@plt>
   1ce28:	ldr	r1, [sp, #20]
   1ce2a:	movs	r2, #10
   1ce2c:	mov	r6, r0
   1ce2e:	ldr	r0, [sp, #64]	; 0x40
   1ce30:	blx	47a4 <strtoul@plt>
   1ce34:	ldr	r1, [sp, #20]
   1ce36:	ands.w	r3, r0, #1
   1ce3a:	mov	sl, r0
   1ce3c:	str	r3, [sp, #24]
   1ce3e:	bne.w	1cfc4 <error@@Base+0x14f0>
   1ce42:	movs	r2, #10
   1ce44:	ldr	r0, [sp, #64]	; 0x40
   1ce46:	str	r1, [sp, #20]
   1ce48:	blx	47a4 <strtoul@plt>
   1ce4c:	ldr	r1, [sp, #20]
   1ce4e:	movs	r2, #10
   1ce50:	mov	r3, r0
   1ce52:	ldr	r0, [sp, #64]	; 0x40
   1ce54:	str	r3, [sp, #28]
   1ce56:	blx	47a4 <strtoul@plt>
   1ce5a:	ldr	r1, [sp, #20]
   1ce5c:	movs	r2, #16
   1ce5e:	mov	r7, r0
   1ce60:	ldr	r0, [sp, #64]	; 0x40
   1ce62:	blx	47a4 <strtoul@plt>
   1ce66:	ldr	r3, [sp, #64]	; 0x40
   1ce68:	vmov	r1, s22
   1ce6c:	str	r3, [sp, #20]
   1ce6e:	mov	r8, r0
   1ce70:	mov	r0, r3
   1ce72:	blx	4d58 <strspn@plt>
   1ce76:	ldr	r3, [sp, #20]
   1ce78:	cmp	r6, #4
   1ce7a:	add	r0, r3
   1ce7c:	str	r0, [sp, #64]	; 0x40
   1ce7e:	beq.w	1cfd0 <error@@Base+0x14fc>
   1ce82:	bhi.w	1cf8e <error@@Base+0x14ba>
   1ce86:	ldr	r0, [pc, #828]	; (1d1c4 <error@@Base+0x16f0>)
   1ce88:	mov	r1, r4
   1ce8a:	mov	r2, r6
   1ce8c:	add	r0, pc
   1ce8e:	bl	1bc5c <error@@Base+0x188>
   1ce92:	ldr	r1, [sp, #64]	; 0x40
   1ce94:	add	r0, sp, #60	; 0x3c
   1ce96:	vstr	s19, [sp, #60]	; 0x3c
   1ce9a:	blx	469c <BN_hex2bn@plt>
   1ce9e:	cmp	r0, #0
   1cea0:	beq.w	1d164 <error@@Base+0x1690>
   1cea4:	vmov	r1, s19
   1cea8:	movs	r2, #1
   1ceaa:	vmov	r0, s21
   1ceae:	blx	4ad0 <BN_rshift@plt>
   1ceb2:	cmp	r0, #0
   1ceb4:	beq.w	1d174 <error@@Base+0x16a0>
   1ceb8:	vmov	r0, s19
   1cebc:	blx	4438 <BN_num_bits@plt>
   1cec0:	adds	r3, r7, #1
   1cec2:	cmp	r0, r3
   1cec4:	bne.n	1cfaa <error@@Base+0x14d6>
   1cec6:	cmp.w	r7, #510	; 0x1fe
   1ceca:	bls.w	1d0cc <error@@Base+0x15f8>
   1cece:	tst.w	sl, #4
   1ced2:	itet	ne
   1ced4:	ldrdne	r3, r2, [sp, #28]
   1ced8:	ldreq	r3, [sp, #32]
   1ceda:	addne	r3, r3, r2
   1cedc:	str	r3, [sp, #20]
   1cede:	cmp.w	r8, #0
   1cee2:	beq.w	1d0a0 <error@@Base+0x15cc>
   1cee6:	ldr	r3, [sp, #40]	; 0x28
   1cee8:	cmp	r3, #0
   1ceea:	it	ne
   1ceec:	cmpne	r8, r3
   1ceee:	bne.w	1d0bc <error@@Base+0x15e8>
   1cef2:	ldr	r6, [sp, #44]	; 0x2c
   1cef4:	movs	r3, #0
   1cef6:	movs	r1, #1
   1cef8:	vmov	r0, s21
   1cefc:	mov	r2, r3
   1cefe:	add	r6, r1
   1cf00:	str	r6, [sp, #44]	; 0x2c
   1cf02:	blx	4744 <BN_is_prime_ex@plt>
   1cf06:	cmp	r0, #0
   1cf08:	blt.w	1d16c <error@@Base+0x1698>
   1cf0c:	beq.w	1d0da <error@@Base+0x1606>
   1cf10:	movs	r3, #0
   1cf12:	vmov	r0, s19
   1cf16:	ldr	r1, [sp, #32]
   1cf18:	mov	r2, r3
   1cf1a:	blx	4744 <BN_is_prime_ex@plt>
   1cf1e:	cmp	r0, #0
   1cf20:	blt.w	1d16c <error@@Base+0x1698>
   1cf24:	mov	r1, r4
   1cf26:	beq.w	1d114 <error@@Base+0x1640>
   1cf2a:	ldr	r0, [pc, #668]	; (1d1c8 <error@@Base+0x16f4>)
   1cf2c:	add	r0, pc
   1cf2e:	bl	1bc08 <error@@Base+0x134>
   1cf32:	ldr	r1, [sp, #32]
   1cf34:	movs	r3, #0
   1cf36:	vmov	r0, s21
   1cf3a:	subs	r1, #1
   1cf3c:	mov	r2, r3
   1cf3e:	blx	4744 <BN_is_prime_ex@plt>
   1cf42:	cmp	r0, #0
   1cf44:	blt.w	1d16c <error@@Base+0x1698>
   1cf48:	mov	r1, r4
   1cf4a:	beq.w	1d0e6 <error@@Base+0x1612>
   1cf4e:	ldr	r0, [pc, #636]	; (1d1cc <error@@Base+0x16f8>)
   1cf50:	add	r0, pc
   1cf52:	bl	1bc08 <error@@Base+0x134>
   1cf56:	vmov	r3, s19
   1cf5a:	ldr	r0, [sp, #52]	; 0x34
   1cf5c:	orr.w	r2, sl, #4
   1cf60:	movs	r1, #2
   1cf62:	str	r7, [sp, #0]
   1cf64:	strd	r8, r3, [sp, #4]
   1cf68:	ldr	r3, [sp, #20]
   1cf6a:	bl	1c338 <error@@Base+0x864>
   1cf6e:	cmp	r0, #0
   1cf70:	bne.w	1d14e <error@@Base+0x167a>
   1cf74:	ldr	r3, [sp, #48]	; 0x30
   1cf76:	adds	r3, #1
   1cf78:	str	r3, [sp, #48]	; 0x30
   1cf7a:	b.n	1cd04 <error@@Base+0x1230>
   1cf7c:	vmov	r0, s20
   1cf80:	mov	r1, r4
   1cf82:	bl	1bc5c <error@@Base+0x188>
   1cf86:	b.n	1cd04 <error@@Base+0x1230>
   1cf88:	strd	r0, r0, [fp, #176]	; 0xb0
   1cf8c:	b.n	1ce00 <error@@Base+0x132c>
   1cf8e:	cmp	r6, #5
   1cf90:	beq.w	1ce86 <error@@Base+0x13b2>
   1cf94:	ldr	r0, [pc, #568]	; (1d1d0 <error@@Base+0x16fc>)
   1cf96:	add	r0, pc
   1cf98:	bl	1bc5c <error@@Base+0x188>
   1cf9c:	vmov	r0, s19
   1cfa0:	blx	4438 <BN_num_bits@plt>
   1cfa4:	adds	r3, r7, #1
   1cfa6:	cmp	r0, r3
   1cfa8:	beq.n	1cec6 <error@@Base+0x13f2>
   1cfaa:	ldr	r0, [pc, #552]	; (1d1d4 <error@@Base+0x1700>)
   1cfac:	mov	r2, r7
   1cfae:	mov	r1, r4
   1cfb0:	add	r0, pc
   1cfb2:	bl	1bc5c <error@@Base+0x188>
   1cfb6:	b.n	1cd04 <error@@Base+0x1230>
   1cfb8:	ldr	r0, [pc, #540]	; (1d1d8 <error@@Base+0x1704>)
   1cfba:	mov	r1, r4
   1cfbc:	add	r0, pc
   1cfbe:	bl	1bcb0 <error@@Base+0x1dc>
   1cfc2:	b.n	1cd04 <error@@Base+0x1230>
   1cfc4:	ldr	r0, [pc, #532]	; (1d1dc <error@@Base+0x1708>)
   1cfc6:	mov	r1, r4
   1cfc8:	add	r0, pc
   1cfca:	bl	1bc5c <error@@Base+0x188>
   1cfce:	b.n	1cd04 <error@@Base+0x1230>
   1cfd0:	ldr	r0, [pc, #524]	; (1d1e0 <error@@Base+0x170c>)
   1cfd2:	mov	r1, r4
   1cfd4:	mov	r2, r6
   1cfd6:	add	r0, pc
   1cfd8:	bl	1bc5c <error@@Base+0x188>
   1cfdc:	ldr	r1, [sp, #64]	; 0x40
   1cfde:	add	r0, sp, #60	; 0x3c
   1cfe0:	vstr	s21, [sp, #60]	; 0x3c
   1cfe4:	blx	469c <BN_hex2bn@plt>
   1cfe8:	cmp	r0, #0
   1cfea:	beq.w	1d164 <error@@Base+0x1690>
   1cfee:	vmov	r1, s21
   1cff2:	movs	r2, #1
   1cff4:	vmov	r0, s19
   1cff8:	blx	4040 <BN_lshift@plt>
   1cffc:	cmp	r0, #0
   1cffe:	beq.w	1d184 <error@@Base+0x16b0>
   1d002:	vmov	r0, s19
   1d006:	movs	r1, #1
   1d008:	blx	4548 <BN_add_word@plt>
   1d00c:	cmp	r0, #0
   1d00e:	beq.w	1d17c <error@@Base+0x16a8>
   1d012:	ldr.w	r8, [sp, #24]
   1d016:	adds	r7, #1
   1d018:	b.n	1ceb8 <error@@Base+0x13e4>
   1d01a:	mov	r0, sl
   1d01c:	blx	4914 <ctime@plt>
   1d020:	str	r0, [sp, #20]
   1d022:	mov	r0, r6
   1d024:	bl	1c414 <error@@Base+0x940>
   1d028:	ldr	r1, [sp, #20]
   1d02a:	mov	r2, r8
   1d02c:	mov	r3, r0
   1d02e:	ldr	r0, [pc, #436]	; (1d1e4 <error@@Base+0x1710>)
   1d030:	add	r0, pc
   1d032:	bl	1bb60 <error@@Base+0x8c>
   1d036:	b.n	1ce00 <error@@Base+0x132c>
   1d038:	mov	r4, r0
   1d03a:	add	r6, sp, #72	; 0x48
   1d03c:	mov	r0, r6
   1d03e:	blx	4a94 <time@plt>
   1d042:	mov	r0, r5
   1d044:	blx	453c <free@plt+0x4>
   1d048:	vmov	r0, s19
   1d04c:	blx	4fe4 <BN_free@plt>
   1d050:	vmov	r0, s21
   1d054:	blx	4fe4 <BN_free@plt>
   1d058:	ldr	r3, [sp, #16]
   1d05a:	cbz	r3, 1d062 <error@@Base+0x158e>
   1d05c:	mov	r0, r3
   1d05e:	blx	4798 <unlink@plt>
   1d062:	mov	r0, r6
   1d064:	ldr	r5, [pc, #384]	; (1d1e8 <error@@Base+0x1714>)
   1d066:	blx	4914 <ctime@plt>
   1d06a:	add	r5, pc
   1d06c:	mov	r6, r0
   1d06e:	ldrd	r1, r0, [sp, #68]	; 0x44
   1d072:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   1d076:	ldrd	r3, r2, [sp, #44]	; 0x2c
   1d07a:	mov	r1, r6
   1d07c:	str	r0, [sp, #0]
   1d07e:	mov	r0, r5
   1d080:	bl	1bb60 <error@@Base+0x8c>
   1d084:	ldr	r2, [pc, #356]	; (1d1ec <error@@Base+0x1718>)
   1d086:	ldr	r3, [pc, #276]	; (1d19c <error@@Base+0x16c8>)
   1d088:	add	r2, pc
   1d08a:	ldr	r3, [r2, r3]
   1d08c:	ldr	r2, [r3, #0]
   1d08e:	ldr	r3, [sp, #76]	; 0x4c
   1d090:	eors	r2, r3
   1d092:	bne.n	1d194 <error@@Base+0x16c0>
   1d094:	mov	r0, r4
   1d096:	add	sp, #84	; 0x54
   1d098:	vpop	{d8-d11}
   1d09c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d0a0:	vmov	r0, s19
   1d0a4:	movs	r1, #24
   1d0a6:	blx	47bc <BN_mod_word@plt>
   1d0aa:	cmp	r0, #11
   1d0ac:	bne.n	1d0f0 <error@@Base+0x161c>
   1d0ae:	ldr	r3, [sp, #40]	; 0x28
   1d0b0:	mov.w	r8, #2
   1d0b4:	bics.w	r3, r3, #2
   1d0b8:	beq.w	1cef2 <error@@Base+0x141e>
   1d0bc:	ldr	r0, [pc, #304]	; (1d1f0 <error@@Base+0x171c>)
   1d0be:	mov	r2, r8
   1d0c0:	ldr	r3, [sp, #40]	; 0x28
   1d0c2:	mov	r1, r4
   1d0c4:	add	r0, pc
   1d0c6:	bl	1bc5c <error@@Base+0x188>
   1d0ca:	b.n	1cd04 <error@@Base+0x1230>
   1d0cc:	ldr	r0, [pc, #292]	; (1d1f4 <error@@Base+0x1720>)
   1d0ce:	mov	r2, r7
   1d0d0:	mov	r1, r4
   1d0d2:	add	r0, pc
   1d0d4:	bl	1bc5c <error@@Base+0x188>
   1d0d8:	b.n	1cd04 <error@@Base+0x1230>
   1d0da:	ldr	r0, [pc, #284]	; (1d1f8 <error@@Base+0x1724>)
   1d0dc:	mov	r1, r4
   1d0de:	add	r0, pc
   1d0e0:	bl	1bc08 <error@@Base+0x134>
   1d0e4:	b.n	1cd04 <error@@Base+0x1230>
   1d0e6:	ldr	r0, [pc, #276]	; (1d1fc <error@@Base+0x1728>)
   1d0e8:	add	r0, pc
   1d0ea:	bl	1bc08 <error@@Base+0x134>
   1d0ee:	b.n	1cd04 <error@@Base+0x1230>
   1d0f0:	vmov	r0, s19
   1d0f4:	movs	r1, #10
   1d0f6:	blx	47bc <BN_mod_word@plt>
   1d0fa:	ldr	r3, [sp, #40]	; 0x28
   1d0fc:	bic.w	r0, r0, #4
   1d100:	cmp	r0, #3
   1d102:	bne.n	1d132 <error@@Base+0x165e>
   1d104:	cmp	r3, #5
   1d106:	it	ne
   1d108:	cmpne	r3, #0
   1d10a:	mov.w	r8, #5
   1d10e:	beq.w	1cef2 <error@@Base+0x141e>
   1d112:	b.n	1d0bc <error@@Base+0x15e8>
   1d114:	ldr	r0, [pc, #232]	; (1d200 <error@@Base+0x172c>)
   1d116:	add	r0, pc
   1d118:	bl	1bc08 <error@@Base+0x134>
   1d11c:	b.n	1cd04 <error@@Base+0x1230>
   1d11e:	ldr	r0, [pc, #228]	; (1d204 <error@@Base+0x1730>)
   1d120:	ldr	r1, [sp, #156]	; 0x9c
   1d122:	add	r0, pc
   1d124:	bl	1bc08 <error@@Base+0x134>
   1d128:	b.n	1ccce <error@@Base+0x11fa>
   1d12a:	bl	1c624 <error@@Base+0xb50>
   1d12e:	mov	r9, r0
   1d130:	b.n	1cc34 <error@@Base+0x1160>
   1d132:	cmp	r3, #0
   1d134:	bne.n	1d0bc <error@@Base+0x15e8>
   1d136:	ldr	r0, [pc, #208]	; (1d208 <error@@Base+0x1734>)
   1d138:	mov	r1, r4
   1d13a:	add	r0, pc
   1d13c:	bl	1bc5c <error@@Base+0x188>
   1d140:	b.n	1cd04 <error@@Base+0x1230>
   1d142:	ldr	r0, [pc, #200]	; (1d20c <error@@Base+0x1738>)
   1d144:	mov	r1, r5
   1d146:	add	r0, pc
   1d148:	bl	1bb60 <error@@Base+0x8c>
   1d14c:	b.n	1cca6 <error@@Base+0x11d2>
   1d14e:	mov.w	r4, #4294967295	; 0xffffffff
   1d152:	b.n	1d03a <error@@Base+0x1566>
   1d154:	ldr	r0, [pc, #184]	; (1d210 <error@@Base+0x173c>)
   1d156:	movs	r1, #4
   1d158:	mov.w	r4, #4294967295	; 0xffffffff
   1d15c:	add	r0, pc
   1d15e:	bl	1bad4 <error@@Base>
   1d162:	b.n	1d084 <error@@Base+0x15b0>
   1d164:	ldr	r0, [pc, #172]	; (1d214 <error@@Base+0x1740>)
   1d166:	add	r0, pc
   1d168:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1d16c:	ldr	r0, [pc, #168]	; (1d218 <error@@Base+0x1744>)
   1d16e:	add	r0, pc
   1d170:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1d174:	ldr	r0, [pc, #164]	; (1d21c <error@@Base+0x1748>)
   1d176:	add	r0, pc
   1d178:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1d17c:	ldr	r0, [pc, #160]	; (1d220 <error@@Base+0x174c>)
   1d17e:	add	r0, pc
   1d180:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1d184:	ldr	r0, [pc, #156]	; (1d224 <error@@Base+0x1750>)
   1d186:	add	r0, pc
   1d188:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1d18c:	ldr	r0, [pc, #152]	; (1d228 <error@@Base+0x1754>)
   1d18e:	add	r0, pc
   1d190:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1d194:	blx	4b40 <__stack_chk_fail@plt>
   1d198:	ldr	r6, [pc, #224]	; (1d27c <error@@Base+0x17a8>)
   1d19a:	movs	r4, r0
   1d19c:	lsls	r4, r2, #22
   1d19e:	movs	r0, r0
   1d1a0:	ldrh	r4, [r2, r4]
   1d1a2:	movs	r1, r0
   1d1a4:	lsrs	r4, r4, #5
   1d1a6:	movs	r1, r0
   1d1a8:	ldr	r4, [r5, r1]
   1d1aa:	movs	r1, r0
   1d1ac:	ldrh	r4, [r6, r4]
   1d1ae:	movs	r1, r0
   1d1b0:	ldrh	r4, [r2, r5]
   1d1b2:	movs	r1, r0
   1d1b4:	ldr	r6, [r0, #68]	; 0x44
   1d1b6:	movs	r4, r0
   1d1b8:	ldrh	r2, [r3, r7]
   1d1ba:	movs	r1, r0
   1d1bc:	adds	r0, r1, r3
   1d1be:	movs	r1, r0
   1d1c0:	ldrh	r4, [r4, r2]
   1d1c2:	movs	r1, r0
   1d1c4:	ldrh	r4, [r1, r3]
   1d1c6:	movs	r1, r0
   1d1c8:	ldrh	r4, [r5, r4]
   1d1ca:	movs	r1, r0
   1d1cc:	ldrh	r4, [r0, r5]
   1d1ce:	movs	r1, r0
   1d1d0:	ldr	r2, [r4, r7]
   1d1d2:	movs	r1, r0
   1d1d4:	ldr	r4, [r3, r7]
   1d1d6:	movs	r1, r0
   1d1d8:	ldr	r4, [r0, r2]
   1d1da:	movs	r1, r0
   1d1dc:	ldr	r0, [r4, r4]
   1d1de:	movs	r1, r0
   1d1e0:	ldr	r2, [r5, r4]
   1d1e2:	movs	r1, r0
   1d1e4:	ldr	r4, [r1, r1]
   1d1e6:	movs	r1, r0
   1d1e8:	ldrh	r6, [r1, r1]
   1d1ea:	movs	r1, r0
   1d1ec:	ldr	r1, [pc, #752]	; (1d4e0 <error@@Base+0x1a0c>)
   1d1ee:	movs	r4, r0
   1d1f0:	ldr	r0, [r0, r4]
   1d1f2:	movs	r1, r0
   1d1f4:	ldr	r6, [r2, r3]
   1d1f6:	movs	r1, r0
   1d1f8:	ldr	r6, [r6, r4]
   1d1fa:	movs	r1, r0
   1d1fc:	ldr	r4, [r2, r6]
   1d1fe:	movs	r1, r0
   1d200:	ldr	r2, [r5, r4]
   1d202:	movs	r1, r0
   1d204:	ldrsb	r2, [r3, r3]
   1d206:	movs	r1, r0
   1d208:	ldr	r6, [r4, r2]
   1d20a:	movs	r1, r0
   1d20c:	ldrsb	r2, [r5, r1]
   1d20e:	movs	r1, r0
   1d210:	ldrsb	r0, [r0, r0]
   1d212:	movs	r1, r0
   1d214:	ldrsb	r6, [r6, r6]
   1d216:	movs	r1, r0
   1d218:	ldr	r6, [r1, r2]
   1d21a:	movs	r1, r0
   1d21c:	ldrsb	r6, [r5, r7]
   1d21e:	movs	r1, r0
   1d220:	ldrsb	r6, [r0, r7]
   1d222:	movs	r1, r0
   1d224:	ldrsb	r2, [r5, r6]
   1d226:	movs	r1, r0
   1d228:	strb	r2, [r1, r3]
   1d22a:	movs	r1, r0
   1d22c:	ldr	r2, [pc, #780]	; (1d53c <error@@Base+0x1a68>)
   1d22e:	ldr	r3, [pc, #784]	; (1d540 <error@@Base+0x1a6c>)
   1d230:	add	r2, pc
   1d232:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1d236:	sub.w	sp, sp, #1048	; 0x418
   1d23a:	ldr	r3, [r2, r3]
   1d23c:	add.w	r8, sp, #7
   1d240:	ldr	r5, [pc, #768]	; (1d544 <error@@Base+0x1a70>)
   1d242:	mov	r6, r0
   1d244:	ands.w	r0, r1, #8
   1d248:	ldr	r3, [r3, #0]
   1d24a:	str.w	r3, [sp, #1044]	; 0x414
   1d24e:	mov.w	r3, #0
   1d252:	add	r5, pc
   1d254:	mov.w	r3, #13
   1d258:	and.w	r7, r1, #1
   1d25c:	mov	r4, r1
   1d25e:	strb.w	r3, [r8]
   1d262:	beq.w	1d3a0 <error@@Base+0x18cc>
   1d266:	ldr	r0, [pc, #736]	; (1d548 <error@@Base+0x1a74>)
   1d268:	add	r0, pc
   1d26a:	blx	424c <getenv@plt>
   1d26e:	cmp	r0, #0
   1d270:	beq.w	1d3c6 <error@@Base+0x18f2>
   1d274:	ldr	r0, [pc, #724]	; (1d54c <error@@Base+0x1a78>)
   1d276:	add	r0, pc
   1d278:	blx	424c <getenv@plt>
   1d27c:	cmp	r0, #0
   1d27e:	beq.n	1d35a <error@@Base+0x1886>
   1d280:	ldr	r7, [pc, #716]	; (1d550 <error@@Base+0x1a7c>)
   1d282:	add	r7, pc
   1d284:	mov	r0, r7
   1d286:	blx	424c <getenv@plt>
   1d28a:	cmp	r0, #0
   1d28c:	beq.w	1d3ce <error@@Base+0x18fa>
   1d290:	mov	r0, r7
   1d292:	blx	424c <getenv@plt>
   1d296:	mov	r8, r0
   1d298:	ands.w	sl, r4, #32768	; 0x8000
   1d29c:	beq.n	1d2a4 <error@@Base+0x17d0>
   1d29e:	ldr.w	sl, [pc, #692]	; 1d554 <error@@Base+0x1a80>
   1d2a2:	add	sl, pc
   1d2a4:	ldr	r3, [pc, #688]	; (1d558 <error@@Base+0x1a84>)
   1d2a6:	ldr	r3, [r5, r3]
   1d2a8:	ldr	r0, [r3, #0]
   1d2aa:	blx	46cc <fflush@plt>
   1d2ae:	cmp	r0, #0
   1d2b0:	bne.w	1d3ee <error@@Base+0x191a>
   1d2b4:	cmp.w	r8, #0
   1d2b8:	beq.w	1d532 <error@@Base+0x1a5e>
   1d2bc:	add	r7, sp, #12
   1d2be:	mov	r0, r7
   1d2c0:	blx	4ef4 <pipe@plt>
   1d2c4:	adds	r0, #1
   1d2c6:	beq.w	1d4de <error@@Base+0x1a0a>
   1d2ca:	movs	r1, #0
   1d2cc:	movs	r0, #17
   1d2ce:	bl	20fcc <error@@Base+0x54f8>
   1d2d2:	mov	r9, r0
   1d2d4:	blx	4d34 <fork@plt>
   1d2d8:	mov	r5, r0
   1d2da:	adds	r0, r5, #1
   1d2dc:	beq.w	1d50c <error@@Base+0x1a38>
   1d2e0:	cmp	r5, #0
   1d2e2:	bne.w	1d408 <error@@Base+0x1934>
   1d2e6:	ldr	r0, [r7, #0]
   1d2e8:	blx	4a0c <close@plt+0x4>
   1d2ec:	movs	r1, #1
   1d2ee:	ldr	r0, [r7, #4]
   1d2f0:	blx	4c58 <dup2@plt>
   1d2f4:	mov	r4, r0
   1d2f6:	blx	4f90 <__errno_location@plt>
   1d2fa:	adds	r4, #1
   1d2fc:	mov	r5, r0
   1d2fe:	beq.w	1d4f8 <error@@Base+0x1a24>
   1d302:	cmp.w	sl, #0
   1d306:	beq.n	1d314 <error@@Base+0x1840>
   1d308:	ldr	r0, [pc, #592]	; (1d55c <error@@Base+0x1a88>)
   1d30a:	mov	r1, sl
   1d30c:	movs	r2, #1
   1d30e:	add	r0, pc
   1d310:	blx	4f54 <setenv@plt>
   1d314:	mov	r2, r6
   1d316:	movs	r3, #0
   1d318:	mov	r1, r8
   1d31a:	mov	r0, r8
   1d31c:	blx	4468 <execlp@plt>
   1d320:	ldr	r0, [r5, #0]
   1d322:	blx	401c <strerror@plt+0x4>
   1d326:	ldr	r1, [pc, #568]	; (1d560 <error@@Base+0x1a8c>)
   1d328:	mov	r2, r8
   1d32a:	add	r1, pc
   1d32c:	mov	r3, r0
   1d32e:	ldr	r0, [pc, #564]	; (1d564 <error@@Base+0x1a90>)
   1d330:	add	r0, pc
   1d332:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1d336:	ldr.w	sl, [pc, #560]	; 1d568 <error@@Base+0x1a94>
   1d33a:	movs	r1, #2
   1d33c:	orrs	r7, r1
   1d33e:	add	sl, pc
   1d340:	mov	r0, sl
   1d342:	blx	4920 <open64@plt>
   1d346:	subs.w	r9, r0, #0
   1d34a:	blt.n	1d3d6 <error@@Base+0x1902>
   1d34c:	mov	r1, r8
   1d34e:	movs	r2, #1
   1d350:	blx	4560 <write@plt>
   1d354:	mov	r0, r9
   1d356:	blx	4a0c <close@plt+0x4>
   1d35a:	add.w	r8, sp, #20
   1d35e:	mov	r3, r7
   1d360:	mov	r0, r6
   1d362:	mov.w	r2, #1024	; 0x400
   1d366:	mov	r1, r8
   1d368:	bl	2b138 <mkdtemp@@Base+0x28>
   1d36c:	cbz	r0, 1d3b6 <error@@Base+0x18e2>
   1d36e:	mov	r0, r8
   1d370:	bl	1d9d0 <error@@Base+0x1efc>
   1d374:	mov.w	r2, #1024	; 0x400
   1d378:	mov	r1, r2
   1d37a:	mov	r5, r0
   1d37c:	mov	r0, r8
   1d37e:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   1d382:	ldr	r2, [pc, #488]	; (1d56c <error@@Base+0x1a98>)
   1d384:	ldr	r3, [pc, #440]	; (1d540 <error@@Base+0x1a6c>)
   1d386:	add	r2, pc
   1d388:	ldr	r3, [r2, r3]
   1d38a:	ldr	r2, [r3, #0]
   1d38c:	ldr.w	r3, [sp, #1044]	; 0x414
   1d390:	eors	r2, r3
   1d392:	bne.w	1d52e <error@@Base+0x1a5a>
   1d396:	mov	r0, r5
   1d398:	add.w	sp, sp, #1048	; 0x418
   1d39c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1d3a0:	lsls	r3, r1, #30
   1d3a2:	bpl.n	1d336 <error@@Base+0x1862>
   1d3a4:	blx	4714 <isatty@plt>
   1d3a8:	cmp	r0, #0
   1d3aa:	bne.n	1d35a <error@@Base+0x1886>
   1d3ac:	ldr	r0, [pc, #448]	; (1d570 <error@@Base+0x1a9c>)
   1d3ae:	add	r0, pc
   1d3b0:	bl	1bc08 <error@@Base+0x134>
   1d3b4:	b.n	1d274 <error@@Base+0x17a0>
   1d3b6:	lsls	r3, r4, #29
   1d3b8:	bmi.n	1d3ca <error@@Base+0x18f6>
   1d3ba:	ldr	r0, [pc, #440]	; (1d574 <error@@Base+0x1aa0>)
   1d3bc:	add	r0, pc
   1d3be:	bl	1d9d0 <error@@Base+0x1efc>
   1d3c2:	mov	r5, r0
   1d3c4:	b.n	1d382 <error@@Base+0x18ae>
   1d3c6:	lsls	r4, r4, #29
   1d3c8:	bpl.n	1d4bc <error@@Base+0x19e8>
   1d3ca:	movs	r5, #0
   1d3cc:	b.n	1d382 <error@@Base+0x18ae>
   1d3ce:	ldr.w	r8, [pc, #424]	; 1d578 <error@@Base+0x1aa4>
   1d3d2:	add	r8, pc
   1d3d4:	b.n	1d298 <error@@Base+0x17c4>
   1d3d6:	blx	4f90 <__errno_location@plt>
   1d3da:	ldr	r0, [r0, #0]
   1d3dc:	blx	401c <strerror@plt+0x4>
   1d3e0:	mov	r1, sl
   1d3e2:	mov	r2, r0
   1d3e4:	ldr	r0, [pc, #404]	; (1d57c <error@@Base+0x1aa8>)
   1d3e6:	add	r0, pc
   1d3e8:	bl	1bc08 <error@@Base+0x134>
   1d3ec:	b.n	1d274 <error@@Base+0x17a0>
   1d3ee:	blx	4f90 <__errno_location@plt>
   1d3f2:	ldr	r0, [r0, #0]
   1d3f4:	blx	401c <strerror@plt+0x4>
   1d3f8:	ldr	r1, [pc, #388]	; (1d580 <error@@Base+0x1aac>)
   1d3fa:	add	r1, pc
   1d3fc:	mov	r2, r0
   1d3fe:	ldr	r0, [pc, #388]	; (1d584 <error@@Base+0x1ab0>)
   1d400:	add	r0, pc
   1d402:	bl	1bad4 <error@@Base>
   1d406:	b.n	1d2b4 <error@@Base+0x17e0>
   1d408:	ldr	r0, [r7, #4]
   1d40a:	add.w	r8, sp, #20
   1d40e:	blx	4a0c <close@plt+0x4>
   1d412:	mov.w	sl, #0
   1d416:	movw	r6, #1023	; 0x3ff
   1d41a:	b.n	1d426 <error@@Base+0x1952>
   1d41c:	cmp	r0, #0
   1d41e:	ble.n	1d442 <error@@Base+0x196e>
   1d420:	add	sl, r0
   1d422:	cmp	sl, r6
   1d424:	beq.n	1d442 <error@@Base+0x196e>
   1d426:	add.w	r1, r8, sl
   1d42a:	ldr	r0, [r7, #0]
   1d42c:	sub.w	r2, r6, sl
   1d430:	blx	4554 <read@plt>
   1d434:	adds	r1, r0, #1
   1d436:	bne.n	1d41c <error@@Base+0x1948>
   1d438:	blx	4f90 <__errno_location@plt>
   1d43c:	ldr	r3, [r0, #0]
   1d43e:	cmp	r3, #4
   1d440:	beq.n	1d422 <error@@Base+0x194e>
   1d442:	ldr	r0, [r7, #0]
   1d444:	movs	r3, #0
   1d446:	add	r6, sp, #8
   1d448:	strb.w	r3, [r8, sl]
   1d44c:	blx	4a0c <close@plt+0x4>
   1d450:	b.n	1d45c <error@@Base+0x1988>
   1d452:	blx	4f90 <__errno_location@plt>
   1d456:	ldr	r3, [r0, #0]
   1d458:	cmp	r3, #4
   1d45a:	bne.n	1d4c8 <error@@Base+0x19f4>
   1d45c:	movs	r2, #0
   1d45e:	mov	r1, r6
   1d460:	mov	r0, r5
   1d462:	blx	48e4 <waitpid@plt>
   1d466:	adds	r0, #1
   1d468:	beq.n	1d452 <error@@Base+0x197e>
   1d46a:	mov	r1, r9
   1d46c:	movs	r0, #17
   1d46e:	bl	20fcc <error@@Base+0x54f8>
   1d472:	ldr	r3, [r6, #0]
   1d474:	ubfx	r2, r3, #8, #8
   1d478:	and.w	r3, r3, #127	; 0x7f
   1d47c:	orrs.w	r5, r2, r3
   1d480:	bne.n	1d4d0 <error@@Base+0x19fc>
   1d482:	ldr	r1, [pc, #260]	; (1d588 <error@@Base+0x1ab4>)
   1d484:	mov	r0, r8
   1d486:	add	r1, pc
   1d488:	blx	4dec <strcspn@plt>
   1d48c:	mov	r3, r0
   1d48e:	mov	r0, r8
   1d490:	strb.w	r5, [r8, r3]
   1d494:	bl	1d9d0 <error@@Base+0x1efc>
   1d498:	mov.w	r2, #1024	; 0x400
   1d49c:	mov	r1, r2
   1d49e:	mov	r5, r0
   1d4a0:	mov	r0, r8
   1d4a2:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   1d4a6:	cmp	r5, #0
   1d4a8:	bne.w	1d382 <error@@Base+0x18ae>
   1d4ac:	lsls	r2, r4, #29
   1d4ae:	bmi.n	1d3ca <error@@Base+0x18f6>
   1d4b0:	ldr	r0, [pc, #216]	; (1d58c <error@@Base+0x1ab8>)
   1d4b2:	add	r0, pc
   1d4b4:	bl	1d9d0 <error@@Base+0x1efc>
   1d4b8:	mov	r5, r0
   1d4ba:	b.n	1d382 <error@@Base+0x18ae>
   1d4bc:	ldr	r0, [pc, #208]	; (1d590 <error@@Base+0x1abc>)
   1d4be:	add	r0, pc
   1d4c0:	bl	1d9d0 <error@@Base+0x1efc>
   1d4c4:	mov	r5, r0
   1d4c6:	b.n	1d382 <error@@Base+0x18ae>
   1d4c8:	mov	r1, r9
   1d4ca:	movs	r0, #17
   1d4cc:	bl	20fcc <error@@Base+0x54f8>
   1d4d0:	mov.w	r2, #1024	; 0x400
   1d4d4:	mov	r0, r8
   1d4d6:	mov	r1, r2
   1d4d8:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   1d4dc:	b.n	1d4ac <error@@Base+0x19d8>
   1d4de:	blx	4f90 <__errno_location@plt>
   1d4e2:	ldr	r0, [r0, #0]
   1d4e4:	blx	401c <strerror@plt+0x4>
   1d4e8:	ldr	r1, [pc, #168]	; (1d594 <error@@Base+0x1ac0>)
   1d4ea:	add	r1, pc
   1d4ec:	mov	r2, r0
   1d4ee:	ldr	r0, [pc, #168]	; (1d598 <error@@Base+0x1ac4>)
   1d4f0:	add	r0, pc
   1d4f2:	bl	1bad4 <error@@Base>
   1d4f6:	b.n	1d4ac <error@@Base+0x19d8>
   1d4f8:	ldr	r0, [r0, #0]
   1d4fa:	blx	401c <strerror@plt+0x4>
   1d4fe:	ldr	r1, [pc, #156]	; (1d59c <error@@Base+0x1ac8>)
   1d500:	add	r1, pc
   1d502:	mov	r2, r0
   1d504:	ldr	r0, [pc, #152]	; (1d5a0 <error@@Base+0x1acc>)
   1d506:	add	r0, pc
   1d508:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1d50c:	blx	4f90 <__errno_location@plt>
   1d510:	ldr	r0, [r0, #0]
   1d512:	blx	401c <strerror@plt+0x4>
   1d516:	ldr	r1, [pc, #140]	; (1d5a4 <error@@Base+0x1ad0>)
   1d518:	add	r1, pc
   1d51a:	mov	r2, r0
   1d51c:	ldr	r0, [pc, #136]	; (1d5a8 <error@@Base+0x1ad4>)
   1d51e:	add	r0, pc
   1d520:	bl	1bad4 <error@@Base>
   1d524:	mov	r1, r9
   1d526:	movs	r0, #17
   1d528:	bl	20fcc <error@@Base+0x54f8>
   1d52c:	b.n	1d4ac <error@@Base+0x19d8>
   1d52e:	blx	4b40 <__stack_chk_fail@plt>
   1d532:	ldr	r0, [pc, #120]	; (1d5ac <error@@Base+0x1ad8>)
   1d534:	add	r0, pc
   1d536:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1d53a:	nop
   1d53c:	ldr	r0, [pc, #80]	; (1d590 <error@@Base+0x1abc>)
   1d53e:	movs	r4, r0
   1d540:	lsls	r4, r2, #22
   1d542:	movs	r0, r0
   1d544:			; <UNDEFINED> instruction: 0x47f2
   1d546:	movs	r4, r0
   1d548:	ldr	r0, [r0, r4]
   1d54a:	movs	r1, r0
   1d54c:	ldr	r2, [r6, r3]
   1d54e:	movs	r1, r0
   1d550:	ldr	r6, [r5, r3]
   1d552:	movs	r1, r0
   1d554:	ldr	r2, [r5, r1]
   1d556:	movs	r1, r0
   1d558:	lsls	r0, r4, #22
   1d55a:	movs	r0, r0
   1d55c:	ldr	r2, [r0, r3]
   1d55e:	movs	r1, r0
   1d560:	ldr	r6, [r2, r4]
   1d562:	movs	r1, r0
   1d564:	ldr	r4, [r6, r2]
   1d566:	movs	r1, r0
   1d568:	ldrsb	r2, [r7, r7]
   1d56a:	movs	r1, r0
   1d56c:	mov	lr, r7
   1d56e:	movs	r4, r0
   1d570:	ldrsb	r6, [r4, r5]
   1d572:	movs	r1, r0
   1d574:	ldrh	r4, [r7, r5]
   1d576:	movs	r1, r0
   1d578:	ldrsb	r2, [r4, r4]
   1d57a:	movs	r1, r0
   1d57c:	ldrsb	r6, [r3, r5]
   1d57e:	movs	r1, r0
   1d580:	ldr	r6, [r0, r1]
   1d582:	movs	r1, r0
   1d584:	ldrsb	r4, [r7, r5]
   1d586:	movs	r1, r0
   1d588:	ldr	r7, [pc, #56]	; (1d5c4 <error@@Base+0x1af0>)
   1d58a:	movs	r1, r0
   1d58c:	ldrh	r6, [r0, r2]
   1d58e:	movs	r1, r0
   1d590:	ldrh	r2, [r7, r1]
   1d592:	movs	r1, r0
   1d594:	ldrsb	r6, [r2, r5]
   1d596:	movs	r1, r0
   1d598:	ldrsb	r0, [r0, r3]
   1d59a:	movs	r1, r0
   1d59c:	ldrsb	r0, [r0, r5]
   1d59e:	movs	r1, r0
   1d5a0:	adds	r4, #146	; 0x92
   1d5a2:	movs	r1, r0
   1d5a4:	ldrsb	r0, [r5, r4]
   1d5a6:	movs	r1, r0
   1d5a8:	ldrsb	r2, [r4, r2]
   1d5aa:	movs	r1, r0
   1d5ac:	ldrsb	r0, [r3, r1]
   1d5ae:	movs	r1, r0
   1d5b0:	push	{r0, r1, r2, r3}
   1d5b2:	mov.w	r3, #1024	; 0x400
   1d5b6:	push	{r4, r5, lr}
   1d5b8:	subw	sp, sp, #1044	; 0x414
   1d5bc:	ldr.w	ip, [pc, #132]	; 1d644 <error@@Base+0x1b70>
   1d5c0:	add.w	r2, sp, #1056	; 0x420
   1d5c4:	ldr	r5, [pc, #128]	; (1d648 <error@@Base+0x1b74>)
   1d5c6:	add	r4, sp, #12
   1d5c8:	add	ip, pc
   1d5ca:	ldr.w	r1, [r2], #4
   1d5ce:	mov	r0, r4
   1d5d0:	ldr.w	r5, [ip, r5]
   1d5d4:	ldr	r5, [r5, #0]
   1d5d6:	str.w	r5, [sp, #1036]	; 0x40c
   1d5da:	mov.w	r5, #0
   1d5de:	strd	r1, r2, [sp]
   1d5e2:	str	r2, [sp, #8]
   1d5e4:	mov	r1, r3
   1d5e6:	movs	r2, #1
   1d5e8:	blx	48f0 <__vsnprintf_chk@plt>
   1d5ec:	mov	r0, r4
   1d5ee:	movw	r1, #32780	; 0x800c
   1d5f2:	bl	1d22c <error@@Base+0x1758>
   1d5f6:	mov	r4, r0
   1d5f8:	mov	r5, r0
   1d5fa:	cbz	r0, 1d610 <error@@Base+0x1b3c>
   1d5fc:	ldrb	r3, [r0, #0]
   1d5fe:	cmp	r3, #10
   1d600:	it	ne
   1d602:	cmpne	r3, #0
   1d604:	it	eq
   1d606:	moveq	r5, #1
   1d608:	bne.n	1d630 <error@@Base+0x1b5c>
   1d60a:	mov	r0, r4
   1d60c:	blx	453c <free@plt+0x4>
   1d610:	ldr	r2, [pc, #56]	; (1d64c <error@@Base+0x1b78>)
   1d612:	ldr	r3, [pc, #52]	; (1d648 <error@@Base+0x1b74>)
   1d614:	add	r2, pc
   1d616:	ldr	r3, [r2, r3]
   1d618:	ldr	r2, [r3, #0]
   1d61a:	ldr.w	r3, [sp, #1036]	; 0x40c
   1d61e:	eors	r2, r3
   1d620:	bne.n	1d640 <error@@Base+0x1b6c>
   1d622:	mov	r0, r5
   1d624:	addw	sp, sp, #1044	; 0x414
   1d628:	ldmia.w	sp!, {r4, r5, lr}
   1d62c:	add	sp, #16
   1d62e:	bx	lr
   1d630:	ldr	r1, [pc, #28]	; (1d650 <error@@Base+0x1b7c>)
   1d632:	add	r1, pc
   1d634:	blx	42b8 <strcasecmp@plt>
   1d638:	clz	r5, r0
   1d63c:	lsrs	r5, r5, #5
   1d63e:	b.n	1d60a <error@@Base+0x1b36>
   1d640:	blx	4b40 <__stack_chk_fail@plt>
   1d644:	add	r4, pc
   1d646:	movs	r4, r0
   1d648:	lsls	r4, r2, #22
   1d64a:	movs	r0, r0
   1d64c:	add	r0, r6
   1d64e:	movs	r4, r0
   1d650:	strb	r6, [r0, r7]
   1d652:	movs	r1, r0
   1d654:	push	{r1, r2, r3}
   1d656:	push	{r4, r5, r6, r7, lr}
   1d658:	sub	sp, #24
   1d65a:	ldr	r6, [pc, #516]	; (1d860 <error@@Base+0x1d8c>)
   1d65c:	add	r2, sp, #44	; 0x2c
   1d65e:	ldr	r3, [pc, #516]	; (1d864 <error@@Base+0x1d90>)
   1d660:	movs	r4, #0
   1d662:	add	r6, pc
   1d664:	ldr.w	r1, [r2], #4
   1d668:	mov	r5, r0
   1d66a:	add	r0, sp, #16
   1d66c:	ldr	r3, [r6, r3]
   1d66e:	ldr	r3, [r3, #0]
   1d670:	str	r3, [sp, #20]
   1d672:	mov.w	r3, #0
   1d676:	strd	r2, r4, [sp, #12]
   1d67a:	bl	1d9f4 <error@@Base+0x1f20>
   1d67e:	mov	r0, r4
   1d680:	blx	46cc <fflush@plt>
   1d684:	cmp	r0, #0
   1d686:	bne.n	1d706 <error@@Base+0x1c32>
   1d688:	cbnz	r5, 1d696 <error@@Base+0x1bc2>
   1d68a:	movs	r0, #2
   1d68c:	blx	4714 <isatty@plt>
   1d690:	cmp	r0, #0
   1d692:	bne.w	1d7ce <error@@Base+0x1cfa>
   1d696:	ldr	r0, [pc, #464]	; (1d868 <error@@Base+0x1d94>)
   1d698:	add	r0, pc
   1d69a:	blx	424c <getenv@plt>
   1d69e:	mov	r5, r0
   1d6a0:	cmp	r0, #0
   1d6a2:	beq.n	1d77e <error@@Base+0x1caa>
   1d6a4:	ldr	r0, [pc, #452]	; (1d86c <error@@Base+0x1d98>)
   1d6a6:	add	r0, pc
   1d6a8:	blx	424c <getenv@plt>
   1d6ac:	cmp	r0, #0
   1d6ae:	beq.n	1d766 <error@@Base+0x1c92>
   1d6b0:	ldrb	r3, [r5, #0]
   1d6b2:	cmp	r3, #0
   1d6b4:	beq.n	1d766 <error@@Base+0x1c92>
   1d6b6:	movs	r1, #0
   1d6b8:	movs	r0, #17
   1d6ba:	bl	20fcc <error@@Base+0x54f8>
   1d6be:	mov	r6, r0
   1d6c0:	blx	4d34 <fork@plt>
   1d6c4:	adds	r2, r0, #1
   1d6c6:	mov	r4, r0
   1d6c8:	beq.w	1d802 <error@@Base+0x1d2e>
   1d6cc:	cbz	r0, 1d722 <error@@Base+0x1c4e>
   1d6ce:	movs	r1, #8
   1d6d0:	movs	r0, #1
   1d6d2:	blx	4304 <calloc@plt+0x4>
   1d6d6:	mov	r5, r0
   1d6d8:	cmp	r0, #0
   1d6da:	beq.w	1d84a <error@@Base+0x1d76>
   1d6de:	strd	r4, r6, [r0]
   1d6e2:	ldr	r0, [sp, #16]
   1d6e4:	blx	453c <free@plt+0x4>
   1d6e8:	ldr	r2, [pc, #388]	; (1d870 <error@@Base+0x1d9c>)
   1d6ea:	ldr	r3, [pc, #376]	; (1d864 <error@@Base+0x1d90>)
   1d6ec:	add	r2, pc
   1d6ee:	ldr	r3, [r2, r3]
   1d6f0:	ldr	r2, [r3, #0]
   1d6f2:	ldr	r3, [sp, #20]
   1d6f4:	eors	r2, r3
   1d6f6:	bne.w	1d82e <error@@Base+0x1d5a>
   1d6fa:	mov	r0, r5
   1d6fc:	add	sp, #24
   1d6fe:	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   1d702:	add	sp, #12
   1d704:	bx	lr
   1d706:	blx	4f90 <__errno_location@plt>
   1d70a:	ldr	r0, [r0, #0]
   1d70c:	blx	401c <strerror@plt+0x4>
   1d710:	ldr	r1, [pc, #352]	; (1d874 <error@@Base+0x1da0>)
   1d712:	add	r1, pc
   1d714:	adds	r1, #12
   1d716:	mov	r2, r0
   1d718:	ldr	r0, [pc, #348]	; (1d878 <error@@Base+0x1da4>)
   1d71a:	add	r0, pc
   1d71c:	bl	1bad4 <error@@Base>
   1d720:	b.n	1d688 <error@@Base+0x1bb4>
   1d722:	ldr	r0, [pc, #344]	; (1d87c <error@@Base+0x1da8>)
   1d724:	movs	r1, #2
   1d726:	add	r0, pc
   1d728:	blx	4920 <open64@plt>
   1d72c:	mov	r6, r0
   1d72e:	blx	4f90 <__errno_location@plt>
   1d732:	adds	r3, r6, #1
   1d734:	mov	r7, r0
   1d736:	beq.n	1d832 <error@@Base+0x1d5e>
   1d738:	mov	r1, r4
   1d73a:	mov	r0, r6
   1d73c:	blx	4c58 <dup2@plt>
   1d740:	adds	r0, #1
   1d742:	beq.n	1d750 <error@@Base+0x1c7c>
   1d744:	mov	r0, r6
   1d746:	movs	r1, #1
   1d748:	blx	4c58 <dup2@plt>
   1d74c:	adds	r0, #1
   1d74e:	bne.n	1d790 <error@@Base+0x1cbc>
   1d750:	ldr	r0, [r7, #0]
   1d752:	blx	401c <strerror@plt+0x4>
   1d756:	ldr	r1, [pc, #296]	; (1d880 <error@@Base+0x1dac>)
   1d758:	add	r1, pc
   1d75a:	adds	r1, #12
   1d75c:	mov	r2, r0
   1d75e:	ldr	r0, [pc, #292]	; (1d884 <error@@Base+0x1db0>)
   1d760:	add	r0, pc
   1d762:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1d766:	ldr	r1, [pc, #288]	; (1d888 <error@@Base+0x1db4>)
   1d768:	movs	r5, #0
   1d76a:	ldr	r0, [pc, #288]	; (1d88c <error@@Base+0x1db8>)
   1d76c:	add	r1, pc
   1d76e:	add	r0, pc
   1d770:	adds	r1, #12
   1d772:	bl	1bcb0 <error@@Base+0x1dc>
   1d776:	ldr	r0, [sp, #16]
   1d778:	blx	453c <free@plt+0x4>
   1d77c:	b.n	1d6e8 <error@@Base+0x1c14>
   1d77e:	ldr	r0, [pc, #272]	; (1d890 <error@@Base+0x1dbc>)
   1d780:	add	r0, pc
   1d782:	blx	424c <getenv@plt>
   1d786:	cmp	r0, #0
   1d788:	beq.n	1d766 <error@@Base+0x1c92>
   1d78a:	ldr	r5, [pc, #264]	; (1d894 <error@@Base+0x1dc0>)
   1d78c:	add	r5, pc
   1d78e:	b.n	1d6b6 <error@@Base+0x1be2>
   1d790:	movs	r0, #3
   1d792:	bl	28ec0 <error@@Base+0xd3ec>
   1d796:	ldr	r1, [pc, #256]	; (1d898 <error@@Base+0x1dc4>)
   1d798:	ldr	r0, [pc, #256]	; (1d89c <error@@Base+0x1dc8>)
   1d79a:	movs	r2, #1
   1d79c:	add	r1, pc
   1d79e:	add	r0, pc
   1d7a0:	blx	4f54 <setenv@plt>
   1d7a4:	ldr	r2, [sp, #16]
   1d7a6:	mov	r3, r4
   1d7a8:	mov	r1, r5
   1d7aa:	mov	r0, r5
   1d7ac:	blx	4468 <execlp@plt>
   1d7b0:	ldr	r0, [r7, #0]
   1d7b2:	blx	401c <strerror@plt+0x4>
   1d7b6:	ldr	r1, [pc, #232]	; (1d8a0 <error@@Base+0x1dcc>)
   1d7b8:	mov	r2, r5
   1d7ba:	add	r1, pc
   1d7bc:	adds	r1, #12
   1d7be:	mov	r3, r0
   1d7c0:	ldr	r0, [pc, #224]	; (1d8a4 <error@@Base+0x1dd0>)
   1d7c2:	add	r0, pc
   1d7c4:	bl	1bad4 <error@@Base>
   1d7c8:	movs	r0, #1
   1d7ca:	blx	44d4 <_exit@plt>
   1d7ce:	ldr	r1, [pc, #216]	; (1d8a8 <error@@Base+0x1dd4>)
   1d7d0:	movs	r2, #1
   1d7d2:	movs	r0, #2
   1d7d4:	add	r1, pc
   1d7d6:	blx	4560 <write@plt>
   1d7da:	ldr	r1, [sp, #16]
   1d7dc:	mov	r0, r1
   1d7de:	str	r1, [sp, #4]
   1d7e0:	blx	4768 <strlen@plt>
   1d7e4:	ldr	r1, [sp, #4]
   1d7e6:	mov	r2, r0
   1d7e8:	movs	r0, #2
   1d7ea:	blx	4560 <write@plt>
   1d7ee:	ldr	r1, [pc, #188]	; (1d8ac <error@@Base+0x1dd8>)
   1d7f0:	movs	r2, #2
   1d7f2:	add	r1, pc
   1d7f4:	mov	r0, r2
   1d7f6:	blx	4560 <write@plt>
   1d7fa:	ldr	r0, [sp, #16]
   1d7fc:	blx	453c <free@plt+0x4>
   1d800:	b.n	1d6e8 <error@@Base+0x1c14>
   1d802:	blx	4f90 <__errno_location@plt>
   1d806:	movs	r5, #0
   1d808:	ldr	r0, [r0, #0]
   1d80a:	blx	401c <strerror@plt+0x4>
   1d80e:	ldr	r1, [pc, #160]	; (1d8b0 <error@@Base+0x1ddc>)
   1d810:	add	r1, pc
   1d812:	adds	r1, #12
   1d814:	mov	r2, r0
   1d816:	ldr	r0, [pc, #156]	; (1d8b4 <error@@Base+0x1de0>)
   1d818:	add	r0, pc
   1d81a:	bl	1bad4 <error@@Base>
   1d81e:	mov	r1, r6
   1d820:	movs	r0, #17
   1d822:	bl	20fcc <error@@Base+0x54f8>
   1d826:	ldr	r0, [sp, #16]
   1d828:	blx	453c <free@plt+0x4>
   1d82c:	b.n	1d6e8 <error@@Base+0x1c14>
   1d82e:	blx	4b40 <__stack_chk_fail@plt>
   1d832:	ldr	r0, [r0, #0]
   1d834:	blx	401c <strerror@plt+0x4>
   1d838:	ldr	r3, [pc, #124]	; (1d8b8 <error@@Base+0x1de4>)
   1d83a:	add	r3, pc
   1d83c:	add.w	r1, r3, #12
   1d840:	mov	r2, r0
   1d842:	ldr	r0, [pc, #120]	; (1d8bc <error@@Base+0x1de8>)
   1d844:	add	r0, pc
   1d846:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1d84a:	movs	r1, #15
   1d84c:	mov	r0, r4
   1d84e:	blx	4e58 <kill@plt>
   1d852:	ldr	r1, [pc, #108]	; (1d8c0 <error@@Base+0x1dec>)
   1d854:	ldr	r0, [pc, #108]	; (1d8c4 <error@@Base+0x1df0>)
   1d856:	add	r1, pc
   1d858:	add	r0, pc
   1d85a:	adds	r1, #12
   1d85c:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1d860:	mvns	r2, r4
   1d862:	movs	r4, r0
   1d864:	lsls	r4, r2, #22
   1d866:	movs	r0, r0
   1d868:	strb	r0, [r3, r3]
   1d86a:	movs	r1, r0
   1d86c:	strb	r2, [r0, r3]
   1d86e:	movs	r1, r0
   1d870:	muls	r0, r3
   1d872:	movs	r4, r0
   1d874:	strb	r6, [r5, r4]
   1d876:	movs	r1, r0
   1d878:	strb	r2, [r4, r1]
   1d87a:	movs	r1, r0
   1d87c:	strb	r6, [r5, r3]
   1d87e:	movs	r1, r0
   1d880:	strb	r0, [r5, r3]
   1d882:	movs	r1, r0
   1d884:	adds	r2, #56	; 0x38
   1d886:	movs	r1, r0
   1d888:	strb	r4, [r2, r3]
   1d88a:	movs	r1, r0
   1d88c:	strb	r2, [r2, r2]
   1d88e:	movs	r1, r0
   1d890:	strh	r0, [r5, r7]
   1d892:	movs	r1, r0
   1d894:	strh	r0, [r5, r5]
   1d896:	movs	r1, r0
   1d898:	asrs	r0, r2, #20
   1d89a:	movs	r1, r0
   1d89c:	strb	r2, [r6, r0]
   1d89e:	movs	r1, r0
   1d8a0:	strb	r6, [r0, r2]
   1d8a2:	movs	r1, r0
   1d8a4:	strb	r2, [r4, r0]
   1d8a6:	movs	r1, r0
   1d8a8:	strb	r0, [r5, r0]
   1d8aa:	movs	r1, r0
   1d8ac:	ldr	r3, [pc, #648]	; (1db38 <error@@Base+0x2064>)
   1d8ae:	movs	r1, r0
   1d8b0:	strb	r0, [r6, r0]
   1d8b2:	movs	r1, r0
   1d8b4:	strh	r0, [r5, r6]
   1d8b6:	movs	r1, r0
   1d8b8:	strb	r6, [r0, r0]
   1d8ba:	movs	r1, r0
   1d8bc:	strh	r4, [r3, r7]
   1d8be:	movs	r1, r0
   1d8c0:	strh	r2, [r5, r7]
   1d8c2:	movs	r1, r0
   1d8c4:	strh	r4, [r2, r7]
   1d8c6:	movs	r1, r0
   1d8c8:	push	{r4, lr}
   1d8ca:	mov	r4, r0
   1d8cc:	cbz	r0, 1d8fc <error@@Base+0x1e28>
   1d8ce:	ldr	r0, [r0, #0]
   1d8d0:	cmp	r0, #0
   1d8d2:	ble.n	1d8fc <error@@Base+0x1e28>
   1d8d4:	movs	r1, #15
   1d8d6:	blx	4e58 <kill@plt>
   1d8da:	b.n	1d8e6 <error@@Base+0x1e12>
   1d8dc:	blx	4f90 <__errno_location@plt>
   1d8e0:	ldr	r0, [r0, #0]
   1d8e2:	cmp	r0, #4
   1d8e4:	bne.n	1d906 <error@@Base+0x1e32>
   1d8e6:	movs	r2, #0
   1d8e8:	ldr	r0, [r4, #0]
   1d8ea:	mov	r1, r2
   1d8ec:	blx	48e4 <waitpid@plt>
   1d8f0:	adds	r0, #1
   1d8f2:	beq.n	1d8dc <error@@Base+0x1e08>
   1d8f4:	ldr	r1, [r4, #4]
   1d8f6:	movs	r0, #17
   1d8f8:	bl	20fcc <error@@Base+0x54f8>
   1d8fc:	mov	r0, r4
   1d8fe:	ldmia.w	sp!, {r4, lr}
   1d902:	b.w	4538 <free@plt>
   1d906:	blx	401c <strerror@plt+0x4>
   1d90a:	ldr	r3, [pc, #16]	; (1d91c <error@@Base+0x1e48>)
   1d90c:	add	r3, pc
   1d90e:	add.w	r1, r3, #28
   1d912:	mov	r2, r0
   1d914:	ldr	r0, [pc, #8]	; (1d920 <error@@Base+0x1e4c>)
   1d916:	add	r0, pc
   1d918:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1d91c:	strh	r4, [r6, r4]
   1d91e:	movs	r1, r0
   1d920:	adds	r1, #218	; 0xda
   1d922:	movs	r1, r0
   1d924:	push	{r4, lr}
   1d926:	cbz	r0, 1d932 <error@@Base+0x1e5e>
   1d928:	mov	r4, r0
   1d92a:	blx	4b10 <malloc@plt>
   1d92e:	cbz	r0, 1d93a <error@@Base+0x1e66>
   1d930:	pop	{r4, pc}
   1d932:	ldr	r0, [pc, #16]	; (1d944 <error@@Base+0x1e70>)
   1d934:	add	r0, pc
   1d936:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1d93a:	ldr	r0, [pc, #12]	; (1d948 <error@@Base+0x1e74>)
   1d93c:	mov	r1, r4
   1d93e:	add	r0, pc
   1d940:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1d944:	strh	r0, [r7, r4]
   1d946:	movs	r1, r0
   1d948:	strh	r2, [r0, r5]
   1d94a:	movs	r1, r0
   1d94c:	cmp	r0, #0
   1d94e:	it	ne
   1d950:	cmpne	r1, #0
   1d952:	push	{r3, r4, r5, lr}
   1d954:	beq.n	1d970 <error@@Base+0x1e9c>
   1d956:	umull	r2, r3, r0, r1
   1d95a:	mov	r5, r0
   1d95c:	mov	r4, r1
   1d95e:	cbnz	r3, 1d968 <error@@Base+0x1e94>
   1d960:	blx	4304 <calloc@plt+0x4>
   1d964:	cbz	r0, 1d978 <error@@Base+0x1ea4>
   1d966:	pop	{r3, r4, r5, pc}
   1d968:	ldr	r0, [pc, #24]	; (1d984 <error@@Base+0x1eb0>)
   1d96a:	add	r0, pc
   1d96c:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1d970:	ldr	r0, [pc, #20]	; (1d988 <error@@Base+0x1eb4>)
   1d972:	add	r0, pc
   1d974:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1d978:	ldr	r0, [pc, #16]	; (1d98c <error@@Base+0x1eb8>)
   1d97a:	mul.w	r1, r5, r4
   1d97e:	add	r0, pc
   1d980:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1d984:	strh	r2, [r3, r5]
   1d986:	movs	r1, r0
   1d988:	strh	r6, [r7, r4]
   1d98a:	movs	r1, r0
   1d98c:	strh	r2, [r5, r5]
   1d98e:	movs	r1, r0
   1d990:	push	{r3, r4, r5, lr}
   1d992:	mov	r4, r1
   1d994:	mov	r5, r2
   1d996:	blx	42e8 <reallocarray@plt>
   1d99a:	cbz	r0, 1d99e <error@@Base+0x1eca>
   1d99c:	pop	{r3, r4, r5, pc}
   1d99e:	ldr	r0, [pc, #12]	; (1d9ac <error@@Base+0x1ed8>)
   1d9a0:	mov	r2, r5
   1d9a2:	mov	r1, r4
   1d9a4:	add	r0, pc
   1d9a6:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1d9aa:	nop
   1d9ac:	strh	r4, [r6, r5]
   1d9ae:	movs	r1, r0
   1d9b0:	push	{r3, r4, r5, lr}
   1d9b2:	mov	r4, r2
   1d9b4:	mov	r5, r3
   1d9b6:	bl	2b5f8 <mkdtemp@@Base+0x4e8>
   1d9ba:	cbz	r0, 1d9be <error@@Base+0x1eea>
   1d9bc:	pop	{r3, r4, r5, pc}
   1d9be:	ldr	r0, [pc, #12]	; (1d9cc <error@@Base+0x1ef8>)
   1d9c0:	mov	r2, r5
   1d9c2:	mov	r1, r4
   1d9c4:	add	r0, pc
   1d9c6:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1d9ca:	nop
   1d9cc:	strh	r0, [r2, r6]
   1d9ce:	movs	r1, r0
   1d9d0:	push	{r4, lr}
   1d9d2:	sub	sp, #8
   1d9d4:	str	r0, [sp, #4]
   1d9d6:	blx	4768 <strlen@plt>
   1d9da:	adds	r2, r0, #1
   1d9dc:	str	r2, [sp, #0]
   1d9de:	mov	r0, r2
   1d9e0:	bl	1d924 <error@@Base+0x1e50>
   1d9e4:	ldrd	r2, r1, [sp]
   1d9e8:	mov	r4, r0
   1d9ea:	bl	2b74c <mkdtemp@@Base+0x63c>
   1d9ee:	mov	r0, r4
   1d9f0:	add	sp, #8
   1d9f2:	pop	{r4, pc}
   1d9f4:	mov	r3, r2
   1d9f6:	mov	r2, r1
   1d9f8:	push	{r4, lr}
   1d9fa:	movs	r1, #1
   1d9fc:	mov	r4, r0
   1d9fe:	blx	4f84 <__vasprintf_chk@plt>
   1da02:	cmp	r0, #0
   1da04:	blt.n	1da0c <error@@Base+0x1f38>
   1da06:	ldr	r3, [r4, #0]
   1da08:	cbz	r3, 1da0c <error@@Base+0x1f38>
   1da0a:	pop	{r4, pc}
   1da0c:	ldr	r0, [pc, #4]	; (1da14 <error@@Base+0x1f40>)
   1da0e:	add	r0, pc
   1da10:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1da14:	strh	r2, [r0, r6]
   1da16:	movs	r1, r0
   1da18:	push	{r1, r2, r3}
   1da1a:	ldr	r1, [pc, #60]	; (1da58 <error@@Base+0x1f84>)
   1da1c:	push	{lr}
   1da1e:	sub	sp, #8
   1da20:	ldr	r3, [pc, #56]	; (1da5c <error@@Base+0x1f88>)
   1da22:	add	r2, sp, #12
   1da24:	add	r1, pc
   1da26:	ldr	r3, [r1, r3]
   1da28:	ldr.w	r1, [r2], #4
   1da2c:	ldr	r3, [r3, #0]
   1da2e:	str	r3, [sp, #4]
   1da30:	mov.w	r3, #0
   1da34:	str	r2, [sp, #0]
   1da36:	bl	1d9f4 <error@@Base+0x1f20>
   1da3a:	ldr	r2, [pc, #36]	; (1da60 <error@@Base+0x1f8c>)
   1da3c:	ldr	r3, [pc, #28]	; (1da5c <error@@Base+0x1f88>)
   1da3e:	add	r2, pc
   1da40:	ldr	r3, [r2, r3]
   1da42:	ldr	r2, [r3, #0]
   1da44:	ldr	r3, [sp, #4]
   1da46:	eors	r2, r3
   1da48:	bne.n	1da54 <error@@Base+0x1f80>
   1da4a:	add	sp, #8
   1da4c:	ldr.w	lr, [sp], #4
   1da50:	add	sp, #12
   1da52:	bx	lr
   1da54:	blx	4b40 <__stack_chk_fail@plt>
   1da58:	ands	r0, r4
   1da5a:	movs	r4, r0
   1da5c:	lsls	r4, r2, #22
   1da5e:	movs	r0, r0
   1da60:	ands	r6, r0
   1da62:	movs	r4, r0
   1da64:	push	{r4, r5, r6, r7}
   1da66:	mov	r6, r2
   1da68:	ldrh	r3, [r6, #0]
   1da6a:	ldrh	r2, [r1, #0]
   1da6c:	cmp	r2, r3
   1da6e:	bne.n	1da8e <error@@Base+0x1fba>
   1da70:	mov	r5, r1
   1da72:	mov	r7, r1
   1da74:	mov	r4, r0
   1da76:	mov	ip, r0
   1da78:	ldmia	r5!, {r0, r1, r2, r3}
   1da7a:	stmia	r4!, {r0, r1, r2, r3}
   1da7c:	ldmia.w	r5, {r0, r1}
   1da80:	stmia.w	r4, {r0, r1}
   1da84:	ldrh	r3, [r7, #0]
   1da86:	cmp	r3, #2
   1da88:	beq.n	1dabc <error@@Base+0x1fe8>
   1da8a:	cmp	r3, #10
   1da8c:	beq.n	1da96 <error@@Base+0x1fc2>
   1da8e:	mov.w	r0, #4294967295	; 0xffffffff
   1da92:	pop	{r4, r5, r6, r7}
   1da94:	bx	lr
   1da96:	ldr	r1, [r7, #20]
   1da98:	adds	r2, r6, #4
   1da9a:	add.w	r3, ip, #4
   1da9e:	add.w	r4, ip, #20
   1daa2:	str.w	r1, [ip, #20]
   1daa6:	ldr	r1, [r3, #0]
   1daa8:	ldr.w	r0, [r2], #4
   1daac:	ands	r1, r0
   1daae:	str.w	r1, [r3], #4
   1dab2:	cmp	r3, r4
   1dab4:	bne.n	1daa6 <error@@Base+0x1fd2>
   1dab6:	movs	r0, #0
   1dab8:	pop	{r4, r5, r6, r7}
   1daba:	bx	lr
   1dabc:	ldr	r2, [r6, #4]
   1dabe:	movs	r0, #0
   1dac0:	ldr.w	r3, [ip, #4]
   1dac4:	ands	r3, r2
   1dac6:	str.w	r3, [ip, #4]
   1daca:	pop	{r4, r5, r6, r7}
   1dacc:	bx	lr
   1dace:	nop
   1dad0:	ldr	r2, [pc, #184]	; (1db8c <error@@Base+0x20b8>)
   1dad2:	ldr	r3, [pc, #188]	; (1db90 <error@@Base+0x20bc>)
   1dad4:	add	r2, pc
   1dad6:	push	{r4, r5, r6, r7, lr}
   1dad8:	sub	sp, #44	; 0x2c
   1dada:	ldr	r3, [r2, r3]
   1dadc:	movs	r4, #4
   1dade:	mov	r5, r1
   1dae0:	add.w	r2, sp, r4
   1dae4:	ldr	r3, [r3, #0]
   1dae6:	str	r3, [sp, #36]	; 0x24
   1dae8:	mov.w	r3, #0
   1daec:	movs	r1, #0
   1daee:	str	r4, [sp, #4]
   1daf0:	str	r1, [sp, #12]
   1daf2:	str	r1, [sp, #0]
   1daf4:	str	r1, [sp, #8]
   1daf6:	strd	r1, r1, [sp, #16]
   1dafa:	strd	r1, r1, [sp, #24]
   1dafe:	str	r1, [sp, #32]
   1db00:	cbz	r0, 1db50 <error@@Base+0x207c>
   1db02:	mov	r3, sp
   1db04:	blx	46c0 <getaddrinfo@plt>
   1db08:	ldr	r6, [sp, #0]
   1db0a:	mov	r4, r0
   1db0c:	cbnz	r0, 1db4c <error@@Base+0x2078>
   1db0e:	cbz	r6, 1db50 <error@@Base+0x207c>
   1db10:	ldr	r7, [r6, #20]
   1db12:	cbz	r7, 1db2c <error@@Base+0x2058>
   1db14:	ldr	r2, [r6, #16]
   1db16:	strd	r0, r0, [r5]
   1db1a:	strd	r0, r0, [r5, #8]
   1db1e:	strd	r0, r0, [r5, #16]
   1db22:	ldrh	r3, [r7, #0]
   1db24:	cmp	r3, #2
   1db26:	beq.n	1db7c <error@@Base+0x20a8>
   1db28:	cmp	r3, #10
   1db2a:	beq.n	1db56 <error@@Base+0x2082>
   1db2c:	mov.w	r4, #4294967295	; 0xffffffff
   1db30:	mov	r0, r6
   1db32:	blx	43c0 <freeaddrinfo@plt>
   1db36:	ldr	r2, [pc, #92]	; (1db94 <error@@Base+0x20c0>)
   1db38:	ldr	r3, [pc, #84]	; (1db90 <error@@Base+0x20bc>)
   1db3a:	add	r2, pc
   1db3c:	ldr	r3, [r2, r3]
   1db3e:	ldr	r2, [r3, #0]
   1db40:	ldr	r3, [sp, #36]	; 0x24
   1db42:	eors	r2, r3
   1db44:	bne.n	1db88 <error@@Base+0x20b4>
   1db46:	mov	r0, r4
   1db48:	add	sp, #44	; 0x2c
   1db4a:	pop	{r4, r5, r6, r7, pc}
   1db4c:	cmp	r6, #0
   1db4e:	bne.n	1db2c <error@@Base+0x2058>
   1db50:	mov.w	r4, #4294967295	; 0xffffffff
   1db54:	b.n	1db36 <error@@Base+0x2062>
   1db56:	cmp	r2, #27
   1db58:	bls.n	1db2c <error@@Base+0x2058>
   1db5a:	mov	lr, r7
   1db5c:	mov	ip, r5
   1db5e:	strh.w	r3, [ip], #4
   1db62:	ldr.w	r0, [lr, #8]!
   1db66:	ldr.w	r3, [lr, #12]
   1db6a:	ldr.w	r1, [lr, #4]
   1db6e:	ldr.w	r2, [lr, #8]
   1db72:	stmia.w	ip!, {r0, r1, r2, r3}
   1db76:	ldr	r3, [r7, #24]
   1db78:	str	r3, [r5, #20]
   1db7a:	b.n	1db30 <error@@Base+0x205c>
   1db7c:	cmp	r2, #15
   1db7e:	bls.n	1db2c <error@@Base+0x2058>
   1db80:	strh	r3, [r5, #0]
   1db82:	ldr	r3, [r7, #4]
   1db84:	str	r3, [r5, #4]
   1db86:	b.n	1db30 <error@@Base+0x205c>
   1db88:	blx	4b40 <__stack_chk_fail@plt>
   1db8c:	subs	r7, #112	; 0x70
   1db8e:	movs	r4, r0
   1db90:	lsls	r4, r2, #22
   1db92:	movs	r0, r0
   1db94:	subs	r7, #10
   1db96:	movs	r4, r0
   1db98:	cmp	r0, #2
   1db9a:	push	{r3, r4, r5, r6, r7, lr}
   1db9c:	mov	r6, r0
   1db9e:	mov	r4, r1
   1dba0:	mov	r5, r2
   1dba2:	beq.n	1dc12 <error@@Base+0x213e>
   1dba4:	cmp	r0, #10
   1dba6:	bne.n	1dc0c <error@@Base+0x2138>
   1dba8:	cmp	r1, #128	; 0x80
   1dbaa:	bhi.n	1dc0c <error@@Base+0x2138>
   1dbac:	cmp	r1, #31
   1dbae:	mov.w	r0, #0
   1dbb2:	strd	r0, r0, [r2]
   1dbb6:	it	ls
   1dbb8:	movls	r3, #1
   1dbba:	strd	r0, r0, [r2, #8]
   1dbbe:	strd	r0, r0, [r2, #16]
   1dbc2:	strh	r6, [r2, #0]
   1dbc4:	bls.n	1dbee <error@@Base+0x211a>
   1dbc6:	adds	r6, r5, #4
   1dbc8:	mov.w	r7, #4294967295	; 0xffffffff
   1dbcc:	movs	r1, #1
   1dbce:	str.w	r7, [r6], #4
   1dbd2:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   1dbd6:	subs	r4, #32
   1dbd8:	cmp	r0, #3
   1dbda:	ite	gt
   1dbdc:	movgt	r3, #0
   1dbde:	movle	r3, #1
   1dbe0:	cmp	r4, #31
   1dbe2:	ite	ls
   1dbe4:	movls	r2, #0
   1dbe6:	andhi.w	r2, r3, #1
   1dbea:	cmp	r2, #0
   1dbec:	bne.n	1dbcc <error@@Base+0x20f8>
   1dbee:	cmp	r4, #0
   1dbf0:	it	eq
   1dbf2:	moveq	r3, #0
   1dbf4:	cbz	r3, 1dc38 <error@@Base+0x2164>
   1dbf6:	rsb	r1, r4, #32
   1dbfa:	add.w	r2, r5, r0, lsl #2
   1dbfe:	mov.w	r4, #4294967295	; 0xffffffff
   1dc02:	movs	r0, #0
   1dc04:	lsls	r4, r1
   1dc06:	rev	r4, r4
   1dc08:	str	r4, [r2, #4]
   1dc0a:	pop	{r3, r4, r5, r6, r7, pc}
   1dc0c:	mov.w	r0, #4294967295	; 0xffffffff
   1dc10:	pop	{r3, r4, r5, r6, r7, pc}
   1dc12:	cmp	r1, #32
   1dc14:	bhi.n	1dc0c <error@@Base+0x2138>
   1dc16:	movs	r0, #0
   1dc18:	strd	r0, r0, [r2]
   1dc1c:	strd	r0, r0, [r2, #8]
   1dc20:	strd	r0, r0, [r2, #16]
   1dc24:	strh	r6, [r2, #0]
   1dc26:	cbz	r1, 1dc38 <error@@Base+0x2164>
   1dc28:	rsb	r1, r4, #32
   1dc2c:	mov.w	r4, #4294967295	; 0xffffffff
   1dc30:	lsls	r4, r1
   1dc32:	rev	r4, r4
   1dc34:	str	r4, [r5, #4]
   1dc36:	pop	{r3, r4, r5, r6, r7, pc}
   1dc38:	movs	r0, #0
   1dc3a:	pop	{r3, r4, r5, r6, r7, pc}
   1dc3c:	ldr.w	ip, [pc, #172]	; 1dcec <error@@Base+0x2218>
   1dc40:	push	{r4, r5, lr}
   1dc42:	mov	r5, r0
   1dc44:	ldrh	r3, [r0, #0]
   1dc46:	mov	r4, r1
   1dc48:	ldrh	r0, [r1, #0]
   1dc4a:	mov	r1, r2
   1dc4c:	ldr	r2, [pc, #160]	; (1dcf0 <error@@Base+0x221c>)
   1dc4e:	add	ip, pc
   1dc50:	cmp	r0, r3
   1dc52:	sub	sp, #68	; 0x44
   1dc54:	ldr.w	r2, [ip, r2]
   1dc58:	ldr	r2, [r2, #0]
   1dc5a:	str	r2, [sp, #60]	; 0x3c
   1dc5c:	mov.w	r2, #0
   1dc60:	bne.n	1dcb0 <error@@Base+0x21dc>
   1dc62:	add	r2, sp, #12
   1dc64:	str	r2, [sp, #4]
   1dc66:	bl	1db98 <error@@Base+0x20c4>
   1dc6a:	adds	r0, #1
   1dc6c:	beq.n	1dcb0 <error@@Base+0x21dc>
   1dc6e:	ldr	r2, [sp, #4]
   1dc70:	add	r0, sp, #36	; 0x24
   1dc72:	mov	r1, r5
   1dc74:	bl	1da64 <error@@Base+0x1f90>
   1dc78:	adds	r0, #1
   1dc7a:	beq.n	1dcb0 <error@@Base+0x21dc>
   1dc7c:	ldrh.w	r2, [sp, #36]	; 0x24
   1dc80:	ldrh	r3, [r4, #0]
   1dc82:	cmp	r3, r2
   1dc84:	bne.n	1dcc8 <error@@Base+0x21f4>
   1dc86:	cmp	r3, #2
   1dc88:	beq.n	1dcd4 <error@@Base+0x2200>
   1dc8a:	cmp	r3, #10
   1dc8c:	bne.n	1dcb0 <error@@Base+0x21dc>
   1dc8e:	add	r2, sp, #40	; 0x28
   1dc90:	adds	r3, r4, #3
   1dc92:	add.w	r5, r4, #19
   1dc96:	ldrb.w	r0, [r2], #1
   1dc9a:	ldrb.w	r1, [r3, #1]!
   1dc9e:	cmp	r0, r1
   1dca0:	bne.n	1dcae <error@@Base+0x21da>
   1dca2:	cmp	r3, r5
   1dca4:	bne.n	1dc96 <error@@Base+0x21c2>
   1dca6:	ldr	r3, [r4, #20]
   1dca8:	ldr	r2, [sp, #56]	; 0x38
   1dcaa:	cmp	r2, r3
   1dcac:	beq.n	1dcd0 <error@@Base+0x21fc>
   1dcae:	bhi.n	1dccc <error@@Base+0x21f8>
   1dcb0:	mov.w	r0, #4294967295	; 0xffffffff
   1dcb4:	ldr	r2, [pc, #60]	; (1dcf4 <error@@Base+0x2220>)
   1dcb6:	ldr	r3, [pc, #56]	; (1dcf0 <error@@Base+0x221c>)
   1dcb8:	add	r2, pc
   1dcba:	ldr	r3, [r2, r3]
   1dcbc:	ldr	r2, [r3, #0]
   1dcbe:	ldr	r3, [sp, #60]	; 0x3c
   1dcc0:	eors	r2, r3
   1dcc2:	bne.n	1dce6 <error@@Base+0x2212>
   1dcc4:	add	sp, #68	; 0x44
   1dcc6:	pop	{r4, r5, pc}
   1dcc8:	cmp	r2, #10
   1dcca:	bne.n	1dcb0 <error@@Base+0x21dc>
   1dccc:	movs	r0, #1
   1dcce:	b.n	1dcb4 <error@@Base+0x21e0>
   1dcd0:	movs	r0, #0
   1dcd2:	b.n	1dcb4 <error@@Base+0x21e0>
   1dcd4:	ldr	r3, [r4, #4]
   1dcd6:	ldr	r2, [sp, #40]	; 0x28
   1dcd8:	cmp	r2, r3
   1dcda:	beq.n	1dcd0 <error@@Base+0x21fc>
   1dcdc:	rev	r2, r2
   1dcde:	rev	r3, r3
   1dce0:	cmp	r2, r3
   1dce2:	bhi.n	1dccc <error@@Base+0x21f8>
   1dce4:	b.n	1dcb0 <error@@Base+0x21dc>
   1dce6:	blx	4b40 <__stack_chk_fail@plt>
   1dcea:	nop
   1dcec:	subs	r5, #246	; 0xf6
   1dcee:	movs	r4, r0
   1dcf0:	lsls	r4, r2, #22
   1dcf2:	movs	r0, r0
   1dcf4:	subs	r5, #140	; 0x8c
   1dcf6:	movs	r4, r0
   1dcf8:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dcfc:	mov	r7, r2
   1dcfe:	ldr	r2, [pc, #356]	; (1de64 <error@@Base+0x2390>)
   1dd00:	sub	sp, #172	; 0xac
   1dd02:	ldr	r3, [pc, #356]	; (1de68 <error@@Base+0x2394>)
   1dd04:	add	r2, pc
   1dd06:	ldr	r3, [r2, r3]
   1dd08:	ldr	r3, [r3, #0]
   1dd0a:	str	r3, [sp, #164]	; 0xa4
   1dd0c:	mov.w	r3, #0
   1dd10:	cmp	r0, #0
   1dd12:	beq.w	1de5a <error@@Base+0x2386>
   1dd16:	add	r6, sp, #100	; 0x64
   1dd18:	mov	r4, r1
   1dd1a:	movs	r2, #64	; 0x40
   1dd1c:	mov	r1, r0
   1dd1e:	mov	r0, r6
   1dd20:	bl	2b74c <mkdtemp@@Base+0x63c>
   1dd24:	cmp	r0, #63	; 0x3f
   1dd26:	bhi.w	1de5a <error@@Base+0x2386>
   1dd2a:	movs	r1, #47	; 0x2f
   1dd2c:	mov	r0, r6
   1dd2e:	blx	4294 <strchr@plt>
   1dd32:	mov	r5, r0
   1dd34:	cbz	r0, 1dd96 <error@@Base+0x22c2>
   1dd36:	movs	r3, #0
   1dd38:	movs	r2, #10
   1dd3a:	strb.w	r3, [r0], #1
   1dd3e:	mov	r1, sp
   1dd40:	blx	47a4 <strtoul@plt>
   1dd44:	ldrb	r3, [r5, #1]
   1dd46:	mov	r8, r0
   1dd48:	cmp	r3, #0
   1dd4a:	beq.w	1de5a <error@@Base+0x2386>
   1dd4e:	ldr	r3, [sp, #0]
   1dd50:	ldrb	r3, [r3, #0]
   1dd52:	cmp	r0, #128	; 0x80
   1dd54:	it	ls
   1dd56:	cmpls	r3, #0
   1dd58:	bne.n	1de5a <error@@Base+0x2386>
   1dd5a:	add.w	r9, sp, #4
   1dd5e:	mov	r0, r6
   1dd60:	mov	r1, r9
   1dd62:	bl	1dad0 <error@@Base+0x1ffc>
   1dd66:	adds	r0, #1
   1dd68:	beq.n	1de5a <error@@Base+0x2386>
   1dd6a:	ldrh.w	ip, [sp, #4]
   1dd6e:	cmp.w	ip, #2
   1dd72:	beq.n	1de3c <error@@Base+0x2368>
   1dd74:	cmp.w	ip, #10
   1dd78:	beq.n	1ddba <error@@Base+0x22e6>
   1dd7a:	mvn.w	r6, #1
   1dd7e:	ldr	r2, [pc, #236]	; (1de6c <error@@Base+0x2398>)
   1dd80:	ldr	r3, [pc, #228]	; (1de68 <error@@Base+0x2394>)
   1dd82:	add	r2, pc
   1dd84:	ldr	r3, [r2, r3]
   1dd86:	ldr	r2, [r3, #0]
   1dd88:	ldr	r3, [sp, #164]	; 0xa4
   1dd8a:	eors	r2, r3
   1dd8c:	bne.n	1de60 <error@@Base+0x238c>
   1dd8e:	mov	r0, r6
   1dd90:	add	sp, #172	; 0xac
   1dd92:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dd96:	add.w	r9, sp, #4
   1dd9a:	mov	r0, r6
   1dd9c:	mov	r1, r9
   1dd9e:	bl	1dad0 <error@@Base+0x1ffc>
   1dda2:	adds	r0, #1
   1dda4:	beq.n	1de5a <error@@Base+0x2386>
   1dda6:	ldrh.w	ip, [sp, #4]
   1ddaa:	cmp.w	ip, #2
   1ddae:	beq.n	1de54 <error@@Base+0x2380>
   1ddb0:	cmp.w	ip, #10
   1ddb4:	bne.n	1dd7a <error@@Base+0x22a6>
   1ddb6:	mov.w	r8, #128	; 0x80
   1ddba:	mov	r6, r9
   1ddbc:	add.w	sl, sp, #28
   1ddc0:	ldmia	r6!, {r0, r1, r2, r3}
   1ddc2:	mov	r5, sl
   1ddc4:	add.w	fp, sp, #52	; 0x34
   1ddc8:	stmia	r5!, {r0, r1, r2, r3}
   1ddca:	mov	r2, fp
   1ddcc:	ldmia.w	r6, {r0, r1}
   1ddd0:	stmia.w	r5, {r0, r1}
   1ddd4:	mov	r0, ip
   1ddd6:	mov	r1, r8
   1ddd8:	bl	1db98 <error@@Base+0x20c4>
   1dddc:	adds	r0, #1
   1ddde:	beq.n	1dd7a <error@@Base+0x22a6>
   1dde0:	ldrh.w	r3, [sp, #52]	; 0x34
   1dde4:	cmp	r3, #2
   1dde6:	beq.n	1de44 <error@@Base+0x2370>
   1dde8:	cmp	r3, #10
   1ddea:	bne.n	1dd7a <error@@Base+0x22a6>
   1ddec:	add	r3, sp, #56	; 0x38
   1ddee:	add	r1, sp, #72	; 0x48
   1ddf0:	ldr	r2, [r3, #0]
   1ddf2:	mvns	r2, r2
   1ddf4:	str.w	r2, [r3], #4
   1ddf8:	cmp	r3, r1
   1ddfa:	bne.n	1ddf0 <error@@Base+0x231c>
   1ddfc:	add	r0, sp, #76	; 0x4c
   1ddfe:	mov	r2, fp
   1de00:	mov	r1, sl
   1de02:	bl	1da64 <error@@Base+0x1f90>
   1de06:	adds	r0, #1
   1de08:	beq.n	1dd7a <error@@Base+0x22a6>
   1de0a:	ldrh.w	r3, [sp, #76]	; 0x4c
   1de0e:	cmp	r3, #2
   1de10:	beq.n	1de4c <error@@Base+0x2378>
   1de12:	cmp	r3, #10
   1de14:	bne.n	1dd7a <error@@Base+0x22a6>
   1de16:	add	r3, sp, #80	; 0x50
   1de18:	add	r1, sp, #96	; 0x60
   1de1a:	ldr.w	r2, [r3], #4
   1de1e:	cmp	r2, #0
   1de20:	bne.n	1dd7a <error@@Base+0x22a6>
   1de22:	cmp	r3, r1
   1de24:	bne.n	1de1a <error@@Base+0x2346>
   1de26:	mov	r5, r9
   1de28:	movs	r6, #0
   1de2a:	ldmia	r5!, {r0, r1, r2, r3}
   1de2c:	stmia	r4!, {r0, r1, r2, r3}
   1de2e:	ldmia.w	r5, {r0, r1}
   1de32:	stmia.w	r4, {r0, r1}
   1de36:	str.w	r8, [r7]
   1de3a:	b.n	1dd7e <error@@Base+0x22aa>
   1de3c:	cmp.w	r8, #32
   1de40:	bls.n	1ddba <error@@Base+0x22e6>
   1de42:	b.n	1dd7a <error@@Base+0x22a6>
   1de44:	ldr	r3, [sp, #56]	; 0x38
   1de46:	mvns	r3, r3
   1de48:	str	r3, [sp, #56]	; 0x38
   1de4a:	b.n	1ddfc <error@@Base+0x2328>
   1de4c:	ldr	r3, [sp, #80]	; 0x50
   1de4e:	cmp	r3, #0
   1de50:	beq.n	1de26 <error@@Base+0x2352>
   1de52:	b.n	1dd7a <error@@Base+0x22a6>
   1de54:	mov.w	r8, #32
   1de58:	b.n	1ddba <error@@Base+0x22e6>
   1de5a:	mov.w	r6, #4294967295	; 0xffffffff
   1de5e:	b.n	1dd7e <error@@Base+0x22aa>
   1de60:	blx	4b40 <__stack_chk_fail@plt>
   1de64:	subs	r5, #64	; 0x40
   1de66:	movs	r4, r0
   1de68:	lsls	r4, r2, #22
   1de6a:	movs	r0, r0
   1de6c:	subs	r4, #194	; 0xc2
   1de6e:	movs	r4, r0
   1de70:	ldr	r2, [pc, #280]	; (1df8c <error@@Base+0x24b8>)
   1de72:	ldr	r3, [pc, #284]	; (1df90 <error@@Base+0x24bc>)
   1de74:	add	r2, pc
   1de76:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1de7a:	sub	sp, #76	; 0x4c
   1de7c:	ldr	r3, [r2, r3]
   1de7e:	mov	r4, r1
   1de80:	mov	r5, r0
   1de82:	ldr	r3, [r3, #0]
   1de84:	str	r3, [sp, #68]	; 0x44
   1de86:	mov.w	r3, #0
   1de8a:	cbz	r0, 1de96 <error@@Base+0x23c2>
   1de8c:	add	r1, sp, #20
   1de8e:	bl	1dad0 <error@@Base+0x1ffc>
   1de92:	cmp	r0, #0
   1de94:	bne.n	1df50 <error@@Base+0x247c>
   1de96:	mov	r0, r4
   1de98:	blx	4b04 <strdup@plt+0x4>
   1de9c:	mov	r7, r0
   1de9e:	str	r0, [sp, #12]
   1dea0:	cmp	r0, #0
   1dea2:	beq.n	1df84 <error@@Base+0x24b0>
   1dea4:	ldr.w	r8, [pc, #236]	; 1df94 <error@@Base+0x24c0>
   1dea8:	add.w	r9, sp, #12
   1deac:	add.w	sl, sp, #16
   1deb0:	add	r6, sp, #44	; 0x2c
   1deb2:	add	r8, pc
   1deb4:	movs	r3, #0
   1deb6:	str	r3, [sp, #4]
   1deb8:	mov	r1, r8
   1deba:	mov	r0, r9
   1debc:	blx	41f8 <strsep@plt>
   1dec0:	mov	fp, r0
   1dec2:	cbz	r0, 1df16 <error@@Base+0x2442>
   1dec4:	ldrb.w	r4, [fp]
   1dec8:	cmp	r4, #33	; 0x21
   1deca:	itet	eq
   1decc:	ldrbeq.w	r2, [fp, #1]
   1ded0:	movne	r2, r4
   1ded2:	addeq.w	fp, fp, #1
   1ded6:	cmp	r2, #0
   1ded8:	beq.n	1df64 <error@@Base+0x2490>
   1deda:	mov	r2, sl
   1dedc:	mov	r1, r6
   1dede:	mov	r0, fp
   1dee0:	bl	1dcf8 <error@@Base+0x2224>
   1dee4:	cmn.w	r0, #2
   1dee8:	mov	ip, r0
   1deea:	beq.n	1df6c <error@@Base+0x2498>
   1deec:	cbnz	r0, 1df34 <error@@Base+0x2460>
   1deee:	cmp	r5, #0
   1def0:	beq.n	1deb8 <error@@Base+0x23e4>
   1def2:	ldr	r2, [sp, #16]
   1def4:	add	r0, sp, #20
   1def6:	mov	r1, r6
   1def8:	bl	1dc3c <error@@Base+0x2168>
   1defc:	cmp	r0, #0
   1defe:	bne.n	1deb8 <error@@Base+0x23e4>
   1df00:	cmp	r4, #33	; 0x21
   1df02:	beq.n	1df48 <error@@Base+0x2474>
   1df04:	mov	r1, r8
   1df06:	mov	r0, r9
   1df08:	movs	r3, #1
   1df0a:	str	r3, [sp, #4]
   1df0c:	blx	41f8 <strsep@plt>
   1df10:	mov	fp, r0
   1df12:	cmp	r0, #0
   1df14:	bne.n	1dec4 <error@@Base+0x23f0>
   1df16:	mov	r0, r7
   1df18:	blx	453c <free@plt+0x4>
   1df1c:	ldr	r2, [pc, #120]	; (1df98 <error@@Base+0x24c4>)
   1df1e:	ldr	r3, [pc, #112]	; (1df90 <error@@Base+0x24bc>)
   1df20:	add	r2, pc
   1df22:	ldr	r3, [r2, r3]
   1df24:	ldr	r2, [r3, #0]
   1df26:	ldr	r3, [sp, #68]	; 0x44
   1df28:	eors	r2, r3
   1df2a:	bne.n	1df80 <error@@Base+0x24ac>
   1df2c:	ldr	r0, [sp, #4]
   1df2e:	add	sp, #76	; 0x4c
   1df30:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1df34:	cmp	r5, #0
   1df36:	beq.n	1deb8 <error@@Base+0x23e4>
   1df38:	mov	r1, fp
   1df3a:	mov	r0, r5
   1df3c:	bl	1bd50 <error@@Base+0x27c>
   1df40:	cmp	r0, #1
   1df42:	bne.n	1deb8 <error@@Base+0x23e4>
   1df44:	cmp	r4, #33	; 0x21
   1df46:	bne.n	1df04 <error@@Base+0x2430>
   1df48:	mov.w	r3, #4294967295	; 0xffffffff
   1df4c:	str	r3, [sp, #4]
   1df4e:	b.n	1df16 <error@@Base+0x2442>
   1df50:	ldr	r1, [pc, #72]	; (1df9c <error@@Base+0x24c8>)
   1df52:	mov	r2, r5
   1df54:	ldr	r0, [pc, #72]	; (1dfa0 <error@@Base+0x24cc>)
   1df56:	movs	r3, #0
   1df58:	add	r1, pc
   1df5a:	str	r3, [sp, #4]
   1df5c:	add	r0, pc
   1df5e:	bl	1bc5c <error@@Base+0x188>
   1df62:	b.n	1df1c <error@@Base+0x2448>
   1df64:	mvn.w	r3, #1
   1df68:	str	r3, [sp, #4]
   1df6a:	b.n	1df16 <error@@Base+0x2442>
   1df6c:	ldr	r1, [pc, #52]	; (1dfa4 <error@@Base+0x24d0>)
   1df6e:	mov	r2, fp
   1df70:	ldr	r0, [pc, #52]	; (1dfa8 <error@@Base+0x24d4>)
   1df72:	add	r1, pc
   1df74:	str.w	ip, [sp, #4]
   1df78:	add	r0, pc
   1df7a:	bl	1bc5c <error@@Base+0x188>
   1df7e:	b.n	1df16 <error@@Base+0x2442>
   1df80:	blx	4b40 <__stack_chk_fail@plt>
   1df84:	mov.w	r3, #4294967295	; 0xffffffff
   1df88:	str	r3, [sp, #4]
   1df8a:	b.n	1df1c <error@@Base+0x2448>
   1df8c:	subs	r3, #208	; 0xd0
   1df8e:	movs	r4, r0
   1df90:	lsls	r4, r2, #22
   1df92:	movs	r0, r0
   1df94:	ldr??.w	r0, [lr, r0]
   1df98:	subs	r3, #36	; 0x24
   1df9a:	movs	r4, r0
   1df9c:	ldr	r7, [pc, #656]	; (1e230 <error@@Base+0x275c>)
   1df9e:	movs	r1, r0
   1dfa0:	ldr	r6, [pc, #368]	; (1e114 <error@@Base+0x2640>)
   1dfa2:	movs	r1, r0
   1dfa4:	ldr	r7, [pc, #552]	; (1e1d0 <error@@Base+0x26fc>)
   1dfa6:	movs	r1, r0
   1dfa8:	ldr	r6, [pc, #400]	; (1e13c <error@@Base+0x2668>)
   1dfaa:	movs	r1, r0
   1dfac:	ldr	r2, [pc, #320]	; (1e0f0 <error@@Base+0x261c>)
   1dfae:	ldr	r3, [pc, #324]	; (1e0f4 <error@@Base+0x2620>)
   1dfb0:	add	r2, pc
   1dfb2:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dfb6:	sub	sp, #76	; 0x4c
   1dfb8:	ldr	r3, [r2, r3]
   1dfba:	mov	r4, r1
   1dfbc:	mov	r5, r0
   1dfbe:	ldr	r3, [r3, #0]
   1dfc0:	str	r3, [sp, #68]	; 0x44
   1dfc2:	mov.w	r3, #0
   1dfc6:	cbz	r0, 1dfd2 <error@@Base+0x24fe>
   1dfc8:	add	r1, sp, #20
   1dfca:	bl	1dad0 <error@@Base+0x1ffc>
   1dfce:	cmp	r0, #0
   1dfd0:	bne.n	1e0d2 <error@@Base+0x25fe>
   1dfd2:	mov	r0, r4
   1dfd4:	blx	4b04 <strdup@plt+0x4>
   1dfd8:	mov	sl, r0
   1dfda:	str	r0, [sp, #12]
   1dfdc:	cmp	r0, #0
   1dfde:	beq.w	1e0e6 <error@@Base+0x2612>
   1dfe2:	ldr.w	r9, [pc, #276]	; 1e0f8 <error@@Base+0x2624>
   1dfe6:	add.w	r8, sp, #12
   1dfea:	movs	r7, #0
   1dfec:	add	r9, pc
   1dfee:	add.w	r9, r9, #16
   1dff2:	ldr	r6, [pc, #264]	; (1e0fc <error@@Base+0x2628>)
   1dff4:	add	r6, pc
   1dff6:	mov	r1, r6
   1dff8:	mov	r0, r8
   1dffa:	blx	41f8 <strsep@plt>
   1dffe:	mov	r4, r0
   1e000:	cmp	r0, #0
   1e002:	beq.n	1e080 <error@@Base+0x25ac>
   1e004:	ldrb	r3, [r4, #0]
   1e006:	cmp	r3, #0
   1e008:	beq.n	1e06c <error@@Base+0x2598>
   1e00a:	blx	4768 <strlen@plt>
   1e00e:	cmp	r0, #49	; 0x31
   1e010:	mov	fp, r0
   1e012:	bhi.n	1e09e <error@@Base+0x25ca>
   1e014:	ldr	r1, [pc, #232]	; (1e100 <error@@Base+0x262c>)
   1e016:	mov	r0, r4
   1e018:	add	r1, pc
   1e01a:	blx	4d58 <strspn@plt>
   1e01e:	cmp	fp, r0
   1e020:	beq.n	1e032 <error@@Base+0x255e>
   1e022:	ldr	r0, [pc, #224]	; (1e104 <error@@Base+0x2630>)
   1e024:	mov	r2, r4
   1e026:	mov	r1, r9
   1e028:	mov.w	r7, #4294967295	; 0xffffffff
   1e02c:	add	r0, pc
   1e02e:	bl	1bad4 <error@@Base>
   1e032:	add	r1, sp, #44	; 0x2c
   1e034:	add	r2, sp, #16
   1e036:	mov	r0, r4
   1e038:	str	r1, [sp, #4]
   1e03a:	bl	1dcf8 <error@@Base+0x2224>
   1e03e:	adds	r1, r0, #1
   1e040:	mov	r3, r0
   1e042:	ldr	r1, [sp, #4]
   1e044:	beq.n	1e0b4 <error@@Base+0x25e0>
   1e046:	adds	r2, r0, #2
   1e048:	beq.n	1e0c2 <error@@Base+0x25ee>
   1e04a:	subs	r0, r5, #0
   1e04c:	it	ne
   1e04e:	movne	r0, #1
   1e050:	cmp	r3, #0
   1e052:	ite	eq
   1e054:	moveq	r3, r0
   1e056:	movne	r3, #0
   1e058:	cmp	r3, #0
   1e05a:	beq.n	1dff6 <error@@Base+0x2522>
   1e05c:	ldr	r2, [sp, #16]
   1e05e:	add	r0, sp, #20
   1e060:	bl	1dc3c <error@@Base+0x2168>
   1e064:	cmp	r0, #0
   1e066:	it	eq
   1e068:	moveq	r7, #1
   1e06a:	b.n	1dff2 <error@@Base+0x251e>
   1e06c:	ldr	r1, [pc, #152]	; (1e108 <error@@Base+0x2634>)
   1e06e:	mov	r2, sl
   1e070:	ldr	r0, [pc, #152]	; (1e10c <error@@Base+0x2638>)
   1e072:	mov.w	r7, #4294967295	; 0xffffffff
   1e076:	add	r1, pc
   1e078:	add	r0, pc
   1e07a:	adds	r1, #16
   1e07c:	bl	1bad4 <error@@Base>
   1e080:	mov	r0, sl
   1e082:	blx	453c <free@plt+0x4>
   1e086:	ldr	r2, [pc, #136]	; (1e110 <error@@Base+0x263c>)
   1e088:	ldr	r3, [pc, #104]	; (1e0f4 <error@@Base+0x2620>)
   1e08a:	add	r2, pc
   1e08c:	ldr	r3, [r2, r3]
   1e08e:	ldr	r2, [r3, #0]
   1e090:	ldr	r3, [sp, #68]	; 0x44
   1e092:	eors	r2, r3
   1e094:	bne.n	1e0ec <error@@Base+0x2618>
   1e096:	mov	r0, r7
   1e098:	add	sp, #76	; 0x4c
   1e09a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e09e:	ldr	r1, [pc, #116]	; (1e114 <error@@Base+0x2640>)
   1e0a0:	mov	r2, r4
   1e0a2:	ldr	r0, [pc, #116]	; (1e118 <error@@Base+0x2644>)
   1e0a4:	mov.w	r7, #4294967295	; 0xffffffff
   1e0a8:	add	r1, pc
   1e0aa:	add	r0, pc
   1e0ac:	adds	r1, #16
   1e0ae:	bl	1bad4 <error@@Base>
   1e0b2:	b.n	1e080 <error@@Base+0x25ac>
   1e0b4:	ldr	r0, [pc, #100]	; (1e11c <error@@Base+0x2648>)
   1e0b6:	mov	r1, r4
   1e0b8:	mov	r7, r3
   1e0ba:	add	r0, pc
   1e0bc:	bl	1bad4 <error@@Base>
   1e0c0:	b.n	1e080 <error@@Base+0x25ac>
   1e0c2:	ldr	r0, [pc, #92]	; (1e120 <error@@Base+0x264c>)
   1e0c4:	mov	r1, r4
   1e0c6:	mov.w	r7, #4294967295	; 0xffffffff
   1e0ca:	add	r0, pc
   1e0cc:	bl	1bad4 <error@@Base>
   1e0d0:	b.n	1e080 <error@@Base+0x25ac>
   1e0d2:	ldr	r1, [pc, #80]	; (1e124 <error@@Base+0x2650>)
   1e0d4:	mov	r2, r5
   1e0d6:	ldr	r0, [pc, #80]	; (1e128 <error@@Base+0x2654>)
   1e0d8:	movs	r7, #0
   1e0da:	add	r1, pc
   1e0dc:	add	r0, pc
   1e0de:	adds	r1, #16
   1e0e0:	bl	1bc5c <error@@Base+0x188>
   1e0e4:	b.n	1e086 <error@@Base+0x25b2>
   1e0e6:	mov.w	r7, #4294967295	; 0xffffffff
   1e0ea:	b.n	1e086 <error@@Base+0x25b2>
   1e0ec:	blx	4b40 <__stack_chk_fail@plt>
   1e0f0:	subs	r2, #148	; 0x94
   1e0f2:	movs	r4, r0
   1e0f4:	lsls	r4, r2, #22
   1e0f6:	movs	r0, r0
   1e0f8:	ldr	r7, [pc, #64]	; (1e13c <error@@Base+0x2668>)
   1e0fa:	movs	r1, r0
   1e0fc:	ldrb.w	r0, [ip, r0]
   1e100:	ldr	r6, [pc, #272]	; (1e214 <error@@Base+0x2740>)
   1e102:	movs	r1, r0
   1e104:	ldr	r6, [pc, #304]	; (1e238 <error@@Base+0x2764>)
   1e106:	movs	r1, r0
   1e108:	ldr	r6, [pc, #536]	; (1e324 <error@@Base+0x2850>)
   1e10a:	movs	r1, r0
   1e10c:	ldr	r5, [pc, #624]	; (1e380 <error@@Base+0x28ac>)
   1e10e:	movs	r1, r0
   1e110:	subs	r1, #186	; 0xba
   1e112:	movs	r4, r0
   1e114:	ldr	r6, [pc, #336]	; (1e268 <error@@Base+0x2794>)
   1e116:	movs	r1, r0
   1e118:	ldr	r5, [pc, #568]	; (1e354 <error@@Base+0x2880>)
   1e11a:	movs	r1, r0
   1e11c:	ldr	r5, [pc, #968]	; (1e4e8 <error@@Base+0x2a14>)
   1e11e:	movs	r1, r0
   1e120:	ldr	r6, [pc, #8]	; (1e12c <error@@Base+0x2658>)
   1e122:	movs	r1, r0
   1e124:	ldr	r6, [pc, #136]	; (1e1b0 <error@@Base+0x26dc>)
   1e126:	movs	r1, r0
   1e128:	ldr	r4, [pc, #880]	; (1e49c <error@@Base+0x29c8>)
   1e12a:	movs	r1, r0
   1e12c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e130:	mov	r7, r1
   1e132:	ldr	r6, [pc, #208]	; (1e204 <error@@Base+0x2730>)
   1e134:	sub	sp, #28
   1e136:	ldr	r1, [pc, #208]	; (1e208 <error@@Base+0x2734>)
   1e138:	mov	r8, r2
   1e13a:	add	r6, pc
   1e13c:	ldr	r4, [pc, #204]	; (1e20c <error@@Base+0x2738>)
   1e13e:	ldr	r5, [pc, #208]	; (1e210 <error@@Base+0x273c>)
   1e140:	ldr	r1, [r6, r1]
   1e142:	add	r4, pc
   1e144:	ldrd	r9, sl, [sp, #64]	; 0x40
   1e148:	ldr	r1, [r1, #0]
   1e14a:	str	r1, [sp, #20]
   1e14c:	mov.w	r1, #0
   1e150:	mov	r1, r4
   1e152:	str	r7, [sp, #12]
   1e154:	ldr	r4, [r4, r5]
   1e156:	cmp	r0, r4
   1e158:	ite	eq
   1e15a:	moveq	r2, #1
   1e15c:	movne	r2, #4
   1e15e:	strh.w	r2, [sp, #16]
   1e162:	cbz	r3, 1e1c8 <error@@Base+0x26f4>
   1e164:	add.w	fp, sp, #12
   1e168:	mov	r6, r0
   1e16a:	mov	r5, r3
   1e16c:	movs	r4, #0
   1e16e:	add.w	r1, r8, r4
   1e172:	subs	r2, r5, r4
   1e174:	mov	r0, r7
   1e176:	blx	r6
   1e178:	adds	r3, r0, #1
   1e17a:	mov	r1, r0
   1e17c:	beq.n	1e1b6 <error@@Base+0x26e2>
   1e17e:	cbz	r0, 1e1ac <error@@Base+0x26d8>
   1e180:	add	r4, r0
   1e182:	cmp.w	r9, #0
   1e186:	beq.n	1e190 <error@@Base+0x26bc>
   1e188:	mov	r0, sl
   1e18a:	blx	r9
   1e18c:	adds	r0, #1
   1e18e:	beq.n	1e1e8 <error@@Base+0x2714>
   1e190:	cmp	r5, r4
   1e192:	bhi.n	1e16e <error@@Base+0x269a>
   1e194:	ldr	r2, [pc, #124]	; (1e214 <error@@Base+0x2740>)
   1e196:	ldr	r3, [pc, #112]	; (1e208 <error@@Base+0x2734>)
   1e198:	add	r2, pc
   1e19a:	ldr	r3, [r2, r3]
   1e19c:	ldr	r2, [r3, #0]
   1e19e:	ldr	r3, [sp, #20]
   1e1a0:	eors	r2, r3
   1e1a2:	bne.n	1e1fe <error@@Base+0x272a>
   1e1a4:	mov	r0, r4
   1e1a6:	add	sp, #28
   1e1a8:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e1ac:	blx	4f90 <__errno_location@plt>
   1e1b0:	movs	r3, #32
   1e1b2:	str	r3, [r0, #0]
   1e1b4:	b.n	1e194 <error@@Base+0x26c0>
   1e1b6:	str	r0, [sp, #0]
   1e1b8:	blx	4f90 <__errno_location@plt>
   1e1bc:	ldr	r1, [sp, #0]
   1e1be:	ldr	r2, [r0, #0]
   1e1c0:	cmp	r2, #4
   1e1c2:	beq.n	1e1cc <error@@Base+0x26f8>
   1e1c4:	cmp	r2, #11
   1e1c6:	beq.n	1e1f2 <error@@Base+0x271e>
   1e1c8:	movs	r4, #0
   1e1ca:	b.n	1e194 <error@@Base+0x26c0>
   1e1cc:	strd	r0, r2, [sp]
   1e1d0:	cmp.w	r9, #0
   1e1d4:	beq.n	1e190 <error@@Base+0x26bc>
   1e1d6:	movs	r1, #0
   1e1d8:	mov	r0, sl
   1e1da:	blx	r9
   1e1dc:	ldrd	r3, r2, [sp]
   1e1e0:	adds	r0, #1
   1e1e2:	bne.n	1e190 <error@@Base+0x26bc>
   1e1e4:	str	r2, [r3, #0]
   1e1e6:	b.n	1e194 <error@@Base+0x26c0>
   1e1e8:	blx	4f90 <__errno_location@plt>
   1e1ec:	movs	r3, #4
   1e1ee:	str	r3, [r0, #0]
   1e1f0:	b.n	1e194 <error@@Base+0x26c0>
   1e1f2:	mov	r2, r1
   1e1f4:	mov	r0, fp
   1e1f6:	movs	r1, #1
   1e1f8:	blx	4b88 <poll@plt>
   1e1fc:	b.n	1e190 <error@@Base+0x26bc>
   1e1fe:	blx	4b40 <__stack_chk_fail@plt>
   1e202:	nop
   1e204:	subs	r1, #10
   1e206:	movs	r4, r0
   1e208:	lsls	r4, r2, #22
   1e20a:	movs	r0, r0
   1e20c:	subs	r1, #2
   1e20e:	movs	r4, r0
   1e210:	lsls	r4, r6, #21
   1e212:	movs	r0, r0
   1e214:	subs	r0, #172	; 0xac
   1e216:	movs	r4, r0
   1e218:	push	{r4, lr}
   1e21a:	sub	sp, #8
   1e21c:	movs	r4, #0
   1e21e:	strd	r4, r4, [sp]
   1e222:	bl	1e12c <error@@Base+0x2658>
   1e226:	add	sp, #8
   1e228:	pop	{r4, pc}
   1e22a:	nop
   1e22c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e230:	mov	r7, r0
   1e232:	ldr	r0, [pc, #392]	; (1e3bc <error@@Base+0x28e8>)
   1e234:	mov	r8, r1
   1e236:	ldr	r1, [pc, #392]	; (1e3c0 <error@@Base+0x28ec>)
   1e238:	sub.w	sp, sp, #8192	; 0x2000
   1e23c:	add	r0, pc
   1e23e:	sub	sp, #36	; 0x24
   1e240:	mov	r4, r3
   1e242:	add.w	r3, sp, #8192	; 0x2000
   1e246:	ldr	r1, [r0, r1]
   1e248:	adds	r3, #28
   1e24a:	ldr	r5, [pc, #376]	; (1e3c4 <error@@Base+0x28f0>)
   1e24c:	cmp.w	r4, #1024	; 0x400
   1e250:	ldr	r1, [r1, #0]
   1e252:	str	r1, [r3, #0]
   1e254:	mov.w	r1, #0
   1e258:	add.w	r3, sp, #8256	; 0x2040
   1e25c:	add.w	r3, r3, #8
   1e260:	add	r5, pc
   1e262:	ldr	r3, [r3, #0]
   1e264:	str	r3, [sp, #4]
   1e266:	add.w	r3, sp, #8256	; 0x2040
   1e26a:	add.w	r3, r3, #12
   1e26e:	ldr	r3, [r3, #0]
   1e270:	str	r3, [sp, #8]
   1e272:	bls.n	1e2a4 <error@@Base+0x27d0>
   1e274:	blx	4f90 <__errno_location@plt>
   1e278:	mov.w	r9, #0
   1e27c:	movs	r3, #22
   1e27e:	str	r3, [r0, #0]
   1e280:	ldr	r1, [pc, #324]	; (1e3c8 <error@@Base+0x28f4>)
   1e282:	add.w	r3, sp, #8192	; 0x2000
   1e286:	ldr	r2, [pc, #312]	; (1e3c0 <error@@Base+0x28ec>)
   1e288:	adds	r3, #28
   1e28a:	add	r1, pc
   1e28c:	ldr	r2, [r1, r2]
   1e28e:	ldr	r1, [r2, #0]
   1e290:	ldr	r2, [r3, #0]
   1e292:	eors	r1, r2
   1e294:	bne.w	1e3ae <error@@Base+0x28da>
   1e298:	mov	r0, r9
   1e29a:	add.w	sp, sp, #8192	; 0x2000
   1e29e:	add	sp, #36	; 0x24
   1e2a0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e2a4:	add	r6, sp, #32
   1e2a6:	mov	r1, r2
   1e2a8:	sub.w	sl, r6, #4
   1e2ac:	mov.w	r3, #8192	; 0x2000
   1e2b0:	lsls	r2, r4, #3
   1e2b2:	mov.w	r9, #0
   1e2b6:	mov	r0, sl
   1e2b8:	blx	462c <__memcpy_chk@plt>
   1e2bc:	ldr	r3, [pc, #268]	; (1e3cc <error@@Base+0x28f8>)
   1e2be:	str.w	r8, [r6, #-12]!
   1e2c2:	ldr	r3, [r5, r3]
   1e2c4:	cmp	r7, r3
   1e2c6:	ite	eq
   1e2c8:	moveq	r3, #1
   1e2ca:	movne	r3, #4
   1e2cc:	strh	r3, [r6, #4]
   1e2ce:	cmp	r4, #0
   1e2d0:	beq.n	1e340 <error@@Base+0x286c>
   1e2d2:	ldr.w	r2, [sl, #4]
   1e2d6:	cmp	r2, #0
   1e2d8:	beq.n	1e280 <error@@Base+0x27ac>
   1e2da:	mov	r2, r4
   1e2dc:	mov	r1, sl
   1e2de:	mov	r0, r8
   1e2e0:	blx	r7
   1e2e2:	adds	r3, r0, #1
   1e2e4:	mov	r5, r0
   1e2e6:	beq.n	1e330 <error@@Base+0x285c>
   1e2e8:	cbz	r0, 1e346 <error@@Base+0x2872>
   1e2ea:	add	r9, r0
   1e2ec:	mov	fp, r0
   1e2ee:	ldr.w	r3, [sl, #4]
   1e2f2:	cmp	r3, fp
   1e2f4:	bhi.n	1e36a <error@@Base+0x2896>
   1e2f6:	mov	r0, r4
   1e2f8:	mov.w	r1, #4294967295	; 0xffffffff
   1e2fc:	sub.w	fp, fp, r3
   1e300:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   1e304:	add.w	sl, sl, #8
   1e308:	mov	r4, r0
   1e30a:	cmp	r0, #0
   1e30c:	bne.n	1e2ee <error@@Base+0x281a>
   1e30e:	cmp.w	fp, #0
   1e312:	bne.n	1e3a2 <error@@Base+0x28ce>
   1e314:	ldr	r3, [sp, #4]
   1e316:	cmp	r3, #0
   1e318:	beq.n	1e280 <error@@Base+0x27ac>
   1e31a:	ldrd	r3, r0, [sp, #4]
   1e31e:	mov	r1, r5
   1e320:	blx	r3
   1e322:	adds	r0, #1
   1e324:	bne.n	1e280 <error@@Base+0x27ac>
   1e326:	blx	4f90 <__errno_location@plt>
   1e32a:	movs	r3, #4
   1e32c:	str	r3, [r0, #0]
   1e32e:	b.n	1e280 <error@@Base+0x27ac>
   1e330:	blx	4f90 <__errno_location@plt>
   1e334:	ldr	r3, [r0, #0]
   1e336:	mov	fp, r0
   1e338:	cmp	r3, #4
   1e33a:	beq.n	1e350 <error@@Base+0x287c>
   1e33c:	cmp	r3, #11
   1e33e:	beq.n	1e396 <error@@Base+0x28c2>
   1e340:	mov.w	r9, #0
   1e344:	b.n	1e280 <error@@Base+0x27ac>
   1e346:	blx	4f90 <__errno_location@plt>
   1e34a:	movs	r3, #32
   1e34c:	str	r3, [r0, #0]
   1e34e:	b.n	1e280 <error@@Base+0x27ac>
   1e350:	str	r3, [sp, #12]
   1e352:	ldr	r3, [sp, #4]
   1e354:	cmp	r3, #0
   1e356:	beq.n	1e2d2 <error@@Base+0x27fe>
   1e358:	ldr	r0, [sp, #8]
   1e35a:	movs	r1, #0
   1e35c:	blx	r3
   1e35e:	ldr	r3, [sp, #12]
   1e360:	adds	r0, #1
   1e362:	bne.n	1e2d2 <error@@Base+0x27fe>
   1e364:	str.w	r3, [fp]
   1e368:	b.n	1e280 <error@@Base+0x27ac>
   1e36a:	cmp.w	fp, #0
   1e36e:	beq.n	1e3b2 <error@@Base+0x28de>
   1e370:	sub.w	r3, r3, fp
   1e374:	str.w	r3, [sl, #4]
   1e378:	ldr	r3, [sp, #4]
   1e37a:	ldr.w	r1, [sl]
   1e37e:	add	r1, fp
   1e380:	str.w	r1, [sl]
   1e384:	cmp	r3, #0
   1e386:	beq.n	1e2d2 <error@@Base+0x27fe>
   1e388:	ldrd	r3, r0, [sp, #4]
   1e38c:	mov	r1, r5
   1e38e:	blx	r3
   1e390:	adds	r0, #1
   1e392:	bne.n	1e2d2 <error@@Base+0x27fe>
   1e394:	b.n	1e326 <error@@Base+0x2852>
   1e396:	mov	r2, r5
   1e398:	movs	r1, #1
   1e39a:	mov	r0, r6
   1e39c:	blx	4b88 <poll@plt>
   1e3a0:	b.n	1e2d2 <error@@Base+0x27fe>
   1e3a2:	blx	4f90 <__errno_location@plt>
   1e3a6:	mov	r9, r4
   1e3a8:	movs	r3, #14
   1e3aa:	str	r3, [r0, #0]
   1e3ac:	b.n	1e280 <error@@Base+0x27ac>
   1e3ae:	blx	4b40 <__stack_chk_fail@plt>
   1e3b2:	ldr	r3, [sp, #4]
   1e3b4:	cmp	r3, #0
   1e3b6:	beq.n	1e2d2 <error@@Base+0x27fe>
   1e3b8:	b.n	1e388 <error@@Base+0x28b4>
   1e3ba:	nop
   1e3bc:	subs	r0, #8
   1e3be:	movs	r4, r0
   1e3c0:	lsls	r4, r2, #22
   1e3c2:	movs	r0, r0
   1e3c4:	adds	r7, #228	; 0xe4
   1e3c6:	movs	r4, r0
   1e3c8:	adds	r7, #186	; 0xba
   1e3ca:	movs	r4, r0
   1e3cc:	lsls	r0, r5, #22
   1e3ce:	movs	r0, r0
   1e3d0:	push	{r4, lr}
   1e3d2:	sub	sp, #8
   1e3d4:	movs	r4, #0
   1e3d6:	strd	r4, r4, [sp]
   1e3da:	bl	1e22c <error@@Base+0x2758>
   1e3de:	add	sp, #8
   1e3e0:	pop	{r4, pc}
   1e3e2:	nop
   1e3e4:	movs	r0, r0
   1e3e6:	movs	r0, r0
   1e3e8:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1e3ec:	sub	sp, #8
   1e3ee:	ldr	r7, [r0, #0]
   1e3f0:	cmp	r7, #0
   1e3f2:	beq.n	1e49c <error@@Base+0x29c8>
   1e3f4:	mov	r4, r0
   1e3f6:	mov	r6, r1
   1e3f8:	cbnz	r1, 1e454 <error@@Base+0x2980>
   1e3fa:	ldr	r1, [pc, #184]	; (1e4b4 <error@@Base+0x29e0>)
   1e3fc:	add	r1, pc
   1e3fe:	mov	r0, r7
   1e400:	blx	4f18 <strpbrk@plt>
   1e404:	mov	r5, r0
   1e406:	str	r0, [r4, #0]
   1e408:	cbz	r0, 1e44c <error@@Base+0x2978>
   1e40a:	ldrb.w	r8, [r0]
   1e40e:	cmp.w	r8, #34	; 0x22
   1e412:	beq.n	1e476 <error@@Base+0x29a2>
   1e414:	cbz	r6, 1e45a <error@@Base+0x2986>
   1e416:	movs	r3, #0
   1e418:	ldr	r1, [pc, #156]	; (1e4b8 <error@@Base+0x29e4>)
   1e41a:	strb	r3, [r0, #0]
   1e41c:	ldr	r5, [r4, #0]
   1e41e:	add	r1, pc
   1e420:	str	r1, [sp, #4]
   1e422:	adds	r0, r5, #1
   1e424:	blx	4d58 <strspn@plt>
   1e428:	cmp.w	r8, #61	; 0x3d
   1e42c:	ldr	r1, [sp, #4]
   1e42e:	add.w	r0, r0, #1
   1e432:	add.w	r6, r5, r0
   1e436:	str	r6, [r4, #0]
   1e438:	ldrb	r3, [r5, r0]
   1e43a:	sub.w	r3, r3, #61	; 0x3d
   1e43e:	clz	r3, r3
   1e442:	mov.w	r3, r3, lsr #5
   1e446:	it	eq
   1e448:	moveq	r3, #0
   1e44a:	cbnz	r3, 1e4a6 <error@@Base+0x29d2>
   1e44c:	mov	r0, r7
   1e44e:	add	sp, #8
   1e450:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1e454:	ldr	r1, [pc, #100]	; (1e4bc <error@@Base+0x29e8>)
   1e456:	add	r1, pc
   1e458:	b.n	1e3fe <error@@Base+0x292a>
   1e45a:	ldr	r1, [pc, #100]	; (1e4c0 <error@@Base+0x29ec>)
   1e45c:	strb	r6, [r0, #0]
   1e45e:	ldr	r5, [r4, #0]
   1e460:	add	r1, pc
   1e462:	adds	r0, r5, #1
   1e464:	blx	4d58 <strspn@plt>
   1e468:	adds	r0, #1
   1e46a:	add	r5, r0
   1e46c:	mov	r0, r7
   1e46e:	str	r5, [r4, #0]
   1e470:	add	sp, #8
   1e472:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1e476:	blx	4768 <strlen@plt>
   1e47a:	adds	r1, r5, #1
   1e47c:	mov	r2, r0
   1e47e:	mov	r0, r5
   1e480:	blx	4c10 <memmove@plt>
   1e484:	ldr	r0, [r4, #0]
   1e486:	mov	r1, r8
   1e488:	blx	4294 <strchr@plt>
   1e48c:	str	r0, [r4, #0]
   1e48e:	cbz	r0, 1e49c <error@@Base+0x29c8>
   1e490:	ldr	r1, [pc, #48]	; (1e4c4 <error@@Base+0x29f0>)
   1e492:	movs	r3, #0
   1e494:	strb	r3, [r0, #0]
   1e496:	add	r1, pc
   1e498:	ldr	r5, [r4, #0]
   1e49a:	b.n	1e462 <error@@Base+0x298e>
   1e49c:	movs	r7, #0
   1e49e:	mov	r0, r7
   1e4a0:	add	sp, #8
   1e4a2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1e4a6:	adds	r0, r6, #1
   1e4a8:	blx	4d58 <strspn@plt>
   1e4ac:	adds	r0, #1
   1e4ae:	add	r6, r0
   1e4b0:	str	r6, [r4, #0]
   1e4b2:	b.n	1e44c <error@@Base+0x2978>
   1e4b4:	ldr	r3, [pc, #192]	; (1e578 <error@@Base+0x2aa4>)
   1e4b6:	movs	r1, r0
   1e4b8:	ldr	r3, [pc, #88]	; (1e514 <error@@Base+0x2a40>)
   1e4ba:	movs	r1, r0
   1e4bc:	ldr	r2, [pc, #824]	; (1e7f8 <error@@Base+0x2d24>)
   1e4be:	movs	r1, r0
   1e4c0:	ldr	r2, [pc, #848]	; (1e814 <error@@Base+0x2d40>)
   1e4c2:	movs	r1, r0
   1e4c4:	ldr	r2, [pc, #632]	; (1e740 <error@@Base+0x2c6c>)
   1e4c6:	movs	r1, r0
   1e4c8:	ldr	r2, [pc, #268]	; (1e5d8 <error@@Base+0x2b04>)
   1e4ca:	ldr	r3, [pc, #272]	; (1e5dc <error@@Base+0x2b08>)
   1e4cc:	add	r2, pc
   1e4ce:	push	{r4, r5, r6, r7, lr}
   1e4d0:	sub	sp, #12
   1e4d2:	ldr	r3, [r2, r3]
   1e4d4:	mov	r4, r0
   1e4d6:	ldr	r3, [r3, #0]
   1e4d8:	str	r3, [sp, #4]
   1e4da:	mov.w	r3, #0
   1e4de:	blx	4768 <strlen@plt>
   1e4e2:	adds	r0, #1
   1e4e4:	bl	1d924 <error@@Base+0x1e50>
   1e4e8:	ldrb	r3, [r4, #0]
   1e4ea:	mov	r7, r0
   1e4ec:	cmp	r3, #0
   1e4ee:	beq.n	1e5d0 <error@@Base+0x2afc>
   1e4f0:	adds	r5, r0, #1
   1e4f2:	movs	r6, #32
   1e4f4:	b.n	1e506 <error@@Base+0x2a32>
   1e4f6:	mov	r2, r4
   1e4f8:	mov	r1, r5
   1e4fa:	strb.w	r6, [r5, #-1]
   1e4fe:	ldrb	r3, [r2, #1]
   1e500:	adds	r5, #1
   1e502:	adds	r4, r2, #1
   1e504:	cbz	r3, 1e520 <error@@Base+0x2a4c>
   1e506:	cmp	r3, #37	; 0x25
   1e508:	beq.n	1e53a <error@@Base+0x2a66>
   1e50a:	cmp	r3, #43	; 0x2b
   1e50c:	beq.n	1e4f6 <error@@Base+0x2a22>
   1e50e:	mov	r2, r4
   1e510:	strb.w	r3, [r5, #-1]
   1e514:	ldrb	r3, [r2, #1]
   1e516:	mov	r1, r5
   1e518:	adds	r4, r2, #1
   1e51a:	adds	r5, #1
   1e51c:	cmp	r3, #0
   1e51e:	bne.n	1e506 <error@@Base+0x2a32>
   1e520:	movs	r3, #0
   1e522:	strb	r3, [r1, #0]
   1e524:	ldr	r2, [pc, #184]	; (1e5e0 <error@@Base+0x2b0c>)
   1e526:	ldr	r3, [pc, #180]	; (1e5dc <error@@Base+0x2b08>)
   1e528:	add	r2, pc
   1e52a:	ldr	r3, [r2, r3]
   1e52c:	ldr	r2, [r3, #0]
   1e52e:	ldr	r3, [sp, #4]
   1e530:	eors	r2, r3
   1e532:	bne.n	1e5d4 <error@@Base+0x2b00>
   1e534:	mov	r0, r7
   1e536:	add	sp, #12
   1e538:	pop	{r4, r5, r6, r7, pc}
   1e53a:	blx	4ab8 <__ctype_b_loc@plt>
   1e53e:	ldrb	r3, [r4, #1]
   1e540:	ldr	r2, [r0, #0]
   1e542:	ldrh.w	r1, [r2, r3, lsl #1]
   1e546:	lsls	r1, r1, #19
   1e548:	bpl.n	1e5c6 <error@@Base+0x2af2>
   1e54a:	ldrb	r1, [r4, #2]
   1e54c:	ldrh.w	r2, [r2, r1, lsl #1]
   1e550:	lsls	r2, r2, #19
   1e552:	bpl.n	1e5c6 <error@@Base+0x2af2>
   1e554:	sub.w	r2, r3, #48	; 0x30
   1e558:	uxtb	r2, r2
   1e55a:	cmp	r2, #9
   1e55c:	bls.n	1e5b8 <error@@Base+0x2ae4>
   1e55e:	sub.w	r2, r3, #97	; 0x61
   1e562:	cmp	r2, #5
   1e564:	bls.n	1e5be <error@@Base+0x2aea>
   1e566:	sub.w	r2, r3, #65	; 0x41
   1e56a:	cmp	r2, #5
   1e56c:	bhi.n	1e5c6 <error@@Base+0x2af2>
   1e56e:	subs	r3, #55	; 0x37
   1e570:	strb.w	r3, [sp]
   1e574:	sub.w	r3, r1, #48	; 0x30
   1e578:	adds	r2, r4, #2
   1e57a:	uxtb	r3, r3
   1e57c:	cmp	r3, #9
   1e57e:	it	ls
   1e580:	strbls.w	r3, [sp, #1]
   1e584:	bls.n	1e5a4 <error@@Base+0x2ad0>
   1e586:	sub.w	r3, r1, #97	; 0x61
   1e58a:	cmp	r3, #5
   1e58c:	itt	ls
   1e58e:	subls	r1, #87	; 0x57
   1e590:	strbls.w	r1, [sp, #1]
   1e594:	bls.n	1e5a4 <error@@Base+0x2ad0>
   1e596:	sub.w	r3, r1, #65	; 0x41
   1e59a:	cmp	r3, #5
   1e59c:	bhi.n	1e5c6 <error@@Base+0x2af2>
   1e59e:	subs	r1, #55	; 0x37
   1e5a0:	strb.w	r1, [sp, #1]
   1e5a4:	ldrb.w	r0, [sp]
   1e5a8:	mov	r1, r5
   1e5aa:	ldrb.w	r3, [sp, #1]
   1e5ae:	orr.w	r3, r3, r0, lsl #4
   1e5b2:	strb.w	r3, [r5, #-1]
   1e5b6:	b.n	1e4fe <error@@Base+0x2a2a>
   1e5b8:	strb.w	r2, [sp]
   1e5bc:	b.n	1e574 <error@@Base+0x2aa0>
   1e5be:	subs	r3, #87	; 0x57
   1e5c0:	strb.w	r3, [sp]
   1e5c4:	b.n	1e574 <error@@Base+0x2aa0>
   1e5c6:	mov	r0, r7
   1e5c8:	movs	r7, #0
   1e5ca:	blx	453c <free@plt+0x4>
   1e5ce:	b.n	1e524 <error@@Base+0x2a50>
   1e5d0:	mov	r1, r0
   1e5d2:	b.n	1e520 <error@@Base+0x2a4c>
   1e5d4:	blx	4b40 <__stack_chk_fail@plt>
   1e5d8:	adds	r5, #120	; 0x78
   1e5da:	movs	r4, r0
   1e5dc:	lsls	r4, r2, #22
   1e5de:	movs	r0, r0
   1e5e0:	adds	r5, #28
   1e5e2:	movs	r4, r0
   1e5e4:	ldrb	r3, [r0, #0]
   1e5e6:	cbz	r3, 1e600 <error@@Base+0x2b2c>
   1e5e8:	mov	r2, r0
   1e5ea:	b.n	1e5f2 <error@@Base+0x2b1e>
   1e5ec:	ldrb.w	r3, [r2, #1]!
   1e5f0:	cbz	r3, 1e600 <error@@Base+0x2b2c>
   1e5f2:	cmp	r3, #13
   1e5f4:	it	ne
   1e5f6:	cmpne	r3, #10
   1e5f8:	bne.n	1e5ec <error@@Base+0x2b18>
   1e5fa:	movs	r3, #0
   1e5fc:	strb	r3, [r2, #0]
   1e5fe:	bx	lr
   1e600:	bx	lr
   1e602:	nop
   1e604:	push	{r4, r5, r6, lr}
   1e606:	movs	r1, #3
   1e608:	mov	r5, r0
   1e60a:	blx	496c <fcntl64@plt>
   1e60e:	mov	r4, r0
   1e610:	adds	r0, #1
   1e612:	beq.n	1e648 <error@@Base+0x2b74>
   1e614:	ands.w	r6, r4, #2048	; 0x800
   1e618:	mov	r1, r5
   1e61a:	bne.n	1e63a <error@@Base+0x2b66>
   1e61c:	ldr	r0, [pc, #92]	; (1e67c <error@@Base+0x2ba8>)
   1e61e:	add	r0, pc
   1e620:	bl	1bc5c <error@@Base+0x188>
   1e624:	orr.w	r2, r4, #2048	; 0x800
   1e628:	movs	r1, #4
   1e62a:	mov	r0, r5
   1e62c:	blx	496c <fcntl64@plt>
   1e630:	adds	r3, r0, #1
   1e632:	mov	r4, r0
   1e634:	beq.n	1e662 <error@@Base+0x2b8e>
   1e636:	mov	r0, r6
   1e638:	pop	{r4, r5, r6, pc}
   1e63a:	ldr	r0, [pc, #68]	; (1e680 <error@@Base+0x2bac>)
   1e63c:	movs	r6, #0
   1e63e:	add	r0, pc
   1e640:	bl	1bcb0 <error@@Base+0x1dc>
   1e644:	mov	r0, r6
   1e646:	pop	{r4, r5, r6, pc}
   1e648:	blx	4f90 <__errno_location@plt>
   1e64c:	mov	r6, r4
   1e64e:	ldr	r0, [r0, #0]
   1e650:	blx	401c <strerror@plt+0x4>
   1e654:	mov	r1, r5
   1e656:	mov	r2, r0
   1e658:	ldr	r0, [pc, #40]	; (1e684 <error@@Base+0x2bb0>)
   1e65a:	add	r0, pc
   1e65c:	bl	1bad4 <error@@Base>
   1e660:	b.n	1e636 <error@@Base+0x2b62>
   1e662:	blx	4f90 <__errno_location@plt>
   1e666:	mov	r6, r4
   1e668:	ldr	r0, [r0, #0]
   1e66a:	blx	401c <strerror@plt+0x4>
   1e66e:	mov	r1, r5
   1e670:	mov	r2, r0
   1e672:	ldr	r0, [pc, #20]	; (1e688 <error@@Base+0x2bb4>)
   1e674:	add	r0, pc
   1e676:	bl	1bc08 <error@@Base+0x134>
   1e67a:	b.n	1e636 <error@@Base+0x2b62>
   1e67c:	ldr	r1, [pc, #296]	; (1e7a8 <error@@Base+0x2cd4>)
   1e67e:	movs	r1, r0
   1e680:	ldr	r1, [pc, #88]	; (1e6dc <error@@Base+0x2c08>)
   1e682:	movs	r1, r0
   1e684:	ldr	r0, [pc, #904]	; (1ea10 <error@@Base+0x2f3c>)
   1e686:	movs	r1, r0
   1e688:	ldr	r1, [pc, #64]	; (1e6cc <error@@Base+0x2bf8>)
   1e68a:	movs	r1, r0
   1e68c:	push	{r4, r5, r6, lr}
   1e68e:	movs	r1, #3
   1e690:	mov	r6, r0
   1e692:	blx	496c <fcntl64@plt>
   1e696:	mov	r4, r0
   1e698:	adds	r0, #1
   1e69a:	beq.n	1e6d2 <error@@Base+0x2bfe>
   1e69c:	ands.w	r5, r4, #2048	; 0x800
   1e6a0:	mov	r1, r6
   1e6a2:	beq.n	1e6c6 <error@@Base+0x2bf2>
   1e6a4:	ldr	r0, [pc, #92]	; (1e704 <error@@Base+0x2c30>)
   1e6a6:	add	r0, pc
   1e6a8:	bl	1bc08 <error@@Base+0x134>
   1e6ac:	bic.w	r2, r4, #2048	; 0x800
   1e6b0:	movs	r1, #4
   1e6b2:	mov	r0, r6
   1e6b4:	blx	496c <fcntl64@plt>
   1e6b8:	adds	r3, r0, #1
   1e6ba:	mov	r5, r0
   1e6bc:	it	ne
   1e6be:	movne	r5, #0
   1e6c0:	beq.n	1e6ec <error@@Base+0x2c18>
   1e6c2:	mov	r0, r5
   1e6c4:	pop	{r4, r5, r6, pc}
   1e6c6:	ldr	r0, [pc, #64]	; (1e708 <error@@Base+0x2c34>)
   1e6c8:	add	r0, pc
   1e6ca:	bl	1bcb0 <error@@Base+0x1dc>
   1e6ce:	mov	r0, r5
   1e6d0:	pop	{r4, r5, r6, pc}
   1e6d2:	blx	4f90 <__errno_location@plt>
   1e6d6:	mov	r5, r4
   1e6d8:	ldr	r0, [r0, #0]
   1e6da:	blx	401c <strerror@plt+0x4>
   1e6de:	mov	r1, r6
   1e6e0:	mov	r2, r0
   1e6e2:	ldr	r0, [pc, #40]	; (1e70c <error@@Base+0x2c38>)
   1e6e4:	add	r0, pc
   1e6e6:	bl	1bad4 <error@@Base>
   1e6ea:	b.n	1e6c2 <error@@Base+0x2bee>
   1e6ec:	blx	4f90 <__errno_location@plt>
   1e6f0:	ldr	r0, [r0, #0]
   1e6f2:	blx	401c <strerror@plt+0x4>
   1e6f6:	mov	r1, r6
   1e6f8:	mov	r2, r0
   1e6fa:	ldr	r0, [pc, #20]	; (1e710 <error@@Base+0x2c3c>)
   1e6fc:	add	r0, pc
   1e6fe:	bl	1bc08 <error@@Base+0x134>
   1e702:	b.n	1e6c2 <error@@Base+0x2bee>
   1e704:	ldr	r1, [pc, #104]	; (1e770 <error@@Base+0x2c9c>)
   1e706:	movs	r1, r0
   1e708:	ldr	r0, [pc, #896]	; (1ea8c <error@@Base+0x2fb8>)
   1e70a:	movs	r1, r0
   1e70c:	ldr	r0, [pc, #352]	; (1e870 <error@@Base+0x2d9c>)
   1e70e:	movs	r1, r0
   1e710:	ldr	r0, [pc, #896]	; (1ea94 <error@@Base+0x2fc0>)
   1e712:	movs	r1, r0
   1e714:	push	{r4, lr}
   1e716:	mov	r4, r0
   1e718:	adds	r0, #11
   1e71a:	bne.n	1e724 <error@@Base+0x2c50>
   1e71c:	blx	4f90 <__errno_location@plt>
   1e720:	ldr	r0, [r0, #0]
   1e722:	cbnz	r0, 1e72e <error@@Base+0x2c5a>
   1e724:	mov	r0, r4
   1e726:	ldmia.w	sp!, {r4, lr}
   1e72a:	b.w	4374 <gai_strerror@plt>
   1e72e:	ldmia.w	sp!, {r4, lr}
   1e732:	b.w	4018 <strerror@plt>
   1e736:	nop
   1e738:	push	{r4, r5, r6, lr}
   1e73a:	sub	sp, #32
   1e73c:	ldr	r5, [pc, #160]	; (1e7e0 <error@@Base+0x2d0c>)
   1e73e:	add	r3, sp, #20
   1e740:	ldr	r4, [pc, #160]	; (1e7e4 <error@@Base+0x2d10>)
   1e742:	add	r1, sp, #24
   1e744:	add	r5, pc
   1e746:	str	r3, [sp, #12]
   1e748:	str	r1, [sp, #0]
   1e74a:	movs	r2, #1
   1e74c:	ldr	r4, [r5, r4]
   1e74e:	movs	r1, #6
   1e750:	movs	r5, #4
   1e752:	ldr	r4, [r4, #0]
   1e754:	str	r4, [sp, #28]
   1e756:	mov.w	r4, #0
   1e75a:	mov	r4, r0
   1e75c:	str	r5, [sp, #24]
   1e75e:	blx	4ee8 <getsockopt@plt>
   1e762:	ldr	r3, [sp, #12]
   1e764:	adds	r0, #1
   1e766:	beq.n	1e7c6 <error@@Base+0x2cf2>
   1e768:	ldr	r2, [sp, #20]
   1e76a:	cmp	r2, #1
   1e76c:	beq.n	1e7a4 <error@@Base+0x2cd0>
   1e76e:	ldr	r0, [pc, #120]	; (1e7e8 <error@@Base+0x2d14>)
   1e770:	movs	r6, #1
   1e772:	mov	r1, r4
   1e774:	str	r3, [sp, #12]
   1e776:	add	r0, pc
   1e778:	str	r6, [sp, #20]
   1e77a:	bl	1bc5c <error@@Base+0x188>
   1e77e:	ldr	r3, [sp, #12]
   1e780:	mov	r2, r6
   1e782:	mov	r0, r4
   1e784:	movs	r1, #6
   1e786:	str	r5, [sp, #0]
   1e788:	blx	4f00 <setsockopt@plt>
   1e78c:	adds	r0, #1
   1e78e:	beq.n	1e7b0 <error@@Base+0x2cdc>
   1e790:	ldr	r2, [pc, #88]	; (1e7ec <error@@Base+0x2d18>)
   1e792:	ldr	r3, [pc, #80]	; (1e7e4 <error@@Base+0x2d10>)
   1e794:	add	r2, pc
   1e796:	ldr	r3, [r2, r3]
   1e798:	ldr	r2, [r3, #0]
   1e79a:	ldr	r3, [sp, #28]
   1e79c:	eors	r2, r3
   1e79e:	bne.n	1e7dc <error@@Base+0x2d08>
   1e7a0:	add	sp, #32
   1e7a2:	pop	{r4, r5, r6, pc}
   1e7a4:	ldr	r0, [pc, #72]	; (1e7f0 <error@@Base+0x2d1c>)
   1e7a6:	mov	r1, r4
   1e7a8:	add	r0, pc
   1e7aa:	bl	1bc5c <error@@Base+0x188>
   1e7ae:	b.n	1e790 <error@@Base+0x2cbc>
   1e7b0:	blx	4f90 <__errno_location@plt>
   1e7b4:	ldr	r0, [r0, #0]
   1e7b6:	blx	401c <strerror@plt+0x4>
   1e7ba:	mov	r1, r0
   1e7bc:	ldr	r0, [pc, #52]	; (1e7f4 <error@@Base+0x2d20>)
   1e7be:	add	r0, pc
   1e7c0:	bl	1bad4 <error@@Base>
   1e7c4:	b.n	1e790 <error@@Base+0x2cbc>
   1e7c6:	blx	4f90 <__errno_location@plt>
   1e7ca:	ldr	r0, [r0, #0]
   1e7cc:	blx	401c <strerror@plt+0x4>
   1e7d0:	mov	r1, r0
   1e7d2:	ldr	r0, [pc, #36]	; (1e7f8 <error@@Base+0x2d24>)
   1e7d4:	add	r0, pc
   1e7d6:	bl	1bc08 <error@@Base+0x134>
   1e7da:	b.n	1e790 <error@@Base+0x2cbc>
   1e7dc:	blx	4b40 <__stack_chk_fail@plt>
   1e7e0:	adds	r3, #0
   1e7e2:	movs	r4, r0
   1e7e4:	lsls	r4, r2, #22
   1e7e6:	movs	r0, r0
   1e7e8:	ldr	r0, [pc, #776]	; (1eaf4 <error@@Base+0x3020>)
   1e7ea:	movs	r1, r0
   1e7ec:	adds	r2, #176	; 0xb0
   1e7ee:	movs	r4, r0
   1e7f0:	ldr	r0, [pc, #480]	; (1e9d4 <error@@Base+0x2f00>)
   1e7f2:	movs	r1, r0
   1e7f4:	ldr	r0, [pc, #600]	; (1ea50 <error@@Base+0x2f7c>)
   1e7f6:	movs	r1, r0
   1e7f8:	ldr	r0, [pc, #176]	; (1e8ac <error@@Base+0x2dd8>)
   1e7fa:	movs	r1, r0
   1e7fc:	push	{r4, r5, lr}
   1e7fe:	sub	sp, #20
   1e800:	ldr	r5, [pc, #92]	; (1e860 <error@@Base+0x2d8c>)
   1e802:	movs	r3, #4
   1e804:	ldr	r4, [pc, #92]	; (1e864 <error@@Base+0x2d90>)
   1e806:	movs	r1, #1
   1e808:	add	r5, pc
   1e80a:	str	r3, [sp, #0]
   1e80c:	movs	r2, #2
   1e80e:	add	r3, sp, #8
   1e810:	ldr	r4, [r5, r4]
   1e812:	mov	r5, r0
   1e814:	ldr	r4, [r4, #0]
   1e816:	str	r4, [sp, #12]
   1e818:	mov.w	r4, #0
   1e81c:	str	r1, [sp, #8]
   1e81e:	blx	4f00 <setsockopt@plt>
   1e822:	adds	r3, r0, #1
   1e824:	it	ne
   1e826:	movne	r4, #0
   1e828:	beq.n	1e840 <error@@Base+0x2d6c>
   1e82a:	ldr	r2, [pc, #60]	; (1e868 <error@@Base+0x2d94>)
   1e82c:	ldr	r3, [pc, #52]	; (1e864 <error@@Base+0x2d90>)
   1e82e:	add	r2, pc
   1e830:	ldr	r3, [r2, r3]
   1e832:	ldr	r2, [r3, #0]
   1e834:	ldr	r3, [sp, #12]
   1e836:	eors	r2, r3
   1e838:	bne.n	1e85a <error@@Base+0x2d86>
   1e83a:	mov	r0, r4
   1e83c:	add	sp, #20
   1e83e:	pop	{r4, r5, pc}
   1e840:	mov	r4, r0
   1e842:	blx	4f90 <__errno_location@plt>
   1e846:	ldr	r0, [r0, #0]
   1e848:	blx	401c <strerror@plt+0x4>
   1e84c:	mov	r1, r5
   1e84e:	mov	r2, r0
   1e850:	ldr	r0, [pc, #24]	; (1e86c <error@@Base+0x2d98>)
   1e852:	add	r0, pc
   1e854:	bl	1bad4 <error@@Base>
   1e858:	b.n	1e82a <error@@Base+0x2d56>
   1e85a:	blx	4b40 <__stack_chk_fail@plt>
   1e85e:	nop
   1e860:	adds	r2, #60	; 0x3c
   1e862:	movs	r4, r0
   1e864:	lsls	r4, r2, #22
   1e866:	movs	r0, r0
   1e868:	adds	r2, #22
   1e86a:	movs	r4, r0
   1e86c:	ldr	r0, [pc, #136]	; (1e8f8 <error@@Base+0x2e24>)
   1e86e:	movs	r1, r0
   1e870:	b.w	2be50 <mkdtemp@@Base+0xd40>
   1e874:	b.w	2bedc <mkdtemp@@Base+0xdcc>
   1e878:	movs	r1, #1
   1e87a:	b.n	1e3e8 <error@@Base+0x2914>
   1e87c:	movs	r1, #0
   1e87e:	b.n	1e3e8 <error@@Base+0x2914>
   1e880:	push	{r3, r4, r5, lr}
   1e882:	movs	r1, #28
   1e884:	mov	r5, r0
   1e886:	movs	r0, #1
   1e888:	bl	1d94c <error@@Base+0x1e78>
   1e88c:	mov	r4, r0
   1e88e:	ldr	r0, [r5, #0]
   1e890:	bl	1d9d0 <error@@Base+0x1efc>
   1e894:	str	r0, [r4, #0]
   1e896:	ldr	r0, [r5, #4]
   1e898:	bl	1d9d0 <error@@Base+0x1efc>
   1e89c:	str	r0, [r4, #4]
   1e89e:	ldr	r0, [r5, #16]
   1e8a0:	bl	1d9d0 <error@@Base+0x1efc>
   1e8a4:	str	r0, [r4, #16]
   1e8a6:	ldr	r3, [r5, #8]
   1e8a8:	str	r3, [r4, #8]
   1e8aa:	ldr	r3, [r5, #12]
   1e8ac:	str	r3, [r4, #12]
   1e8ae:	ldr	r0, [r5, #20]
   1e8b0:	bl	1d9d0 <error@@Base+0x1efc>
   1e8b4:	str	r0, [r4, #20]
   1e8b6:	ldr	r0, [r5, #24]
   1e8b8:	bl	1d9d0 <error@@Base+0x1efc>
   1e8bc:	mov	r3, r0
   1e8be:	mov	r0, r4
   1e8c0:	str	r3, [r4, #24]
   1e8c2:	pop	{r3, r4, r5, pc}
   1e8c4:	push	{r4, r5, lr}
   1e8c6:	sub	sp, #28
   1e8c8:	movw	r4, #65535	; 0xffff
   1e8cc:	movs	r5, #0
   1e8ce:	strd	r4, r5, [sp]
   1e8d2:	add	r3, sp, #16
   1e8d4:	ldr	r4, [pc, #76]	; (1e924 <error@@Base+0x2e50>)
   1e8d6:	movs	r2, #0
   1e8d8:	ldr	r1, [pc, #76]	; (1e928 <error@@Base+0x2e54>)
   1e8da:	add	r4, pc
   1e8dc:	str	r3, [sp, #8]
   1e8de:	movs	r3, #0
   1e8e0:	ldr	r1, [r4, r1]
   1e8e2:	mov	r4, r0
   1e8e4:	ldr	r1, [r1, #0]
   1e8e6:	str	r1, [sp, #20]
   1e8e8:	mov.w	r1, #0
   1e8ec:	bl	2b7a0 <mkdtemp@@Base+0x690>
   1e8f0:	ldr	r3, [sp, #16]
   1e8f2:	cbz	r3, 1e906 <error@@Base+0x2e32>
   1e8f4:	ldr	r1, [pc, #52]	; (1e92c <error@@Base+0x2e58>)
   1e8f6:	mov	r0, r4
   1e8f8:	add	r1, pc
   1e8fa:	blx	4edc <getservbyname@plt>
   1e8fe:	cbz	r0, 1e91a <error@@Base+0x2e46>
   1e900:	ldr	r0, [r0, #8]
   1e902:	rev16	r0, r0
   1e904:	uxth	r0, r0
   1e906:	ldr	r2, [pc, #40]	; (1e930 <error@@Base+0x2e5c>)
   1e908:	ldr	r3, [pc, #28]	; (1e928 <error@@Base+0x2e54>)
   1e90a:	add	r2, pc
   1e90c:	ldr	r3, [r2, r3]
   1e90e:	ldr	r2, [r3, #0]
   1e910:	ldr	r3, [sp, #20]
   1e912:	eors	r2, r3
   1e914:	bne.n	1e920 <error@@Base+0x2e4c>
   1e916:	add	sp, #28
   1e918:	pop	{r4, r5, pc}
   1e91a:	mov.w	r0, #4294967295	; 0xffffffff
   1e91e:	b.n	1e906 <error@@Base+0x2e32>
   1e920:	blx	4b40 <__stack_chk_fail@plt>
   1e924:	adds	r1, #106	; 0x6a
   1e926:	movs	r4, r0
   1e928:	lsls	r4, r2, #22
   1e92a:	movs	r0, r0
   1e92c:	blx	r4
   1e92e:	movs	r1, r0
   1e930:	adds	r1, #58	; 0x3a
   1e932:	movs	r4, r0
   1e934:	ldr	r2, [pc, #204]	; (1ea04 <error@@Base+0x2f30>)
   1e936:	ldr	r3, [pc, #208]	; (1ea08 <error@@Base+0x2f34>)
   1e938:	add	r2, pc
   1e93a:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1e93e:	sub	sp, #24
   1e940:	ldr	r3, [r2, r3]
   1e942:	movs	r6, #0
   1e944:	mov	r8, r0
   1e946:	ldr	r3, [r3, #0]
   1e948:	str	r3, [sp, #20]
   1e94a:	mov.w	r3, #0
   1e94e:	str	r6, [sp, #16]
   1e950:	cbz	r1, 1e9ae <error@@Base+0x2eda>
   1e952:	mvn.w	r3, #2147483648	; 0x80000000
   1e956:	str	r3, [r1, #0]
   1e958:	mov	r4, r1
   1e95a:	bl	1d9d0 <error@@Base+0x1efc>
   1e95e:	movs	r1, #58	; 0x3a
   1e960:	mov	r7, r0
   1e962:	blx	4294 <strchr@plt>
   1e966:	mov	r5, r0
   1e968:	cmp	r0, #0
   1e96a:	beq.n	1e9ec <error@@Base+0x2f18>
   1e96c:	mov	r1, r6
   1e96e:	strb.w	r6, [r0], #1
   1e972:	bl	1e934 <error@@Base+0x2e60>
   1e976:	mov	r1, r6
   1e978:	str	r0, [r4, #0]
   1e97a:	mov	r0, r7
   1e97c:	bl	1e934 <error@@Base+0x2e60>
   1e980:	mov	r5, r0
   1e982:	mov	r0, r7
   1e984:	blx	453c <free@plt+0x4>
   1e988:	ldr	r2, [r4, #0]
   1e98a:	movw	r3, #65534	; 0xfffe
   1e98e:	movt	r3, #32767	; 0x7fff
   1e992:	cmp	r2, r3
   1e994:	beq.n	1e9e2 <error@@Base+0x2f0e>
   1e996:	ldr	r2, [pc, #116]	; (1ea0c <error@@Base+0x2f38>)
   1e998:	ldr	r3, [pc, #108]	; (1ea08 <error@@Base+0x2f34>)
   1e99a:	add	r2, pc
   1e99c:	ldr	r3, [r2, r3]
   1e99e:	ldr	r2, [r3, #0]
   1e9a0:	ldr	r3, [sp, #20]
   1e9a2:	eors	r2, r3
   1e9a4:	bne.n	1e9fe <error@@Base+0x2f2a>
   1e9a6:	mov	r0, r5
   1e9a8:	add	sp, #24
   1e9aa:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1e9ae:	ldr	r1, [pc, #96]	; (1ea10 <error@@Base+0x2f3c>)
   1e9b0:	mvn.w	r5, #2147483648	; 0x80000000
   1e9b4:	add	r1, pc
   1e9b6:	blx	42b8 <strcasecmp@plt>
   1e9ba:	cmp	r0, #0
   1e9bc:	beq.n	1e996 <error@@Base+0x2ec2>
   1e9be:	add	r3, sp, #16
   1e9c0:	movs	r5, #0
   1e9c2:	str	r3, [sp, #8]
   1e9c4:	mov	r0, r8
   1e9c6:	movs	r3, #0
   1e9c8:	movw	r4, #65533	; 0xfffd
   1e9cc:	movs	r2, #0
   1e9ce:	movt	r4, #32767	; 0x7fff
   1e9d2:	strd	r4, r5, [sp]
   1e9d6:	bl	2b7a0 <mkdtemp@@Base+0x690>
   1e9da:	ldr	r3, [sp, #16]
   1e9dc:	mov	r5, r0
   1e9de:	cmp	r3, #0
   1e9e0:	beq.n	1e996 <error@@Base+0x2ec2>
   1e9e2:	movw	r5, #65534	; 0xfffe
   1e9e6:	movt	r5, #32767	; 0x7fff
   1e9ea:	b.n	1e996 <error@@Base+0x2ec2>
   1e9ec:	mov	r0, r7
   1e9ee:	blx	453c <free@plt+0x4>
   1e9f2:	mov	r1, r5
   1e9f4:	mov	r0, r8
   1e9f6:	bl	1e934 <error@@Base+0x2e60>
   1e9fa:	mov	r5, r0
   1e9fc:	b.n	1e996 <error@@Base+0x2ec2>
   1e9fe:	blx	4b40 <__stack_chk_fail@plt>
   1ea02:	nop
   1ea04:	adds	r1, #12
   1ea06:	movs	r4, r0
   1ea08:	lsls	r4, r2, #22
   1ea0a:	movs	r0, r0
   1ea0c:	adds	r0, #170	; 0xaa
   1ea0e:	movs	r4, r0
   1ea10:	mov	r8, sp
   1ea12:	movs	r1, r0
   1ea14:	ldr	r2, [pc, #340]	; (1eb6c <error@@Base+0x3098>)
   1ea16:	ldr	r3, [pc, #344]	; (1eb70 <error@@Base+0x309c>)
   1ea18:	add	r2, pc
   1ea1a:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ea1e:	sub	sp, #20
   1ea20:	ldr	r3, [r2, r3]
   1ea22:	mov	r9, r0
   1ea24:	movs	r4, #0
   1ea26:	ldr	r3, [r3, #0]
   1ea28:	str	r3, [sp, #12]
   1ea2a:	mov.w	r3, #0
   1ea2e:	blx	4f90 <__errno_location@plt>
   1ea32:	str	r4, [r0, #0]
   1ea34:	cmp.w	r9, #0
   1ea38:	beq.n	1eb22 <error@@Base+0x304e>
   1ea3a:	ldrb.w	r2, [r9]
   1ea3e:	cmp	r2, #0
   1ea40:	beq.n	1eb22 <error@@Base+0x304e>
   1ea42:	movw	r7, #6699	; 0x1a2b
   1ea46:	mov.w	sl, #14976	; 0x3a80
   1ea4a:	movt	r7, #9
   1ea4e:	movt	sl, #9
   1ea52:	add.w	r8, sp, #8
   1ea56:	mov	r6, r0
   1ea58:	movs	r5, #1
   1ea5a:	mov.w	r3, #20864	; 0x5180
   1ea5e:	movt	r3, #1
   1ea62:	str	r3, [sp, #4]
   1ea64:	movs	r2, #10
   1ea66:	mov	r1, r8
   1ea68:	mov	r0, r9
   1ea6a:	blx	48d8 <strtol@plt>
   1ea6e:	ldr	r2, [sp, #8]
   1ea70:	cmp	r2, r9
   1ea72:	mov	fp, r0
   1ea74:	beq.n	1eb22 <error@@Base+0x304e>
   1ea76:	ldr	r3, [r6, #0]
   1ea78:	cmp	r3, #34	; 0x22
   1ea7a:	beq.n	1eb18 <error@@Base+0x3044>
   1ea7c:	cmp.w	fp, #0
   1ea80:	blt.n	1eb22 <error@@Base+0x304e>
   1ea82:	adds	r3, r2, #1
   1ea84:	str	r3, [sp, #8]
   1ea86:	ldrb	r3, [r2, #0]
   1ea88:	cmp	r3, #0
   1ea8a:	beq.n	1eb5a <error@@Base+0x3086>
   1ea8c:	subs	r3, #68	; 0x44
   1ea8e:	uxtb	r2, r3
   1ea90:	cmp	r2, #51	; 0x33
   1ea92:	bhi.n	1eb22 <error@@Base+0x304e>
   1ea94:	cmp	r3, #51	; 0x33
   1ea96:	bhi.n	1eb22 <error@@Base+0x304e>
   1ea98:	tbb	[pc, r3]
   1ea9c:	muls	r5, r2
   1ea9e:	muls	r3, r0
   1eaa0:	orrs	r2, r7
   1eaa2:	muls	r3, r0
   1eaa4:	subs	r3, r0, r1
   1eaa6:	muls	r3, r0
   1eaa8:	muls	r3, r0
   1eaaa:	ldr	r3, [r0, r5]
   1eaac:	muls	r3, r0
   1eaae:	str	r3, [r0, r5]
   1eab0:	muls	r3, r0
   1eab2:	muls	r3, r0
   1eab4:	muls	r3, r0
   1eab6:	muls	r3, r0
   1eab8:	muls	r3, r0
   1eaba:	muls	r3, r0
   1eabc:	muls	r5, r2
   1eabe:	muls	r3, r0
   1eac0:	orrs	r2, r7
   1eac2:	muls	r3, r0
   1eac4:	subs	r3, r0, r1
   1eac6:	muls	r3, r0
   1eac8:	muls	r3, r0
   1eaca:	ldr	r3, [r0, r5]
   1eacc:	muls	r3, r0
   1eace:	str	r3, [r0, r5]
   1ead0:	movw	r0, #8738	; 0x2222
   1ead4:	movt	r0, #546	; 0x222
   1ead8:	movs	r5, #60	; 0x3c
   1eada:	cmp	r0, fp
   1eadc:	ble.n	1eb22 <error@@Base+0x304e>
   1eade:	mov	r1, fp
   1eae0:	mov	r0, r5
   1eae2:	bl	2cbb8 <mkdtemp@@Base+0x1aa8>
   1eae6:	mov	r1, r0
   1eae8:	mvn.w	r0, #2147483648	; 0x80000000
   1eaec:	str	r1, [sp, #0]
   1eaee:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   1eaf2:	cmp	r0, r4
   1eaf4:	ble.n	1eb22 <error@@Base+0x304e>
   1eaf6:	mov	r0, r4
   1eaf8:	ldr	r1, [sp, #0]
   1eafa:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   1eafe:	subs	r4, r0, #0
   1eb00:	blt.n	1eb22 <error@@Base+0x304e>
   1eb02:	ldr.w	r9, [sp, #8]
   1eb06:	ldrb.w	r2, [r9]
   1eb0a:	cmp	r2, #0
   1eb0c:	bne.n	1ea64 <error@@Base+0x2f90>
   1eb0e:	b.n	1eb26 <error@@Base+0x3052>
   1eb10:	mov	r0, r7
   1eb12:	mov.w	r5, #3600	; 0xe10
   1eb16:	b.n	1eada <error@@Base+0x3006>
   1eb18:	add.w	r3, r0, #2147483648	; 0x80000000
   1eb1c:	subs	r3, #1
   1eb1e:	adds	r3, #3
   1eb20:	bls.n	1ea7c <error@@Base+0x2fa8>
   1eb22:	mov.w	r4, #4294967295	; 0xffffffff
   1eb26:	ldr	r2, [pc, #76]	; (1eb74 <error@@Base+0x30a0>)
   1eb28:	ldr	r3, [pc, #68]	; (1eb70 <error@@Base+0x309c>)
   1eb2a:	add	r2, pc
   1eb2c:	ldr	r3, [r2, r3]
   1eb2e:	ldr	r2, [r3, #0]
   1eb30:	ldr	r3, [sp, #12]
   1eb32:	eors	r2, r3
   1eb34:	bne.n	1eb68 <error@@Base+0x3094>
   1eb36:	mov	r0, r4
   1eb38:	add	sp, #20
   1eb3a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1eb3e:	movw	r0, #3550	; 0xdde
   1eb42:	mov	r5, sl
   1eb44:	b.n	1eada <error@@Base+0x3006>
   1eb46:	ldr	r5, [sp, #4]
   1eb48:	movw	r0, #24855	; 0x6117
   1eb4c:	b.n	1eada <error@@Base+0x3006>
   1eb4e:	mov	r1, r5
   1eb50:	mvn.w	r0, #2147483648	; 0x80000000
   1eb54:	bl	2c4c8 <mkdtemp@@Base+0x13b8>
   1eb58:	b.n	1eada <error@@Base+0x3006>
   1eb5a:	mov	r1, r5
   1eb5c:	mvn.w	r0, #2147483648	; 0x80000000
   1eb60:	str	r2, [sp, #8]
   1eb62:	bl	2c4c8 <mkdtemp@@Base+0x13b8>
   1eb66:	b.n	1eada <error@@Base+0x3006>
   1eb68:	blx	4b40 <__stack_chk_fail@plt>
   1eb6c:	adds	r0, #44	; 0x2c
   1eb6e:	movs	r4, r0
   1eb70:	lsls	r4, r2, #22
   1eb72:	movs	r0, r0
   1eb74:	cmp	r7, #26
   1eb76:	movs	r4, r0
   1eb78:	ldr	r2, [pc, #108]	; (1ebe8 <error@@Base+0x3114>)
   1eb7a:	cmp	r1, #22
   1eb7c:	it	ne
   1eb7e:	cmpne	r1, #0
   1eb80:	ldr	r3, [pc, #104]	; (1ebec <error@@Base+0x3118>)
   1eb82:	add	r2, pc
   1eb84:	push	{lr}
   1eb86:	sub	sp, #20
   1eb88:	ldr	r3, [r2, r3]
   1eb8a:	ldr	r3, [r3, #0]
   1eb8c:	str	r3, [sp, #12]
   1eb8e:	mov.w	r3, #0
   1eb92:	beq.n	1ebca <error@@Base+0x30f6>
   1eb94:	ldr	r2, [pc, #88]	; (1ebf0 <error@@Base+0x311c>)
   1eb96:	mov	r3, r0
   1eb98:	str	r1, [sp, #0]
   1eb9a:	add	r0, sp, #8
   1eb9c:	add	r2, pc
   1eb9e:	movs	r1, #1
   1eba0:	blx	45fc <__asprintf_chk@plt>
   1eba4:	adds	r0, #1
   1eba6:	beq.n	1ebd4 <error@@Base+0x3100>
   1eba8:	ldr	r0, [pc, #72]	; (1ebf4 <error@@Base+0x3120>)
   1ebaa:	ldr	r1, [sp, #8]
   1ebac:	add	r0, pc
   1ebae:	bl	1bcb0 <error@@Base+0x1dc>
   1ebb2:	ldr	r0, [sp, #8]
   1ebb4:	ldr	r2, [pc, #64]	; (1ebf8 <error@@Base+0x3124>)
   1ebb6:	ldr	r3, [pc, #52]	; (1ebec <error@@Base+0x3118>)
   1ebb8:	add	r2, pc
   1ebba:	ldr	r3, [r2, r3]
   1ebbc:	ldr	r2, [r3, #0]
   1ebbe:	ldr	r3, [sp, #12]
   1ebc0:	eors	r2, r3
   1ebc2:	bne.n	1ebd0 <error@@Base+0x30fc>
   1ebc4:	add	sp, #20
   1ebc6:	ldr.w	pc, [sp], #4
   1ebca:	bl	1d9d0 <error@@Base+0x1efc>
   1ebce:	b.n	1ebb4 <error@@Base+0x30e0>
   1ebd0:	blx	4b40 <__stack_chk_fail@plt>
   1ebd4:	blx	4f90 <__errno_location@plt>
   1ebd8:	ldr	r0, [r0, #0]
   1ebda:	blx	401c <strerror@plt+0x4>
   1ebde:	mov	r1, r0
   1ebe0:	ldr	r0, [pc, #24]	; (1ebfc <error@@Base+0x3128>)
   1ebe2:	add	r0, pc
   1ebe4:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1ebe8:	cmp	r6, #194	; 0xc2
   1ebea:	movs	r4, r0
   1ebec:	lsls	r4, r2, #22
   1ebee:	movs	r0, r0
   1ebf0:	cmp	r4, r0
   1ebf2:	movs	r1, r0
   1ebf4:	cmp	r0, r3
   1ebf6:	movs	r1, r0
   1ebf8:	cmp	r6, #140	; 0x8c
   1ebfa:	movs	r4, r0
   1ebfc:	add	lr, r8
   1ebfe:	movs	r1, r0
   1ec00:	push	{r4, r5, r6, lr}
   1ec02:	mov	r4, r0
   1ec04:	cbz	r0, 1ec2c <error@@Base+0x3158>
   1ec06:	ldr	r5, [r0, #0]
   1ec08:	cbz	r5, 1ec2e <error@@Base+0x315a>
   1ec0a:	ldrb	r3, [r5, #0]
   1ec0c:	mov	r6, r1
   1ec0e:	cmp	r3, #91	; 0x5b
   1ec10:	beq.n	1ec38 <error@@Base+0x3164>
   1ec12:	ldr	r1, [pc, #84]	; (1ec68 <error@@Base+0x3194>)
   1ec14:	mov	r0, r5
   1ec16:	add	r1, pc
   1ec18:	blx	4f18 <strpbrk@plt>
   1ec1c:	mov	r3, r0
   1ec1e:	cbz	r0, 1ec5e <error@@Base+0x318a>
   1ec20:	ldrb	r2, [r3, #0]
   1ec22:	cmp	r2, #47	; 0x2f
   1ec24:	beq.n	1ec4e <error@@Base+0x317a>
   1ec26:	cmp	r2, #58	; 0x3a
   1ec28:	beq.n	1ec4e <error@@Base+0x317a>
   1ec2a:	cbz	r2, 1ec32 <error@@Base+0x315e>
   1ec2c:	movs	r5, #0
   1ec2e:	mov	r0, r5
   1ec30:	pop	{r4, r5, r6, pc}
   1ec32:	mov	r0, r5
   1ec34:	str	r2, [r4, #0]
   1ec36:	pop	{r4, r5, r6, pc}
   1ec38:	movs	r1, #93	; 0x5d
   1ec3a:	mov	r0, r5
   1ec3c:	blx	4294 <strchr@plt>
   1ec40:	mov	r3, r0
   1ec42:	cmp	r0, #0
   1ec44:	beq.n	1ec2c <error@@Base+0x3158>
   1ec46:	ldrb	r2, [r3, #1]
   1ec48:	adds	r3, #1
   1ec4a:	cmp	r2, #47	; 0x2f
   1ec4c:	bne.n	1ec26 <error@@Base+0x3152>
   1ec4e:	cbz	r6, 1ec52 <error@@Base+0x317e>
   1ec50:	strb	r2, [r6, #0]
   1ec52:	movs	r2, #0
   1ec54:	mov	r0, r5
   1ec56:	strb.w	r2, [r3], #1
   1ec5a:	str	r3, [r4, #0]
   1ec5c:	pop	{r4, r5, r6, pc}
   1ec5e:	mov	r0, r5
   1ec60:	blx	4768 <strlen@plt>
   1ec64:	adds	r3, r5, r0
   1ec66:	b.n	1ec20 <error@@Base+0x314c>
   1ec68:	add	sl, r8
   1ec6a:	movs	r1, r0
   1ec6c:	movs	r1, #0
   1ec6e:	b.w	1ec00 <error@@Base+0x312c>
   1ec72:	nop
   1ec74:	push	{r4, lr}
   1ec76:	mov	r4, r0
   1ec78:	ldrb	r3, [r0, #0]
   1ec7a:	cmp	r3, #91	; 0x5b
   1ec7c:	bne.n	1ec90 <error@@Base+0x31bc>
   1ec7e:	blx	4768 <strlen@plt>
   1ec82:	subs	r0, #1
   1ec84:	ldrb	r3, [r4, r0]
   1ec86:	cmp	r3, #93	; 0x5d
   1ec88:	ittt	eq
   1ec8a:	moveq	r3, #0
   1ec8c:	strbeq	r3, [r4, r0]
   1ec8e:	addeq	r4, #1
   1ec90:	mov	r0, r4
   1ec92:	pop	{r4, pc}
   1ec94:	ldrb	r3, [r0, #0]
   1ec96:	cmp	r3, #58	; 0x3a
   1ec98:	beq.n	1ecce <error@@Base+0x31fa>
   1ec9a:	sub.w	r2, r3, #91	; 0x5b
   1ec9e:	clz	r2, r2
   1eca2:	lsrs	r2, r2, #5
   1eca4:	cbnz	r3, 1ecb8 <error@@Base+0x31e4>
   1eca6:	b.n	1ecce <error@@Base+0x31fa>
   1eca8:	cmp	r3, #93	; 0x5d
   1ecaa:	bne.n	1ecd2 <error@@Base+0x31fe>
   1ecac:	ldrb	r3, [r0, #1]
   1ecae:	cmp	r3, #58	; 0x3a
   1ecb0:	beq.n	1ecdc <error@@Base+0x3208>
   1ecb2:	ldrb	r3, [r0, #1]
   1ecb4:	adds	r0, #1
   1ecb6:	cbz	r3, 1ecce <error@@Base+0x31fa>
   1ecb8:	cmp	r3, #64	; 0x40
   1ecba:	bne.n	1eca8 <error@@Base+0x31d4>
   1ecbc:	ldrb	r3, [r0, #1]
   1ecbe:	cmp	r3, #91	; 0x5b
   1ecc0:	bne.n	1ecb2 <error@@Base+0x31de>
   1ecc2:	ldrb	r3, [r0, #2]
   1ecc4:	adds	r0, #1
   1ecc6:	adds	r0, #1
   1ecc8:	movs	r2, #1
   1ecca:	cmp	r3, #0
   1eccc:	bne.n	1ecb8 <error@@Base+0x31e4>
   1ecce:	movs	r0, #0
   1ecd0:	bx	lr
   1ecd2:	cmp	r3, #58	; 0x3a
   1ecd4:	bne.n	1ece4 <error@@Base+0x3210>
   1ecd6:	cmp	r2, #0
   1ecd8:	bne.n	1ecb2 <error@@Base+0x31de>
   1ecda:	bx	lr
   1ecdc:	cmp	r2, #0
   1ecde:	beq.n	1ecb2 <error@@Base+0x31de>
   1ece0:	adds	r0, #1
   1ece2:	bx	lr
   1ece4:	cmp	r3, #47	; 0x2f
   1ece6:	bne.n	1ecb2 <error@@Base+0x31de>
   1ece8:	movs	r0, #0
   1ecea:	bx	lr
   1ecec:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1ecf0:	mov	r6, r2
   1ecf2:	mov	r5, r3
   1ecf4:	mov	r7, r1
   1ecf6:	cbz	r1, 1ecfc <error@@Base+0x3228>
   1ecf8:	movs	r3, #0
   1ecfa:	str	r3, [r1, #0]
   1ecfc:	cbz	r6, 1ed02 <error@@Base+0x322e>
   1ecfe:	movs	r3, #0
   1ed00:	str	r3, [r6, #0]
   1ed02:	cbz	r5, 1ed08 <error@@Base+0x3234>
   1ed04:	movs	r3, #0
   1ed06:	str	r3, [r5, #0]
   1ed08:	bl	1d9d0 <error@@Base+0x1efc>
   1ed0c:	mov	r8, r0
   1ed0e:	bl	1ec94 <error@@Base+0x31c0>
   1ed12:	mov	r4, r0
   1ed14:	cmp	r0, #0
   1ed16:	beq.n	1eda4 <error@@Base+0x32d0>
   1ed18:	ldrb	r3, [r0, #1]
   1ed1a:	movs	r2, #0
   1ed1c:	adds	r0, #1
   1ed1e:	strb.w	r2, [r0, #-1]
   1ed22:	cbz	r3, 1ed86 <error@@Base+0x32b2>
   1ed24:	bl	1d9d0 <error@@Base+0x1efc>
   1ed28:	movs	r1, #64	; 0x40
   1ed2a:	mov	r9, r0
   1ed2c:	mov	r0, r8
   1ed2e:	blx	43e4 <strrchr@plt>
   1ed32:	mov	r4, r0
   1ed34:	cbz	r0, 1ed96 <error@@Base+0x32c2>
   1ed36:	movs	r3, #0
   1ed38:	strb.w	r3, [r0], #1
   1ed3c:	bl	1ec74 <error@@Base+0x31a0>
   1ed40:	bl	1d9d0 <error@@Base+0x1efc>
   1ed44:	ldrb.w	r4, [r8]
   1ed48:	mov	sl, r0
   1ed4a:	cbnz	r4, 1ed8c <error@@Base+0x32b8>
   1ed4c:	cbz	r7, 1ed52 <error@@Base+0x327e>
   1ed4e:	str	r4, [r7, #0]
   1ed50:	movs	r4, #0
   1ed52:	cbz	r6, 1ed5c <error@@Base+0x3288>
   1ed54:	str.w	sl, [r6]
   1ed58:	mov.w	sl, #0
   1ed5c:	cbz	r5, 1ed68 <error@@Base+0x3294>
   1ed5e:	str.w	r9, [r5]
   1ed62:	mov.w	r9, #0
   1ed66:	mov	r5, r9
   1ed68:	mov	r0, r8
   1ed6a:	blx	453c <free@plt+0x4>
   1ed6e:	mov	r0, r4
   1ed70:	blx	453c <free@plt+0x4>
   1ed74:	mov	r0, sl
   1ed76:	blx	453c <free@plt+0x4>
   1ed7a:	mov	r0, r9
   1ed7c:	blx	453c <free@plt+0x4>
   1ed80:	mov	r0, r5
   1ed82:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1ed86:	ldr	r0, [pc, #40]	; (1edb0 <error@@Base+0x32dc>)
   1ed88:	add	r0, pc
   1ed8a:	b.n	1ed24 <error@@Base+0x3250>
   1ed8c:	mov	r0, r8
   1ed8e:	bl	1d9d0 <error@@Base+0x1efc>
   1ed92:	mov	r4, r0
   1ed94:	b.n	1ed4c <error@@Base+0x3278>
   1ed96:	mov	r0, r8
   1ed98:	bl	1ec74 <error@@Base+0x31a0>
   1ed9c:	bl	1d9d0 <error@@Base+0x1efc>
   1eda0:	mov	sl, r0
   1eda2:	b.n	1ed4c <error@@Base+0x3278>
   1eda4:	mov	r9, r0
   1eda6:	mov	sl, r0
   1eda8:	mov.w	r5, #4294967295	; 0xffffffff
   1edac:	b.n	1ed68 <error@@Base+0x3294>
   1edae:	nop
   1edb0:	ldr	r7, [pc, #368]	; (1ef24 <error@@Base+0x3450>)
   1edb2:	movs	r1, r0
   1edb4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1edb8:	mov	r7, r2
   1edba:	ldr	r2, [pc, #236]	; (1eea8 <error@@Base+0x33d4>)
   1edbc:	mov	r5, r3
   1edbe:	ldr	r3, [pc, #236]	; (1eeac <error@@Base+0x33d8>)
   1edc0:	sub	sp, #12
   1edc2:	add	r2, pc
   1edc4:	mov	r8, r1
   1edc6:	ldr	r3, [r2, r3]
   1edc8:	ldr	r3, [r3, #0]
   1edca:	str	r3, [sp, #4]
   1edcc:	mov.w	r3, #0
   1edd0:	cbz	r1, 1edd6 <error@@Base+0x3302>
   1edd2:	movs	r3, #0
   1edd4:	str	r3, [r1, #0]
   1edd6:	cbz	r7, 1eddc <error@@Base+0x3308>
   1edd8:	movs	r3, #0
   1edda:	str	r3, [r7, #0]
   1eddc:	cbz	r5, 1ede4 <error@@Base+0x3310>
   1edde:	mov.w	r3, #4294967295	; 0xffffffff
   1ede2:	str	r3, [r5, #0]
   1ede4:	blx	4b04 <strdup@plt+0x4>
   1ede8:	mov	r4, r0
   1edea:	str	r0, [sp, #0]
   1edec:	cmp	r0, #0
   1edee:	beq.n	1eea2 <error@@Base+0x33ce>
   1edf0:	movs	r1, #64	; 0x40
   1edf2:	blx	43e4 <strrchr@plt>
   1edf6:	mov	r6, r0
   1edf8:	cmp	r0, #0
   1edfa:	beq.n	1ee9a <error@@Base+0x33c6>
   1edfc:	movs	r3, #0
   1edfe:	strb	r3, [r0, #0]
   1ee00:	ldrb	r3, [r4, #0]
   1ee02:	cbnz	r3, 1ee36 <error@@Base+0x3362>
   1ee04:	movs	r6, #0
   1ee06:	mov.w	r5, #4294967295	; 0xffffffff
   1ee0a:	mov	r9, r6
   1ee0c:	mov	r0, r4
   1ee0e:	blx	453c <free@plt+0x4>
   1ee12:	mov	r0, r9
   1ee14:	blx	453c <free@plt+0x4>
   1ee18:	mov	r0, r6
   1ee1a:	blx	453c <free@plt+0x4>
   1ee1e:	ldr	r2, [pc, #144]	; (1eeb0 <error@@Base+0x33dc>)
   1ee20:	ldr	r3, [pc, #136]	; (1eeac <error@@Base+0x33d8>)
   1ee22:	add	r2, pc
   1ee24:	ldr	r3, [r2, r3]
   1ee26:	ldr	r2, [r3, #0]
   1ee28:	ldr	r3, [sp, #4]
   1ee2a:	eors	r2, r3
   1ee2c:	bne.n	1ee9e <error@@Base+0x33ca>
   1ee2e:	mov	r0, r5
   1ee30:	add	sp, #12
   1ee32:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1ee36:	mov	r0, r4
   1ee38:	blx	4b04 <strdup@plt+0x4>
   1ee3c:	mov	r9, r0
   1ee3e:	cmp	r0, #0
   1ee40:	beq.n	1ee04 <error@@Base+0x3330>
   1ee42:	adds	r6, #1
   1ee44:	str	r6, [sp, #0]
   1ee46:	movs	r1, #0
   1ee48:	mov	r0, sp
   1ee4a:	bl	1ec00 <error@@Base+0x312c>
   1ee4e:	mov	r6, r0
   1ee50:	cbz	r0, 1ee94 <error@@Base+0x33c0>
   1ee52:	ldrb	r6, [r0, #0]
   1ee54:	cbz	r6, 1ee94 <error@@Base+0x33c0>
   1ee56:	bl	1ec74 <error@@Base+0x31a0>
   1ee5a:	bl	1d9d0 <error@@Base+0x1efc>
   1ee5e:	ldr	r3, [sp, #0]
   1ee60:	mov	r6, r0
   1ee62:	cbz	r3, 1ee68 <error@@Base+0x3394>
   1ee64:	ldrb	r2, [r3, #0]
   1ee66:	cbnz	r2, 1ee8a <error@@Base+0x33b6>
   1ee68:	mov.w	r0, #4294967295	; 0xffffffff
   1ee6c:	cmp.w	r8, #0
   1ee70:	beq.n	1ee7a <error@@Base+0x33a6>
   1ee72:	str.w	r9, [r8]
   1ee76:	mov.w	r9, #0
   1ee7a:	cbz	r7, 1ee80 <error@@Base+0x33ac>
   1ee7c:	str	r6, [r7, #0]
   1ee7e:	movs	r6, #0
   1ee80:	cmp	r5, #0
   1ee82:	beq.n	1ee0c <error@@Base+0x3338>
   1ee84:	str	r0, [r5, #0]
   1ee86:	movs	r5, #0
   1ee88:	b.n	1ee0c <error@@Base+0x3338>
   1ee8a:	mov	r0, r3
   1ee8c:	bl	1e8c4 <error@@Base+0x2df0>
   1ee90:	cmp	r0, #0
   1ee92:	bgt.n	1ee6c <error@@Base+0x3398>
   1ee94:	mov.w	r5, #4294967295	; 0xffffffff
   1ee98:	b.n	1ee0c <error@@Base+0x3338>
   1ee9a:	mov	r9, r0
   1ee9c:	b.n	1ee46 <error@@Base+0x3372>
   1ee9e:	blx	4b40 <__stack_chk_fail@plt>
   1eea2:	mov.w	r5, #4294967295	; 0xffffffff
   1eea6:	b.n	1ee1e <error@@Base+0x334a>
   1eea8:	cmp	r4, #130	; 0x82
   1eeaa:	movs	r4, r0
   1eeac:	lsls	r4, r2, #22
   1eeae:	movs	r0, r0
   1eeb0:	cmp	r4, #34	; 0x22
   1eeb2:	movs	r4, r0
   1eeb4:	push	{r1, r2, r3}
   1eeb6:	movs	r1, #1
   1eeb8:	push	{r4, r5, r6, lr}
   1eeba:	sub	sp, #20
   1eebc:	ldr	r6, [pc, #128]	; (1ef40 <error@@Base+0x346c>)
   1eebe:	add	r3, sp, #36	; 0x24
   1eec0:	ldr	r5, [pc, #128]	; (1ef44 <error@@Base+0x3470>)
   1eec2:	mov	r4, r0
   1eec4:	add	r6, pc
   1eec6:	ldr.w	r2, [r3], #4
   1eeca:	add	r0, sp, #8
   1eecc:	ldr	r5, [r6, r5]
   1eece:	ldr	r5, [r5, #0]
   1eed0:	str	r5, [sp, #12]
   1eed2:	mov.w	r5, #0
   1eed6:	str	r3, [sp, #4]
   1eed8:	blx	4f84 <__vasprintf_chk@plt>
   1eedc:	adds	r0, #1
   1eede:	beq.n	1ef34 <error@@Base+0x3460>
   1eee0:	ldr	r0, [r4, #0]
   1eee2:	ldr	r1, [r4, #8]
   1eee4:	cbz	r0, 1ef2e <error@@Base+0x345a>
   1eee6:	ldr	r3, [r4, #4]
   1eee8:	adds	r3, #2
   1eeea:	cmp	r3, r1
   1eeec:	ite	cs
   1eeee:	lslcs	r5, r1, #1
   1eef0:	movcc	r5, r1
   1eef2:	movs	r3, #4
   1eef4:	mov	r2, r5
   1eef6:	bl	1d9b0 <error@@Base+0x1edc>
   1eefa:	ldr	r3, [r4, #4]
   1eefc:	ldr	r2, [sp, #8]
   1eefe:	movs	r1, #0
   1ef00:	adds	r6, r3, #1
   1ef02:	strd	r6, r5, [r4, #4]
   1ef06:	str	r0, [r4, #0]
   1ef08:	str.w	r2, [r0, r3, lsl #2]
   1ef0c:	ldrd	r3, r2, [r4]
   1ef10:	str.w	r1, [r3, r2, lsl #2]
   1ef14:	ldr	r2, [pc, #48]	; (1ef48 <error@@Base+0x3474>)
   1ef16:	ldr	r3, [pc, #44]	; (1ef44 <error@@Base+0x3470>)
   1ef18:	add	r2, pc
   1ef1a:	ldr	r3, [r2, r3]
   1ef1c:	ldr	r2, [r3, #0]
   1ef1e:	ldr	r3, [sp, #12]
   1ef20:	eors	r2, r3
   1ef22:	bne.n	1ef3c <error@@Base+0x3468>
   1ef24:	add	sp, #20
   1ef26:	ldmia.w	sp!, {r4, r5, r6, lr}
   1ef2a:	add	sp, #12
   1ef2c:	bx	lr
   1ef2e:	movs	r5, #32
   1ef30:	str	r0, [r4, #4]
   1ef32:	b.n	1eef2 <error@@Base+0x341e>
   1ef34:	ldr	r0, [pc, #20]	; (1ef4c <error@@Base+0x3478>)
   1ef36:	add	r0, pc
   1ef38:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1ef3c:	blx	4b40 <__stack_chk_fail@plt>
   1ef40:	cmp	r3, #128	; 0x80
   1ef42:	movs	r4, r0
   1ef44:	lsls	r4, r2, #22
   1ef46:	movs	r0, r0
   1ef48:	cmp	r3, #44	; 0x2c
   1ef4a:	movs	r4, r0
   1ef4c:	sbcs	r6, r4
   1ef4e:	movs	r1, r0
   1ef50:	push	{r2, r3}
   1ef52:	push	{r4, r5, lr}
   1ef54:	sub	sp, #20
   1ef56:	ldr.w	lr, [pc, #120]	; 1efd0 <error@@Base+0x34fc>
   1ef5a:	add	r3, sp, #32
   1ef5c:	ldr.w	ip, [pc, #116]	; 1efd4 <error@@Base+0x3500>
   1ef60:	mov	r5, r0
   1ef62:	add	lr, pc
   1ef64:	ldr.w	r2, [r3], #4
   1ef68:	add	r0, sp, #8
   1ef6a:	mov	r4, r1
   1ef6c:	ldr.w	ip, [lr, ip]
   1ef70:	movs	r1, #1
   1ef72:	ldr.w	ip, [ip]
   1ef76:	str.w	ip, [sp, #12]
   1ef7a:	mov.w	ip, #0
   1ef7e:	str	r3, [sp, #4]
   1ef80:	blx	4f84 <__vasprintf_chk@plt>
   1ef84:	adds	r0, #1
   1ef86:	beq.n	1efba <error@@Base+0x34e6>
   1ef88:	ldr	r2, [r5, #4]
   1ef8a:	cmp	r2, r4
   1ef8c:	bls.n	1efc6 <error@@Base+0x34f2>
   1ef8e:	ldr	r3, [r5, #0]
   1ef90:	ldr.w	r0, [r3, r4, lsl #2]
   1ef94:	blx	453c <free@plt+0x4>
   1ef98:	ldr	r3, [r5, #0]
   1ef9a:	ldr	r2, [sp, #8]
   1ef9c:	str.w	r2, [r3, r4, lsl #2]
   1efa0:	ldr	r2, [pc, #52]	; (1efd8 <error@@Base+0x3504>)
   1efa2:	ldr	r3, [pc, #48]	; (1efd4 <error@@Base+0x3500>)
   1efa4:	add	r2, pc
   1efa6:	ldr	r3, [r2, r3]
   1efa8:	ldr	r2, [r3, #0]
   1efaa:	ldr	r3, [sp, #12]
   1efac:	eors	r2, r3
   1efae:	bne.n	1efc2 <error@@Base+0x34ee>
   1efb0:	add	sp, #20
   1efb2:	ldmia.w	sp!, {r4, r5, lr}
   1efb6:	add	sp, #8
   1efb8:	bx	lr
   1efba:	ldr	r0, [pc, #32]	; (1efdc <error@@Base+0x3508>)
   1efbc:	add	r0, pc
   1efbe:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1efc2:	blx	4b40 <__stack_chk_fail@plt>
   1efc6:	ldr	r0, [pc, #24]	; (1efe0 <error@@Base+0x350c>)
   1efc8:	mov	r1, r4
   1efca:	add	r0, pc
   1efcc:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1efd0:	cmp	r2, #226	; 0xe2
   1efd2:	movs	r4, r0
   1efd4:	lsls	r4, r2, #22
   1efd6:	movs	r0, r0
   1efd8:	cmp	r2, #160	; 0xa0
   1efda:	movs	r4, r0
   1efdc:	asrs	r4, r7
   1efde:	movs	r1, r0
   1efe0:	adcs	r6, r1
   1efe2:	movs	r1, r0
   1efe4:	push	{r3, r4, r5, lr}
   1efe6:	mov	r5, r0
   1efe8:	ldr	r0, [r0, #0]
   1efea:	cbz	r0, 1f010 <error@@Base+0x353c>
   1efec:	ldr	r3, [r5, #4]
   1efee:	cbz	r3, 1f004 <error@@Base+0x3530>
   1eff0:	movs	r4, #0
   1eff2:	ldr.w	r0, [r0, r4, lsl #2]
   1eff6:	adds	r4, #1
   1eff8:	blx	453c <free@plt+0x4>
   1effc:	ldrd	r0, r3, [r5]
   1f000:	cmp	r3, r4
   1f002:	bhi.n	1eff2 <error@@Base+0x351e>
   1f004:	blx	453c <free@plt+0x4>
   1f008:	movs	r3, #0
   1f00a:	strd	r3, r3, [r5, #4]
   1f00e:	str	r3, [r5, #0]
   1f010:	pop	{r3, r4, r5, pc}
   1f012:	nop
   1f014:	push	{r4, r5, r6, r7, lr}
   1f016:	mov	r6, r1
   1f018:	ldr	r1, [pc, #280]	; (1f134 <error@@Base+0x3660>)
   1f01a:	sub	sp, #156	; 0x9c
   1f01c:	ldr	r2, [pc, #280]	; (1f138 <error@@Base+0x3664>)
   1f01e:	add	r1, pc
   1f020:	ldrb	r3, [r0, #0]
   1f022:	ldr	r2, [r1, r2]
   1f024:	cmp	r3, #126	; 0x7e
   1f026:	ldr	r2, [r2, #0]
   1f028:	str	r2, [sp, #148]	; 0x94
   1f02a:	mov.w	r2, #0
   1f02e:	bne.n	1f0b2 <error@@Base+0x35de>
   1f030:	mov	r4, r0
   1f032:	adds	r4, #1
   1f034:	movs	r1, #47	; 0x2f
   1f036:	mov	r0, r4
   1f038:	blx	4294 <strchr@plt>
   1f03c:	cmp	r0, #0
   1f03e:	it	ne
   1f040:	cmpne	r4, r0
   1f042:	mov	r5, r0
   1f044:	bcs.n	1f092 <error@@Base+0x35be>
   1f046:	mov	r1, r4
   1f048:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   1f04c:	cmp	r0, #127	; 0x7f
   1f04e:	mov	r6, r0
   1f050:	bhi.n	1f120 <error@@Base+0x364c>
   1f052:	add	r7, sp, #20
   1f054:	movs	r3, #128	; 0x80
   1f056:	mov	r2, r0
   1f058:	mov	r1, r4
   1f05a:	mov	r0, r7
   1f05c:	blx	462c <__memcpy_chk@plt>
   1f060:	add	r3, sp, #152	; 0x98
   1f062:	add	r6, r3
   1f064:	mov	r0, r7
   1f066:	movs	r3, #0
   1f068:	strb.w	r3, [r6, #-132]
   1f06c:	blx	4fcc <getpwnam@plt>
   1f070:	cmp	r0, #0
   1f072:	beq.n	1f116 <error@@Base+0x3642>
   1f074:	ldr	r2, [r0, #20]
   1f076:	mov	r0, r2
   1f078:	str	r2, [sp, #12]
   1f07a:	blx	4768 <strlen@plt>
   1f07e:	ldr	r2, [sp, #12]
   1f080:	cbz	r0, 1f0ca <error@@Base+0x35f6>
   1f082:	add	r0, r2
   1f084:	ldrb.w	r3, [r0, #-1]
   1f088:	cmp	r3, #47	; 0x2f
   1f08a:	beq.n	1f102 <error@@Base+0x362e>
   1f08c:	ldr	r3, [pc, #172]	; (1f13c <error@@Base+0x3668>)
   1f08e:	add	r3, pc
   1f090:	b.n	1f0ce <error@@Base+0x35fa>
   1f092:	mov	r0, r6
   1f094:	blx	4820 <getpwuid@plt>
   1f098:	cmp	r0, #0
   1f09a:	beq.n	1f128 <error@@Base+0x3654>
   1f09c:	ldr	r2, [r0, #20]
   1f09e:	mov	r0, r2
   1f0a0:	str	r2, [sp, #12]
   1f0a2:	blx	4768 <strlen@plt>
   1f0a6:	ldr	r2, [sp, #12]
   1f0a8:	cbnz	r0, 1f0ee <error@@Base+0x361a>
   1f0aa:	ldr	r3, [pc, #148]	; (1f140 <error@@Base+0x366c>)
   1f0ac:	add	r3, pc
   1f0ae:	cbz	r5, 1f0d0 <error@@Base+0x35fc>
   1f0b0:	b.n	1f0ce <error@@Base+0x35fa>
   1f0b2:	bl	1d9d0 <error@@Base+0x1efc>
   1f0b6:	ldr	r2, [pc, #140]	; (1f144 <error@@Base+0x3670>)
   1f0b8:	ldr	r3, [pc, #124]	; (1f138 <error@@Base+0x3664>)
   1f0ba:	add	r2, pc
   1f0bc:	ldr	r3, [r2, r3]
   1f0be:	ldr	r2, [r3, #0]
   1f0c0:	ldr	r3, [sp, #148]	; 0x94
   1f0c2:	eors	r2, r3
   1f0c4:	bne.n	1f112 <error@@Base+0x363e>
   1f0c6:	add	sp, #156	; 0x9c
   1f0c8:	pop	{r4, r5, r6, r7, pc}
   1f0ca:	ldr	r3, [pc, #124]	; (1f148 <error@@Base+0x3674>)
   1f0cc:	add	r3, pc
   1f0ce:	adds	r4, r5, #1
   1f0d0:	ldr	r1, [pc, #120]	; (1f14c <error@@Base+0x3678>)
   1f0d2:	add	r0, sp, #16
   1f0d4:	str	r4, [sp, #0]
   1f0d6:	add	r1, pc
   1f0d8:	bl	1da18 <error@@Base+0x1f44>
   1f0dc:	cmp.w	r0, #4096	; 0x1000
   1f0e0:	it	lt
   1f0e2:	ldrlt	r0, [sp, #16]
   1f0e4:	blt.n	1f0b6 <error@@Base+0x35e2>
   1f0e6:	ldr	r0, [pc, #104]	; (1f150 <error@@Base+0x367c>)
   1f0e8:	add	r0, pc
   1f0ea:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1f0ee:	add	r0, r2
   1f0f0:	ldrb.w	r3, [r0, #-1]
   1f0f4:	cmp	r3, #47	; 0x2f
   1f0f6:	beq.n	1f108 <error@@Base+0x3634>
   1f0f8:	ldr	r3, [pc, #88]	; (1f154 <error@@Base+0x3680>)
   1f0fa:	add	r3, pc
   1f0fc:	cmp	r5, #0
   1f0fe:	beq.n	1f0d0 <error@@Base+0x35fc>
   1f100:	b.n	1f0ce <error@@Base+0x35fa>
   1f102:	ldr	r3, [pc, #84]	; (1f158 <error@@Base+0x3684>)
   1f104:	add	r3, pc
   1f106:	b.n	1f0ce <error@@Base+0x35fa>
   1f108:	ldr	r3, [pc, #80]	; (1f15c <error@@Base+0x3688>)
   1f10a:	add	r3, pc
   1f10c:	cmp	r5, #0
   1f10e:	beq.n	1f0d0 <error@@Base+0x35fc>
   1f110:	b.n	1f0ce <error@@Base+0x35fa>
   1f112:	blx	4b40 <__stack_chk_fail@plt>
   1f116:	ldr	r0, [pc, #72]	; (1f160 <error@@Base+0x368c>)
   1f118:	mov	r1, r7
   1f11a:	add	r0, pc
   1f11c:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1f120:	ldr	r0, [pc, #64]	; (1f164 <error@@Base+0x3690>)
   1f122:	add	r0, pc
   1f124:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1f128:	ldr	r0, [pc, #60]	; (1f168 <error@@Base+0x3694>)
   1f12a:	mov	r1, r6
   1f12c:	add	r0, pc
   1f12e:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1f132:	nop
   1f134:	cmp	r2, #38	; 0x26
   1f136:	movs	r4, r0
   1f138:	lsls	r4, r2, #22
   1f13a:	movs	r0, r0
   1f13c:	subs	r5, #230	; 0xe6
   1f13e:	movs	r1, r0
   1f140:	subs	r5, #200	; 0xc8
   1f142:	movs	r1, r0
   1f144:	cmp	r1, #138	; 0x8a
   1f146:	movs	r4, r0
   1f148:	subs	r5, #168	; 0xa8
   1f14a:	movs	r1, r0
   1f14c:	lsrs	r2, r6
   1f14e:	movs	r1, r0
   1f150:	lsrs	r0, r5
   1f152:	movs	r1, r0
   1f154:	subs	r5, #122	; 0x7a
   1f156:	movs	r1, r0
   1f158:	subs	r6, #52	; 0x34
   1f15a:	movs	r1, r0
   1f15c:	subs	r6, #46	; 0x2e
   1f15e:	movs	r1, r0
   1f160:	eors	r6, r3
   1f162:	movs	r1, r0
   1f164:	ands	r2, r5
   1f166:	movs	r1, r0
   1f168:	eors	r4, r6
   1f16a:	movs	r1, r0
   1f16c:	push	{r0, r1, r2, r3}
   1f16e:	ldr	r2, [pc, #380]	; (1f2ec <error@@Base+0x3818>)
   1f170:	ldr	r3, [pc, #380]	; (1f2f0 <error@@Base+0x381c>)
   1f172:	add	r2, pc
   1f174:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f178:	sub	sp, #148	; 0x94
   1f17a:	ldr	r3, [r2, r3]
   1f17c:	ldr	r7, [sp, #184]	; 0xb8
   1f17e:	ldr	r3, [r3, #0]
   1f180:	str	r3, [sp, #140]	; 0x8c
   1f182:	mov.w	r3, #0
   1f186:	bl	e5f4 <PEM_write_bio_PrivateKey@plt+0x95f8>
   1f18a:	cmp	r0, #0
   1f18c:	beq.w	1f2b0 <error@@Base+0x37dc>
   1f190:	add	r4, sp, #188	; 0xbc
   1f192:	add.w	r9, sp, #12
   1f196:	mov	sl, r0
   1f198:	movs	r5, #0
   1f19a:	mov	r0, r4
   1f19c:	mov	r3, r9
   1f19e:	str	r4, [sp, #8]
   1f1a0:	b.n	1f1a4 <error@@Base+0x36d0>
   1f1a2:	mov	r0, r1
   1f1a4:	ldr.w	r2, [r4, r5, lsl #3]
   1f1a8:	str	r2, [r3, #0]
   1f1aa:	cbz	r2, 1f1ca <error@@Base+0x36f6>
   1f1ac:	ldr	r2, [r0, #4]
   1f1ae:	add.w	r1, r0, #8
   1f1b2:	str	r2, [r3, #4]
   1f1b4:	cmp	r2, #0
   1f1b6:	beq.n	1f2a4 <error@@Base+0x37d0>
   1f1b8:	adds	r5, #1
   1f1ba:	adds	r3, #8
   1f1bc:	cmp	r5, #16
   1f1be:	bne.n	1f1a2 <error@@Base+0x36ce>
   1f1c0:	ldr	r3, [r0, #8]
   1f1c2:	adds	r0, #12
   1f1c4:	str	r0, [sp, #8]
   1f1c6:	cmp	r3, #0
   1f1c8:	bne.n	1f298 <error@@Base+0x37c4>
   1f1ca:	ldrb	r3, [r7, #0]
   1f1cc:	cbnz	r3, 1f1ea <error@@Base+0x3716>
   1f1ce:	b.n	1f25a <error@@Base+0x3786>
   1f1d0:	ldrb	r1, [r7, #0]
   1f1d2:	mov	r8, r7
   1f1d4:	mov	r0, sl
   1f1d6:	bl	14e48 <PEM_write_bio_PrivateKey@plt+0xfe4c>
   1f1da:	cmp	r0, #0
   1f1dc:	bne.n	1f286 <error@@Base+0x37b2>
   1f1de:	ldrb.w	r3, [r8, #1]
   1f1e2:	add.w	r7, r8, #1
   1f1e6:	cmp	r3, #0
   1f1e8:	beq.n	1f25a <error@@Base+0x3786>
   1f1ea:	cmp	r3, #37	; 0x25
   1f1ec:	bne.n	1f1d0 <error@@Base+0x36fc>
   1f1ee:	ldrb	r1, [r7, #1]
   1f1f0:	add.w	r8, r7, #1
   1f1f4:	cmp	r1, #37	; 0x25
   1f1f6:	beq.n	1f1d4 <error@@Base+0x3700>
   1f1f8:	cmp	r1, #0
   1f1fa:	beq.n	1f2de <error@@Base+0x380a>
   1f1fc:	mov	fp, r1
   1f1fe:	cbz	r5, 1f24c <error@@Base+0x3778>
   1f200:	movs	r4, #1
   1f202:	b.n	1f20e <error@@Base+0x373a>
   1f204:	cmp	r4, r5
   1f206:	add.w	r3, r4, #1
   1f20a:	beq.n	1f24c <error@@Base+0x3778>
   1f20c:	mov	r4, r3
   1f20e:	add.w	r3, r9, r4, lsl #3
   1f212:	str	r1, [sp, #4]
   1f214:	subs	r6, r4, #1
   1f216:	ldr.w	r0, [r3, #-8]
   1f21a:	blx	4294 <strchr@plt>
   1f21e:	ldr	r1, [sp, #4]
   1f220:	cmp	r0, #0
   1f222:	beq.n	1f204 <error@@Base+0x3730>
   1f224:	add	r3, sp, #144	; 0x90
   1f226:	add.w	r3, r3, r6, lsl #3
   1f22a:	ldr.w	r1, [r3, #-128]
   1f22e:	mov	r0, r1
   1f230:	str	r1, [sp, #4]
   1f232:	blx	4768 <strlen@plt>
   1f236:	ldr	r1, [sp, #4]
   1f238:	mov	r2, r0
   1f23a:	mov	r0, sl
   1f23c:	bl	14ba8 <PEM_write_bio_PrivateKey@plt+0xfbac>
   1f240:	cmp	r0, #0
   1f242:	bne.n	1f2cc <error@@Base+0x37f8>
   1f244:	cmp	r6, r5
   1f246:	bcc.n	1f1de <error@@Base+0x370a>
   1f248:	ldrb.w	fp, [r7, #1]
   1f24c:	ldr	r1, [pc, #164]	; (1f2f4 <error@@Base+0x3820>)
   1f24e:	mov	r2, fp
   1f250:	ldr	r0, [pc, #164]	; (1f2f8 <error@@Base+0x3824>)
   1f252:	add	r1, pc
   1f254:	add	r0, pc
   1f256:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1f25a:	mov	r0, sl
   1f25c:	bl	156d0 <PEM_write_bio_PrivateKey@plt+0x106d4>
   1f260:	mov	r4, r0
   1f262:	cbz	r0, 1f2c0 <error@@Base+0x37ec>
   1f264:	mov	r0, sl
   1f266:	bl	e710 <PEM_write_bio_PrivateKey@plt+0x9714>
   1f26a:	ldr	r2, [pc, #144]	; (1f2fc <error@@Base+0x3828>)
   1f26c:	ldr	r3, [pc, #128]	; (1f2f0 <error@@Base+0x381c>)
   1f26e:	add	r2, pc
   1f270:	ldr	r3, [r2, r3]
   1f272:	ldr	r2, [r3, #0]
   1f274:	ldr	r3, [sp, #140]	; 0x8c
   1f276:	eors	r2, r3
   1f278:	bne.n	1f2bc <error@@Base+0x37e8>
   1f27a:	mov	r0, r4
   1f27c:	add	sp, #148	; 0x94
   1f27e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f282:	add	sp, #16
   1f284:	bx	lr
   1f286:	bl	e2bc <PEM_write_bio_PrivateKey@plt+0x92c0>
   1f28a:	ldr	r1, [pc, #116]	; (1f300 <error@@Base+0x382c>)
   1f28c:	add	r1, pc
   1f28e:	mov	r2, r0
   1f290:	ldr	r0, [pc, #112]	; (1f304 <error@@Base+0x3830>)
   1f292:	add	r0, pc
   1f294:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1f298:	ldr	r1, [pc, #108]	; (1f308 <error@@Base+0x3834>)
   1f29a:	ldr	r0, [pc, #112]	; (1f30c <error@@Base+0x3838>)
   1f29c:	add	r1, pc
   1f29e:	add	r0, pc
   1f2a0:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1f2a4:	ldr	r1, [pc, #104]	; (1f310 <error@@Base+0x383c>)
   1f2a6:	ldr	r0, [pc, #108]	; (1f314 <error@@Base+0x3840>)
   1f2a8:	add	r1, pc
   1f2aa:	add	r0, pc
   1f2ac:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1f2b0:	ldr	r1, [pc, #100]	; (1f318 <error@@Base+0x3844>)
   1f2b2:	ldr	r0, [pc, #104]	; (1f31c <error@@Base+0x3848>)
   1f2b4:	add	r1, pc
   1f2b6:	add	r0, pc
   1f2b8:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1f2bc:	blx	4b40 <__stack_chk_fail@plt>
   1f2c0:	ldr	r1, [pc, #92]	; (1f320 <error@@Base+0x384c>)
   1f2c2:	ldr	r0, [pc, #96]	; (1f324 <error@@Base+0x3850>)
   1f2c4:	add	r1, pc
   1f2c6:	add	r0, pc
   1f2c8:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1f2cc:	bl	e2bc <PEM_write_bio_PrivateKey@plt+0x92c0>
   1f2d0:	ldr	r1, [pc, #84]	; (1f328 <error@@Base+0x3854>)
   1f2d2:	add	r1, pc
   1f2d4:	mov	r2, r0
   1f2d6:	ldr	r0, [pc, #84]	; (1f32c <error@@Base+0x3858>)
   1f2d8:	add	r0, pc
   1f2da:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1f2de:	ldr	r1, [pc, #80]	; (1f330 <error@@Base+0x385c>)
   1f2e0:	ldr	r0, [pc, #80]	; (1f334 <error@@Base+0x3860>)
   1f2e2:	add	r1, pc
   1f2e4:	add	r0, pc
   1f2e6:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1f2ea:	nop
   1f2ec:	cmp	r0, #210	; 0xd2
   1f2ee:	movs	r4, r0
   1f2f0:	lsls	r4, r2, #22
   1f2f2:	movs	r0, r0
   1f2f4:	cmp	r2, r3
   1f2f6:	movs	r1, r0
   1f2f8:	subs	r7, #252	; 0xfc
   1f2fa:	movs	r1, r0
   1f2fc:	movs	r7, #214	; 0xd6
   1f2fe:	movs	r4, r0
   1f300:	add	r8, ip
   1f302:	movs	r1, r0
   1f304:	subs	r7, #146	; 0x92
   1f306:	movs	r1, r0
   1f308:	add	r8, sl
   1f30a:	movs	r1, r0
   1f30c:	subs	r7, #114	; 0x72
   1f30e:	movs	r1, r0
   1f310:	add	ip, r8
   1f312:	movs	r1, r0
   1f314:	subs	r7, #78	; 0x4e
   1f316:	movs	r1, r0
   1f318:	add	r8, r7
   1f31a:	movs	r1, r0
   1f31c:	cdp	0, 9, cr0, cr6, cr0, {0}
   1f320:	add	r8, r5
   1f322:	movs	r1, r0
   1f324:	asrs	r6, r2, #7
   1f326:	movs	r1, r0
   1f328:	add	sl, r3
   1f32a:	movs	r1, r0
   1f32c:	lsrs	r0, r7, #31
   1f32e:	movs	r1, r0
   1f330:	add	sl, r1
   1f332:	movs	r1, r0
   1f334:	subs	r7, #88	; 0x58
   1f336:	movs	r1, r0
   1f338:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1f33c:	mov	r6, r0
   1f33e:	ldr	r0, [r0, #24]
   1f340:	mov	r7, r1
   1f342:	bl	25cdc <error@@Base+0xa208>
   1f346:	cbnz	r0, 1f354 <error@@Base+0x3880>
   1f348:	ldr	r3, [r6, #24]
   1f34a:	cmp	r3, r7
   1f34c:	beq.n	1f354 <error@@Base+0x3880>
   1f34e:	movs	r0, #0
   1f350:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1f354:	ldr	r3, [r6, #16]
   1f356:	ands.w	r5, r3, #2
   1f35a:	bne.n	1f34e <error@@Base+0x387a>
   1f35c:	lsls	r3, r3, #27
   1f35e:	it	pl
   1f360:	movpl	r0, #1
   1f362:	bpl.n	1f350 <error@@Base+0x387c>
   1f364:	ldr	r0, [r6, #28]
   1f366:	blx	4bec <getgrgid@plt>
   1f36a:	mov	r8, r0
   1f36c:	cmp	r0, #0
   1f36e:	beq.n	1f34e <error@@Base+0x387a>
   1f370:	blx	4e34 <getpwent@plt>
   1f374:	mov	r4, r0
   1f376:	cbz	r0, 1f39c <error@@Base+0x38c8>
   1f378:	ldr	r2, [r4, #12]
   1f37a:	ldr.w	r3, [r8, #8]
   1f37e:	cmp	r2, r3
   1f380:	bne.n	1f370 <error@@Base+0x389c>
   1f382:	mov	r0, r5
   1f384:	movs	r1, #1
   1f386:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   1f38a:	ldr	r3, [r4, #8]
   1f38c:	cmp	r7, r3
   1f38e:	mov	r5, r0
   1f390:	bne.n	1f34e <error@@Base+0x387a>
   1f392:	blx	4e34 <getpwent@plt>
   1f396:	mov	r4, r0
   1f398:	cmp	r0, #0
   1f39a:	bne.n	1f378 <error@@Base+0x38a4>
   1f39c:	blx	4cdc <endpwent@plt>
   1f3a0:	ldr	r0, [r6, #24]
   1f3a2:	blx	4820 <getpwuid@plt>
   1f3a6:	cmp	r0, #0
   1f3a8:	beq.n	1f34e <error@@Base+0x387a>
   1f3aa:	ldr.w	r4, [r8, #12]
   1f3ae:	ldr	r1, [r4, #0]
   1f3b0:	cbz	r1, 1f3c6 <error@@Base+0x38f2>
   1f3b2:	ldr	r0, [r0, #0]
   1f3b4:	blx	4f60 <strcmp@plt>
   1f3b8:	cmp	r0, #0
   1f3ba:	bne.n	1f34e <error@@Base+0x387a>
   1f3bc:	ldr	r0, [r4, #4]
   1f3be:	clz	r0, r0
   1f3c2:	lsrs	r0, r0, #5
   1f3c4:	b.n	1f350 <error@@Base+0x387c>
   1f3c6:	subs	r0, r5, #0
   1f3c8:	it	ne
   1f3ca:	movne	r0, #1
   1f3cc:	b.n	1f350 <error@@Base+0x387c>
   1f3ce:	nop
   1f3d0:	b.w	2bf78 <mkdtemp@@Base+0xe68>
   1f3d4:	ldr	r0, [pc, #168]	; (1f480 <error@@Base+0x39ac>)
   1f3d6:	movs	r1, #2
   1f3d8:	push	{r3, r4, r5, r6, r7, lr}
   1f3da:	add	r0, pc
   1f3dc:	blx	4920 <open64@plt>
   1f3e0:	ldr	r7, [pc, #160]	; (1f484 <error@@Base+0x39b0>)
   1f3e2:	add	r7, pc
   1f3e4:	adds	r3, r0, #1
   1f3e6:	beq.n	1f45a <error@@Base+0x3986>
   1f3e8:	movs	r1, #1
   1f3ea:	mov	r6, r0
   1f3ec:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   1f3f0:	cmp	r0, #2
   1f3f2:	mov	r4, r0
   1f3f4:	ble.n	1f406 <error@@Base+0x3932>
   1f3f6:	b.n	1f44a <error@@Base+0x3976>
   1f3f8:	mov	r0, r4
   1f3fa:	movs	r1, #1
   1f3fc:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   1f400:	cmp	r0, #3
   1f402:	mov	r4, r0
   1f404:	beq.n	1f44a <error@@Base+0x3976>
   1f406:	movs	r1, #3
   1f408:	mov	r0, r4
   1f40a:	blx	496c <fcntl64@plt>
   1f40e:	adds	r0, #1
   1f410:	bne.n	1f3f8 <error@@Base+0x3924>
   1f412:	blx	4f90 <__errno_location@plt>
   1f416:	ldr	r3, [r0, #0]
   1f418:	mov	r5, r0
   1f41a:	cmp	r3, #9
   1f41c:	bne.n	1f3f8 <error@@Base+0x3924>
   1f41e:	mov	r1, r4
   1f420:	mov	r0, r6
   1f422:	blx	4c58 <dup2@plt>
   1f426:	adds	r0, #1
   1f428:	bne.n	1f3f8 <error@@Base+0x3924>
   1f42a:	ldr	r3, [pc, #92]	; (1f488 <error@@Base+0x39b4>)
   1f42c:	ldr	r0, [r5, #0]
   1f42e:	ldr	r3, [r7, r3]
   1f430:	ldr	r4, [r3, #0]
   1f432:	blx	401c <strerror@plt+0x4>
   1f436:	ldr	r2, [pc, #84]	; (1f48c <error@@Base+0x39b8>)
   1f438:	movs	r1, #1
   1f43a:	add	r2, pc
   1f43c:	mov	r3, r0
   1f43e:	mov	r0, r4
   1f440:	blx	4b70 <__fprintf_chk@plt>
   1f444:	movs	r0, #1
   1f446:	blx	4f78 <exit@plt>
   1f44a:	cmp	r6, #2
   1f44c:	bgt.n	1f450 <error@@Base+0x397c>
   1f44e:	pop	{r3, r4, r5, r6, r7, pc}
   1f450:	mov	r0, r6
   1f452:	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   1f456:	b.w	4a08 <close@plt>
   1f45a:	ldr	r3, [pc, #44]	; (1f488 <error@@Base+0x39b4>)
   1f45c:	ldr	r3, [r7, r3]
   1f45e:	ldr	r4, [r3, #0]
   1f460:	blx	4f90 <__errno_location@plt>
   1f464:	ldr	r0, [r0, #0]
   1f466:	blx	401c <strerror@plt+0x4>
   1f46a:	ldr	r2, [pc, #36]	; (1f490 <error@@Base+0x39bc>)
   1f46c:	movs	r1, #1
   1f46e:	add	r2, pc
   1f470:	mov	r3, r0
   1f472:	mov	r0, r4
   1f474:	blx	4b70 <__fprintf_chk@plt>
   1f478:	movs	r0, #1
   1f47a:	blx	4f78 <exit@plt>
   1f47e:	nop
   1f480:	subs	r0, #58	; 0x3a
   1f482:	movs	r1, r0
   1f484:	movs	r6, #98	; 0x62
   1f486:	movs	r4, r0
   1f488:	lsls	r4, r4, #22
   1f48a:	movs	r0, r0
   1f48c:	subs	r6, #78	; 0x4e
   1f48e:	movs	r1, r0
   1f490:	subs	r5, #250	; 0xfa
   1f492:	movs	r1, r0
   1f494:	ldr	r2, [pc, #140]	; (1f524 <error@@Base+0x3a50>)
   1f496:	cmp.w	r1, #65536	; 0x10000
   1f49a:	ldr	r3, [pc, #140]	; (1f528 <error@@Base+0x3a54>)
   1f49c:	add	r2, pc
   1f49e:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1f4a2:	sub	sp, #20
   1f4a4:	ldr	r3, [r2, r3]
   1f4a6:	ldr	r3, [r3, #0]
   1f4a8:	str	r3, [sp, #12]
   1f4aa:	mov.w	r3, #0
   1f4ae:	bhi.n	1f512 <error@@Base+0x3a3e>
   1f4b0:	mov.w	r8, r1, lsl #1
   1f4b4:	mov	r4, r0
   1f4b6:	movs	r0, #1
   1f4b8:	add	r8, r0
   1f4ba:	mov	r5, r1
   1f4bc:	mov	r1, r8
   1f4be:	bl	1d94c <error@@Base+0x1e78>
   1f4c2:	mov	r7, r0
   1f4c4:	cbz	r5, 1f4fa <error@@Base+0x3a26>
   1f4c6:	ldr.w	r9, [pc, #100]	; 1f52c <error@@Base+0x3a58>
   1f4ca:	subs	r5, #1
   1f4cc:	add	r5, r4
   1f4ce:	add	r6, sp, #8
   1f4d0:	add	r9, pc
   1f4d2:	subs	r4, #1
   1f4d4:	ldrb.w	ip, [r4, #1]!
   1f4d8:	movs	r3, #3
   1f4da:	mov	r1, r3
   1f4dc:	movs	r2, #1
   1f4de:	mov	r0, r6
   1f4e0:	str.w	r9, [sp]
   1f4e4:	str.w	ip, [sp, #4]
   1f4e8:	blx	4984 <__snprintf_chk@plt>
   1f4ec:	mov	r2, r8
   1f4ee:	mov	r1, r6
   1f4f0:	mov	r0, r7
   1f4f2:	bl	2b6dc <mkdtemp@@Base+0x5cc>
   1f4f6:	cmp	r4, r5
   1f4f8:	bne.n	1f4d4 <error@@Base+0x3a00>
   1f4fa:	ldr	r2, [pc, #52]	; (1f530 <error@@Base+0x3a5c>)
   1f4fc:	ldr	r3, [pc, #40]	; (1f528 <error@@Base+0x3a54>)
   1f4fe:	add	r2, pc
   1f500:	ldr	r3, [r2, r3]
   1f502:	ldr	r2, [r3, #0]
   1f504:	ldr	r3, [sp, #12]
   1f506:	eors	r2, r3
   1f508:	bne.n	1f51e <error@@Base+0x3a4a>
   1f50a:	mov	r0, r7
   1f50c:	add	sp, #20
   1f50e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1f512:	ldr	r0, [pc, #32]	; (1f534 <error@@Base+0x3a60>)
   1f514:	add	r0, pc
   1f516:	bl	1d9d0 <error@@Base+0x1efc>
   1f51a:	mov	r7, r0
   1f51c:	b.n	1f4fa <error@@Base+0x3a26>
   1f51e:	blx	4b40 <__stack_chk_fail@plt>
   1f522:	nop
   1f524:	movs	r5, #168	; 0xa8
   1f526:	movs	r4, r0
   1f528:	lsls	r4, r2, #22
   1f52a:	movs	r0, r0
   1f52c:	subs	r5, #220	; 0xdc
   1f52e:	movs	r1, r0
   1f530:	movs	r5, #70	; 0x46
   1f532:	movs	r4, r0
   1f534:	subs	r5, #128	; 0x80
   1f536:	movs	r1, r0
   1f538:	push	{r2, r3}
   1f53a:	push	{r4, r5, r6, lr}
   1f53c:	sub	sp, #24
   1f53e:	ldr	r6, [pc, #124]	; (1f5bc <error@@Base+0x3ae8>)
   1f540:	add	r2, sp, #40	; 0x28
   1f542:	mov	r5, r1
   1f544:	ldr	r1, [pc, #120]	; (1f5c0 <error@@Base+0x3aec>)
   1f546:	add	r6, pc
   1f548:	ldr.w	r3, [r2], #4
   1f54c:	mov	r4, r0
   1f54e:	add	r0, sp, #12
   1f550:	ldr	r1, [r6, r1]
   1f552:	ldr	r1, [r1, #0]
   1f554:	str	r1, [sp, #20]
   1f556:	mov.w	r1, #0
   1f55a:	mov	r1, r3
   1f55c:	str	r2, [sp, #8]
   1f55e:	bl	1d9f4 <error@@Base+0x1f20>
   1f562:	ldr	r2, [r4, #0]
   1f564:	cbz	r2, 1f5a6 <error@@Base+0x3ad2>
   1f566:	ldrb	r3, [r2, #0]
   1f568:	cbz	r3, 1f5a6 <error@@Base+0x3ad2>
   1f56a:	cbz	r5, 1f5b2 <error@@Base+0x3ade>
   1f56c:	ldr	r6, [sp, #12]
   1f56e:	mov	r3, r5
   1f570:	ldr	r1, [pc, #80]	; (1f5c4 <error@@Base+0x3af0>)
   1f572:	add	r0, sp, #16
   1f574:	add	r1, pc
   1f576:	str	r6, [sp, #0]
   1f578:	bl	1da18 <error@@Base+0x1f44>
   1f57c:	ldr	r0, [sp, #12]
   1f57e:	blx	453c <free@plt+0x4>
   1f582:	ldr	r0, [r4, #0]
   1f584:	blx	453c <free@plt+0x4>
   1f588:	ldr	r3, [sp, #16]
   1f58a:	str	r3, [r4, #0]
   1f58c:	ldr	r2, [pc, #56]	; (1f5c8 <error@@Base+0x3af4>)
   1f58e:	ldr	r3, [pc, #48]	; (1f5c0 <error@@Base+0x3aec>)
   1f590:	add	r2, pc
   1f592:	ldr	r3, [r2, r3]
   1f594:	ldr	r2, [r3, #0]
   1f596:	ldr	r3, [sp, #20]
   1f598:	eors	r2, r3
   1f59a:	bne.n	1f5b8 <error@@Base+0x3ae4>
   1f59c:	add	sp, #24
   1f59e:	ldmia.w	sp!, {r4, r5, r6, lr}
   1f5a2:	add	sp, #8
   1f5a4:	bx	lr
   1f5a6:	mov	r0, r2
   1f5a8:	blx	453c <free@plt+0x4>
   1f5ac:	ldr	r3, [sp, #12]
   1f5ae:	str	r3, [r4, #0]
   1f5b0:	b.n	1f58c <error@@Base+0x3ab8>
   1f5b2:	ldr	r5, [pc, #24]	; (1f5cc <error@@Base+0x3af8>)
   1f5b4:	add	r5, pc
   1f5b6:	b.n	1f56c <error@@Base+0x3a98>
   1f5b8:	blx	4b40 <__stack_chk_fail@plt>
   1f5bc:	movs	r4, #254	; 0xfe
   1f5be:	movs	r4, r0
   1f5c0:	lsls	r4, r2, #22
   1f5c2:	movs	r0, r0
   1f5c4:	subs	r4, #84	; 0x54
   1f5c6:	movs	r1, r0
   1f5c8:	movs	r4, #180	; 0xb4
   1f5ca:	movs	r4, r0
   1f5cc:	subs	r1, #132	; 0x84
   1f5ce:	movs	r1, r0
   1f5d0:	ldr	r1, [r0, #0]
   1f5d2:	ldr	r0, [r0, #4]
   1f5d4:	rev	r1, r1
   1f5d6:	rev	r0, r0
   1f5d8:	bx	lr
   1f5da:	nop
   1f5dc:	ldr	r0, [r0, #0]
   1f5de:	rev	r0, r0
   1f5e0:	bx	lr
   1f5e2:	nop
   1f5e4:	ldr	r0, [r0, #0]
   1f5e6:	bx	lr
   1f5e8:	ldrh	r0, [r0, #0]
   1f5ea:	rev16	r0, r0
   1f5ec:	uxth	r0, r0
   1f5ee:	bx	lr
   1f5f0:	push	{r4}
   1f5f2:	lsrs	r1, r3, #16
   1f5f4:	lsrs	r4, r3, #24
   1f5f6:	strb	r3, [r0, #3]
   1f5f8:	strb	r2, [r0, #7]
   1f5fa:	lsrs	r3, r3, #8
   1f5fc:	strb	r4, [r0, #0]
   1f5fe:	strb	r1, [r0, #1]
   1f600:	lsrs	r1, r2, #24
   1f602:	strb	r3, [r0, #2]
   1f604:	lsrs	r3, r2, #16
   1f606:	ldr.w	r4, [sp], #4
   1f60a:	lsrs	r2, r2, #8
   1f60c:	strb	r1, [r0, #4]
   1f60e:	strb	r3, [r0, #5]
   1f610:	strb	r2, [r0, #6]
   1f612:	bx	lr
   1f614:	lsrs	r2, r1, #24
   1f616:	lsrs	r3, r1, #16
   1f618:	strb	r1, [r0, #3]
   1f61a:	lsrs	r1, r1, #8
   1f61c:	strb	r2, [r0, #0]
   1f61e:	strb	r3, [r0, #1]
   1f620:	strb	r1, [r0, #2]
   1f622:	bx	lr
   1f624:	lsrs	r2, r1, #8
   1f626:	lsrs	r3, r1, #16
   1f628:	strb	r1, [r0, #0]
   1f62a:	lsrs	r1, r1, #24
   1f62c:	strb	r2, [r0, #1]
   1f62e:	strb	r3, [r0, #2]
   1f630:	strb	r1, [r0, #3]
   1f632:	bx	lr
   1f634:	strb	r1, [r0, #1]
   1f636:	lsrs	r1, r1, #8
   1f638:	strb	r1, [r0, #0]
   1f63a:	bx	lr
   1f63c:	bic.w	r2, r1, r1, asr #31
   1f640:	movw	r3, #19923	; 0x4dd3
   1f644:	movt	r3, #4194	; 0x1062
   1f648:	mov.w	r1, #1000	; 0x3e8
   1f64c:	push	{r4, lr}
   1f64e:	umull	r4, r3, r3, r2
   1f652:	mov	r4, r0
   1f654:	lsrs	r3, r3, #6
   1f656:	str	r3, [r0, #0]
   1f658:	mls	r0, r1, r3, r2
   1f65c:	bl	2cbb8 <mkdtemp@@Base+0x1aa8>
   1f660:	str	r0, [r4, #4]
   1f662:	pop	{r4, pc}
   1f664:	push	{r4, r5, r6, lr}
   1f666:	sub	sp, #16
   1f668:	ldr	r6, [pc, #132]	; (1f6f0 <error@@Base+0x3c1c>)
   1f66a:	mov	r4, r0
   1f66c:	ldr	r2, [pc, #132]	; (1f6f4 <error@@Base+0x3c20>)
   1f66e:	ldr	r3, [pc, #136]	; (1f6f8 <error@@Base+0x3c24>)
   1f670:	add	r6, pc
   1f672:	add	r2, pc
   1f674:	ldr	r5, [r6, #0]
   1f676:	ldr	r3, [r2, r3]
   1f678:	ldr	r3, [r3, #0]
   1f67a:	str	r3, [sp, #12]
   1f67c:	mov.w	r3, #0
   1f680:	cbnz	r5, 1f6d0 <error@@Base+0x3bfc>
   1f682:	mov	r1, r0
   1f684:	movs	r0, #7
   1f686:	blx	4198 <clock_gettime@plt>
   1f68a:	cbnz	r0, 1f6a0 <error@@Base+0x3bcc>
   1f68c:	ldr	r2, [pc, #108]	; (1f6fc <error@@Base+0x3c28>)
   1f68e:	ldr	r3, [pc, #104]	; (1f6f8 <error@@Base+0x3c24>)
   1f690:	add	r2, pc
   1f692:	ldr	r3, [r2, r3]
   1f694:	ldr	r2, [r3, #0]
   1f696:	ldr	r3, [sp, #12]
   1f698:	eors	r2, r3
   1f69a:	bne.n	1f6ea <error@@Base+0x3c16>
   1f69c:	add	sp, #16
   1f69e:	pop	{r4, r5, r6, pc}
   1f6a0:	mov	r1, r4
   1f6a2:	movs	r0, #1
   1f6a4:	blx	4198 <clock_gettime@plt>
   1f6a8:	cmp	r0, #0
   1f6aa:	beq.n	1f68c <error@@Base+0x3bb8>
   1f6ac:	mov	r0, r5
   1f6ae:	mov	r1, r4
   1f6b0:	blx	4198 <clock_gettime@plt>
   1f6b4:	cmp	r0, #0
   1f6b6:	beq.n	1f68c <error@@Base+0x3bb8>
   1f6b8:	blx	4f90 <__errno_location@plt>
   1f6bc:	ldr	r0, [r0, #0]
   1f6be:	blx	401c <strerror@plt+0x4>
   1f6c2:	mov	r1, r0
   1f6c4:	ldr	r0, [pc, #56]	; (1f700 <error@@Base+0x3c2c>)
   1f6c6:	add	r0, pc
   1f6c8:	bl	1bcb0 <error@@Base+0x1dc>
   1f6cc:	movs	r3, #1
   1f6ce:	str	r3, [r6, #0]
   1f6d0:	movs	r1, #0
   1f6d2:	add	r0, sp, #4
   1f6d4:	blx	45b4 <gettimeofday@plt>
   1f6d8:	ldr	r3, [sp, #4]
   1f6da:	ldr	r0, [sp, #8]
   1f6dc:	mov.w	r1, #1000	; 0x3e8
   1f6e0:	str	r3, [r4, #0]
   1f6e2:	bl	2cbb8 <mkdtemp@@Base+0x1aa8>
   1f6e6:	str	r0, [r4, #4]
   1f6e8:	b.n	1f68c <error@@Base+0x3bb8>
   1f6ea:	blx	4b40 <__stack_chk_fail@plt>
   1f6ee:	nop
   1f6f0:	muls	r0, r7
   1f6f2:	movs	r4, r0
   1f6f4:	movs	r3, #210	; 0xd2
   1f6f6:	movs	r4, r0
   1f6f8:	lsls	r4, r2, #22
   1f6fa:	movs	r0, r0
   1f6fc:	movs	r3, #180	; 0xb4
   1f6fe:	movs	r4, r0
   1f700:	subs	r3, #238	; 0xee
   1f702:	movs	r1, r0
   1f704:	ldr	r2, [pc, #164]	; (1f7ac <error@@Base+0x3cd8>)
   1f706:	ldr	r3, [pc, #168]	; (1f7b0 <error@@Base+0x3cdc>)
   1f708:	add	r2, pc
   1f70a:	push	{r4, r5, r6, r7, lr}
   1f70c:	sub	sp, #20
   1f70e:	ldr	r3, [r2, r3]
   1f710:	mov	r7, r0
   1f712:	add	r0, sp, #4
   1f714:	mov	r5, r1
   1f716:	ldr	r3, [r3, #0]
   1f718:	str	r3, [sp, #12]
   1f71a:	mov.w	r3, #0
   1f71e:	bl	1f664 <error@@Base+0x3b90>
   1f722:	ldr	r3, [sp, #8]
   1f724:	movw	r4, #19923	; 0x4dd3
   1f728:	movt	r4, #4194	; 0x1062
   1f72c:	ldr	r1, [r7, #0]
   1f72e:	ldr	r0, [sp, #4]
   1f730:	smull	r2, r4, r4, r3
   1f734:	asrs	r3, r3, #31
   1f736:	rsb	r4, r3, r4, asr #6
   1f73a:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   1f73e:	ldr	r1, [r7, #4]
   1f740:	mov	r6, r0
   1f742:	mov	r0, r4
   1f744:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   1f748:	subs	r4, r0, #0
   1f74a:	bge.n	1f768 <error@@Base+0x3c94>
   1f74c:	mov	r0, r6
   1f74e:	mov.w	r1, #4294967295	; 0xffffffff
   1f752:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   1f756:	movw	r1, #16960	; 0x4240
   1f75a:	movt	r1, #15
   1f75e:	mov	r6, r0
   1f760:	mov	r0, r4
   1f762:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   1f766:	mov	r4, r0
   1f768:	mov.w	r1, #1000	; 0x3e8
   1f76c:	mov	r0, r6
   1f76e:	bl	2cbb8 <mkdtemp@@Base+0x1aa8>
   1f772:	movw	r3, #19923	; 0x4dd3
   1f776:	movt	r3, #4194	; 0x1062
   1f77a:	asrs	r1, r4, #31
   1f77c:	smull	r3, r4, r3, r4
   1f780:	rsb	r1, r1, r4, asr #6
   1f784:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   1f788:	mov	r1, r0
   1f78a:	ldr	r0, [r5, #0]
   1f78c:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   1f790:	ldr	r2, [pc, #32]	; (1f7b4 <error@@Base+0x3ce0>)
   1f792:	ldr	r3, [pc, #28]	; (1f7b0 <error@@Base+0x3cdc>)
   1f794:	add	r2, pc
   1f796:	str	r0, [r5, #0]
   1f798:	ldr	r3, [r2, r3]
   1f79a:	ldr	r2, [r3, #0]
   1f79c:	ldr	r3, [sp, #12]
   1f79e:	eors	r2, r3
   1f7a0:	bne.n	1f7a6 <error@@Base+0x3cd2>
   1f7a2:	add	sp, #20
   1f7a4:	pop	{r4, r5, r6, r7, pc}
   1f7a6:	blx	4b40 <__stack_chk_fail@plt>
   1f7aa:	nop
   1f7ac:	movs	r3, #60	; 0x3c
   1f7ae:	movs	r4, r0
   1f7b0:	lsls	r4, r2, #22
   1f7b2:	movs	r0, r0
   1f7b4:	movs	r2, #176	; 0xb0
   1f7b6:	movs	r4, r0
   1f7b8:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1f7bc:	mov	r6, r2
   1f7be:	ldr	r2, [pc, #172]	; (1f86c <error@@Base+0x3d98>)
   1f7c0:	sub	sp, #28
   1f7c2:	ldr	r3, [pc, #172]	; (1f870 <error@@Base+0x3d9c>)
   1f7c4:	add.w	r8, sp, #12
   1f7c8:	add	r2, pc
   1f7ca:	mov	r5, r0
   1f7cc:	mov	r0, r8
   1f7ce:	mov	r7, r1
   1f7d0:	ldr	r3, [r2, r3]
   1f7d2:	add.w	r9, sp, #4
   1f7d6:	ldr	r3, [r3, #0]
   1f7d8:	str	r3, [sp, #20]
   1f7da:	mov.w	r3, #0
   1f7de:	bl	1f664 <error@@Base+0x3b90>
   1f7e2:	ldr	r3, [sp, #16]
   1f7e4:	movw	r1, #19923	; 0x4dd3
   1f7e8:	movt	r1, #4194	; 0x1062
   1f7ec:	ldr	r4, [sp, #12]
   1f7ee:	strh.w	r6, [sp, #16]
   1f7f2:	smull	r2, r1, r1, r3
   1f7f6:	asrs	r3, r3, #31
   1f7f8:	str	r5, [sp, #12]
   1f7fa:	str	r4, [sp, #4]
   1f7fc:	rsb	r3, r3, r1, asr #6
   1f800:	str	r3, [sp, #8]
   1f802:	blx	4f90 <__errno_location@plt>
   1f806:	mov	r6, r0
   1f808:	b.n	1f83a <error@@Base+0x3d66>
   1f80a:	movs	r1, #1
   1f80c:	mov	r0, r8
   1f80e:	blx	4b88 <poll@plt>
   1f812:	ldr	r5, [r6, #0]
   1f814:	mov	r1, r7
   1f816:	mov	r4, r0
   1f818:	mov	r0, r9
   1f81a:	bl	1f704 <error@@Base+0x3c30>
   1f81e:	cmp	r4, #0
   1f820:	str	r5, [r6, #0]
   1f822:	bgt.n	1f85e <error@@Base+0x3d8a>
   1f824:	sub.w	r3, r4, #4294967295	; 0xffffffff
   1f828:	cmp	r5, #11
   1f82a:	clz	r3, r3
   1f82e:	mov.w	r3, r3, lsr #5
   1f832:	it	eq
   1f834:	moveq	r3, #0
   1f836:	cbnz	r3, 1f862 <error@@Base+0x3d8e>
   1f838:	cbz	r4, 1f840 <error@@Base+0x3d6c>
   1f83a:	ldr	r2, [r7, #0]
   1f83c:	cmp	r2, #0
   1f83e:	bge.n	1f80a <error@@Base+0x3d36>
   1f840:	mov.w	r0, #4294967295	; 0xffffffff
   1f844:	movs	r3, #110	; 0x6e
   1f846:	str	r3, [r6, #0]
   1f848:	ldr	r2, [pc, #40]	; (1f874 <error@@Base+0x3da0>)
   1f84a:	ldr	r3, [pc, #36]	; (1f870 <error@@Base+0x3d9c>)
   1f84c:	add	r2, pc
   1f84e:	ldr	r3, [r2, r3]
   1f850:	ldr	r2, [r3, #0]
   1f852:	ldr	r3, [sp, #20]
   1f854:	eors	r2, r3
   1f856:	bne.n	1f868 <error@@Base+0x3d94>
   1f858:	add	sp, #28
   1f85a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1f85e:	movs	r0, #0
   1f860:	b.n	1f848 <error@@Base+0x3d74>
   1f862:	mov.w	r0, #4294967295	; 0xffffffff
   1f866:	b.n	1f848 <error@@Base+0x3d74>
   1f868:	blx	4b40 <__stack_chk_fail@plt>
   1f86c:	movs	r2, #124	; 0x7c
   1f86e:	movs	r4, r0
   1f870:	lsls	r4, r2, #22
   1f872:	movs	r0, r0
   1f874:	movs	r1, #248	; 0xf8
   1f876:	movs	r4, r0
   1f878:	movs	r2, #1
   1f87a:	b.n	1f7b8 <error@@Base+0x3ce4>
   1f87c:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1f880:	mov	r5, r1
   1f882:	ldr	r1, [pc, #192]	; (1f944 <error@@Base+0x3e70>)
   1f884:	mov	r6, r2
   1f886:	ldr	r2, [pc, #192]	; (1f948 <error@@Base+0x3e74>)
   1f888:	sub	sp, #24
   1f88a:	add	r1, pc
   1f88c:	mov	r4, r3
   1f88e:	movs	r7, #4
   1f890:	movs	r3, #0
   1f892:	ldr	r2, [r1, r2]
   1f894:	mov	r8, r0
   1f896:	ldr	r2, [r2, #0]
   1f898:	str	r2, [sp, #20]
   1f89a:	mov.w	r2, #0
   1f89e:	strd	r3, r7, [sp, #12]
   1f8a2:	cmp	r4, #0
   1f8a4:	beq.n	1f910 <error@@Base+0x3e3c>
   1f8a6:	ldr	r3, [r4, #0]
   1f8a8:	cmp	r3, #0
   1f8aa:	ble.n	1f910 <error@@Base+0x3e3c>
   1f8ac:	bl	1e604 <error@@Base+0x2b30>
   1f8b0:	mov	r2, r6
   1f8b2:	mov	r1, r5
   1f8b4:	mov	r0, r8
   1f8b6:	blx	4088 <connect@plt>
   1f8ba:	cbz	r0, 1f8f0 <error@@Base+0x3e1c>
   1f8bc:	blx	4f90 <__errno_location@plt>
   1f8c0:	ldr	r3, [r0, #0]
   1f8c2:	mov	r5, r0
   1f8c4:	cmp	r3, #115	; 0x73
   1f8c6:	bne.n	1f91e <error@@Base+0x3e4a>
   1f8c8:	mov	r1, r4
   1f8ca:	movs	r2, #5
   1f8cc:	mov	r0, r8
   1f8ce:	bl	1f7b8 <error@@Base+0x3ce4>
   1f8d2:	adds	r0, #1
   1f8d4:	beq.n	1f91e <error@@Base+0x3e4a>
   1f8d6:	add	r3, sp, #12
   1f8d8:	add	r1, sp, #16
   1f8da:	mov	r2, r7
   1f8dc:	str	r1, [sp, #0]
   1f8de:	mov	r0, r8
   1f8e0:	movs	r1, #1
   1f8e2:	blx	4ee8 <getsockopt@plt>
   1f8e6:	adds	r3, r0, #1
   1f8e8:	mov	r4, r0
   1f8ea:	beq.n	1f92c <error@@Base+0x3e58>
   1f8ec:	ldr	r3, [sp, #12]
   1f8ee:	cbnz	r3, 1f924 <error@@Base+0x3e50>
   1f8f0:	mov	r0, r8
   1f8f2:	movs	r4, #0
   1f8f4:	bl	1e68c <error@@Base+0x2bb8>
   1f8f8:	ldr	r2, [pc, #80]	; (1f94c <error@@Base+0x3e78>)
   1f8fa:	ldr	r3, [pc, #76]	; (1f948 <error@@Base+0x3e74>)
   1f8fc:	add	r2, pc
   1f8fe:	ldr	r3, [r2, r3]
   1f900:	ldr	r2, [r3, #0]
   1f902:	ldr	r3, [sp, #20]
   1f904:	eors	r2, r3
   1f906:	bne.n	1f93e <error@@Base+0x3e6a>
   1f908:	mov	r0, r4
   1f90a:	add	sp, #24
   1f90c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1f910:	mov	r2, r6
   1f912:	mov	r1, r5
   1f914:	mov	r0, r8
   1f916:	blx	4088 <connect@plt>
   1f91a:	mov	r4, r0
   1f91c:	b.n	1f8f8 <error@@Base+0x3e24>
   1f91e:	mov.w	r4, #4294967295	; 0xffffffff
   1f922:	b.n	1f8f8 <error@@Base+0x3e24>
   1f924:	mov.w	r4, #4294967295	; 0xffffffff
   1f928:	str	r3, [r5, #0]
   1f92a:	b.n	1f8f8 <error@@Base+0x3e24>
   1f92c:	ldr	r0, [r5, #0]
   1f92e:	blx	401c <strerror@plt+0x4>
   1f932:	mov	r1, r0
   1f934:	ldr	r0, [pc, #24]	; (1f950 <error@@Base+0x3e7c>)
   1f936:	add	r0, pc
   1f938:	bl	1bc08 <error@@Base+0x134>
   1f93c:	b.n	1f8f8 <error@@Base+0x3e24>
   1f93e:	blx	4b40 <__stack_chk_fail@plt>
   1f942:	nop
   1f944:	movs	r1, #186	; 0xba
   1f946:	movs	r4, r0
   1f948:	lsls	r4, r2, #22
   1f94a:	movs	r0, r0
   1f94c:	movs	r1, #72	; 0x48
   1f94e:	movs	r4, r0
   1f950:	subs	r1, #146	; 0x92
   1f952:	movs	r1, r0
   1f954:	ldr	r2, [pc, #76]	; (1f9a4 <error@@Base+0x3ed0>)
   1f956:	ldr	r3, [pc, #80]	; (1f9a8 <error@@Base+0x3ed4>)
   1f958:	add	r2, pc
   1f95a:	push	{r4, lr}
   1f95c:	sub	sp, #16
   1f95e:	ldr	r3, [r2, r3]
   1f960:	mov	r4, r0
   1f962:	add	r0, sp, #4
   1f964:	ldr	r3, [r3, #0]
   1f966:	str	r3, [sp, #12]
   1f968:	mov.w	r3, #0
   1f96c:	bl	1f664 <error@@Base+0x3b90>
   1f970:	ldr	r3, [sp, #8]
   1f972:	movw	r2, #19923	; 0x4dd3
   1f976:	movt	r2, #4194	; 0x1062
   1f97a:	ldr	r1, [sp, #4]
   1f97c:	smull	r0, r2, r2, r3
   1f980:	asrs	r3, r3, #31
   1f982:	str	r1, [r4, #0]
   1f984:	rsb	r3, r3, r2, asr #6
   1f988:	ldr	r2, [pc, #32]	; (1f9ac <error@@Base+0x3ed8>)
   1f98a:	str	r3, [r4, #4]
   1f98c:	ldr	r3, [pc, #24]	; (1f9a8 <error@@Base+0x3ed4>)
   1f98e:	add	r2, pc
   1f990:	ldr	r3, [r2, r3]
   1f992:	ldr	r2, [r3, #0]
   1f994:	ldr	r3, [sp, #12]
   1f996:	eors	r2, r3
   1f998:	bne.n	1f99e <error@@Base+0x3eca>
   1f99a:	add	sp, #16
   1f99c:	pop	{r4, pc}
   1f99e:	blx	4b40 <__stack_chk_fail@plt>
   1f9a2:	nop
   1f9a4:	movs	r0, #236	; 0xec
   1f9a6:	movs	r4, r0
   1f9a8:	lsls	r4, r2, #22
   1f9aa:	movs	r0, r0
   1f9ac:	movs	r0, #182	; 0xb6
   1f9ae:	movs	r4, r0
   1f9b0:	ldr	r2, [pc, #52]	; (1f9e8 <error@@Base+0x3f14>)
   1f9b2:	ldr	r3, [pc, #56]	; (1f9ec <error@@Base+0x3f18>)
   1f9b4:	add	r2, pc
   1f9b6:	push	{lr}
   1f9b8:	sub	sp, #20
   1f9ba:	ldr	r3, [r2, r3]
   1f9bc:	add	r0, sp, #4
   1f9be:	ldr	r3, [r3, #0]
   1f9c0:	str	r3, [sp, #12]
   1f9c2:	mov.w	r3, #0
   1f9c6:	bl	1f664 <error@@Base+0x3b90>
   1f9ca:	ldr	r2, [pc, #36]	; (1f9f0 <error@@Base+0x3f1c>)
   1f9cc:	ldr	r3, [pc, #28]	; (1f9ec <error@@Base+0x3f18>)
   1f9ce:	add	r2, pc
   1f9d0:	ldr	r0, [sp, #4]
   1f9d2:	ldr	r3, [r2, r3]
   1f9d4:	ldr	r2, [r3, #0]
   1f9d6:	ldr	r3, [sp, #12]
   1f9d8:	eors	r2, r3
   1f9da:	bne.n	1f9e2 <error@@Base+0x3f0e>
   1f9dc:	add	sp, #20
   1f9de:	ldr.w	pc, [sp], #4
   1f9e2:	blx	4b40 <__stack_chk_fail@plt>
   1f9e6:	nop
   1f9e8:	movs	r0, #144	; 0x90
   1f9ea:	movs	r4, r0
   1f9ec:	lsls	r4, r2, #22
   1f9ee:	movs	r0, r0
   1f9f0:	movs	r0, #118	; 0x76
   1f9f2:	movs	r4, r0
   1f9f4:	ldr	r2, [pc, #88]	; (1fa50 <error@@Base+0x3f7c>)
   1f9f6:	ldr	r3, [pc, #92]	; (1fa54 <error@@Base+0x3f80>)
   1f9f8:	add	r2, pc
   1f9fa:	push	{lr}
   1f9fc:	sub	sp, #20
   1f9fe:	ldr	r3, [r2, r3]
   1fa00:	add	r0, sp, #4
   1fa02:	ldr	r3, [r3, #0]
   1fa04:	str	r3, [sp, #12]
   1fa06:	mov.w	r3, #0
   1fa0a:	bl	1f664 <error@@Base+0x3b90>
   1fa0e:	vldr	s15, [sp, #8]
   1fa12:	ldr	r2, [pc, #68]	; (1fa58 <error@@Base+0x3f84>)
   1fa14:	ldr	r3, [pc, #60]	; (1fa54 <error@@Base+0x3f80>)
   1fa16:	vldr	d5, [pc, #48]	; 1fa48 <error@@Base+0x3f74>
   1fa1a:	add	r2, pc
   1fa1c:	ldr	r3, [r2, r3]
   1fa1e:	vcvt.f64.s32	d7, s15
   1fa22:	ldr	r2, [r3, #0]
   1fa24:	ldr	r3, [sp, #12]
   1fa26:	eors	r2, r3
   1fa28:	vdiv.f64	d6, d7, d5
   1fa2c:	vldr	s15, [sp, #4]
   1fa30:	vcvt.f64.s32	d0, s15
   1fa34:	vadd.f64	d0, d6, d0
   1fa38:	bne.n	1fa40 <error@@Base+0x3f6c>
   1fa3a:	add	sp, #20
   1fa3c:	ldr.w	pc, [sp], #4
   1fa40:	blx	4b40 <__stack_chk_fail@plt>
   1fa44:	nop.w
   1fa48:	movs	r0, r0
   1fa4a:	movs	r0, r0
   1fa4c:	ldmia	r5, {r0, r2, r5, r6}
   1fa4e:	rors	r5, r1
   1fa50:	movs	r0, #76	; 0x4c
   1fa52:	movs	r4, r0
   1fa54:	lsls	r4, r2, #22
   1fa56:	movs	r0, r0
   1fa58:	movs	r0, #42	; 0x2a
   1fa5a:	movs	r4, r0
   1fa5c:	push	{r4, r5}
   1fa5e:	mov	r5, r3
   1fa60:	ldr	r1, [sp, #8]
   1fa62:	movs	r3, #0
   1fa64:	mov	r4, r2
   1fa66:	strd	r3, r3, [r0, #32]
   1fa6a:	strd	r4, r5, [r0, #8]
   1fa6e:	movs	r4, #0
   1fa70:	movs	r5, #0
   1fa72:	str	r1, [r0, #0]
   1fa74:	strd	r4, r5, [r0, #24]
   1fa78:	strd	r1, r3, [r0, #16]
   1fa7c:	pop	{r4, r5}
   1fa7e:	strd	r3, r3, [r0, #40]	; 0x28
   1fa82:	bx	lr
   1fa84:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fa88:	mov	r4, r0
   1fa8a:	vpush	{d8}
   1fa8e:	ldr	r2, [pc, #568]	; (1fcc8 <error@@Base+0x41f4>)
   1fa90:	ldr	r3, [pc, #568]	; (1fccc <error@@Base+0x41f8>)
   1fa92:	add	r2, pc
   1fa94:	sub	sp, #44	; 0x2c
   1fa96:	ldrd	r6, r7, [r0, #24]
   1fa9a:	ldr	r3, [r2, r3]
   1fa9c:	adds	r6, r6, r1
   1fa9e:	ldr	r3, [r3, #0]
   1faa0:	str	r3, [sp, #36]	; 0x24
   1faa2:	mov.w	r3, #0
   1faa6:	ldr	r3, [r0, #32]
   1faa8:	adc.w	r7, r7, #0
   1faac:	strd	r6, r7, [r0, #24]
   1fab0:	cbnz	r3, 1faba <error@@Base+0x3fe6>
   1fab2:	ldr	r3, [r0, #36]	; 0x24
   1fab4:	add	r0, sp, #28
   1fab6:	cmp	r3, #0
   1fab8:	beq.n	1fba0 <error@@Base+0x40cc>
   1faba:	ldrd	r2, r3, [r4, #16]
   1fabe:	cmp	r7, r3
   1fac0:	it	eq
   1fac2:	cmpeq	r6, r2
   1fac4:	bcs.n	1fae2 <error@@Base+0x400e>
   1fac6:	ldr	r2, [pc, #520]	; (1fcd0 <error@@Base+0x41fc>)
   1fac8:	ldr	r3, [pc, #512]	; (1fccc <error@@Base+0x41f8>)
   1faca:	add	r2, pc
   1facc:	ldr	r3, [r2, r3]
   1face:	ldr	r2, [r3, #0]
   1fad0:	ldr	r3, [sp, #36]	; 0x24
   1fad2:	eors	r2, r3
   1fad4:	bne.w	1fcbc <error@@Base+0x41e8>
   1fad8:	add	sp, #44	; 0x2c
   1fada:	vpop	{d8}
   1fade:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fae2:	add	r7, sp, #28
   1fae4:	movw	r5, #19923	; 0x4dd3
   1fae8:	movt	r5, #4194	; 0x1062
   1faec:	mov	r0, r7
   1faee:	bl	1f664 <error@@Base+0x3b90>
   1faf2:	ldr	r3, [sp, #32]
   1faf4:	ldr	r1, [r4, #32]
   1faf6:	ldr	r0, [sp, #28]
   1faf8:	smull	r2, r5, r5, r3
   1fafc:	asrs	r3, r3, #31
   1fafe:	rsb	r5, r3, r5, asr #6
   1fb02:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   1fb06:	ldr	r1, [r4, #36]	; 0x24
   1fb08:	mov	r3, r0
   1fb0a:	mov	r0, r5
   1fb0c:	str	r3, [r4, #40]	; 0x28
   1fb0e:	mov	r5, r3
   1fb10:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   1fb14:	cmp	r0, #0
   1fb16:	mov	r6, r0
   1fb18:	str	r0, [r4, #44]	; 0x2c
   1fb1a:	blt.w	1fc3c <error@@Base+0x4168>
   1fb1e:	cbnz	r5, 1fb26 <error@@Base+0x4052>
   1fb20:	ldr	r3, [r4, #44]	; 0x2c
   1fb22:	cmp	r3, #0
   1fb24:	beq.n	1fac6 <error@@Base+0x3ff2>
   1fb26:	ldrd	r0, r1, [r4, #24]
   1fb2a:	lsls	r1, r1, #3
   1fb2c:	orr.w	r1, r1, r0, lsr #29
   1fb30:	lsls	r0, r0, #3
   1fb32:	strd	r0, r1, [r4, #24]
   1fb36:	bl	2ca84 <mkdtemp@@Base+0x1974>
   1fb3a:	vldr	d7, [pc, #388]	; 1fcc0 <error@@Base+0x41ec>
   1fb3e:	vmov	d8, r0, r1
   1fb42:	ldrd	r0, r1, [r4, #8]
   1fb46:	vmul.f64	d8, d8, d7
   1fb4a:	bl	2ca84 <mkdtemp@@Base+0x1974>
   1fb4e:	vmov	d7, r0, r1
   1fb52:	vdiv.f64	d7, d8, d7
   1fb56:	vmov	r0, r1, d7
   1fb5a:	bl	2cc18 <mkdtemp@@Base+0x1b08>
   1fb5e:	movs	r3, #0
   1fb60:	movw	r2, #16960	; 0x4240
   1fb64:	movt	r2, #15
   1fb68:	mov	sl, r1
   1fb6a:	mov	fp, r0
   1fb6c:	bl	2caf0 <mkdtemp@@Base+0x19e0>
   1fb70:	mov	r1, sl
   1fb72:	movw	r2, #16960	; 0x4240
   1fb76:	movs	r3, #0
   1fb78:	movt	r2, #15
   1fb7c:	mov	r6, r0
   1fb7e:	mov	r0, fp
   1fb80:	str	r6, [r4, #32]
   1fb82:	bl	2caf0 <mkdtemp@@Base+0x19e0>
   1fb86:	cmp	r6, r5
   1fb88:	mov	sl, r2
   1fb8a:	str	r2, [r4, #36]	; 0x24
   1fb8c:	beq.n	1fc7e <error@@Base+0x41aa>
   1fb8e:	ite	gt
   1fb90:	movgt	r3, #1
   1fb92:	movle	r3, #0
   1fb94:	cbnz	r3, 1fbc0 <error@@Base+0x40ec>
   1fb96:	mov	r0, r7
   1fb98:	movs	r2, #0
   1fb9a:	movs	r3, #0
   1fb9c:	strd	r2, r3, [r4, #24]
   1fba0:	bl	1f664 <error@@Base+0x3b90>
   1fba4:	ldr	r3, [sp, #32]
   1fba6:	movw	r2, #19923	; 0x4dd3
   1fbaa:	movt	r2, #4194	; 0x1062
   1fbae:	ldr	r1, [sp, #28]
   1fbb0:	smull	r0, r2, r2, r3
   1fbb4:	asrs	r3, r3, #31
   1fbb6:	str	r1, [r4, #32]
   1fbb8:	rsb	r3, r3, r2, asr #6
   1fbbc:	str	r3, [r4, #36]	; 0x24
   1fbbe:	b.n	1fac6 <error@@Base+0x3ff2>
   1fbc0:	mov	r1, r5
   1fbc2:	mov	r0, r6
   1fbc4:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   1fbc8:	ldr	r1, [r4, #44]	; 0x2c
   1fbca:	mov	r6, r0
   1fbcc:	mov	r0, sl
   1fbce:	str	r6, [r4, #40]	; 0x28
   1fbd0:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   1fbd4:	cmp	r0, #0
   1fbd6:	mov	r5, r0
   1fbd8:	str	r0, [r4, #44]	; 0x2c
   1fbda:	blt.n	1fc5c <error@@Base+0x4188>
   1fbdc:	cmp	r6, #0
   1fbde:	beq.n	1fc8e <error@@Base+0x41ba>
   1fbe0:	ldr	r0, [r4, #0]
   1fbe2:	ldr	r1, [r4, #20]
   1fbe4:	str	r0, [sp, #4]
   1fbe6:	ldr	r0, [r4, #16]
   1fbe8:	lsrs	r3, r1, #1
   1fbea:	lsrs	r2, r0, #1
   1fbec:	ldr	r0, [sp, #4]
   1fbee:	orr.w	r2, r2, r1, lsl #31
   1fbf2:	movs	r1, #0
   1fbf4:	cmp	r3, r1
   1fbf6:	strd	r2, r3, [r4, #16]
   1fbfa:	mov.w	r0, r0, lsr #2
   1fbfe:	it	eq
   1fc00:	cmpeq	r2, r0
   1fc02:	it	cc
   1fc04:	strdcc	r0, r1, [r4, #16]
   1fc08:	mov	r0, r5
   1fc0a:	mov.w	r1, #1000	; 0x3e8
   1fc0e:	str	r6, [sp, #12]
   1fc10:	bl	2cbb8 <mkdtemp@@Base+0x1aa8>
   1fc14:	add	r6, sp, #20
   1fc16:	add	r5, sp, #12
   1fc18:	str	r0, [sp, #16]
   1fc1a:	b.n	1fc2e <error@@Base+0x415a>
   1fc1c:	blx	4f90 <__errno_location@plt>
   1fc20:	ldr	r3, [r0, #0]
   1fc22:	cmp	r3, #4
   1fc24:	bne.n	1fb96 <error@@Base+0x40c2>
   1fc26:	ldmia.w	r6, {r0, r1}
   1fc2a:	stmia.w	r5, {r0, r1}
   1fc2e:	mov	r1, r6
   1fc30:	mov	r0, r5
   1fc32:	blx	4e7c <nanosleep@plt>
   1fc36:	adds	r0, #1
   1fc38:	beq.n	1fc1c <error@@Base+0x4148>
   1fc3a:	b.n	1fb96 <error@@Base+0x40c2>
   1fc3c:	mov	r0, r5
   1fc3e:	mov.w	r1, #4294967295	; 0xffffffff
   1fc42:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   1fc46:	movw	r1, #16960	; 0x4240
   1fc4a:	movt	r1, #15
   1fc4e:	mov	r5, r0
   1fc50:	mov	r0, r6
   1fc52:	str	r5, [r4, #40]	; 0x28
   1fc54:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   1fc58:	str	r0, [r4, #44]	; 0x2c
   1fc5a:	b.n	1fb1e <error@@Base+0x404a>
   1fc5c:	mov	r0, r6
   1fc5e:	mov.w	r1, #4294967295	; 0xffffffff
   1fc62:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   1fc66:	movw	r1, #16960	; 0x4240
   1fc6a:	movt	r1, #15
   1fc6e:	mov	r6, r0
   1fc70:	mov	r0, r5
   1fc72:	str	r6, [r4, #40]	; 0x28
   1fc74:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   1fc78:	mov	r5, r0
   1fc7a:	str	r0, [r4, #44]	; 0x2c
   1fc7c:	b.n	1fbdc <error@@Base+0x4108>
   1fc7e:	ldr	r3, [r4, #44]	; 0x2c
   1fc80:	cmp	sl, r3
   1fc82:	ite	le
   1fc84:	movle	r3, #0
   1fc86:	movgt	r3, #1
   1fc88:	cmp	r3, #0
   1fc8a:	bne.n	1fbc0 <error@@Base+0x40ec>
   1fc8c:	b.n	1fb96 <error@@Base+0x40c2>
   1fc8e:	movw	r3, #9999	; 0x270f
   1fc92:	cmp	r5, r3
   1fc94:	bgt.n	1fc08 <error@@Base+0x4134>
   1fc96:	ldrd	r3, r1, [r4, #16]
   1fc9a:	ldr	r2, [r4, #0]
   1fc9c:	adds.w	r8, r3, r3
   1fca0:	mov.w	r3, #0
   1fca4:	adc.w	r9, r1, r1
   1fca8:	strd	r8, r9, [r4, #16]
   1fcac:	lsls	r2, r2, #3
   1fcae:	cmp	r3, r9
   1fcb0:	it	eq
   1fcb2:	cmpeq	r2, r8
   1fcb4:	it	cc
   1fcb6:	strdcc	r2, r3, [r4, #16]
   1fcba:	b.n	1fc08 <error@@Base+0x4134>
   1fcbc:	blx	4b40 <__stack_chk_fail@plt>
   1fcc0:	movs	r0, r0
   1fcc2:	movs	r0, r0
   1fcc4:	strh	r0, [r0, #36]	; 0x24
   1fcc6:	asrs	r6, r5
   1fcc8:	subs	r2, r6, #6
   1fcca:	movs	r4, r0
   1fccc:	lsls	r4, r2, #22
   1fcce:	movs	r0, r0
   1fcd0:	subs	r2, r7, #5
   1fcd2:	movs	r4, r0
   1fcd4:	push	{r4, r5, r6, lr}
   1fcd6:	mov	r5, r0
   1fcd8:	ldr	r0, [pc, #96]	; (1fd3c <error@@Base+0x4268>)
   1fcda:	sub	sp, #8
   1fcdc:	mov	r4, r1
   1fcde:	add	r0, pc
   1fce0:	blx	424c <getenv@plt>
   1fce4:	cbz	r0, 1fd10 <error@@Base+0x423c>
   1fce6:	ldr	r6, [pc, #88]	; (1fd40 <error@@Base+0x426c>)
   1fce8:	mov.w	r3, #4294967295	; 0xffffffff
   1fcec:	str	r0, [sp, #4]
   1fcee:	movs	r2, #1
   1fcf0:	add	r6, pc
   1fcf2:	mov	r1, r4
   1fcf4:	mov	r0, r5
   1fcf6:	str	r6, [sp, #0]
   1fcf8:	blx	4984 <__snprintf_chk@plt>
   1fcfc:	cmp	r0, #0
   1fcfe:	ite	gt
   1fd00:	movgt	r3, #1
   1fd02:	movle	r3, #0
   1fd04:	cmp	r0, r4
   1fd06:	ite	cs
   1fd08:	movcs	r0, #0
   1fd0a:	andcc.w	r0, r3, #1
   1fd0e:	cbnz	r0, 1fd2a <error@@Base+0x4256>
   1fd10:	ldr	r2, [pc, #48]	; (1fd44 <error@@Base+0x4270>)
   1fd12:	mov	r1, r4
   1fd14:	mov	r0, r5
   1fd16:	add	r2, pc
   1fd18:	blx	4dc4 <snprintf@plt>
   1fd1c:	cmp	r0, r4
   1fd1e:	ite	cc
   1fd20:	movcc	r4, #0
   1fd22:	movcs	r4, #1
   1fd24:	orrs.w	r3, r4, r0, lsr #31
   1fd28:	bne.n	1fd2e <error@@Base+0x425a>
   1fd2a:	add	sp, #8
   1fd2c:	pop	{r4, r5, r6, pc}
   1fd2e:	ldr	r1, [pc, #24]	; (1fd48 <error@@Base+0x4274>)
   1fd30:	ldr	r0, [pc, #24]	; (1fd4c <error@@Base+0x4278>)
   1fd32:	add	r1, pc
   1fd34:	add	r0, pc
   1fd36:	adds	r1, #16
   1fd38:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   1fd3c:	adds	r5, #250	; 0xfa
   1fd3e:	movs	r1, r0
   1fd40:	adds	r6, #8
   1fd42:	movs	r1, r0
   1fd44:	adds	r5, #202	; 0xca
   1fd46:	movs	r1, r0
   1fd48:	subs	r2, #58	; 0x3a
   1fd4a:	movs	r1, r0
   1fd4c:	adds	r5, #216	; 0xd8
   1fd4e:	movs	r1, r0
   1fd50:	ldr	r2, [pc, #116]	; (1fdc8 <error@@Base+0x42f4>)
   1fd52:	ldr	r3, [pc, #120]	; (1fdcc <error@@Base+0x42f8>)
   1fd54:	add	r2, pc
   1fd56:	push	{r4, r5, r6, lr}
   1fd58:	sub	sp, #8
   1fd5a:	ldr	r3, [r2, r3]
   1fd5c:	ldr	r3, [r3, #0]
   1fd5e:	str	r3, [sp, #4]
   1fd60:	mov.w	r3, #0
   1fd64:	cbz	r0, 1fdbc <error@@Base+0x42e8>
   1fd66:	ldr	r1, [pc, #104]	; (1fdd0 <error@@Base+0x42fc>)
   1fd68:	mov	r5, r0
   1fd6a:	ldr	r6, [pc, #104]	; (1fdd4 <error@@Base+0x4300>)
   1fd6c:	movs	r4, #0
   1fd6e:	add	r1, pc
   1fd70:	add	r6, pc
   1fd72:	b.n	1fd7c <error@@Base+0x42a8>
   1fd74:	adds	r4, #1
   1fd76:	ldr.w	r1, [r6, r4, lsl #3]
   1fd7a:	cbz	r1, 1fda4 <error@@Base+0x42d0>
   1fd7c:	mov	r0, r5
   1fd7e:	blx	42b8 <strcasecmp@plt>
   1fd82:	cmp	r0, #0
   1fd84:	bne.n	1fd74 <error@@Base+0x42a0>
   1fd86:	ldr	r3, [pc, #80]	; (1fdd8 <error@@Base+0x4304>)
   1fd88:	add	r3, pc
   1fd8a:	add.w	r4, r3, r4, lsl #3
   1fd8e:	ldr	r0, [r4, #4]
   1fd90:	ldr	r2, [pc, #72]	; (1fddc <error@@Base+0x4308>)
   1fd92:	ldr	r3, [pc, #56]	; (1fdcc <error@@Base+0x42f8>)
   1fd94:	add	r2, pc
   1fd96:	ldr	r3, [r2, r3]
   1fd98:	ldr	r2, [r3, #0]
   1fd9a:	ldr	r3, [sp, #4]
   1fd9c:	eors	r2, r3
   1fd9e:	bne.n	1fdc2 <error@@Base+0x42ee>
   1fda0:	add	sp, #8
   1fda2:	pop	{r4, r5, r6, pc}
   1fda4:	mov	r2, r1
   1fda6:	mov	r0, r5
   1fda8:	mov	r1, sp
   1fdaa:	blx	48d8 <strtol@plt>
   1fdae:	ldrb	r3, [r5, #0]
   1fdb0:	cbz	r3, 1fdbc <error@@Base+0x42e8>
   1fdb2:	ldr	r3, [sp, #0]
   1fdb4:	ldrb	r3, [r3, #0]
   1fdb6:	cbnz	r3, 1fdbc <error@@Base+0x42e8>
   1fdb8:	cmp	r0, #255	; 0xff
   1fdba:	bls.n	1fd90 <error@@Base+0x42bc>
   1fdbc:	mov.w	r0, #4294967295	; 0xffffffff
   1fdc0:	b.n	1fd90 <error@@Base+0x42bc>
   1fdc2:	blx	4b40 <__stack_chk_fail@plt>
   1fdc6:	nop
   1fdc8:	adds	r0, r6, #3
   1fdca:	movs	r4, r0
   1fdcc:	lsls	r4, r2, #22
   1fdce:	movs	r0, r0
   1fdd0:	vhadd.s<illegal width 64>	d0, d14, d0
   1fdd4:	adds	r0, r3, r4
   1fdd6:	movs	r4, r0
   1fdd8:	adds	r0, r0, r4
   1fdda:	movs	r4, r0
   1fddc:	adds	r0, r6, #2
   1fdde:	movs	r4, r0
   1fde0:	push	{r4, r5, lr}
   1fde2:	mvn.w	r1, #2147483648	; 0x80000000
   1fde6:	ldr	r3, [pc, #60]	; (1fe24 <error@@Base+0x4350>)
   1fde8:	sub	sp, #12
   1fdea:	ldr	r4, [pc, #60]	; (1fe28 <error@@Base+0x4354>)
   1fdec:	add	r3, pc
   1fdee:	add	r4, pc
   1fdf0:	b.n	1fdfa <error@@Base+0x4326>
   1fdf2:	ldr.w	r4, [r3, #8]!
   1fdf6:	cbz	r4, 1fe04 <error@@Base+0x4330>
   1fdf8:	ldr	r1, [r3, #4]
   1fdfa:	cmp	r0, r1
   1fdfc:	bne.n	1fdf2 <error@@Base+0x431e>
   1fdfe:	mov	r0, r4
   1fe00:	add	sp, #12
   1fe02:	pop	{r4, r5, pc}
   1fe04:	ldr	r2, [pc, #36]	; (1fe2c <error@@Base+0x4358>)
   1fe06:	movs	r3, #5
   1fe08:	ldr	r5, [pc, #36]	; (1fe30 <error@@Base+0x435c>)
   1fe0a:	mov	r1, r3
   1fe0c:	add	r2, pc
   1fe0e:	str	r0, [sp, #4]
   1fe10:	adds	r4, r2, #4
   1fe12:	add	r5, pc
   1fe14:	movs	r2, #1
   1fe16:	str	r5, [sp, #0]
   1fe18:	mov	r0, r4
   1fe1a:	blx	4984 <__snprintf_chk@plt>
   1fe1e:	mov	r0, r4
   1fe20:	add	sp, #12
   1fe22:	pop	{r4, r5, pc}
   1fe24:	adds	r4, r3, r2
   1fe26:	movs	r4, r0
   1fe28:	cdp	0, 11, cr0, cr14, cr0, {0}
   1fe2c:	subs	r3, #220	; 0xdc
   1fe2e:	movs	r4, r0
   1fe30:	adds	r5, #26
   1fe32:	movs	r1, r0
   1fe34:	push	{r3, r4, r5, lr}
   1fe36:	ldrb	r5, [r0, #0]
   1fe38:	cbz	r5, 1fe50 <error@@Base+0x437c>
   1fe3a:	mov	r4, r0
   1fe3c:	blx	482c <__ctype_tolower_loc@plt>
   1fe40:	ldr	r3, [r0, #0]
   1fe42:	ldr.w	r3, [r3, r5, lsl #2]
   1fe46:	strb	r3, [r4, #0]
   1fe48:	ldrb.w	r5, [r4, #1]!
   1fe4c:	cmp	r5, #0
   1fe4e:	bne.n	1fe40 <error@@Base+0x436c>
   1fe50:	pop	{r3, r4, r5, pc}
   1fe52:	nop
   1fe54:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1fe58:	sub	sp, #120	; 0x78
   1fe5a:	ldr	r4, [pc, #340]	; (1ffb0 <error@@Base+0x44dc>)
   1fe5c:	add.w	r8, sp, #4
   1fe60:	ldr	r3, [pc, #336]	; (1ffb4 <error@@Base+0x44e0>)
   1fe62:	mov	r5, r0
   1fe64:	add	r4, pc
   1fe66:	mov	r7, r1
   1fe68:	mov	r6, r2
   1fe6a:	movs	r1, #0
   1fe6c:	ldr	r3, [r4, r3]
   1fe6e:	movs	r2, #110	; 0x6e
   1fe70:	mov	r0, r8
   1fe72:	movs	r4, #1
   1fe74:	ldr	r3, [r3, #0]
   1fe76:	str	r3, [sp, #116]	; 0x74
   1fe78:	mov.w	r3, #0
   1fe7c:	blx	4368 <memset@plt>
   1fe80:	add.w	r0, sp, #6
   1fe84:	mov	r1, r5
   1fe86:	movs	r2, #108	; 0x6c
   1fe88:	strh.w	r4, [sp, #4]
   1fe8c:	bl	2b74c <mkdtemp@@Base+0x63c>
   1fe90:	cmp	r0, #107	; 0x6b
   1fe92:	bhi.n	1ff04 <error@@Base+0x4430>
   1fe94:	mov	r1, r4
   1fe96:	mov	r0, r4
   1fe98:	movs	r2, #0
   1fe9a:	blx	4690 <socket@plt>
   1fe9e:	adds	r1, r0, #1
   1fea0:	mov	r4, r0
   1fea2:	beq.n	1ff88 <error@@Base+0x44b4>
   1fea4:	cmp	r6, #1
   1fea6:	beq.n	1fede <error@@Base+0x440a>
   1fea8:	movs	r2, #110	; 0x6e
   1feaa:	mov	r1, r8
   1feac:	mov	r0, r4
   1feae:	blx	499c <bind@plt>
   1feb2:	adds	r2, r0, #1
   1feb4:	mov	r6, r0
   1feb6:	beq.n	1ff22 <error@@Base+0x444e>
   1feb8:	mov	r1, r7
   1feba:	mov	r0, r4
   1febc:	blx	42f4 <listen@plt>
   1fec0:	adds	r3, r0, #1
   1fec2:	mov	r6, r0
   1fec4:	beq.n	1ff52 <error@@Base+0x447e>
   1fec6:	ldr	r2, [pc, #240]	; (1ffb8 <error@@Base+0x44e4>)
   1fec8:	ldr	r3, [pc, #232]	; (1ffb4 <error@@Base+0x44e0>)
   1feca:	add	r2, pc
   1fecc:	ldr	r3, [r2, r3]
   1fece:	ldr	r2, [r3, #0]
   1fed0:	ldr	r3, [sp, #116]	; 0x74
   1fed2:	eors	r2, r3
   1fed4:	bne.n	1ffaa <error@@Base+0x44d6>
   1fed6:	mov	r0, r4
   1fed8:	add	sp, #120	; 0x78
   1feda:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1fede:	mov	r0, r5
   1fee0:	blx	4798 <unlink@plt>
   1fee4:	cmp	r0, #0
   1fee6:	beq.n	1fea8 <error@@Base+0x43d4>
   1fee8:	blx	4f90 <__errno_location@plt>
   1feec:	ldr	r0, [r0, #0]
   1feee:	cmp	r0, #2
   1fef0:	beq.n	1fea8 <error@@Base+0x43d4>
   1fef2:	blx	401c <strerror@plt+0x4>
   1fef6:	mov	r1, r5
   1fef8:	mov	r2, r0
   1fefa:	ldr	r0, [pc, #192]	; (1ffbc <error@@Base+0x44e8>)
   1fefc:	add	r0, pc
   1fefe:	bl	1bad4 <error@@Base>
   1ff02:	b.n	1fea8 <error@@Base+0x43d4>
   1ff04:	ldr	r1, [pc, #184]	; (1ffc0 <error@@Base+0x44ec>)
   1ff06:	mov	r2, r5
   1ff08:	ldr	r0, [pc, #184]	; (1ffc4 <error@@Base+0x44f0>)
   1ff0a:	mov.w	r4, #4294967295	; 0xffffffff
   1ff0e:	add	r1, pc
   1ff10:	add	r0, pc
   1ff12:	adds	r1, #32
   1ff14:	bl	1bad4 <error@@Base>
   1ff18:	blx	4f90 <__errno_location@plt>
   1ff1c:	movs	r3, #36	; 0x24
   1ff1e:	str	r3, [r0, #0]
   1ff20:	b.n	1fec6 <error@@Base+0x43f2>
   1ff22:	blx	4f90 <__errno_location@plt>
   1ff26:	ldr.w	r8, [r0]
   1ff2a:	mov	r7, r0
   1ff2c:	mov	r0, r8
   1ff2e:	blx	401c <strerror@plt+0x4>
   1ff32:	ldr	r1, [pc, #148]	; (1ffc8 <error@@Base+0x44f4>)
   1ff34:	mov	r2, r5
   1ff36:	add	r1, pc
   1ff38:	adds	r1, #32
   1ff3a:	mov	r3, r0
   1ff3c:	ldr	r0, [pc, #140]	; (1ffcc <error@@Base+0x44f8>)
   1ff3e:	add	r0, pc
   1ff40:	bl	1bad4 <error@@Base>
   1ff44:	mov	r0, r4
   1ff46:	blx	4a0c <close@plt+0x4>
   1ff4a:	mov	r4, r6
   1ff4c:	str.w	r8, [r7]
   1ff50:	b.n	1fec6 <error@@Base+0x43f2>
   1ff52:	blx	4f90 <__errno_location@plt>
   1ff56:	ldr.w	r8, [r0]
   1ff5a:	mov	r7, r0
   1ff5c:	mov	r0, r8
   1ff5e:	blx	401c <strerror@plt+0x4>
   1ff62:	ldr	r1, [pc, #108]	; (1ffd0 <error@@Base+0x44fc>)
   1ff64:	mov	r2, r5
   1ff66:	add	r1, pc
   1ff68:	adds	r1, #32
   1ff6a:	mov	r3, r0
   1ff6c:	ldr	r0, [pc, #100]	; (1ffd4 <error@@Base+0x4500>)
   1ff6e:	add	r0, pc
   1ff70:	bl	1bad4 <error@@Base>
   1ff74:	mov	r0, r4
   1ff76:	blx	4a0c <close@plt+0x4>
   1ff7a:	mov	r0, r5
   1ff7c:	blx	4798 <unlink@plt>
   1ff80:	mov	r4, r6
   1ff82:	str.w	r8, [r7]
   1ff86:	b.n	1fec6 <error@@Base+0x43f2>
   1ff88:	blx	4f90 <__errno_location@plt>
   1ff8c:	ldr	r6, [r0, #0]
   1ff8e:	mov	r5, r0
   1ff90:	mov	r0, r6
   1ff92:	blx	401c <strerror@plt+0x4>
   1ff96:	ldr	r1, [pc, #64]	; (1ffd8 <error@@Base+0x4504>)
   1ff98:	add	r1, pc
   1ff9a:	adds	r1, #32
   1ff9c:	mov	r2, r0
   1ff9e:	ldr	r0, [pc, #60]	; (1ffdc <error@@Base+0x4508>)
   1ffa0:	add	r0, pc
   1ffa2:	bl	1bad4 <error@@Base>
   1ffa6:	str	r6, [r5, #0]
   1ffa8:	b.n	1fec6 <error@@Base+0x43f2>
   1ffaa:	blx	4b40 <__stack_chk_fail@plt>
   1ffae:	nop
   1ffb0:	subs	r0, r4, r7
   1ffb2:	movs	r4, r0
   1ffb4:	lsls	r4, r2, #22
   1ffb6:	movs	r0, r0
   1ffb8:	subs	r2, r7, r5
   1ffba:	movs	r4, r0
   1ffbc:	adds	r4, #124	; 0x7c
   1ffbe:	movs	r1, r0
   1ffc0:	subs	r0, #94	; 0x5e
   1ffc2:	movs	r1, r0
   1ffc4:	adds	r4, #36	; 0x24
   1ffc6:	movs	r1, r0
   1ffc8:	subs	r0, #54	; 0x36
   1ffca:	movs	r1, r0
   1ffcc:	adds	r4, #78	; 0x4e
   1ffce:	movs	r1, r0
   1ffd0:	subs	r0, #6
   1ffd2:	movs	r1, r0
   1ffd4:	adds	r4, #62	; 0x3e
   1ffd6:	movs	r1, r0
   1ffd8:	adds	r7, #212	; 0xd4
   1ffda:	movs	r1, r0
   1ffdc:	adds	r3, #196	; 0xc4
   1ffde:	movs	r1, r0
   1ffe0:	ldr.w	ip, [pc, #108]	; 20050 <error@@Base+0x457c>
   1ffe4:	ldr	r3, [pc, #108]	; (20054 <error@@Base+0x4580>)
   1ffe6:	add	ip, pc
   1ffe8:	ldr	r1, [pc, #108]	; (20058 <error@@Base+0x4584>)
   1ffea:	push	{r4, lr}
   1ffec:	mov	r4, r0
   1ffee:	ldr	r0, [pc, #108]	; (2005c <error@@Base+0x4588>)
   1fff0:	sub	sp, #16
   1fff2:	ldr.w	r3, [ip, r3]
   1fff6:	add	r1, pc
   1fff8:	add	r0, pc
   1fffa:	adds	r1, #48	; 0x30
   1fffc:	mov	r2, r4
   1fffe:	ldr	r3, [r3, #0]
   20000:	str	r3, [sp, #12]
   20002:	mov.w	r3, #0
   20006:	movs	r3, #1
   20008:	str	r3, [sp, #8]
   2000a:	bl	1bcb0 <error@@Base+0x1dc>
   2000e:	movs	r2, #4
   20010:	add	r3, sp, #8
   20012:	str	r2, [sp, #0]
   20014:	mov	r0, r4
   20016:	movs	r2, #26
   20018:	movs	r1, #41	; 0x29
   2001a:	blx	4f00 <setsockopt@plt>
   2001e:	adds	r0, #1
   20020:	beq.n	20036 <error@@Base+0x4562>
   20022:	ldr	r2, [pc, #60]	; (20060 <error@@Base+0x458c>)
   20024:	ldr	r3, [pc, #44]	; (20054 <error@@Base+0x4580>)
   20026:	add	r2, pc
   20028:	ldr	r3, [r2, r3]
   2002a:	ldr	r2, [r3, #0]
   2002c:	ldr	r3, [sp, #12]
   2002e:	eors	r2, r3
   20030:	bne.n	2004c <error@@Base+0x4578>
   20032:	add	sp, #16
   20034:	pop	{r4, pc}
   20036:	blx	4f90 <__errno_location@plt>
   2003a:	ldr	r0, [r0, #0]
   2003c:	blx	401c <strerror@plt+0x4>
   20040:	mov	r1, r0
   20042:	ldr	r0, [pc, #32]	; (20064 <error@@Base+0x4590>)
   20044:	add	r0, pc
   20046:	bl	1bad4 <error@@Base>
   2004a:	b.n	20022 <error@@Base+0x454e>
   2004c:	blx	4b40 <__stack_chk_fail@plt>
   20050:	subs	r6, r3, r1
   20052:	movs	r4, r0
   20054:	lsls	r4, r2, #22
   20056:	movs	r0, r0
   20058:	adds	r7, #118	; 0x76
   2005a:	movs	r1, r0
   2005c:	adds	r3, #216	; 0xd8
   2005e:	movs	r1, r0
   20060:	subs	r6, r3, r0
   20062:	movs	r4, r0
   20064:	adds	r3, #172	; 0xac
   20066:	movs	r1, r0
   20068:	push	{r3, r4, r6, lr}
   2006a:	mov	r6, r0
   2006c:	mov	r4, r1
   2006e:	ldr	r0, [r0, #0]
   20070:	ldr	r1, [r1, #0]
   20072:	clz	r3, r0
   20076:	clz	r2, r1
   2007a:	lsrs	r3, r3, #5
   2007c:	lsrs	r2, r2, #5
   2007e:	cmp	r2, r3
   20080:	bne.n	200f4 <error@@Base+0x4620>
   20082:	cbz	r0, 2008a <error@@Base+0x45b6>
   20084:	blx	4f60 <strcmp@plt>
   20088:	cbnz	r0, 200f4 <error@@Base+0x4620>
   2008a:	ldr	r2, [r6, #4]
   2008c:	ldr	r3, [r4, #4]
   2008e:	cmp	r2, r3
   20090:	bne.n	200f4 <error@@Base+0x4620>
   20092:	ldr	r0, [r6, #8]
   20094:	ldr	r1, [r4, #8]
   20096:	clz	r2, r0
   2009a:	clz	r3, r1
   2009e:	lsrs	r2, r2, #5
   200a0:	lsrs	r3, r3, #5
   200a2:	cmp	r2, r3
   200a4:	bne.n	200f4 <error@@Base+0x4620>
   200a6:	cbz	r0, 200ae <error@@Base+0x45da>
   200a8:	blx	4f60 <strcmp@plt>
   200ac:	cbnz	r0, 200f4 <error@@Base+0x4620>
   200ae:	ldr	r0, [r6, #12]
   200b0:	ldr	r1, [r4, #12]
   200b2:	clz	r2, r0
   200b6:	clz	r3, r1
   200ba:	lsrs	r2, r2, #5
   200bc:	lsrs	r3, r3, #5
   200be:	cmp	r2, r3
   200c0:	bne.n	200f4 <error@@Base+0x4620>
   200c2:	cbz	r0, 200ca <error@@Base+0x45f6>
   200c4:	blx	4f60 <strcmp@plt>
   200c8:	cbnz	r0, 200f4 <error@@Base+0x4620>
   200ca:	ldr	r2, [r6, #16]
   200cc:	ldr	r3, [r4, #16]
   200ce:	cmp	r2, r3
   200d0:	bne.n	200f4 <error@@Base+0x4620>
   200d2:	ldr	r0, [r6, #20]
   200d4:	ldr	r1, [r4, #20]
   200d6:	clz	r2, r0
   200da:	clz	r3, r1
   200de:	lsrs	r2, r2, #5
   200e0:	lsrs	r3, r3, #5
   200e2:	cmp	r2, r3
   200e4:	bne.n	200f4 <error@@Base+0x4620>
   200e6:	cbz	r0, 200f8 <error@@Base+0x4624>
   200e8:	blx	4f60 <strcmp@plt>
   200ec:	clz	r0, r0
   200f0:	lsrs	r0, r0, #5
   200f2:	pop	{r3, r4, r6, pc}
   200f4:	movs	r0, #0
   200f6:	pop	{r3, r4, r6, pc}
   200f8:	movs	r0, #1
   200fa:	pop	{r3, r4, r6, pc}
   200fc:	ldr	r0, [pc, #68]	; (20144 <error@@Base+0x4670>)
   200fe:	mov.w	r1, #256	; 0x100
   20102:	push	{r3, r4, r5, lr}
   20104:	add	r0, pc
   20106:	blx	4920 <open64@plt>
   2010a:	cmp	r0, #0
   2010c:	bge.n	2011e <error@@Base+0x464a>
   2010e:	blx	4880 <getppid@plt>
   20112:	cmp	r0, #1
   20114:	mov	r4, r0
   20116:	beq.n	20128 <error@@Base+0x4654>
   20118:	movs	r4, #0
   2011a:	mov	r0, r4
   2011c:	pop	{r3, r4, r5, pc}
   2011e:	movs	r4, #0
   20120:	blx	4a0c <close@plt+0x4>
   20124:	mov	r0, r4
   20126:	pop	{r3, r4, r5, pc}
   20128:	movs	r0, #0
   2012a:	blx	4f0c <getsid@plt>
   2012e:	mov	r5, r0
   20130:	blx	4cb8 <getpid@plt>
   20134:	cmp	r5, r0
   20136:	bne.n	20118 <error@@Base+0x4644>
   20138:	ldr	r0, [pc, #12]	; (20148 <error@@Base+0x4674>)
   2013a:	add	r0, pc
   2013c:	bl	1bcb0 <error@@Base+0x1dc>
   20140:	b.n	2011a <error@@Base+0x4646>
   20142:	nop
   20144:	cmp	r2, #52	; 0x34
   20146:	movs	r1, r0
   20148:	adds	r2, #210	; 0xd2
   2014a:	movs	r1, r0
   2014c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20150:	sub	sp, #12
   20152:	mov	r6, r0
   20154:	mov	r5, r1
   20156:	str	r1, [sp, #4]
   20158:	movs	r0, #1
   2015a:	movs	r1, #4
   2015c:	mov	fp, r2
   2015e:	bl	1d94c <error@@Base+0x1e78>
   20162:	movs	r4, #0
   20164:	str.w	r4, [fp]
   20168:	str	r4, [r5, #0]
   2016a:	ldrb	r7, [r6, #0]
   2016c:	mov	r9, r0
   2016e:	cmp	r7, #0
   20170:	beq.n	20272 <error@@Base+0x479e>
   20172:	mov	r5, r4
   20174:	mov	r3, r4
   20176:	b.n	2018c <error@@Base+0x46b8>
   20178:	mov	r0, r4
   2017a:	movs	r1, #1
   2017c:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   20180:	mov	r4, r0
   20182:	ldrb	r7, [r6, r4]
   20184:	mov	r3, r4
   20186:	cmp	r7, #0
   20188:	beq.w	20294 <error@@Base+0x47c0>
   2018c:	cmp	r7, #9
   2018e:	it	ne
   20190:	cmpne	r7, #32
   20192:	ite	eq
   20194:	moveq.w	r8, #1
   20198:	movne.w	r8, #0
   2019c:	beq.n	20178 <error@@Base+0x46a4>
   2019e:	cmp	r7, #92	; 0x5c
   201a0:	beq.n	202a0 <error@@Base+0x47cc>
   201a2:	cmp	r7, #34	; 0x22
   201a4:	it	ne
   201a6:	cmpne	r7, #39	; 0x27
   201a8:	ite	eq
   201aa:	moveq.w	r8, #1
   201ae:	movne.w	r8, #0
   201b2:	bne.n	201c0 <error@@Base+0x46ec>
   201b4:	mov	r0, r4
   201b6:	movs	r1, #1
   201b8:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   201bc:	mov	r8, r7
   201be:	mov	r4, r0
   201c0:	movs	r1, #2
   201c2:	mov	r0, r5
   201c4:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   201c8:	movs	r2, #4
   201ca:	mov	r1, r0
   201cc:	mov	r0, r9
   201ce:	bl	1d990 <error@@Base+0x1ebc>
   201d2:	mov	r9, r0
   201d4:	adds	r0, r6, r4
   201d6:	blx	4768 <strlen@plt>
   201da:	movs	r1, #1
   201dc:	add.w	sl, r9, r5, lsl #2
   201e0:	mov	r7, r0
   201e2:	mov	r0, r5
   201e4:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   201e8:	adds	r1, r7, #1
   201ea:	mov	r3, r0
   201ec:	movs	r0, #1
   201ee:	mov	r7, r3
   201f0:	bl	1d94c <error@@Base+0x1e78>
   201f4:	movs	r3, #0
   201f6:	str.w	r0, [r9, r5, lsl #2]
   201fa:	str.w	r3, [sl, #4]
   201fe:	ldrb	r5, [r6, r4]
   20200:	cbz	r5, 2026c <error@@Base+0x4798>
   20202:	mov	sl, r0
   20204:	b.n	20222 <error@@Base+0x474e>
   20206:	mov	r4, r0
   20208:	cmp.w	r8, #0
   2020c:	bne.n	20282 <error@@Base+0x47ae>
   2020e:	cmp	r5, #9
   20210:	it	ne
   20212:	cmpne	r5, #32
   20214:	beq.n	20286 <error@@Base+0x47b2>
   20216:	strb.w	r5, [sl]
   2021a:	ldrb	r5, [r6, r4]
   2021c:	add.w	sl, sl, #1
   20220:	cbz	r5, 2026c <error@@Base+0x4798>
   20222:	movs	r1, #1
   20224:	mov	r0, r4
   20226:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   2022a:	cmp	r5, #92	; 0x5c
   2022c:	mov	r2, r0
   2022e:	bne.n	20206 <error@@Base+0x4732>
   20230:	add.w	ip, r6, r4
   20234:	mov	r0, r4
   20236:	movs	r1, #2
   20238:	ldrb.w	r4, [ip, #1]
   2023c:	cmp	r4, #34	; 0x22
   2023e:	it	ne
   20240:	cmpne	r4, #39	; 0x27
   20242:	ite	eq
   20244:	moveq.w	ip, #1
   20248:	movne.w	ip, #0
   2024c:	cmp	r4, #92	; 0x5c
   2024e:	ite	ne
   20250:	movne	r3, ip
   20252:	orreq.w	r3, ip, #1
   20256:	cbz	r3, 20298 <error@@Base+0x47c4>
   20258:	strb.w	r4, [sl]
   2025c:	add.w	sl, sl, #1
   20260:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   20264:	mov	r4, r0
   20266:	ldrb	r5, [r6, r4]
   20268:	cmp	r5, #0
   2026a:	bne.n	20222 <error@@Base+0x474e>
   2026c:	cmp.w	r8, #0
   20270:	bne.n	202ca <error@@Base+0x47f6>
   20272:	ldr	r3, [sp, #4]
   20274:	movs	r0, #0
   20276:	str	r7, [r3, #0]
   20278:	str.w	r9, [fp]
   2027c:	add	sp, #12
   2027e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20282:	cmp	r5, r8
   20284:	bne.n	20216 <error@@Base+0x4742>
   20286:	mov	r4, r2
   20288:	mov	r5, r7
   2028a:	ldrb	r7, [r6, r4]
   2028c:	mov	r3, r4
   2028e:	cmp	r7, #0
   20290:	bne.w	2018c <error@@Base+0x46b8>
   20294:	mov	r7, r5
   20296:	b.n	20272 <error@@Base+0x479e>
   20298:	mov	r4, r2
   2029a:	strb.w	r5, [sl]
   2029e:	b.n	2021a <error@@Base+0x4746>
   202a0:	add	r3, r6
   202a2:	ldrb	r3, [r3, #1]
   202a4:	cmp	r3, #34	; 0x22
   202a6:	it	ne
   202a8:	cmpne	r3, #39	; 0x27
   202aa:	ite	eq
   202ac:	moveq	r7, #1
   202ae:	movne	r7, #0
   202b0:	cmp	r3, #92	; 0x5c
   202b2:	it	eq
   202b4:	orreq.w	r7, r7, #1
   202b8:	cbz	r7, 202c6 <error@@Base+0x47f2>
   202ba:	mov	r0, r4
   202bc:	movs	r1, #1
   202be:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   202c2:	mov	r4, r0
   202c4:	b.n	201c0 <error@@Base+0x46ec>
   202c6:	mov	r8, r7
   202c8:	b.n	201c0 <error@@Base+0x46ec>
   202ca:	cmp.w	r9, #0
   202ce:	beq.n	202f2 <error@@Base+0x481e>
   202d0:	add.w	r7, r9, r7, lsl #2
   202d4:	mov	r4, r9
   202d6:	ldr.w	r0, [r4], #4
   202da:	blx	453c <free@plt+0x4>
   202de:	cmp	r7, r4
   202e0:	bne.n	202d6 <error@@Base+0x4802>
   202e2:	mov	r0, r9
   202e4:	blx	453c <free@plt+0x4>
   202e8:	mvn.w	r0, #3
   202ec:	add	sp, #12
   202ee:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   202f2:	mvn.w	r0, #3
   202f6:	b.n	2027c <error@@Base+0x47a8>
   202f8:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   202fc:	sub	sp, #12
   202fe:	mov	fp, r0
   20300:	mov	r7, r1
   20302:	bl	e5f4 <PEM_write_bio_PrivateKey@plt+0x95f8>
   20306:	cmp	r0, #0
   20308:	beq.w	20490 <error@@Base+0x49bc>
   2030c:	mov	sl, r0
   2030e:	bl	e5f4 <PEM_write_bio_PrivateKey@plt+0x95f8>
   20312:	mov	r6, r0
   20314:	cmp	r0, #0
   20316:	beq.w	20490 <error@@Base+0x49bc>
   2031a:	cmp.w	fp, #0
   2031e:	itt	gt
   20320:	subgt	r7, #4
   20322:	movgt.w	r9, #0
   20326:	ble.n	203d4 <error@@Base+0x4900>
   20328:	mov	r0, r6
   2032a:	bl	e888 <PEM_write_bio_PrivateKey@plt+0x988c>
   2032e:	ldr.w	r3, [r7, #4]!
   20332:	ldrb	r4, [r3, #0]
   20334:	cmp	r4, #0
   20336:	beq.w	20470 <error@@Base+0x499c>
   2033a:	mov.w	r8, #0
   2033e:	mov	r5, r8
   20340:	cmp	r4, #39	; 0x27
   20342:	bhi.n	20374 <error@@Base+0x48a0>
   20344:	cmp	r4, #8
   20346:	bls.n	20378 <error@@Base+0x48a4>
   20348:	sub.w	r3, r4, #9
   2034c:	cmp	r3, #30
   2034e:	bhi.n	20378 <error@@Base+0x48a4>
   20350:	tbb	[pc, r3]
   20354:	asrs	r6, r6, #9
   20356:	asrs	r2, r2, #8
   20358:	asrs	r2, r2, #8
   2035a:	asrs	r2, r2, #8
   2035c:	asrs	r2, r2, #8
   2035e:	asrs	r2, r2, #8
   20360:	asrs	r2, r2, #8
   20362:	asrs	r2, r2, #8
   20364:	asrs	r2, r2, #8
   20366:	asrs	r2, r2, #8
   20368:	asrs	r2, r2, #8
   2036a:	strb	r2, [r2, #24]
   2036c:	str	r2, [r2, #80]	; 0x50
   2036e:	asrs	r2, r2, #8
   20370:	asrs	r2, r2, #8
   20372:	lsls	r5, r4, #1
   20374:	cmp	r4, #92	; 0x5c
   20376:	beq.n	2041e <error@@Base+0x494a>
   20378:	mov	r1, r4
   2037a:	mov	r0, r6
   2037c:	bl	14e48 <PEM_write_bio_PrivateKey@plt+0xfe4c>
   20380:	cmp	r0, #0
   20382:	bne.n	2042a <error@@Base+0x4956>
   20384:	mov	r0, r5
   20386:	movs	r1, #1
   20388:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   2038c:	ldr	r3, [r7, #0]
   2038e:	ldrb	r4, [r3, r0]
   20390:	mov	r5, r0
   20392:	cmp	r4, #0
   20394:	bne.n	20340 <error@@Base+0x486c>
   20396:	cmp.w	r9, #0
   2039a:	bne.n	2044e <error@@Base+0x497a>
   2039c:	cmp.w	r8, #0
   203a0:	beq.n	20482 <error@@Base+0x49ae>
   203a2:	movs	r1, #34	; 0x22
   203a4:	mov	r0, sl
   203a6:	bl	14e48 <PEM_write_bio_PrivateKey@plt+0xfe4c>
   203aa:	cmp	r0, #0
   203ac:	bne.n	2045a <error@@Base+0x4986>
   203ae:	mov	r1, r6
   203b0:	mov	r0, sl
   203b2:	bl	14c08 <PEM_write_bio_PrivateKey@plt+0xfc0c>
   203b6:	cmp	r0, #0
   203b8:	bne.n	2045a <error@@Base+0x4986>
   203ba:	movs	r1, #34	; 0x22
   203bc:	mov	r0, sl
   203be:	bl	14e48 <PEM_write_bio_PrivateKey@plt+0xfe4c>
   203c2:	cmp	r0, #0
   203c4:	bne.n	2045a <error@@Base+0x4986>
   203c6:	mov	r0, r9
   203c8:	movs	r1, #1
   203ca:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   203ce:	cmp	fp, r0
   203d0:	mov	r9, r0
   203d2:	bne.n	20328 <error@@Base+0x4854>
   203d4:	mov	r0, sl
   203d6:	bl	ea04 <PEM_write_bio_PrivateKey@plt+0x9a08>
   203da:	adds	r0, #1
   203dc:	blx	4b10 <malloc@plt>
   203e0:	mov	r4, r0
   203e2:	cmp	r0, #0
   203e4:	beq.n	2049e <error@@Base+0x49ca>
   203e6:	mov	r0, sl
   203e8:	bl	eacc <PEM_write_bio_PrivateKey@plt+0x9ad0>
   203ec:	str	r0, [sp, #4]
   203ee:	mov	r0, sl
   203f0:	bl	ea04 <PEM_write_bio_PrivateKey@plt+0x9a08>
   203f4:	ldr	r1, [sp, #4]
   203f6:	mov	r2, r0
   203f8:	mov	r0, r4
   203fa:	blx	47e0 <memcpy@plt>
   203fe:	mov	r0, sl
   20400:	bl	ea04 <PEM_write_bio_PrivateKey@plt+0x9a08>
   20404:	movs	r2, #0
   20406:	mov	r3, r0
   20408:	mov	r0, sl
   2040a:	strb	r2, [r4, r3]
   2040c:	bl	e710 <PEM_write_bio_PrivateKey@plt+0x9714>
   20410:	mov	r0, r6
   20412:	bl	e710 <PEM_write_bio_PrivateKey@plt+0x9714>
   20416:	mov	r0, r4
   20418:	add	sp, #12
   2041a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2041e:	movs	r1, #92	; 0x5c
   20420:	mov	r0, r6
   20422:	bl	14e48 <PEM_write_bio_PrivateKey@plt+0xfe4c>
   20426:	cmp	r0, #0
   20428:	beq.n	20378 <error@@Base+0x48a4>
   2042a:	bl	e2bc <PEM_write_bio_PrivateKey@plt+0x92c0>
   2042e:	ldr	r3, [pc, #124]	; (204ac <error@@Base+0x49d8>)
   20430:	add	r3, pc
   20432:	add.w	r1, r3, #64	; 0x40
   20436:	mov	r2, r0
   20438:	ldr	r0, [pc, #116]	; (204b0 <error@@Base+0x49dc>)
   2043a:	add	r0, pc
   2043c:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   20440:	mov	r1, r4
   20442:	mov	r0, r6
   20444:	bl	14e48 <PEM_write_bio_PrivateKey@plt+0xfe4c>
   20448:	mov.w	r8, #1
   2044c:	b.n	20380 <error@@Base+0x48ac>
   2044e:	movs	r1, #32
   20450:	mov	r0, sl
   20452:	bl	14e48 <PEM_write_bio_PrivateKey@plt+0xfe4c>
   20456:	cmp	r0, #0
   20458:	beq.n	2039c <error@@Base+0x48c8>
   2045a:	bl	e2bc <PEM_write_bio_PrivateKey@plt+0x92c0>
   2045e:	ldr	r3, [pc, #84]	; (204b4 <error@@Base+0x49e0>)
   20460:	add	r3, pc
   20462:	add.w	r1, r3, #64	; 0x40
   20466:	mov	r2, r0
   20468:	ldr	r0, [pc, #76]	; (204b8 <error@@Base+0x49e4>)
   2046a:	add	r0, pc
   2046c:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   20470:	cmp.w	r9, #0
   20474:	beq.n	20482 <error@@Base+0x49ae>
   20476:	movs	r1, #32
   20478:	mov	r0, sl
   2047a:	bl	14e48 <PEM_write_bio_PrivateKey@plt+0xfe4c>
   2047e:	cmp	r0, #0
   20480:	bne.n	2045a <error@@Base+0x4986>
   20482:	mov	r1, r6
   20484:	mov	r0, sl
   20486:	bl	14c08 <PEM_write_bio_PrivateKey@plt+0xfc0c>
   2048a:	cmp	r0, #0
   2048c:	beq.n	203c6 <error@@Base+0x48f2>
   2048e:	b.n	2045a <error@@Base+0x4986>
   20490:	ldr	r1, [pc, #40]	; (204bc <error@@Base+0x49e8>)
   20492:	ldr	r0, [pc, #44]	; (204c0 <error@@Base+0x49ec>)
   20494:	add	r1, pc
   20496:	add	r0, pc
   20498:	adds	r1, #64	; 0x40
   2049a:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   2049e:	ldr	r1, [pc, #36]	; (204c4 <error@@Base+0x49f0>)
   204a0:	ldr	r0, [pc, #36]	; (204c8 <error@@Base+0x49f4>)
   204a2:	add	r1, pc
   204a4:	add	r0, pc
   204a6:	adds	r1, #64	; 0x40
   204a8:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   204ac:	adds	r3, #60	; 0x3c
   204ae:	movs	r1, r0
   204b0:	cmp	r5, #234	; 0xea
   204b2:	movs	r1, r0
   204b4:	adds	r3, #12
   204b6:	movs	r1, r0
   204b8:	bcc.n	20548 <error@@Base+0x4a74>
   204ba:	movs	r0, r0
   204bc:	adds	r2, #216	; 0xd8
   204be:	movs	r1, r0
   204c0:	bgt.n	20430 <error@@Base+0x495c>
   204c2:	movs	r0, r0
   204c4:	adds	r2, #202	; 0xca
   204c6:	movs	r1, r0
   204c8:	cmp	r7, #124	; 0x7c
   204ca:	movs	r1, r0
   204cc:	stmdb	sp!, {r4, r6, r7, r8, r9, sl, lr}
   204d0:	mov	r9, r2
   204d2:	ldr	r2, [pc, #172]	; (20580 <error@@Base+0x4aac>)
   204d4:	mov	sl, r3
   204d6:	ldr	r3, [pc, #172]	; (20584 <error@@Base+0x4ab0>)
   204d8:	sub	sp, #20
   204da:	add	r2, pc
   204dc:	add	r7, sp, #8
   204de:	mov	r6, r0
   204e0:	mov	r8, r1
   204e2:	ldr	r3, [r2, r3]
   204e4:	ldr	r3, [r3, #0]
   204e6:	str	r3, [sp, #12]
   204e8:	mov.w	r3, #0
   204ec:	b.n	204f8 <error@@Base+0x4a24>
   204ee:	blx	4f90 <__errno_location@plt>
   204f2:	ldr	r0, [r0, #0]
   204f4:	cmp	r0, #4
   204f6:	bne.n	2053a <error@@Base+0x4a66>
   204f8:	movs	r2, #0
   204fa:	mov	r1, r7
   204fc:	mov	r0, r6
   204fe:	blx	48e4 <waitpid@plt>
   20502:	adds	r3, r0, #1
   20504:	mov	r4, r0
   20506:	beq.n	204ee <error@@Base+0x4a1a>
   20508:	ldr	r1, [sp, #8]
   2050a:	and.w	r3, r1, #127	; 0x7f
   2050e:	adds	r2, r3, #1
   20510:	sbfx	r2, r2, #1, #7
   20514:	cmp	r2, #0
   20516:	bgt.n	2056a <error@@Base+0x4a96>
   20518:	tst.w	r1, #65280	; 0xff00
   2051c:	ubfx	r4, r1, #8, #8
   20520:	bne.n	2054c <error@@Base+0x4a78>
   20522:	ldr	r2, [pc, #100]	; (20588 <error@@Base+0x4ab4>)
   20524:	ldr	r3, [pc, #92]	; (20584 <error@@Base+0x4ab0>)
   20526:	add	r2, pc
   20528:	ldr	r3, [r2, r3]
   2052a:	ldr	r2, [r3, #0]
   2052c:	ldr	r3, [sp, #12]
   2052e:	eors	r2, r3
   20530:	bne.n	2057c <error@@Base+0x4aa8>
   20532:	mov	r0, r4
   20534:	add	sp, #20
   20536:	ldmia.w	sp!, {r4, r6, r7, r8, r9, sl, pc}
   2053a:	blx	401c <strerror@plt+0x4>
   2053e:	mov	r1, r8
   20540:	mov	r2, r0
   20542:	ldr	r0, [pc, #72]	; (2058c <error@@Base+0x4ab8>)
   20544:	add	r0, pc
   20546:	bl	1bad4 <error@@Base>
   2054a:	b.n	20522 <error@@Base+0x4a4e>
   2054c:	cmp.w	sl, #0
   20550:	ldr	r1, [pc, #60]	; (20590 <error@@Base+0x4abc>)
   20552:	str	r4, [sp, #0]
   20554:	mov	r3, r9
   20556:	add	r1, pc
   20558:	mov	r2, r8
   2055a:	ite	ne
   2055c:	movne	r0, #5
   2055e:	moveq	r0, #3
   20560:	bl	1bd04 <error@@Base+0x230>
   20564:	mov.w	r4, #4294967295	; 0xffffffff
   20568:	b.n	20522 <error@@Base+0x4a4e>
   2056a:	ldr	r0, [pc, #40]	; (20594 <error@@Base+0x4ac0>)
   2056c:	mov	r2, r9
   2056e:	mov	r1, r8
   20570:	mov.w	r4, #4294967295	; 0xffffffff
   20574:	add	r0, pc
   20576:	bl	1bad4 <error@@Base>
   2057a:	b.n	20522 <error@@Base+0x4a4e>
   2057c:	blx	4b40 <__stack_chk_fail@plt>
   20580:	asrs	r2, r5, #21
   20582:	movs	r4, r0
   20584:	lsls	r4, r2, #22
   20586:	movs	r0, r0
   20588:	asrs	r6, r3, #20
   2058a:	movs	r4, r0
   2058c:	lsls	r4, r5, #22
   2058e:	movs	r1, r0
   20590:	cmp	r6, #250	; 0xfa
   20592:	movs	r1, r0
   20594:	cmp	r6, #192	; 0xc0
   20596:	movs	r1, r0
   20598:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   2059c:	sub.w	sp, sp, #8320	; 0x2080
   205a0:	ldr.w	lr, [pc, #344]	; 206fc <error@@Base+0x4c28>
   205a4:	sub	sp, #4
   205a6:	ldr.w	ip, [pc, #344]	; 20700 <error@@Base+0x4c2c>
   205aa:	mov	r7, r3
   205ac:	add	lr, pc
   205ae:	add.w	r3, sp, #8256	; 0x2040
   205b2:	adds	r3, #60	; 0x3c
   205b4:	add	r4, sp, #124	; 0x7c
   205b6:	ldr.w	ip, [lr, ip]
   205ba:	mov	r5, r1
   205bc:	mov	r6, r2
   205be:	mov	r1, r4
   205c0:	ldr.w	ip, [ip]
   205c4:	str.w	ip, [r3]
   205c8:	mov.w	ip, #0
   205cc:	add.w	r3, sp, #8320	; 0x2080
   205d0:	mov.w	r2, #4096	; 0x1000
   205d4:	adds	r3, #32
   205d6:	mov	r9, r0
   205d8:	ldr.w	r8, [r3]
   205dc:	blx	4d70 <__realpath_chk@plt>
   205e0:	cmp	r0, #0
   205e2:	beq.n	206c6 <error@@Base+0x4bf2>
   205e4:	cbz	r6, 205fc <error@@Base+0x4b28>
   205e6:	add.w	r1, sp, #4192	; 0x1060
   205ea:	mov	r0, r6
   205ec:	adds	r1, #28
   205ee:	mov.w	r2, #4096	; 0x1000
   205f2:	blx	4d70 <__realpath_chk@plt>
   205f6:	subs	r6, r0, #0
   205f8:	it	ne
   205fa:	movne	r6, #1
   205fc:	ldr	r3, [r5, #16]
   205fe:	and.w	r3, r3, #61440	; 0xf000
   20602:	cmp.w	r3, #32768	; 0x8000
   20606:	bne.n	206ba <error@@Base+0x4be6>
   20608:	mov	r0, r5
   2060a:	mov	r1, r7
   2060c:	bl	1f338 <error@@Base+0x3864>
   20610:	cmp	r0, #0
   20612:	beq.n	206c0 <error@@Base+0x4bec>
   20614:	add	r5, sp, #16
   20616:	mov	r0, r4
   20618:	blx	42c4 <dirname@plt>
   2061c:	mov	r1, r0
   2061e:	cmp	r0, #0
   20620:	beq.n	206a2 <error@@Base+0x4bce>
   20622:	mov.w	r2, #4096	; 0x1000
   20626:	mov	r0, r4
   20628:	bl	2b74c <mkdtemp@@Base+0x63c>
   2062c:	mov	r2, r5
   2062e:	mov	r1, r4
   20630:	movs	r0, #3
   20632:	blx	4ac4 <__xstat64@plt>
   20636:	adds	r0, #1
   20638:	beq.n	20680 <error@@Base+0x4bac>
   2063a:	mov	r1, r7
   2063c:	mov	r0, r5
   2063e:	bl	1f338 <error@@Base+0x3864>
   20642:	cbz	r0, 20680 <error@@Base+0x4bac>
   20644:	cbz	r6, 20654 <error@@Base+0x4b80>
   20646:	add.w	r0, sp, #4192	; 0x1060
   2064a:	mov	r1, r4
   2064c:	adds	r0, #28
   2064e:	blx	4f60 <strcmp@plt>
   20652:	cbz	r0, 20660 <error@@Base+0x4b8c>
   20654:	ldrh	r3, [r4, #0]
   20656:	cmp	r3, #47	; 0x2f
   20658:	beq.n	2065e <error@@Base+0x4b8a>
   2065a:	cmp	r3, #46	; 0x2e
   2065c:	bne.n	20616 <error@@Base+0x4b42>
   2065e:	movs	r0, #0
   20660:	ldr	r1, [pc, #160]	; (20704 <error@@Base+0x4c30>)
   20662:	add.w	r3, sp, #8256	; 0x2040
   20666:	ldr	r2, [pc, #152]	; (20700 <error@@Base+0x4c2c>)
   20668:	adds	r3, #60	; 0x3c
   2066a:	add	r1, pc
   2066c:	ldr	r2, [r1, r2]
   2066e:	ldr	r1, [r2, #0]
   20670:	ldr	r2, [r3, #0]
   20672:	eors	r1, r2
   20674:	bne.n	206f8 <error@@Base+0x4c24>
   20676:	add.w	sp, sp, #8320	; 0x2080
   2067a:	add	sp, #4
   2067c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   20680:	ldr	r5, [pc, #132]	; (20708 <error@@Base+0x4c34>)
   20682:	add	r5, pc
   20684:	add.w	r1, sp, #8320	; 0x2080
   20688:	str	r4, [sp, #4]
   2068a:	adds	r1, #36	; 0x24
   2068c:	mov	r0, r8
   2068e:	mov.w	r3, #4294967295	; 0xffffffff
   20692:	movs	r2, #1
   20694:	ldr	r1, [r1, #0]
   20696:	str	r5, [sp, #0]
   20698:	blx	4984 <__snprintf_chk@plt>
   2069c:	mov.w	r0, #4294967295	; 0xffffffff
   206a0:	b.n	20660 <error@@Base+0x4b8c>
   206a2:	add.w	r3, sp, #8320	; 0x2080
   206a6:	ldr	r2, [pc, #100]	; (2070c <error@@Base+0x4c38>)
   206a8:	mov	r0, r8
   206aa:	adds	r3, #36	; 0x24
   206ac:	add	r2, pc
   206ae:	ldr	r1, [r3, #0]
   206b0:	blx	4dc4 <snprintf@plt>
   206b4:	mov.w	r0, #4294967295	; 0xffffffff
   206b8:	b.n	20660 <error@@Base+0x4b8c>
   206ba:	ldr	r5, [pc, #84]	; (20710 <error@@Base+0x4c3c>)
   206bc:	add	r5, pc
   206be:	b.n	20684 <error@@Base+0x4bb0>
   206c0:	ldr	r5, [pc, #80]	; (20714 <error@@Base+0x4c40>)
   206c2:	add	r5, pc
   206c4:	b.n	20684 <error@@Base+0x4bb0>
   206c6:	blx	4f90 <__errno_location@plt>
   206ca:	ldr	r0, [r0, #0]
   206cc:	blx	401c <strerror@plt+0x4>
   206d0:	ldr	r1, [pc, #68]	; (20718 <error@@Base+0x4c44>)
   206d2:	str.w	r9, [sp, #4]
   206d6:	movs	r2, #1
   206d8:	add	r1, pc
   206da:	str	r1, [sp, #0]
   206dc:	add.w	r1, sp, #8320	; 0x2080
   206e0:	adds	r1, #36	; 0x24
   206e2:	mov	r3, r0
   206e4:	mov	r0, r8
   206e6:	str	r3, [sp, #8]
   206e8:	mov.w	r3, #4294967295	; 0xffffffff
   206ec:	ldr	r1, [r1, #0]
   206ee:	blx	4984 <__snprintf_chk@plt>
   206f2:	mov.w	r0, #4294967295	; 0xffffffff
   206f6:	b.n	20660 <error@@Base+0x4b8c>
   206f8:	blx	4b40 <__stack_chk_fail@plt>
   206fc:	asrs	r0, r3, #18
   206fe:	movs	r4, r0
   20700:	lsls	r4, r2, #22
   20702:	movs	r0, r0
   20704:	asrs	r2, r3, #15
   20706:	movs	r4, r0
   20708:	cmp	r6, #82	; 0x52
   2070a:	movs	r1, r0
   2070c:	cmp	r6, #20
   2070e:	movs	r1, r0
   20710:	cmp	r5, #196	; 0xc4
   20712:	movs	r1, r0
   20714:	cmp	r5, #218	; 0xda
   20716:	movs	r1, r0
   20718:	cmp	r5, #144	; 0x90
   2071a:	movs	r1, r0
   2071c:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   20720:	mov	r6, r3
   20722:	ldr	r4, [pc, #124]	; (207a0 <error@@Base+0x4ccc>)
   20724:	sub	sp, #128	; 0x80
   20726:	ldr	r3, [pc, #124]	; (207a4 <error@@Base+0x4cd0>)
   20728:	add	r7, sp, #16
   2072a:	add	r4, pc
   2072c:	mov	r8, r1
   2072e:	mov	r5, r2
   20730:	mov	r1, r0
   20732:	ldr	r3, [r4, r3]
   20734:	mov	r2, r7
   20736:	movs	r0, #3
   20738:	ldr	r3, [r3, #0]
   2073a:	str	r3, [sp, #124]	; 0x7c
   2073c:	mov.w	r3, #0
   20740:	blx	4498 <__fxstat64@plt>
   20744:	adds	r3, r0, #1
   20746:	beq.n	20774 <error@@Base+0x4ca0>
   20748:	ldr	r3, [sp, #152]	; 0x98
   2074a:	mov	r1, r7
   2074c:	str	r6, [sp, #0]
   2074e:	mov	r0, r8
   20750:	str	r3, [sp, #4]
   20752:	ldr	r3, [r5, #8]
   20754:	ldr	r2, [r5, #20]
   20756:	bl	20598 <error@@Base+0x4ac4>
   2075a:	mov	r4, r0
   2075c:	ldr	r2, [pc, #72]	; (207a8 <error@@Base+0x4cd4>)
   2075e:	ldr	r3, [pc, #68]	; (207a4 <error@@Base+0x4cd0>)
   20760:	add	r2, pc
   20762:	ldr	r3, [r2, r3]
   20764:	ldr	r2, [r3, #0]
   20766:	ldr	r3, [sp, #124]	; 0x7c
   20768:	eors	r2, r3
   2076a:	bne.n	2079c <error@@Base+0x4cc8>
   2076c:	mov	r0, r4
   2076e:	add	sp, #128	; 0x80
   20770:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   20774:	mov	r4, r0
   20776:	blx	4f90 <__errno_location@plt>
   2077a:	ldr	r0, [r0, #0]
   2077c:	blx	401c <strerror@plt+0x4>
   20780:	ldr	r1, [pc, #40]	; (207ac <error@@Base+0x4cd8>)
   20782:	movs	r2, #1
   20784:	str.w	r8, [sp, #4]
   20788:	add	r1, pc
   2078a:	str	r1, [sp, #0]
   2078c:	ldr	r1, [sp, #152]	; 0x98
   2078e:	mov	r3, r0
   20790:	mov	r0, r6
   20792:	str	r3, [sp, #8]
   20794:	mov	r3, r4
   20796:	blx	4984 <__snprintf_chk@plt>
   2079a:	b.n	2075c <error@@Base+0x4c88>
   2079c:	blx	4b40 <__stack_chk_fail@plt>
   207a0:	asrs	r2, r3, #12
   207a2:	movs	r4, r0
   207a4:	lsls	r4, r2, #22
   207a6:	movs	r0, r0
   207a8:	asrs	r4, r4, #11
   207aa:	movs	r4, r0
   207ac:	cmp	r5, #116	; 0x74
   207ae:	movs	r1, r0
   207b0:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   207b4:	sub	sp, #28
   207b6:	mov	sl, r1
   207b8:	mov	r9, r0
   207ba:	movs	r1, #61	; 0x3d
   207bc:	mov	r0, r2
   207be:	mov	r6, r2
   207c0:	mov	r8, r3
   207c2:	str.w	sl, [sp, #20]
   207c6:	blx	4294 <strchr@plt>
   207ca:	cmp	r0, #0
   207cc:	bne.n	2086e <error@@Base+0x4d9a>
   207ce:	ldr.w	r7, [r9]
   207d2:	cmp	r7, #0
   207d4:	beq.n	20886 <error@@Base+0x4db2>
   207d6:	mov	r0, r6
   207d8:	blx	4768 <strlen@plt>
   207dc:	ldr.w	fp, [r7]
   207e0:	mov	sl, r0
   207e2:	cmp.w	fp, #0
   207e6:	beq.n	208e4 <error@@Base+0x4e10>
   207e8:	movs	r4, #0
   207ea:	mov	r2, sl
   207ec:	mov	r1, r6
   207ee:	mov	r0, fp
   207f0:	lsls	r5, r4, #2
   207f2:	blx	4e10 <strncmp@plt>
   207f6:	cbnz	r0, 20800 <error@@Base+0x4d2c>
   207f8:	ldrb.w	r3, [fp, sl]
   207fc:	cmp	r3, #61	; 0x3d
   207fe:	beq.n	2087e <error@@Base+0x4daa>
   20800:	adds	r4, #1
   20802:	adds	r5, #4
   20804:	ldr.w	fp, [r7, r4, lsl #2]
   20808:	cmp.w	fp, #0
   2080c:	bne.n	207ea <error@@Base+0x4d16>
   2080e:	ldr	r3, [sp, #20]
   20810:	ldr	r1, [r3, #0]
   20812:	subs	r3, r1, #1
   20814:	cmp	r4, r3
   20816:	itt	cc
   20818:	addcc	r4, #1
   2081a:	lslcc	r4, r4, #2
   2081c:	bcs.n	208bc <error@@Base+0x4de8>
   2081e:	movs	r3, #0
   20820:	str	r3, [r7, r4]
   20822:	mov	r0, r6
   20824:	blx	4768 <strlen@plt>
   20828:	mov	r4, r0
   2082a:	mov	r0, r8
   2082c:	blx	4768 <strlen@plt>
   20830:	add	r0, r4
   20832:	adds	r0, #2
   20834:	bl	1d924 <error@@Base+0x1e50>
   20838:	mov	r9, r0
   2083a:	mov	r0, r6
   2083c:	str.w	r9, [r7, r5]
   20840:	blx	4768 <strlen@plt>
   20844:	ldr	r5, [pc, #172]	; (208f4 <error@@Base+0x4e20>)
   20846:	add	r5, pc
   20848:	mov	r4, r0
   2084a:	mov	r0, r8
   2084c:	blx	4768 <strlen@plt>
   20850:	mov.w	r3, #4294967295	; 0xffffffff
   20854:	movs	r2, #1
   20856:	str.w	r8, [sp, #8]
   2085a:	str	r6, [sp, #4]
   2085c:	str	r5, [sp, #0]
   2085e:	adds	r1, r4, r0
   20860:	mov	r0, r9
   20862:	adds	r1, #2
   20864:	blx	4984 <__snprintf_chk@plt>
   20868:	add	sp, #28
   2086a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2086e:	ldr	r0, [pc, #136]	; (208f8 <error@@Base+0x4e24>)
   20870:	mov	r1, r6
   20872:	add	r0, pc
   20874:	add	sp, #28
   20876:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2087a:	b.w	1bad4 <error@@Base>
   2087e:	mov	r0, fp
   20880:	blx	453c <free@plt+0x4>
   20884:	b.n	20822 <error@@Base+0x4d4e>
   20886:	ldr	r3, [sp, #20]
   20888:	ldr	r5, [r3, #0]
   2088a:	cmp	r5, #0
   2088c:	bne.n	207d6 <error@@Base+0x4d02>
   2088e:	movs	r0, #4
   20890:	movs	r4, #1
   20892:	bl	1d924 <error@@Base+0x1e50>
   20896:	ldr	r3, [sp, #20]
   20898:	str.w	r0, [r9]
   2089c:	str	r5, [r0, #0]
   2089e:	mov	r0, r6
   208a0:	str	r4, [r3, #0]
   208a2:	blx	4768 <strlen@plt>
   208a6:	ldr.w	r7, [r9]
   208aa:	mov	r1, r4
   208ac:	movs	r4, #4
   208ae:	ldr.w	fp, [r7]
   208b2:	mov	sl, r0
   208b4:	cmp.w	fp, #0
   208b8:	bne.n	207e8 <error@@Base+0x4d14>
   208ba:	b.n	208c8 <error@@Base+0x4df4>
   208bc:	cmp.w	r1, #1000	; 0x3e8
   208c0:	itt	cc
   208c2:	addcc	r4, #1
   208c4:	lslcc	r4, r4, #2
   208c6:	bcs.n	208ea <error@@Base+0x4e16>
   208c8:	add.w	fp, r1, #50	; 0x32
   208cc:	mov	r0, r7
   208ce:	movs	r2, #4
   208d0:	mov	r1, fp
   208d2:	bl	1d990 <error@@Base+0x1ebc>
   208d6:	ldr	r3, [sp, #20]
   208d8:	str.w	r0, [r9]
   208dc:	mov	r7, r0
   208de:	str.w	fp, [r3]
   208e2:	b.n	2081e <error@@Base+0x4d4a>
   208e4:	mov	r4, fp
   208e6:	mov	r5, fp
   208e8:	b.n	2080e <error@@Base+0x4d3a>
   208ea:	ldr	r0, [pc, #16]	; (208fc <error@@Base+0x4e28>)
   208ec:	add	r0, pc
   208ee:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   208f2:	nop
   208f4:	bls.n	20864 <error@@Base+0x4d90>
   208f6:	movs	r0, r0
   208f8:	cmp	r4, #162	; 0xa2
   208fa:	movs	r1, r0
   208fc:	cmp	r4, #80	; 0x50
   208fe:	movs	r1, r0
   20900:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20904:	sub	sp, #12
   20906:	mov	r9, r1
   20908:	mov	r8, r2
   2090a:	mov	r6, r0
   2090c:	blx	4768 <strlen@plt>
   20910:	cmp	r0, #0
   20912:	beq.n	209d6 <error@@Base+0x4f02>
   20914:	mov	r7, r0
   20916:	blx	4ab8 <__ctype_b_loc@plt>
   2091a:	ldrb.w	fp, [r6]
   2091e:	ldr	r3, [r0, #0]
   20920:	mov	sl, r0
   20922:	ldrh.w	r3, [r3, fp, lsl #1]
   20926:	and.w	r3, r3, #3072	; 0xc00
   2092a:	cmp	r3, #0
   2092c:	beq.n	209ea <error@@Base+0x4f16>
   2092e:	blx	482c <__ctype_tolower_loc@plt>
   20932:	subs	r1, r6, #1
   20934:	add	r1, r7
   20936:	mov	r4, r6
   20938:	movs	r5, #0
   2093a:	b.n	20940 <error@@Base+0x4e6c>
   2093c:	ldrb.w	fp, [r4, #1]!
   20940:	ldr	r3, [r0, #0]
   20942:	ldrb.w	r3, [r3, fp, lsl #2]
   20946:	cmp.w	r9, #0
   2094a:	beq.n	2094e <error@@Base+0x4e7a>
   2094c:	strb	r3, [r4, #0]
   2094e:	cmp	r5, #46	; 0x2e
   20950:	it	eq
   20952:	cmpeq	r3, #46	; 0x2e
   20954:	sub.w	r2, r3, #45	; 0x2d
   20958:	mov	r5, r3
   2095a:	beq.n	209a2 <error@@Base+0x4ece>
   2095c:	cmp	r2, #1
   2095e:	bls.n	2097c <error@@Base+0x4ea8>
   20960:	ldr.w	r2, [sl]
   20964:	subs.w	ip, r3, #95	; 0x5f
   20968:	it	ne
   2096a:	movne.w	ip, #1
   2096e:	ldrh.w	r3, [r2, r3, lsl #1]
   20972:	eor.w	r3, r3, #8
   20976:	ands.w	r3, ip, r3, lsr #3
   2097a:	bne.n	209f8 <error@@Base+0x4f24>
   2097c:	cmp	r1, r4
   2097e:	bne.n	2093c <error@@Base+0x4e68>
   20980:	subs	r7, #1
   20982:	movs	r0, #1
   20984:	ldrb	r3, [r6, r7]
   20986:	cmp	r3, #46	; 0x2e
   20988:	itt	eq
   2098a:	moveq	r3, #0
   2098c:	strbeq	r3, [r6, r7]
   2098e:	cmp.w	r8, #0
   20992:	beq.n	2099c <error@@Base+0x4ec8>
   20994:	movs	r0, #1
   20996:	movs	r3, #0
   20998:	str.w	r3, [r8]
   2099c:	add	sp, #12
   2099e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   209a2:	ldr	r4, [pc, #100]	; (20a08 <error@@Base+0x4f34>)
   209a4:	mov.w	r3, #256	; 0x100
   209a8:	ldr	r0, [pc, #96]	; (20a0c <error@@Base+0x4f38>)
   209aa:	add	r4, pc
   209ac:	add	r0, pc
   209ae:	adds	r0, #12
   209b0:	mov	r1, r3
   209b2:	movs	r2, #1
   209b4:	str	r6, [sp, #4]
   209b6:	str	r4, [sp, #0]
   209b8:	blx	4984 <__snprintf_chk@plt>
   209bc:	mov	r0, r8
   209be:	cmp.w	r8, #0
   209c2:	beq.n	2099c <error@@Base+0x4ec8>
   209c4:	ldr	r3, [pc, #72]	; (20a10 <error@@Base+0x4f3c>)
   209c6:	movs	r0, #0
   209c8:	add	r3, pc
   209ca:	adds	r3, #12
   209cc:	str.w	r3, [r8]
   209d0:	add	sp, #12
   209d2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   209d6:	ldr	r0, [pc, #60]	; (20a14 <error@@Base+0x4f40>)
   209d8:	mov.w	r2, #256	; 0x100
   209dc:	ldr	r1, [pc, #56]	; (20a18 <error@@Base+0x4f44>)
   209de:	add	r0, pc
   209e0:	add	r1, pc
   209e2:	adds	r0, #12
   209e4:	bl	2b74c <mkdtemp@@Base+0x63c>
   209e8:	b.n	209bc <error@@Base+0x4ee8>
   209ea:	ldr	r4, [pc, #48]	; (20a1c <error@@Base+0x4f48>)
   209ec:	mov.w	r3, #256	; 0x100
   209f0:	ldr	r0, [pc, #44]	; (20a20 <error@@Base+0x4f4c>)
   209f2:	add	r4, pc
   209f4:	add	r0, pc
   209f6:	b.n	209ae <error@@Base+0x4eda>
   209f8:	ldr	r4, [pc, #40]	; (20a24 <error@@Base+0x4f50>)
   209fa:	mov.w	r3, #256	; 0x100
   209fe:	ldr	r0, [pc, #40]	; (20a28 <error@@Base+0x4f54>)
   20a00:	add	r4, pc
   20a02:	add	r0, pc
   20a04:	b.n	209ae <error@@Base+0x4eda>
   20a06:	nop
   20a08:	cmp	r3, #254	; 0xfe
   20a0a:	movs	r1, r0
   20a0c:	adds	r0, #60	; 0x3c
   20a0e:	movs	r4, r0
   20a10:	adds	r0, #32
   20a12:	movs	r4, r0
   20a14:	adds	r0, #10
   20a16:	movs	r4, r0
   20a18:	cmp	r3, #128	; 0x80
   20a1a:	movs	r1, r0
   20a1c:	cmp	r3, #130	; 0x82
   20a1e:	movs	r1, r0
   20a20:	cmp	r7, #244	; 0xf4
   20a22:	movs	r4, r0
   20a24:	cmp	r3, #224	; 0xe0
   20a26:	movs	r1, r0
   20a28:	cmp	r7, #230	; 0xe6
   20a2a:	movs	r4, r0
   20a2c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20a30:	mov	r6, r2
   20a32:	ldr	r2, [pc, #484]	; (20c18 <error@@Base+0x5144>)
   20a34:	mov	r7, r3
   20a36:	ldr	r3, [pc, #484]	; (20c1c <error@@Base+0x5148>)
   20a38:	sub	sp, #28
   20a3a:	add	r2, pc
   20a3c:	mov	r4, r1
   20a3e:	ldr	r3, [r2, r3]
   20a40:	ldr	r3, [r3, #0]
   20a42:	str	r3, [sp, #20]
   20a44:	mov.w	r3, #0
   20a48:	str	r0, [sp, #0]
   20a4a:	blx	4768 <strlen@plt>
   20a4e:	ldr	r1, [sp, #0]
   20a50:	ldr.w	r9, [sp, #64]	; 0x40
   20a54:	mov	r5, r0
   20a56:	mov	r0, r4
   20a58:	mov	r2, r5
   20a5a:	blx	4e10 <strncmp@plt>
   20a5e:	ldr.w	sl, [sp, #68]	; 0x44
   20a62:	cbnz	r0, 20a6c <error@@Base+0x4f98>
   20a64:	ldrb	r3, [r4, r5]
   20a66:	adds	r2, r4, r5
   20a68:	cmp	r3, #58	; 0x3a
   20a6a:	beq.n	20a8a <error@@Base+0x4fb6>
   20a6c:	mov.w	r8, #1
   20a70:	ldr	r2, [pc, #428]	; (20c20 <error@@Base+0x514c>)
   20a72:	ldr	r3, [pc, #424]	; (20c1c <error@@Base+0x5148>)
   20a74:	add	r2, pc
   20a76:	ldr	r3, [r2, r3]
   20a78:	ldr	r2, [r3, #0]
   20a7a:	ldr	r3, [sp, #20]
   20a7c:	eors	r2, r3
   20a7e:	bne.w	20c12 <error@@Base+0x513e>
   20a82:	mov	r0, r8
   20a84:	add	sp, #28
   20a86:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20a8a:	ldrb	r3, [r2, #1]
   20a8c:	cmp	r3, #47	; 0x2f
   20a8e:	bne.n	20a6c <error@@Base+0x4f98>
   20a90:	ldrb.w	r8, [r2, #2]
   20a94:	subs.w	r8, r8, #47	; 0x2f
   20a98:	bne.n	20a6c <error@@Base+0x4f98>
   20a9a:	adds	r0, r5, #3
   20a9c:	add	r0, r4
   20a9e:	cbz	r6, 20aa4 <error@@Base+0x4fd0>
   20aa0:	str.w	r8, [r6]
   20aa4:	cbz	r7, 20aaa <error@@Base+0x4fd6>
   20aa6:	movs	r3, #0
   20aa8:	str	r3, [r7, #0]
   20aaa:	cmp.w	r9, #0
   20aae:	beq.n	20ab8 <error@@Base+0x4fe4>
   20ab0:	mov.w	r3, #4294967295	; 0xffffffff
   20ab4:	str.w	r3, [r9]
   20ab8:	cmp.w	sl, #0
   20abc:	beq.n	20ac4 <error@@Base+0x4ff0>
   20abe:	movs	r3, #0
   20ac0:	str.w	r3, [sl]
   20ac4:	bl	1d9d0 <error@@Base+0x1efc>
   20ac8:	movs	r1, #64	; 0x40
   20aca:	mov	fp, r0
   20acc:	str	r0, [sp, #16]
   20ace:	blx	4294 <strchr@plt>
   20ad2:	mov	r5, r0
   20ad4:	cbz	r0, 20b02 <error@@Base+0x502e>
   20ad6:	movs	r3, #0
   20ad8:	strb	r3, [r0, #0]
   20ada:	ldr	r4, [sp, #16]
   20adc:	movs	r1, #59	; 0x3b
   20ade:	mov	r0, r4
   20ae0:	blx	4294 <strchr@plt>
   20ae4:	cbz	r0, 20aec <error@@Base+0x5018>
   20ae6:	movs	r3, #0
   20ae8:	strb	r3, [r0, #0]
   20aea:	ldr	r4, [sp, #16]
   20aec:	ldrb	r3, [r4, #0]
   20aee:	cmp	r3, #0
   20af0:	beq.n	20b7e <error@@Base+0x50aa>
   20af2:	mov	r0, r4
   20af4:	bl	1e4c8 <error@@Base+0x29f4>
   20af8:	cmp	r0, #0
   20afa:	beq.n	20b7e <error@@Base+0x50aa>
   20afc:	adds	r3, r5, #1
   20afe:	mov	r5, r0
   20b00:	str	r3, [sp, #16]
   20b02:	add.w	r1, sp, #15
   20b06:	add	r0, sp, #16
   20b08:	bl	1ec00 <error@@Base+0x312c>
   20b0c:	mov	r3, r0
   20b0e:	cmp	r0, #0
   20b10:	beq.n	20bd0 <error@@Base+0x50fc>
   20b12:	ldrb	r4, [r0, #0]
   20b14:	cmp	r4, #0
   20b16:	beq.n	20ba6 <error@@Base+0x50d2>
   20b18:	bl	1ec74 <error@@Base+0x31a0>
   20b1c:	bl	1d9d0 <error@@Base+0x1efc>
   20b20:	movs	r2, #0
   20b22:	mov	r1, r2
   20b24:	str	r0, [sp, #0]
   20b26:	bl	20900 <error@@Base+0x4e2c>
   20b2a:	ldr	r3, [sp, #0]
   20b2c:	cmp	r0, #0
   20b2e:	beq.n	20bd8 <error@@Base+0x5104>
   20b30:	ldr	r4, [sp, #16]
   20b32:	cmp	r4, #0
   20b34:	beq.n	20bb0 <error@@Base+0x50dc>
   20b36:	ldrb	r2, [r4, #0]
   20b38:	cbz	r2, 20bae <error@@Base+0x50da>
   20b3a:	ldrb.w	r2, [sp, #15]
   20b3e:	cmp	r2, #58	; 0x3a
   20b40:	it	ne
   20b42:	movne.w	r2, #4294967295	; 0xffffffff
   20b46:	beq.n	20be0 <error@@Base+0x510c>
   20b48:	mov	r0, r4
   20b4a:	strd	r3, r2, [sp]
   20b4e:	bl	1e4c8 <error@@Base+0x29f4>
   20b52:	ldrd	r3, r2, [sp]
   20b56:	mov	r4, r0
   20b58:	cbz	r0, 20bca <error@@Base+0x50f6>
   20b5a:	cbz	r6, 20b60 <error@@Base+0x508c>
   20b5c:	str	r5, [r6, #0]
   20b5e:	movs	r5, #0
   20b60:	cbz	r7, 20b66 <error@@Base+0x5092>
   20b62:	str	r3, [r7, #0]
   20b64:	movs	r3, #0
   20b66:	cmp.w	r9, #0
   20b6a:	beq.n	20b70 <error@@Base+0x509c>
   20b6c:	str.w	r2, [r9]
   20b70:	cmp.w	sl, #0
   20b74:	beq.n	20b88 <error@@Base+0x50b4>
   20b76:	str.w	r4, [sl]
   20b7a:	movs	r4, #0
   20b7c:	b.n	20b88 <error@@Base+0x50b4>
   20b7e:	movs	r4, #0
   20b80:	mov.w	r8, #4294967295	; 0xffffffff
   20b84:	mov	r3, r4
   20b86:	mov	r5, r4
   20b88:	mov	r0, fp
   20b8a:	str	r3, [sp, #0]
   20b8c:	blx	453c <free@plt+0x4>
   20b90:	mov	r0, r5
   20b92:	blx	453c <free@plt+0x4>
   20b96:	ldr	r3, [sp, #0]
   20b98:	mov	r0, r3
   20b9a:	blx	453c <free@plt+0x4>
   20b9e:	mov	r0, r4
   20ba0:	blx	453c <free@plt+0x4>
   20ba4:	b.n	20a70 <error@@Base+0x4f9c>
   20ba6:	mov.w	r8, #4294967295	; 0xffffffff
   20baa:	mov	r3, r4
   20bac:	b.n	20b88 <error@@Base+0x50b4>
   20bae:	mov	r4, r2
   20bb0:	mov.w	r2, #4294967295	; 0xffffffff
   20bb4:	b.n	20b5a <error@@Base+0x5086>
   20bb6:	strd	r3, r0, [sp]
   20bba:	mov	r0, r4
   20bbc:	bl	1e8c4 <error@@Base+0x2df0>
   20bc0:	ldrd	r3, r1, [sp]
   20bc4:	subs	r2, r0, #0
   20bc6:	bgt.n	20c0e <error@@Base+0x513a>
   20bc8:	mov	r4, r1
   20bca:	mov.w	r8, #4294967295	; 0xffffffff
   20bce:	b.n	20b88 <error@@Base+0x50b4>
   20bd0:	mov	r4, r0
   20bd2:	mov.w	r8, #4294967295	; 0xffffffff
   20bd6:	b.n	20b88 <error@@Base+0x50b4>
   20bd8:	mov	r4, r0
   20bda:	mov.w	r8, #4294967295	; 0xffffffff
   20bde:	b.n	20b88 <error@@Base+0x50b4>
   20be0:	movs	r1, #47	; 0x2f
   20be2:	mov	r0, r4
   20be4:	blx	4294 <strchr@plt>
   20be8:	ldr	r3, [sp, #0]
   20bea:	cmp	r0, #0
   20bec:	beq.n	20bb6 <error@@Base+0x50e2>
   20bee:	movs	r4, #0
   20bf0:	strb	r4, [r0, #0]
   20bf2:	str	r0, [sp, #0]
   20bf4:	ldr	r0, [sp, #16]
   20bf6:	str	r3, [sp, #4]
   20bf8:	bl	1e8c4 <error@@Base+0x2df0>
   20bfc:	ldr	r3, [sp, #4]
   20bfe:	subs	r2, r0, #0
   20c00:	ble.n	20bca <error@@Base+0x50f6>
   20c02:	ldr	r1, [sp, #0]
   20c04:	adds	r4, r1, #1
   20c06:	str	r4, [sp, #16]
   20c08:	ldrb	r1, [r1, #1]
   20c0a:	cmp	r1, #0
   20c0c:	bne.n	20b48 <error@@Base+0x5074>
   20c0e:	mov	r4, r1
   20c10:	b.n	20b5a <error@@Base+0x5086>
   20c12:	blx	4b40 <__stack_chk_fail@plt>
   20c16:	nop
   20c18:	asrs	r2, r1, #32
   20c1a:	movs	r4, r0
   20c1c:	lsls	r4, r2, #22
   20c1e:	movs	r0, r0
   20c20:	lsrs	r0, r2, #31
   20c22:	movs	r4, r0
   20c24:	push	{r3, r4, r5, lr}
   20c26:	ldrb	r4, [r0, #0]
   20c28:	cbz	r4, 20c52 <error@@Base+0x517e>
   20c2a:	mov	r5, r0
   20c2c:	blx	4ab8 <__ctype_b_loc@plt>
   20c30:	ldr	r2, [r0, #0]
   20c32:	ldrh.w	r3, [r2, r4, lsl #1]
   20c36:	subs	r4, #95	; 0x5f
   20c38:	eor.w	r3, r3, #8
   20c3c:	it	ne
   20c3e:	movne	r4, #1
   20c40:	ands.w	r3, r4, r3, lsr #3
   20c44:	bne.n	20c52 <error@@Base+0x517e>
   20c46:	ldrb.w	r4, [r5, #1]!
   20c4a:	cmp	r4, #0
   20c4c:	bne.n	20c32 <error@@Base+0x515e>
   20c4e:	movs	r0, #1
   20c50:	pop	{r3, r4, r5, pc}
   20c52:	movs	r0, #0
   20c54:	pop	{r3, r4, r5, pc}
   20c56:	nop
   20c58:	ldr	r2, [pc, #96]	; (20cbc <error@@Base+0x51e8>)
   20c5a:	ldr	r3, [pc, #100]	; (20cc0 <error@@Base+0x51ec>)
   20c5c:	add	r2, pc
   20c5e:	push	{r4, r6, r7, lr}
   20c60:	sub	sp, #24
   20c62:	ldr	r3, [r2, r3]
   20c64:	movs	r2, #0
   20c66:	ldr	r3, [r3, #0]
   20c68:	str	r3, [sp, #20]
   20c6a:	mov.w	r3, #0
   20c6e:	str	r2, [sp, #16]
   20c70:	cbz	r0, 20cb2 <error@@Base+0x51de>
   20c72:	ldrb	r3, [r0, #0]
   20c74:	cbnz	r3, 20c90 <error@@Base+0x51bc>
   20c76:	ldr	r3, [pc, #76]	; (20cc4 <error@@Base+0x51f0>)
   20c78:	add	r3, pc
   20c7a:	ldr	r1, [pc, #76]	; (20cc8 <error@@Base+0x51f4>)
   20c7c:	ldr	r2, [pc, #64]	; (20cc0 <error@@Base+0x51ec>)
   20c7e:	add	r1, pc
   20c80:	ldr	r2, [r1, r2]
   20c82:	ldr	r1, [r2, #0]
   20c84:	ldr	r2, [sp, #20]
   20c86:	eors	r1, r2
   20c88:	bne.n	20cb8 <error@@Base+0x51e4>
   20c8a:	mov	r0, r3
   20c8c:	add	sp, #24
   20c8e:	pop	{r4, r6, r7, pc}
   20c90:	add	r3, sp, #16
   20c92:	mvn.w	r6, #2147483648	; 0x80000000
   20c96:	str	r3, [sp, #8]
   20c98:	movs	r7, #0
   20c9a:	movs	r3, #0
   20c9c:	movs	r2, #0
   20c9e:	strd	r6, r7, [sp]
   20ca2:	mov	r4, r1
   20ca4:	bl	2b7a0 <mkdtemp@@Base+0x690>
   20ca8:	ldr	r3, [sp, #16]
   20caa:	cmp	r3, #0
   20cac:	bne.n	20c7a <error@@Base+0x51a6>
   20cae:	str	r0, [r4, #0]
   20cb0:	b.n	20c7a <error@@Base+0x51a6>
   20cb2:	ldr	r3, [pc, #24]	; (20ccc <error@@Base+0x51f8>)
   20cb4:	add	r3, pc
   20cb6:	b.n	20c7a <error@@Base+0x51a6>
   20cb8:	blx	4b40 <__stack_chk_fail@plt>
   20cbc:	lsrs	r0, r5, #23
   20cbe:	movs	r4, r0
   20cc0:	lsls	r4, r2, #22
   20cc2:	movs	r0, r0
   20cc4:	cmp	r1, #156	; 0x9c
   20cc6:	movs	r1, r0
   20cc8:	lsrs	r6, r0, #23
   20cca:	movs	r4, r0
   20ccc:	cmp	r1, #96	; 0x60
   20cce:	movs	r1, r0
   20cd0:	ldr	r2, [pc, #256]	; (20dd4 <error@@Base+0x5300>)
   20cd2:	ldr	r3, [pc, #260]	; (20dd8 <error@@Base+0x5304>)
   20cd4:	add	r2, pc
   20cd6:	push	{r4, r5, r6, r7, lr}
   20cd8:	sub	sp, #116	; 0x74
   20cda:	ldr	r3, [r2, r3]
   20cdc:	movs	r2, #0
   20cde:	mov	r5, r1
   20ce0:	mov	r4, r0
   20ce2:	ldr	r3, [r3, #0]
   20ce4:	str	r3, [sp, #108]	; 0x6c
   20ce6:	mov.w	r3, #0
   20cea:	movs	r3, #0
   20cec:	strd	r2, r3, [r1]
   20cf0:	blx	4768 <strlen@plt>
   20cf4:	cmp	r0, #12
   20cf6:	beq.n	20d18 <error@@Base+0x5244>
   20cf8:	cmp	r0, #14
   20cfa:	beq.n	20d9a <error@@Base+0x52c6>
   20cfc:	cmp	r0, #8
   20cfe:	beq.n	20d76 <error@@Base+0x52a2>
   20d00:	mvn.w	r0, #3
   20d04:	ldr	r2, [pc, #212]	; (20ddc <error@@Base+0x5308>)
   20d06:	ldr	r3, [pc, #208]	; (20dd8 <error@@Base+0x5304>)
   20d08:	add	r2, pc
   20d0a:	ldr	r3, [r2, r3]
   20d0c:	ldr	r2, [r3, #0]
   20d0e:	ldr	r3, [sp, #108]	; 0x6c
   20d10:	eors	r2, r3
   20d12:	bne.n	20dd0 <error@@Base+0x52fc>
   20d14:	add	sp, #116	; 0x74
   20d16:	pop	{r4, r5, r6, r7, pc}
   20d18:	ldr	r2, [pc, #196]	; (20de0 <error@@Base+0x530c>)
   20d1a:	add	r6, sp, #76	; 0x4c
   20d1c:	movs	r3, #32
   20d1e:	str	r4, [sp, #4]
   20d20:	add	r2, pc
   20d22:	mov	r0, r6
   20d24:	str	r2, [sp, #0]
   20d26:	mov	r1, r3
   20d28:	add.w	r2, r4, #10
   20d2c:	str	r2, [sp, #20]
   20d2e:	add.w	r2, r4, #8
   20d32:	str	r2, [sp, #16]
   20d34:	adds	r2, r4, #6
   20d36:	adds	r4, #4
   20d38:	strd	r4, r2, [sp, #8]
   20d3c:	movs	r2, #1
   20d3e:	blx	4984 <__snprintf_chk@plt>
   20d42:	ldr	r7, [pc, #160]	; (20de4 <error@@Base+0x5310>)
   20d44:	add	r7, pc
   20d46:	add	r4, sp, #32
   20d48:	movs	r2, #44	; 0x2c
   20d4a:	movs	r1, #0
   20d4c:	mov	r0, r4
   20d4e:	blx	4368 <memset@plt>
   20d52:	mov	r2, r4
   20d54:	mov	r1, r7
   20d56:	mov	r0, r6
   20d58:	blx	4210 <strptime@plt>
   20d5c:	cmp	r0, #0
   20d5e:	beq.n	20d00 <error@@Base+0x522c>
   20d60:	mov	r0, r4
   20d62:	blx	4344 <mktime@plt>
   20d66:	cmp	r0, #0
   20d68:	blt.n	20d00 <error@@Base+0x522c>
   20d6a:	asrs	r3, r0, #31
   20d6c:	mov	r2, r0
   20d6e:	movs	r0, #0
   20d70:	strd	r2, r3, [r5]
   20d74:	b.n	20d04 <error@@Base+0x5230>
   20d76:	ldr	r2, [pc, #112]	; (20de8 <error@@Base+0x5314>)
   20d78:	add	r6, sp, #76	; 0x4c
   20d7a:	movs	r3, #32
   20d7c:	ldr	r7, [pc, #108]	; (20dec <error@@Base+0x5318>)
   20d7e:	add	r2, pc
   20d80:	str	r4, [sp, #4]
   20d82:	str	r2, [sp, #0]
   20d84:	mov	r0, r6
   20d86:	adds	r2, r4, #6
   20d88:	mov	r1, r3
   20d8a:	adds	r4, #4
   20d8c:	strd	r4, r2, [sp, #8]
   20d90:	movs	r2, #1
   20d92:	add	r7, pc
   20d94:	blx	4984 <__snprintf_chk@plt>
   20d98:	b.n	20d46 <error@@Base+0x5272>
   20d9a:	ldr	r2, [pc, #84]	; (20df0 <error@@Base+0x531c>)
   20d9c:	add	r6, sp, #76	; 0x4c
   20d9e:	movs	r3, #32
   20da0:	ldr	r7, [pc, #80]	; (20df4 <error@@Base+0x5320>)
   20da2:	add	r2, pc
   20da4:	str	r4, [sp, #4]
   20da6:	str	r2, [sp, #0]
   20da8:	mov	r0, r6
   20daa:	add.w	r2, r4, #12
   20dae:	mov	r1, r3
   20db0:	str	r2, [sp, #24]
   20db2:	add.w	r2, r4, #10
   20db6:	str	r2, [sp, #20]
   20db8:	add.w	r2, r4, #8
   20dbc:	str	r2, [sp, #16]
   20dbe:	adds	r2, r4, #6
   20dc0:	adds	r4, #4
   20dc2:	strd	r4, r2, [sp, #8]
   20dc6:	movs	r2, #1
   20dc8:	add	r7, pc
   20dca:	blx	4984 <__snprintf_chk@plt>
   20dce:	b.n	20d46 <error@@Base+0x5272>
   20dd0:	blx	4b40 <__stack_chk_fail@plt>
   20dd4:	lsrs	r0, r6, #21
   20dd6:	movs	r4, r0
   20dd8:	lsls	r4, r2, #22
   20dda:	movs	r0, r0
   20ddc:	lsrs	r4, r7, #20
   20dde:	movs	r4, r0
   20de0:	cmp	r1, #40	; 0x28
   20de2:	movs	r1, r0
   20de4:	cmp	r0, #228	; 0xe4
   20de6:	movs	r1, r0
   20de8:	cmp	r0, #186	; 0xba
   20dea:	movs	r1, r0
   20dec:	cmp	r0, #138	; 0x8a
   20dee:	movs	r1, r0
   20df0:	cmp	r0, #194	; 0xc2
   20df2:	movs	r1, r0
   20df4:	lsls	r0, r7, #26
   20df6:	movs	r1, r0
   20df8:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   20dfc:	mov	r6, r2
   20dfe:	ldr	r2, [pc, #96]	; (20e60 <error@@Base+0x538c>)
   20e00:	mov	r7, r3
   20e02:	ldr	r3, [pc, #96]	; (20e64 <error@@Base+0x5390>)
   20e04:	sub	sp, #68	; 0x44
   20e06:	add	r2, pc
   20e08:	mov.w	r9, #0
   20e0c:	cmp	r9, r1
   20e0e:	mvn.w	r8, #2147483648	; 0x80000000
   20e12:	ldr	r3, [r2, r3]
   20e14:	it	eq
   20e16:	cmpeq	r8, r0
   20e18:	ldr	r3, [r3, #0]
   20e1a:	str	r3, [sp, #60]	; 0x3c
   20e1c:	mov.w	r3, #0
   20e20:	add	r3, sp, #16
   20e22:	it	cs
   20e24:	movcs	r4, r0
   20e26:	add	r0, sp, #12
   20e28:	mov	r1, r3
   20e2a:	it	cc
   20e2c:	movcc	r4, r8
   20e2e:	str	r3, [sp, #4]
   20e30:	str	r4, [sp, #12]
   20e32:	blx	4058 <localtime_r@plt>
   20e36:	ldr	r2, [pc, #48]	; (20e68 <error@@Base+0x5394>)
   20e38:	mov	r1, r7
   20e3a:	ldr	r3, [sp, #4]
   20e3c:	mov	r0, r6
   20e3e:	add	r2, pc
   20e40:	blx	4c88 <strftime@plt>
   20e44:	ldr	r2, [pc, #36]	; (20e6c <error@@Base+0x5398>)
   20e46:	ldr	r3, [pc, #28]	; (20e64 <error@@Base+0x5390>)
   20e48:	add	r2, pc
   20e4a:	ldr	r3, [r2, r3]
   20e4c:	ldr	r2, [r3, #0]
   20e4e:	ldr	r3, [sp, #60]	; 0x3c
   20e50:	eors	r2, r3
   20e52:	bne.n	20e5a <error@@Base+0x5386>
   20e54:	add	sp, #68	; 0x44
   20e56:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   20e5a:	blx	4b40 <__stack_chk_fail@plt>
   20e5e:	nop
   20e60:	lsrs	r6, r7, #16
   20e62:	movs	r4, r0
   20e64:	lsls	r4, r2, #22
   20e66:	movs	r0, r0
   20e68:	lsls	r2, r0, #25
   20e6a:	movs	r1, r0
   20e6c:	lsrs	r4, r7, #15
   20e6e:	movs	r4, r0
   20e70:	ldrb	r0, [r0, #0]
   20e72:	sub.w	r0, r0, #47	; 0x2f
   20e76:	clz	r0, r0
   20e7a:	lsrs	r0, r0, #5
   20e7c:	bx	lr
   20e7e:	nop
   20e80:	ldr	r2, [r0, #0]
   20e82:	ldrb	r3, [r2, #0]
   20e84:	cmp	r3, #9
   20e86:	it	ne
   20e88:	cmpne	r3, #32
   20e8a:	bne.n	20e98 <error@@Base+0x53c4>
   20e8c:	ldrb.w	r3, [r2, #1]!
   20e90:	cmp	r3, #9
   20e92:	it	ne
   20e94:	cmpne	r3, #32
   20e96:	beq.n	20e8c <error@@Base+0x53b8>
   20e98:	str	r2, [r0, #0]
   20e9a:	bx	lr
   20e9c:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   20ea0:	mov	r6, r2
   20ea2:	mov	r4, r1
   20ea4:	mov	r8, r0
   20ea6:	blx	4768 <strlen@plt>
   20eaa:	ldr	r5, [r6, #0]
   20eac:	mov	r7, r0
   20eae:	cbz	r4, 20ec0 <error@@Base+0x53ec>
   20eb0:	ldr	r1, [pc, #48]	; (20ee4 <error@@Base+0x5410>)
   20eb2:	movs	r2, #3
   20eb4:	mov	r0, r5
   20eb6:	movs	r4, #0
   20eb8:	add	r1, pc
   20eba:	blx	4a64 <strncasecmp@plt>
   20ebe:	cbz	r0, 20ed8 <error@@Base+0x5404>
   20ec0:	mov	r1, r8
   20ec2:	mov	r2, r7
   20ec4:	mov	r0, r5
   20ec6:	blx	4a64 <strncasecmp@plt>
   20eca:	cbnz	r0, 20ede <error@@Base+0x540a>
   20ecc:	eor.w	r0, r4, #1
   20ed0:	add	r5, r7
   20ed2:	str	r5, [r6, #0]
   20ed4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   20ed8:	adds	r5, #3
   20eda:	movs	r4, #1
   20edc:	b.n	20ec0 <error@@Base+0x53ec>
   20ede:	mov.w	r0, #4294967295	; 0xffffffff
   20ee2:	b.n	20ed4 <error@@Base+0x5400>
   20ee4:	movs	r7, #204	; 0xcc
   20ee6:	movs	r1, r0
   20ee8:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   20eec:	mov	r7, r0
   20eee:	ldr	r5, [r0, #0]
   20ef0:	movs	r0, #0
   20ef2:	str	r0, [r1, #0]
   20ef4:	mov	r8, r1
   20ef6:	ldrb	r3, [r5, #0]
   20ef8:	cmp	r3, #34	; 0x22
   20efa:	bne.n	20f5e <error@@Base+0x548a>
   20efc:	adds	r4, r5, #1
   20efe:	mov	r0, r4
   20f00:	blx	4768 <strlen@plt>
   20f04:	adds	r0, #1
   20f06:	blx	4b10 <malloc@plt>
   20f0a:	cmp	r0, #0
   20f0c:	beq.n	20f78 <error@@Base+0x54a4>
   20f0e:	ldrb	r5, [r5, #1]
   20f10:	cmp	r5, #34	; 0x22
   20f12:	it	ne
   20f14:	cmpne	r5, #0
   20f16:	ittte	ne
   20f18:	addne.w	r2, r0, #4294967295	; 0xffffffff
   20f1c:	rsbne	r1, r0, #2
   20f20:	movne	r6, #1
   20f22:	moveq	r6, #0
   20f24:	bne.n	20f54 <error@@Base+0x5480>
   20f26:	cbz	r5, 20f68 <error@@Base+0x5494>
   20f28:	adds	r4, #1
   20f2a:	movs	r3, #0
   20f2c:	str	r4, [r7, #0]
   20f2e:	strb	r3, [r0, r6]
   20f30:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   20f34:	ldrb	r5, [r4, #1]
   20f36:	cmp	r5, #34	; 0x22
   20f38:	it	eq
   20f3a:	addeq	r4, #2
   20f3c:	beq.n	20f44 <error@@Base+0x5470>
   20f3e:	ldrb	r5, [r4, #0]
   20f40:	mov	r3, r4
   20f42:	mov	r4, r6
   20f44:	adds	r6, r1, r2
   20f46:	strb.w	r5, [r2, #1]!
   20f4a:	ldrb	r5, [r3, #1]
   20f4c:	cmp	r5, #0
   20f4e:	it	ne
   20f50:	cmpne	r5, #34	; 0x22
   20f52:	beq.n	20f26 <error@@Base+0x5452>
   20f54:	adds	r3, r4, #1
   20f56:	cmp	r5, #92	; 0x5c
   20f58:	mov	r6, r3
   20f5a:	bne.n	20f3e <error@@Base+0x546a>
   20f5c:	b.n	20f34 <error@@Base+0x5460>
   20f5e:	ldr	r3, [pc, #36]	; (20f84 <error@@Base+0x54b0>)
   20f60:	add	r3, pc
   20f62:	str	r3, [r1, #0]
   20f64:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   20f68:	ldr	r3, [pc, #28]	; (20f88 <error@@Base+0x54b4>)
   20f6a:	add	r3, pc
   20f6c:	str.w	r3, [r8]
   20f70:	blx	453c <free@plt+0x4>
   20f74:	mov	r0, r5
   20f76:	b.n	20f30 <error@@Base+0x545c>
   20f78:	ldr	r3, [pc, #16]	; (20f8c <error@@Base+0x54b8>)
   20f7a:	add	r3, pc
   20f7c:	str.w	r3, [r8]
   20f80:	b.n	20f30 <error@@Base+0x545c>
   20f82:	nop
   20f84:	movs	r7, #40	; 0x28
   20f86:	movs	r1, r0
   20f88:	movs	r7, #50	; 0x32
   20f8a:	movs	r1, r0
   20f8c:	stc2	0, cr0, [r6, #-0]
   20f90:	push	{r4, r5, r6, lr}
   20f92:	sub	sp, #8
   20f94:	mov	r5, r0
   20f96:	mov	r0, r1
   20f98:	str	r1, [sp, #4]
   20f9a:	blx	4768 <strlen@plt>
   20f9e:	ldr	r6, [r5, #0]
   20fa0:	ldr	r1, [sp, #4]
   20fa2:	mov	r4, r0
   20fa4:	mov	r0, r6
   20fa6:	mov	r2, r4
   20fa8:	blx	4a64 <strncasecmp@plt>
   20fac:	cbnz	r0, 20fb8 <error@@Base+0x54e4>
   20fae:	ldrb	r3, [r6, r4]
   20fb0:	cmp	r3, #61	; 0x3d
   20fb2:	beq.n	20fbe <error@@Base+0x54ea>
   20fb4:	add	sp, #8
   20fb6:	pop	{r4, r5, r6, pc}
   20fb8:	movs	r0, #0
   20fba:	add	sp, #8
   20fbc:	pop	{r4, r5, r6, pc}
   20fbe:	adds	r4, #1
   20fc0:	movs	r0, #1
   20fc2:	add	r4, r6
   20fc4:	str	r4, [r5, #0]
   20fc6:	add	sp, #8
   20fc8:	pop	{r4, r5, r6, pc}
   20fca:	nop
   20fcc:	push	{r4, r5, r6, lr}
   20fce:	sub	sp, #296	; 0x128
   20fd0:	add	r3, sp, #16
   20fd2:	ldr.w	ip, [pc, #132]	; 21058 <error@@Base+0x5584>
   20fd6:	mov	r5, r0
   20fd8:	add	r6, sp, #12
   20fda:	mov	r0, r3
   20fdc:	ldr	r3, [pc, #124]	; (2105c <error@@Base+0x5588>)
   20fde:	add	ip, pc
   20fe0:	mov	r4, r1
   20fe2:	movs	r2, #136	; 0x88
   20fe4:	movs	r1, #0
   20fe6:	ldr.w	r3, [ip, r3]
   20fea:	ldr	r3, [r3, #0]
   20fec:	str	r3, [sp, #292]	; 0x124
   20fee:	mov.w	r3, #0
   20ff2:	blx	4368 <memset@plt>
   20ff6:	str	r4, [r6, #0]
   20ff8:	blx	4c1c <sigfillset@plt>
   20ffc:	cmp	r5, #14
   20ffe:	add	r2, sp, #152	; 0x98
   21000:	mov	r1, r6
   21002:	mov	r0, r5
   21004:	itt	ne
   21006:	movne.w	r3, #268435456	; 0x10000000
   2100a:	strne.w	r3, [r6, #132]	; 0x84
   2100e:	blx	4b4c <sigaction@plt>
   21012:	adds	r3, r0, #1
   21014:	mov	r4, r0
   21016:	it	ne
   21018:	ldrne	r0, [sp, #152]	; 0x98
   2101a:	beq.n	21030 <error@@Base+0x555c>
   2101c:	ldr	r2, [pc, #64]	; (21060 <error@@Base+0x558c>)
   2101e:	ldr	r3, [pc, #60]	; (2105c <error@@Base+0x5588>)
   21020:	add	r2, pc
   21022:	ldr	r3, [r2, r3]
   21024:	ldr	r2, [r3, #0]
   21026:	ldr	r3, [sp, #292]	; 0x124
   21028:	eors	r2, r3
   2102a:	bne.n	21052 <error@@Base+0x557e>
   2102c:	add	sp, #296	; 0x128
   2102e:	pop	{r4, r5, r6, pc}
   21030:	mov	r0, r5
   21032:	blx	472c <strsignal@plt>
   21036:	str	r0, [sp, #4]
   21038:	blx	4f90 <__errno_location@plt>
   2103c:	ldr	r0, [r0, #0]
   2103e:	blx	401c <strerror@plt+0x4>
   21042:	ldr	r1, [sp, #4]
   21044:	mov	r2, r0
   21046:	ldr	r0, [pc, #28]	; (21064 <error@@Base+0x5590>)
   21048:	add	r0, pc
   2104a:	bl	1bcb0 <error@@Base+0x1dc>
   2104e:	mov	r0, r4
   21050:	b.n	2101c <error@@Base+0x5548>
   21052:	blx	4b40 <__stack_chk_fail@plt>
   21056:	nop
   21058:	lsrs	r6, r4, #9
   2105a:	movs	r4, r0
   2105c:	lsls	r4, r2, #22
   2105e:	movs	r0, r0
   21060:	lsrs	r4, r4, #8
   21062:	movs	r4, r0
   21064:	movs	r6, #104	; 0x68
   21066:	movs	r1, r0
   21068:	push	{r4, lr}
   2106a:	movs	r0, #14
   2106c:	blx	4b28 <nl_langinfo@plt>
   21070:	ldr	r1, [pc, #68]	; (210b8 <error@@Base+0x55e4>)
   21072:	add	r1, pc
   21074:	mov	r4, r0
   21076:	blx	4f60 <strcmp@plt>
   2107a:	cbz	r0, 210b4 <error@@Base+0x55e0>
   2107c:	ldr	r1, [pc, #60]	; (210bc <error@@Base+0x55e8>)
   2107e:	mov	r0, r4
   21080:	add	r1, pc
   21082:	blx	4f60 <strcmp@plt>
   21086:	cbz	r0, 210b4 <error@@Base+0x55e0>
   21088:	ldr	r1, [pc, #52]	; (210c0 <error@@Base+0x55ec>)
   2108a:	mov	r0, r4
   2108c:	add	r1, pc
   2108e:	blx	4f60 <strcmp@plt>
   21092:	cbz	r0, 210b4 <error@@Base+0x55e0>
   21094:	ldr	r1, [pc, #44]	; (210c4 <error@@Base+0x55f0>)
   21096:	mov	r0, r4
   21098:	add	r1, pc
   2109a:	blx	4f60 <strcmp@plt>
   2109e:	cbz	r0, 210b4 <error@@Base+0x55e0>
   210a0:	ldr	r1, [pc, #36]	; (210c8 <error@@Base+0x55f4>)
   210a2:	mov	r0, r4
   210a4:	add	r1, pc
   210a6:	blx	4f60 <strcmp@plt>
   210aa:	cbz	r0, 210b4 <error@@Base+0x55e0>
   210ac:	ldrb	r0, [r4, #0]
   210ae:	subs	r0, #0
   210b0:	it	ne
   210b2:	movne	r0, #1
   210b4:	pop	{r4, pc}
   210b6:	nop
   210b8:	movs	r7, #102	; 0x66
   210ba:	movs	r1, r0
   210bc:	movs	r7, #96	; 0x60
   210be:	movs	r1, r0
   210c0:	movs	r7, #96	; 0x60
   210c2:	movs	r1, r0
   210c4:	movs	r7, #100	; 0x64
   210c6:	movs	r1, r0
   210c8:	movs	r7, #100	; 0x64
   210ca:	movs	r1, r0
   210cc:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   210d0:	mov	r5, r0
   210d2:	vpush	{d8-d9}
   210d6:	mov	r4, r2
   210d8:	mov	r6, r3
   210da:	mov	r9, r1
   210dc:	mov	r2, r6
   210de:	movs	r1, #1
   210e0:	sub	sp, #44	; 0x2c
   210e2:	add	r0, sp, #28
   210e4:	str	r5, [sp, #16]
   210e6:	ldr	r5, [pc, #836]	; (2142c <error@@Base+0x5958>)
   210e8:	str	r4, [sp, #8]
   210ea:	ldr	r4, [pc, #836]	; (21430 <error@@Base+0x595c>)
   210ec:	add	r5, pc
   210ee:	ldr	r3, [sp, #96]	; 0x60
   210f0:	ldr	r4, [r5, r4]
   210f2:	movs	r5, #0
   210f4:	ldr	r4, [r4, #0]
   210f6:	str	r4, [sp, #36]	; 0x24
   210f8:	mov.w	r4, #0
   210fc:	str	r5, [sp, #28]
   210fe:	blx	4f84 <__vasprintf_chk@plt>
   21102:	subs	r4, r0, #0
   21104:	ble.w	2132c <error@@Base+0x5858>
   21108:	ldr.w	r8, [sp, #28]
   2110c:	mov	r0, r8
   2110e:	blx	4768 <strlen@plt>
   21112:	adds	r3, r0, #1
   21114:	str	r3, [sp, #12]
   21116:	mov	r0, r3
   21118:	blx	4b10 <malloc@plt>
   2111c:	mov	fp, r0
   2111e:	cmp	r0, #0
   21120:	beq.w	213c8 <error@@Base+0x58f4>
   21124:	mov	r3, r9
   21126:	cmp	r3, #0
   21128:	it	lt
   2112a:	mvnlt.w	r3, #2147483648	; 0x80000000
   2112e:	vmov	s16, r3
   21132:	ldr	r3, [sp, #8]
   21134:	cmp	r3, #0
   21136:	beq.w	2137c <error@@Base+0x58a8>
   2113a:	ldr	r3, [r3, #0]
   2113c:	ldrb.w	r4, [r8]
   21140:	vmov	s17, r3
   21144:	cmp	r4, #0
   21146:	beq.w	213ac <error@@Base+0x58d8>
   2114a:	add	r3, sp, #32
   2114c:	mov	r7, fp
   2114e:	mov.w	r9, #1
   21152:	movs	r4, #0
   21154:	vmov	s18, r3
   21158:	str	r4, [sp, #4]
   2115a:	blx	41c8 <__ctype_get_mb_cur_max@plt>
   2115e:	mov	r1, r8
   21160:	mov	r2, r0
   21162:	vmov	r0, s18
   21166:	blx	4d00 <mbtowc@plt>
   2116a:	adds	r2, r0, #1
   2116c:	mov	r6, r0
   2116e:	beq.w	21364 <error@@Base+0x5890>
   21172:	ldr	r3, [sp, #8]
   21174:	ldr	r0, [sp, #32]
   21176:	cmp	r3, #0
   21178:	beq.w	21312 <error@@Base+0x583e>
   2117c:	blx	4e04 <wcwidth@plt>
   21180:	adds	r3, r0, #1
   21182:	mov	r5, r0
   21184:	beq.n	2124c <error@@Base+0x5778>
   21186:	cmp	r0, #0
   21188:	blt.n	21256 <error@@Base+0x5782>
   2118a:	cmp.w	r9, #0
   2118e:	beq.n	211e6 <error@@Base+0x5712>
   21190:	mov	r1, fp
   21192:	mov	r0, r7
   21194:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   21198:	mov	r1, r6
   2119a:	mov	sl, r0
   2119c:	vmov	r0, s16
   211a0:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   211a4:	cmp	sl, r0
   211a6:	bge.w	21326 <error@@Base+0x5852>
   211aa:	vmov	r0, s17
   211ae:	mov	r1, r5
   211b0:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   211b4:	ldr	r3, [sp, #4]
   211b6:	cmp	r0, r3
   211b8:	blt.w	21326 <error@@Base+0x5852>
   211bc:	ldr	r1, [sp, #12]
   211be:	adds	r3, r7, r6
   211c0:	add.w	r2, fp, r1
   211c4:	cmp	r3, r2
   211c6:	bcs.w	2133e <error@@Base+0x586a>
   211ca:	mov	r1, r5
   211cc:	ldr	r0, [sp, #4]
   211ce:	str	r3, [sp, #20]
   211d0:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   211d4:	ldr	r3, [sp, #20]
   211d6:	mov	r2, r6
   211d8:	mov	r1, r8
   211da:	mov	r5, r0
   211dc:	mov	r0, r7
   211de:	str	r5, [sp, #4]
   211e0:	mov	r7, r3
   211e2:	blx	47e0 <memcpy@plt>
   211e6:	cmp	r4, #0
   211e8:	add	r8, r6
   211ea:	blt.n	211f6 <error@@Base+0x5722>
   211ec:	mov	r0, r4
   211ee:	mov	r1, r6
   211f0:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   211f4:	mov	r4, r0
   211f6:	ldrb.w	r3, [r8]
   211fa:	cmp	r3, #0
   211fc:	bne.n	2115a <error@@Base+0x5686>
   211fe:	ldr	r0, [sp, #28]
   21200:	eor.w	r9, r9, #1
   21204:	blx	453c <free@plt+0x4>
   21208:	vmov	r3, s16
   2120c:	movs	r2, #0
   2120e:	strb	r2, [r7, #0]
   21210:	ldr	r2, [sp, #16]
   21212:	str.w	fp, [r2]
   21216:	ldr	r2, [sp, #8]
   21218:	cmp	r4, r3
   2121a:	ite	ge
   2121c:	movge	r3, #0
   2121e:	andlt.w	r3, r9, #1
   21222:	cbz	r2, 21228 <error@@Base+0x5754>
   21224:	ldr	r1, [sp, #4]
   21226:	str	r1, [r2, #0]
   21228:	cmp	r3, #0
   2122a:	bne.w	213a6 <error@@Base+0x58d2>
   2122e:	ldr	r2, [pc, #516]	; (21434 <error@@Base+0x5960>)
   21230:	ldr	r3, [pc, #508]	; (21430 <error@@Base+0x595c>)
   21232:	add	r2, pc
   21234:	ldr	r3, [r2, r3]
   21236:	ldr	r2, [r3, #0]
   21238:	ldr	r3, [sp, #36]	; 0x24
   2123a:	eors	r2, r3
   2123c:	bne.w	21426 <error@@Base+0x5952>
   21240:	mov	r0, r4
   21242:	add	sp, #44	; 0x2c
   21244:	vpop	{d8-d9}
   21248:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2124c:	bl	21068 <error@@Base+0x5594>
   21250:	cmp	r0, #0
   21252:	bne.w	213a2 <error@@Base+0x58ce>
   21256:	cmp	r6, #0
   21258:	ble.n	211f6 <error@@Base+0x5722>
   2125a:	mov	r3, r6
   2125c:	mov	r5, r8
   2125e:	mov	r6, r9
   21260:	mov	r9, r3
   21262:	cmp	r6, #0
   21264:	beq.n	2130c <error@@Base+0x5838>
   21266:	mov	r1, fp
   21268:	mov	r0, r7
   2126a:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   2126e:	mvn.w	r1, #3
   21272:	mov	sl, r0
   21274:	vmov	r0, s16
   21278:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   2127c:	cmp	sl, r0
   2127e:	bge.n	2130a <error@@Base+0x5836>
   21280:	vmov	r0, s17
   21284:	mvn.w	r1, #3
   21288:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   2128c:	ldr	r3, [sp, #4]
   2128e:	cmp	r0, r3
   21290:	blt.n	2130a <error@@Base+0x5836>
   21292:	ldr	r1, [sp, #12]
   21294:	adds	r3, r7, #4
   21296:	add.w	r2, fp, r1
   2129a:	cmp	r3, r2
   2129c:	bcc.n	212c6 <error@@Base+0x57f2>
   2129e:	vmov	r3, s16
   212a2:	add.w	r2, r1, #128	; 0x80
   212a6:	mov	r0, fp
   212a8:	cmp	r2, r3
   212aa:	it	cs
   212ac:	movcs	r2, r3
   212ae:	movs	r3, #1
   212b0:	str	r2, [sp, #12]
   212b2:	bl	2b5f8 <mkdtemp@@Base+0x4e8>
   212b6:	ldr	r2, [sp, #12]
   212b8:	cmp	r0, #0
   212ba:	beq.w	213e6 <error@@Base+0x5912>
   212be:	add.w	r7, r0, sl
   212c2:	mov	fp, r0
   212c4:	str	r2, [sp, #12]
   212c6:	movs	r3, #0
   212c8:	movw	r2, #1025	; 0x401
   212cc:	ldrb	r1, [r5, #0]
   212ce:	mov	r0, r7
   212d0:	bl	2b900 <mkdtemp@@Base+0x7f0>
   212d4:	mov	r1, r7
   212d6:	mov	r7, r0
   212d8:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   212dc:	mov	sl, r0
   212de:	ldr	r0, [sp, #4]
   212e0:	mov	r1, sl
   212e2:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   212e6:	str	r0, [sp, #4]
   212e8:	cmp	r4, #0
   212ea:	add.w	r5, r5, #1
   212ee:	blt.n	212fa <error@@Base+0x5826>
   212f0:	mov	r0, r4
   212f2:	mov	r1, sl
   212f4:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   212f8:	mov	r4, r0
   212fa:	add.w	r3, r8, r9
   212fe:	subs	r3, r3, r5
   21300:	cmp	r3, #0
   21302:	bgt.n	21262 <error@@Base+0x578e>
   21304:	mov	r9, r6
   21306:	mov	r8, r5
   21308:	b.n	211f6 <error@@Base+0x5722>
   2130a:	movs	r6, #0
   2130c:	mov.w	sl, #4
   21310:	b.n	212e8 <error@@Base+0x5814>
   21312:	sub.w	r3, r0, #9
   21316:	cmp	r0, #13
   21318:	it	ne
   2131a:	cmpne	r3, #1
   2131c:	it	ls
   2131e:	ldrls	r5, [sp, #8]
   21320:	bls.w	2118a <error@@Base+0x56b6>
   21324:	b.n	2117c <error@@Base+0x56a8>
   21326:	mov.w	r9, #0
   2132a:	b.n	211e6 <error@@Base+0x5712>
   2132c:	ldr	r3, [sp, #8]
   2132e:	cbz	r3, 21332 <error@@Base+0x585e>
   21330:	str	r5, [r3, #0]
   21332:	cmp	r4, #0
   21334:	bne.n	213d6 <error@@Base+0x5902>
   21336:	ldr	r3, [sp, #28]
   21338:	ldr	r2, [sp, #16]
   2133a:	str	r3, [r2, #0]
   2133c:	b.n	2122e <error@@Base+0x575a>
   2133e:	vmov	r3, s16
   21342:	add.w	r2, r1, #128	; 0x80
   21346:	mov	r0, fp
   21348:	cmp	r2, r3
   2134a:	it	cs
   2134c:	movcs	r2, r3
   2134e:	movs	r3, #1
   21350:	str	r2, [sp, #12]
   21352:	bl	2b5f8 <mkdtemp@@Base+0x4e8>
   21356:	cmp	r0, #0
   21358:	beq.n	21404 <error@@Base+0x5930>
   2135a:	add.w	r7, r0, sl
   2135e:	mov	fp, r0
   21360:	adds	r3, r7, r6
   21362:	b.n	211ca <error@@Base+0x56f6>
   21364:	blx	41c8 <__ctype_get_mb_cur_max@plt>
   21368:	movs	r1, #0
   2136a:	mov	r2, r0
   2136c:	mov	r0, r1
   2136e:	blx	4d00 <mbtowc@plt>
   21372:	bl	21068 <error@@Base+0x5594>
   21376:	cbnz	r0, 213e2 <error@@Base+0x590e>
   21378:	movs	r6, #1
   2137a:	b.n	2125a <error@@Base+0x5786>
   2137c:	ldrb.w	r5, [r8]
   21380:	mvn.w	r3, #2147483648	; 0x80000000
   21384:	vmov	s17, r3
   21388:	cmp	r5, #0
   2138a:	bne.w	2114a <error@@Base+0x5676>
   2138e:	mov	r0, r8
   21390:	mov	r4, r5
   21392:	blx	453c <free@plt+0x4>
   21396:	ldr	r3, [sp, #16]
   21398:	strb.w	r5, [fp]
   2139c:	str.w	fp, [r3]
   213a0:	b.n	2122e <error@@Base+0x575a>
   213a2:	mov	r4, r5
   213a4:	b.n	211fe <error@@Base+0x572a>
   213a6:	mov.w	r4, #4294967295	; 0xffffffff
   213aa:	b.n	2122e <error@@Base+0x575a>
   213ac:	mov	r0, r8
   213ae:	str	r4, [sp, #4]
   213b0:	blx	453c <free@plt+0x4>
   213b4:	ldr	r3, [sp, #16]
   213b6:	strb.w	r4, [fp]
   213ba:	str.w	fp, [r3]
   213be:	ldr	r3, [sp, #8]
   213c0:	mov	r2, r3
   213c2:	ldr	r3, [sp, #4]
   213c4:	str	r3, [r2, #0]
   213c6:	b.n	2122e <error@@Base+0x575a>
   213c8:	mov	r0, r8
   213ca:	blx	453c <free@plt+0x4>
   213ce:	ldr	r3, [sp, #8]
   213d0:	cbz	r3, 213d6 <error@@Base+0x5902>
   213d2:	str.w	fp, [r3]
   213d6:	ldr	r2, [sp, #16]
   213d8:	movs	r3, #0
   213da:	mov.w	r4, #4294967295	; 0xffffffff
   213de:	str	r3, [r2, #0]
   213e0:	b.n	2122e <error@@Base+0x575a>
   213e2:	mov	r4, r6
   213e4:	b.n	211fe <error@@Base+0x572a>
   213e6:	str	r0, [sp, #12]
   213e8:	mov.w	r4, #4294967295	; 0xffffffff
   213ec:	ldr	r0, [sp, #28]
   213ee:	blx	453c <free@plt+0x4>
   213f2:	ldr	r3, [sp, #12]
   213f4:	strb	r3, [r7, #0]
   213f6:	ldr	r3, [sp, #16]
   213f8:	str.w	fp, [r3]
   213fc:	ldr	r3, [sp, #8]
   213fe:	cmp	r3, #0
   21400:	bne.n	213be <error@@Base+0x58ea>
   21402:	b.n	2122e <error@@Base+0x575a>
   21404:	str	r0, [sp, #12]
   21406:	ldr	r0, [sp, #28]
   21408:	blx	453c <free@plt+0x4>
   2140c:	ldr	r3, [sp, #12]
   2140e:	strb	r3, [r7, #0]
   21410:	ldr	r3, [sp, #16]
   21412:	str.w	fp, [r3]
   21416:	ldr	r3, [sp, #8]
   21418:	cmp	r3, #0
   2141a:	beq.n	213a6 <error@@Base+0x58d2>
   2141c:	ldr	r2, [sp, #4]
   2141e:	mov.w	r4, #4294967295	; 0xffffffff
   21422:	str	r2, [r3, #0]
   21424:	b.n	2122e <error@@Base+0x575a>
   21426:	blx	4b40 <__stack_chk_fail@plt>
   2142a:	nop
   2142c:	lsrs	r0, r3, #5
   2142e:	movs	r4, r0
   21430:	lsls	r4, r2, #22
   21432:	movs	r0, r0
   21434:	lsrs	r2, r2, #32
   21436:	movs	r4, r0
   21438:	push	{r3}
   2143a:	ldr.w	ip, [pc, #100]	; 214a0 <error@@Base+0x59cc>
   2143e:	push	{r4, r5, r6, lr}
   21440:	sub	sp, #28
   21442:	add	r4, sp, #44	; 0x2c
   21444:	ldr	r6, [pc, #92]	; (214a4 <error@@Base+0x59d0>)
   21446:	add	ip, pc
   21448:	mov	r5, r0
   2144a:	ldr.w	r3, [r4], #4
   2144e:	add	r0, sp, #16
   21450:	ldr.w	r6, [ip, r6]
   21454:	ldr	r6, [r6, #0]
   21456:	str	r6, [sp, #20]
   21458:	mov.w	r6, #0
   2145c:	str	r4, [sp, #0]
   2145e:	mov	r6, r1
   21460:	str	r4, [sp, #12]
   21462:	bl	210cc <error@@Base+0x55f8>
   21466:	ldr	r1, [sp, #16]
   21468:	mov	r4, r0
   2146a:	cbz	r1, 21496 <error@@Base+0x59c2>
   2146c:	mov	r2, r6
   2146e:	mov	r0, r5
   21470:	bl	2b74c <mkdtemp@@Base+0x63c>
   21474:	ldr	r0, [sp, #16]
   21476:	blx	453c <free@plt+0x4>
   2147a:	ldr	r2, [pc, #44]	; (214a8 <error@@Base+0x59d4>)
   2147c:	ldr	r3, [pc, #36]	; (214a4 <error@@Base+0x59d0>)
   2147e:	add	r2, pc
   21480:	ldr	r3, [r2, r3]
   21482:	ldr	r2, [r3, #0]
   21484:	ldr	r3, [sp, #20]
   21486:	eors	r2, r3
   21488:	bne.n	2149a <error@@Base+0x59c6>
   2148a:	mov	r0, r4
   2148c:	add	sp, #28
   2148e:	ldmia.w	sp!, {r4, r5, r6, lr}
   21492:	add	sp, #4
   21494:	bx	lr
   21496:	strb	r1, [r5, #0]
   21498:	b.n	2147a <error@@Base+0x59a6>
   2149a:	blx	4b40 <__stack_chk_fail@plt>
   2149e:	nop
   214a0:	lsls	r6, r7, #23
   214a2:	movs	r4, r0
   214a4:	lsls	r4, r2, #22
   214a6:	movs	r0, r0
   214a8:	lsls	r6, r0, #23
   214aa:	movs	r4, r0
   214ac:	ldr.w	ip, [pc, #96]	; 21510 <error@@Base+0x5a3c>
   214b0:	mov	r3, r1
   214b2:	push	{r4, r5, lr}
   214b4:	add	ip, pc
   214b6:	ldr	r4, [pc, #92]	; (21514 <error@@Base+0x5a40>)
   214b8:	sub	sp, #20
   214ba:	mov	r5, r0
   214bc:	mvn.w	r1, #2147483648	; 0x80000000
   214c0:	str	r2, [sp, #0]
   214c2:	add	r0, sp, #8
   214c4:	ldr.w	r4, [ip, r4]
   214c8:	movs	r2, #0
   214ca:	ldr	r4, [r4, #0]
   214cc:	str	r4, [sp, #12]
   214ce:	mov.w	r4, #0
   214d2:	bl	210cc <error@@Base+0x55f8>
   214d6:	subs	r4, r0, #0
   214d8:	blt.n	21506 <error@@Base+0x5a32>
   214da:	ldr	r0, [sp, #8]
   214dc:	mov	r1, r5
   214de:	blx	4ff0 <fputs@plt>
   214e2:	adds	r0, #1
   214e4:	ldr	r0, [sp, #8]
   214e6:	it	eq
   214e8:	moveq.w	r4, #4294967295	; 0xffffffff
   214ec:	blx	453c <free@plt+0x4>
   214f0:	ldr	r2, [pc, #36]	; (21518 <error@@Base+0x5a44>)
   214f2:	ldr	r3, [pc, #32]	; (21514 <error@@Base+0x5a40>)
   214f4:	add	r2, pc
   214f6:	ldr	r3, [r2, r3]
   214f8:	ldr	r2, [r3, #0]
   214fa:	ldr	r3, [sp, #12]
   214fc:	eors	r2, r3
   214fe:	bne.n	2150c <error@@Base+0x5a38>
   21500:	mov	r0, r4
   21502:	add	sp, #20
   21504:	pop	{r4, r5, pc}
   21506:	mov.w	r4, #4294967295	; 0xffffffff
   2150a:	b.n	214f0 <error@@Base+0x5a1c>
   2150c:	blx	4b40 <__stack_chk_fail@plt>
   21510:	lsls	r0, r2, #22
   21512:	movs	r4, r0
   21514:	lsls	r4, r2, #22
   21516:	movs	r0, r0
   21518:	lsls	r0, r2, #21
   2151a:	movs	r4, r0
   2151c:	push	{r1, r2, r3}
   2151e:	ldr	r1, [pc, #60]	; (2155c <error@@Base+0x5a88>)
   21520:	push	{lr}
   21522:	sub	sp, #8
   21524:	ldr	r3, [pc, #56]	; (21560 <error@@Base+0x5a8c>)
   21526:	add	r2, sp, #12
   21528:	add	r1, pc
   2152a:	ldr	r3, [r1, r3]
   2152c:	ldr.w	r1, [r2], #4
   21530:	ldr	r3, [r3, #0]
   21532:	str	r3, [sp, #4]
   21534:	mov.w	r3, #0
   21538:	str	r2, [sp, #0]
   2153a:	bl	214ac <error@@Base+0x59d8>
   2153e:	ldr	r2, [pc, #36]	; (21564 <error@@Base+0x5a90>)
   21540:	ldr	r3, [pc, #28]	; (21560 <error@@Base+0x5a8c>)
   21542:	add	r2, pc
   21544:	ldr	r3, [r2, r3]
   21546:	ldr	r2, [r3, #0]
   21548:	ldr	r3, [sp, #4]
   2154a:	eors	r2, r3
   2154c:	bne.n	21558 <error@@Base+0x5a84>
   2154e:	add	sp, #8
   21550:	ldr.w	lr, [sp], #4
   21554:	add	sp, #12
   21556:	bx	lr
   21558:	blx	4b40 <__stack_chk_fail@plt>
   2155c:	lsls	r4, r3, #20
   2155e:	movs	r4, r0
   21560:	lsls	r4, r2, #22
   21562:	movs	r0, r0
   21564:	lsls	r2, r0, #20
   21566:	movs	r4, r0
   21568:	ldr.w	ip, [pc, #76]	; 215b8 <error@@Base+0x5ae4>
   2156c:	push	{r0, r1, r2, r3}
   2156e:	add	ip, pc
   21570:	ldr	r0, [pc, #72]	; (215bc <error@@Base+0x5ae8>)
   21572:	push	{lr}
   21574:	sub	sp, #12
   21576:	ldr.w	r0, [ip, r0]
   2157a:	add	r2, sp, #16
   2157c:	ldr	r3, [pc, #64]	; (215c0 <error@@Base+0x5aec>)
   2157e:	ldr	r0, [r0, #0]
   21580:	str	r0, [sp, #4]
   21582:	mov.w	r0, #0
   21586:	ldr.w	r1, [r2], #4
   2158a:	ldr	r0, [pc, #56]	; (215c4 <error@@Base+0x5af0>)
   2158c:	add	r3, pc
   2158e:	str	r2, [sp, #0]
   21590:	ldr	r3, [r3, r0]
   21592:	ldr	r0, [r3, #0]
   21594:	bl	214ac <error@@Base+0x59d8>
   21598:	ldr	r2, [pc, #44]	; (215c8 <error@@Base+0x5af4>)
   2159a:	ldr	r3, [pc, #32]	; (215bc <error@@Base+0x5ae8>)
   2159c:	add	r2, pc
   2159e:	ldr	r3, [r2, r3]
   215a0:	ldr	r2, [r3, #0]
   215a2:	ldr	r3, [sp, #4]
   215a4:	eors	r2, r3
   215a6:	bne.n	215b2 <error@@Base+0x5ade>
   215a8:	add	sp, #12
   215aa:	ldr.w	lr, [sp], #4
   215ae:	add	sp, #16
   215b0:	bx	lr
   215b2:	blx	4b40 <__stack_chk_fail@plt>
   215b6:	nop
   215b8:	lsls	r6, r2, #19
   215ba:	movs	r4, r0
   215bc:	lsls	r4, r2, #22
   215be:	movs	r0, r0
   215c0:	lsls	r0, r7, #18
   215c2:	movs	r4, r0
   215c4:	lsls	r0, r4, #22
   215c6:	movs	r0, r0
   215c8:	lsls	r0, r5, #18
   215ca:	movs	r4, r0
   215cc:	ldr	r1, [pc, #208]	; (216a0 <error@@Base+0x5bcc>)
   215ce:	ldr	r2, [pc, #212]	; (216a4 <error@@Base+0x5bd0>)
   215d0:	add	r1, pc
   215d2:	ldr	r3, [pc, #212]	; (216a8 <error@@Base+0x5bd4>)
   215d4:	push	{r4, r5, r6, lr}
   215d6:	add	r3, pc
   215d8:	ldr	r2, [r1, r2]
   215da:	sub	sp, #24
   215dc:	ldr	r5, [pc, #204]	; (216ac <error@@Base+0x5bd8>)
   215de:	add	r4, sp, #4
   215e0:	ldr	r2, [r2, #0]
   215e2:	str	r2, [sp, #20]
   215e4:	mov.w	r2, #0
   215e8:	add	r6, sp, #8
   215ea:	ldmia	r3, {r0, r1, r2, r3}
   215ec:	add	r5, pc
   215ee:	stmia.w	r4, {r0, r1, r2, r3}
   215f2:	mov	r0, r5
   215f4:	blx	424c <getenv@plt>
   215f8:	mov	r4, r0
   215fa:	cbz	r0, 21636 <error@@Base+0x5b62>
   215fc:	ldr	r1, [pc, #176]	; (216b0 <error@@Base+0x5bdc>)
   215fe:	movs	r2, #2
   21600:	add	r1, pc
   21602:	blx	4a64 <strncasecmp@plt>
   21606:	cbnz	r0, 2163e <error@@Base+0x5b6a>
   21608:	ldr	r1, [pc, #168]	; (216b4 <error@@Base+0x5be0>)
   2160a:	mov	r0, r4
   2160c:	add	r1, pc
   2160e:	blx	40dc <strcasestr@plt>
   21612:	cbz	r0, 2165e <error@@Base+0x5b8a>
   21614:	ldr	r1, [pc, #160]	; (216b8 <error@@Base+0x5be4>)
   21616:	movs	r0, #0
   21618:	add	r1, pc
   2161a:	blx	47f0 <setlocale@plt+0x4>
   2161e:	cmp	r0, #0
   21620:	beq.n	2168c <error@@Base+0x5bb8>
   21622:	ldr	r2, [pc, #152]	; (216bc <error@@Base+0x5be8>)
   21624:	ldr	r3, [pc, #124]	; (216a4 <error@@Base+0x5bd0>)
   21626:	add	r2, pc
   21628:	ldr	r3, [r2, r3]
   2162a:	ldr	r2, [r3, #0]
   2162c:	ldr	r3, [sp, #20]
   2162e:	eors	r2, r3
   21630:	bne.n	2169a <error@@Base+0x5bc6>
   21632:	add	sp, #24
   21634:	pop	{r4, r5, r6, pc}
   21636:	ldr.w	r5, [r6], #4
   2163a:	cmp	r5, #0
   2163c:	bne.n	215f2 <error@@Base+0x5b1e>
   2163e:	ldr	r2, [pc, #128]	; (216c0 <error@@Base+0x5bec>)
   21640:	ldr	r3, [pc, #96]	; (216a4 <error@@Base+0x5bd0>)
   21642:	add	r2, pc
   21644:	ldr	r3, [r2, r3]
   21646:	ldr	r2, [r3, #0]
   21648:	ldr	r3, [sp, #20]
   2164a:	eors	r2, r3
   2164c:	bne.n	2169a <error@@Base+0x5bc6>
   2164e:	ldr	r1, [pc, #116]	; (216c4 <error@@Base+0x5bf0>)
   21650:	movs	r0, #0
   21652:	add	r1, pc
   21654:	add	sp, #24
   21656:	ldmia.w	sp!, {r4, r5, r6, lr}
   2165a:	b.w	47ec <setlocale@plt>
   2165e:	ldr	r1, [pc, #104]	; (216c8 <error@@Base+0x5bf4>)
   21660:	mov	r0, r4
   21662:	add	r1, pc
   21664:	blx	40dc <strcasestr@plt>
   21668:	cmp	r0, #0
   2166a:	bne.n	21614 <error@@Base+0x5b40>
   2166c:	ldr	r2, [pc, #92]	; (216cc <error@@Base+0x5bf8>)
   2166e:	ldr	r3, [pc, #52]	; (216a4 <error@@Base+0x5bd0>)
   21670:	add	r2, pc
   21672:	ldr	r3, [r2, r3]
   21674:	ldr	r2, [r3, #0]
   21676:	ldr	r3, [sp, #20]
   21678:	eors	r2, r3
   2167a:	bne.n	2169a <error@@Base+0x5bc6>
   2167c:	ldr	r1, [pc, #80]	; (216d0 <error@@Base+0x5bfc>)
   2167e:	movs	r0, #0
   21680:	add	r1, pc
   21682:	add	sp, #24
   21684:	ldmia.w	sp!, {r4, r5, r6, lr}
   21688:	b.w	47ec <setlocale@plt>
   2168c:	ldr	r1, [pc, #68]	; (216d4 <error@@Base+0x5c00>)
   2168e:	add	r1, pc
   21690:	blx	47f0 <setlocale@plt+0x4>
   21694:	cmp	r0, #0
   21696:	bne.n	21622 <error@@Base+0x5b4e>
   21698:	b.n	2166c <error@@Base+0x5b98>
   2169a:	blx	4b40 <__stack_chk_fail@plt>
   2169e:	nop
   216a0:	lsls	r4, r6, #17
   216a2:	movs	r4, r0
   216a4:	lsls	r4, r2, #22
   216a6:	movs	r0, r0
   216a8:	lsrs	r6, r3, #10
   216aa:	movs	r4, r0
   216ac:	movs	r1, #208	; 0xd0
   216ae:	movs	r1, r0
   216b0:	movs	r2, #12
   216b2:	movs	r1, r0
   216b4:	movs	r1, #204	; 0xcc
   216b6:	movs	r1, r0
   216b8:	movs	r2, #4
   216ba:	movs	r1, r0
   216bc:	lsls	r6, r3, #16
   216be:	movs	r4, r0
   216c0:	lsls	r2, r0, #16
   216c2:	movs	r4, r0
   216c4:	adds	r6, r4, r3
   216c6:	movs	r1, r0
   216c8:	movs	r1, #174	; 0xae
   216ca:	movs	r1, r0
   216cc:	lsls	r4, r2, #15
   216ce:	movs	r4, r0
   216d0:	movs	r1, #152	; 0x98
   216d2:	movs	r1, r0
   216d4:	movs	r1, #150	; 0x96
   216d6:	movs	r1, r0
   216d8:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   216dc:	mov	r6, r2
   216de:	ldr	r2, [pc, #396]	; (2186c <error@@Base+0x5d98>)
   216e0:	mov	r5, r3
   216e2:	ldr	r3, [pc, #396]	; (21870 <error@@Base+0x5d9c>)
   216e4:	sub	sp, #132	; 0x84
   216e6:	add	r2, pc
   216e8:	mov	r4, r0
   216ea:	movs	r0, #1
   216ec:	mov	r7, r1
   216ee:	ldr	r3, [r2, r3]
   216f0:	ldr	r3, [r3, #0]
   216f2:	str	r3, [sp, #124]	; 0x7c
   216f4:	mov.w	r3, #0
   216f8:	bl	253b4 <error@@Base+0x98e0>
   216fc:	mov	r8, r0
   216fe:	cbz	r6, 21704 <error@@Base+0x5c30>
   21700:	movs	r3, #0
   21702:	str	r3, [r6, #0]
   21704:	cbz	r7, 2170a <error@@Base+0x5c36>
   21706:	movs	r3, #0
   21708:	str	r3, [r7, #0]
   2170a:	cmp	r4, #0
   2170c:	beq.w	2185a <error@@Base+0x5d86>
   21710:	ldr	r3, [r4, #12]
   21712:	cmp	r3, #0
   21714:	beq.w	2185a <error@@Base+0x5d86>
   21718:	ldr	r0, [r4, #0]
   2171a:	bl	f6f0 <PEM_write_bio_PrivateKey@plt+0xa6f4>
   2171e:	cmp	r0, #1
   21720:	bne.w	2185a <error@@Base+0x5d86>
   21724:	cmp.w	r8, #0
   21728:	beq.w	21860 <error@@Base+0x5d8c>
   2172c:	add.w	r9, sp, #60	; 0x3c
   21730:	mov	r1, r5
   21732:	movs	r3, #64	; 0x40
   21734:	ldr	r2, [sp, #168]	; 0xa8
   21736:	str	r3, [sp, #0]
   21738:	mov	r3, r9
   2173a:	bl	2555c <error@@Base+0x9a88>
   2173e:	mov	r5, r0
   21740:	cbz	r0, 21776 <error@@Base+0x5ca2>
   21742:	mov.w	r8, #0
   21746:	mov	r4, r8
   21748:	movs	r2, #64	; 0x40
   2174a:	mov	r0, r9
   2174c:	mov	r1, r2
   2174e:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   21752:	mov	r0, r4
   21754:	blx	4f24 <DSA_SIG_free@plt>
   21758:	mov	r0, r8
   2175a:	bl	e710 <PEM_write_bio_PrivateKey@plt+0x9714>
   2175e:	ldr	r2, [pc, #276]	; (21874 <error@@Base+0x5da0>)
   21760:	ldr	r3, [pc, #268]	; (21870 <error@@Base+0x5d9c>)
   21762:	add	r2, pc
   21764:	ldr	r3, [r2, r3]
   21766:	ldr	r2, [r3, #0]
   21768:	ldr	r3, [sp, #124]	; 0x7c
   2176a:	eors	r2, r3
   2176c:	bne.n	21866 <error@@Base+0x5d92>
   2176e:	mov	r0, r5
   21770:	add	sp, #132	; 0x84
   21772:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21776:	ldr	r2, [r4, #12]
   21778:	mov	r1, r8
   2177a:	mov	r0, r9
   2177c:	blx	4288 <DSA_do_sign@plt>
   21780:	mov	r4, r0
   21782:	cmp	r0, #0
   21784:	beq.n	2184c <error@@Base+0x5d78>
   21786:	add	r2, sp, #16
   21788:	add	r1, sp, #12
   2178a:	blx	4c04 <DSA_SIG_get0@plt>
   2178e:	ldr	r0, [sp, #12]
   21790:	blx	4438 <BN_num_bits@plt>
   21794:	movs	r1, #7
   21796:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   2179a:	adds	r1, r0, #7
   2179c:	ands.w	r1, r1, r0, asr #32
   217a0:	it	cc
   217a2:	movcc	r1, r0
   217a4:	ldr	r0, [sp, #16]
   217a6:	asrs	r5, r1, #3
   217a8:	blx	4438 <BN_num_bits@plt>
   217ac:	movs	r1, #7
   217ae:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   217b2:	adds	r3, r0, #7
   217b4:	bics.w	r0, r0, r0, asr #32
   217b8:	it	cs
   217ba:	movcs	r0, r3
   217bc:	cmp	r0, #167	; 0xa7
   217be:	it	ls
   217c0:	cmpls	r5, #20
   217c2:	mov.w	r8, r0, asr #3
   217c6:	itt	hi
   217c8:	movhi.w	r5, #4294967295	; 0xffffffff
   217cc:	movhi.w	r8, #0
   217d0:	bhi.n	21748 <error@@Base+0x5c74>
   217d2:	add.w	sl, sp, #20
   217d6:	movs	r2, #40	; 0x28
   217d8:	mov	r1, r2
   217da:	mov	r0, sl
   217dc:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   217e0:	rsb	r1, r5, #20
   217e4:	add	r1, sl
   217e6:	ldr	r0, [sp, #12]
   217e8:	blx	4d4c <BN_bn2bin@plt>
   217ec:	rsb	r1, r8, #40	; 0x28
   217f0:	add	r1, sl
   217f2:	ldr	r0, [sp, #16]
   217f4:	blx	4d4c <BN_bn2bin@plt>
   217f8:	bl	e5f4 <PEM_write_bio_PrivateKey@plt+0x95f8>
   217fc:	mov	r8, r0
   217fe:	cbz	r0, 21854 <error@@Base+0x5d80>
   21800:	ldr	r1, [pc, #116]	; (21878 <error@@Base+0x5da4>)
   21802:	add	r1, pc
   21804:	bl	150f8 <PEM_write_bio_PrivateKey@plt+0x100fc>
   21808:	mov	r5, r0
   2180a:	cmp	r0, #0
   2180c:	bne.n	21748 <error@@Base+0x5c74>
   2180e:	mov	r1, sl
   21810:	movs	r2, #40	; 0x28
   21812:	mov	r0, r8
   21814:	bl	15074 <PEM_write_bio_PrivateKey@plt+0x10078>
   21818:	mov	r5, r0
   2181a:	cmp	r0, #0
   2181c:	bne.n	21748 <error@@Base+0x5c74>
   2181e:	mov	r0, r8
   21820:	bl	ea04 <PEM_write_bio_PrivateKey@plt+0x9a08>
   21824:	mov	sl, r0
   21826:	cbz	r7, 21842 <error@@Base+0x5d6e>
   21828:	blx	4b10 <malloc@plt>
   2182c:	mov	fp, r0
   2182e:	str	r0, [r7, #0]
   21830:	cbz	r0, 21854 <error@@Base+0x5d80>
   21832:	mov	r0, r8
   21834:	bl	eacc <PEM_write_bio_PrivateKey@plt+0x9ad0>
   21838:	mov	r2, sl
   2183a:	mov	r1, r0
   2183c:	mov	r0, fp
   2183e:	blx	47e0 <memcpy@plt>
   21842:	cmp	r6, #0
   21844:	beq.n	21748 <error@@Base+0x5c74>
   21846:	str.w	sl, [r6]
   2184a:	b.n	21748 <error@@Base+0x5c74>
   2184c:	mov	r8, r0
   2184e:	mvn.w	r5, #21
   21852:	b.n	21748 <error@@Base+0x5c74>
   21854:	mvn.w	r5, #1
   21858:	b.n	21748 <error@@Base+0x5c74>
   2185a:	mvn.w	r5, #9
   2185e:	b.n	2175e <error@@Base+0x5c8a>
   21860:	mov.w	r5, #4294967295	; 0xffffffff
   21864:	b.n	2175e <error@@Base+0x5c8a>
   21866:	blx	4b40 <__stack_chk_fail@plt>
   2186a:	nop
   2186c:	lsls	r6, r3, #13
   2186e:	movs	r4, r0
   21870:	lsls	r4, r2, #22
   21872:	movs	r0, r0
   21874:	lsls	r2, r4, #11
   21876:	movs	r4, r0
   21878:	cdp2	0, 5, cr0, cr14, cr0, {0}
   2187c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21880:	sub	sp, #100	; 0x64
   21882:	mov	r7, r2
   21884:	ldr	r2, [pc, #496]	; (21a78 <error@@Base+0x5fa4>)
   21886:	str	r3, [sp, #12]
   21888:	mov	r5, r0
   2188a:	ldr	r3, [pc, #496]	; (21a7c <error@@Base+0x5fa8>)
   2188c:	add	r2, pc
   2188e:	movs	r0, #1
   21890:	movs	r4, #0
   21892:	mov	r6, r1
   21894:	ldr	r3, [r2, r3]
   21896:	ldr	r3, [r3, #0]
   21898:	str	r3, [sp, #92]	; 0x5c
   2189a:	mov.w	r3, #0
   2189e:	str	r4, [sp, #16]
   218a0:	bl	253b4 <error@@Base+0x98e0>
   218a4:	str	r4, [sp, #24]
   218a6:	cmp	r5, #0
   218a8:	beq.w	21a28 <error@@Base+0x5f54>
   218ac:	ldr	r3, [r5, #12]
   218ae:	cmp	r3, #0
   218b0:	beq.w	21a28 <error@@Base+0x5f54>
   218b4:	mov	r9, r0
   218b6:	ldr	r0, [r5, #0]
   218b8:	bl	f6f0 <PEM_write_bio_PrivateKey@plt+0xa6f4>
   218bc:	cmp	r0, #1
   218be:	bne.w	21a28 <error@@Base+0x5f54>
   218c2:	clz	r4, r7
   218c6:	lsrs	r4, r4, #5
   218c8:	cmp	r6, #0
   218ca:	it	eq
   218cc:	moveq	r4, #1
   218ce:	cmp	r4, #0
   218d0:	bne.w	21a28 <error@@Base+0x5f54>
   218d4:	cmp.w	r9, #0
   218d8:	beq.w	21a2e <error@@Base+0x5f5a>
   218dc:	mov	r0, r6
   218de:	mov	r1, r7
   218e0:	bl	e634 <PEM_write_bio_PrivateKey@plt+0x9638>
   218e4:	mov	r6, r0
   218e6:	cmp	r0, #0
   218e8:	beq.w	21a42 <error@@Base+0x5f6e>
   218ec:	add	r1, sp, #24
   218ee:	mov	r2, r4
   218f0:	bl	14a70 <PEM_write_bio_PrivateKey@plt+0xfa74>
   218f4:	cbz	r0, 2195a <error@@Base+0x5e86>
   218f6:	movs	r4, #0
   218f8:	add.w	fp, sp, #28
   218fc:	mvn.w	r7, #3
   21900:	mov	r8, r4
   21902:	mov	sl, r4
   21904:	movs	r2, #64	; 0x40
   21906:	mov	r0, fp
   21908:	mov	r1, r2
   2190a:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   2190e:	mov	r0, sl
   21910:	blx	4f24 <DSA_SIG_free@plt>
   21914:	mov	r0, r8
   21916:	blx	4648 <BN_clear_free@plt+0x4>
   2191a:	mov	r0, r4
   2191c:	blx	4648 <BN_clear_free@plt+0x4>
   21920:	mov	r0, r6
   21922:	bl	e710 <PEM_write_bio_PrivateKey@plt+0x9714>
   21926:	ldr	r0, [sp, #24]
   21928:	blx	453c <free@plt+0x4>
   2192c:	ldr	r0, [sp, #16]
   2192e:	cbz	r0, 21940 <error@@Base+0x5e6c>
   21930:	ldr	r1, [sp, #20]
   21932:	mov.w	r2, #4294967295	; 0xffffffff
   21936:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   2193a:	ldr	r0, [sp, #16]
   2193c:	blx	453c <free@plt+0x4>
   21940:	ldr	r2, [pc, #316]	; (21a80 <error@@Base+0x5fac>)
   21942:	ldr	r3, [pc, #312]	; (21a7c <error@@Base+0x5fa8>)
   21944:	add	r2, pc
   21946:	ldr	r3, [r2, r3]
   21948:	ldr	r2, [r3, #0]
   2194a:	ldr	r3, [sp, #92]	; 0x5c
   2194c:	eors	r2, r3
   2194e:	bne.w	21a72 <error@@Base+0x5f9e>
   21952:	mov	r0, r7
   21954:	add	sp, #100	; 0x64
   21956:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2195a:	add	r2, sp, #20
   2195c:	add	r1, sp, #16
   2195e:	mov	r0, r6
   21960:	bl	149ec <PEM_write_bio_PrivateKey@plt+0xf9f0>
   21964:	mov	r4, r0
   21966:	cmp	r0, #0
   21968:	bne.n	218f6 <error@@Base+0x5e22>
   2196a:	ldr	r0, [pc, #280]	; (21a84 <error@@Base+0x5fb0>)
   2196c:	ldr	r1, [sp, #24]
   2196e:	add	r0, pc
   21970:	blx	4f60 <strcmp@plt>
   21974:	cbz	r0, 21984 <error@@Base+0x5eb0>
   21976:	add.w	fp, sp, #28
   2197a:	mvn.w	r7, #12
   2197e:	mov	r8, r4
   21980:	mov	sl, r4
   21982:	b.n	21904 <error@@Base+0x5e30>
   21984:	mov	r0, r6
   21986:	bl	ea04 <PEM_write_bio_PrivateKey@plt+0x9a08>
   2198a:	cmp	r0, #0
   2198c:	bne.n	21a18 <error@@Base+0x5f44>
   2198e:	ldr	r3, [sp, #20]
   21990:	cmp	r3, #40	; 0x28
   21992:	bne.n	218f6 <error@@Base+0x5e22>
   21994:	blx	4094 <DSA_SIG_new@plt>
   21998:	mov	sl, r0
   2199a:	cmp	r0, #0
   2199c:	beq.n	21a34 <error@@Base+0x5f60>
   2199e:	blx	48fc <BN_new@plt>
   219a2:	mov	r8, r0
   219a4:	cmp	r0, #0
   219a6:	beq.n	21a52 <error@@Base+0x5f7e>
   219a8:	blx	48fc <BN_new@plt>
   219ac:	mov	r4, r0
   219ae:	cmp	r0, #0
   219b0:	beq.n	21a5e <error@@Base+0x5f8a>
   219b2:	ldr	r0, [sp, #16]
   219b4:	mov	r2, r8
   219b6:	movs	r1, #20
   219b8:	blx	4338 <BN_bin2bn@plt>
   219bc:	cmp	r0, #0
   219be:	beq.n	21a48 <error@@Base+0x5f74>
   219c0:	ldr	r0, [sp, #16]
   219c2:	movs	r1, #20
   219c4:	mov	r2, r4
   219c6:	add	r0, r1
   219c8:	blx	4338 <BN_bin2bn@plt>
   219cc:	cmp	r0, #0
   219ce:	beq.n	21a48 <error@@Base+0x5f74>
   219d0:	mov	r2, r4
   219d2:	mov	r1, r8
   219d4:	mov	r0, sl
   219d6:	blx	41ec <DSA_SIG_set0@plt>
   219da:	cbz	r0, 21a48 <error@@Base+0x5f74>
   219dc:	add.w	fp, sp, #28
   219e0:	movs	r0, #64	; 0x40
   219e2:	ldr	r1, [sp, #12]
   219e4:	movs	r4, #0
   219e6:	str	r0, [sp, #0]
   219e8:	mov	r3, fp
   219ea:	ldr	r2, [sp, #136]	; 0x88
   219ec:	movs	r0, #1
   219ee:	bl	2555c <error@@Base+0x9a88>
   219f2:	mov	r8, r4
   219f4:	mov	r7, r0
   219f6:	cmp	r0, #0
   219f8:	bne.n	21904 <error@@Base+0x5e30>
   219fa:	ldr	r3, [r5, #12]
   219fc:	mov	r1, r9
   219fe:	mov	r2, sl
   21a00:	mov	r0, fp
   21a02:	blx	4c40 <DSA_do_verify@plt>
   21a06:	cbz	r0, 21a68 <error@@Base+0x5f94>
   21a08:	cmp	r0, #1
   21a0a:	mov.w	r4, #0
   21a0e:	mov	r8, r4
   21a10:	it	ne
   21a12:	mvnne.w	r7, #21
   21a16:	b.n	21904 <error@@Base+0x5e30>
   21a18:	movs	r4, #0
   21a1a:	add.w	fp, sp, #28
   21a1e:	mvn.w	r7, #22
   21a22:	mov	r8, r4
   21a24:	mov	sl, r4
   21a26:	b.n	21904 <error@@Base+0x5e30>
   21a28:	mvn.w	r7, #9
   21a2c:	b.n	21940 <error@@Base+0x5e6c>
   21a2e:	mov.w	r7, #4294967295	; 0xffffffff
   21a32:	b.n	21940 <error@@Base+0x5e6c>
   21a34:	add.w	fp, sp, #28
   21a38:	mov	r4, r0
   21a3a:	mov	r8, r0
   21a3c:	mvn.w	r7, #1
   21a40:	b.n	21904 <error@@Base+0x5e30>
   21a42:	mvn.w	r7, #1
   21a46:	b.n	21940 <error@@Base+0x5e6c>
   21a48:	add.w	fp, sp, #28
   21a4c:	mvn.w	r7, #21
   21a50:	b.n	21904 <error@@Base+0x5e30>
   21a52:	add.w	fp, sp, #28
   21a56:	mov	r4, r0
   21a58:	mvn.w	r7, #1
   21a5c:	b.n	21904 <error@@Base+0x5e30>
   21a5e:	add.w	fp, sp, #28
   21a62:	mvn.w	r7, #1
   21a66:	b.n	21904 <error@@Base+0x5e30>
   21a68:	mov	r4, r0
   21a6a:	mvn.w	r7, #20
   21a6e:	mov	r8, r0
   21a70:	b.n	21904 <error@@Base+0x5e30>
   21a72:	blx	4b40 <__stack_chk_fail@plt>
   21a76:	nop
   21a78:	lsls	r0, r7, #6
   21a7a:	movs	r4, r0
   21a7c:	lsls	r4, r2, #22
   21a7e:	movs	r0, r0
   21a80:	lsls	r0, r0, #4
   21a82:	movs	r4, r0
   21a84:	ldc2l	0, cr0, [r2]
   21a88:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21a8c:	mov	r7, r1
   21a8e:	ldr	r1, [pc, #364]	; (21bfc <error@@Base+0x6128>)
   21a90:	mov	r8, r3
   21a92:	ldr	r3, [pc, #364]	; (21c00 <error@@Base+0x612c>)
   21a94:	sub	sp, #100	; 0x64
   21a96:	add	r1, pc
   21a98:	mov	r4, r0
   21a9a:	mov	r6, r2
   21a9c:	ldr	r3, [r1, r3]
   21a9e:	ldr	r3, [r3, #0]
   21aa0:	str	r3, [sp, #92]	; 0x5c
   21aa2:	mov.w	r3, #0
   21aa6:	cbz	r2, 21aac <error@@Base+0x5fd8>
   21aa8:	movs	r3, #0
   21aaa:	str	r3, [r2, #0]
   21aac:	cbz	r7, 21ab2 <error@@Base+0x5fde>
   21aae:	movs	r3, #0
   21ab0:	str	r3, [r7, #0]
   21ab2:	cmp	r4, #0
   21ab4:	beq.w	21bec <error@@Base+0x6118>
   21ab8:	ldr	r3, [r4, #20]
   21aba:	cmp	r3, #0
   21abc:	beq.w	21bec <error@@Base+0x6118>
   21ac0:	ldr	r0, [r4, #0]
   21ac2:	bl	f6f0 <PEM_write_bio_PrivateKey@plt+0xa6f4>
   21ac6:	cmp	r0, #2
   21ac8:	bne.w	21bec <error@@Base+0x6118>
   21acc:	ldr	r0, [r4, #16]
   21ace:	bl	f7fc <PEM_write_bio_PrivateKey@plt+0xa800>
   21ad2:	adds	r3, r0, #1
   21ad4:	mov	r5, r0
   21ad6:	beq.w	21bf2 <error@@Base+0x611e>
   21ada:	bl	253b4 <error@@Base+0x98e0>
   21ade:	mov	r9, r0
   21ae0:	cmp	r0, #0
   21ae2:	beq.w	21bf2 <error@@Base+0x611e>
   21ae6:	add.w	sl, sp, #28
   21aea:	mov	r0, r5
   21aec:	movs	r2, #64	; 0x40
   21aee:	mov	r1, r8
   21af0:	str	r2, [sp, #0]
   21af2:	mov	r3, sl
   21af4:	ldr	r2, [sp, #136]	; 0x88
   21af6:	bl	2555c <error@@Base+0x9a88>
   21afa:	mov	r5, r0
   21afc:	cbz	r0, 21b3a <error@@Base+0x6066>
   21afe:	mov.w	r9, #0
   21b02:	mov	fp, r9
   21b04:	mov	r8, r9
   21b06:	movs	r2, #64	; 0x40
   21b08:	mov	r0, sl
   21b0a:	mov	r1, r2
   21b0c:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   21b10:	mov	r0, fp
   21b12:	bl	e710 <PEM_write_bio_PrivateKey@plt+0x9714>
   21b16:	mov	r0, r9
   21b18:	bl	e710 <PEM_write_bio_PrivateKey@plt+0x9714>
   21b1c:	mov	r0, r8
   21b1e:	blx	4d64 <ECDSA_SIG_free@plt>
   21b22:	ldr	r2, [pc, #224]	; (21c04 <error@@Base+0x6130>)
   21b24:	ldr	r3, [pc, #216]	; (21c00 <error@@Base+0x612c>)
   21b26:	add	r2, pc
   21b28:	ldr	r3, [r2, r3]
   21b2a:	ldr	r2, [r3, #0]
   21b2c:	ldr	r3, [sp, #92]	; 0x5c
   21b2e:	eors	r2, r3
   21b30:	bne.n	21bf8 <error@@Base+0x6124>
   21b32:	mov	r0, r5
   21b34:	add	sp, #100	; 0x64
   21b36:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21b3a:	ldr	r2, [r4, #20]
   21b3c:	mov	r1, r9
   21b3e:	mov	r0, sl
   21b40:	blx	4e28 <ECDSA_do_sign@plt>
   21b44:	mov	r8, r0
   21b46:	cmp	r0, #0
   21b48:	beq.n	21bda <error@@Base+0x6106>
   21b4a:	bl	e5f4 <PEM_write_bio_PrivateKey@plt+0x95f8>
   21b4e:	mov	r9, r0
   21b50:	cmp	r0, #0
   21b52:	beq.n	21be4 <error@@Base+0x6110>
   21b54:	bl	e5f4 <PEM_write_bio_PrivateKey@plt+0x95f8>
   21b58:	mov	fp, r0
   21b5a:	cmp	r0, #0
   21b5c:	beq.n	21bd4 <error@@Base+0x6100>
   21b5e:	add	r2, sp, #24
   21b60:	add	r1, sp, #20
   21b62:	mov	r0, r8
   21b64:	blx	41a4 <ECDSA_SIG_get0@plt>
   21b68:	ldr	r1, [sp, #20]
   21b6a:	mov	r0, r9
   21b6c:	bl	15a70 <PEM_write_bio_PrivateKey@plt+0x10a74>
   21b70:	mov	r5, r0
   21b72:	cmp	r0, #0
   21b74:	bne.n	21b06 <error@@Base+0x6032>
   21b76:	ldr	r1, [sp, #24]
   21b78:	mov	r0, r9
   21b7a:	bl	15a70 <PEM_write_bio_PrivateKey@plt+0x10a74>
   21b7e:	mov	r5, r0
   21b80:	cmp	r0, #0
   21b82:	bne.n	21b06 <error@@Base+0x6032>
   21b84:	mov	r0, r4
   21b86:	bl	f370 <PEM_write_bio_PrivateKey@plt+0xa374>
   21b8a:	mov	r1, r0
   21b8c:	mov	r0, fp
   21b8e:	bl	150f8 <PEM_write_bio_PrivateKey@plt+0x100fc>
   21b92:	mov	r5, r0
   21b94:	cmp	r0, #0
   21b96:	bne.n	21b06 <error@@Base+0x6032>
   21b98:	mov	r1, r9
   21b9a:	mov	r0, fp
   21b9c:	bl	15118 <PEM_write_bio_PrivateKey@plt+0x1011c>
   21ba0:	mov	r5, r0
   21ba2:	cmp	r0, #0
   21ba4:	bne.n	21b06 <error@@Base+0x6032>
   21ba6:	mov	r0, fp
   21ba8:	bl	ea04 <PEM_write_bio_PrivateKey@plt+0x9a08>
   21bac:	mov	r4, r0
   21bae:	cbz	r7, 21bcc <error@@Base+0x60f8>
   21bb0:	blx	4b10 <malloc@plt>
   21bb4:	str	r0, [r7, #0]
   21bb6:	str	r0, [sp, #12]
   21bb8:	cbz	r0, 21bd4 <error@@Base+0x6100>
   21bba:	mov	r0, fp
   21bbc:	bl	eacc <PEM_write_bio_PrivateKey@plt+0x9ad0>
   21bc0:	ldr	r3, [sp, #12]
   21bc2:	mov	r2, r4
   21bc4:	mov	r1, r0
   21bc6:	mov	r0, r3
   21bc8:	blx	47e0 <memcpy@plt>
   21bcc:	cmp	r6, #0
   21bce:	beq.n	21b06 <error@@Base+0x6032>
   21bd0:	str	r4, [r6, #0]
   21bd2:	b.n	21b06 <error@@Base+0x6032>
   21bd4:	mvn.w	r5, #1
   21bd8:	b.n	21b06 <error@@Base+0x6032>
   21bda:	mov	r9, r0
   21bdc:	mov	fp, r0
   21bde:	mvn.w	r5, #21
   21be2:	b.n	21b06 <error@@Base+0x6032>
   21be4:	mov	fp, r0
   21be6:	mvn.w	r5, #1
   21bea:	b.n	21b06 <error@@Base+0x6032>
   21bec:	mvn.w	r5, #9
   21bf0:	b.n	21b22 <error@@Base+0x604e>
   21bf2:	mov.w	r5, #4294967295	; 0xffffffff
   21bf6:	b.n	21b22 <error@@Base+0x604e>
   21bf8:	blx	4b40 <__stack_chk_fail@plt>
   21bfc:	vaddl.u32	q0, d14, d3
   21c00:	lsls	r4, r2, #22
   21c02:	movs	r0, r0
   21c04:	vhadd.u16	d0, d14, d3
   21c08:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21c0c:	mov	r7, r2
   21c0e:	ldr	r2, [pc, #440]	; (21dc8 <error@@Base+0x62f4>)
   21c10:	mov	r8, r3
   21c12:	ldr	r3, [pc, #440]	; (21dcc <error@@Base+0x62f8>)
   21c14:	sub	sp, #100	; 0x64
   21c16:	add	r2, pc
   21c18:	mov	r4, r0
   21c1a:	movs	r0, #0
   21c1c:	ldr	r3, [r2, r3]
   21c1e:	ldr	r3, [r3, #0]
   21c20:	str	r3, [sp, #92]	; 0x5c
   21c22:	mov.w	r3, #0
   21c26:	strd	r0, r0, [sp, #12]
   21c2a:	strd	r0, r0, [sp, #20]
   21c2e:	cmp	r4, #0
   21c30:	beq.w	21d96 <error@@Base+0x62c2>
   21c34:	ldr	r3, [r4, #20]
   21c36:	cmp	r3, #0
   21c38:	beq.w	21d96 <error@@Base+0x62c2>
   21c3c:	ldr	r0, [r4, #0]
   21c3e:	mov	r6, r1
   21c40:	bl	f6f0 <PEM_write_bio_PrivateKey@plt+0xa6f4>
   21c44:	cmp	r0, #2
   21c46:	bne.w	21d96 <error@@Base+0x62c2>
   21c4a:	clz	r0, r7
   21c4e:	lsrs	r0, r0, #5
   21c50:	cmp	r6, #0
   21c52:	ite	ne
   21c54:	movne	r5, r0
   21c56:	moveq	r5, #1
   21c58:	cmp	r5, #0
   21c5a:	bne.w	21d96 <error@@Base+0x62c2>
   21c5e:	ldr	r0, [r4, #16]
   21c60:	bl	f7fc <PEM_write_bio_PrivateKey@plt+0xa800>
   21c64:	cmp.w	r0, #4294967295	; 0xffffffff
   21c68:	mov	r9, r0
   21c6a:	beq.w	21d9c <error@@Base+0x62c8>
   21c6e:	bl	253b4 <error@@Base+0x98e0>
   21c72:	mov	sl, r0
   21c74:	cmp	r0, #0
   21c76:	beq.w	21d9c <error@@Base+0x62c8>
   21c7a:	mov	r0, r6
   21c7c:	mov	r1, r7
   21c7e:	bl	e634 <PEM_write_bio_PrivateKey@plt+0x9638>
   21c82:	mov	r6, r0
   21c84:	cmp	r0, #0
   21c86:	beq.w	21da2 <error@@Base+0x62ce>
   21c8a:	add	r1, sp, #24
   21c8c:	mov	r2, r5
   21c8e:	bl	14a70 <PEM_write_bio_PrivateKey@plt+0xfa74>
   21c92:	cbz	r0, 21ce4 <error@@Base+0x6210>
   21c94:	add.w	fp, sp, #28
   21c98:	mvn.w	r5, #3
   21c9c:	movs	r7, #0
   21c9e:	movs	r2, #64	; 0x40
   21ca0:	mov	r0, fp
   21ca2:	mov	r1, r2
   21ca4:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   21ca8:	ldr	r0, [sp, #20]
   21caa:	bl	e710 <PEM_write_bio_PrivateKey@plt+0x9714>
   21cae:	mov	r0, r6
   21cb0:	bl	e710 <PEM_write_bio_PrivateKey@plt+0x9714>
   21cb4:	mov	r0, r7
   21cb6:	blx	4d64 <ECDSA_SIG_free@plt>
   21cba:	ldr	r0, [sp, #12]
   21cbc:	blx	4648 <BN_clear_free@plt+0x4>
   21cc0:	ldr	r0, [sp, #16]
   21cc2:	blx	4648 <BN_clear_free@plt+0x4>
   21cc6:	ldr	r0, [sp, #24]
   21cc8:	blx	453c <free@plt+0x4>
   21ccc:	ldr	r2, [pc, #256]	; (21dd0 <error@@Base+0x62fc>)
   21cce:	ldr	r3, [pc, #252]	; (21dcc <error@@Base+0x62f8>)
   21cd0:	add	r2, pc
   21cd2:	ldr	r3, [r2, r3]
   21cd4:	ldr	r2, [r3, #0]
   21cd6:	ldr	r3, [sp, #92]	; 0x5c
   21cd8:	eors	r2, r3
   21cda:	bne.n	21dbc <error@@Base+0x62e8>
   21cdc:	mov	r0, r5
   21cde:	add	sp, #100	; 0x64
   21ce0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21ce4:	add	r1, sp, #20
   21ce6:	mov	r0, r6
   21ce8:	bl	15144 <PEM_write_bio_PrivateKey@plt+0x10148>
   21cec:	cmp	r0, #0
   21cee:	bne.n	21c94 <error@@Base+0x61c0>
   21cf0:	mov	r0, r4
   21cf2:	bl	f370 <PEM_write_bio_PrivateKey@plt+0xa374>
   21cf6:	ldr	r1, [sp, #24]
   21cf8:	blx	4f60 <strcmp@plt>
   21cfc:	cbz	r0, 21d0a <error@@Base+0x6236>
   21cfe:	add.w	fp, sp, #28
   21d02:	mvn.w	r5, #12
   21d06:	movs	r7, #0
   21d08:	b.n	21c9e <error@@Base+0x61ca>
   21d0a:	mov	r0, r6
   21d0c:	bl	ea04 <PEM_write_bio_PrivateKey@plt+0x9a08>
   21d10:	cmp	r0, #0
   21d12:	bne.n	21d8a <error@@Base+0x62b6>
   21d14:	ldr	r0, [sp, #20]
   21d16:	add	r1, sp, #12
   21d18:	bl	158c8 <PEM_write_bio_PrivateKey@plt+0x108cc>
   21d1c:	cmp	r0, #0
   21d1e:	bne.n	21c94 <error@@Base+0x61c0>
   21d20:	ldr	r0, [sp, #20]
   21d22:	add	r1, sp, #16
   21d24:	bl	158c8 <PEM_write_bio_PrivateKey@plt+0x108cc>
   21d28:	mov	r5, r0
   21d2a:	cmp	r0, #0
   21d2c:	bne.n	21c94 <error@@Base+0x61c0>
   21d2e:	blx	4738 <ECDSA_SIG_new@plt>
   21d32:	mov	r7, r0
   21d34:	cmp	r0, #0
   21d36:	beq.n	21db2 <error@@Base+0x62de>
   21d38:	ldrd	r1, r2, [sp, #12]
   21d3c:	blx	4da0 <ECDSA_SIG_set0@plt>
   21d40:	cbz	r0, 21da8 <error@@Base+0x62d4>
   21d42:	ldr	r0, [sp, #20]
   21d44:	add.w	fp, sp, #28
   21d48:	strd	r5, r5, [sp, #12]
   21d4c:	bl	ea04 <PEM_write_bio_PrivateKey@plt+0x9a08>
   21d50:	mvn.w	r5, #22
   21d54:	cmp	r0, #0
   21d56:	bne.n	21c9e <error@@Base+0x61ca>
   21d58:	add.w	fp, sp, #28
   21d5c:	movs	r2, #64	; 0x40
   21d5e:	mov	r1, r8
   21d60:	str	r2, [sp, #0]
   21d62:	mov	r0, r9
   21d64:	ldr	r2, [sp, #136]	; 0x88
   21d66:	mov	r3, fp
   21d68:	bl	2555c <error@@Base+0x9a88>
   21d6c:	mov	r5, r0
   21d6e:	cmp	r0, #0
   21d70:	bne.n	21c9e <error@@Base+0x61ca>
   21d72:	ldr	r3, [r4, #20]
   21d74:	mov	r1, sl
   21d76:	mov	r2, r7
   21d78:	mov	r0, fp
   21d7a:	blx	46f0 <ECDSA_do_verify@plt>
   21d7e:	cbz	r0, 21dc0 <error@@Base+0x62ec>
   21d80:	cmp	r0, #1
   21d82:	it	ne
   21d84:	mvnne.w	r5, #21
   21d88:	b.n	21c9e <error@@Base+0x61ca>
   21d8a:	add.w	fp, sp, #28
   21d8e:	mvn.w	r5, #22
   21d92:	movs	r7, #0
   21d94:	b.n	21c9e <error@@Base+0x61ca>
   21d96:	mvn.w	r5, #9
   21d9a:	b.n	21ccc <error@@Base+0x61f8>
   21d9c:	mov.w	r5, #4294967295	; 0xffffffff
   21da0:	b.n	21ccc <error@@Base+0x61f8>
   21da2:	mvn.w	r5, #1
   21da6:	b.n	21ccc <error@@Base+0x61f8>
   21da8:	add.w	fp, sp, #28
   21dac:	mvn.w	r5, #21
   21db0:	b.n	21c9e <error@@Base+0x61ca>
   21db2:	add.w	fp, sp, #28
   21db6:	mvn.w	r5, #1
   21dba:	b.n	21c9e <error@@Base+0x61ca>
   21dbc:	blx	4b40 <__stack_chk_fail@plt>
   21dc0:	mvn.w	r5, #20
   21dc4:	b.n	21c9e <error@@Base+0x61ca>
   21dc6:	nop
   21dc8:	cdp2	0, 2, cr0, cr14, cr3, {0}
   21dcc:	lsls	r4, r2, #22
   21dce:	movs	r0, r0
   21dd0:	ldc2l	0, cr0, [r4, #-12]!
   21dd4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21dd8:	mov	r7, r2
   21dda:	vpush	{d8}
   21dde:	mov	sl, r3
   21de0:	ldr	r2, [pc, #760]	; (220dc <error@@Base+0x6608>)
   21de2:	mov	r4, r0
   21de4:	ldr	r3, [pc, #760]	; (220e0 <error@@Base+0x660c>)
   21de6:	mov	r5, r1
   21de8:	add	r2, pc
   21dea:	sub	sp, #156	; 0x9c
   21dec:	ldr	r6, [sp, #208]	; 0xd0
   21dee:	str	r6, [sp, #16]
   21df0:	ldr	r3, [r2, r3]
   21df2:	ldr	r3, [r3, #0]
   21df4:	str	r3, [sp, #148]	; 0x94
   21df6:	mov.w	r3, #0
   21dfa:	movs	r3, #0
   21dfc:	strd	r3, r3, [sp, #32]
   21e00:	strd	r3, r3, [sp, #44]	; 0x2c
   21e04:	cbz	r6, 21e08 <error@@Base+0x6334>
   21e06:	str	r3, [r6, #0]
   21e08:	cmp	r4, #0
   21e0a:	beq.w	2207c <error@@Base+0x65a8>
   21e0e:	ldr	r3, [r4, #20]
   21e10:	cmp	r3, #0
   21e12:	beq.w	2207c <error@@Base+0x65a8>
   21e16:	ldr	r0, [r4, #0]
   21e18:	bl	f6f0 <PEM_write_bio_PrivateKey@plt+0xa6f4>
   21e1c:	cmp	r0, #10
   21e1e:	bne.w	2207c <error@@Base+0x65a8>
   21e22:	clz	r3, r7
   21e26:	lsrs	r3, r3, #5
   21e28:	cmp	r5, #0
   21e2a:	ite	ne
   21e2c:	movne	r6, r3
   21e2e:	moveq	r6, #1
   21e30:	cmp	r6, #0
   21e32:	bne.w	2207c <error@@Base+0x65a8>
   21e36:	ldr	r2, [r4, #16]
   21e38:	movw	r3, #415	; 0x19f
   21e3c:	cmp	r2, r3
   21e3e:	bne.w	22082 <error@@Base+0x65ae>
   21e42:	mov	r0, r5
   21e44:	mov	r1, r7
   21e46:	bl	e634 <PEM_write_bio_PrivateKey@plt+0x9638>
   21e4a:	mov	r5, r0
   21e4c:	cmp	r0, #0
   21e4e:	beq.w	22092 <error@@Base+0x65be>
   21e52:	add	r1, sp, #48	; 0x30
   21e54:	mov	r2, r6
   21e56:	bl	14a70 <PEM_write_bio_PrivateKey@plt+0xfa74>
   21e5a:	cmp	r0, #0
   21e5c:	beq.n	21f00 <error@@Base+0x642c>
   21e5e:	add.w	r7, sp, #31
   21e62:	add.w	r8, sp, #40	; 0x28
   21e66:	movs	r6, #0
   21e68:	mvn.w	fp, #3
   21e6c:	mov	r9, r6
   21e6e:	str	r6, [sp, #12]
   21e70:	add	r3, sp, #52	; 0x34
   21e72:	add.w	sl, sp, #116	; 0x74
   21e76:	vmov	s16, r3
   21e7a:	add	r3, sp, #84	; 0x54
   21e7c:	str	r3, [sp, #8]
   21e7e:	movs	r2, #1
   21e80:	mov	r0, r7
   21e82:	mov	r1, r2
   21e84:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   21e88:	movs	r2, #4
   21e8a:	mov	r1, r2
   21e8c:	mov	r0, r8
   21e8e:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   21e92:	movs	r2, #32
   21e94:	mov	r1, r2
   21e96:	vmov	r0, s16
   21e9a:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   21e9e:	movs	r2, #32
   21ea0:	mov	r1, r2
   21ea2:	mov	r0, sl
   21ea4:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   21ea8:	movs	r2, #32
   21eaa:	mov	r1, r2
   21eac:	ldr	r0, [sp, #8]
   21eae:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   21eb2:	mov	r0, r6
   21eb4:	bl	145d0 <PEM_write_bio_PrivateKey@plt+0xf5d4>
   21eb8:	mov	r0, r9
   21eba:	bl	e710 <PEM_write_bio_PrivateKey@plt+0x9714>
   21ebe:	ldr	r0, [sp, #44]	; 0x2c
   21ec0:	bl	e710 <PEM_write_bio_PrivateKey@plt+0x9714>
   21ec4:	mov	r0, r5
   21ec6:	bl	e710 <PEM_write_bio_PrivateKey@plt+0x9714>
   21eca:	ldr	r0, [sp, #12]
   21ecc:	blx	4d64 <ECDSA_SIG_free@plt>
   21ed0:	ldr	r0, [sp, #32]
   21ed2:	blx	4648 <BN_clear_free@plt+0x4>
   21ed6:	ldr	r0, [sp, #36]	; 0x24
   21ed8:	blx	4648 <BN_clear_free@plt+0x4>
   21edc:	ldr	r0, [sp, #48]	; 0x30
   21ede:	blx	453c <free@plt+0x4>
   21ee2:	ldr	r2, [pc, #512]	; (220e4 <error@@Base+0x6610>)
   21ee4:	ldr	r3, [pc, #504]	; (220e0 <error@@Base+0x660c>)
   21ee6:	add	r2, pc
   21ee8:	ldr	r3, [r2, r3]
   21eea:	ldr	r2, [r3, #0]
   21eec:	ldr	r3, [sp, #148]	; 0x94
   21eee:	eors	r2, r3
   21ef0:	bne.w	220ae <error@@Base+0x65da>
   21ef4:	mov	r0, fp
   21ef6:	add	sp, #156	; 0x9c
   21ef8:	vpop	{d8}
   21efc:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21f00:	add	r1, sp, #44	; 0x2c
   21f02:	mov	r0, r5
   21f04:	bl	15144 <PEM_write_bio_PrivateKey@plt+0x10148>
   21f08:	cmp	r0, #0
   21f0a:	bne.n	21e5e <error@@Base+0x638a>
   21f0c:	add.w	r7, sp, #31
   21f10:	mov	r0, r5
   21f12:	mov	r1, r7
   21f14:	bl	14760 <PEM_write_bio_PrivateKey@plt+0xf764>
   21f18:	cmp	r0, #0
   21f1a:	bne.n	21e62 <error@@Base+0x638e>
   21f1c:	add.w	r8, sp, #40	; 0x28
   21f20:	mov	r0, r5
   21f22:	mov	r1, r8
   21f24:	bl	1470c <PEM_write_bio_PrivateKey@plt+0xf710>
   21f28:	cmp	r0, #0
   21f2a:	bne.n	21e66 <error@@Base+0x6392>
   21f2c:	mov	r0, r4
   21f2e:	bl	f370 <PEM_write_bio_PrivateKey@plt+0xa374>
   21f32:	ldr	r1, [sp, #48]	; 0x30
   21f34:	blx	4f60 <strcmp@plt>
   21f38:	mov	r6, r0
   21f3a:	cbz	r0, 21f48 <error@@Base+0x6474>
   21f3c:	movs	r6, #0
   21f3e:	mvn.w	fp, #12
   21f42:	mov	r9, r6
   21f44:	str	r6, [sp, #12]
   21f46:	b.n	21e70 <error@@Base+0x639c>
   21f48:	mov	r0, r5
   21f4a:	bl	ea04 <PEM_write_bio_PrivateKey@plt+0x9a08>
   21f4e:	cmp	r0, #0
   21f50:	bne.w	22088 <error@@Base+0x65b4>
   21f54:	ldr	r0, [sp, #44]	; 0x2c
   21f56:	add	r1, sp, #32
   21f58:	bl	158c8 <PEM_write_bio_PrivateKey@plt+0x108cc>
   21f5c:	cmp	r0, #0
   21f5e:	bne.n	21e66 <error@@Base+0x6392>
   21f60:	ldr	r0, [sp, #44]	; 0x2c
   21f62:	add	r1, sp, #36	; 0x24
   21f64:	bl	158c8 <PEM_write_bio_PrivateKey@plt+0x108cc>
   21f68:	mov	r6, r0
   21f6a:	cmp	r0, #0
   21f6c:	bne.w	21e66 <error@@Base+0x6392>
   21f70:	blx	4738 <ECDSA_SIG_new@plt>
   21f74:	str	r0, [sp, #12]
   21f76:	cmp	r0, #0
   21f78:	beq.w	22098 <error@@Base+0x65c4>
   21f7c:	ldrd	r1, r2, [sp, #32]
   21f80:	blx	4da0 <ECDSA_SIG_set0@plt>
   21f84:	cmp	r0, #0
   21f86:	beq.w	220a4 <error@@Base+0x65d0>
   21f8a:	ldr	r0, [sp, #44]	; 0x2c
   21f8c:	mvn.w	fp, #22
   21f90:	strd	r6, r6, [sp, #32]
   21f94:	bl	ea04 <PEM_write_bio_PrivateKey@plt+0x9a08>
   21f98:	mov	r9, r6
   21f9a:	str	r0, [sp, #8]
   21f9c:	cmp	r0, #0
   21f9e:	bne.w	21e70 <error@@Base+0x639c>
   21fa2:	bl	e5f4 <PEM_write_bio_PrivateKey@plt+0x95f8>
   21fa6:	mov	r9, r0
   21fa8:	cmp	r0, #0
   21faa:	beq.n	2209c <error@@Base+0x65c8>
   21fac:	add	r0, sp, #52	; 0x34
   21fae:	ldr	r2, [sp, #200]	; 0xc8
   21fb0:	mov	r1, sl
   21fb2:	movs	r6, #32
   21fb4:	mov	r3, r0
   21fb6:	vmov	s16, r0
   21fba:	str	r6, [sp, #0]
   21fbc:	movs	r0, #2
   21fbe:	bl	2555c <error@@Base+0x9a88>
   21fc2:	mov	fp, r0
   21fc4:	cmp	r0, #0
   21fc6:	bne.n	220ba <error@@Base+0x65e6>
   21fc8:	ldr	r1, [r4, #52]	; 0x34
   21fca:	add	r0, sp, #84	; 0x54
   21fcc:	str	r0, [sp, #8]
   21fce:	mov	r0, r1
   21fd0:	str	r1, [sp, #20]
   21fd2:	blx	4768 <strlen@plt>
   21fd6:	str	r6, [sp, #0]
   21fd8:	ldr	r6, [sp, #8]
   21fda:	ldr	r1, [sp, #20]
   21fdc:	mov	r3, r6
   21fde:	mov	r2, r0
   21fe0:	movs	r0, #2
   21fe2:	bl	2555c <error@@Base+0x9a88>
   21fe6:	mov	fp, r0
   21fe8:	cmp	r0, #0
   21fea:	bne.n	220b2 <error@@Base+0x65de>
   21fec:	movs	r2, #32
   21fee:	mov	r1, r6
   21ff0:	mov	r0, r9
   21ff2:	bl	14ba8 <PEM_write_bio_PrivateKey@plt+0xfbac>
   21ff6:	mov	fp, r0
   21ff8:	cmp	r0, #0
   21ffa:	bne.n	220b2 <error@@Base+0x65de>
   21ffc:	ldrb.w	r1, [sp, #31]
   22000:	mov	r0, r9
   22002:	bl	14e48 <PEM_write_bio_PrivateKey@plt+0xfe4c>
   22006:	mov	fp, r0
   22008:	cmp	r0, #0
   2200a:	bne.n	220b2 <error@@Base+0x65de>
   2200c:	ldr	r1, [sp, #40]	; 0x28
   2200e:	mov	r0, r9
   22010:	bl	14d90 <PEM_write_bio_PrivateKey@plt+0xfd94>
   22014:	mov	fp, r0
   22016:	cmp	r0, #0
   22018:	bne.n	220b2 <error@@Base+0x65de>
   2201a:	vmov	r1, s16
   2201e:	movs	r2, #32
   22020:	mov	r0, r9
   22022:	bl	14ba8 <PEM_write_bio_PrivateKey@plt+0xfbac>
   22026:	mov	fp, r0
   22028:	cmp	r0, #0
   2202a:	bne.n	220b2 <error@@Base+0x65de>
   2202c:	add.w	sl, sp, #116	; 0x74
   22030:	movs	r3, #32
   22032:	mov	r1, r9
   22034:	movs	r0, #2
   22036:	mov	r2, sl
   22038:	bl	255e8 <error@@Base+0x9b14>
   2203c:	mov	fp, r0
   2203e:	cmp	r0, #0
   22040:	bne.n	220d8 <error@@Base+0x6604>
   22042:	movs	r1, #8
   22044:	movs	r0, #1
   22046:	blx	4304 <calloc@plt+0x4>
   2204a:	mov	r6, r0
   2204c:	cmp	r0, #0
   2204e:	beq.n	220d2 <error@@Base+0x65fe>
   22050:	ldr	r0, [sp, #40]	; 0x28
   22052:	movs	r1, #32
   22054:	ldrb.w	ip, [sp, #31]
   22058:	ldr	r2, [sp, #12]
   2205a:	str	r0, [r6, #0]
   2205c:	mov	r0, sl
   2205e:	ldr	r3, [r4, #20]
   22060:	strb.w	ip, [r6, #4]
   22064:	blx	46f0 <ECDSA_do_verify@plt>
   22068:	cbz	r0, 220cc <error@@Base+0x65f8>
   2206a:	cmp	r0, #1
   2206c:	bne.n	220c6 <error@@Base+0x65f2>
   2206e:	ldr	r3, [sp, #16]
   22070:	cmp	r3, #0
   22072:	beq.w	21e7e <error@@Base+0x63aa>
   22076:	str	r6, [r3, #0]
   22078:	mov	r6, fp
   2207a:	b.n	21e7e <error@@Base+0x63aa>
   2207c:	mvn.w	fp, #9
   22080:	b.n	21ee2 <error@@Base+0x640e>
   22082:	mov.w	fp, #4294967295	; 0xffffffff
   22086:	b.n	21ee2 <error@@Base+0x640e>
   22088:	mvn.w	fp, #22
   2208c:	mov	r9, r6
   2208e:	str	r6, [sp, #12]
   22090:	b.n	21e70 <error@@Base+0x639c>
   22092:	mvn.w	fp, #1
   22096:	b.n	21ee2 <error@@Base+0x640e>
   22098:	ldr.w	r9, [sp, #12]
   2209c:	mov	r6, r9
   2209e:	mvn.w	fp, #1
   220a2:	b.n	21e70 <error@@Base+0x639c>
   220a4:	mov	r6, r0
   220a6:	mvn.w	fp, #21
   220aa:	mov	r9, r0
   220ac:	b.n	21e70 <error@@Base+0x639c>
   220ae:	blx	4b40 <__stack_chk_fail@plt>
   220b2:	add.w	sl, sp, #116	; 0x74
   220b6:	movs	r6, #0
   220b8:	b.n	21e7e <error@@Base+0x63aa>
   220ba:	ldr	r6, [sp, #8]
   220bc:	add	r3, sp, #84	; 0x54
   220be:	add.w	sl, sp, #116	; 0x74
   220c2:	str	r3, [sp, #8]
   220c4:	b.n	21e7e <error@@Base+0x63aa>
   220c6:	mvn.w	fp, #21
   220ca:	b.n	21e7e <error@@Base+0x63aa>
   220cc:	mvn.w	fp, #20
   220d0:	b.n	21e7e <error@@Base+0x63aa>
   220d2:	mvn.w	fp, #1
   220d6:	b.n	21e7e <error@@Base+0x63aa>
   220d8:	movs	r6, #0
   220da:	b.n	21e7e <error@@Base+0x63aa>
   220dc:	mrrc2	0, 0, r0, ip, cr3
   220e0:	lsls	r4, r2, #22
   220e2:	movs	r0, r0
   220e4:	smmla	r0, lr, r3, r0
   220e8:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   220ec:	mov	r9, r2
   220ee:	ldr	r2, [pc, #600]	; (22348 <error@@Base+0x6874>)
   220f0:	sub	sp, #140	; 0x8c
   220f2:	mov	r6, r3
   220f4:	ldr	r3, [pc, #596]	; (2234c <error@@Base+0x6878>)
   220f6:	add	r2, pc
   220f8:	ldr	r7, [sp, #184]	; 0xb8
   220fa:	mov	r5, r1
   220fc:	movs	r1, #0
   220fe:	ldr	r3, [r2, r3]
   22100:	mov	r4, r0
   22102:	movs	r2, #0
   22104:	ldr	r3, [r3, #0]
   22106:	str	r3, [sp, #132]	; 0x84
   22108:	mov.w	r3, #0
   2210c:	movs	r3, #0
   2210e:	str	r1, [sp, #40]	; 0x28
   22110:	strd	r2, r3, [sp, #56]	; 0x38
   22114:	cbz	r7, 22118 <error@@Base+0x6644>
   22116:	str	r1, [r7, #0]
   22118:	cmp	r4, #0
   2211a:	beq.n	221d6 <error@@Base+0x6702>
   2211c:	ldr	r0, [r4, #0]
   2211e:	bl	f6f0 <PEM_write_bio_PrivateKey@plt+0xa6f4>
   22122:	cmp	r0, #12
   22124:	bne.n	221d6 <error@@Base+0x6702>
   22126:	ldr	r3, [r4, #28]
   22128:	cmp	r3, #0
   2212a:	beq.n	221d6 <error@@Base+0x6702>
   2212c:	clz	r0, r9
   22130:	lsrs	r0, r0, #5
   22132:	cmp	r5, #0
   22134:	ite	ne
   22136:	movne	r8, r0
   22138:	moveq.w	r8, #1
   2213c:	cmp.w	r8, #0
   22140:	bne.n	221d6 <error@@Base+0x6702>
   22142:	mov	r0, r5
   22144:	mov	r1, r9
   22146:	bl	e634 <PEM_write_bio_PrivateKey@plt+0x9638>
   2214a:	mov	r5, r0
   2214c:	cmp	r0, #0
   2214e:	beq.w	22308 <error@@Base+0x6834>
   22152:	add	r1, sp, #40	; 0x28
   22154:	mov	r2, r8
   22156:	bl	14a70 <PEM_write_bio_PrivateKey@plt+0xfa74>
   2215a:	cbz	r0, 22196 <error@@Base+0x66c2>
   2215c:	movs	r6, #0
   2215e:	mvn.w	r4, #3
   22162:	mov	r8, r6
   22164:	mov	r0, r6
   22166:	bl	145d0 <PEM_write_bio_PrivateKey@plt+0xf5d4>
   2216a:	mov	r0, r5
   2216c:	bl	e710 <PEM_write_bio_PrivateKey@plt+0x9714>
   22170:	mov	r0, r8
   22172:	bl	e710 <PEM_write_bio_PrivateKey@plt+0x9714>
   22176:	ldr	r0, [sp, #40]	; 0x28
   22178:	blx	453c <free@plt+0x4>
   2217c:	ldr	r2, [pc, #464]	; (22350 <error@@Base+0x687c>)
   2217e:	ldr	r3, [pc, #460]	; (2234c <error@@Base+0x6878>)
   22180:	add	r2, pc
   22182:	ldr	r3, [r2, r3]
   22184:	ldr	r2, [r3, #0]
   22186:	ldr	r3, [sp, #132]	; 0x84
   22188:	eors	r2, r3
   2218a:	bne.w	2231e <error@@Base+0x684a>
   2218e:	mov	r0, r4
   22190:	add	sp, #140	; 0x8c
   22192:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22196:	add	r2, sp, #52	; 0x34
   22198:	add	r1, sp, #44	; 0x2c
   2219a:	mov	r0, r5
   2219c:	bl	14974 <PEM_write_bio_PrivateKey@plt+0xf978>
   221a0:	cmp	r0, #0
   221a2:	bne.n	2215c <error@@Base+0x6688>
   221a4:	add.w	r1, sp, #39	; 0x27
   221a8:	mov	r0, r5
   221aa:	bl	14760 <PEM_write_bio_PrivateKey@plt+0xf764>
   221ae:	cmp	r0, #0
   221b0:	bne.n	2215c <error@@Base+0x6688>
   221b2:	add	r1, sp, #48	; 0x30
   221b4:	mov	r0, r5
   221b6:	bl	1470c <PEM_write_bio_PrivateKey@plt+0xf710>
   221ba:	cmp	r0, #0
   221bc:	bne.n	2215c <error@@Base+0x6688>
   221be:	mov	r0, r4
   221c0:	bl	f370 <PEM_write_bio_PrivateKey@plt+0xa374>
   221c4:	ldr	r1, [sp, #40]	; 0x28
   221c6:	blx	4f60 <strcmp@plt>
   221ca:	cbz	r0, 221dc <error@@Base+0x6708>
   221cc:	movs	r6, #0
   221ce:	mvn.w	r4, #12
   221d2:	mov	r8, r6
   221d4:	b.n	22164 <error@@Base+0x6690>
   221d6:	mvn.w	r4, #9
   221da:	b.n	2217c <error@@Base+0x66a8>
   221dc:	mov	r0, r5
   221de:	bl	ea04 <PEM_write_bio_PrivateKey@plt+0x9a08>
   221e2:	cmp	r0, #0
   221e4:	bne.w	222fe <error@@Base+0x682a>
   221e8:	ldr	r3, [sp, #52]	; 0x34
   221ea:	cmp	r3, #64	; 0x40
   221ec:	bhi.n	2215c <error@@Base+0x6688>
   221ee:	ldr	r1, [r4, #52]	; 0x34
   221f0:	add.w	sl, sp, #68	; 0x44
   221f4:	mov.w	r9, #32
   221f8:	mov	r0, r1
   221fa:	str	r1, [sp, #16]
   221fc:	blx	4768 <strlen@plt>
   22200:	ldr	r1, [sp, #16]
   22202:	mov	r3, sl
   22204:	str.w	r9, [sp]
   22208:	mov	r2, r0
   2220a:	movs	r0, #2
   2220c:	bl	2555c <error@@Base+0x9a88>
   22210:	cmp	r0, #0
   22212:	bne.n	2230e <error@@Base+0x683a>
   22214:	add.w	fp, sp, #100	; 0x64
   22218:	ldr	r2, [sp, #176]	; 0xb0
   2221a:	mov	r1, r6
   2221c:	movs	r0, #2
   2221e:	mov	r3, fp
   22220:	str.w	r9, [sp]
   22224:	bl	2555c <error@@Base+0x9a88>
   22228:	cmp	r0, #0
   2222a:	bne.n	2230e <error@@Base+0x683a>
   2222c:	movs	r1, #8
   2222e:	movs	r0, #1
   22230:	blx	4304 <calloc@plt+0x4>
   22234:	mov	r6, r0
   22236:	cmp	r0, #0
   22238:	beq.n	2232c <error@@Base+0x6858>
   2223a:	ldr	r2, [sp, #48]	; 0x30
   2223c:	ldrb.w	r3, [sp, #39]	; 0x27
   22240:	str	r2, [r0, #0]
   22242:	strb	r3, [r0, #4]
   22244:	bl	e5f4 <PEM_write_bio_PrivateKey@plt+0x95f8>
   22248:	mov	r8, r0
   2224a:	cmp	r0, #0
   2224c:	beq.n	22318 <error@@Base+0x6844>
   2224e:	ldr	r2, [sp, #52]	; 0x34
   22250:	ldr	r1, [sp, #44]	; 0x2c
   22252:	bl	14ba8 <PEM_write_bio_PrivateKey@plt+0xfbac>
   22256:	cmp	r0, #0
   22258:	bne.n	22318 <error@@Base+0x6844>
   2225a:	mov	r2, r9
   2225c:	mov	r1, sl
   2225e:	mov	r0, r8
   22260:	bl	14ba8 <PEM_write_bio_PrivateKey@plt+0xfbac>
   22264:	cmp	r0, #0
   22266:	bne.n	22318 <error@@Base+0x6844>
   22268:	ldrb.w	r1, [sp, #39]	; 0x27
   2226c:	mov	r0, r8
   2226e:	bl	14e48 <PEM_write_bio_PrivateKey@plt+0xfe4c>
   22272:	cmp	r0, #0
   22274:	bne.n	22318 <error@@Base+0x6844>
   22276:	ldr	r1, [sp, #48]	; 0x30
   22278:	mov	r0, r8
   2227a:	bl	14d90 <PEM_write_bio_PrivateKey@plt+0xfd94>
   2227e:	cmp	r0, #0
   22280:	bne.n	22318 <error@@Base+0x6844>
   22282:	mov	r1, fp
   22284:	movs	r2, #32
   22286:	mov	r0, r8
   22288:	bl	14ba8 <PEM_write_bio_PrivateKey@plt+0xfbac>
   2228c:	cmp	r0, #0
   2228e:	bne.n	22318 <error@@Base+0x6844>
   22290:	mov	r0, r8
   22292:	bl	eacc <PEM_write_bio_PrivateKey@plt+0x9ad0>
   22296:	mov	r2, r0
   22298:	mov	r0, r8
   2229a:	str	r2, [sp, #28]
   2229c:	bl	ea04 <PEM_write_bio_PrivateKey@plt+0x9a08>
   222a0:	movs	r3, #0
   222a2:	mov	r2, r0
   222a4:	mov	sl, r0
   222a6:	strd	r2, r3, [sp, #16]
   222aa:	strd	r2, r3, [sp, #56]	; 0x38
   222ae:	blx	4b10 <malloc@plt>
   222b2:	mov	r9, r0
   222b4:	cbz	r0, 22318 <error@@Base+0x6844>
   222b6:	ldr	r3, [r4, #28]
   222b8:	add	r1, sp, #56	; 0x38
   222ba:	ldrd	fp, ip, [sp, #16]
   222be:	ldr	r2, [sp, #28]
   222c0:	str	r3, [sp, #8]
   222c2:	strd	fp, ip, [sp]
   222c6:	bl	25a30 <error@@Base+0x9f5c>
   222ca:	mov	r4, r0
   222cc:	cbnz	r0, 22334 <error@@Base+0x6860>
   222ce:	ldr	r1, [sp, #52]	; 0x34
   222d0:	ldrd	r2, r3, [sp, #16]
   222d4:	subs	r2, r2, r1
   222d6:	ldrd	r0, r1, [sp, #56]	; 0x38
   222da:	sbc.w	r3, r3, #0
   222de:	cmp	r3, r1
   222e0:	it	eq
   222e2:	cmpeq	r2, r0
   222e4:	beq.n	22322 <error@@Base+0x684e>
   222e6:	mvn.w	r4, #20
   222ea:	mov	r0, r9
   222ec:	mov	r1, sl
   222ee:	mov.w	r2, #4294967295	; 0xffffffff
   222f2:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   222f6:	mov	r0, r9
   222f8:	blx	453c <free@plt+0x4>
   222fc:	b.n	22164 <error@@Base+0x6690>
   222fe:	movs	r6, #0
   22300:	mvn.w	r4, #22
   22304:	mov	r8, r6
   22306:	b.n	22164 <error@@Base+0x6690>
   22308:	mvn.w	r4, #1
   2230c:	b.n	2217c <error@@Base+0x66a8>
   2230e:	movs	r6, #0
   22310:	mvn.w	r4, #9
   22314:	mov	r8, r6
   22316:	b.n	22164 <error@@Base+0x6690>
   22318:	mvn.w	r4, #1
   2231c:	b.n	22164 <error@@Base+0x6690>
   2231e:	blx	4b40 <__stack_chk_fail@plt>
   22322:	cmp	r7, #0
   22324:	beq.n	222ea <error@@Base+0x6816>
   22326:	str	r6, [r7, #0]
   22328:	mov	r6, r4
   2232a:	b.n	222ea <error@@Base+0x6816>
   2232c:	mov	r8, r0
   2232e:	mvn.w	r4, #1
   22332:	b.n	22164 <error@@Base+0x6690>
   22334:	mov	r2, r0
   22336:	ldr	r1, [pc, #28]	; (22354 <error@@Base+0x6880>)
   22338:	ldr	r0, [pc, #28]	; (22358 <error@@Base+0x6884>)
   2233a:	mvn.w	r4, #20
   2233e:	add	r1, pc
   22340:	add	r0, pc
   22342:	bl	1bc5c <error@@Base+0x188>
   22346:	b.n	222ea <error@@Base+0x6816>
   22348:	vst4.8	{d16-d19}, [lr], r3
   2234c:	lsls	r4, r2, #22
   2234e:	movs	r0, r0
   22350:	str.w	r0, [r4, #3]
   22354:	asrs	r2, r3, #20
   22356:	movs	r1, r0
   22358:	asrs	r0, r6, #19
   2235a:	movs	r1, r0
   2235c:	ldr	r1, [pc, #52]	; (22394 <error@@Base+0x68c0>)
   2235e:	push	{r4, lr}
   22360:	add	r1, pc
   22362:	mov	r4, r0
   22364:	blx	4f60 <strcmp@plt>
   22368:	cbz	r0, 2238c <error@@Base+0x68b8>
   2236a:	ldr	r1, [pc, #44]	; (22398 <error@@Base+0x68c4>)
   2236c:	mov	r0, r4
   2236e:	add	r1, pc
   22370:	blx	4f60 <strcmp@plt>
   22374:	cbz	r0, 22390 <error@@Base+0x68bc>
   22376:	ldr	r1, [pc, #36]	; (2239c <error@@Base+0x68c8>)
   22378:	mov	r0, r4
   2237a:	add	r1, pc
   2237c:	blx	4f60 <strcmp@plt>
   22380:	cmp	r0, #0
   22382:	ite	ne
   22384:	movne.w	r0, #4294967295	; 0xffffffff
   22388:	moveq	r0, #4
   2238a:	pop	{r4, pc}
   2238c:	movs	r0, #1
   2238e:	pop	{r4, pc}
   22390:	movs	r0, #2
   22392:	pop	{r4, pc}
   22394:			; <UNDEFINED> instruction: 0xf2e80000
   22398:			; <UNDEFINED> instruction: 0xf2e20000
   2239c:	itte	ge
   2239e:	movge	r0, r0
   223a0:	pushge	{r3, r4, r5, lr}
   223a2:	movlt	r5, r0
   223a4:	bl	2235c <error@@Base+0x6888>
   223a8:	mov	r4, r0
   223aa:	adds	r0, #1
   223ac:	bne.n	223d6 <error@@Base+0x6902>
   223ae:	ldr	r1, [pc, #52]	; (223e4 <error@@Base+0x6910>)
   223b0:	mov	r0, r5
   223b2:	add	r1, pc
   223b4:	blx	4f60 <strcmp@plt>
   223b8:	cbz	r0, 223da <error@@Base+0x6906>
   223ba:	ldr	r1, [pc, #44]	; (223e8 <error@@Base+0x6914>)
   223bc:	mov	r0, r5
   223be:	add	r1, pc
   223c0:	blx	4f60 <strcmp@plt>
   223c4:	cbz	r0, 223e0 <error@@Base+0x690c>
   223c6:	ldr	r1, [pc, #36]	; (223ec <error@@Base+0x6918>)
   223c8:	mov	r0, r5
   223ca:	add	r1, pc
   223cc:	blx	4f60 <strcmp@plt>
   223d0:	cmp	r0, #0
   223d2:	it	eq
   223d4:	moveq	r4, #4
   223d6:	mov	r0, r4
   223d8:	pop	{r3, r4, r5, pc}
   223da:	movs	r4, #1
   223dc:	mov	r0, r4
   223de:	pop	{r3, r4, r5, pc}
   223e0:	movs	r4, #2
   223e2:	b.n	223d6 <error@@Base+0x6902>
   223e4:	ssat16	r0, #1, r2
   223e8:	sbfx	r0, r2, #0, #1
   223ec:			; <UNDEFINED> instruction: 0xf35a0000
   223f0:	ldr	r2, [pc, #352]	; (22554 <error@@Base+0x6a80>)
   223f2:	ldr	r3, [pc, #356]	; (22558 <error@@Base+0x6a84>)
   223f4:	add	r2, pc
   223f6:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   223fa:	sub	sp, #36	; 0x24
   223fc:	ldr	r3, [r2, r3]
   223fe:	ldr	r3, [r3, #0]
   22400:	str	r3, [sp, #28]
   22402:	mov.w	r3, #0
   22406:	cmp	r0, #0
   22408:	beq.w	2254a <error@@Base+0x6a76>
   2240c:	ldr	r3, [r0, #8]
   2240e:	mov	r4, r0
   22410:	cmp	r3, #0
   22412:	beq.w	2254a <error@@Base+0x6a76>
   22416:	ldr	r0, [r0, #0]
   22418:	mov	fp, r1
   2241a:	bl	f6f0 <PEM_write_bio_PrivateKey@plt+0xa6f4>
   2241e:	mov	r5, r0
   22420:	cmp	r0, #0
   22422:	bne.w	2254a <error@@Base+0x6a76>
   22426:	add	r3, sp, #24
   22428:	mov	r2, r0
   2242a:	mov	r1, r0
   2242c:	ldr	r0, [r4, #8]
   2242e:	blx	4fb4 <RSA_get0_key@plt>
   22432:	ldr	r0, [r4, #8]
   22434:	add	r2, sp, #20
   22436:	add	r1, sp, #16
   22438:	blx	4510 <RSA_get0_factors@plt>
   2243c:	blx	49c0 <BN_CTX_new@plt>
   22440:	mov	r8, r0
   22442:	cmp	r0, #0
   22444:	beq.n	22544 <error@@Base+0x6a70>
   22446:	blx	48fc <BN_new@plt>
   2244a:	mov	r6, r0
   2244c:	cmp	r0, #0
   2244e:	beq.n	22544 <error@@Base+0x6a70>
   22450:	blx	48fc <BN_new@plt>
   22454:	mov	r9, r0
   22456:	cmp	r0, #0
   22458:	beq.n	22544 <error@@Base+0x6a70>
   2245a:	blx	48fc <BN_new@plt>
   2245e:	mov	sl, r0
   22460:	cmp	r0, #0
   22462:	beq.n	22544 <error@@Base+0x6a70>
   22464:	ldr	r0, [sp, #24]
   22466:	blx	45f0 <BN_dup@plt>
   2246a:	mov	r7, r0
   2246c:	cmp	r0, #0
   2246e:	beq.n	224f2 <error@@Base+0x6a1e>
   22470:	mov	r0, fp
   22472:	blx	45f0 <BN_dup@plt>
   22476:	mov	fp, r0
   22478:	cmp	r0, #0
   2247a:	beq.n	224fa <error@@Base+0x6a26>
   2247c:	movs	r1, #4
   2247e:	mov	r0, r6
   22480:	blx	40a0 <BN_set_flags@plt>
   22484:	movs	r1, #4
   22486:	mov	r0, r7
   22488:	blx	40a0 <BN_set_flags@plt>
   2248c:	ldr	r1, [sp, #20]
   2248e:	str	r1, [sp, #12]
   22490:	blx	48c0 <BN_value_one@plt>
   22494:	ldr	r1, [sp, #12]
   22496:	mov	r2, r0
   22498:	mov	r0, r6
   2249a:	blx	44b0 <BN_sub@plt>
   2249e:	cbz	r0, 224b2 <error@@Base+0x69de>
   224a0:	mov	r3, r6
   224a2:	mov	r2, r7
   224a4:	mov	r1, r9
   224a6:	movs	r0, #0
   224a8:	str.w	r8, [sp]
   224ac:	blx	3fdc <BN_div@plt>
   224b0:	cbnz	r0, 22500 <error@@Base+0x6a2c>
   224b2:	mvn.w	r5, #21
   224b6:	mov	r0, r6
   224b8:	blx	4648 <BN_clear_free@plt+0x4>
   224bc:	mov	r0, r7
   224be:	blx	4648 <BN_clear_free@plt+0x4>
   224c2:	mov	r0, sl
   224c4:	blx	4648 <BN_clear_free@plt+0x4>
   224c8:	mov	r0, r9
   224ca:	blx	4648 <BN_clear_free@plt+0x4>
   224ce:	mov	r0, fp
   224d0:	blx	4648 <BN_clear_free@plt+0x4>
   224d4:	mov	r0, r8
   224d6:	blx	415c <BN_CTX_free@plt>
   224da:	ldr	r2, [pc, #128]	; (2255c <error@@Base+0x6a88>)
   224dc:	ldr	r3, [pc, #120]	; (22558 <error@@Base+0x6a84>)
   224de:	add	r2, pc
   224e0:	ldr	r3, [r2, r3]
   224e2:	ldr	r2, [r3, #0]
   224e4:	ldr	r3, [sp, #28]
   224e6:	eors	r2, r3
   224e8:	bne.n	22550 <error@@Base+0x6a7c>
   224ea:	mov	r0, r5
   224ec:	add	sp, #36	; 0x24
   224ee:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   224f2:	mov	fp, r0
   224f4:	mvn.w	r5, #1
   224f8:	b.n	224b6 <error@@Base+0x69e2>
   224fa:	mvn.w	r5, #1
   224fe:	b.n	224b6 <error@@Base+0x69e2>
   22500:	ldr	r1, [sp, #16]
   22502:	str	r1, [sp, #12]
   22504:	blx	48c0 <BN_value_one@plt>
   22508:	ldr	r1, [sp, #12]
   2250a:	mov	r2, r0
   2250c:	mov	r0, r6
   2250e:	blx	44b0 <BN_sub@plt>
   22512:	cmp	r0, #0
   22514:	beq.n	224b2 <error@@Base+0x69de>
   22516:	mov	r3, r6
   22518:	mov	r2, r7
   2251a:	mov	r1, sl
   2251c:	movs	r0, #0
   2251e:	str.w	r8, [sp]
   22522:	blx	3fdc <BN_div@plt>
   22526:	cmp	r0, #0
   22528:	beq.n	224b2 <error@@Base+0x69de>
   2252a:	ldr	r0, [r4, #8]
   2252c:	mov	r3, fp
   2252e:	mov	r2, r9
   22530:	mov	r1, sl
   22532:	blx	4c34 <RSA_set0_crt_params@plt>
   22536:	cmp	r0, #0
   22538:	beq.n	224b2 <error@@Base+0x69de>
   2253a:	mov.w	fp, #0
   2253e:	mov	sl, fp
   22540:	mov	r9, fp
   22542:	b.n	224b6 <error@@Base+0x69e2>
   22544:	mvn.w	r5, #1
   22548:	b.n	224da <error@@Base+0x6a06>
   2254a:	mvn.w	r5, #9
   2254e:	b.n	224da <error@@Base+0x6a06>
   22550:	blx	4b40 <__stack_chk_fail@plt>
   22554:			; <UNDEFINED> instruction: 0xf6500003
   22558:	lsls	r4, r2, #22
   2255a:	movs	r0, r0
   2255c:	sbc.w	r0, r6, #8585216	; 0x830000
   22560:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22564:	mov	r9, r1
   22566:	ldr	r1, [pc, #512]	; (22768 <error@@Base+0x6c94>)
   22568:	mov	r5, r3
   2256a:	ldr	r3, [pc, #512]	; (2276c <error@@Base+0x6c98>)
   2256c:	sub	sp, #100	; 0x64
   2256e:	add	r1, pc
   22570:	mov	r4, r0
   22572:	mov	r8, r2
   22574:	ldr	r0, [sp, #140]	; 0x8c
   22576:	ldr	r3, [r1, r3]
   22578:	ldr	r3, [r3, #0]
   2257a:	str	r3, [sp, #92]	; 0x5c
   2257c:	mov.w	r3, #0
   22580:	cbz	r2, 22586 <error@@Base+0x6ab2>
   22582:	movs	r3, #0
   22584:	str	r3, [r2, #0]
   22586:	cmp.w	r9, #0
   2258a:	beq.n	22592 <error@@Base+0x6abe>
   2258c:	movs	r3, #0
   2258e:	str.w	r3, [r9]
   22592:	cbz	r0, 2259c <error@@Base+0x6ac8>
   22594:	ldrb	r3, [r0, #0]
   22596:	cmp	r3, #0
   22598:	bne.w	22700 <error@@Base+0x6c2c>
   2259c:	cmp	r4, #0
   2259e:	beq.w	22716 <error@@Base+0x6c42>
   225a2:	ldr	r3, [r4, #8]
   225a4:	cmp	r3, #0
   225a6:	beq.w	22716 <error@@Base+0x6c42>
   225aa:	movs	r7, #1
   225ac:	ldr	r0, [r4, #0]
   225ae:	bl	f6f0 <PEM_write_bio_PrivateKey@plt+0xa6f4>
   225b2:	mov	r3, r0
   225b4:	cmp	r0, #0
   225b6:	bne.w	22716 <error@@Base+0x6c42>
   225ba:	mov	r2, r0
   225bc:	add	r1, sp, #20
   225be:	ldr	r0, [r4, #8]
   225c0:	blx	4fb4 <RSA_get0_key@plt>
   225c4:	ldr	r0, [sp, #20]
   225c6:	blx	4438 <BN_num_bits@plt>
   225ca:	cmp.w	r0, #1024	; 0x400
   225ce:	blt.w	22750 <error@@Base+0x6c7c>
   225d2:	ldr	r0, [r4, #8]
   225d4:	blx	4578 <RSA_size@plt>
   225d8:	subs	r3, r0, #1
   225da:	mov	r6, r0
   225dc:	cmp.w	r3, #2048	; 0x800
   225e0:	bcs.w	22716 <error@@Base+0x6c42>
   225e4:	subs	r3, r7, #1
   225e6:	cmp	r3, #3
   225e8:	itt	hi
   225ea:	movhi.w	r3, #4294967295	; 0xffffffff
   225ee:	strhi	r3, [sp, #8]
   225f0:	bls.n	2264e <error@@Base+0x6b7a>
   225f2:	mov	r0, r7
   225f4:	bl	253b4 <error@@Base+0x98e0>
   225f8:	str	r0, [sp, #12]
   225fa:	cmp	r0, #0
   225fc:	beq.w	22756 <error@@Base+0x6c82>
   22600:	add.w	fp, sp, #28
   22604:	mov	r1, r5
   22606:	movs	r0, #64	; 0x40
   22608:	ldr	r2, [sp, #136]	; 0x88
   2260a:	str	r0, [sp, #0]
   2260c:	mov	r3, fp
   2260e:	mov	r0, r7
   22610:	bl	2555c <error@@Base+0x9a88>
   22614:	mov	r5, r0
   22616:	cbz	r0, 2265a <error@@Base+0x6b86>
   22618:	movs	r4, #0
   2261a:	mov	sl, r4
   2261c:	movs	r2, #64	; 0x40
   2261e:	mov	r0, fp
   22620:	mov	r1, r2
   22622:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   22626:	mov	r0, sl
   22628:	mov	r1, r6
   2262a:	bl	2a604 <__b64_pton@@Base+0x13d4>
   2262e:	mov	r0, r4
   22630:	bl	e710 <PEM_write_bio_PrivateKey@plt+0x9714>
   22634:	ldr	r2, [pc, #312]	; (22770 <error@@Base+0x6c9c>)
   22636:	ldr	r3, [pc, #308]	; (2276c <error@@Base+0x6c98>)
   22638:	add	r2, pc
   2263a:	ldr	r3, [r2, r3]
   2263c:	ldr	r2, [r3, #0]
   2263e:	ldr	r3, [sp, #92]	; 0x5c
   22640:	eors	r2, r3
   22642:	bne.w	2275c <error@@Base+0x6c88>
   22646:	mov	r0, r5
   22648:	add	sp, #100	; 0x64
   2264a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2264e:	ldr	r2, [pc, #292]	; (22774 <error@@Base+0x6ca0>)
   22650:	add	r2, pc
   22652:	ldr.w	r3, [r2, r3, lsl #2]
   22656:	str	r3, [sp, #8]
   22658:	b.n	225f2 <error@@Base+0x6b1e>
   2265a:	mov	r0, r6
   2265c:	blx	4b10 <malloc@plt>
   22660:	mov	sl, r0
   22662:	cmp	r0, #0
   22664:	beq.n	22760 <error@@Base+0x6c8c>
   22666:	ldr	r1, [r4, #8]
   22668:	mov	r3, sl
   2266a:	add	r4, sp, #24
   2266c:	ldrd	r0, r2, [sp, #8]
   22670:	str	r4, [sp, #0]
   22672:	str	r1, [sp, #4]
   22674:	mov	r1, fp
   22676:	blx	4bf8 <RSA_sign@plt>
   2267a:	cmp	r0, #1
   2267c:	itt	ne
   2267e:	movne	r4, r5
   22680:	mvnne.w	r5, #21
   22684:	bne.n	2261c <error@@Base+0x6b48>
   22686:	ldr	r2, [sp, #24]
   22688:	cmp	r2, r6
   2268a:	bcc.n	2271c <error@@Base+0x6c48>
   2268c:	bhi.n	22736 <error@@Base+0x6c62>
   2268e:	bl	e5f4 <PEM_write_bio_PrivateKey@plt+0x95f8>
   22692:	mov	r4, r0
   22694:	cmp	r0, #0
   22696:	beq.n	2274a <error@@Base+0x6c76>
   22698:	cmp	r7, #2
   2269a:	beq.n	22744 <error@@Base+0x6c70>
   2269c:	cmp	r7, #4
   2269e:	beq.n	2273e <error@@Base+0x6c6a>
   226a0:	cmp	r7, #1
   226a2:	it	ne
   226a4:	movne	r1, #0
   226a6:	bne.n	226ac <error@@Base+0x6bd8>
   226a8:	ldr	r1, [pc, #204]	; (22778 <error@@Base+0x6ca4>)
   226aa:	add	r1, pc
   226ac:	mov	r0, r4
   226ae:	bl	150f8 <PEM_write_bio_PrivateKey@plt+0x100fc>
   226b2:	mov	r5, r0
   226b4:	cmp	r0, #0
   226b6:	bne.n	2261c <error@@Base+0x6b48>
   226b8:	mov	r2, r6
   226ba:	mov	r1, sl
   226bc:	mov	r0, r4
   226be:	bl	15074 <PEM_write_bio_PrivateKey@plt+0x10078>
   226c2:	mov	r5, r0
   226c4:	cmp	r0, #0
   226c6:	bne.n	2261c <error@@Base+0x6b48>
   226c8:	mov	r0, r4
   226ca:	bl	ea04 <PEM_write_bio_PrivateKey@plt+0x9a08>
   226ce:	str	r0, [sp, #24]
   226d0:	cmp.w	r9, #0
   226d4:	beq.n	226f2 <error@@Base+0x6c1e>
   226d6:	blx	4b10 <malloc@plt>
   226da:	mov	r7, r0
   226dc:	str.w	r0, [r9]
   226e0:	cbz	r0, 2274a <error@@Base+0x6c76>
   226e2:	mov	r0, r4
   226e4:	bl	eacc <PEM_write_bio_PrivateKey@plt+0x9ad0>
   226e8:	ldr	r2, [sp, #24]
   226ea:	mov	r1, r0
   226ec:	mov	r0, r7
   226ee:	blx	47e0 <memcpy@plt>
   226f2:	cmp.w	r8, #0
   226f6:	beq.n	2261c <error@@Base+0x6b48>
   226f8:	ldr	r2, [sp, #24]
   226fa:	str.w	r2, [r8]
   226fe:	b.n	2261c <error@@Base+0x6b48>
   22700:	bl	223a0 <error@@Base+0x68cc>
   22704:	mov	r7, r0
   22706:	cbz	r4, 22716 <error@@Base+0x6c42>
   22708:	ldr	r3, [r4, #8]
   2270a:	cmp.w	r0, #4294967295	; 0xffffffff
   2270e:	it	ne
   22710:	cmpne	r3, #0
   22712:	bne.w	225ac <error@@Base+0x6ad8>
   22716:	mvn.w	r5, #9
   2271a:	b.n	22634 <error@@Base+0x6b60>
   2271c:	subs	r4, r6, r2
   2271e:	mov	r1, sl
   22720:	add.w	r0, sl, r4
   22724:	blx	4c10 <memmove@plt>
   22728:	mov	r1, r4
   2272a:	mov.w	r2, #4294967295	; 0xffffffff
   2272e:	mov	r0, sl
   22730:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   22734:	b.n	2268e <error@@Base+0x6bba>
   22736:	mov	r4, r5
   22738:	mov.w	r5, #4294967295	; 0xffffffff
   2273c:	b.n	2261c <error@@Base+0x6b48>
   2273e:	ldr	r1, [pc, #60]	; (2277c <error@@Base+0x6ca8>)
   22740:	add	r1, pc
   22742:	b.n	226ac <error@@Base+0x6bd8>
   22744:	ldr	r1, [pc, #56]	; (22780 <error@@Base+0x6cac>)
   22746:	add	r1, pc
   22748:	b.n	226ac <error@@Base+0x6bd8>
   2274a:	mvn.w	r5, #1
   2274e:	b.n	2261c <error@@Base+0x6b48>
   22750:	mvn.w	r5, #55	; 0x37
   22754:	b.n	22634 <error@@Base+0x6b60>
   22756:	mov.w	r5, #4294967295	; 0xffffffff
   2275a:	b.n	22634 <error@@Base+0x6b60>
   2275c:	blx	4b40 <__stack_chk_fail@plt>
   22760:	mov	r4, r0
   22762:	mvn.w	r5, #1
   22766:	b.n	2261c <error@@Base+0x6b48>
   22768:			; <UNDEFINED> instruction: 0xf4d60003
   2276c:	lsls	r4, r2, #22
   2276e:	movs	r0, r0
   22770:	and.w	r0, ip, #8585216	; 0x830000
   22774:	asrs	r0, r4, #8
   22776:	movs	r1, r0
   22778:	vaddl.s16	q0, d14, d0
   2277c:	cbnz	r0, 227f8 <error@@Base+0x6d24>
   2277e:	movs	r0, r0
   22780:	vhadd.s8	d0, d10, d0
   22784:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22788:	mov	r7, r2
   2278a:	ldr	r2, [pc, #720]	; (22a5c <error@@Base+0x6f88>)
   2278c:	mov	r6, r3
   2278e:	ldr	r3, [pc, #720]	; (22a60 <error@@Base+0x6f8c>)
   22790:	sub	sp, #108	; 0x6c
   22792:	add	r2, pc
   22794:	ldr.w	r8, [sp, #148]	; 0x94
   22798:	ldr	r3, [r2, r3]
   2279a:	ldr	r3, [r3, #0]
   2279c:	str	r3, [sp, #100]	; 0x64
   2279e:	mov.w	r3, #0
   227a2:	movs	r3, #0
   227a4:	strd	r3, r3, [sp, #24]
   227a8:	str	r3, [sp, #32]
   227aa:	cmp	r0, #0
   227ac:	beq.w	22982 <error@@Base+0x6eae>
   227b0:	ldr	r3, [r0, #8]
   227b2:	mov	r4, r0
   227b4:	cmp	r3, #0
   227b6:	beq.w	22982 <error@@Base+0x6eae>
   227ba:	ldr	r0, [r0, #0]
   227bc:	mov	r5, r1
   227be:	bl	f6f0 <PEM_write_bio_PrivateKey@plt+0xa6f4>
   227c2:	cmp	r0, #0
   227c4:	bne.w	22982 <error@@Base+0x6eae>
   227c8:	clz	r3, r7
   227cc:	lsrs	r3, r3, #5
   227ce:	cmp	r5, #0
   227d0:	ite	ne
   227d2:	movne	r2, r3
   227d4:	moveq	r2, #1
   227d6:	cmp	r2, #0
   227d8:	bne.w	22982 <error@@Base+0x6eae>
   227dc:	ldr	r0, [r4, #8]
   227de:	add	r1, sp, #20
   227e0:	mov	r3, r2
   227e2:	str	r2, [sp, #8]
   227e4:	blx	4fb4 <RSA_get0_key@plt>
   227e8:	ldr	r0, [sp, #20]
   227ea:	blx	4438 <BN_num_bits@plt>
   227ee:	cmp.w	r0, #1024	; 0x400
   227f2:	blt.w	229a6 <error@@Base+0x6ed2>
   227f6:	mov	r0, r5
   227f8:	mov	r1, r7
   227fa:	bl	e634 <PEM_write_bio_PrivateKey@plt+0x9638>
   227fe:	mov	r5, r0
   22800:	cmp	r0, #0
   22802:	beq.w	229ac <error@@Base+0x6ed8>
   22806:	ldr	r2, [sp, #8]
   22808:	add	r1, sp, #24
   2280a:	bl	14a70 <PEM_write_bio_PrivateKey@plt+0xfa74>
   2280e:	cbnz	r0, 2285a <error@@Base+0x6d86>
   22810:	ldr	r0, [sp, #24]
   22812:	bl	2235c <error@@Base+0x6888>
   22816:	adds	r2, r0, #1
   22818:	mov	r7, r0
   2281a:	beq.n	228ba <error@@Base+0x6de6>
   2281c:	cmp.w	r8, #0
   22820:	beq.n	2284e <error@@Base+0x6d7a>
   22822:	ldr	r1, [pc, #576]	; (22a64 <error@@Base+0x6f90>)
   22824:	mov	r0, r8
   22826:	add	r1, pc
   22828:	blx	4f60 <strcmp@plt>
   2282c:	cbz	r0, 2284e <error@@Base+0x6d7a>
   2282e:	mov	r0, r8
   22830:	bl	223a0 <error@@Base+0x68cc>
   22834:	adds	r3, r0, #1
   22836:	beq.w	22988 <error@@Base+0x6eb4>
   2283a:	cmp	r7, r0
   2283c:	beq.n	2284e <error@@Base+0x6d7a>
   2283e:	ldr.w	fp, [sp, #32]
   22842:	add.w	r8, sp, #36	; 0x24
   22846:	ldr	r2, [sp, #28]
   22848:	mvn.w	r6, #20
   2284c:	b.n	22868 <error@@Base+0x6d94>
   2284e:	add	r2, sp, #28
   22850:	add	r1, sp, #32
   22852:	mov	r0, r5
   22854:	bl	149ec <PEM_write_bio_PrivateKey@plt+0xf9f0>
   22858:	cbz	r0, 228a0 <error@@Base+0x6dcc>
   2285a:	ldr.w	fp, [sp, #32]
   2285e:	add.w	r8, sp, #36	; 0x24
   22862:	ldr	r2, [sp, #28]
   22864:	mvn.w	r6, #3
   22868:	mov	r1, r2
   2286a:	mov	r0, fp
   2286c:	bl	2a604 <__b64_pton@@Base+0x13d4>
   22870:	ldr	r0, [sp, #24]
   22872:	blx	453c <free@plt+0x4>
   22876:	mov	r0, r5
   22878:	bl	e710 <PEM_write_bio_PrivateKey@plt+0x9714>
   2287c:	movs	r2, #64	; 0x40
   2287e:	mov	r0, r8
   22880:	mov	r1, r2
   22882:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   22886:	ldr	r2, [pc, #480]	; (22a68 <error@@Base+0x6f94>)
   22888:	ldr	r3, [pc, #468]	; (22a60 <error@@Base+0x6f8c>)
   2288a:	add	r2, pc
   2288c:	ldr	r3, [r2, r3]
   2288e:	ldr	r2, [r3, #0]
   22890:	ldr	r3, [sp, #100]	; 0x64
   22892:	eors	r2, r3
   22894:	bne.w	22a1a <error@@Base+0x6f46>
   22898:	mov	r0, r6
   2289a:	add	sp, #108	; 0x6c
   2289c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   228a0:	mov	r0, r5
   228a2:	bl	ea04 <PEM_write_bio_PrivateKey@plt+0x9a08>
   228a6:	mov	r9, r0
   228a8:	cbz	r0, 228ca <error@@Base+0x6df6>
   228aa:	ldr.w	fp, [sp, #32]
   228ae:	add.w	r8, sp, #36	; 0x24
   228b2:	ldr	r2, [sp, #28]
   228b4:	mvn.w	r6, #22
   228b8:	b.n	22868 <error@@Base+0x6d94>
   228ba:	ldr.w	fp, [sp, #32]
   228be:	add.w	r8, sp, #36	; 0x24
   228c2:	ldr	r2, [sp, #28]
   228c4:	mvn.w	r6, #12
   228c8:	b.n	22868 <error@@Base+0x6d94>
   228ca:	ldr	r0, [r4, #8]
   228cc:	blx	4578 <RSA_size@plt>
   228d0:	ldr	r2, [sp, #28]
   228d2:	cmp	r2, r0
   228d4:	mov	r8, r0
   228d6:	bhi.n	22998 <error@@Base+0x6ec4>
   228d8:	bcs.n	2290c <error@@Base+0x6e38>
   228da:	ldr.w	fp, [sp, #32]
   228de:	mov	r1, r0
   228e0:	sub.w	sl, r0, r2
   228e4:	mov	r0, fp
   228e6:	blx	4e94 <realloc@plt>
   228ea:	mov	r1, r0
   228ec:	str	r0, [sp, #32]
   228ee:	cmp	r0, #0
   228f0:	beq.w	22a46 <error@@Base+0x6f72>
   228f4:	ldr	r2, [sp, #28]
   228f6:	add	r0, sl
   228f8:	blx	4c10 <memmove@plt>
   228fc:	ldr	r0, [sp, #32]
   228fe:	mov	r1, sl
   22900:	mov.w	r2, #4294967295	; 0xffffffff
   22904:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   22908:	str.w	r8, [sp, #28]
   2290c:	mov	r0, r7
   2290e:	bl	253b4 <error@@Base+0x98e0>
   22912:	mov	sl, r0
   22914:	cbnz	r0, 22926 <error@@Base+0x6e52>
   22916:	ldr.w	fp, [sp, #32]
   2291a:	add.w	r8, sp, #36	; 0x24
   2291e:	ldr	r2, [sp, #28]
   22920:	mov.w	r6, #4294967295	; 0xffffffff
   22924:	b.n	22868 <error@@Base+0x6d94>
   22926:	add.w	r8, sp, #36	; 0x24
   2292a:	ldr	r2, [sp, #144]	; 0x90
   2292c:	mov	r1, r6
   2292e:	movs	r0, #64	; 0x40
   22930:	mov	r3, r8
   22932:	str	r0, [sp, #0]
   22934:	mov	r0, r7
   22936:	bl	2555c <error@@Base+0x9a88>
   2293a:	ldrd	r2, fp, [sp, #28]
   2293e:	mov	r6, r0
   22940:	cmp	r0, #0
   22942:	bne.n	22868 <error@@Base+0x6d94>
   22944:	cmp	r7, #2
   22946:	beq.n	229be <error@@Base+0x6eea>
   22948:	cmp	r7, #4
   2294a:	beq.n	229b2 <error@@Base+0x6ede>
   2294c:	cmp	r7, #1
   2294e:	it	ne
   22950:	mvnne.w	r6, #9
   22954:	bne.n	22868 <error@@Base+0x6d94>
   22956:	ldr	r3, [pc, #276]	; (22a6c <error@@Base+0x6f98>)
   22958:	movs	r6, #15
   2295a:	add	r3, pc
   2295c:	adds	r3, #56	; 0x38
   2295e:	str	r3, [sp, #8]
   22960:	mov	r0, r7
   22962:	str	r2, [sp, #12]
   22964:	ldr	r7, [r4, #8]
   22966:	bl	253b4 <error@@Base+0x98e0>
   2296a:	cmp	sl, r0
   2296c:	beq.n	229ca <error@@Base+0x6ef6>
   2296e:	movs	r4, #0
   22970:	mvn.w	r6, #9
   22974:	mov	r1, r9
   22976:	mov	r0, r4
   22978:	bl	2a604 <__b64_pton@@Base+0x13d4>
   2297c:	ldrd	r2, fp, [sp, #28]
   22980:	b.n	22868 <error@@Base+0x6d94>
   22982:	mvn.w	r6, #9
   22986:	b.n	22886 <error@@Base+0x6db2>
   22988:	ldr.w	fp, [sp, #32]
   2298c:	add.w	r8, sp, #36	; 0x24
   22990:	ldr	r2, [sp, #28]
   22992:	mvn.w	r6, #9
   22996:	b.n	22868 <error@@Base+0x6d94>
   22998:	ldr.w	fp, [sp, #32]
   2299c:	add.w	r8, sp, #36	; 0x24
   229a0:	mvn.w	r6, #10
   229a4:	b.n	22868 <error@@Base+0x6d94>
   229a6:	mvn.w	r6, #55	; 0x37
   229aa:	b.n	22886 <error@@Base+0x6db2>
   229ac:	mvn.w	r6, #1
   229b0:	b.n	22886 <error@@Base+0x6db2>
   229b2:	ldr	r3, [pc, #188]	; (22a70 <error@@Base+0x6f9c>)
   229b4:	movs	r6, #19
   229b6:	add	r3, pc
   229b8:	adds	r3, #36	; 0x24
   229ba:	str	r3, [sp, #8]
   229bc:	b.n	22960 <error@@Base+0x6e8c>
   229be:	ldr	r3, [pc, #180]	; (22a74 <error@@Base+0x6fa0>)
   229c0:	movs	r6, #19
   229c2:	add	r3, pc
   229c4:	adds	r3, #16
   229c6:	str	r3, [sp, #8]
   229c8:	b.n	22960 <error@@Base+0x6e8c>
   229ca:	mov	r0, r7
   229cc:	blx	4578 <RSA_size@plt>
   229d0:	subs	r3, r0, #1
   229d2:	mov	r9, r0
   229d4:	cmp.w	r3, #2048	; 0x800
   229d8:	bcs.n	2296e <error@@Base+0x6e9a>
   229da:	ldr	r2, [sp, #12]
   229dc:	cmp	r2, r0
   229de:	ite	ls
   229e0:	movls	r3, #0
   229e2:	movhi	r3, #1
   229e4:	cmp	r2, #0
   229e6:	it	eq
   229e8:	moveq	r3, #1
   229ea:	cmp	r3, #0
   229ec:	bne.n	2296e <error@@Base+0x6e9a>
   229ee:	blx	4b10 <malloc@plt>
   229f2:	mov	r4, r0
   229f4:	cbz	r0, 22a56 <error@@Base+0x6f82>
   229f6:	ldr	r2, [sp, #12]
   229f8:	mov	r3, r7
   229fa:	mov	r1, fp
   229fc:	mov	r0, r2
   229fe:	movs	r2, #1
   22a00:	str	r2, [sp, #0]
   22a02:	mov	r2, r4
   22a04:	blx	4898 <RSA_public_decrypt@plt>
   22a08:	cmp	r0, #0
   22a0a:	blt.n	22a40 <error@@Base+0x6f6c>
   22a0c:	add.w	r3, sl, r6
   22a10:	cmp	r3, r0
   22a12:	beq.n	22a1e <error@@Base+0x6f4a>
   22a14:	mvn.w	r6, #3
   22a18:	b.n	22974 <error@@Base+0x6ea0>
   22a1a:	blx	4b40 <__stack_chk_fail@plt>
   22a1e:	mov	r2, r6
   22a20:	ldr	r1, [sp, #8]
   22a22:	mov	r0, r4
   22a24:	bl	2b8d4 <mkdtemp@@Base+0x7c4>
   22a28:	mov	r2, sl
   22a2a:	mov	r1, r8
   22a2c:	mov	r7, r0
   22a2e:	adds	r0, r4, r6
   22a30:	bl	2b8d4 <mkdtemp@@Base+0x7c4>
   22a34:	orrs.w	r6, r7, r0
   22a38:	it	ne
   22a3a:	mvnne.w	r6, #20
   22a3e:	b.n	22974 <error@@Base+0x6ea0>
   22a40:	mvn.w	r6, #21
   22a44:	b.n	22974 <error@@Base+0x6ea0>
   22a46:	ldr	r2, [sp, #28]
   22a48:	add.w	r8, sp, #36	; 0x24
   22a4c:	mvn.w	r6, #1
   22a50:	str.w	fp, [sp, #32]
   22a54:	b.n	22868 <error@@Base+0x6d94>
   22a56:	mvn.w	r6, #1
   22a5a:	b.n	22974 <error@@Base+0x6ea0>
   22a5c:			; <UNDEFINED> instruction: 0xf2b20003
   22a60:	lsls	r4, r2, #22
   22a62:	movs	r0, r0
   22a64:	cdp	0, 10, cr0, cr14, cr0, {0}
   22a68:	subs.w	r0, sl, #3
   22a6c:	lsrs	r6, r2, #28
   22a6e:	movs	r1, r0
   22a70:	lsrs	r2, r7, #26
   22a72:	movs	r1, r0
   22a74:	lsrs	r6, r5, #26
   22a76:	movs	r1, r0
   22a78:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   22a7c:	mov	r7, r0
   22a7e:	mov	r8, r2
   22a80:	mov	r0, r2
   22a82:	ldr	r2, [pc, #192]	; (22b44 <error@@Base+0x7070>)
   22a84:	sub	sp, #28
   22a86:	ldr	r3, [pc, #192]	; (22b48 <error@@Base+0x7074>)
   22a88:	mov	r6, r1
   22a8a:	add	r2, pc
   22a8c:	ldr.w	r9, [pc, #188]	; 22b4c <error@@Base+0x7078>
   22a90:	ldr	r5, [pc, #188]	; (22b50 <error@@Base+0x707c>)
   22a92:	ldr	r3, [r2, r3]
   22a94:	add	r9, pc
   22a96:	add	r5, pc
   22a98:	ldr	r3, [r3, #0]
   22a9a:	str	r3, [sp, #20]
   22a9c:	mov.w	r3, #0
   22aa0:	bl	ea04 <PEM_write_bio_PrivateKey@plt+0x9a08>
   22aa4:	mov	r2, r6
   22aa6:	mov	r1, r9
   22aa8:	mov	r4, r0
   22aaa:	ldr	r0, [pc, #168]	; (22b54 <error@@Base+0x7080>)
   22aac:	add	r0, pc
   22aae:	bl	1bcb0 <error@@Base+0x1dc>
   22ab2:	add	r2, sp, #12
   22ab4:	adds	r1, r4, #1
   22ab6:	str	r2, [sp, #4]
   22ab8:	mov	r0, r2
   22aba:	bl	1f614 <error@@Base+0x3b40>
   22abe:	ldr	r0, [pc, #152]	; (22b58 <error@@Base+0x7084>)
   22ac0:	strb.w	r6, [sp, #16]
   22ac4:	mov	r1, r7
   22ac6:	ldr	r2, [sp, #4]
   22ac8:	movs	r3, #5
   22aca:	ldr	r6, [r5, r0]
   22acc:	mov	r0, r6
   22ace:	bl	1e218 <error@@Base+0x2744>
   22ad2:	cmp	r0, #5
   22ad4:	bne.n	22b06 <error@@Base+0x7032>
   22ad6:	mov	r0, r8
   22ad8:	bl	eb28 <PEM_write_bio_PrivateKey@plt+0x9b2c>
   22adc:	mov	r3, r4
   22ade:	mov	r1, r7
   22ae0:	mov	r2, r0
   22ae2:	mov	r0, r6
   22ae4:	bl	1e218 <error@@Base+0x2744>
   22ae8:	cmp	r0, r4
   22aea:	it	eq
   22aec:	moveq	r0, #0
   22aee:	bne.n	22b22 <error@@Base+0x704e>
   22af0:	ldr	r2, [pc, #104]	; (22b5c <error@@Base+0x7088>)
   22af2:	ldr	r3, [pc, #84]	; (22b48 <error@@Base+0x7074>)
   22af4:	add	r2, pc
   22af6:	ldr	r3, [r2, r3]
   22af8:	ldr	r2, [r3, #0]
   22afa:	ldr	r3, [sp, #20]
   22afc:	eors	r2, r3
   22afe:	bne.n	22b3e <error@@Base+0x706a>
   22b00:	add	sp, #28
   22b02:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   22b06:	blx	4f90 <__errno_location@plt>
   22b0a:	ldr	r0, [r0, #0]
   22b0c:	blx	401c <strerror@plt+0x4>
   22b10:	mov	r1, r9
   22b12:	mov	r2, r0
   22b14:	ldr	r0, [pc, #72]	; (22b60 <error@@Base+0x708c>)
   22b16:	add	r0, pc
   22b18:	bl	1bad4 <error@@Base>
   22b1c:	mov.w	r0, #4294967295	; 0xffffffff
   22b20:	b.n	22af0 <error@@Base+0x701c>
   22b22:	blx	4f90 <__errno_location@plt>
   22b26:	ldr	r0, [r0, #0]
   22b28:	blx	401c <strerror@plt+0x4>
   22b2c:	mov	r1, r9
   22b2e:	mov	r2, r0
   22b30:	ldr	r0, [pc, #48]	; (22b64 <error@@Base+0x7090>)
   22b32:	add	r0, pc
   22b34:	bl	1bad4 <error@@Base>
   22b38:	mov.w	r0, #4294967295	; 0xffffffff
   22b3c:	b.n	22af0 <error@@Base+0x701c>
   22b3e:	blx	4b40 <__stack_chk_fail@plt>
   22b42:	nop
   22b44:	vext.8	d0, d10, d3, #0
   22b48:	lsls	r4, r2, #22
   22b4a:	movs	r0, r0
   22b4c:	lsrs	r0, r1, #26
   22b4e:	movs	r1, r0
   22b50:	vaddl.s32	q0, d14, d3
   22b54:	lsrs	r4, r1, #24
   22b56:	movs	r1, r0
   22b58:	lsls	r0, r7, #21
   22b5a:	movs	r0, r0
   22b5c:	vhadd.s16	d16, d0, d3
   22b60:	lsrs	r6, r5, #22
   22b62:	movs	r1, r0
   22b64:	lsrs	r2, r2, #22
   22b66:	movs	r1, r0
   22b68:	ldr	r2, [pc, #256]	; (22c6c <error@@Base+0x7198>)
   22b6a:	ldr	r3, [pc, #260]	; (22c70 <error@@Base+0x719c>)
   22b6c:	add	r2, pc
   22b6e:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   22b72:	mov	r5, r0
   22b74:	ldr	r0, [pc, #252]	; (22c74 <error@@Base+0x71a0>)
   22b76:	sub	sp, #24
   22b78:	ldr	r3, [r2, r3]
   22b7a:	mov	r6, r1
   22b7c:	add	r0, pc
   22b7e:	ldr	r4, [pc, #248]	; (22c78 <error@@Base+0x71a4>)
   22b80:	ldr	r3, [r3, #0]
   22b82:	str	r3, [sp, #20]
   22b84:	mov.w	r3, #0
   22b88:	bl	1bcb0 <error@@Base+0x1dc>
   22b8c:	ldr	r0, [pc, #236]	; (22c7c <error@@Base+0x71a8>)
   22b8e:	add	r4, pc
   22b90:	add	r7, sp, #16
   22b92:	mov	r1, r5
   22b94:	movs	r3, #4
   22b96:	ldr.w	r8, [r4, r0]
   22b9a:	mov	r2, r7
   22b9c:	mov	r0, r8
   22b9e:	bl	1e218 <error@@Base+0x2744>
   22ba2:	cmp	r0, #4
   22ba4:	bne.n	22bf4 <error@@Base+0x7120>
   22ba6:	mov	r0, r7
   22ba8:	bl	1f5dc <error@@Base+0x3b08>
   22bac:	cmp.w	r0, #262144	; 0x40000
   22bb0:	mov	r4, r0
   22bb2:	str	r0, [sp, #4]
   22bb4:	bhi.n	22c18 <error@@Base+0x7144>
   22bb6:	mov	r0, r6
   22bb8:	bl	e888 <PEM_write_bio_PrivateKey@plt+0x988c>
   22bbc:	mov	r0, r6
   22bbe:	add	r2, sp, #12
   22bc0:	mov	r1, r4
   22bc2:	bl	ec80 <PEM_write_bio_PrivateKey@plt+0x9c84>
   22bc6:	mov	r6, r0
   22bc8:	str	r0, [sp, #4]
   22bca:	cbnz	r0, 22c2e <error@@Base+0x715a>
   22bcc:	ldr	r2, [sp, #12]
   22bce:	mov	r1, r5
   22bd0:	mov	r0, r8
   22bd2:	mov	r3, r4
   22bd4:	bl	1e218 <error@@Base+0x2744>
   22bd8:	cmp	r0, r4
   22bda:	bne.n	22c48 <error@@Base+0x7174>
   22bdc:	ldr	r2, [pc, #160]	; (22c80 <error@@Base+0x71ac>)
   22bde:	ldr	r3, [pc, #144]	; (22c70 <error@@Base+0x719c>)
   22be0:	add	r2, pc
   22be2:	ldr	r3, [r2, r3]
   22be4:	ldr	r2, [r3, #0]
   22be6:	ldr	r3, [sp, #20]
   22be8:	eors	r2, r3
   22bea:	bne.n	22c68 <error@@Base+0x7194>
   22bec:	mov	r0, r6
   22bee:	add	sp, #24
   22bf0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   22bf4:	blx	4f90 <__errno_location@plt>
   22bf8:	mov.w	r6, #4294967295	; 0xffffffff
   22bfc:	ldr	r0, [r0, #0]
   22bfe:	cmp	r0, #32
   22c00:	beq.n	22bdc <error@@Base+0x7108>
   22c02:	blx	401c <strerror@plt+0x4>
   22c06:	ldr	r1, [pc, #124]	; (22c84 <error@@Base+0x71b0>)
   22c08:	add	r1, pc
   22c0a:	adds	r1, #16
   22c0c:	mov	r2, r0
   22c0e:	ldr	r0, [pc, #120]	; (22c88 <error@@Base+0x71b4>)
   22c10:	add	r0, pc
   22c12:	bl	1bad4 <error@@Base>
   22c16:	b.n	22bdc <error@@Base+0x7108>
   22c18:	ldr	r1, [pc, #112]	; (22c8c <error@@Base+0x71b8>)
   22c1a:	mov	r2, r0
   22c1c:	ldr	r0, [pc, #112]	; (22c90 <error@@Base+0x71bc>)
   22c1e:	mov.w	r6, #4294967295	; 0xffffffff
   22c22:	add	r1, pc
   22c24:	add	r0, pc
   22c26:	adds	r1, #16
   22c28:	bl	1bad4 <error@@Base>
   22c2c:	b.n	22bdc <error@@Base+0x7108>
   22c2e:	bl	e2bc <PEM_write_bio_PrivateKey@plt+0x92c0>
   22c32:	ldr	r1, [pc, #96]	; (22c94 <error@@Base+0x71c0>)
   22c34:	mov.w	r6, #4294967295	; 0xffffffff
   22c38:	add	r1, pc
   22c3a:	adds	r1, #16
   22c3c:	mov	r2, r0
   22c3e:	ldr	r0, [pc, #88]	; (22c98 <error@@Base+0x71c4>)
   22c40:	add	r0, pc
   22c42:	bl	1bad4 <error@@Base>
   22c46:	b.n	22bdc <error@@Base+0x7108>
   22c48:	blx	4f90 <__errno_location@plt>
   22c4c:	mov.w	r6, #4294967295	; 0xffffffff
   22c50:	ldr	r0, [r0, #0]
   22c52:	blx	401c <strerror@plt+0x4>
   22c56:	ldr	r1, [pc, #68]	; (22c9c <error@@Base+0x71c8>)
   22c58:	add	r1, pc
   22c5a:	adds	r1, #16
   22c5c:	mov	r2, r0
   22c5e:	ldr	r0, [pc, #64]	; (22ca0 <error@@Base+0x71cc>)
   22c60:	add	r0, pc
   22c62:	bl	1bad4 <error@@Base>
   22c66:	b.n	22bdc <error@@Base+0x7108>
   22c68:	blx	4b40 <__stack_chk_fail@plt>
   22c6c:	cdp	0, 13, cr0, cr8, cr3, {0}
   22c70:	lsls	r4, r2, #22
   22c72:	movs	r0, r0
   22c74:	lsrs	r0, r3, #21
   22c76:	movs	r1, r0
   22c78:	cdp	0, 11, cr0, cr6, cr3, {0}
   22c7c:	lsls	r4, r6, #21
   22c7e:	movs	r0, r0
   22c80:	cdp	0, 6, cr0, cr4, cr3, {0}
   22c84:	lsrs	r4, r2, #20
   22c86:	movs	r1, r0
   22c88:	lsrs	r4, r3, #19
   22c8a:	movs	r1, r0
   22c8c:	lsrs	r2, r7, #19
   22c8e:	movs	r1, r0
   22c90:	lsrs	r4, r3, #19
   22c92:	movs	r1, r0
   22c94:	lsrs	r4, r4, #19
   22c96:	movs	r1, r0
   22c98:	add	r3, sp, #448	; 0x1c0
   22c9a:	movs	r0, r0
   22c9c:	lsrs	r4, r0, #19
   22c9e:	movs	r1, r0
   22ca0:	bvs.n	22be4 <error@@Base+0x7110>
   22ca2:	movs	r0, r0
   22ca4:	push	{r3, r4, r5, lr}
   22ca6:	ldr	r5, [sp, #16]
   22ca8:	ldr	r4, [r5, #0]
   22caa:	cmp	r4, #8
   22cac:	bhi.n	22cbc <error@@Base+0x71e8>
   22cae:	tbb	[pc, r4]
   22cb2:	adds	r6, r1, r4
   22cb4:	adds	r4, #44	; 0x2c
   22cb6:	lsls	r5, r0, #20
   22cb8:	lsls	r5, r0, #20
   22cba:	movs	r2, r7
   22cbc:	movs	r4, #0
   22cbe:	strb	r4, [r0, #0]
   22cc0:	movs	r0, #0
   22cc2:	strb	r0, [r1, #0]
   22cc4:	movs	r1, #0
   22cc6:	str	r1, [r2, #0]
   22cc8:	mov	r0, r1
   22cca:	str	r1, [r3, #0]
   22ccc:	pop	{r3, r4, r5, pc}
   22cce:	movs	r4, #1
   22cd0:	strb	r4, [r0, #0]
   22cd2:	ldrb	r4, [r1, #0]
   22cd4:	cbnz	r4, 22cee <error@@Base+0x721a>
   22cd6:	movs	r4, #1
   22cd8:	strb	r4, [r1, #0]
   22cda:	ldrb	r1, [r0, #0]
   22cdc:	cmp	r1, #0
   22cde:	beq.n	22cc4 <error@@Base+0x71f0>
   22ce0:	movs	r1, #1
   22ce2:	b.n	22cfe <error@@Base+0x722a>
   22ce4:	movs	r4, #2
   22ce6:	strb	r4, [r0, #0]
   22ce8:	ldrb	r4, [r1, #0]
   22cea:	cmp	r4, #0
   22cec:	beq.n	22cd6 <error@@Base+0x7202>
   22cee:	cmp	r4, #1
   22cf0:	beq.n	22ce0 <error@@Base+0x720c>
   22cf2:	cmp	r4, #2
   22cf4:	bne.n	22cc0 <error@@Base+0x71ec>
   22cf6:	ldrb	r1, [r0, #0]
   22cf8:	cmp	r1, #0
   22cfa:	beq.n	22cc4 <error@@Base+0x71f0>
   22cfc:	movs	r1, #2
   22cfe:	mov	r0, r5
   22d00:	bl	fe04 <PEM_write_bio_PrivateKey@plt+0xae08>
   22d04:	cbnz	r0, 22d32 <error@@Base+0x725e>
   22d06:	movs	r0, #1
   22d08:	pop	{r3, r4, r5, pc}
   22d0a:	movs	r4, #3
   22d0c:	strb	r4, [r0, #0]
   22d0e:	ldrb	r4, [r1, #0]
   22d10:	cmp	r4, #0
   22d12:	bne.n	22cee <error@@Base+0x721a>
   22d14:	movs	r4, #2
   22d16:	strb	r4, [r1, #0]
   22d18:	b.n	22cf6 <error@@Base+0x7222>
   22d1a:	movs	r4, #4
   22d1c:	strb	r4, [r0, #0]
   22d1e:	ldrb	r4, [r1, #0]
   22d20:	cmp	r4, #0
   22d22:	beq.n	22d14 <error@@Base+0x7240>
   22d24:	b.n	22cee <error@@Base+0x721a>
   22d26:	movs	r4, #5
   22d28:	strb	r4, [r0, #0]
   22d2a:	ldrb	r4, [r1, #0]
   22d2c:	cmp	r4, #0
   22d2e:	beq.n	22d14 <error@@Base+0x7240>
   22d30:	b.n	22cee <error@@Base+0x721a>
   22d32:	bl	e2bc <PEM_write_bio_PrivateKey@plt+0x92c0>
   22d36:	ldr	r1, [pc, #12]	; (22d44 <error@@Base+0x7270>)
   22d38:	add	r1, pc
   22d3a:	mov	r2, r0
   22d3c:	ldr	r0, [pc, #8]	; (22d48 <error@@Base+0x7274>)
   22d3e:	add	r0, pc
   22d40:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   22d44:	lsrs	r0, r0, #27
   22d46:	movs	r1, r0
   22d48:	lsrs	r6, r7, #15
   22d4a:	movs	r1, r0
   22d4c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22d50:	mov	r5, r2
   22d52:	vpush	{d8-d9}
   22d56:	mov	r6, r0
   22d58:	ldr	r1, [pc, #676]	; (23000 <error@@Base+0x752c>)
   22d5a:	movs	r4, #0
   22d5c:	ldr	r0, [pc, #676]	; (23004 <error@@Base+0x7530>)
   22d5e:	add	r1, pc
   22d60:	sub	sp, #68	; 0x44
   22d62:	add	r0, pc
   22d64:	str	r2, [sp, #8]
   22d66:	ldr	r2, [pc, #672]	; (23008 <error@@Base+0x7534>)
   22d68:	str	r3, [sp, #12]
   22d6a:	ldr	r2, [r1, r2]
   22d6c:	ldr	r2, [r2, #0]
   22d6e:	str	r2, [sp, #60]	; 0x3c
   22d70:	mov.w	r2, #0
   22d74:	str	r4, [r3, #0]
   22d76:	str	r4, [sp, #20]
   22d78:	strb.w	r4, [sp, #19]
   22d7c:	bl	1bcb0 <error@@Base+0x1dc>
   22d80:	cmp	r5, #0
   22d82:	beq.w	22ff0 <error@@Base+0x751c>
   22d86:	cmp	r6, #0
   22d88:	beq.w	22fe2 <error@@Base+0x750e>
   22d8c:	add.w	sl, sp, #28
   22d90:	add.w	r9, sp, #24
   22d94:	mov	r1, r4
   22d96:	mov	r0, r6
   22d98:	mov	r2, sl
   22d9a:	mov	r3, r9
   22d9c:	str	r4, [sp, #32]
   22d9e:	strd	r4, r4, [sp, #40]	; 0x28
   22da2:	strd	r4, r4, [sp, #48]	; 0x30
   22da6:	str	r4, [sp, #56]	; 0x38
   22da8:	movs	r4, #2
   22daa:	str	r4, [sp, #36]	; 0x24
   22dac:	movs	r4, #4
   22dae:	str	r4, [sp, #28]
   22db0:	blx	46c0 <getaddrinfo@plt>
   22db4:	cmp	r0, #0
   22db6:	beq.w	22fce <error@@Base+0x74fa>
   22dba:	movs	r3, #1
   22dbc:	add	r2, sp, #20
   22dbe:	mov	r0, r6
   22dc0:	str	r2, [sp, #0]
   22dc2:	mov	r1, r3
   22dc4:	movs	r2, #44	; 0x2c
   22dc6:	bl	2ac8c <__b64_pton@@Base+0x1a5c>
   22dca:	cmp	r0, #0
   22dcc:	bne.w	22ed4 <error@@Base+0x7400>
   22dd0:	ldr	r3, [sp, #20]
   22dd2:	ldr	r2, [r3, #0]
   22dd4:	lsls	r2, r2, #31
   22dd6:	bmi.w	22f12 <error@@Base+0x743e>
   22dda:	ldr	r0, [pc, #560]	; (2300c <error@@Base+0x7538>)
   22ddc:	ldr	r1, [r3, #16]
   22dde:	add	r0, pc
   22de0:	bl	1bc08 <error@@Base+0x134>
   22de4:	add.w	r3, sp, #18
   22de8:	add.w	fp, sp, #19
   22dec:	mov	r2, r9
   22dee:	vmov	s17, r3
   22df2:	mov	r0, r3
   22df4:	ldr	r3, [sp, #8]
   22df6:	mov	r1, fp
   22df8:	str	r3, [sp, #0]
   22dfa:	mov	r3, sl
   22dfc:	bl	22ca4 <error@@Base+0x71d0>
   22e00:	cmp	r0, #0
   22e02:	beq.w	22fba <error@@Base+0x74e6>
   22e06:	ldr	r3, [sp, #20]
   22e08:	ldr	r2, [r3, #16]
   22e0a:	cmp	r2, #0
   22e0c:	beq.w	22f3a <error@@Base+0x7466>
   22e10:	ldr	r1, [sp, #12]
   22e12:	ldr	r2, [r1, #0]
   22e14:	orr.w	r2, r2, #1
   22e18:	str	r2, [r1, #0]
   22e1a:	ldr	r2, [r3, #16]
   22e1c:	cmp	r2, #0
   22e1e:	beq.w	22f3a <error@@Base+0x7466>
   22e22:	ldr	r2, [pc, #492]	; (23010 <error@@Base+0x753c>)
   22e24:	movs	r4, #0
   22e26:	add	r2, pc
   22e28:	vmov	s16, r2
   22e2c:	ldr	r2, [pc, #484]	; (23014 <error@@Base+0x7540>)
   22e2e:	add	r2, pc
   22e30:	vmov	s18, r2
   22e34:	b.n	22e72 <error@@Base+0x739e>
   22e36:	ldr	r0, [sp, #24]
   22e38:	strb.w	r7, [sp, #19]
   22e3c:	blx	453c <free@plt+0x4>
   22e40:	ldr	r3, [sp, #8]
   22e42:	mov	r2, r9
   22e44:	vmov	r0, s17
   22e48:	mov	r1, fp
   22e4a:	str	r3, [sp, #0]
   22e4c:	mov	r3, sl
   22e4e:	bl	22ca4 <error@@Base+0x71d0>
   22e52:	cmp	r0, #0
   22e54:	beq.w	22f7a <error@@Base+0x74a6>
   22e58:	ldrb.w	r3, [sp, #18]
   22e5c:	cmp	r3, r8
   22e5e:	beq.w	22f6e <error@@Base+0x749a>
   22e62:	mov	r0, r6
   22e64:	adds	r4, #1
   22e66:	blx	453c <free@plt+0x4>
   22e6a:	ldr	r3, [sp, #20]
   22e6c:	ldr	r2, [r3, #16]
   22e6e:	cmp	r2, r4
   22e70:	bls.n	22f3a <error@@Base+0x7466>
   22e72:	ldr	r3, [r3, #28]
   22e74:	add.w	r2, r3, r4, lsl #3
   22e78:	ldr.w	r0, [r3, r4, lsl #3]
   22e7c:	cmp	r0, #1
   22e7e:	ble.n	22f28 <error@@Base+0x7454>
   22e80:	mvn.w	r1, #1
   22e84:	ldr	r6, [r2, #4]
   22e86:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   22e8a:	ldrb.w	r8, [r6]
   22e8e:	ldrb	r7, [r6, #1]
   22e90:	mov	r5, r0
   22e92:	cmp	r0, #0
   22e94:	beq.n	22f62 <error@@Base+0x748e>
   22e96:	bl	1d924 <error@@Base+0x1e50>
   22e9a:	adds	r1, r6, #2
   22e9c:	mov	r2, r5
   22e9e:	mov	r6, r0
   22ea0:	blx	47e0 <memcpy@plt>
   22ea4:	ldrb.w	r3, [sp, #19]
   22ea8:	cmp	r3, r7
   22eaa:	bne.n	22e36 <error@@Base+0x7362>
   22eac:	ldrb.w	r3, [sp, #18]
   22eb0:	cmp	r3, r8
   22eb2:	bne.n	22e62 <error@@Base+0x738e>
   22eb4:	ldr	r3, [sp, #28]
   22eb6:	cmp	r3, r5
   22eb8:	bne.n	22e62 <error@@Base+0x738e>
   22eba:	ldr	r0, [sp, #24]
   22ebc:	mov	r2, r5
   22ebe:	mov	r1, r6
   22ec0:	bl	2b8d4 <mkdtemp@@Base+0x7c4>
   22ec4:	cmp	r0, #0
   22ec6:	bne.n	22e62 <error@@Base+0x738e>
   22ec8:	ldr	r2, [sp, #12]
   22eca:	ldr	r3, [r2, #0]
   22ecc:	orr.w	r3, r3, #2
   22ed0:	str	r3, [r2, #0]
   22ed2:	b.n	22e62 <error@@Base+0x738e>
   22ed4:	subs	r0, #1
   22ed6:	cmp	r0, #4
   22ed8:	bhi.w	22ff8 <error@@Base+0x7524>
   22edc:	tbb	[pc, r0]
   22ee0:	ldr	r3, [r0, #32]
   22ee2:	str	r7, [r4, #68]	; 0x44
   22ee4:	lsls	r1, r4, #1
   22ee6:	ldr	r1, [pc, #304]	; (23018 <error@@Base+0x7544>)
   22ee8:	add	r1, pc
   22eea:	ldr	r0, [pc, #304]	; (2301c <error@@Base+0x7548>)
   22eec:	mov.w	r4, #4294967295	; 0xffffffff
   22ef0:	add	r0, pc
   22ef2:	bl	1bbb4 <error@@Base+0xe0>
   22ef6:	ldr	r2, [pc, #296]	; (23020 <error@@Base+0x754c>)
   22ef8:	ldr	r3, [pc, #268]	; (23008 <error@@Base+0x7534>)
   22efa:	add	r2, pc
   22efc:	ldr	r3, [r2, r3]
   22efe:	ldr	r2, [r3, #0]
   22f00:	ldr	r3, [sp, #60]	; 0x3c
   22f02:	eors	r2, r3
   22f04:	bne.n	22fec <error@@Base+0x7518>
   22f06:	mov	r0, r4
   22f08:	add	sp, #68	; 0x44
   22f0a:	vpop	{d8-d9}
   22f0e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22f12:	ldr	r1, [sp, #12]
   22f14:	ldr	r0, [pc, #268]	; (23024 <error@@Base+0x7550>)
   22f16:	ldr	r2, [r1, #0]
   22f18:	add	r0, pc
   22f1a:	orr.w	r2, r2, #4
   22f1e:	str	r2, [r1, #0]
   22f20:	ldr	r1, [r3, #16]
   22f22:	bl	1bc08 <error@@Base+0x134>
   22f26:	b.n	22de4 <error@@Base+0x7310>
   22f28:	vmov	r0, s16
   22f2c:	adds	r4, #1
   22f2e:	bl	1bbb4 <error@@Base+0xe0>
   22f32:	ldr	r3, [sp, #20]
   22f34:	ldr	r2, [r3, #16]
   22f36:	cmp	r2, r4
   22f38:	bhi.n	22e72 <error@@Base+0x739e>
   22f3a:	ldr	r0, [sp, #24]
   22f3c:	blx	453c <free@plt+0x4>
   22f40:	ldr	r0, [sp, #20]
   22f42:	bl	2ac10 <__b64_pton@@Base+0x19e0>
   22f46:	ldr	r3, [sp, #12]
   22f48:	ldr	r3, [r3, #0]
   22f4a:	ands.w	r4, r3, #1
   22f4e:	beq.n	22f98 <error@@Base+0x74c4>
   22f50:	ands.w	r4, r3, #2
   22f54:	beq.n	22f8e <error@@Base+0x74ba>
   22f56:	ldr	r0, [pc, #208]	; (23028 <error@@Base+0x7554>)
   22f58:	movs	r4, #0
   22f5a:	add	r0, pc
   22f5c:	bl	1bc08 <error@@Base+0x134>
   22f60:	b.n	22ef6 <error@@Base+0x7422>
   22f62:	vmov	r0, s18
   22f66:	bl	1d9d0 <error@@Base+0x1efc>
   22f6a:	mov	r6, r0
   22f6c:	b.n	22ea4 <error@@Base+0x73d0>
   22f6e:	ldrb.w	r3, [sp, #19]
   22f72:	cmp	r3, r7
   22f74:	bne.w	22e62 <error@@Base+0x738e>
   22f78:	b.n	22eb4 <error@@Base+0x73e0>
   22f7a:	ldr	r0, [pc, #176]	; (2302c <error@@Base+0x7558>)
   22f7c:	mov.w	r4, #4294967295	; 0xffffffff
   22f80:	add	r0, pc
   22f82:	bl	1bad4 <error@@Base>
   22f86:	ldr	r0, [sp, #20]
   22f88:	bl	2ac10 <__b64_pton@@Base+0x19e0>
   22f8c:	b.n	22ef6 <error@@Base+0x7422>
   22f8e:	ldr	r0, [pc, #160]	; (23030 <error@@Base+0x755c>)
   22f90:	add	r0, pc
   22f92:	bl	1bc08 <error@@Base+0x134>
   22f96:	b.n	22ef6 <error@@Base+0x7422>
   22f98:	ldr	r0, [pc, #152]	; (23034 <error@@Base+0x7560>)
   22f9a:	add	r0, pc
   22f9c:	bl	1bc08 <error@@Base+0x134>
   22fa0:	b.n	22ef6 <error@@Base+0x7422>
   22fa2:	ldr	r1, [pc, #148]	; (23038 <error@@Base+0x7564>)
   22fa4:	add	r1, pc
   22fa6:	b.n	22eea <error@@Base+0x7416>
   22fa8:	ldr	r1, [pc, #144]	; (2303c <error@@Base+0x7568>)
   22faa:	add	r1, pc
   22fac:	b.n	22eea <error@@Base+0x7416>
   22fae:	ldr	r1, [pc, #144]	; (23040 <error@@Base+0x756c>)
   22fb0:	add	r1, pc
   22fb2:	b.n	22eea <error@@Base+0x7416>
   22fb4:	ldr	r1, [pc, #140]	; (23044 <error@@Base+0x7570>)
   22fb6:	add	r1, pc
   22fb8:	b.n	22eea <error@@Base+0x7416>
   22fba:	ldr	r0, [pc, #140]	; (23048 <error@@Base+0x7574>)
   22fbc:	mov.w	r4, #4294967295	; 0xffffffff
   22fc0:	add	r0, pc
   22fc2:	bl	1bad4 <error@@Base>
   22fc6:	ldr	r0, [sp, #20]
   22fc8:	bl	2ac10 <__b64_pton@@Base+0x19e0>
   22fcc:	b.n	22ef6 <error@@Base+0x7422>
   22fce:	ldr	r0, [sp, #24]
   22fd0:	blx	43c0 <freeaddrinfo@plt>
   22fd4:	ldr	r0, [pc, #116]	; (2304c <error@@Base+0x7578>)
   22fd6:	mov.w	r4, #4294967295	; 0xffffffff
   22fda:	add	r0, pc
   22fdc:	bl	1bc08 <error@@Base+0x134>
   22fe0:	b.n	22ef6 <error@@Base+0x7422>
   22fe2:	ldr	r0, [pc, #108]	; (23050 <error@@Base+0x757c>)
   22fe4:	add	r0, pc
   22fe6:	bl	1bad4 <error@@Base>
   22fea:	b.n	22fd4 <error@@Base+0x7500>
   22fec:	blx	4b40 <__stack_chk_fail@plt>
   22ff0:	ldr	r0, [pc, #96]	; (23054 <error@@Base+0x7580>)
   22ff2:	add	r0, pc
   22ff4:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   22ff8:	ldr	r1, [pc, #92]	; (23058 <error@@Base+0x7584>)
   22ffa:	add	r1, pc
   22ffc:	b.n	22eea <error@@Base+0x7416>
   22ffe:	nop
   23000:	stcl	0, cr0, [r6], #12
   23004:	lsrs	r6, r2, #17
   23006:	movs	r1, r0
   23008:	lsls	r4, r2, #22
   2300a:	movs	r0, r0
   2300c:	lsrs	r2, r3, #18
   2300e:	movs	r1, r0
   23010:	lsrs	r2, r4, #18
   23012:	movs	r1, r0
   23014:	lsls	r2, r1, #4
   23016:	movs	r1, r0
   23018:	lsrs	r0, r0, #11
   2301a:	movs	r1, r0
   2301c:	lsrs	r4, r1, #13
   2301e:	movs	r1, r0
   23020:	adc.w	r0, sl, r3
   23024:	lsrs	r4, r7, #12
   23026:	movs	r1, r0
   23028:	lsrs	r6, r6, #14
   2302a:	movs	r1, r0
   2302c:	lsrs	r4, r5, #13
   2302e:	movs	r1, r0
   23030:	lsrs	r4, r5, #14
   23032:	movs	r1, r0
   23034:	lsrs	r2, r2, #15
   23036:	movs	r1, r0
   23038:	lsrs	r4, r1, #7
   2303a:	movs	r1, r0
   2303c:	lsrs	r2, r6, #6
   2303e:	movs	r1, r0
   23040:	lsrs	r4, r4, #7
   23042:	movs	r1, r0
   23044:	lsrs	r6, r1, #7
   23046:	movs	r1, r0
   23048:	lsrs	r0, r4, #11
   2304a:	movs	r1, r0
   2304c:	lsrs	r6, r6, #8
   2304e:	movs	r1, r0
   23050:	lsrs	r4, r7, #7
   23052:	movs	r1, r0
   23054:	lsrs	r2, r3, #7
   23056:	movs	r1, r0
   23058:	bgt.n	23138 <error@@Base+0x7664>
   2305a:	movs	r0, r0
   2305c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23060:	sub	sp, #60	; 0x3c
   23062:	mov	r5, r2
   23064:	ldr	r2, [pc, #240]	; (23158 <error@@Base+0x7684>)
   23066:	str	r3, [sp, #28]
   23068:	add.w	fp, sp, #48	; 0x30
   2306c:	ldr	r3, [pc, #236]	; (2315c <error@@Base+0x7688>)
   2306e:	add	r2, pc
   23070:	strd	r1, r0, [sp, #20]
   23074:	add.w	sl, sp, #44	; 0x2c
   23078:	ldr	r7, [pc, #228]	; (23160 <error@@Base+0x768c>)
   2307a:	add.w	r9, sp, #43	; 0x2b
   2307e:	ldr	r3, [r2, r3]
   23080:	add.w	r8, sp, #42	; 0x2a
   23084:	add	r7, pc
   23086:	movs	r6, #1
   23088:	ldr	r3, [r3, #0]
   2308a:	str	r3, [sp, #52]	; 0x34
   2308c:	mov.w	r3, #0
   23090:	ldr	r3, [pc, #208]	; (23164 <error@@Base+0x7690>)
   23092:	movs	r4, #0
   23094:	strb.w	r4, [sp, #42]	; 0x2a
   23098:	add	r3, pc
   2309a:	str	r3, [sp, #32]
   2309c:	ldr	r3, [pc, #200]	; (23168 <error@@Base+0x7694>)
   2309e:	add	r3, pc
   230a0:	str	r3, [sp, #36]	; 0x24
   230a2:	ldr	r3, [sp, #20]
   230a4:	mov	r2, sl
   230a6:	mov	r1, r9
   230a8:	mov	r0, r8
   230aa:	strb.w	r6, [sp, #43]	; 0x2b
   230ae:	str	r3, [sp, #0]
   230b0:	mov	r3, fp
   230b2:	bl	22ca4 <error@@Base+0x71d0>
   230b6:	cbnz	r0, 230dc <error@@Base+0x7608>
   230b8:	cmp	r6, #2
   230ba:	bne.n	230d8 <error@@Base+0x7604>
   230bc:	cmp	r4, #0
   230be:	beq.n	23142 <error@@Base+0x766e>
   230c0:	ldr	r2, [pc, #168]	; (2316c <error@@Base+0x7698>)
   230c2:	ldr	r3, [pc, #152]	; (2315c <error@@Base+0x7688>)
   230c4:	add	r2, pc
   230c6:	ldr	r3, [r2, r3]
   230c8:	ldr	r2, [r3, #0]
   230ca:	ldr	r3, [sp, #52]	; 0x34
   230cc:	eors	r2, r3
   230ce:	bne.n	23152 <error@@Base+0x767e>
   230d0:	mov	r0, r4
   230d2:	add	sp, #60	; 0x3c
   230d4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   230d8:	movs	r6, #2
   230da:	b.n	230a2 <error@@Base+0x75ce>
   230dc:	ldr	r1, [sp, #28]
   230de:	ldrb.w	r2, [sp, #42]	; 0x2a
   230e2:	ldrb.w	r3, [sp, #43]	; 0x2b
   230e6:	cbnz	r1, 23126 <error@@Base+0x7652>
   230e8:	str	r3, [sp, #4]
   230ea:	movs	r1, #1
   230ec:	str	r2, [sp, #0]
   230ee:	mov	r0, r5
   230f0:	ldr	r3, [sp, #24]
   230f2:	ldr	r2, [sp, #32]
   230f4:	blx	4b70 <__fprintf_chk@plt>
   230f8:	ldr	r3, [sp, #48]	; 0x30
   230fa:	movs	r4, #0
   230fc:	cbz	r3, 23114 <error@@Base+0x7640>
   230fe:	ldr	r3, [sp, #44]	; 0x2c
   23100:	movs	r1, #1
   23102:	mov	r2, r7
   23104:	mov	r0, r5
   23106:	ldrb	r3, [r3, r4]
   23108:	add	r4, r1
   2310a:	blx	4b70 <__fprintf_chk@plt>
   2310e:	ldr	r3, [sp, #48]	; 0x30
   23110:	cmp	r3, r4
   23112:	bhi.n	230fe <error@@Base+0x762a>
   23114:	mov	r1, r5
   23116:	movs	r0, #10
   23118:	blx	4bbc <fputc@plt+0x4>
   2311c:	ldr	r0, [sp, #44]	; 0x2c
   2311e:	blx	453c <free@plt+0x4>
   23122:	movs	r4, #1
   23124:	b.n	230b8 <error@@Base+0x75e4>
   23126:	ldr	r1, [sp, #48]	; 0x30
   23128:	movs	r0, #44	; 0x2c
   2312a:	str	r3, [sp, #12]
   2312c:	adds	r1, #2
   2312e:	str	r2, [sp, #8]
   23130:	str	r0, [sp, #0]
   23132:	mov	r0, r5
   23134:	str	r1, [sp, #4]
   23136:	movs	r1, #1
   23138:	ldr	r3, [sp, #24]
   2313a:	ldr	r2, [sp, #36]	; 0x24
   2313c:	blx	4b70 <__fprintf_chk@plt>
   23140:	b.n	230f8 <error@@Base+0x7624>
   23142:	ldr	r1, [pc, #44]	; (23170 <error@@Base+0x769c>)
   23144:	ldr	r0, [pc, #44]	; (23174 <error@@Base+0x76a0>)
   23146:	add	r1, pc
   23148:	add	r0, pc
   2314a:	adds	r1, #16
   2314c:	bl	1bad4 <error@@Base>
   23150:	b.n	230c0 <error@@Base+0x75ec>
   23152:	blx	4b40 <__stack_chk_fail@plt>
   23156:	nop
   23158:	ldrd	r0, r0, [r6, #12]
   2315c:	lsls	r4, r2, #22
   2315e:	movs	r0, r0
   23160:	lsls	r0, r5, #8
   23162:	movs	r1, r0
   23164:	lsrs	r4, r3, #12
   23166:	movs	r1, r0
   23168:	lsrs	r6, r6, #11
   2316a:	movs	r1, r0
   2316c:			; <UNDEFINED> instruction: 0xe9800003
   23170:	lsrs	r2, r6, #10
   23172:	movs	r1, r0
   23174:	lsrs	r0, r0, #10
   23176:	movs	r1, r0
   23178:	ldr	r2, [pc, #124]	; (231f8 <error@@Base+0x7724>)
   2317a:	ldr	r3, [pc, #128]	; (231fc <error@@Base+0x7728>)
   2317c:	add	r2, pc
   2317e:	push	{lr}
   23180:	sub	sp, #68	; 0x44
   23182:	ldr	r3, [r2, r3]
   23184:	ldr	r3, [r3, #0]
   23186:	str	r3, [sp, #60]	; 0x3c
   23188:	mov.w	r3, #0
   2318c:	bl	29038 <setlogin@@Base+0x44>
   23190:	blx	44c8 <OpenSSL_version_num@plt>
   23194:	mov	r1, r0
   23196:	movw	r0, #4207	; 0x106f
   2319a:	movt	r0, #4112	; 0x1010
   2319e:	bl	28ffc <setlogin@@Base+0x8>
   231a2:	cbz	r0, 231d6 <error@@Base+0x7702>
   231a4:	blx	4dd0 <RAND_status@plt>
   231a8:	cmp	r0, #1
   231aa:	bne.n	231f0 <error@@Base+0x771c>
   231ac:	add	r0, sp, #12
   231ae:	movs	r1, #48	; 0x30
   231b0:	str	r0, [sp, #4]
   231b2:	bl	28dd0 <error@@Base+0xd2fc>
   231b6:	movs	r2, #48	; 0x30
   231b8:	ldr	r0, [sp, #4]
   231ba:	mov	r1, r2
   231bc:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   231c0:	ldr	r2, [pc, #60]	; (23200 <error@@Base+0x772c>)
   231c2:	ldr	r3, [pc, #56]	; (231fc <error@@Base+0x7728>)
   231c4:	add	r2, pc
   231c6:	ldr	r3, [r2, r3]
   231c8:	ldr	r2, [r3, #0]
   231ca:	ldr	r3, [sp, #60]	; 0x3c
   231cc:	eors	r2, r3
   231ce:	bne.n	231ec <error@@Base+0x7718>
   231d0:	add	sp, #68	; 0x44
   231d2:	ldr.w	pc, [sp], #4
   231d6:	blx	44c8 <OpenSSL_version_num@plt>
   231da:	movw	r1, #4207	; 0x106f
   231de:	movt	r1, #4112	; 0x1010
   231e2:	mov	r2, r0
   231e4:	ldr	r0, [pc, #28]	; (23204 <error@@Base+0x7730>)
   231e6:	add	r0, pc
   231e8:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   231ec:	blx	4b40 <__stack_chk_fail@plt>
   231f0:	ldr	r0, [pc, #20]	; (23208 <error@@Base+0x7734>)
   231f2:	add	r0, pc
   231f4:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   231f8:			; <UNDEFINED> instruction: 0xe8c80003
   231fc:	lsls	r4, r2, #22
   231fe:	movs	r0, r0
   23200:	stmia.w	r0, {r0, r1}
   23204:	lsrs	r2, r6, #8
   23206:	movs	r1, r0
   23208:	lsrs	r2, r4, #9
   2320a:	movs	r1, r0
   2320c:	mov.w	r0, #4294967295	; 0xffffffff
   23210:	bx	lr
   23212:	nop
   23214:	ldr	r3, [pc, #56]	; (23250 <error@@Base+0x777c>)
   23216:	ldr	r2, [pc, #60]	; (23254 <error@@Base+0x7780>)
   23218:	add	r3, pc
   2321a:	push	{r4, r5, r6, lr}
   2321c:	ldr	r3, [r3, r2]
   2321e:	ldr	r4, [r3, #0]
   23220:	cbz	r4, 23248 <error@@Base+0x7774>
   23222:	ldr	r6, [pc, #52]	; (23258 <error@@Base+0x7784>)
   23224:	mov	r5, r0
   23226:	add	r6, pc
   23228:	b.n	2322e <error@@Base+0x775a>
   2322a:	ldr	r4, [r4, #108]	; 0x6c
   2322c:	cbz	r4, 23248 <error@@Base+0x7774>
   2322e:	mov	r1, r4
   23230:	mov	r0, r6
   23232:	ldr	r2, [r4, #0]
   23234:	bl	1bc08 <error@@Base+0x134>
   23238:	ldr	r1, [r4, #0]
   2323a:	mov	r0, r5
   2323c:	blx	4f60 <strcmp@plt>
   23240:	cmp	r0, #0
   23242:	bne.n	2322a <error@@Base+0x7756>
   23244:	mov	r0, r4
   23246:	pop	{r4, r5, r6, pc}
   23248:	movs	r4, #0
   2324a:	mov	r0, r4
   2324c:	pop	{r4, r5, r6, pc}
   2324e:	nop
   23250:			; <UNDEFINED> instruction: 0xe82c0003
   23254:	lsls	r4, r0, #22
   23256:	movs	r0, r0
   23258:	lsrs	r2, r0, #9
   2325a:	movs	r1, r0
   2325c:	clz	r3, r1
   23260:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   23264:	lsrs	r3, r3, #5
   23266:	mov	r7, r2
   23268:	ldr	r2, [pc, #280]	; (23384 <error@@Base+0x78b0>)
   2326a:	cmp	r0, #0
   2326c:	ite	ne
   2326e:	movne	r5, r3
   23270:	moveq	r5, #1
   23272:	ldr	r3, [pc, #276]	; (23388 <error@@Base+0x78b4>)
   23274:	add	r2, pc
   23276:	sub.w	sp, sp, #1040	; 0x410
   2327a:	ldr	r3, [r2, r3]
   2327c:	ldr	r3, [r3, #0]
   2327e:	str.w	r3, [sp, #1036]	; 0x40c
   23282:	mov.w	r3, #0
   23286:	cmp	r5, #0
   23288:	bne.n	23336 <error@@Base+0x7862>
   2328a:	ldr	r3, [r0, #100]	; 0x64
   2328c:	mov	r6, r0
   2328e:	cmp	r3, #0
   23290:	beq.n	23336 <error@@Base+0x7862>
   23292:	ldr	r2, [pc, #248]	; (2338c <error@@Base+0x78b8>)
   23294:	mov	r4, r1
   23296:	ldr	r3, [r1, #96]	; 0x60
   23298:	add	r2, pc
   2329a:	and.w	r3, r3, #256	; 0x100
   2329e:	ldr	r2, [r2, #0]
   232a0:	cmp	r2, #0
   232a2:	beq.n	23344 <error@@Base+0x7870>
   232a4:	cmp	r3, #0
   232a6:	bne.n	2331a <error@@Base+0x7846>
   232a8:	add	r5, sp, #12
   232aa:	ldr	r2, [pc, #228]	; (23390 <error@@Base+0x78bc>)
   232ac:	mov.w	r3, #1024	; 0x400
   232b0:	str	r1, [sp, #4]
   232b2:	add	r2, pc
   232b4:	mov	r1, r3
   232b6:	str	r2, [sp, #0]
   232b8:	mov	r0, r5
   232ba:	movs	r2, #1
   232bc:	blx	4984 <__snprintf_chk@plt>
   232c0:	mov	r0, r5
   232c2:	movs	r1, #4
   232c4:	bl	1d22c <error@@Base+0x1758>
   232c8:	mov	r8, r0
   232ca:	cmp	r0, #0
   232cc:	beq.n	2336e <error@@Base+0x789a>
   232ce:	blx	4768 <strlen@plt>
   232d2:	ldr	r5, [r6, #8]
   232d4:	mov	r1, r7
   232d6:	mov	r2, r8
   232d8:	ldr	r5, [r5, #76]	; 0x4c
   232da:	mov	r3, r0
   232dc:	ldr.w	r0, [r4, #160]	; 0xa0
   232e0:	blx	r5
   232e2:	mov	r5, r0
   232e4:	mov	r0, r8
   232e6:	blx	4768 <strlen@plt>
   232ea:	mov	r1, r0
   232ec:	mov	r0, r8
   232ee:	bl	2a604 <__b64_pton@@Base+0x13d4>
   232f2:	bics.w	r0, r5, #256	; 0x100
   232f6:	itt	eq
   232f8:	moveq	r3, #1
   232fa:	streq.w	r3, [r4, #164]	; 0xa4
   232fe:	bne.n	23358 <error@@Base+0x7884>
   23300:	ldr	r2, [pc, #144]	; (23394 <error@@Base+0x78c0>)
   23302:	ldr	r3, [pc, #132]	; (23388 <error@@Base+0x78b4>)
   23304:	add	r2, pc
   23306:	ldr	r3, [r2, r3]
   23308:	ldr	r2, [r3, #0]
   2330a:	ldr.w	r3, [sp, #1036]	; 0x40c
   2330e:	eors	r2, r3
   23310:	bne.n	23380 <error@@Base+0x78ac>
   23312:	add.w	sp, sp, #1040	; 0x410
   23316:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   2331a:	ldr	r0, [pc, #124]	; (23398 <error@@Base+0x78c4>)
   2331c:	add	r0, pc
   2331e:	bl	1bbb4 <error@@Base+0xe0>
   23322:	ldr	r6, [r6, #8]
   23324:	mov	r3, r5
   23326:	mov	r2, r5
   23328:	ldr.w	r0, [r4, #160]	; 0xa0
   2332c:	mov	r1, r7
   2332e:	ldr	r5, [r6, #76]	; 0x4c
   23330:	blx	r5
   23332:	mov	r5, r0
   23334:	b.n	232f2 <error@@Base+0x781e>
   23336:	ldr	r0, [pc, #100]	; (2339c <error@@Base+0x78c8>)
   23338:	add	r0, pc
   2333a:	bl	1bad4 <error@@Base>
   2333e:	mov.w	r0, #4294967295	; 0xffffffff
   23342:	b.n	23300 <error@@Base+0x782c>
   23344:	cbnz	r3, 23368 <error@@Base+0x7894>
   23346:	ldr	r1, [pc, #88]	; (233a0 <error@@Base+0x78cc>)
   23348:	add	r1, pc
   2334a:	ldr	r0, [pc, #88]	; (233a4 <error@@Base+0x78d0>)
   2334c:	add	r0, pc
   2334e:	bl	1bad4 <error@@Base>
   23352:	mov.w	r0, #4294967295	; 0xffffffff
   23356:	b.n	23300 <error@@Base+0x782c>
   23358:	ldr	r0, [pc, #76]	; (233a8 <error@@Base+0x78d4>)
   2335a:	mov	r1, r5
   2335c:	add	r0, pc
   2335e:	bl	1bad4 <error@@Base>
   23362:	mov.w	r0, #4294967295	; 0xffffffff
   23366:	b.n	23300 <error@@Base+0x782c>
   23368:	ldr	r1, [pc, #64]	; (233ac <error@@Base+0x78d8>)
   2336a:	add	r1, pc
   2336c:	b.n	2334a <error@@Base+0x7876>
   2336e:	ldr	r1, [pc, #64]	; (233b0 <error@@Base+0x78dc>)
   23370:	ldr	r0, [pc, #64]	; (233b4 <error@@Base+0x78e0>)
   23372:	add	r1, pc
   23374:	add	r0, pc
   23376:	bl	1bc08 <error@@Base+0x134>
   2337a:	mov.w	r0, #4294967295	; 0xffffffff
   2337e:	b.n	23300 <error@@Base+0x782c>
   23380:	blx	4b40 <__stack_chk_fail@plt>
   23384:	b.n	23328 <error@@Base+0x7854>
   23386:	movs	r3, r0
   23388:	lsls	r4, r2, #22
   2338a:	movs	r0, r0
   2338c:	lsrs	r4, r3, #1
   2338e:	movs	r4, r0
   23390:	lsrs	r6, r6, #8
   23392:	movs	r1, r0
   23394:	b.n	23218 <error@@Base+0x7744>
   23396:	movs	r3, r0
   23398:	lsrs	r4, r4, #6
   2339a:	movs	r1, r0
   2339c:	lsrs	r0, r2, #5
   2339e:	movs	r1, r0
   233a0:			; <UNDEFINED> instruction: 0xfbf00000
   233a4:	lsrs	r0, r4, #5
   233a6:	movs	r1, r0
   233a8:	lsrs	r4, r7, #6
   233aa:	movs	r1, r0
   233ac:	lsrs	r2, r1, #4
   233ae:	movs	r1, r0
   233b0:	asrs	r2, r3, #9
   233b2:	movs	r1, r0
   233b4:	lsrs	r4, r1, #6
   233b6:	movs	r1, r0
   233b8:	push	{r3, r4, r5, lr}
   233ba:	cbz	r0, 233d8 <error@@Base+0x7904>
   233bc:	ldr	r3, [r0, #0]
   233be:	cbz	r3, 233d8 <error@@Base+0x7904>
   233c0:	mov	r2, r1
   233c2:	ldr	r1, [r3, #100]	; 0x64
   233c4:	cbz	r1, 233d8 <error@@Base+0x7904>
   233c6:	ldr	r1, [r0, #4]
   233c8:	movs	r5, #168	; 0xa8
   233ca:	ldr	r4, [r3, #96]	; 0x60
   233cc:	mov	r0, r3
   233ce:	mla	r1, r5, r1, r4
   233d2:	ldmia.w	sp!, {r3, r4, r5, lr}
   233d6:	b.n	2325c <error@@Base+0x7788>
   233d8:	ldr	r0, [pc, #12]	; (233e8 <error@@Base+0x7914>)
   233da:	add	r0, pc
   233dc:	bl	1bad4 <error@@Base>
   233e0:	mov.w	r0, #4294967295	; 0xffffffff
   233e4:	pop	{r3, r4, r5, pc}
   233e6:	nop
   233e8:	lsrs	r6, r5, #2
   233ea:	movs	r1, r0
   233ec:	ldr	r1, [pc, #52]	; (23424 <error@@Base+0x7950>)
   233ee:	mov	r2, r0
   233f0:	push	{r3, r4, r5, lr}
   233f2:	add	r1, pc
   233f4:	ldr	r0, [pc, #48]	; (23428 <error@@Base+0x7954>)
   233f6:	adds	r1, #20
   233f8:	ldr	r4, [pc, #48]	; (2342c <error@@Base+0x7958>)
   233fa:	ldr	r5, [pc, #52]	; (23430 <error@@Base+0x795c>)
   233fc:	add	r0, pc
   233fe:	add	r4, pc
   23400:	bl	1bad4 <error@@Base>
   23404:	add	r5, pc
   23406:	adds	r4, #20
   23408:	b.n	23418 <error@@Base+0x7944>
   2340a:	blx	4960 <ERR_error_string@plt>
   2340e:	mov	r1, r4
   23410:	mov	r2, r0
   23412:	mov	r0, r5
   23414:	bl	1bad4 <error@@Base>
   23418:	blx	40d0 <ERR_get_error@plt>
   2341c:	movs	r1, #0
   2341e:	cmp	r0, #0
   23420:	bne.n	2340a <error@@Base+0x7936>
   23422:	pop	{r3, r4, r5, pc}
   23424:	asrs	r2, r3, #7
   23426:	movs	r1, r0
   23428:	cbz	r0, 2346a <error@@Base+0x7996>
   2342a:	movs	r0, r0
   2342c:	asrs	r6, r1, #7
   2342e:	movs	r1, r0
   23430:	lsrs	r0, r5, #4
   23432:	movs	r1, r0
   23434:	subs	r3, r1, #1
   23436:	push	{r4, r5}
   23438:	add	r3, r0
   2343a:	sub	sp, #8
   2343c:	rsb	r4, r0, #1
   23440:	movs	r5, #0
   23442:	str	r0, [sp, #4]
   23444:	strb.w	r5, [r3], #-1
   23448:	cmp	r0, r3
   2344a:	add.w	r2, r4, r3
   2344e:	beq.n	2345a <error@@Base+0x7986>
   23450:	cmp	r1, r2
   23452:	beq.n	23444 <error@@Base+0x7970>
   23454:	ldrb	r2, [r3, #0]
   23456:	cmp	r2, #32
   23458:	beq.n	23444 <error@@Base+0x7970>
   2345a:	add	sp, #8
   2345c:	pop	{r4, r5}
   2345e:	bx	lr
   23460:	push	{r4, r5, r6, r7, lr}
   23462:	movs	r4, #168	; 0xa8
   23464:	mla	r4, r4, r2, r1
   23468:	ldr	r1, [pc, #144]	; (234fc <error@@Base+0x7a28>)
   2346a:	sub	sp, #12
   2346c:	ldr	r2, [pc, #144]	; (23500 <error@@Base+0x7a2c>)
   2346e:	add	r1, pc
   23470:	mov	r5, r0
   23472:	ldr	r6, [sp, #32]
   23474:	ldr	r2, [r1, r2]
   23476:	mov	r1, r3
   23478:	ldr.w	r7, [r4, #160]	; 0xa0
   2347c:	ldr	r2, [r2, #0]
   2347e:	str	r2, [sp, #4]
   23480:	mov.w	r2, #0
   23484:	ldr	r3, [r0, #108]	; 0x6c
   23486:	mov	r2, r6
   23488:	movs	r0, #0
   2348a:	str	r0, [sp, #0]
   2348c:	mov	r0, r7
   2348e:	ldr	r4, [sp, #36]	; 0x24
   23490:	blx	r3
   23492:	cbnz	r0, 234e6 <error@@Base+0x7a12>
   23494:	mov	r1, r4
   23496:	mov	r3, sp
   23498:	ldr	r4, [r5, #112]	; 0x70
   2349a:	movs	r2, #1
   2349c:	mov	r0, r7
   2349e:	blx	r4
   234a0:	ldr	r1, [sp, #0]
   234a2:	mov	r3, r0
   234a4:	cbnz	r0, 234ae <error@@Base+0x79da>
   234a6:	cmp	r1, #1
   234a8:	it	eq
   234aa:	moveq	r4, r0
   234ac:	beq.n	234bc <error@@Base+0x79e8>
   234ae:	ldr	r0, [pc, #84]	; (23504 <error@@Base+0x7a30>)
   234b0:	mov	r2, r6
   234b2:	mov.w	r4, #4294967295	; 0xffffffff
   234b6:	add	r0, pc
   234b8:	bl	1bc08 <error@@Base+0x134>
   234bc:	ldr	r3, [r5, #116]	; 0x74
   234be:	mov	r0, r7
   234c0:	blx	r3
   234c2:	cbnz	r0, 234da <error@@Base+0x7a06>
   234c4:	ldr	r2, [pc, #64]	; (23508 <error@@Base+0x7a34>)
   234c6:	ldr	r3, [pc, #56]	; (23500 <error@@Base+0x7a2c>)
   234c8:	add	r2, pc
   234ca:	ldr	r3, [r2, r3]
   234cc:	ldr	r2, [r3, #0]
   234ce:	ldr	r3, [sp, #4]
   234d0:	eors	r2, r3
   234d2:	bne.n	234f8 <error@@Base+0x7a24>
   234d4:	mov	r0, r4
   234d6:	add	sp, #12
   234d8:	pop	{r4, r5, r6, r7, pc}
   234da:	mov	r1, r0
   234dc:	ldr	r0, [pc, #44]	; (2350c <error@@Base+0x7a38>)
   234de:	add	r0, pc
   234e0:	bl	1bad4 <error@@Base>
   234e4:	b.n	234c4 <error@@Base+0x79f0>
   234e6:	mov	r2, r0
   234e8:	ldr	r0, [pc, #36]	; (23510 <error@@Base+0x7a3c>)
   234ea:	mov	r1, r6
   234ec:	mov.w	r4, #4294967295	; 0xffffffff
   234f0:	add	r0, pc
   234f2:	bl	1bad4 <error@@Base>
   234f6:	b.n	234c4 <error@@Base+0x79f0>
   234f8:	blx	4b40 <__stack_chk_fail@plt>
   234fc:	b.n	230ac <error@@Base+0x75d8>
   234fe:	movs	r3, r0
   23500:	lsls	r4, r2, #22
   23502:	movs	r0, r0
   23504:	lsrs	r6, r7, #2
   23506:	movs	r1, r0
   23508:	b.n	23004 <error@@Base+0x7530>
   2350a:	movs	r3, r0
   2350c:	lsrs	r2, r1, #3
   2350e:	movs	r1, r0
   23510:	lsrs	r0, r3, #1
   23512:	movs	r1, r0
   23514:	push	{r3, r4, r5, r6, r7, lr}
   23516:	mov	r5, r0
   23518:	ldr	r0, [pc, #112]	; (2358c <error@@Base+0x7ab8>)
   2351a:	mov	r1, r5
   2351c:	ldr	r3, [r5, #100]	; 0x64
   2351e:	ldr	r2, [r5, #104]	; 0x68
   23520:	add	r0, pc
   23522:	bl	1bc08 <error@@Base+0x134>
   23526:	ldr	r3, [r5, #100]	; 0x64
   23528:	cmp	r3, #0
   2352a:	beq.n	2358a <error@@Base+0x7ab6>
   2352c:	ldr	r2, [r5, #88]	; 0x58
   2352e:	ldr	r1, [r5, #8]
   23530:	cbz	r2, 23566 <error@@Base+0x7a92>
   23532:	ldr	r7, [pc, #92]	; (23590 <error@@Base+0x7abc>)
   23534:	movs	r4, #0
   23536:	movs	r6, #168	; 0xa8
   23538:	add	r7, pc
   2353a:	b.n	23546 <error@@Base+0x7a72>
   2353c:	ldr	r1, [r5, #8]
   2353e:	ldr	r2, [r5, #88]	; 0x58
   23540:	adds	r4, #1
   23542:	cmp	r4, r2
   23544:	bcs.n	23566 <error@@Base+0x7a92>
   23546:	ldr	r3, [r5, #96]	; 0x60
   23548:	mla	r3, r6, r4, r3
   2354c:	ldr.w	r0, [r3, #160]	; 0xa0
   23550:	cmp	r0, #0
   23552:	beq.n	23540 <error@@Base+0x7a6c>
   23554:	ldr	r3, [r1, #56]	; 0x38
   23556:	blx	r3
   23558:	cmp	r0, #0
   2355a:	beq.n	2353c <error@@Base+0x7a68>
   2355c:	mov	r1, r0
   2355e:	mov	r0, r7
   23560:	bl	1bad4 <error@@Base>
   23564:	b.n	2353c <error@@Base+0x7a68>
   23566:	ldr	r3, [r1, #8]
   23568:	movs	r0, #0
   2356a:	blx	r3
   2356c:	cbnz	r0, 2357e <error@@Base+0x7aaa>
   2356e:	movs	r3, #0
   23570:	ldr	r0, [r5, #4]
   23572:	str	r3, [r5, #100]	; 0x64
   23574:	str	r3, [r5, #8]
   23576:	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   2357a:	b.w	431c <dlclose@plt>
   2357e:	mov	r1, r0
   23580:	ldr	r0, [pc, #16]	; (23594 <error@@Base+0x7ac0>)
   23582:	add	r0, pc
   23584:	bl	1bad4 <error@@Base>
   23588:	b.n	2356e <error@@Base+0x7a9a>
   2358a:	pop	{r3, r4, r5, r6, r7, pc}
   2358c:	lsrs	r0, r5, #2
   2358e:	movs	r1, r0
   23590:	lsrs	r4, r0, #3
   23592:	movs	r1, r0
   23594:	lsrs	r6, r2, #2
   23596:	movs	r1, r0
   23598:	push	{r4, lr}
   2359a:	mov	r4, r0
   2359c:	ldr	r0, [pc, #72]	; (235e8 <error@@Base+0x7b14>)
   2359e:	mov	r1, r4
   235a0:	ldr	r2, [r4, #104]	; 0x68
   235a2:	add	r0, pc
   235a4:	bl	1bc08 <error@@Base+0x134>
   235a8:	ldr	r0, [r4, #104]	; 0x68
   235aa:	mov.w	r1, #4294967295	; 0xffffffff
   235ae:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   235b2:	cmp	r0, #0
   235b4:	str	r0, [r4, #104]	; 0x68
   235b6:	ble.n	235ba <error@@Base+0x7ae6>
   235b8:	pop	{r4, pc}
   235ba:	ldr	r3, [r4, #100]	; 0x64
   235bc:	cbnz	r3, 235da <error@@Base+0x7b06>
   235be:	ldr	r0, [r4, #0]
   235c0:	blx	453c <free@plt+0x4>
   235c4:	ldr	r0, [r4, #92]	; 0x5c
   235c6:	blx	453c <free@plt+0x4>
   235ca:	ldr	r0, [r4, #96]	; 0x60
   235cc:	blx	453c <free@plt+0x4>
   235d0:	mov	r0, r4
   235d2:	ldmia.w	sp!, {r4, lr}
   235d6:	b.w	4538 <free@plt>
   235da:	ldr	r0, [pc, #16]	; (235ec <error@@Base+0x7b18>)
   235dc:	mov	r1, r4
   235de:	add	r0, pc
   235e0:	bl	1bad4 <error@@Base>
   235e4:	b.n	235be <error@@Base+0x7aea>
   235e6:	nop
   235e8:	lsrs	r6, r1, #2
   235ea:	movs	r1, r0
   235ec:	lsrs	r2, r7, #1
   235ee:	movs	r1, r0
   235f0:	push	{r4, r5, lr}
   235f2:	mov	r2, r0
   235f4:	ldr	r5, [pc, #52]	; (2362c <error@@Base+0x7b58>)
   235f6:	sub	sp, #12
   235f8:	ldr	r0, [pc, #52]	; (23630 <error@@Base+0x7b5c>)
   235fa:	mov	r4, r1
   235fc:	add	r5, pc
   235fe:	str	r3, [sp, #0]
   23600:	add.w	r1, r5, #32
   23604:	add	r0, pc
   23606:	mov	r3, r4
   23608:	bl	1bc08 <error@@Base+0x134>
   2360c:	cbz	r4, 23628 <error@@Base+0x7b54>
   2360e:	ldr	r0, [r4, #0]
   23610:	cbz	r0, 23616 <error@@Base+0x7b42>
   23612:	bl	23598 <error@@Base+0x7ac4>
   23616:	ldr	r0, [r4, #8]
   23618:	blx	453c <free@plt+0x4>
   2361c:	mov	r0, r4
   2361e:	add	sp, #12
   23620:	ldmia.w	sp!, {r4, r5, lr}
   23624:	b.w	4538 <free@plt>
   23628:	add	sp, #12
   2362a:	pop	{r4, r5, pc}
   2362c:	lsrs	r0, r2, #31
   2362e:	movs	r1, r0
   23630:	lsrs	r4, r7, #1
   23632:	movs	r1, r0
   23634:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   23638:	sub	sp, #8
   2363a:	ldr.w	sl, [pc, #212]	; 23710 <error@@Base+0x7c3c>
   2363e:	mov	r5, r0
   23640:	ldr	r7, [sp, #40]	; 0x28
   23642:	mov	r9, r1
   23644:	add	sl, pc
   23646:	mov	r8, r2
   23648:	mov	r6, r3
   2364a:	ldr.w	r4, [sl, #4]
   2364e:	cbz	r4, 236a0 <error@@Base+0x7bcc>
   23650:	movs	r1, #16
   23652:	movs	r0, #1
   23654:	bl	1d94c <error@@Base+0x1e78>
   23658:	movs	r1, #1
   2365a:	mov	r4, r0
   2365c:	str	r5, [r0, #0]
   2365e:	ldr	r0, [r5, #104]	; 0x68
   23660:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   23664:	str	r0, [r5, #104]	; 0x68
   23666:	str.w	r9, [r4, #4]
   2366a:	ldr	r0, [r6, #0]
   2366c:	cmp	r0, #0
   2366e:	str	r0, [r4, #12]
   23670:	ble.n	23682 <error@@Base+0x7bae>
   23672:	bl	1d924 <error@@Base+0x1e50>
   23676:	ldr	r2, [r4, #12]
   23678:	str	r0, [r4, #8]
   2367a:	ldr.w	r1, [r8]
   2367e:	blx	47e0 <memcpy@plt>
   23682:	ldr	r5, [pc, #144]	; (23714 <error@@Base+0x7c40>)
   23684:	mov	r0, r7
   23686:	add	r5, pc
   23688:	ldr	r1, [r5, #4]
   2368a:	blx	456c <RSA_set_method@plt>
   2368e:	ldr	r1, [r5, #8]
   23690:	mov	r2, r4
   23692:	mov	r0, r7
   23694:	blx	4a70 <RSA_set_ex_data@plt>
   23698:	movs	r0, #0
   2369a:	add	sp, #8
   2369c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   236a0:	blx	49cc <RSA_get_default_method@plt>
   236a4:	blx	4384 <RSA_meth_dup@plt>
   236a8:	str.w	r0, [sl, #4]
   236ac:	cbz	r0, 2370a <error@@Base+0x7c36>
   236ae:	ldr.w	ip, [pc, #104]	; 23718 <error@@Base+0x7c44>
   236b2:	mov	r3, r4
   236b4:	ldr	r2, [pc, #100]	; (2371c <error@@Base+0x7c48>)
   236b6:	mov	r1, r4
   236b8:	add	ip, pc
   236ba:	movs	r0, #9
   236bc:	add	r2, pc
   236be:	str	r4, [sp, #0]
   236c0:	str.w	ip, [sp, #4]
   236c4:	blx	4120 <CRYPTO_get_ex_new_index@plt>
   236c8:	str.w	r0, [sl, #8]
   236cc:	adds	r0, #1
   236ce:	beq.n	2370a <error@@Base+0x7c36>
   236d0:	ldr	r1, [pc, #76]	; (23720 <error@@Base+0x7c4c>)
   236d2:	ldr.w	r0, [sl, #4]
   236d6:	add	r1, pc
   236d8:	blx	4708 <RSA_meth_set1_name@plt>
   236dc:	cbz	r0, 236fc <error@@Base+0x7c28>
   236de:	ldr	r1, [pc, #68]	; (23724 <error@@Base+0x7c50>)
   236e0:	ldr.w	r0, [sl, #4]
   236e4:	add	r1, pc
   236e6:	blx	46b4 <RSA_meth_set_priv_enc@plt>
   236ea:	cbz	r0, 236fc <error@@Base+0x7c28>
   236ec:	ldr	r1, [pc, #56]	; (23728 <error@@Base+0x7c54>)
   236ee:	ldr.w	r0, [sl, #4]
   236f2:	add	r1, pc
   236f4:	blx	42dc <RSA_meth_set_priv_dec@plt>
   236f8:	cmp	r0, #0
   236fa:	bne.n	23650 <error@@Base+0x7b7c>
   236fc:	ldr	r1, [pc, #44]	; (2372c <error@@Base+0x7c58>)
   236fe:	ldr	r0, [pc, #48]	; (23730 <error@@Base+0x7c5c>)
   23700:	add	r1, pc
   23702:	add	r0, pc
   23704:	adds	r1, #48	; 0x30
   23706:	bl	1bad4 <error@@Base>
   2370a:	mov.w	r0, #4294967295	; 0xffffffff
   2370e:	b.n	2369a <error@@Base+0x7bc6>
   23710:	lsls	r0, r6, #18
   23712:	movs	r4, r0
   23714:	lsls	r6, r5, #17
   23716:	movs	r4, r0
   23718:	vminnm.f16	<illegal reg q7.5>, <illegal reg q10.5>, <illegal reg q15.5>
   2371c:	lsls	r0, r4, #31
   2371e:	movs	r1, r0
   23720:	add	r3, sp, #536	; 0x218
   23722:	movs	r0, r0
   23724:	lsrs	r5, r2, #7
   23726:	movs	r0, r0
   23728:			; <UNDEFINED> instruction: 0xfb17ffff
   2372c:	lsrs	r4, r1, #27
   2372e:	movs	r1, r0
   23730:	lsls	r2, r5, #30
   23732:	movs	r1, r0
   23734:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   23738:	mov	r6, r2
   2373a:	ldr.w	sl, [pc, #220]	; 23818 <error@@Base+0x7d44>
   2373e:	mov	r7, r3
   23740:	ldr	r2, [pc, #216]	; (2381c <error@@Base+0x7d48>)
   23742:	sub	sp, #16
   23744:	ldr	r3, [pc, #216]	; (23820 <error@@Base+0x7d4c>)
   23746:	add	sl, pc
   23748:	add	r2, pc
   2374a:	ldr.w	r9, [sp, #48]	; 0x30
   2374e:	ldr.w	r4, [sl, #12]
   23752:	mov	r5, r0
   23754:	ldr	r3, [r2, r3]
   23756:	mov	r8, r1
   23758:	ldr	r3, [r3, #0]
   2375a:	str	r3, [sp, #12]
   2375c:	mov.w	r3, #0
   23760:	movs	r3, #0
   23762:	str	r3, [sp, #8]
   23764:	cbz	r4, 237c0 <error@@Base+0x7cec>
   23766:	movs	r1, #16
   23768:	movs	r0, #1
   2376a:	bl	1d94c <error@@Base+0x1e78>
   2376e:	movs	r1, #1
   23770:	mov	r4, r0
   23772:	str	r5, [r0, #0]
   23774:	ldr	r0, [r5, #104]	; 0x68
   23776:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   2377a:	str	r0, [r5, #104]	; 0x68
   2377c:	str.w	r8, [r4, #4]
   23780:	ldr	r0, [r7, #0]
   23782:	ldr	r5, [pc, #160]	; (23824 <error@@Base+0x7d50>)
   23784:	str	r0, [r4, #12]
   23786:	add	r5, pc
   23788:	bl	1d924 <error@@Base+0x1e50>
   2378c:	ldr	r2, [r4, #12]
   2378e:	str	r0, [r4, #8]
   23790:	ldr	r1, [r6, #0]
   23792:	blx	47e0 <memcpy@plt>
   23796:	ldr	r1, [r5, #12]
   23798:	mov	r0, r9
   2379a:	blx	466c <EC_KEY_set_method@plt>
   2379e:	ldr	r1, [r5, #16]
   237a0:	mov	r2, r4
   237a2:	mov	r0, r9
   237a4:	blx	4620 <EC_KEY_set_ex_data@plt>
   237a8:	movs	r0, #0
   237aa:	ldr	r2, [pc, #124]	; (23828 <error@@Base+0x7d54>)
   237ac:	ldr	r3, [pc, #112]	; (23820 <error@@Base+0x7d4c>)
   237ae:	add	r2, pc
   237b0:	ldr	r3, [r2, r3]
   237b2:	ldr	r2, [r3, #0]
   237b4:	ldr	r3, [sp, #12]
   237b6:	eors	r2, r3
   237b8:	bne.n	23812 <error@@Base+0x7d3e>
   237ba:	add	sp, #16
   237bc:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   237c0:	ldr.w	ip, [pc, #104]	; 2382c <error@@Base+0x7d58>
   237c4:	mov	r3, r4
   237c6:	ldr	r2, [pc, #104]	; (23830 <error@@Base+0x7d5c>)
   237c8:	mov	r1, r4
   237ca:	add	ip, pc
   237cc:	movs	r0, #8
   237ce:	add	r2, pc
   237d0:	str	r4, [sp, #0]
   237d2:	str.w	ip, [sp, #4]
   237d6:	blx	4120 <CRYPTO_get_ex_new_index@plt>
   237da:	str.w	r0, [sl, #16]
   237de:	adds	r0, #1
   237e0:	beq.n	2380c <error@@Base+0x7d38>
   237e2:	blx	4814 <EC_KEY_OpenSSL@plt>
   237e6:	blx	4774 <EC_KEY_METHOD_new@plt>
   237ea:	str.w	r0, [sl, #12]
   237ee:	cbz	r0, 2380c <error@@Base+0x7d38>
   237f0:	add	r1, sp, #8
   237f2:	mov	r3, r4
   237f4:	mov	r2, r4
   237f6:	blx	4144 <EC_KEY_METHOD_get_sign@plt>
   237fa:	ldr	r3, [pc, #56]	; (23834 <error@@Base+0x7d60>)
   237fc:	ldr.w	r0, [sl, #12]
   23800:	mov	r2, r4
   23802:	ldr	r1, [sp, #8]
   23804:	add	r3, pc
   23806:	blx	4660 <EC_KEY_METHOD_set_sign@plt>
   2380a:	b.n	23766 <error@@Base+0x7c92>
   2380c:	mov.w	r0, #4294967295	; 0xffffffff
   23810:	b.n	237aa <error@@Base+0x7cd6>
   23812:	blx	4b40 <__stack_chk_fail@plt>
   23816:	nop
   23818:	lsls	r6, r5, #14
   2381a:	movs	r4, r0
   2381c:	b.n	23e18 <error@@Base+0x8344>
   2381e:	movs	r3, r0
   23820:	lsls	r4, r2, #22
   23822:	movs	r0, r0
   23824:	lsls	r6, r5, #13
   23826:	movs	r4, r0
   23828:	b.n	23d58 <error@@Base+0x8284>
   2382a:	movs	r3, r0
   2382c:	mcr2	15, 1, pc, cr3, cr15, {7}	; <UNPREDICTABLE>
   23830:	lsls	r6, r7, #27
   23832:	movs	r1, r0
   23834:	lsrs	r5, r0, #6
   23836:	movs	r0, r0
   23838:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2383c:	movs	r4, #168	; 0xa8
   2383e:	vpush	{d8-d9}
   23842:	mul.w	r4, r4, r1
   23846:	ldr.w	r5, [pc, #1484]	; 23e14 <error@@Base+0x8340>
   2384a:	movs	r7, #4
   2384c:	add	r5, pc
   2384e:	sub	sp, #404	; 0x194
   23850:	ldr.w	sl, [r0, #8]
   23854:	add.w	fp, sp, #80	; 0x50
   23858:	add.w	r8, sp, #60	; 0x3c
   2385c:	str	r1, [sp, #44]	; 0x2c
   2385e:	add	r6, sp, #56	; 0x38
   23860:	ldr.w	r1, [pc, #1460]	; 23e18 <error@@Base+0x8344>
   23864:	str	r4, [sp, #28]
   23866:	ldr	r1, [r5, r1]
   23868:	add	r5, sp, #64	; 0x40
   2386a:	ldr	r1, [r1, #0]
   2386c:	str	r1, [sp, #396]	; 0x18c
   2386e:	mov.w	r1, #0
   23872:	ldr	r1, [r0, #96]	; 0x60
   23874:	str	r3, [sp, #40]	; 0x28
   23876:	add	r1, r4
   23878:	ldr	r3, [sp, #456]	; 0x1c8
   2387a:	str	r0, [sp, #20]
   2387c:	ldr.w	r1, [r1, #160]	; 0xa0
   23880:	str	r5, [sp, #12]
   23882:	movs	r5, #2
   23884:	str	r2, [sp, #32]
   23886:	movs	r2, #1
   23888:	vmov	s16, r1
   2388c:	mov	r0, r1
   2388e:	ldr.w	r4, [sl, #108]	; 0x6c
   23892:	movs	r1, #0
   23894:	str.w	r6, [fp, #4]
   23898:	str	r1, [sp, #64]	; 0x40
   2389a:	str	r1, [sp, #92]	; 0x5c
   2389c:	str	r1, [sp, #96]	; 0x60
   2389e:	str	r1, [sp, #100]	; 0x64
   238a0:	str.w	r1, [r8]
   238a4:	str.w	r1, [fp]
   238a8:	mov	r1, fp
   238aa:	str.w	r7, [fp, #8]
   238ae:	str	r5, [sp, #56]	; 0x38
   238b0:	str	r3, [sp, #16]
   238b2:	blx	r4
   238b4:	cmp	r0, #0
   238b6:	bne.w	23d50 <error@@Base+0x827c>
   238ba:	ldr.w	r3, [pc, #1376]	; 23e1c <error@@Base+0x8348>
   238be:	add	r3, pc
   238c0:	vmov	s18, r3
   238c4:	ldr.w	r3, [pc, #1368]	; 23e20 <error@@Base+0x834c>
   238c8:	add	r3, pc
   238ca:	vmov	s19, r3
   238ce:	ldr.w	r3, [pc, #1364]	; 23e24 <error@@Base+0x8350>
   238d2:	add	r3, pc
   238d4:	str	r3, [sp, #48]	; 0x30
   238d6:	vmov	r0, s16
   238da:	movs	r2, #1
   238dc:	ldr.w	r4, [sl, #112]	; 0x70
   238e0:	mov	r1, r8
   238e2:	ldr	r3, [sp, #12]
   238e4:	blx	r4
   238e6:	cmp	r0, #0
   238e8:	bne.w	23c7c <error@@Base+0x81a8>
   238ec:	ldr	r3, [sp, #12]
   238ee:	ldr	r4, [r3, #0]
   238f0:	cmp	r4, #0
   238f2:	beq.w	23c8a <error@@Base+0x81b6>
   238f6:	add	r6, sp, #68	; 0x44
   238f8:	mov.w	r2, #256	; 0x100
   238fc:	movs	r3, #4
   238fe:	movs	r1, #255	; 0xff
   23900:	str.w	r2, [fp]
   23904:	add.w	r9, sp, #140	; 0x8c
   23908:	str.w	r3, [fp, #8]
   2390c:	movs	r5, #3
   2390e:	str.w	r1, [fp, #20]
   23912:	movs	r3, #2
   23914:	ldr.w	r1, [r8]
   23918:	mov	r2, fp
   2391a:	str	r0, [r6, #0]
   2391c:	ldr.w	r4, [sl, #100]	; 0x64
   23920:	vmov	r0, s16
   23924:	str.w	r6, [fp, #4]
   23928:	str.w	r5, [fp, #12]
   2392c:	str.w	r9, [fp, #16]
   23930:	blx	r4
   23932:	mov	r1, r0
   23934:	cmp	r0, #0
   23936:	bne.w	23d2e <error@@Base+0x825a>
   2393a:	ldr.w	r3, [fp, #20]
   2393e:	ldr	r7, [r6, #0]
   23940:	strb.w	r0, [r9, r3]
   23944:	cbz	r7, 23960 <error@@Base+0x7e8c>
   23946:	cmp	r7, #3
   23948:	beq.w	23a98 <error@@Base+0x7fc4>
   2394c:	ldr.w	r0, [pc, #1240]	; 23e28 <error@@Base+0x8354>
   23950:	add	r0, pc
   23952:	bl	1bad4 <error@@Base>
   23956:	vmov	r0, s18
   2395a:	bl	1bad4 <error@@Base>
   2395e:	b.n	238d6 <error@@Base+0x7e02>
   23960:	add	r0, sp, #108	; 0x6c
   23962:	mov	r1, r7
   23964:	movs	r2, #32
   23966:	add	r4, sp, #104	; 0x68
   23968:	vmov	s17, r0
   2396c:	blx	4368 <memset@plt>
   23970:	ldr	r6, [sp, #20]
   23972:	mov.w	r0, #258	; 0x102
   23976:	ldr	r1, [sp, #28]
   23978:	mov.w	r2, #288	; 0x120
   2397c:	str	r0, [r4, #0]
   2397e:	ldr	r3, [r6, #96]	; 0x60
   23980:	str	r2, [r4, #12]
   23982:	mov.w	r2, #290	; 0x122
   23986:	adds	r1, r3, r1
   23988:	str	r2, [r4, #24]
   2398a:	ldr	r6, [r6, #8]
   2398c:	mov	r3, r5
   2398e:	ldr.w	r7, [r1, #160]	; 0xa0
   23992:	mov	r2, r4
   23994:	ldr.w	r1, [r8]
   23998:	ldr	r5, [r6, #100]	; 0x64
   2399a:	mov	r0, r7
   2399c:	blx	r5
   2399e:	cmp	r0, #0
   239a0:	bne.w	23d38 <error@@Base+0x8264>
   239a4:	ldr	r3, [r4, #20]
   239a6:	cmp	r3, #0
   239a8:	beq.w	23cfe <error@@Base+0x822a>
   239ac:	ldr	r3, [r4, #32]
   239ae:	mov	r5, r4
   239b0:	cmp	r3, #0
   239b2:	beq.w	23cfe <error@@Base+0x822a>
   239b6:	ldr	r1, [r5, #8]
   239b8:	cmp	r1, #0
   239ba:	bne.w	23c72 <error@@Base+0x819e>
   239be:	adds	r5, #12
   239c0:	cmp	r5, r9
   239c2:	bne.n	239b6 <error@@Base+0x7ee2>
   239c4:	ldr	r5, [r6, #100]	; 0x64
   239c6:	mov	r0, r7
   239c8:	ldr.w	r1, [r8]
   239cc:	movs	r3, #3
   239ce:	mov	r2, r4
   239d0:	blx	r5
   239d2:	mov	r6, r0
   239d4:	cmp	r0, #0
   239d6:	bne.w	23cb8 <error@@Base+0x81e4>
   239da:	blx	46e4 <RSA_new@plt>
   239de:	mov	r5, r0
   239e0:	cmp	r0, #0
   239e2:	beq.w	23d9a <error@@Base+0x82c6>
   239e6:	ldrd	r0, r1, [r4, #16]
   239ea:	mov	r2, r6
   239ec:	blx	4338 <BN_bin2bn@plt>
   239f0:	mov	r2, r6
   239f2:	mov	r3, r0
   239f4:	ldrd	r0, r1, [r4, #28]
   239f8:	str	r3, [sp, #24]
   239fa:	blx	4338 <BN_bin2bn@plt>
   239fe:	ldr	r3, [sp, #24]
   23a00:	clz	r7, r0
   23a04:	mov	r2, r0
   23a06:	lsrs	r7, r7, #5
   23a08:	cmp	r3, #0
   23a0a:	it	eq
   23a0c:	moveq	r7, #1
   23a0e:	cmp	r7, #0
   23a10:	bne.w	23d24 <error@@Base+0x8250>
   23a14:	mov	r1, r3
   23a16:	mov	r0, r5
   23a18:	mov	r3, r7
   23a1a:	blx	43f0 <RSA_set0_key@plt>
   23a1e:	cmp	r0, #0
   23a20:	beq.w	23e00 <error@@Base+0x832c>
   23a24:	vmov	r2, s17
   23a28:	add	r3, sp, #112	; 0x70
   23a2a:	ldr	r1, [sp, #44]	; 0x2c
   23a2c:	mov	r6, r7
   23a2e:	ldr	r0, [sp, #20]
   23a30:	str	r5, [sp, #0]
   23a32:	bl	23634 <error@@Base+0x7b60>
   23a36:	str	r0, [sp, #24]
   23a38:	cmp	r0, #0
   23a3a:	beq.w	23d06 <error@@Base+0x8232>
   23a3e:	ldr	r0, [r4, #4]
   23a40:	blx	453c <free@plt+0x4>
   23a44:	ldr	r0, [r4, #16]
   23a46:	blx	453c <free@plt+0x4>
   23a4a:	ldr	r0, [r4, #28]
   23a4c:	blx	453c <free@plt+0x4>
   23a50:	mov	r0, r5
   23a52:	blx	4d7c <RSA_free@plt>
   23a56:	cmp	r6, #0
   23a58:	beq.w	23956 <error@@Base+0x7e82>
   23a5c:	ldr	r3, [sp, #16]
   23a5e:	ldr	r4, [r3, #0]
   23a60:	cmp	r4, #0
   23a62:	ble.w	23c02 <error@@Base+0x812e>
   23a66:	ldr	r7, [sp, #32]
   23a68:	movs	r5, #0
   23a6a:	ldr	r4, [sp, #16]
   23a6c:	b.n	23a80 <error@@Base+0x7fac>
   23a6e:	mov	r0, r5
   23a70:	movs	r1, #1
   23a72:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   23a76:	ldr	r3, [r4, #0]
   23a78:	cmp	r0, r3
   23a7a:	mov	r5, r0
   23a7c:	bge.w	23c00 <error@@Base+0x812c>
   23a80:	ldr	r3, [r7, #0]
   23a82:	mov	r0, r6
   23a84:	ldr.w	r1, [r3, r5, lsl #2]
   23a88:	bl	fd08 <PEM_write_bio_PrivateKey@plt+0xad0c>
   23a8c:	cmp	r0, #0
   23a8e:	beq.n	23a6e <error@@Base+0x7f9a>
   23a90:	mov	r0, r6
   23a92:	bl	f824 <PEM_write_bio_PrivateKey@plt+0xa828>
   23a96:	b.n	238d6 <error@@Base+0x7e02>
   23a98:	add	r0, sp, #108	; 0x6c
   23a9a:	movs	r2, #32
   23a9c:	add	r3, sp, #72	; 0x48
   23a9e:	str	r1, [sp, #72]	; 0x48
   23aa0:	str	r3, [sp, #24]
   23aa2:	vmov	s17, r0
   23aa6:	str	r1, [sp, #76]	; 0x4c
   23aa8:	blx	4368 <memset@plt>
   23aac:	ldr	r0, [sp, #20]
   23aae:	add	r4, sp, #104	; 0x68
   23ab0:	mov.w	r2, #258	; 0x102
   23ab4:	movw	r1, #385	; 0x181
   23ab8:	str	r2, [r4, #0]
   23aba:	add	r6, sp, #76	; 0x4c
   23abc:	ldr	r3, [r0, #96]	; 0x60
   23abe:	ldr	r2, [sp, #28]
   23ac0:	str	r1, [r4, #12]
   23ac2:	adds	r2, r3, r2
   23ac4:	ldr	r1, [r0, #8]
   23ac6:	mov.w	r3, #384	; 0x180
   23aca:	str	r3, [r4, #24]
   23acc:	mov	r3, r7
   23ace:	ldr.w	r7, [r2, #160]	; 0xa0
   23ad2:	ldr	r5, [r1, #100]	; 0x64
   23ad4:	mov	r2, r4
   23ad6:	str	r1, [sp, #36]	; 0x24
   23ad8:	mov	r0, r7
   23ada:	ldr.w	r1, [r8]
   23ade:	blx	r5
   23ae0:	cmp	r0, #0
   23ae2:	bne.w	23d44 <error@@Base+0x8270>
   23ae6:	ldr	r3, [r4, #20]
   23ae8:	cmp	r3, #0
   23aea:	beq.w	23cf4 <error@@Base+0x8220>
   23aee:	ldr	r3, [r4, #32]
   23af0:	mov	r5, r4
   23af2:	cmp	r3, #0
   23af4:	beq.w	23cf4 <error@@Base+0x8220>
   23af8:	ldr	r1, [r5, #8]
   23afa:	cmp	r1, #0
   23afc:	bne.w	23c68 <error@@Base+0x8194>
   23b00:	adds	r5, #12
   23b02:	cmp	r9, r5
   23b04:	bne.n	23af8 <error@@Base+0x8024>
   23b06:	ldr	r3, [sp, #36]	; 0x24
   23b08:	mov	r0, r7
   23b0a:	ldr.w	r1, [r8]
   23b0e:	mov	r2, r4
   23b10:	ldr	r5, [r3, #100]	; 0x64
   23b12:	movs	r3, #3
   23b14:	blx	r5
   23b16:	mov	r5, r0
   23b18:	cmp	r0, #0
   23b1a:	bne.w	23cc8 <error@@Base+0x81f4>
   23b1e:	blx	40c4 <EC_KEY_new@plt>
   23b22:	ldr	r3, [sp, #24]
   23b24:	str	r0, [r3, #0]
   23b26:	cmp	r0, #0
   23b28:	beq.w	23da6 <error@@Base+0x82d2>
   23b2c:	ldr	r3, [r4, #28]
   23b2e:	mov	r1, r6
   23b30:	ldr	r2, [r4, #32]
   23b32:	mov	r0, r5
   23b34:	str	r3, [r6, #0]
   23b36:	blx	4cf4 <d2i_ECPKParameters@plt>
   23b3a:	mov	r7, r0
   23b3c:	cmp	r0, #0
   23b3e:	beq.w	23db0 <error@@Base+0x82dc>
   23b42:	ldr	r3, [sp, #24]
   23b44:	mov	r1, r0
   23b46:	ldr	r0, [r3, #0]
   23b48:	blx	43cc <EC_KEY_set_group@plt>
   23b4c:	cmp	r0, #0
   23b4e:	beq.w	23dba <error@@Base+0x82e6>
   23b52:	ldr	r2, [r4, #20]
   23b54:	cmp	r2, #2
   23b56:	bls.w	23d60 <error@@Base+0x828c>
   23b5a:	ldr	r3, [r4, #16]
   23b5c:	mov	r1, r6
   23b5e:	mov	r0, r5
   23b60:	str	r3, [r6, #0]
   23b62:	blx	4ed0 <d2i_ASN1_OCTET_STRING@plt>
   23b66:	str	r0, [sp, #36]	; 0x24
   23b68:	cmp	r0, #0
   23b6a:	beq.w	23dc4 <error@@Base+0x82f0>
   23b6e:	ldr	r2, [sp, #36]	; 0x24
   23b70:	mov	r1, r6
   23b72:	ldr	r0, [sp, #24]
   23b74:	ldr	r3, [r2, #8]
   23b76:	str	r3, [r6, #0]
   23b78:	ldr	r2, [r2, #0]
   23b7a:	blx	4a88 <o2i_ECPublicKey@plt>
   23b7e:	mov	r6, r0
   23b80:	cmp	r0, #0
   23b82:	beq.w	23dce <error@@Base+0x82fa>
   23b86:	ldr	r3, [sp, #24]
   23b88:	ldr	r0, [r3, #0]
   23b8a:	bl	105e0 <PEM_write_bio_PrivateKey@plt+0xb5e4>
   23b8e:	subs	r3, r0, #0
   23b90:	str	r3, [sp, #52]	; 0x34
   23b92:	blt.w	23d8e <error@@Base+0x82ba>
   23b96:	ldr	r3, [sp, #24]
   23b98:	movs	r6, #0
   23b9a:	vmov	r2, s17
   23b9e:	ldr	r1, [sp, #44]	; 0x2c
   23ba0:	ldr	r5, [r3, #0]
   23ba2:	add	r3, sp, #112	; 0x70
   23ba4:	ldr	r0, [sp, #20]
   23ba6:	str	r5, [sp, #0]
   23ba8:	bl	23734 <error@@Base+0x7c60>
   23bac:	cbnz	r0, 23bd6 <error@@Base+0x8102>
   23bae:	movs	r0, #15
   23bb0:	bl	f980 <PEM_write_bio_PrivateKey@plt+0xa984>
   23bb4:	mov	r6, r0
   23bb6:	cmp	r0, #0
   23bb8:	beq.w	23df2 <error@@Base+0x831e>
   23bbc:	ldr	r1, [sp, #24]
   23bbe:	ldr	r2, [sp, #52]	; 0x34
   23bc0:	ldr	r3, [r1, #0]
   23bc2:	str	r2, [r0, #16]
   23bc4:	movs	r2, #2
   23bc6:	str	r2, [r0, #0]
   23bc8:	movs	r2, #0
   23bca:	str	r3, [r0, #20]
   23bcc:	ldr	r3, [r0, #4]
   23bce:	str	r2, [r1, #0]
   23bd0:	orr.w	r3, r3, #1
   23bd4:	str	r3, [r0, #4]
   23bd6:	ldr	r0, [r4, #4]
   23bd8:	blx	453c <free@plt+0x4>
   23bdc:	ldr	r0, [r4, #16]
   23bde:	blx	453c <free@plt+0x4>
   23be2:	ldr	r0, [r4, #28]
   23be4:	blx	453c <free@plt+0x4>
   23be8:	ldr	r3, [sp, #24]
   23bea:	ldr	r0, [r3, #0]
   23bec:	cmp	r0, #0
   23bee:	bne.w	23e0e <error@@Base+0x833a>
   23bf2:	mov	r0, r7
   23bf4:	blx	4390 <EC_GROUP_free@plt>
   23bf8:	ldr	r0, [sp, #36]	; 0x24
   23bfa:	blx	4b58 <ASN1_OCTET_STRING_free@plt>
   23bfe:	b.n	23a56 <error@@Base+0x7f82>
   23c00:	mov	r4, r3
   23c02:	movs	r1, #1
   23c04:	mov	r0, r4
   23c06:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   23c0a:	mov	r1, r4
   23c0c:	ldr	r4, [sp, #32]
   23c0e:	movs	r3, #4
   23c10:	mov	r2, r0
   23c12:	ldr	r0, [r4, #0]
   23c14:	bl	1d9b0 <error@@Base+0x1edc>
   23c18:	ldr	r3, [sp, #16]
   23c1a:	str	r0, [r4, #0]
   23c1c:	ldr	r3, [r3, #0]
   23c1e:	str.w	r6, [r0, r3, lsl #2]
   23c22:	ldr	r3, [sp, #40]	; 0x28
   23c24:	cbz	r3, 23c50 <error@@Base+0x817c>
   23c26:	ldr	r5, [sp, #16]
   23c28:	movs	r1, #1
   23c2a:	ldr	r4, [r5, #0]
   23c2c:	mov	r0, r4
   23c2e:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   23c32:	ldr	r6, [sp, #40]	; 0x28
   23c34:	mov	r1, r4
   23c36:	movs	r3, #4
   23c38:	mov	r2, r0
   23c3a:	ldr	r0, [r6, #0]
   23c3c:	bl	1d9b0 <error@@Base+0x1edc>
   23c40:	str	r0, [r6, #0]
   23c42:	mov	r4, r0
   23c44:	mov	r0, r9
   23c46:	ldr	r5, [r5, #0]
   23c48:	bl	1d9d0 <error@@Base+0x1efc>
   23c4c:	str.w	r0, [r4, r5, lsl #2]
   23c50:	ldr	r4, [sp, #16]
   23c52:	movs	r1, #1
   23c54:	ldr	r0, [r4, #0]
   23c56:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   23c5a:	mov	r1, r0
   23c5c:	vmov	r0, s19
   23c60:	str	r1, [r4, #0]
   23c62:	bl	1bc08 <error@@Base+0x134>
   23c66:	b.n	238d6 <error@@Base+0x7e02>
   23c68:	movs	r0, #1
   23c6a:	bl	1d94c <error@@Base+0x1e78>
   23c6e:	str	r0, [r5, #4]
   23c70:	b.n	23b00 <error@@Base+0x802c>
   23c72:	movs	r0, #1
   23c74:	bl	1d94c <error@@Base+0x1e78>
   23c78:	str	r0, [r5, #4]
   23c7a:	b.n	239be <error@@Base+0x7eea>
   23c7c:	mov	r1, r0
   23c7e:	ldr	r0, [pc, #428]	; (23e2c <error@@Base+0x8358>)
   23c80:	add	r0, pc
   23c82:	bl	1bad4 <error@@Base>
   23c86:	mov.w	r4, #4294967295	; 0xffffffff
   23c8a:	vmov	r0, s16
   23c8e:	ldr.w	r3, [sl, #116]	; 0x74
   23c92:	blx	r3
   23c94:	cmp	r0, #0
   23c96:	bne.w	23de2 <error@@Base+0x830e>
   23c9a:	ldr	r2, [pc, #404]	; (23e30 <error@@Base+0x835c>)
   23c9c:	ldr	r3, [pc, #376]	; (23e18 <error@@Base+0x8344>)
   23c9e:	add	r2, pc
   23ca0:	ldr	r3, [r2, r3]
   23ca2:	ldr	r2, [r3, #0]
   23ca4:	ldr	r3, [sp, #396]	; 0x18c
   23ca6:	eors	r2, r3
   23ca8:	bne.w	23dfc <error@@Base+0x8328>
   23cac:	mov	r0, r4
   23cae:	add	sp, #404	; 0x194
   23cb0:	vpop	{d8-d9}
   23cb4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23cb8:	mov	r1, r0
   23cba:	ldr	r0, [pc, #376]	; (23e34 <error@@Base+0x8360>)
   23cbc:	movs	r6, #0
   23cbe:	add	r0, pc
   23cc0:	mov	r5, r6
   23cc2:	bl	1bad4 <error@@Base>
   23cc6:	b.n	23a3e <error@@Base+0x7f6a>
   23cc8:	mov	r1, r0
   23cca:	ldr	r0, [pc, #364]	; (23e38 <error@@Base+0x8364>)
   23ccc:	add	r0, pc
   23cce:	bl	1bad4 <error@@Base>
   23cd2:	ldr	r0, [r4, #4]
   23cd4:	blx	453c <free@plt+0x4>
   23cd8:	ldr	r0, [r4, #16]
   23cda:	blx	453c <free@plt+0x4>
   23cde:	ldr	r0, [r4, #28]
   23ce0:	blx	453c <free@plt+0x4>
   23ce4:	ldr	r3, [sp, #24]
   23ce6:	ldr	r0, [r3, #0]
   23ce8:	cmp	r0, #0
   23cea:	beq.w	23956 <error@@Base+0x7e82>
   23cee:	blx	4070 <EC_KEY_free@plt>
   23cf2:	b.n	23956 <error@@Base+0x7e82>
   23cf4:	ldr	r0, [pc, #324]	; (23e3c <error@@Base+0x8368>)
   23cf6:	add	r0, pc
   23cf8:	bl	1bad4 <error@@Base>
   23cfc:	b.n	23956 <error@@Base+0x7e82>
   23cfe:	ldr	r0, [sp, #48]	; 0x30
   23d00:	bl	1bad4 <error@@Base>
   23d04:	b.n	23956 <error@@Base+0x7e82>
   23d06:	movs	r0, #15
   23d08:	bl	f980 <PEM_write_bio_PrivateKey@plt+0xa984>
   23d0c:	ldr	r2, [sp, #24]
   23d0e:	mov	r6, r0
   23d10:	cmp	r0, #0
   23d12:	beq.n	23dd8 <error@@Base+0x8304>
   23d14:	ldr	r3, [r0, #4]
   23d16:	str	r5, [r0, #8]
   23d18:	mov	r5, r2
   23d1a:	orr.w	r3, r3, #1
   23d1e:	str	r2, [r0, #0]
   23d20:	str	r3, [r0, #4]
   23d22:	b.n	23a3e <error@@Base+0x7f6a>
   23d24:	ldr	r0, [pc, #280]	; (23e40 <error@@Base+0x836c>)
   23d26:	add	r0, pc
   23d28:	bl	1bad4 <error@@Base>
   23d2c:	b.n	23a3e <error@@Base+0x7f6a>
   23d2e:	ldr	r0, [pc, #276]	; (23e44 <error@@Base+0x8370>)
   23d30:	add	r0, pc
   23d32:	bl	1bad4 <error@@Base>
   23d36:	b.n	23c86 <error@@Base+0x81b2>
   23d38:	mov	r1, r0
   23d3a:	ldr	r0, [pc, #268]	; (23e48 <error@@Base+0x8374>)
   23d3c:	add	r0, pc
   23d3e:	bl	1bad4 <error@@Base>
   23d42:	b.n	23956 <error@@Base+0x7e82>
   23d44:	mov	r1, r0
   23d46:	ldr	r0, [pc, #260]	; (23e4c <error@@Base+0x8378>)
   23d48:	add	r0, pc
   23d4a:	bl	1bad4 <error@@Base>
   23d4e:	b.n	23956 <error@@Base+0x7e82>
   23d50:	mov	r1, r0
   23d52:	ldr	r0, [pc, #252]	; (23e50 <error@@Base+0x837c>)
   23d54:	mov.w	r4, #4294967295	; 0xffffffff
   23d58:	add	r0, pc
   23d5a:	bl	1bad4 <error@@Base>
   23d5e:	b.n	23c8a <error@@Base+0x81b6>
   23d60:	ldr	r0, [pc, #240]	; (23e54 <error@@Base+0x8380>)
   23d62:	add	r0, pc
   23d64:	bl	1bad4 <error@@Base>
   23d68:	ldr	r0, [r4, #4]
   23d6a:	blx	453c <free@plt+0x4>
   23d6e:	ldr	r0, [r4, #16]
   23d70:	blx	453c <free@plt+0x4>
   23d74:	ldr	r0, [r4, #28]
   23d76:	blx	453c <free@plt+0x4>
   23d7a:	ldr	r3, [sp, #24]
   23d7c:	ldr	r6, [r3, #0]
   23d7e:	cbz	r6, 23d86 <error@@Base+0x82b2>
   23d80:	mov	r0, r6
   23d82:	blx	4070 <EC_KEY_free@plt>
   23d86:	mov	r0, r7
   23d88:	blx	4390 <EC_GROUP_free@plt>
   23d8c:	b.n	23956 <error@@Base+0x7e82>
   23d8e:	ldr	r0, [pc, #200]	; (23e58 <error@@Base+0x8384>)
   23d90:	mov	r6, r5
   23d92:	add	r0, pc
   23d94:	bl	1bad4 <error@@Base>
   23d98:	b.n	23bd6 <error@@Base+0x8102>
   23d9a:	ldr	r0, [pc, #192]	; (23e5c <error@@Base+0x8388>)
   23d9c:	mov	r6, r5
   23d9e:	add	r0, pc
   23da0:	bl	1bad4 <error@@Base>
   23da4:	b.n	23a3e <error@@Base+0x7f6a>
   23da6:	ldr	r0, [pc, #184]	; (23e60 <error@@Base+0x838c>)
   23da8:	add	r0, pc
   23daa:	bl	1bad4 <error@@Base>
   23dae:	b.n	23cd2 <error@@Base+0x81fe>
   23db0:	ldr	r0, [pc, #176]	; (23e64 <error@@Base+0x8390>)
   23db2:	add	r0, pc
   23db4:	bl	233ec <error@@Base+0x7918>
   23db8:	b.n	23cd2 <error@@Base+0x81fe>
   23dba:	ldr	r0, [pc, #172]	; (23e68 <error@@Base+0x8394>)
   23dbc:	add	r0, pc
   23dbe:	bl	233ec <error@@Base+0x7918>
   23dc2:	b.n	23d68 <error@@Base+0x8294>
   23dc4:	ldr	r0, [pc, #164]	; (23e6c <error@@Base+0x8398>)
   23dc6:	add	r0, pc
   23dc8:	bl	233ec <error@@Base+0x7918>
   23dcc:	b.n	23d68 <error@@Base+0x8294>
   23dce:	ldr	r0, [pc, #160]	; (23e70 <error@@Base+0x839c>)
   23dd0:	add	r0, pc
   23dd2:	bl	233ec <error@@Base+0x7918>
   23dd6:	b.n	23bd6 <error@@Base+0x8102>
   23dd8:	ldr	r0, [pc, #152]	; (23e74 <error@@Base+0x83a0>)
   23dda:	add	r0, pc
   23ddc:	bl	1bad4 <error@@Base>
   23de0:	b.n	23a3e <error@@Base+0x7f6a>
   23de2:	mov	r1, r0
   23de4:	ldr	r0, [pc, #144]	; (23e78 <error@@Base+0x83a4>)
   23de6:	mov.w	r4, #4294967295	; 0xffffffff
   23dea:	add	r0, pc
   23dec:	bl	1bad4 <error@@Base>
   23df0:	b.n	23c9a <error@@Base+0x81c6>
   23df2:	ldr	r0, [pc, #136]	; (23e7c <error@@Base+0x83a8>)
   23df4:	add	r0, pc
   23df6:	bl	1bad4 <error@@Base>
   23dfa:	b.n	23bd6 <error@@Base+0x8102>
   23dfc:	blx	4b40 <__stack_chk_fail@plt>
   23e00:	ldr	r1, [pc, #124]	; (23e80 <error@@Base+0x83ac>)
   23e02:	ldr	r0, [pc, #128]	; (23e84 <error@@Base+0x83b0>)
   23e04:	add	r1, pc
   23e06:	add	r0, pc
   23e08:	adds	r1, #76	; 0x4c
   23e0a:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   23e0e:	blx	4070 <EC_KEY_free@plt>
   23e12:	b.n	23bf2 <error@@Base+0x811e>
   23e14:	b.n	24208 <error@@Base+0x8734>
   23e16:	movs	r3, r0
   23e18:	lsls	r4, r2, #22
   23e1a:	movs	r0, r0
   23e1c:	lsls	r6, r0, #30
   23e1e:	movs	r1, r0
   23e20:	lsls	r0, r2, #30
   23e22:	movs	r1, r0
   23e24:	lsls	r2, r5, #25
   23e26:	movs	r1, r0
   23e28:	lsls	r4, r2, #27
   23e2a:	movs	r1, r0
   23e2c:	lsls	r0, r0, #10
   23e2e:	movs	r1, r0
   23e30:	ble.n	23d80 <error@@Base+0x82ac>
   23e32:	movs	r3, r0
   23e34:	lsls	r6, r3, #9
   23e36:	movs	r1, r0
   23e38:	lsls	r0, r2, #9
   23e3a:	movs	r1, r0
   23e3c:	lsls	r6, r0, #9
   23e3e:	movs	r1, r0
   23e40:	ldr	r3, [sp, #232]	; 0xe8
   23e42:	movs	r0, r0
   23e44:	lsls	r4, r5, #7
   23e46:	movs	r1, r0
   23e48:	lsls	r0, r4, #7
   23e4a:	movs	r1, r0
   23e4c:	lsls	r4, r2, #7
   23e4e:	movs	r1, r0
   23e50:	lsls	r0, r1, #6
   23e52:	movs	r1, r0
   23e54:	lsls	r2, r3, #9
   23e56:	movs	r1, r0
   23e58:	lsls	r2, r7, #9
   23e5a:	movs	r1, r0
   23e5c:	lsls	r2, r7, #6
   23e5e:	movs	r1, r0
   23e60:	lsls	r4, r1, #7
   23e62:	movs	r1, r0
   23e64:	lsls	r6, r2, #7
   23e66:	movs	r1, r0
   23e68:	lsls	r0, r5, #7
   23e6a:	movs	r1, r0
   23e6c:	lsls	r6, r1, #8
   23e6e:	movs	r1, r0
   23e70:	lsls	r4, r4, #8
   23e72:	movs	r1, r0
   23e74:	ldmia	r0!, {r1, r2, r5}
   23e76:	movs	r0, r0
   23e78:	vaddl.u<illegal width 64>	q0, d14, d0
   23e7c:	ldmia	r0!, {r2, r3}
   23e7e:	movs	r0, r0
   23e80:	lsls	r0, r1, #31
   23e82:	movs	r1, r0
   23e84:	lsls	r2, r4, #5
   23e86:	movs	r1, r0
   23e88:	ldr	r2, [pc, #508]	; (24088 <error@@Base+0x85b4>)
   23e8a:	ldr	r3, [pc, #512]	; (2408c <error@@Base+0x85b8>)
   23e8c:	add	r2, pc
   23e8e:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   23e92:	sub	sp, #108	; 0x6c
   23e94:	ldr	r5, [r0, #0]
   23e96:	ldr	r3, [r2, r3]
   23e98:	ldr	r3, [r3, #0]
   23e9a:	str	r3, [sp, #100]	; 0x64
   23e9c:	mov.w	r3, #0
   23ea0:	cmp	r5, #0
   23ea2:	beq.w	2403c <error@@Base+0x8568>
   23ea6:	ldr	r3, [r5, #100]	; 0x64
   23ea8:	cmp	r3, #0
   23eaa:	beq.w	2403c <error@@Base+0x8568>
   23eae:	ldr	r2, [r0, #4]
   23eb0:	mov	r8, r1
   23eb2:	ldr	r1, [r5, #96]	; 0x60
   23eb4:	movs	r6, #168	; 0xa8
   23eb6:	ldr.w	r9, [r5, #8]
   23eba:	mov	r4, r0
   23ebc:	mla	r6, r6, r2, r1
   23ec0:	ldr	r3, [r6, #96]	; 0x60
   23ec2:	ands.w	r7, r3, #4
   23ec6:	beq.n	23ed4 <error@@Base+0x8400>
   23ec8:	ldr.w	r3, [r6, #164]	; 0xa4
   23ecc:	movs	r7, #0
   23ece:	cmp	r3, #0
   23ed0:	beq.w	23fdc <error@@Base+0x8508>
   23ed4:	ldr	r3, [r4, #12]
   23ed6:	movs	r0, #4
   23ed8:	str	r0, [sp, #72]	; 0x48
   23eda:	mov.w	ip, #1
   23ede:	ldr	r0, [r4, #8]
   23ee0:	mov.w	lr, #258	; 0x102
   23ee4:	str	r3, [sp, #84]	; 0x54
   23ee6:	add	r3, sp, #64	; 0x40
   23ee8:	str.w	lr, [sp, #76]	; 0x4c
   23eec:	mov.w	lr, #3
   23ef0:	str	r0, [sp, #80]	; 0x50
   23ef2:	mov.w	r0, #264	; 0x108
   23ef6:	str.w	ip, [sp, #96]	; 0x60
   23efa:	str	r0, [sp, #88]	; 0x58
   23efc:	add.w	r0, sp, #30
   23f00:	str	r0, [sp, #92]	; 0x5c
   23f02:	ldr	r0, [r5, #8]
   23f04:	add	r5, sp, #32
   23f06:	str.w	lr, [sp]
   23f0a:	str	r5, [sp, #4]
   23f0c:	str	r3, [sp, #20]
   23f0e:	strb.w	ip, [sp, #30]
   23f12:	mov.w	ip, #0
   23f16:	str.w	lr, [sp, #36]	; 0x24
   23f1a:	str.w	ip, [sp, #64]	; 0x40
   23f1e:	add.w	ip, sp, #36	; 0x24
   23f22:	str.w	ip, [sp, #68]	; 0x44
   23f26:	bl	23460 <error@@Base+0x798c>
   23f2a:	ldr	r3, [sp, #20]
   23f2c:	cmp	r0, #0
   23f2e:	blt.n	23ff0 <error@@Base+0x851c>
   23f30:	ldr.w	r5, [r9, #172]	; 0xac
   23f34:	movs	r3, #0
   23f36:	ldr.w	r0, [r6, #160]	; 0xa0
   23f3a:	add	r1, sp, #40	; 0x28
   23f3c:	ldr	r2, [sp, #32]
   23f3e:	str.w	r8, [sp, #40]	; 0x28
   23f42:	strd	r3, r3, [sp, #44]	; 0x2c
   23f46:	blx	r5
   23f48:	mov	r5, r0
   23f4a:	cmp	r0, #0
   23f4c:	bne.w	24056 <error@@Base+0x8582>
   23f50:	ldr	r2, [r4, #0]
   23f52:	ldr	r6, [sp, #32]
   23f54:	strb.w	r0, [sp, #31]
   23f58:	cmp	r2, #0
   23f5a:	beq.n	2404a <error@@Base+0x8576>
   23f5c:	ldr	r3, [r2, #100]	; 0x64
   23f5e:	cmp	r3, #0
   23f60:	beq.n	2404a <error@@Base+0x8576>
   23f62:	ldr	r1, [r4, #4]
   23f64:	mov.w	ip, #168	; 0xa8
   23f68:	ldr	r0, [r2, #96]	; 0x60
   23f6a:	movs	r3, #1
   23f6c:	ldr	r2, [r2, #8]
   23f6e:	movw	r8, #514	; 0x202
   23f72:	str	r3, [sp, #60]	; 0x3c
   23f74:	mla	r0, ip, r1, r0
   23f78:	ldr.w	r9, [r2, #100]	; 0x64
   23f7c:	add.w	r1, sp, #31
   23f80:	add	r2, sp, #52	; 0x34
   23f82:	str	r1, [sp, #56]	; 0x38
   23f84:	mov	r1, r6
   23f86:	str.w	r8, [sp, #52]	; 0x34
   23f8a:	ldr.w	r0, [r0, #160]	; 0xa0
   23f8e:	blx	r9
   23f90:	cmp	r0, #0
   23f92:	bne.n	24066 <error@@Base+0x8592>
   23f94:	ldrb.w	r5, [sp, #31]
   23f98:	eor.w	r7, r7, #1
   23f9c:	ldr.w	r9, [pc, #240]	; 24090 <error@@Base+0x85bc>
   23fa0:	subs	r5, #0
   23fa2:	ldr	r0, [pc, #240]	; (24094 <error@@Base+0x85c0>)
   23fa4:	add	r9, pc
   23fa6:	str.w	r8, [sp, #4]
   23faa:	it	ne
   23fac:	movne	r5, #1
   23fae:	str	r6, [sp, #0]
   23fb0:	str	r5, [sp, #8]
   23fb2:	add.w	r1, r9, #100	; 0x64
   23fb6:	ldrd	r2, r3, [r4]
   23fba:	add	r0, pc
   23fbc:	bl	1bc08 <error@@Base+0x134>
   23fc0:	tst	r5, r7
   23fc2:	bne.n	24016 <error@@Base+0x8542>
   23fc4:	movs	r0, #0
   23fc6:	ldr	r2, [pc, #208]	; (24098 <error@@Base+0x85c4>)
   23fc8:	ldr	r3, [pc, #192]	; (2408c <error@@Base+0x85b8>)
   23fca:	add	r2, pc
   23fcc:	ldr	r3, [r2, r3]
   23fce:	ldr	r2, [r3, #0]
   23fd0:	ldr	r3, [sp, #100]	; 0x64
   23fd2:	eors	r2, r3
   23fd4:	bne.n	24082 <error@@Base+0x85ae>
   23fd6:	add	sp, #108	; 0x6c
   23fd8:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   23fdc:	movs	r1, #1
   23fde:	bl	233b8 <error@@Base+0x78e4>
   23fe2:	cmp	r0, #0
   23fe4:	blt.n	24074 <error@@Base+0x85a0>
   23fe6:	ldr	r5, [r4, #0]
   23fe8:	movs	r7, #1
   23fea:	ldr	r2, [r4, #4]
   23fec:	ldr	r1, [r5, #96]	; 0x60
   23fee:	b.n	23ed4 <error@@Base+0x8400>
   23ff0:	ldr	r0, [r4, #0]
   23ff2:	mov.w	ip, #2
   23ff6:	ldr	r2, [r4, #4]
   23ff8:	ldr	r1, [r0, #96]	; 0x60
   23ffa:	ldr	r0, [r0, #8]
   23ffc:	strd	ip, r5, [sp]
   24000:	bl	23460 <error@@Base+0x798c>
   24004:	cmp	r0, #0
   24006:	bge.n	23f30 <error@@Base+0x845c>
   24008:	ldr	r0, [pc, #144]	; (2409c <error@@Base+0x85c8>)
   2400a:	add	r0, pc
   2400c:	bl	1bad4 <error@@Base>
   24010:	mov.w	r0, #4294967295	; 0xffffffff
   24014:	b.n	23fc6 <error@@Base+0x84f2>
   24016:	ldr	r0, [pc, #136]	; (240a0 <error@@Base+0x85cc>)
   24018:	add.w	r1, r9, #132	; 0x84
   2401c:	add	r0, pc
   2401e:	bl	1bc08 <error@@Base+0x134>
   24022:	mov	r0, r4
   24024:	movs	r1, #2
   24026:	bl	233b8 <error@@Base+0x78e4>
   2402a:	cmp	r0, #0
   2402c:	bge.n	23fc4 <error@@Base+0x84f0>
   2402e:	ldr	r0, [pc, #116]	; (240a4 <error@@Base+0x85d0>)
   24030:	add	r0, pc
   24032:	bl	1bad4 <error@@Base>
   24036:	mov.w	r0, #4294967295	; 0xffffffff
   2403a:	b.n	23fc6 <error@@Base+0x84f2>
   2403c:	ldr	r0, [pc, #104]	; (240a8 <error@@Base+0x85d4>)
   2403e:	add	r0, pc
   24040:	bl	1bad4 <error@@Base>
   24044:	mov.w	r0, #4294967295	; 0xffffffff
   24048:	b.n	23fc6 <error@@Base+0x84f2>
   2404a:	ldr	r0, [pc, #96]	; (240ac <error@@Base+0x85d8>)
   2404c:	add	r0, pc
   2404e:	bl	1bad4 <error@@Base>
   24052:	movs	r0, #0
   24054:	b.n	23fc6 <error@@Base+0x84f2>
   24056:	mov	r1, r0
   24058:	ldr	r0, [pc, #84]	; (240b0 <error@@Base+0x85dc>)
   2405a:	add	r0, pc
   2405c:	bl	1bad4 <error@@Base>
   24060:	mov.w	r0, #4294967295	; 0xffffffff
   24064:	b.n	23fc6 <error@@Base+0x84f2>
   24066:	mov	r1, r0
   24068:	ldr	r0, [pc, #72]	; (240b4 <error@@Base+0x85e0>)
   2406a:	add	r0, pc
   2406c:	bl	1bad4 <error@@Base>
   24070:	mov	r0, r5
   24072:	b.n	23fc6 <error@@Base+0x84f2>
   24074:	ldr	r0, [pc, #64]	; (240b8 <error@@Base+0x85e4>)
   24076:	add	r0, pc
   24078:	bl	1bad4 <error@@Base>
   2407c:	mov.w	r0, #4294967295	; 0xffffffff
   24080:	b.n	23fc6 <error@@Base+0x84f2>
   24082:	blx	4b40 <__stack_chk_fail@plt>
   24086:	nop
   24088:	blt.n	23ffc <error@@Base+0x8528>
   2408a:	movs	r3, r0
   2408c:	lsls	r4, r2, #22
   2408e:	movs	r0, r0
   24090:	lsls	r0, r5, #24
   24092:	movs	r1, r0
   24094:	lsls	r6, r5, #3
   24096:	movs	r1, r0
   24098:	bge.n	24190 <error@@Base+0x86bc>
   2409a:	movs	r3, r0
   2409c:	lsls	r6, r5, #1
   2409e:	movs	r1, r0
   240a0:	lsls	r4, r0, #3
   240a2:	movs	r1, r0
   240a4:	lsls	r4, r0, #3
   240a6:	movs	r1, r0
   240a8:	mcrr2	0, 0, r0, sl, cr0
   240ac:	ldc2	0, cr0, [ip], #-0
   240b0:	movs	r6, r6
   240b2:	movs	r1, r0
   240b4:	cdp2	0, 11, cr0, cr2, cr0, {0}
   240b8:	vswp	d16, d0
   240bc:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   240c0:	mov	r9, r2
   240c2:	ldr	r2, [pc, #172]	; (24170 <error@@Base+0x869c>)
   240c4:	mov	r6, r3
   240c6:	ldr	r4, [pc, #172]	; (24174 <error@@Base+0x86a0>)
   240c8:	mov	r8, r0
   240ca:	mov	r0, r3
   240cc:	ldr	r3, [pc, #168]	; (24178 <error@@Base+0x86a4>)
   240ce:	add	r2, pc
   240d0:	add	r4, pc
   240d2:	sub	sp, #20
   240d4:	mov	r7, r1
   240d6:	ldr	r3, [r2, r3]
   240d8:	ldr	r1, [r4, #8]
   240da:	ldr	r3, [r3, #0]
   240dc:	str	r3, [sp, #12]
   240de:	mov.w	r3, #0
   240e2:	movs	r3, #0
   240e4:	str	r3, [sp, #8]
   240e6:	blx	418c <RSA_get_ex_data@plt>
   240ea:	cmp	r0, #0
   240ec:	beq.n	2415c <error@@Base+0x8688>
   240ee:	movs	r1, #1
   240f0:	mov	r4, r0
   240f2:	bl	23e88 <error@@Base+0x83b4>
   240f6:	adds	r3, r0, #1
   240f8:	mov	r5, r0
   240fa:	beq.n	24152 <error@@Base+0x867e>
   240fc:	ldr	r3, [r4, #0]
   240fe:	movs	r1, #168	; 0xa8
   24100:	ldr	r4, [r4, #4]
   24102:	mov	r0, r6
   24104:	ldr	r2, [r3, #96]	; 0x60
   24106:	ldr	r5, [r3, #8]
   24108:	mla	r4, r1, r4, r2
   2410c:	blx	4578 <RSA_size@plt>
   24110:	mov	r3, r9
   24112:	mov	r2, r8
   24114:	mov	r1, r7
   24116:	str	r0, [sp, #8]
   24118:	ldr.w	r0, [r4, #160]	; 0xa0
   2411c:	add	r4, sp, #8
   2411e:	str	r4, [sp, #0]
   24120:	ldr.w	r4, [r5, #176]	; 0xb0
   24124:	blx	r4
   24126:	cbnz	r0, 24142 <error@@Base+0x866e>
   24128:	ldr	r5, [sp, #8]
   2412a:	ldr	r2, [pc, #80]	; (2417c <error@@Base+0x86a8>)
   2412c:	ldr	r3, [pc, #72]	; (24178 <error@@Base+0x86a4>)
   2412e:	add	r2, pc
   24130:	ldr	r3, [r2, r3]
   24132:	ldr	r2, [r3, #0]
   24134:	ldr	r3, [sp, #12]
   24136:	eors	r2, r3
   24138:	bne.n	2416c <error@@Base+0x8698>
   2413a:	mov	r0, r5
   2413c:	add	sp, #20
   2413e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   24142:	mov	r1, r0
   24144:	ldr	r0, [pc, #56]	; (24180 <error@@Base+0x86ac>)
   24146:	mov.w	r5, #4294967295	; 0xffffffff
   2414a:	add	r0, pc
   2414c:	bl	1bad4 <error@@Base>
   24150:	b.n	2412a <error@@Base+0x8656>
   24152:	ldr	r0, [pc, #48]	; (24184 <error@@Base+0x86b0>)
   24154:	add	r0, pc
   24156:	bl	1bad4 <error@@Base>
   2415a:	b.n	2412a <error@@Base+0x8656>
   2415c:	ldr	r0, [pc, #40]	; (24188 <error@@Base+0x86b4>)
   2415e:	mov	r1, r6
   24160:	mov.w	r5, #4294967295	; 0xffffffff
   24164:	add	r0, pc
   24166:	bl	1bad4 <error@@Base>
   2416a:	b.n	2412a <error@@Base+0x8656>
   2416c:	blx	4b40 <__stack_chk_fail@plt>
   24170:	bls.n	24260 <error@@Base+0x878c>
   24172:	movs	r3, r0
   24174:			; <UNDEFINED> instruction: 0xfa240003
   24178:	lsls	r4, r2, #22
   2417a:	movs	r0, r0
   2417c:	bls.n	241ac <error@@Base+0x86d8>
   2417e:	movs	r3, r0
   24180:	movs	r2, r1
   24182:	movs	r1, r0
   24184:	vaddl.u32	q8, d8, d0
   24188:	vrev64.16	d0, d0
   2418c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   24190:	mov	r8, r1
   24192:	sub	sp, #20
   24194:	ldr	r1, [pc, #336]	; (242e8 <error@@Base+0x8814>)
   24196:	ldr	r3, [pc, #340]	; (242ec <error@@Base+0x8818>)
   24198:	mov	r7, r0
   2419a:	ldr	r2, [pc, #340]	; (242f0 <error@@Base+0x881c>)
   2419c:	add	r1, pc
   2419e:	ldr	r6, [sp, #48]	; 0x30
   241a0:	add	r3, pc
   241a2:	movs	r5, #0
   241a4:	ldr	r2, [r1, r2]
   241a6:	mov	r0, r6
   241a8:	ldr	r1, [r3, #16]
   241aa:	ldr	r2, [r2, #0]
   241ac:	str	r2, [sp, #12]
   241ae:	mov.w	r2, #0
   241b2:	str	r5, [sp, #8]
   241b4:	blx	4444 <EC_KEY_get_ex_data@plt>
   241b8:	mov	r4, r0
   241ba:	cmp	r0, #0
   241bc:	beq.n	242b2 <error@@Base+0x87de>
   241be:	movw	r1, #4161	; 0x1041
   241c2:	bl	23e88 <error@@Base+0x83b4>
   241c6:	adds	r0, #1
   241c8:	beq.n	242a6 <error@@Base+0x87d2>
   241ca:	ldr	r3, [r4, #0]
   241cc:	movs	r1, #168	; 0xa8
   241ce:	ldr	r4, [r4, #4]
   241d0:	mov	r0, r6
   241d2:	ldr	r2, [r3, #96]	; 0x60
   241d4:	ldr.w	r9, [r3, #8]
   241d8:	mla	r4, r1, r4, r2
   241dc:	blx	4270 <ECDSA_size@plt>
   241e0:	str	r0, [sp, #8]
   241e2:	bl	1d924 <error@@Base+0x1e50>
   241e6:	mov	r2, r8
   241e8:	mov	r1, r7
   241ea:	mov	r6, r0
   241ec:	mov	r3, r0
   241ee:	ldr.w	r0, [r4, #160]	; 0xa0
   241f2:	add	r4, sp, #8
   241f4:	str	r4, [sp, #0]
   241f6:	ldr.w	r4, [r9, #176]	; 0xb0
   241fa:	blx	r4
   241fc:	cmp	r0, #0
   241fe:	bne.n	24296 <error@@Base+0x87c2>
   24200:	ldr	r5, [sp, #8]
   24202:	sub.w	r3, r5, #64	; 0x40
   24206:	cmp	r3, #68	; 0x44
   24208:	bhi.n	24210 <error@@Base+0x873c>
   2420a:	ands.w	r8, r5, #1
   2420e:	beq.n	24248 <error@@Base+0x8774>
   24210:	ldr	r0, [pc, #224]	; (242f4 <error@@Base+0x8820>)
   24212:	movs	r5, #0
   24214:	mov	r7, r5
   24216:	mov	r4, r5
   24218:	add	r0, pc
   2421a:	bl	233ec <error@@Base+0x7918>
   2421e:	mov	r0, r7
   24220:	blx	4fe4 <BN_free@plt>
   24224:	mov	r0, r5
   24226:	blx	4fe4 <BN_free@plt>
   2422a:	mov	r0, r6
   2422c:	blx	453c <free@plt+0x4>
   24230:	ldr	r2, [pc, #196]	; (242f8 <error@@Base+0x8824>)
   24232:	ldr	r3, [pc, #188]	; (242f0 <error@@Base+0x881c>)
   24234:	add	r2, pc
   24236:	ldr	r3, [r2, r3]
   24238:	ldr	r2, [r3, #0]
   2423a:	ldr	r3, [sp, #12]
   2423c:	eors	r2, r3
   2423e:	bne.n	242e2 <error@@Base+0x880e>
   24240:	mov	r0, r4
   24242:	add	sp, #20
   24244:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   24248:	blx	4738 <ECDSA_SIG_new@plt>
   2424c:	lsrs	r5, r5, #1
   2424e:	mov	r4, r0
   24250:	cbz	r0, 242bc <error@@Base+0x87e8>
   24252:	mov	r2, r8
   24254:	mov	r1, r5
   24256:	mov	r0, r6
   24258:	blx	4338 <BN_bin2bn@plt>
   2425c:	mov	r7, r0
   2425e:	cbz	r0, 24282 <error@@Base+0x87ae>
   24260:	adds	r0, r6, r5
   24262:	mov	r1, r5
   24264:	mov	r2, r8
   24266:	blx	4338 <BN_bin2bn@plt>
   2426a:	mov	r5, r0
   2426c:	cbz	r0, 24282 <error@@Base+0x87ae>
   2426e:	mov	r2, r0
   24270:	mov	r1, r7
   24272:	mov	r0, r4
   24274:	blx	4da0 <ECDSA_SIG_set0@plt>
   24278:	mov	r9, r0
   2427a:	cbz	r0, 242ca <error@@Base+0x87f6>
   2427c:	mov	r5, r8
   2427e:	mov	r7, r8
   24280:	b.n	2421e <error@@Base+0x874a>
   24282:	ldr	r0, [pc, #120]	; (242fc <error@@Base+0x8828>)
   24284:	add	r0, pc
   24286:	bl	233ec <error@@Base+0x7918>
   2428a:	mov	r0, r4
   2428c:	movs	r4, #0
   2428e:	blx	4d64 <ECDSA_SIG_free@plt>
   24292:	mov	r5, r4
   24294:	b.n	2421e <error@@Base+0x874a>
   24296:	mov	r1, r0
   24298:	ldr	r0, [pc, #100]	; (24300 <error@@Base+0x882c>)
   2429a:	mov	r7, r5
   2429c:	mov	r4, r5
   2429e:	add	r0, pc
   242a0:	bl	1bad4 <error@@Base>
   242a4:	b.n	2421e <error@@Base+0x874a>
   242a6:	ldr	r0, [pc, #92]	; (24304 <error@@Base+0x8830>)
   242a8:	mov	r4, r5
   242aa:	add	r0, pc
   242ac:	bl	1bad4 <error@@Base>
   242b0:	b.n	24230 <error@@Base+0x875c>
   242b2:	ldr	r0, [pc, #84]	; (24308 <error@@Base+0x8834>)
   242b4:	add	r0, pc
   242b6:	bl	233ec <error@@Base+0x7918>
   242ba:	b.n	24230 <error@@Base+0x875c>
   242bc:	ldr	r0, [pc, #76]	; (2430c <error@@Base+0x8838>)
   242be:	mov	r5, r4
   242c0:	mov	r7, r4
   242c2:	add	r0, pc
   242c4:	bl	1bad4 <error@@Base>
   242c8:	b.n	2421e <error@@Base+0x874a>
   242ca:	ldr	r1, [pc, #68]	; (24310 <error@@Base+0x883c>)
   242cc:	ldr	r0, [pc, #68]	; (24314 <error@@Base+0x8840>)
   242ce:	add	r1, pc
   242d0:	add	r0, pc
   242d2:	adds	r1, #148	; 0x94
   242d4:	bl	1bad4 <error@@Base>
   242d8:	mov	r0, r4
   242da:	blx	4d64 <ECDSA_SIG_free@plt>
   242de:	mov	r4, r9
   242e0:	b.n	2421e <error@@Base+0x874a>
   242e2:	blx	4b40 <__stack_chk_fail@plt>
   242e6:	nop
   242e8:	bhi.n	2423c <error@@Base+0x8768>
   242ea:	movs	r3, r0
   242ec:	ldr??.w	r0, [r4, r3]
   242f0:	lsls	r4, r2, #22
   242f2:	movs	r0, r0
   242f4:	vhadd.u<illegal width 64>	d16, d12, d0
   242f8:	bhi.n	2431c <error@@Base+0x8848>
   242fa:	movs	r3, r0
   242fc:	vhadd.u16	d0, d0, d0
   24300:	cdp2	0, 11, cr0, cr6, cr0, {0}
   24304:	cdp2	0, 9, cr0, cr2, cr0, {0}
   24308:	cdp2	0, 11, cr0, cr4, cr0, {0}
   2430c:	cdp2	0, 14, cr0, cr10, cr0, {0}
   24310:	lsls	r6, r7, #11
   24312:	movs	r1, r0
   24314:	cdp2	0, 15, cr0, cr4, cr0, {0}
   24318:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2431c:	movs	r4, #168	; 0xa8
   2431e:	vpush	{d8-d10}
   24322:	mul.w	r4, r4, r1
   24326:	ldr.w	r5, [pc, #1156]	; 247ac <error@@Base+0x8cd8>
   2432a:	mov	fp, r2
   2432c:	movs	r6, #4
   2432e:	add	r5, pc
   24330:	sub	sp, #108	; 0x6c
   24332:	ldr.w	r8, [r0, #8]
   24336:	str	r1, [sp, #24]
   24338:	ldr.w	r1, [pc, #1140]	; 247b0 <error@@Base+0x8cdc>
   2433c:	str	r4, [sp, #16]
   2433e:	ldr	r1, [r5, r1]
   24340:	add	r5, sp, #52	; 0x34
   24342:	ldr	r1, [r1, #0]
   24344:	str	r1, [sp, #100]	; 0x64
   24346:	mov.w	r1, #0
   2434a:	ldr	r1, [r0, #96]	; 0x60
   2434c:	str	r0, [sp, #12]
   2434e:	movs	r0, #1
   24350:	adds	r4, r1, r4
   24352:	vmov	s18, r5
   24356:	mov	r1, r5
   24358:	mov	r2, r0
   2435a:	ldr.w	r7, [r4, #160]	; 0xa0
   2435e:	movs	r5, #0
   24360:	str	r0, [sp, #32]
   24362:	strd	r5, r5, [sp, #36]	; 0x24
   24366:	str	r5, [sp, #52]	; 0x34
   24368:	mov	r0, r7
   2436a:	add	r5, sp, #32
   2436c:	ldr.w	r4, [r8, #108]	; 0x6c
   24370:	str	r5, [sp, #56]	; 0x38
   24372:	str	r6, [sp, #60]	; 0x3c
   24374:	ldr	r5, [sp, #168]	; 0xa8
   24376:	str	r3, [sp, #20]
   24378:	blx	r4
   2437a:	cmp	r0, #0
   2437c:	bne.w	2469c <error@@Base+0x8bc8>
   24380:	add	r3, sp, #40	; 0x28
   24382:	vmov	s17, r3
   24386:	add	r3, sp, #36	; 0x24
   24388:	vmov	s16, r3
   2438c:	ldr.w	r3, [pc, #1060]	; 247b4 <error@@Base+0x8ce0>
   24390:	add	r3, pc
   24392:	vmov	s20, r3
   24396:	ldr.w	r3, [pc, #1056]	; 247b8 <error@@Base+0x8ce4>
   2439a:	add	r3, pc
   2439c:	vmov	s21, r3
   243a0:	ldr.w	r3, [pc, #1048]	; 247bc <error@@Base+0x8ce8>
   243a4:	add	r3, pc
   243a6:	str	r3, [sp, #28]
   243a8:	vmov	r3, s17
   243ac:	movs	r2, #1
   243ae:	vmov	r1, s16
   243b2:	mov	r0, r7
   243b4:	ldr.w	r4, [r8, #112]	; 0x70
   243b8:	blx	r4
   243ba:	cmp	r0, #0
   243bc:	bne.w	2457e <error@@Base+0x8aaa>
   243c0:	ldr	r4, [sp, #40]	; 0x28
   243c2:	cmp	r4, #0
   243c4:	beq.w	2458c <error@@Base+0x8ab8>
   243c8:	movs	r3, #128	; 0x80
   243ca:	movs	r2, #4
   243cc:	str	r0, [sp, #44]	; 0x2c
   243ce:	mov	r0, r7
   243d0:	str	r3, [sp, #52]	; 0x34
   243d2:	add	r3, sp, #44	; 0x2c
   243d4:	str	r2, [sp, #60]	; 0x3c
   243d6:	str	r3, [sp, #56]	; 0x38
   243d8:	movs	r3, #1
   243da:	vmov	r2, s18
   243de:	ldr.w	r4, [r8, #100]	; 0x64
   243e2:	ldr	r1, [sp, #36]	; 0x24
   243e4:	blx	r4
   243e6:	cmp	r0, #0
   243e8:	bne.w	2468a <error@@Base+0x8bb6>
   243ec:	ldr	r1, [sp, #44]	; 0x2c
   243ee:	cmp	r1, #0
   243f0:	bne.w	24520 <error@@Base+0x8a4c>
   243f4:	add	r0, sp, #68	; 0x44
   243f6:	movs	r2, #32
   243f8:	add	r4, sp, #64	; 0x40
   243fa:	vmov	s19, r0
   243fe:	blx	4368 <memset@plt>
   24402:	ldr	r2, [sp, #12]
   24404:	movw	r0, #257	; 0x101
   24408:	ldr	r1, [sp, #16]
   2440a:	str	r0, [sp, #76]	; 0x4c
   2440c:	ldr	r3, [r2, #96]	; 0x60
   2440e:	ldr.w	sl, [r2, #8]
   24412:	mov	r2, r4
   24414:	add	r3, r1
   24416:	mov.w	r1, #258	; 0x102
   2441a:	str	r1, [sp, #64]	; 0x40
   2441c:	movs	r1, #17
   2441e:	ldr.w	r9, [r3, #160]	; 0xa0
   24422:	movs	r3, #3
   24424:	str	r1, [sp, #88]	; 0x58
   24426:	ldr.w	r6, [sl, #100]	; 0x64
   2442a:	ldr	r1, [sp, #36]	; 0x24
   2442c:	mov	r0, r9
   2442e:	blx	r6
   24430:	cmp	r0, #0
   24432:	bne.w	2477e <error@@Base+0x8caa>
   24436:	ldr	r3, [sp, #84]	; 0x54
   24438:	cmp	r3, #0
   2443a:	beq.w	2476a <error@@Base+0x8c96>
   2443e:	ldr	r3, [sp, #96]	; 0x60
   24440:	cmp	r3, #0
   24442:	beq.w	2476a <error@@Base+0x8c96>
   24446:	add	r3, sp, #100	; 0x64
   24448:	str	r5, [sp, #8]
   2444a:	mov	r6, r4
   2444c:	mov	r5, r3
   2444e:	ldr	r1, [r6, #8]
   24450:	cmp	r1, #0
   24452:	bne.n	24516 <error@@Base+0x8a42>
   24454:	adds	r6, #12
   24456:	cmp	r5, r6
   24458:	bne.n	2444e <error@@Base+0x897a>
   2445a:	ldr.w	r6, [sl, #100]	; 0x64
   2445e:	mov	r2, r4
   24460:	ldr	r1, [sp, #36]	; 0x24
   24462:	mov	r0, r9
   24464:	movs	r3, #3
   24466:	ldr	r5, [sp, #8]
   24468:	blx	r6
   2446a:	mov	r6, r0
   2446c:	cmp	r0, #0
   2446e:	bne.n	2452a <error@@Base+0x8a56>
   24470:	ldr	r3, [sp, #92]	; 0x5c
   24472:	add	r4, sp, #48	; 0x30
   24474:	ldr	r2, [sp, #84]	; 0x54
   24476:	mov	r1, r4
   24478:	str	r3, [sp, #48]	; 0x30
   2447a:	blx	432c <d2i_X509_NAME@plt>
   2447e:	mov	r9, r0
   24480:	cmp	r0, #0
   24482:	beq.n	24572 <error@@Base+0x8a9e>
   24484:	mov	r2, r6
   24486:	mov	r1, r6
   24488:	blx	4868 <X509_NAME_oneline@plt>
   2448c:	str	r0, [sp, #8]
   2448e:	cmp	r0, #0
   24490:	beq.n	24572 <error@@Base+0x8a9e>
   24492:	mov	r0, r9
   24494:	blx	49fc <X509_NAME_free@plt>
   24498:	ldr	r3, [sp, #92]	; 0x5c
   2449a:	ldr	r2, [sp, #96]	; 0x60
   2449c:	mov	r1, r4
   2449e:	movs	r0, #0
   244a0:	str	r3, [sp, #48]	; 0x30
   244a2:	blx	4ea0 <d2i_X509@plt>
   244a6:	mov	r6, r0
   244a8:	cmp	r0, #0
   244aa:	beq.w	24670 <error@@Base+0x8b9c>
   244ae:	blx	427c <X509_get_pubkey@plt>
   244b2:	mov	r4, r0
   244b4:	cmp	r0, #0
   244b6:	beq.w	2467e <error@@Base+0x8baa>
   244ba:	blx	43b4 <EVP_PKEY_base_id@plt>
   244be:	cmp	r0, #6
   244c0:	mov	r0, r4
   244c2:	beq.n	245b8 <error@@Base+0x8ae4>
   244c4:	blx	43b4 <EVP_PKEY_base_id@plt>
   244c8:	cmp.w	r0, #408	; 0x198
   244cc:	bne.w	24660 <error@@Base+0x8b8c>
   244d0:	mov	r0, r4
   244d2:	blx	42a0 <EVP_PKEY_get0_EC_KEY@plt>
   244d6:	mov	r9, r0
   244d8:	cmp	r0, #0
   244da:	beq.w	24752 <error@@Base+0x8c7e>
   244de:	mov	r0, r4
   244e0:	blx	42a0 <EVP_PKEY_get0_EC_KEY@plt>
   244e4:	blx	4614 <EC_KEY_dup@plt>
   244e8:	mov	r9, r0
   244ea:	cmp	r0, #0
   244ec:	beq.w	246d8 <error@@Base+0x8c04>
   244f0:	bl	105e0 <PEM_write_bio_PrivateKey@plt+0xb5e4>
   244f4:	subs	r4, r0, #0
   244f6:	blt.w	2475e <error@@Base+0x8c8a>
   244fa:	vmov	r2, s19
   244fe:	add	r3, sp, #72	; 0x48
   24500:	ldr	r1, [sp, #24]
   24502:	ldr	r0, [sp, #12]
   24504:	str.w	r9, [sp]
   24508:	bl	23734 <error@@Base+0x7c60>
   2450c:	cmp	r0, #0
   2450e:	beq.w	246ac <error@@Base+0x8bd8>
   24512:	movs	r4, #0
   24514:	b.n	2453e <error@@Base+0x8a6a>
   24516:	movs	r0, #1
   24518:	bl	1d94c <error@@Base+0x1e78>
   2451c:	str	r0, [r6, #4]
   2451e:	b.n	24454 <error@@Base+0x8980>
   24520:	vmov	r0, s20
   24524:	bl	1bad4 <error@@Base>
   24528:	b.n	243a8 <error@@Base+0x88d4>
   2452a:	mov	r1, r0
   2452c:	ldr	r0, [pc, #656]	; (247c0 <error@@Base+0x8cec>)
   2452e:	movs	r3, #0
   24530:	str	r3, [sp, #8]
   24532:	add	r0, pc
   24534:	mov	r9, r3
   24536:	bl	1bad4 <error@@Base>
   2453a:	ldr	r4, [sp, #8]
   2453c:	mov	r6, r4
   2453e:	ldr	r0, [sp, #68]	; 0x44
   24540:	blx	453c <free@plt+0x4>
   24544:	ldr	r0, [sp, #80]	; 0x50
   24546:	blx	453c <free@plt+0x4>
   2454a:	ldr	r0, [sp, #92]	; 0x5c
   2454c:	blx	453c <free@plt+0x4>
   24550:	mov	r0, r6
   24552:	blx	4ec4 <X509_free@plt>
   24556:	mov	r0, r4
   24558:	blx	4d7c <RSA_free@plt>
   2455c:	mov	r0, r9
   2455e:	blx	4070 <EC_KEY_free@plt>
   24562:	ldr	r0, [sp, #8]
   24564:	blx	453c <free@plt+0x4>
   24568:	vmov	r0, s21
   2456c:	bl	1bad4 <error@@Base>
   24570:	b.n	243a8 <error@@Base+0x88d4>
   24572:	ldr	r0, [pc, #592]	; (247c4 <error@@Base+0x8cf0>)
   24574:	add	r0, pc
   24576:	bl	1d9d0 <error@@Base+0x1efc>
   2457a:	str	r0, [sp, #8]
   2457c:	b.n	24492 <error@@Base+0x89be>
   2457e:	mov	r1, r0
   24580:	ldr	r0, [pc, #580]	; (247c8 <error@@Base+0x8cf4>)
   24582:	add	r0, pc
   24584:	bl	1bad4 <error@@Base>
   24588:	mov.w	r4, #4294967295	; 0xffffffff
   2458c:	ldr.w	r3, [r8, #116]	; 0x74
   24590:	mov	r0, r7
   24592:	blx	r3
   24594:	cmp	r0, #0
   24596:	bne.w	24796 <error@@Base+0x8cc2>
   2459a:	ldr	r2, [pc, #560]	; (247cc <error@@Base+0x8cf8>)
   2459c:	ldr	r3, [pc, #528]	; (247b0 <error@@Base+0x8cdc>)
   2459e:	add	r2, pc
   245a0:	ldr	r3, [r2, r3]
   245a2:	ldr	r2, [r3, #0]
   245a4:	ldr	r3, [sp, #100]	; 0x64
   245a6:	eors	r2, r3
   245a8:	bne.w	247a6 <error@@Base+0x8cd2>
   245ac:	mov	r0, r4
   245ae:	add	sp, #108	; 0x6c
   245b0:	vpop	{d8-d10}
   245b4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   245b8:	blx	40ac <EVP_PKEY_get0_RSA@plt>
   245bc:	mov	r9, r0
   245be:	cmp	r0, #0
   245c0:	beq.w	24746 <error@@Base+0x8c72>
   245c4:	mov	r0, r4
   245c6:	blx	40ac <EVP_PKEY_get0_RSA@plt>
   245ca:	blx	4e1c <RSAPublicKey_dup@plt>
   245ce:	mov	r4, r0
   245d0:	cmp	r0, #0
   245d2:	beq.n	246cc <error@@Base+0x8bf8>
   245d4:	str	r0, [sp, #0]
   245d6:	add	r3, sp, #72	; 0x48
   245d8:	vmov	r2, s19
   245dc:	ldr	r1, [sp, #24]
   245de:	ldr	r0, [sp, #12]
   245e0:	bl	23634 <error@@Base+0x7b60>
   245e4:	mov	r9, r0
   245e6:	cmp	r0, #0
   245e8:	bne.n	24696 <error@@Base+0x8bc2>
   245ea:	movs	r0, #15
   245ec:	bl	f980 <PEM_write_bio_PrivateKey@plt+0xa984>
   245f0:	mov	sl, r0
   245f2:	cmp	r0, #0
   245f4:	beq.w	24772 <error@@Base+0x8c9e>
   245f8:	ldr	r3, [r0, #4]
   245fa:	str	r4, [r0, #8]
   245fc:	orr.w	r3, r3, #1
   24600:	str.w	r9, [r0]
   24604:	str	r3, [r0, #4]
   24606:	ldr	r0, [sp, #68]	; 0x44
   24608:	blx	453c <free@plt+0x4>
   2460c:	ldr	r0, [sp, #80]	; 0x50
   2460e:	blx	453c <free@plt+0x4>
   24612:	ldr	r0, [sp, #92]	; 0x5c
   24614:	blx	453c <free@plt+0x4>
   24618:	mov	r0, r6
   2461a:	blx	4ec4 <X509_free@plt>
   2461e:	movs	r0, #0
   24620:	blx	4d7c <RSA_free@plt>
   24624:	movs	r0, #0
   24626:	blx	4070 <EC_KEY_free@plt>
   2462a:	ldr	r4, [r5, #0]
   2462c:	cmp	r4, #0
   2462e:	it	gt
   24630:	movgt	r6, #0
   24632:	bgt.n	24646 <error@@Base+0x8b72>
   24634:	b.n	246e4 <error@@Base+0x8c10>
   24636:	mov	r0, r6
   24638:	movs	r1, #1
   2463a:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   2463e:	ldr	r4, [r5, #0]
   24640:	cmp	r0, r4
   24642:	mov	r6, r0
   24644:	bge.n	246e4 <error@@Base+0x8c10>
   24646:	ldr.w	r3, [fp]
   2464a:	mov	r0, sl
   2464c:	ldr.w	r1, [r3, r6, lsl #2]
   24650:	bl	fd08 <PEM_write_bio_PrivateKey@plt+0xad0c>
   24654:	cmp	r0, #0
   24656:	beq.n	24636 <error@@Base+0x8b62>
   24658:	mov	r0, sl
   2465a:	bl	f824 <PEM_write_bio_PrivateKey@plt+0xa828>
   2465e:	b.n	243a8 <error@@Base+0x88d4>
   24660:	ldr	r0, [pc, #364]	; (247d0 <error@@Base+0x8cfc>)
   24662:	mov.w	r9, #0
   24666:	mov	r4, r9
   24668:	add	r0, pc
   2466a:	bl	1bad4 <error@@Base>
   2466e:	b.n	2453e <error@@Base+0x8a6a>
   24670:	ldr	r0, [pc, #352]	; (247d4 <error@@Base+0x8d00>)
   24672:	mov	r9, r6
   24674:	mov	r4, r6
   24676:	add	r0, pc
   24678:	bl	1bad4 <error@@Base>
   2467c:	b.n	2453e <error@@Base+0x8a6a>
   2467e:	ldr	r0, [pc, #344]	; (247d8 <error@@Base+0x8d04>)
   24680:	mov	r9, r4
   24682:	add	r0, pc
   24684:	bl	1bad4 <error@@Base>
   24688:	b.n	2453e <error@@Base+0x8a6a>
   2468a:	mov	r1, r0
   2468c:	ldr	r0, [pc, #332]	; (247dc <error@@Base+0x8d08>)
   2468e:	add	r0, pc
   24690:	bl	1bad4 <error@@Base>
   24694:	b.n	24588 <error@@Base+0x8ab4>
   24696:	mov.w	r9, #0
   2469a:	b.n	2453e <error@@Base+0x8a6a>
   2469c:	mov	r1, r0
   2469e:	ldr	r0, [pc, #320]	; (247e0 <error@@Base+0x8d0c>)
   246a0:	mov.w	r4, #4294967295	; 0xffffffff
   246a4:	add	r0, pc
   246a6:	bl	1bad4 <error@@Base>
   246aa:	b.n	2458c <error@@Base+0x8ab8>
   246ac:	movs	r0, #15
   246ae:	bl	f980 <PEM_write_bio_PrivateKey@plt+0xa984>
   246b2:	mov	sl, r0
   246b4:	cmp	r0, #0
   246b6:	beq.n	2478a <error@@Base+0x8cb6>
   246b8:	ldr	r3, [r0, #4]
   246ba:	movs	r2, #2
   246bc:	str.w	r9, [r0, #20]
   246c0:	orr.w	r3, r3, #1
   246c4:	str	r4, [r0, #16]
   246c6:	strd	r2, r3, [r0]
   246ca:	b.n	24606 <error@@Base+0x8b32>
   246cc:	ldr	r0, [pc, #276]	; (247e4 <error@@Base+0x8d10>)
   246ce:	mov	r9, r4
   246d0:	add	r0, pc
   246d2:	bl	1bad4 <error@@Base>
   246d6:	b.n	2453e <error@@Base+0x8a6a>
   246d8:	ldr	r0, [pc, #268]	; (247e8 <error@@Base+0x8d14>)
   246da:	mov	r4, r9
   246dc:	add	r0, pc
   246de:	bl	1bad4 <error@@Base>
   246e2:	b.n	2453e <error@@Base+0x8a6a>
   246e4:	movs	r1, #1
   246e6:	mov	r0, r4
   246e8:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   246ec:	movs	r3, #4
   246ee:	mov	r1, r4
   246f0:	mov	r2, r0
   246f2:	ldr.w	r0, [fp]
   246f6:	bl	1d9b0 <error@@Base+0x1edc>
   246fa:	str.w	r0, [fp]
   246fe:	ldr	r3, [r5, #0]
   24700:	str.w	sl, [r0, r3, lsl #2]
   24704:	ldr	r3, [sp, #20]
   24706:	cbz	r3, 24730 <error@@Base+0x8c5c>
   24708:	ldr	r4, [r5, #0]
   2470a:	movs	r1, #1
   2470c:	mov	r0, r4
   2470e:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   24712:	ldr	r6, [sp, #20]
   24714:	mov	r1, r4
   24716:	movs	r3, #4
   24718:	mov	r2, r0
   2471a:	ldr	r0, [r6, #0]
   2471c:	bl	1d9b0 <error@@Base+0x1edc>
   24720:	str	r0, [r6, #0]
   24722:	mov	r4, r0
   24724:	ldr	r0, [sp, #8]
   24726:	ldr	r6, [r5, #0]
   24728:	bl	1d9d0 <error@@Base+0x1efc>
   2472c:	str.w	r0, [r4, r6, lsl #2]
   24730:	ldr	r0, [r5, #0]
   24732:	movs	r1, #1
   24734:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   24738:	mov	r1, r0
   2473a:	ldr	r0, [pc, #176]	; (247ec <error@@Base+0x8d18>)
   2473c:	str	r1, [r5, #0]
   2473e:	add	r0, pc
   24740:	bl	1bc08 <error@@Base+0x134>
   24744:	b.n	243a8 <error@@Base+0x88d4>
   24746:	ldr	r0, [pc, #168]	; (247f0 <error@@Base+0x8d1c>)
   24748:	mov	r4, r9
   2474a:	add	r0, pc
   2474c:	bl	1bad4 <error@@Base>
   24750:	b.n	2453e <error@@Base+0x8a6a>
   24752:	ldr	r0, [pc, #160]	; (247f4 <error@@Base+0x8d20>)
   24754:	mov	r4, r9
   24756:	add	r0, pc
   24758:	bl	1bad4 <error@@Base>
   2475c:	b.n	2453e <error@@Base+0x8a6a>
   2475e:	ldr	r0, [pc, #152]	; (247f8 <error@@Base+0x8d24>)
   24760:	movs	r4, #0
   24762:	add	r0, pc
   24764:	bl	1bad4 <error@@Base>
   24768:	b.n	2453e <error@@Base+0x8a6a>
   2476a:	ldr	r0, [sp, #28]
   2476c:	bl	1bad4 <error@@Base>
   24770:	b.n	24568 <error@@Base+0x8a94>
   24772:	ldr	r0, [pc, #136]	; (247fc <error@@Base+0x8d28>)
   24774:	mov	r9, sl
   24776:	add	r0, pc
   24778:	bl	1bad4 <error@@Base>
   2477c:	b.n	2453e <error@@Base+0x8a6a>
   2477e:	mov	r1, r0
   24780:	ldr	r0, [pc, #124]	; (24800 <error@@Base+0x8d2c>)
   24782:	add	r0, pc
   24784:	bl	1bad4 <error@@Base>
   24788:	b.n	24568 <error@@Base+0x8a94>
   2478a:	ldr	r0, [pc, #120]	; (24804 <error@@Base+0x8d30>)
   2478c:	mov	r4, sl
   2478e:	add	r0, pc
   24790:	bl	1bad4 <error@@Base>
   24794:	b.n	2453e <error@@Base+0x8a6a>
   24796:	mov	r1, r0
   24798:	ldr	r0, [pc, #108]	; (24808 <error@@Base+0x8d34>)
   2479a:	mov.w	r4, #4294967295	; 0xffffffff
   2479e:	add	r0, pc
   247a0:	bl	1bad4 <error@@Base>
   247a4:	b.n	2459a <error@@Base+0x8ac6>
   247a6:	blx	4b40 <__stack_chk_fail@plt>
   247aa:	nop
   247ac:	bvc.n	247dc <error@@Base+0x8d08>
   247ae:	movs	r3, r0
   247b0:	lsls	r4, r2, #22
   247b2:	movs	r0, r0
   247b4:	vhadd.u8	d0, d8, d0
   247b8:	stc2	0, cr0, [sl]
   247bc:			; <UNDEFINED> instruction: 0xfb980000
   247c0:	vld1.8	{d16[0]}, [sl], r0
   247c4:	stc2l	0, cr0, [ip], #-0
   247c8:	ldr??.w	r0, [lr, r0]
   247cc:	bmi.n	2471c <error@@Base+0x8c48>
   247ce:	movs	r3, r0
   247d0:	ldc2	0, cr0, [r0], {-0}
   247d4:	usada8	r0, sl, r0, r0
   247d8:	usada8	r0, lr, r0, r0
   247dc:	strb.w	r0, [lr]
   247e0:	ldrh.w	r0, [ip, r0]
   247e4:	smmls	r0, r4, r0, r0
   247e8:	smull	r0, r0, r8, r0
   247ec:	ldrsb.w	r0, [sl, r0]
   247f0:			; <UNDEFINED> instruction: 0xface0000
   247f4:			; <UNDEFINED> instruction: 0xfaf60000
   247f8:	strh.w	r0, [sl]
   247fc:	bkpt	0x008a
   247fe:	movs	r0, r0
   24800:			; <UNDEFINED> instruction: 0xf79a0000
   24804:	bkpt	0x0072
   24806:	movs	r0, r0
   24808:	addw	r0, sl, #2048	; 0x800
   2480c:	ldr	r1, [pc, #28]	; (2482c <error@@Base+0x8d58>)
   2480e:	ldr	r3, [pc, #32]	; (24830 <error@@Base+0x8d5c>)
   24810:	ldr	r2, [pc, #32]	; (24834 <error@@Base+0x8d60>)
   24812:	add	r1, pc
   24814:	add	r3, pc
   24816:	push	{r4}
   24818:	mov	r4, r0
   2481a:	str	r4, [r1, #0]
   2481c:	movs	r0, #0
   2481e:	ldr	r3, [r3, r2]
   24820:	strd	r0, r3, [r3]
   24824:	ldr.w	r4, [sp], #4
   24828:	bx	lr
   2482a:	nop
   2482c:			; <UNDEFINED> instruction: 0xf2e20003
   24830:	bcs.n	24894 <error@@Base+0x8dc0>
   24832:	movs	r3, r0
   24834:	lsls	r4, r0, #22
   24836:	movs	r0, r0
   24838:	push	{r3, r4, r5, lr}
   2483a:	ldr	r3, [pc, #52]	; (24870 <error@@Base+0x8d9c>)
   2483c:	ldr	r2, [pc, #52]	; (24874 <error@@Base+0x8da0>)
   2483e:	add	r3, pc
   24840:	ldr	r5, [r3, r2]
   24842:	ldr	r4, [r5, #0]
   24844:	cbnz	r4, 24860 <error@@Base+0x8d8c>
   24846:	b.n	2486c <error@@Base+0x8d98>
   24848:	str	r2, [r3, #112]	; 0x70
   2484a:	ldrd	r3, r2, [r4, #108]	; 0x6c
   2484e:	mov	r0, r4
   24850:	str	r3, [r2, #0]
   24852:	bl	23514 <error@@Base+0x7a40>
   24856:	mov	r0, r4
   24858:	bl	23598 <error@@Base+0x7ac4>
   2485c:	ldr	r4, [r5, #0]
   2485e:	cbz	r4, 2486c <error@@Base+0x8d98>
   24860:	ldrd	r3, r2, [r4, #108]	; 0x6c
   24864:	cmp	r3, #0
   24866:	bne.n	24848 <error@@Base+0x8d74>
   24868:	str	r2, [r5, #4]
   2486a:	b.n	2484e <error@@Base+0x8d7a>
   2486c:	pop	{r3, r4, r5, pc}
   2486e:	nop
   24870:	bcs.n	24880 <error@@Base+0x8dac>
   24872:	movs	r3, r0
   24874:	lsls	r4, r0, #22
   24876:	movs	r0, r0
   24878:	push	{r4, lr}
   2487a:	bl	23214 <error@@Base+0x7740>
   2487e:	ldr	r1, [pc, #52]	; (248b4 <error@@Base+0x8de0>)
   24880:	add	r1, pc
   24882:	cbz	r0, 248ac <error@@Base+0x8dd8>
   24884:	ldrd	r3, r2, [r0, #108]	; 0x6c
   24888:	mov	r4, r0
   2488a:	cbz	r3, 248a4 <error@@Base+0x8dd0>
   2488c:	str	r2, [r3, #112]	; 0x70
   2488e:	ldrd	r3, r2, [r0, #108]	; 0x6c
   24892:	mov	r0, r4
   24894:	str	r3, [r2, #0]
   24896:	bl	23514 <error@@Base+0x7a40>
   2489a:	mov	r0, r4
   2489c:	bl	23598 <error@@Base+0x7ac4>
   248a0:	movs	r0, #0
   248a2:	pop	{r4, pc}
   248a4:	ldr	r0, [pc, #16]	; (248b8 <error@@Base+0x8de4>)
   248a6:	ldr	r1, [r1, r0]
   248a8:	str	r2, [r1, #4]
   248aa:	b.n	24892 <error@@Base+0x8dbe>
   248ac:	mov.w	r0, #4294967295	; 0xffffffff
   248b0:	pop	{r4, pc}
   248b2:	nop
   248b4:	bne.n	24840 <error@@Base+0x8d6c>
   248b6:	movs	r3, r0
   248b8:	lsls	r4, r0, #22
   248ba:	movs	r0, r0
   248bc:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   248c0:	mov	r9, r3
   248c2:	vpush	{d8}
   248c6:	mov	sl, r2
   248c8:	ldr.w	r3, [pc, #1232]	; 24d9c <error@@Base+0x92c8>
   248cc:	mov	r5, r0
   248ce:	sub	sp, #60	; 0x3c
   248d0:	str	r1, [sp, #16]
   248d2:	ldr.w	r1, [pc, #1228]	; 24da0 <error@@Base+0x92cc>
   248d6:	add	r1, pc
   248d8:	ldr	r3, [r1, r3]
   248da:	ldr	r3, [r3, #0]
   248dc:	str	r3, [sp, #52]	; 0x34
   248de:	mov.w	r3, #0
   248e2:	ldr.w	r3, [pc, #1216]	; 24da4 <error@@Base+0x92d0>
   248e6:	add	r3, pc
   248e8:	str	r3, [sp, #20]
   248ea:	mov	r2, r3
   248ec:	movs	r3, #0
   248ee:	str	r3, [sp, #44]	; 0x2c
   248f0:	cmp.w	sl, #0
   248f4:	beq.n	248fa <error@@Base+0x8e26>
   248f6:	str.w	r3, [sl]
   248fa:	cmp.w	r9, #0
   248fe:	beq.n	24906 <error@@Base+0x8e32>
   24900:	movs	r3, #0
   24902:	str.w	r3, [r9]
   24906:	mov	r0, r5
   24908:	bl	23214 <error@@Base+0x7740>
   2490c:	cbz	r0, 24948 <error@@Base+0x8e74>
   2490e:	ldr.w	r1, [pc, #1176]	; 24da8 <error@@Base+0x92d4>
   24912:	mov	r2, r5
   24914:	ldr.w	r0, [pc, #1172]	; 24dac <error@@Base+0x92d8>
   24918:	add	r1, pc
   2491a:	add	r0, pc
   2491c:	adds	r1, #164	; 0xa4
   2491e:	bl	1bc08 <error@@Base+0x134>
   24922:	mov.w	r7, #4294967295	; 0xffffffff
   24926:	ldr.w	r2, [pc, #1160]	; 24db0 <error@@Base+0x92dc>
   2492a:	ldr.w	r3, [pc, #1136]	; 24d9c <error@@Base+0x92c8>
   2492e:	add	r2, pc
   24930:	ldr	r3, [r2, r3]
   24932:	ldr	r2, [r3, #0]
   24934:	ldr	r3, [sp, #52]	; 0x34
   24936:	eors	r2, r3
   24938:	bne.w	24d98 <error@@Base+0x92c4>
   2493c:	mov	r0, r7
   2493e:	add	sp, #60	; 0x3c
   24940:	vpop	{d8}
   24944:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24948:	movs	r1, #2
   2494a:	mov	r0, r5
   2494c:	blx	4474 <dlopen@plt>
   24950:	mov	r6, r0
   24952:	cmp	r0, #0
   24954:	beq.w	24bc4 <error@@Base+0x90f0>
   24958:	ldr.w	r1, [pc, #1112]	; 24db4 <error@@Base+0x92e0>
   2495c:	add	r1, pc
   2495e:	blx	4fa8 <dlsym@plt>
   24962:	mov	r7, r0
   24964:	cmp	r0, #0
   24966:	beq.w	24bd6 <error@@Base+0x9102>
   2496a:	movs	r1, #116	; 0x74
   2496c:	movs	r0, #1
   2496e:	bl	1d94c <error@@Base+0x1e78>
   24972:	mov	r4, r0
   24974:	mov	r0, r5
   24976:	bl	1d9d0 <error@@Base+0x1efc>
   2497a:	str	r6, [r4, #4]
   2497c:	mov	r3, r0
   2497e:	add	r0, sp, #44	; 0x2c
   24980:	str	r3, [r4, #0]
   24982:	blx	r7
   24984:	mov	r2, r0
   24986:	cmp	r0, #0
   24988:	bne.w	24c32 <error@@Base+0x915e>
   2498c:	ldr	r3, [sp, #44]	; 0x2c
   2498e:	str	r3, [r4, #8]
   24990:	ldr	r3, [r3, #4]
   24992:	blx	r3
   24994:	cmp	r0, #0
   24996:	bne.w	24c42 <error@@Base+0x916e>
   2499a:	ldr	r3, [sp, #44]	; 0x2c
   2499c:	add.w	r0, r4, #12
   249a0:	ldr	r3, [r3, #12]
   249a2:	blx	r3
   249a4:	mov	r7, r0
   249a6:	cmp	r0, #0
   249a8:	bne.w	24bf0 <error@@Base+0x911c>
   249ac:	add.w	r2, r4, #14
   249b0:	add.w	fp, r4, #52	; 0x34
   249b4:	movs	r1, #32
   249b6:	str	r2, [sp, #24]
   249b8:	mov	r0, r2
   249ba:	add.w	r8, r4, #88	; 0x58
   249be:	bl	23434 <error@@Base+0x7960>
   249c2:	mov	r0, fp
   249c4:	movs	r1, #32
   249c6:	bl	23434 <error@@Base+0x7960>
   249ca:	ldrb.w	r1, [r4, #85]	; 0x55
   249ce:	ldrb	r3, [r4, #12]
   249d0:	ldr	r0, [pc, #996]	; (24db8 <error@@Base+0x92e4>)
   249d2:	str	r1, [sp, #12]
   249d4:	mov	r1, r5
   249d6:	ldrb.w	ip, [r4, #84]	; 0x54
   249da:	add	r0, pc
   249dc:	str.w	fp, [sp, #4]
   249e0:	ldr	r2, [sp, #24]
   249e2:	str.w	ip, [sp, #8]
   249e6:	ldrb.w	ip, [r4, #13]
   249ea:	str.w	ip, [sp]
   249ee:	bl	1bc08 <error@@Base+0x134>
   249f2:	ldr	r3, [sp, #44]	; 0x2c
   249f4:	mov	r1, r7
   249f6:	mov	r2, r8
   249f8:	movs	r0, #1
   249fa:	ldr	r3, [r3, #20]
   249fc:	blx	r3
   249fe:	cmp	r0, #0
   24a00:	bne.w	24d22 <error@@Base+0x924e>
   24a04:	ldr	r0, [r4, #88]	; 0x58
   24a06:	cmp	r0, #0
   24a08:	beq.w	24d0c <error@@Base+0x9238>
   24a0c:	movs	r1, #4
   24a0e:	bl	1d94c <error@@Base+0x1e78>
   24a12:	ldr	r3, [sp, #44]	; 0x2c
   24a14:	mov	r2, r8
   24a16:	str	r0, [r4, #92]	; 0x5c
   24a18:	mov	r1, r0
   24a1a:	ldr	r3, [r3, #20]
   24a1c:	movs	r0, #1
   24a1e:	blx	r3
   24a20:	mov	fp, r0
   24a22:	cmp	r0, #0
   24a24:	bne.w	24c54 <error@@Base+0x9180>
   24a28:	movs	r1, #168	; 0xa8
   24a2a:	ldr	r0, [r4, #88]	; 0x58
   24a2c:	bl	1d94c <error@@Base+0x1e78>
   24a30:	ldr	r2, [r4, #88]	; 0x58
   24a32:	movs	r1, #1
   24a34:	str.w	fp, [sp, #40]	; 0x28
   24a38:	mov	r3, r0
   24a3a:	strd	r0, r1, [r4, #96]	; 0x60
   24a3e:	cmp	r2, #0
   24a40:	beq.w	24cae <error@@Base+0x91da>
   24a44:	ldr	r2, [pc, #884]	; (24dbc <error@@Base+0x92e8>)
   24a46:	ldr	r1, [pc, #888]	; (24dc0 <error@@Base+0x92ec>)
   24a48:	add	r2, pc
   24a4a:	strd	sl, r9, [sp, #32]
   24a4e:	add	r1, pc
   24a50:	adds	r2, #164	; 0xa4
   24a52:	mov	r9, r5
   24a54:	vmov	s16, r1
   24a58:	vmov	s17, r2
   24a5c:	b.n	24b14 <error@@Base+0x9040>
   24a5e:	ldr	r3, [pc, #868]	; (24dc4 <error@@Base+0x92f0>)
   24a60:	add	r3, pc
   24a62:	ldr	r3, [r3, #0]
   24a64:	cmp	r3, #0
   24a66:	bne.w	24c88 <error@@Base+0x91b4>
   24a6a:	ldr	r2, [sp, #16]
   24a6c:	cmp	r2, #0
   24a6e:	beq.w	24d8e <error@@Base+0x92ba>
   24a72:	ldrb	r2, [r2, #0]
   24a74:	cmp	r2, #0
   24a76:	beq.w	24d8e <error@@Base+0x92ba>
   24a7a:	ldr	r0, [r4, #92]	; 0x5c
   24a7c:	mov	r2, r3
   24a7e:	ldr	r6, [sp, #24]
   24a80:	movs	r1, #6
   24a82:	ldr	r0, [r0, r6]
   24a84:	add	r6, sp, #48	; 0x30
   24a86:	str	r6, [sp, #0]
   24a88:	ldr.w	r6, [r8, #52]	; 0x34
   24a8c:	blx	r6
   24a8e:	cmp	r0, #0
   24a90:	bne.w	24bb8 <error@@Base+0x90e4>
   24a94:	ldr	r2, [sp, #16]
   24a96:	ldrb	r3, [r2, #0]
   24a98:	cbz	r3, 24ac0 <error@@Base+0x8fec>
   24a9a:	mov	r0, r2
   24a9c:	mov	sl, r2
   24a9e:	blx	4768 <strlen@plt>
   24aa2:	ldr.w	r6, [r8, #76]	; 0x4c
   24aa6:	mov	r2, sl
   24aa8:	movs	r1, #1
   24aaa:	mov	r3, r0
   24aac:	ldr	r0, [sp, #48]	; 0x30
   24aae:	blx	r6
   24ab0:	bics.w	r3, r0, #256	; 0x100
   24ab4:	itt	eq
   24ab6:	moveq	r3, #1
   24ab8:	streq.w	r3, [r7, #164]	; 0xa4
   24abc:	bne.w	24d32 <error@@Base+0x925e>
   24ac0:	ldr	r3, [sp, #48]	; 0x30
   24ac2:	str.w	r3, [r7, #160]	; 0xa0
   24ac6:	ldr	r7, [sp, #32]
   24ac8:	mov	r2, r7
   24aca:	cbz	r7, 24b06 <error@@Base+0x9032>
   24acc:	ldr.w	r8, [sp, #36]	; 0x24
   24ad0:	add	r6, sp, #40	; 0x28
   24ad2:	mov	r1, fp
   24ad4:	mov	r0, r4
   24ad6:	str	r6, [sp, #0]
   24ad8:	mov	r3, r8
   24ada:	bl	23838 <error@@Base+0x7d64>
   24ade:	mov	r3, r8
   24ae0:	mov	r2, r7
   24ae2:	mov	r1, fp
   24ae4:	mov	r0, r4
   24ae6:	str	r6, [sp, #0]
   24ae8:	bl	24318 <error@@Base+0x8844>
   24aec:	ldr	r3, [sp, #40]	; 0x28
   24aee:	cbnz	r3, 24b06 <error@@Base+0x9032>
   24af0:	ldr	r1, [r4, #96]	; 0x60
   24af2:	add	r1, r5
   24af4:	ldr.w	r3, [r1, #164]	; 0xa4
   24af8:	cbnz	r3, 24b06 <error@@Base+0x9032>
   24afa:	ldr	r3, [pc, #716]	; (24dc8 <error@@Base+0x92f4>)
   24afc:	add	r3, pc
   24afe:	ldr	r3, [r3, #0]
   24b00:	cmp	r3, #0
   24b02:	bne.w	24d56 <error@@Base+0x9282>
   24b06:	ldr	r3, [r4, #88]	; 0x58
   24b08:	add.w	fp, fp, #1
   24b0c:	cmp	fp, r3
   24b0e:	bcs.w	24cac <error@@Base+0x91d8>
   24b12:	ldr	r3, [r4, #96]	; 0x60
   24b14:	movs	r5, #168	; 0xa8
   24b16:	ldr	r0, [r4, #92]	; 0x5c
   24b18:	mul.w	r5, r5, fp
   24b1c:	ldr	r2, [sp, #44]	; 0x2c
   24b1e:	mov.w	r1, fp, lsl #2
   24b22:	ldr.w	r0, [r0, fp, lsl #2]
   24b26:	str	r1, [sp, #24]
   24b28:	add.w	r8, r3, r5
   24b2c:	ldr	r2, [r2, #28]
   24b2e:	mov	r1, r8
   24b30:	blx	r2
   24b32:	mov	r6, r0
   24b34:	cmp	r0, #0
   24b36:	bne.w	24c78 <error@@Base+0x91a4>
   24b3a:	ldr.w	r2, [r8, #96]	; 0x60
   24b3e:	lsls	r3, r2, #21
   24b40:	bpl.w	24c66 <error@@Base+0x9192>
   24b44:	add.w	sl, r8, #32
   24b48:	add.w	r7, r8, #64	; 0x40
   24b4c:	mov	r0, r8
   24b4e:	movs	r1, #32
   24b50:	bl	23434 <error@@Base+0x7960>
   24b54:	mov	r0, sl
   24b56:	movs	r1, #32
   24b58:	add.w	r3, r8, #80	; 0x50
   24b5c:	str	r3, [sp, #28]
   24b5e:	bl	23434 <error@@Base+0x7960>
   24b62:	mov	r0, r7
   24b64:	movs	r1, #16
   24b66:	bl	23434 <error@@Base+0x7960>
   24b6a:	ldr	r0, [sp, #28]
   24b6c:	movs	r1, #16
   24b6e:	bl	23434 <error@@Base+0x7960>
   24b72:	ldr.w	r1, [r8, #96]	; 0x60
   24b76:	mov	r3, r8
   24b78:	str	r7, [sp, #4]
   24b7a:	mov	r2, fp
   24b7c:	str.w	sl, [sp]
   24b80:	str	r1, [sp, #12]
   24b82:	mov	r1, r9
   24b84:	str	r0, [sp, #8]
   24b86:	vmov	r0, s16
   24b8a:	bl	1bc08 <error@@Base+0x134>
   24b8e:	ldr	r7, [r4, #96]	; 0x60
   24b90:	ldr.w	r8, [r4, #8]
   24b94:	add	r7, r5
   24b96:	ldr	r3, [r7, #96]	; 0x60
   24b98:	ands.w	r3, r3, #4
   24b9c:	bne.w	24a5e <error@@Base+0x8f8a>
   24ba0:	ldr	r1, [r4, #92]	; 0x5c
   24ba2:	add	r6, sp, #48	; 0x30
   24ba4:	ldr	r0, [sp, #24]
   24ba6:	mov	r2, r3
   24ba8:	ldr	r0, [r1, r0]
   24baa:	movs	r1, #6
   24bac:	str	r6, [sp, #0]
   24bae:	ldr.w	r6, [r8, #52]	; 0x34
   24bb2:	blx	r6
   24bb4:	cmp	r0, #0
   24bb6:	beq.n	24ac0 <error@@Base+0x8fec>
   24bb8:	mov	r1, r0
   24bba:	ldr	r0, [pc, #528]	; (24dcc <error@@Base+0x92f8>)
   24bbc:	add	r0, pc
   24bbe:	bl	1bad4 <error@@Base>
   24bc2:	b.n	24b06 <error@@Base+0x9032>
   24bc4:	blx	4ba0 <dlerror@plt>
   24bc8:	mov	r1, r5
   24bca:	mov	r2, r0
   24bcc:	ldr	r0, [pc, #512]	; (24dd0 <error@@Base+0x92fc>)
   24bce:	add	r0, pc
   24bd0:	bl	1bad4 <error@@Base>
   24bd4:	b.n	24922 <error@@Base+0x8e4e>
   24bd6:	blx	4ba0 <dlerror@plt>
   24bda:	mov.w	r7, #4294967295	; 0xffffffff
   24bde:	mov	r1, r0
   24be0:	ldr	r0, [pc, #496]	; (24dd4 <error@@Base+0x9300>)
   24be2:	add	r0, pc
   24be4:	bl	1bad4 <error@@Base>
   24be8:	mov	r0, r6
   24bea:	blx	4320 <dlclose@plt+0x4>
   24bee:	b.n	24926 <error@@Base+0x8e52>
   24bf0:	mov	r2, r0
   24bf2:	ldr	r0, [pc, #484]	; (24dd8 <error@@Base+0x9304>)
   24bf4:	mov	r1, r5
   24bf6:	mov.w	r7, #4294967295	; 0xffffffff
   24bfa:	add	r0, pc
   24bfc:	bl	1bad4 <error@@Base>
   24c00:	ldr	r3, [sp, #44]	; 0x2c
   24c02:	movs	r0, #0
   24c04:	ldr	r3, [r3, #8]
   24c06:	blx	r3
   24c08:	cbnz	r0, 24c24 <error@@Base+0x9150>
   24c0a:	ldr	r0, [r4, #0]
   24c0c:	blx	453c <free@plt+0x4>
   24c10:	ldr	r0, [r4, #92]	; 0x5c
   24c12:	blx	453c <free@plt+0x4>
   24c16:	ldr	r0, [r4, #96]	; 0x60
   24c18:	blx	453c <free@plt+0x4>
   24c1c:	mov	r0, r4
   24c1e:	blx	453c <free@plt+0x4>
   24c22:	b.n	24be8 <error@@Base+0x9114>
   24c24:	mov	r2, r0
   24c26:	ldr	r0, [pc, #436]	; (24ddc <error@@Base+0x9308>)
   24c28:	mov	r1, r5
   24c2a:	add	r0, pc
   24c2c:	bl	1bad4 <error@@Base>
   24c30:	b.n	24c0a <error@@Base+0x9136>
   24c32:	ldr	r0, [pc, #428]	; (24de0 <error@@Base+0x930c>)
   24c34:	mov	r1, r5
   24c36:	mov.w	r7, #4294967295	; 0xffffffff
   24c3a:	add	r0, pc
   24c3c:	bl	1bad4 <error@@Base>
   24c40:	b.n	24c0a <error@@Base+0x9136>
   24c42:	mov	r2, r0
   24c44:	ldr	r0, [pc, #412]	; (24de4 <error@@Base+0x9310>)
   24c46:	mov	r1, r5
   24c48:	mov.w	r7, #4294967295	; 0xffffffff
   24c4c:	add	r0, pc
   24c4e:	bl	1bad4 <error@@Base>
   24c52:	b.n	24c0a <error@@Base+0x9136>
   24c54:	mov	r2, r0
   24c56:	ldr	r0, [pc, #400]	; (24de8 <error@@Base+0x9314>)
   24c58:	mov	r1, r5
   24c5a:	mov.w	r7, #4294967295	; 0xffffffff
   24c5e:	add	r0, pc
   24c60:	bl	1bad4 <error@@Base>
   24c64:	b.n	24c00 <error@@Base+0x912c>
   24c66:	ldr	r0, [pc, #388]	; (24dec <error@@Base+0x9318>)
   24c68:	mov	r3, fp
   24c6a:	vmov	r1, s17
   24c6e:	mov	r2, r9
   24c70:	add	r0, pc
   24c72:	bl	1bc5c <error@@Base+0x188>
   24c76:	b.n	24b06 <error@@Base+0x9032>
   24c78:	mov	r3, r0
   24c7a:	ldr	r0, [pc, #372]	; (24df0 <error@@Base+0x931c>)
   24c7c:	mov	r2, fp
   24c7e:	mov	r1, r9
   24c80:	add	r0, pc
   24c82:	bl	1bad4 <error@@Base>
   24c86:	b.n	24b06 <error@@Base+0x9032>
   24c88:	ldr	r0, [r4, #92]	; 0x5c
   24c8a:	mov	r3, r6
   24c8c:	mov	r2, r6
   24c8e:	ldr	r6, [sp, #24]
   24c90:	movs	r1, #6
   24c92:	ldr	r0, [r0, r6]
   24c94:	add	r6, sp, #48	; 0x30
   24c96:	str	r6, [sp, #0]
   24c98:	ldr.w	r6, [r8, #52]	; 0x34
   24c9c:	blx	r6
   24c9e:	cmp	r0, #0
   24ca0:	bne.n	24bb8 <error@@Base+0x90e4>
   24ca2:	ldr	r3, [sp, #16]
   24ca4:	cmp	r3, #0
   24ca6:	bne.w	24a94 <error@@Base+0x8fc0>
   24caa:	b.n	24ac0 <error@@Base+0x8fec>
   24cac:	mov	r5, r9
   24cae:	ldr	r2, [pc, #324]	; (24df4 <error@@Base+0x9320>)
   24cb0:	movs	r3, #0
   24cb2:	ldr	r0, [sp, #20]
   24cb4:	movs	r1, #1
   24cb6:	str	r3, [r4, #108]	; 0x6c
   24cb8:	add.w	r3, r4, #108	; 0x6c
   24cbc:	ldr	r6, [r0, r2]
   24cbe:	ldr	r2, [r6, #4]
   24cc0:	str	r2, [r4, #112]	; 0x70
   24cc2:	str	r4, [r2, #0]
   24cc4:	str	r3, [r6, #4]
   24cc6:	ldr	r0, [r4, #104]	; 0x68
   24cc8:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   24ccc:	ldr	r7, [sp, #40]	; 0x28
   24cce:	cmp	r7, #0
   24cd0:	str	r0, [r4, #104]	; 0x68
   24cd2:	bgt.w	24926 <error@@Base+0x8e52>
   24cd6:	ldrd	r3, r2, [r4, #108]	; 0x6c
   24cda:	cbz	r3, 24d08 <error@@Base+0x9234>
   24cdc:	str	r2, [r3, #112]	; 0x70
   24cde:	ldrd	r3, r2, [r4, #108]	; 0x6c
   24ce2:	mov	r0, r4
   24ce4:	str	r3, [r2, #0]
   24ce6:	bl	23514 <error@@Base+0x7a40>
   24cea:	mov	r0, r4
   24cec:	bl	23598 <error@@Base+0x7ac4>
   24cf0:	cmp	r7, #0
   24cf2:	bne.w	24926 <error@@Base+0x8e52>
   24cf6:	ldr	r1, [pc, #256]	; (24df8 <error@@Base+0x9324>)
   24cf8:	mov	r2, r5
   24cfa:	ldr	r0, [pc, #256]	; (24dfc <error@@Base+0x9328>)
   24cfc:	add	r1, pc
   24cfe:	add	r0, pc
   24d00:	adds	r1, #192	; 0xc0
   24d02:	bl	1bc08 <error@@Base+0x134>
   24d06:	b.n	24926 <error@@Base+0x8e52>
   24d08:	str	r2, [r6, #4]
   24d0a:	b.n	24ce2 <error@@Base+0x920e>
   24d0c:	ldr	r1, [pc, #240]	; (24e00 <error@@Base+0x932c>)
   24d0e:	mov	r2, r5
   24d10:	ldr	r0, [pc, #240]	; (24e04 <error@@Base+0x9330>)
   24d12:	mvn.w	r7, #2
   24d16:	add	r1, pc
   24d18:	add	r0, pc
   24d1a:	adds	r1, #164	; 0xa4
   24d1c:	bl	1bc08 <error@@Base+0x134>
   24d20:	b.n	24c00 <error@@Base+0x912c>
   24d22:	mov	r1, r0
   24d24:	ldr	r0, [pc, #224]	; (24e08 <error@@Base+0x9334>)
   24d26:	mov.w	r7, #4294967295	; 0xffffffff
   24d2a:	add	r0, pc
   24d2c:	bl	1bad4 <error@@Base>
   24d30:	b.n	24c00 <error@@Base+0x912c>
   24d32:	mov	r1, r0
   24d34:	ldr	r0, [pc, #212]	; (24e0c <error@@Base+0x9338>)
   24d36:	add	r0, pc
   24d38:	bl	1bad4 <error@@Base>
   24d3c:	ldr.w	r3, [r8, #56]	; 0x38
   24d40:	ldr	r0, [sp, #48]	; 0x30
   24d42:	blx	r3
   24d44:	cmp	r0, #0
   24d46:	beq.w	24b06 <error@@Base+0x9032>
   24d4a:	mov	r1, r0
   24d4c:	ldr	r0, [pc, #192]	; (24e10 <error@@Base+0x933c>)
   24d4e:	add	r0, pc
   24d50:	bl	1bad4 <error@@Base>
   24d54:	b.n	24b06 <error@@Base+0x9032>
   24d56:	movs	r2, #1
   24d58:	mov	r0, r4
   24d5a:	bl	2325c <error@@Base+0x7788>
   24d5e:	cmp	r0, #0
   24d60:	blt.n	24d84 <error@@Base+0x92b0>
   24d62:	ldr	r7, [sp, #36]	; 0x24
   24d64:	mov	r1, fp
   24d66:	ldr	r5, [sp, #32]
   24d68:	mov	r0, r4
   24d6a:	str	r6, [sp, #0]
   24d6c:	mov	r3, r7
   24d6e:	mov	r2, r5
   24d70:	bl	23838 <error@@Base+0x7d64>
   24d74:	mov	r3, r7
   24d76:	mov	r2, r5
   24d78:	mov	r1, fp
   24d7a:	mov	r0, r4
   24d7c:	str	r6, [sp, #0]
   24d7e:	bl	24318 <error@@Base+0x8844>
   24d82:	b.n	24b06 <error@@Base+0x9032>
   24d84:	ldr	r0, [pc, #140]	; (24e14 <error@@Base+0x9340>)
   24d86:	add	r0, pc
   24d88:	bl	1bad4 <error@@Base>
   24d8c:	b.n	24b06 <error@@Base+0x9032>
   24d8e:	ldr	r0, [pc, #136]	; (24e18 <error@@Base+0x9344>)
   24d90:	add	r0, pc
   24d92:	bl	1bad4 <error@@Base>
   24d96:	b.n	24b06 <error@@Base+0x9032>
   24d98:	blx	4b40 <__stack_chk_fail@plt>
   24d9c:	lsls	r4, r2, #22
   24d9e:	movs	r0, r0
   24da0:	bne.n	24e80 <error@@Base+0x93ac>
   24da2:	movs	r3, r0
   24da4:	bne.n	24e64 <error@@Base+0x9390>
   24da6:	movs	r3, r0
   24da8:	ldc2	0, cr0, [r4]
   24dac:	vld1.8	{d0[0]}, [sl], r0
   24db0:	bne.n	24de0 <error@@Base+0x930c>
   24db2:	movs	r3, r0
   24db4:	vld1.8	{d0[0]}, [r4], r0
   24db8:	vld1.8	{d16[0]}, [r2], r0
   24dbc:	smull	r0, r0, r4, r0
   24dc0:			; <UNDEFINED> instruction: 0xfaae0000
   24dc4:	eors.w	r0, r4, #3
   24dc8:	vext.8	d16, d8, d3, #0
   24dcc:	vld1.8	{d0[0]}, [r8], r0
   24dd0:			; <UNDEFINED> instruction: 0xf71a0000
   24dd4:			; <UNDEFINED> instruction: 0xf7320000
   24dd8:			; <UNDEFINED> instruction: 0xf79a0000
   24ddc:	ldr??.w	r0, [r6, r0]
   24de0:			; <UNDEFINED> instruction: 0xf6fe0000
   24de4:			; <UNDEFINED> instruction: 0xf71c0000
   24de8:	strb.w	r0, [r2, r0]
   24dec:	ldr.w	r0, [r0, r0]
   24df0:	strb.w	r0, [ip, r0]
   24df4:	lsls	r4, r0, #22
   24df6:	movs	r0, r0
   24df8:	ldr.w	r0, [r0]
   24dfc:	strh.w	r0, [sl]
   24e00:	ldrh.w	r0, [r6]
   24e04:			; <UNDEFINED> instruction: 0xf7240000
   24e08:			; <UNDEFINED> instruction: 0xf6f60000
   24e0c:	vaddl.s32	q8, d2, d0
   24e10:			; <UNDEFINED> instruction: 0xf0ae0000
   24e14:			; <UNDEFINED> instruction: 0xf2e20000
   24e18:			; <UNDEFINED> instruction: 0xf7c40000
   24e1c:	cmp	r2, #64	; 0x40
   24e1e:	bne.n	24e42 <error@@Base+0x936e>
   24e20:	push	{r3, r4, r5, lr}
   24e22:	mov.w	r2, #256	; 0x100
   24e26:	mov	r4, r0
   24e28:	mov	r5, r1
   24e2a:	bl	2664c <error@@Base+0xab78>
   24e2e:	add.w	r0, r4, #64	; 0x40
   24e32:	add.w	r1, r5, #32
   24e36:	mov.w	r2, #256	; 0x100
   24e3a:	bl	2664c <error@@Base+0xab78>
   24e3e:	movs	r0, #0
   24e40:	pop	{r3, r4, r5, pc}
   24e42:	mvn.w	r0, #9
   24e46:	bx	lr
   24e48:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24e4c:	mov	r4, r0
   24e4e:	vpush	{d8}
   24e52:	mov	sl, r1
   24e54:	ldr	r6, [pc, #356]	; (24fbc <error@@Base+0x94e8>)
   24e56:	mov.w	r9, #0
   24e5a:	ldr.w	ip, [pc, #356]	; 24fc0 <error@@Base+0x94ec>
   24e5e:	add	r6, pc
   24e60:	sub	sp, #84	; 0x54
   24e62:	add	ip, pc
   24e64:	ldrd	r0, r1, [r6]
   24e68:	mov	r6, r2
   24e6a:	str	r6, [sp, #0]
   24e6c:	mov	r6, r3
   24e6e:	ldr	r3, [pc, #340]	; (24fc4 <error@@Base+0x94f0>)
   24e70:	add.w	fp, sp, #20
   24e74:	add	r5, sp, #44	; 0x2c
   24e76:	add.w	r8, sp, #12
   24e7a:	stmia.w	fp, {r0, r1}
   24e7e:	movs	r2, #32
   24e80:	ldr.w	r3, [ip, r3]
   24e84:	mov	r1, r9
   24e86:	ldr	r7, [sp, #140]	; 0x8c
   24e88:	mov	r0, r5
   24e8a:	ldr	r3, [r3, #0]
   24e8c:	str	r3, [sp, #76]	; 0x4c
   24e8e:	mov.w	r3, #0
   24e92:	blx	4368 <memset@plt>
   24e96:	mov	r0, r4
   24e98:	mov	r1, r8
   24e9a:	mov	r2, r9
   24e9c:	rev.w	r3, sl
   24ea0:	strd	r9, r3, [sp, #12]
   24ea4:	bl	2669c <error@@Base+0xabc8>
   24ea8:	movs	r3, #32
   24eaa:	mov	r0, r4
   24eac:	mov	r2, r5
   24eae:	mov	r1, r5
   24eb0:	bl	266b4 <error@@Base+0xabe0>
   24eb4:	ldr	r3, [sp, #132]	; 0x84
   24eb6:	cmp	r7, #0
   24eb8:	beq.n	24f46 <error@@Base+0x9472>
   24eba:	ldr	r2, [sp, #132]	; 0x84
   24ebc:	adds	r7, r6, r3
   24ebe:	ldr	r3, [sp, #0]
   24ec0:	add.w	sl, r3, r2
   24ec4:	cbz	r2, 24ee0 <error@@Base+0x940c>
   24ec6:	add.w	r0, r4, #64	; 0x40
   24eca:	mov	r2, r9
   24ecc:	mov	r1, r8
   24ece:	str	r0, [sp, #4]
   24ed0:	bl	2669c <error@@Base+0xabc8>
   24ed4:	ldr	r3, [sp, #132]	; 0x84
   24ed6:	ldr	r2, [sp, #0]
   24ed8:	mov	r1, r6
   24eda:	ldr	r0, [sp, #4]
   24edc:	bl	266b4 <error@@Base+0xabe0>
   24ee0:	mov	r2, fp
   24ee2:	mov	r1, r8
   24ee4:	mov	r0, r4
   24ee6:	add.w	r9, sp, #28
   24eea:	bl	2669c <error@@Base+0xabc8>
   24eee:	mov	r1, r7
   24ef0:	ldr	r3, [sp, #128]	; 0x80
   24ef2:	mov	r2, sl
   24ef4:	mov	r0, r4
   24ef6:	movs	r7, #0
   24ef8:	bl	266b4 <error@@Base+0xabe0>
   24efc:	ldrd	r2, r3, [sp, #128]	; 0x80
   24f00:	ldr	r1, [sp, #0]
   24f02:	adds	r2, r3, r2
   24f04:	mov	r3, r5
   24f06:	adds	r0, r1, r2
   24f08:	bl	25ef4 <error@@Base+0xa420>
   24f0c:	movs	r2, #16
   24f0e:	mov	r0, r9
   24f10:	mov	r1, r2
   24f12:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   24f16:	movs	r2, #8
   24f18:	mov	r1, r2
   24f1a:	mov	r0, r8
   24f1c:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   24f20:	movs	r2, #32
   24f22:	mov	r1, r2
   24f24:	mov	r0, r5
   24f26:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   24f2a:	ldr	r2, [pc, #156]	; (24fc8 <error@@Base+0x94f4>)
   24f2c:	ldr	r3, [pc, #148]	; (24fc4 <error@@Base+0x94f0>)
   24f2e:	add	r2, pc
   24f30:	ldr	r3, [r2, r3]
   24f32:	ldr	r2, [r3, #0]
   24f34:	ldr	r3, [sp, #76]	; 0x4c
   24f36:	eors	r2, r3
   24f38:	bne.n	24f9a <error@@Base+0x94c6>
   24f3a:	mov	r0, r7
   24f3c:	add	sp, #84	; 0x54
   24f3e:	vpop	{d8}
   24f42:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24f46:	ldr	r2, [sp, #128]	; 0x80
   24f48:	add.w	r9, sp, #28
   24f4c:	mov	r1, r6
   24f4e:	adds	r2, r3, r2
   24f50:	mov	r0, r9
   24f52:	adds	r7, r6, r2
   24f54:	mov	r3, r5
   24f56:	bl	25ef4 <error@@Base+0xa420>
   24f5a:	mov	r0, r9
   24f5c:	mov	r1, r7
   24f5e:	movs	r2, #16
   24f60:	bl	2b8d4 <mkdtemp@@Base+0x7c4>
   24f64:	mov	r7, r0
   24f66:	cbnz	r0, 24f94 <error@@Base+0x94c0>
   24f68:	ldr	r3, [sp, #132]	; 0x84
   24f6a:	ldr	r2, [sp, #132]	; 0x84
   24f6c:	add.w	sl, r6, r3
   24f70:	ldr	r3, [sp, #0]
   24f72:	add	r3, r2
   24f74:	vmov	s16, r3
   24f78:	cbnz	r2, 24f9e <error@@Base+0x94ca>
   24f7a:	mov	r2, fp
   24f7c:	mov	r1, r8
   24f7e:	mov	r0, r4
   24f80:	bl	2669c <error@@Base+0xabc8>
   24f84:	vmov	r2, s16
   24f88:	ldr	r3, [sp, #128]	; 0x80
   24f8a:	mov	r1, sl
   24f8c:	mov	r0, r4
   24f8e:	bl	266b4 <error@@Base+0xabe0>
   24f92:	b.n	24f0c <error@@Base+0x9438>
   24f94:	mvn.w	r7, #29
   24f98:	b.n	24f0c <error@@Base+0x9438>
   24f9a:	blx	4b40 <__stack_chk_fail@plt>
   24f9e:	add.w	r0, r4, #64	; 0x40
   24fa2:	mov	r2, r7
   24fa4:	mov	r1, r8
   24fa6:	str	r0, [sp, #4]
   24fa8:	bl	2669c <error@@Base+0xabc8>
   24fac:	ldr	r3, [sp, #132]	; 0x84
   24fae:	ldr	r2, [sp, #0]
   24fb0:	mov	r1, r6
   24fb2:	ldr	r0, [sp, #4]
   24fb4:	bl	266b4 <error@@Base+0xabe0>
   24fb8:	b.n	24f7a <error@@Base+0x94a6>
   24fba:	nop
   24fbc:	str.w	r0, [r2, r0]
   24fc0:	ldmia	r3!, {r1, r5, r6, r7}
   24fc2:	movs	r3, r0
   24fc4:	lsls	r4, r2, #22
   24fc6:	movs	r0, r0
   24fc8:	ldmia	r3!, {r1, r2, r4}
   24fca:	movs	r3, r0
   24fcc:	push	{r4, r5, r6, r7, lr}
   24fce:	mov	r5, r2
   24fd0:	sub	sp, #28
   24fd2:	ldr	r2, [pc, #96]	; (25034 <error@@Base+0x9560>)
   24fd4:	mov	r7, r3
   24fd6:	ldr	r3, [pc, #96]	; (25038 <error@@Base+0x9564>)
   24fd8:	add	r2, pc
   24fda:	ldr	r4, [sp, #48]	; 0x30
   24fdc:	ldr	r3, [r2, r3]
   24fde:	cmp	r4, #3
   24fe0:	ldr	r3, [r3, #0]
   24fe2:	str	r3, [sp, #20]
   24fe4:	mov.w	r3, #0
   24fe8:	bls.n	25028 <error@@Base+0x9554>
   24fea:	movs	r4, #0
   24fec:	adds	r0, #64	; 0x40
   24fee:	mov	r6, r1
   24ff0:	mov	r2, r4
   24ff2:	add	r1, sp, #12
   24ff4:	str	r0, [sp, #4]
   24ff6:	rev	r5, r5
   24ff8:	strd	r4, r5, [sp, #12]
   24ffc:	bl	2669c <error@@Base+0xabc8>
   25000:	ldr	r0, [sp, #4]
   25002:	movs	r3, #4
   25004:	add	r2, sp, #8
   25006:	mov	r1, r7
   25008:	bl	266b4 <error@@Base+0xabe0>
   2500c:	ldr	r3, [sp, #8]
   2500e:	mov	r0, r4
   25010:	rev	r3, r3
   25012:	str	r3, [r6, #0]
   25014:	ldr	r2, [pc, #36]	; (2503c <error@@Base+0x9568>)
   25016:	ldr	r3, [pc, #32]	; (25038 <error@@Base+0x9564>)
   25018:	add	r2, pc
   2501a:	ldr	r3, [r2, r3]
   2501c:	ldr	r2, [r3, #0]
   2501e:	ldr	r3, [sp, #20]
   25020:	eors	r2, r3
   25022:	bne.n	2502e <error@@Base+0x955a>
   25024:	add	sp, #28
   25026:	pop	{r4, r5, r6, r7, pc}
   25028:	mvn.w	r0, #2
   2502c:	b.n	25014 <error@@Base+0x9540>
   2502e:	blx	4b40 <__stack_chk_fail@plt>
   25032:	nop
   25034:	ldmia	r2, {r2, r3, r5, r6}
   25036:	movs	r3, r0
   25038:	lsls	r4, r2, #22
   2503a:	movs	r0, r0
   2503c:	ldmia	r2, {r2, r3, r5}
   2503e:	movs	r3, r0
   25040:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25044:	mov	r7, r1
   25046:	ldr	r1, [pc, #308]	; (2517c <error@@Base+0x96a8>)
   25048:	mov	r8, r3
   2504a:	ldr	r3, [pc, #308]	; (25180 <error@@Base+0x96ac>)
   2504c:	sub	sp, #36	; 0x24
   2504e:	add	r1, pc
   25050:	mov	r4, r0
   25052:	ldr.w	sl, [sp, #72]	; 0x48
   25056:	mov	r6, r2
   25058:	ldr	r3, [r1, r3]
   2505a:	ldr	r3, [r3, #0]
   2505c:	str	r3, [sp, #28]
   2505e:	mov.w	r3, #0
   25062:	cbz	r2, 25068 <error@@Base+0x9594>
   25064:	movs	r3, #0
   25066:	str	r3, [r2, #0]
   25068:	cbz	r7, 2506e <error@@Base+0x959a>
   2506a:	movs	r3, #0
   2506c:	str	r3, [r7, #0]
   2506e:	cmp	r4, #0
   25070:	beq.n	2516a <error@@Base+0x9696>
   25072:	ldr	r0, [r4, #0]
   25074:	bl	f6f0 <PEM_write_bio_PrivateKey@plt+0xa6f4>
   25078:	cmp	r0, #3
   2507a:	bne.n	2516a <error@@Base+0x9696>
   2507c:	ldr.w	r9, [r4, #24]
   25080:	movw	r4, #65470	; 0xffbe
   25084:	movt	r4, #32767	; 0x7fff
   25088:	cmp	sl, r4
   2508a:	ite	ls
   2508c:	movls	r4, #0
   2508e:	movhi	r4, #1
   25090:	cmp.w	r9, #0
   25094:	it	eq
   25096:	moveq	r4, #1
   25098:	cmp	r4, #0
   2509a:	bne.n	2516a <error@@Base+0x9696>
   2509c:	add.w	fp, sl, #64	; 0x40
   250a0:	strd	fp, r4, [sp, #16]
   250a4:	mov	r0, fp
   250a6:	blx	4b10 <malloc@plt>
   250aa:	mov	r5, r0
   250ac:	cmp	r0, #0
   250ae:	beq.n	25170 <error@@Base+0x969c>
   250b0:	mov	r2, r8
   250b2:	str.w	r9, [sp, #8]
   250b6:	mov	r8, sl
   250b8:	mov.w	r9, #0
   250bc:	add	r1, sp, #16
   250be:	strd	r8, r9, [sp]
   250c2:	bl	258ac <error@@Base+0x9dd8>
   250c6:	cbnz	r0, 250d8 <error@@Base+0x9604>
   250c8:	ldrd	r2, r3, [sp, #16]
   250cc:	cmp	r9, r3
   250ce:	it	eq
   250d0:	cmpeq	sl, r2
   250d2:	it	cs
   250d4:	movcs	r4, r0
   250d6:	bcc.n	2510c <error@@Base+0x9638>
   250d8:	mvn.w	r8, #9
   250dc:	mov	r0, r4
   250de:	bl	e710 <PEM_write_bio_PrivateKey@plt+0x9714>
   250e2:	mov	r0, r5
   250e4:	mov	r1, fp
   250e6:	mov.w	r2, #4294967295	; 0xffffffff
   250ea:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   250ee:	mov	r0, r5
   250f0:	blx	453c <free@plt+0x4>
   250f4:	ldr	r2, [pc, #140]	; (25184 <error@@Base+0x96b0>)
   250f6:	ldr	r3, [pc, #136]	; (25180 <error@@Base+0x96ac>)
   250f8:	add	r2, pc
   250fa:	ldr	r3, [r2, r3]
   250fc:	ldr	r2, [r3, #0]
   250fe:	ldr	r3, [sp, #28]
   25100:	eors	r2, r3
   25102:	bne.n	25176 <error@@Base+0x96a2>
   25104:	mov	r0, r8
   25106:	add	sp, #36	; 0x24
   25108:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2510c:	bl	e5f4 <PEM_write_bio_PrivateKey@plt+0x95f8>
   25110:	mov	r4, r0
   25112:	cbz	r0, 25164 <error@@Base+0x9690>
   25114:	ldr	r1, [pc, #112]	; (25188 <error@@Base+0x96b4>)
   25116:	add	r1, pc
   25118:	bl	150f8 <PEM_write_bio_PrivateKey@plt+0x100fc>
   2511c:	mov	r8, r0
   2511e:	cmp	r0, #0
   25120:	bne.n	250dc <error@@Base+0x9608>
   25122:	ldr	r2, [sp, #16]
   25124:	mov	r1, r5
   25126:	mov	r0, r4
   25128:	sub.w	r2, r2, sl
   2512c:	bl	15074 <PEM_write_bio_PrivateKey@plt+0x10078>
   25130:	mov	r8, r0
   25132:	cmp	r0, #0
   25134:	bne.n	250dc <error@@Base+0x9608>
   25136:	mov	r0, r4
   25138:	bl	ea04 <PEM_write_bio_PrivateKey@plt+0x9a08>
   2513c:	mov	r9, r0
   2513e:	cbz	r7, 2515a <error@@Base+0x9686>
   25140:	blx	4b10 <malloc@plt>
   25144:	mov	sl, r0
   25146:	str	r0, [r7, #0]
   25148:	cbz	r0, 25164 <error@@Base+0x9690>
   2514a:	mov	r0, r4
   2514c:	bl	eacc <PEM_write_bio_PrivateKey@plt+0x9ad0>
   25150:	mov	r2, r9
   25152:	mov	r1, r0
   25154:	mov	r0, sl
   25156:	blx	47e0 <memcpy@plt>
   2515a:	cmp	r6, #0
   2515c:	beq.n	250dc <error@@Base+0x9608>
   2515e:	str.w	r9, [r6]
   25162:	b.n	250dc <error@@Base+0x9608>
   25164:	mvn.w	r8, #1
   25168:	b.n	250dc <error@@Base+0x9608>
   2516a:	mvn.w	r8, #9
   2516e:	b.n	250f4 <error@@Base+0x9620>
   25170:	mvn.w	r8, #1
   25174:	b.n	250f4 <error@@Base+0x9620>
   25176:	blx	4b40 <__stack_chk_fail@plt>
   2517a:	nop
   2517c:	ldmia	r1, {r1, r2, r4, r5, r6, r7}
   2517e:	movs	r3, r0
   25180:	lsls	r4, r2, #22
   25182:	movs	r0, r0
   25184:	ldmia	r1!, {r2, r3, r6}
   25186:	movs	r3, r0
   25188:	stmia	r2!, {r1, r4}
   2518a:	movs	r0, r0
   2518c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25190:	mov	r7, r2
   25192:	ldr	r2, [pc, #436]	; (25348 <error@@Base+0x9874>)
   25194:	mov	fp, r3
   25196:	ldr	r3, [pc, #436]	; (2534c <error@@Base+0x9878>)
   25198:	sub	sp, #52	; 0x34
   2519a:	add	r2, pc
   2519c:	ldr	r3, [r2, r3]
   2519e:	movs	r2, #0
   251a0:	ldr	r3, [r3, #0]
   251a2:	str	r3, [sp, #44]	; 0x2c
   251a4:	mov.w	r3, #0
   251a8:	movs	r3, #0
   251aa:	str	r3, [sp, #20]
   251ac:	movs	r3, #0
   251ae:	strd	r2, r3, [sp, #32]
   251b2:	cmp	r0, #0
   251b4:	beq.w	252fe <error@@Base+0x982a>
   251b8:	mov	sl, r0
   251ba:	ldr	r0, [r0, #0]
   251bc:	mov	r5, r1
   251be:	bl	f6f0 <PEM_write_bio_PrivateKey@plt+0xa6f4>
   251c2:	cmp	r0, #3
   251c4:	bne.w	252fe <error@@Base+0x982a>
   251c8:	ldr.w	r3, [sl, #28]
   251cc:	cmp	r3, #0
   251ce:	beq.w	252fe <error@@Base+0x982a>
   251d2:	clz	r3, r5
   251d6:	ldr	r2, [sp, #88]	; 0x58
   251d8:	movw	r4, #65470	; 0xffbe
   251dc:	movt	r4, #32767	; 0x7fff
   251e0:	lsrs	r3, r3, #5
   251e2:	cmp	r2, r4
   251e4:	it	hi
   251e6:	orrhi.w	r3, r3, #1
   251ea:	cmp	r7, #0
   251ec:	ite	ne
   251ee:	movne	r4, r3
   251f0:	moveq	r4, #1
   251f2:	cmp	r4, #0
   251f4:	bne.w	252fe <error@@Base+0x982a>
   251f8:	mov	r0, r5
   251fa:	mov	r1, r7
   251fc:	bl	e634 <PEM_write_bio_PrivateKey@plt+0x9638>
   25200:	mov	r5, r0
   25202:	cmp	r0, #0
   25204:	beq.w	2531e <error@@Base+0x984a>
   25208:	mov	r2, r4
   2520a:	add	r1, sp, #20
   2520c:	bl	14a70 <PEM_write_bio_PrivateKey@plt+0xfa74>
   25210:	mov	r4, r0
   25212:	cbz	r0, 25238 <error@@Base+0x9764>
   25214:	mov	r0, r5
   25216:	bl	e710 <PEM_write_bio_PrivateKey@plt+0x9714>
   2521a:	ldr	r0, [sp, #20]
   2521c:	blx	453c <free@plt+0x4>
   25220:	ldr	r2, [pc, #300]	; (25350 <error@@Base+0x987c>)
   25222:	ldr	r3, [pc, #296]	; (2534c <error@@Base+0x9878>)
   25224:	add	r2, pc
   25226:	ldr	r3, [r2, r3]
   25228:	ldr	r2, [r3, #0]
   2522a:	ldr	r3, [sp, #44]	; 0x2c
   2522c:	eors	r2, r3
   2522e:	bne.n	25324 <error@@Base+0x9850>
   25230:	mov	r0, r4
   25232:	add	sp, #52	; 0x34
   25234:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25238:	add	r2, sp, #28
   2523a:	add	r1, sp, #24
   2523c:	mov	r0, r5
   2523e:	bl	14974 <PEM_write_bio_PrivateKey@plt+0xf978>
   25242:	mov	r4, r0
   25244:	cmp	r0, #0
   25246:	bne.n	25214 <error@@Base+0x9740>
   25248:	ldr	r0, [pc, #264]	; (25354 <error@@Base+0x9880>)
   2524a:	ldr	r1, [sp, #20]
   2524c:	add	r0, pc
   2524e:	blx	4f60 <strcmp@plt>
   25252:	cbz	r0, 2525a <error@@Base+0x9786>
   25254:	mvn.w	r4, #12
   25258:	b.n	25214 <error@@Base+0x9740>
   2525a:	mov	r0, r5
   2525c:	bl	ea04 <PEM_write_bio_PrivateKey@plt+0x9a08>
   25260:	cmp	r0, #0
   25262:	bne.n	25304 <error@@Base+0x9830>
   25264:	ldr.w	r8, [sp, #28]
   25268:	cmp.w	r8, #64	; 0x40
   2526c:	it	hi
   2526e:	mvnhi.w	r4, #3
   25272:	bhi.n	25214 <error@@Base+0x9740>
   25274:	ldr	r3, [sp, #88]	; 0x58
   25276:	str	r4, [sp, #36]	; 0x24
   25278:	add.w	r6, r8, r3
   2527c:	str	r6, [sp, #32]
   2527e:	mov	r0, r6
   25280:	blx	4b10 <malloc@plt>
   25284:	mov	r7, r0
   25286:	cmp	r0, #0
   25288:	beq.n	25340 <error@@Base+0x986c>
   2528a:	mov	r0, r6
   2528c:	blx	4b10 <malloc@plt>
   25290:	mov	r9, r0
   25292:	cmp	r0, #0
   25294:	beq.n	25328 <error@@Base+0x9854>
   25296:	ldr	r1, [sp, #24]
   25298:	mov	r2, r8
   2529a:	mov	r0, r7
   2529c:	blx	47e0 <memcpy@plt>
   252a0:	ldr	r2, [sp, #88]	; 0x58
   252a2:	mov	r1, fp
   252a4:	add.w	r0, r7, r8
   252a8:	blx	47e0 <memcpy@plt>
   252ac:	ldr.w	r3, [sl, #28]
   252b0:	add	r1, sp, #32
   252b2:	str	r4, [sp, #4]
   252b4:	mov	r2, r7
   252b6:	mov	r0, r9
   252b8:	str	r6, [sp, #0]
   252ba:	str	r3, [sp, #8]
   252bc:	bl	25a30 <error@@Base+0x9f5c>
   252c0:	mov	r4, r0
   252c2:	cbnz	r0, 2530a <error@@Base+0x9836>
   252c4:	ldrd	r0, r1, [sp, #32]
   252c8:	mov.w	fp, #0
   252cc:	ldr	r3, [sp, #88]	; 0x58
   252ce:	cmp	fp, r1
   252d0:	ite	eq
   252d2:	cmpeq	r3, r0
   252d4:	mvnne.w	r4, #20
   252d8:	mov	r1, r6
   252da:	mov.w	r2, #4294967295	; 0xffffffff
   252de:	mov	r0, r7
   252e0:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   252e4:	mov	r0, r7
   252e6:	blx	453c <free@plt+0x4>
   252ea:	mov	r0, r9
   252ec:	mov	r1, r6
   252ee:	mov.w	r2, #4294967295	; 0xffffffff
   252f2:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   252f6:	mov	r0, r9
   252f8:	blx	453c <free@plt+0x4>
   252fc:	b.n	25214 <error@@Base+0x9740>
   252fe:	mvn.w	r4, #9
   25302:	b.n	25220 <error@@Base+0x974c>
   25304:	mvn.w	r4, #22
   25308:	b.n	25214 <error@@Base+0x9740>
   2530a:	mov	r2, r0
   2530c:	ldr	r1, [pc, #72]	; (25358 <error@@Base+0x9884>)
   2530e:	ldr	r0, [pc, #76]	; (2535c <error@@Base+0x9888>)
   25310:	mvn.w	r4, #20
   25314:	add	r1, pc
   25316:	add	r0, pc
   25318:	bl	1bc5c <error@@Base+0x188>
   2531c:	b.n	252d8 <error@@Base+0x9804>
   2531e:	mvn.w	r4, #1
   25322:	b.n	25220 <error@@Base+0x974c>
   25324:	blx	4b40 <__stack_chk_fail@plt>
   25328:	mov	r0, r7
   2532a:	mov	r1, r6
   2532c:	mov.w	r2, #4294967295	; 0xffffffff
   25330:	mvn.w	r4, #1
   25334:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   25338:	mov	r0, r7
   2533a:	blx	453c <free@plt+0x4>
   2533e:	b.n	25214 <error@@Base+0x9740>
   25340:	mvn.w	r4, #1
   25344:	b.n	25214 <error@@Base+0x9740>
   25346:	nop
   25348:	ldmia	r0!, {r1, r3, r5, r7}
   2534a:	movs	r3, r0
   2534c:	lsls	r4, r2, #22
   2534e:	movs	r0, r0
   25350:	ldmia	r0!, {r5}
   25352:	movs	r3, r0
   25354:	stmia	r0!, {r2, r3, r4, r6, r7}
   25356:	movs	r0, r0
   25358:			; <UNDEFINED> instruction: 0xf3940000
   2535c:	b.n	24d94 <error@@Base+0x92c0>
   2535e:	movs	r0, r0
   25360:	push	{r4, r5, r6, lr}
   25362:	mov	r6, r0
   25364:	ldr	r4, [pc, #32]	; (25388 <error@@Base+0x98b4>)
   25366:	movs	r5, #0
   25368:	ldr	r1, [pc, #32]	; (2538c <error@@Base+0x98b8>)
   2536a:	add	r4, pc
   2536c:	add	r1, pc
   2536e:	b.n	2537a <error@@Base+0x98a6>
   25370:	ldr.w	r5, [r4, #16]!
   25374:	adds	r3, r5, #1
   25376:	beq.n	25384 <error@@Base+0x98b0>
   25378:	ldr	r1, [r4, #4]
   2537a:	mov	r0, r6
   2537c:	blx	42b8 <strcasecmp@plt>
   25380:	cmp	r0, #0
   25382:	bne.n	25370 <error@@Base+0x989c>
   25384:	mov	r0, r5
   25386:	pop	{r4, r5, r6, pc}
   25388:	stmia	r5!, {r1, r5, r6}
   2538a:	movs	r3, r0
   2538c:			; <UNDEFINED> instruction: 0xf3500000
   25390:	cmp	r0, #4
   25392:	bhi.n	253aa <error@@Base+0x98d6>
   25394:	ldr	r3, [pc, #24]	; (253b0 <error@@Base+0x98dc>)
   25396:	lsls	r2, r0, #4
   25398:	add	r3, pc
   2539a:	adds	r1, r3, r2
   2539c:	ldr	r3, [r3, r2]
   2539e:	cmp	r0, r3
   253a0:	bne.n	253aa <error@@Base+0x98d6>
   253a2:	ldr	r0, [r1, #12]
   253a4:	cbz	r0, 253ac <error@@Base+0x98d8>
   253a6:	ldr	r0, [r1, #4]
   253a8:	bx	lr
   253aa:	movs	r0, #0
   253ac:	bx	lr
   253ae:	nop
   253b0:	stmia	r5!, {r2, r4, r5}
   253b2:	movs	r3, r0
   253b4:	cmp	r0, #4
   253b6:	bhi.n	253ce <error@@Base+0x98fa>
   253b8:	ldr	r3, [pc, #24]	; (253d4 <error@@Base+0x9900>)
   253ba:	lsls	r2, r0, #4
   253bc:	add	r3, pc
   253be:	adds	r1, r3, r2
   253c0:	ldr	r3, [r3, r2]
   253c2:	cmp	r0, r3
   253c4:	bne.n	253ce <error@@Base+0x98fa>
   253c6:	ldr	r0, [r1, #12]
   253c8:	cbz	r0, 253d0 <error@@Base+0x98fc>
   253ca:	ldr	r0, [r1, #8]
   253cc:	bx	lr
   253ce:	movs	r0, #0
   253d0:	bx	lr
   253d2:	nop
   253d4:	stmia	r5!, {r4}
   253d6:	movs	r3, r0
   253d8:	push	{r3, lr}
   253da:	ldr	r0, [r0, #4]
   253dc:	blx	4138 <EVP_MD_CTX_md@plt>
   253e0:	ldmia.w	sp!, {r3, lr}
   253e4:	b.w	4528 <EVP_MD_block_size@plt>
   253e8:	cmp	r0, #4
   253ea:	push	{r4, r5, r6, lr}
   253ec:	bhi.n	2542e <error@@Base+0x995a>
   253ee:	ldr	r3, [pc, #96]	; (25450 <error@@Base+0x997c>)
   253f0:	lsls	r2, r0, #4
   253f2:	mov	r4, r0
   253f4:	add	r3, pc
   253f6:	adds	r1, r3, r2
   253f8:	ldr	r3, [r3, r2]
   253fa:	cmp	r0, r3
   253fc:	bne.n	2542e <error@@Base+0x995a>
   253fe:	ldr	r6, [r1, #12]
   25400:	cbz	r6, 2542e <error@@Base+0x995a>
   25402:	movs	r1, #8
   25404:	movs	r0, #1
   25406:	blx	4304 <calloc@plt+0x4>
   2540a:	mov	r5, r0
   2540c:	cbz	r0, 2542e <error@@Base+0x995a>
   2540e:	str	r4, [r0, #0]
   25410:	blx	4850 <EVP_MD_CTX_new@plt>
   25414:	mov	r4, r0
   25416:	str	r0, [r5, #4]
   25418:	cbz	r0, 25446 <error@@Base+0x9972>
   2541a:	blx	r6
   2541c:	movs	r2, #0
   2541e:	mov	r1, r0
   25420:	mov	r0, r4
   25422:	blx	3fe8 <EVP_DigestInit_ex@plt>
   25426:	cmp	r0, #1
   25428:	bne.n	25434 <error@@Base+0x9960>
   2542a:	mov	r0, r5
   2542c:	pop	{r4, r5, r6, pc}
   2542e:	movs	r5, #0
   25430:	mov	r0, r5
   25432:	pop	{r4, r5, r6, pc}
   25434:	ldr	r0, [r5, #4]
   25436:	blx	4c94 <EVP_MD_CTX_free@plt>
   2543a:	mov	r0, r5
   2543c:	movs	r1, #8
   2543e:	movs	r5, #0
   25440:	bl	2a604 <__b64_pton@@Base+0x13d4>
   25444:	b.n	2542a <error@@Base+0x9956>
   25446:	mov	r0, r5
   25448:	mov	r5, r4
   2544a:	blx	453c <free@plt+0x4>
   2544e:	b.n	2542a <error@@Base+0x9956>
   25450:	stmia	r4!, {r3, r4, r6, r7}
   25452:	movs	r3, r0
   25454:	push	{r3, lr}
   25456:	mov	r3, r1
   25458:	ldr	r2, [r3, #0]
   2545a:	ldr	r1, [r0, #0]
   2545c:	cmp	r1, r2
   2545e:	bne.n	25474 <error@@Base+0x99a0>
   25460:	ldr	r1, [r0, #4]
   25462:	ldr	r0, [r3, #4]
   25464:	blx	478c <EVP_MD_CTX_copy_ex@plt>
   25468:	cmp	r0, #0
   2546a:	ite	ne
   2546c:	movne	r0, #0
   2546e:	mvneq.w	r0, #21
   25472:	pop	{r3, pc}
   25474:	mvn.w	r0, #9
   25478:	pop	{r3, pc}
   2547a:	nop
   2547c:	push	{r3, lr}
   2547e:	ldr	r0, [r0, #4]
   25480:	blx	44a4 <EVP_DigestUpdate@plt>
   25484:	cmp	r0, #1
   25486:	ite	ne
   25488:	mvnne.w	r0, #21
   2548c:	moveq	r0, #0
   2548e:	pop	{r3, pc}
   25490:	push	{r4, r5, lr}
   25492:	mov	r5, r0
   25494:	sub	sp, #12
   25496:	mov	r0, r1
   25498:	mov	r4, r1
   2549a:	bl	eacc <PEM_write_bio_PrivateKey@plt+0x9ad0>
   2549e:	str	r0, [sp, #4]
   254a0:	mov	r0, r4
   254a2:	bl	ea04 <PEM_write_bio_PrivateKey@plt+0x9a08>
   254a6:	ldr	r1, [sp, #4]
   254a8:	mov	r2, r0
   254aa:	ldr	r0, [r5, #4]
   254ac:	blx	44a4 <EVP_DigestUpdate@plt>
   254b0:	cmp	r0, #1
   254b2:	ite	ne
   254b4:	mvnne.w	r0, #21
   254b8:	moveq	r0, #0
   254ba:	add	sp, #12
   254bc:	pop	{r4, r5, pc}
   254be:	nop
   254c0:	push	{r4, r5, r6, lr}
   254c2:	sub	sp, #8
   254c4:	ldr	r5, [pc, #104]	; (25530 <error@@Base+0x9a5c>)
   254c6:	ldr	r3, [pc, #108]	; (25534 <error@@Base+0x9a60>)
   254c8:	add	r5, pc
   254ca:	ldr	r4, [r0, #0]
   254cc:	ldr	r3, [r5, r3]
   254ce:	cmp	r4, #4
   254d0:	ldr	r3, [r3, #0]
   254d2:	str	r3, [sp, #4]
   254d4:	mov.w	r3, #0
   254d8:	bhi.n	25520 <error@@Base+0x9a4c>
   254da:	ldr	r3, [pc, #92]	; (25538 <error@@Base+0x9a64>)
   254dc:	lsls	r5, r4, #4
   254de:	add	r3, pc
   254e0:	adds	r6, r3, r5
   254e2:	ldr	r3, [r3, r5]
   254e4:	cmp	r4, r3
   254e6:	bne.n	25520 <error@@Base+0x9a4c>
   254e8:	ldr	r3, [r6, #12]
   254ea:	cbz	r3, 25520 <error@@Base+0x9a4c>
   254ec:	ldr	r4, [r6, #8]
   254ee:	str	r2, [sp, #0]
   254f0:	cmp	r4, r2
   254f2:	bhi.n	25520 <error@@Base+0x9a4c>
   254f4:	ldr	r0, [r0, #4]
   254f6:	mov	r2, sp
   254f8:	blx	4584 <EVP_DigestFinal_ex@plt>
   254fc:	cmp	r0, #1
   254fe:	bne.n	25526 <error@@Base+0x9a52>
   25500:	ldr	r0, [sp, #0]
   25502:	subs	r0, r0, r4
   25504:	it	ne
   25506:	movne	r0, #1
   25508:	bl	2cbcc <mkdtemp@@Base+0x1abc>
   2550c:	ldr	r2, [pc, #44]	; (2553c <error@@Base+0x9a68>)
   2550e:	ldr	r3, [pc, #36]	; (25534 <error@@Base+0x9a60>)
   25510:	add	r2, pc
   25512:	ldr	r3, [r2, r3]
   25514:	ldr	r2, [r3, #0]
   25516:	ldr	r3, [sp, #4]
   25518:	eors	r2, r3
   2551a:	bne.n	2552c <error@@Base+0x9a58>
   2551c:	add	sp, #8
   2551e:	pop	{r4, r5, r6, pc}
   25520:	mvn.w	r0, #9
   25524:	b.n	2550c <error@@Base+0x9a38>
   25526:	mvn.w	r0, #21
   2552a:	b.n	2550c <error@@Base+0x9a38>
   2552c:	blx	4b40 <__stack_chk_fail@plt>
   25530:	stmia	r5!, {r2, r3, r4, r5, r6}
   25532:	movs	r3, r0
   25534:	lsls	r4, r2, #22
   25536:	movs	r0, r0
   25538:	stmia	r3!, {r1, r2, r3, r5, r6, r7}
   2553a:	movs	r3, r0
   2553c:	stmia	r5!, {r2, r4, r5}
   2553e:	movs	r3, r0
   25540:	cbz	r0, 25558 <error@@Base+0x9a84>
   25542:	push	{r4, lr}
   25544:	mov	r4, r0
   25546:	ldr	r0, [r0, #4]
   25548:	blx	4c94 <EVP_MD_CTX_free@plt>
   2554c:	mov	r0, r4
   2554e:	movs	r1, #8
   25550:	ldmia.w	sp!, {r4, lr}
   25554:	b.w	2a604 <__b64_pton@@Base+0x13d4>
   25558:	bx	lr
   2555a:	nop
   2555c:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   25560:	mov	r8, r2
   25562:	ldr	r2, [pc, #116]	; (255d8 <error@@Base+0x9b04>)
   25564:	mov	r7, r3
   25566:	ldr	r3, [pc, #116]	; (255dc <error@@Base+0x9b08>)
   25568:	sub	sp, #16
   2556a:	add	r2, pc
   2556c:	cmp	r0, #4
   2556e:	ldr	r3, [r2, r3]
   25570:	ldr	r3, [r3, #0]
   25572:	str	r3, [sp, #12]
   25574:	mov.w	r3, #0
   25578:	ldr	r3, [sp, #40]	; 0x28
   2557a:	bhi.n	255cc <error@@Base+0x9af8>
   2557c:	ldr	r4, [pc, #96]	; (255e0 <error@@Base+0x9b0c>)
   2557e:	lsls	r6, r0, #4
   25580:	mov	r5, r1
   25582:	add	r4, pc
   25584:	adds	r2, r4, r6
   25586:	ldr	r1, [r4, r6]
   25588:	cmp	r0, r1
   2558a:	bne.n	255cc <error@@Base+0x9af8>
   2558c:	ldr	r1, [r2, #12]
   2558e:	cbz	r1, 255cc <error@@Base+0x9af8>
   25590:	ldr	r2, [r2, #8]
   25592:	cmp	r2, r3
   25594:	bhi.n	255cc <error@@Base+0x9af8>
   25596:	str	r3, [sp, #8]
   25598:	movs	r4, #0
   2559a:	blx	r1
   2559c:	add	r3, sp, #8
   2559e:	mov	r2, r7
   255a0:	mov	r1, r8
   255a2:	str	r4, [sp, #4]
   255a4:	str	r0, [sp, #0]
   255a6:	mov	r0, r5
   255a8:	blx	4938 <EVP_Digest@plt>
   255ac:	cmp	r0, r4
   255ae:	ite	ne
   255b0:	movne	r0, r4
   255b2:	mvneq.w	r0, #21
   255b6:	ldr	r2, [pc, #44]	; (255e4 <error@@Base+0x9b10>)
   255b8:	ldr	r3, [pc, #32]	; (255dc <error@@Base+0x9b08>)
   255ba:	add	r2, pc
   255bc:	ldr	r3, [r2, r3]
   255be:	ldr	r2, [r3, #0]
   255c0:	ldr	r3, [sp, #12]
   255c2:	eors	r2, r3
   255c4:	bne.n	255d2 <error@@Base+0x9afe>
   255c6:	add	sp, #16
   255c8:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   255cc:	mvn.w	r0, #9
   255d0:	b.n	255b6 <error@@Base+0x9ae2>
   255d2:	blx	4b40 <__stack_chk_fail@plt>
   255d6:	nop
   255d8:	stmia	r4!, {r1, r3, r4, r6, r7}
   255da:	movs	r3, r0
   255dc:	lsls	r4, r2, #22
   255de:	movs	r0, r0
   255e0:	stmia	r3!, {r1, r3, r6}
   255e2:	movs	r3, r0
   255e4:	stmia	r4!, {r1, r3, r7}
   255e6:	movs	r3, r0
   255e8:	push	{r4, r5, r6, r7, lr}
   255ea:	mov	r5, r0
   255ec:	sub	sp, #20
   255ee:	mov	r0, r1
   255f0:	mov	r6, r2
   255f2:	mov	r7, r3
   255f4:	mov	r4, r1
   255f6:	bl	eacc <PEM_write_bio_PrivateKey@plt+0x9ad0>
   255fa:	mov	r1, r0
   255fc:	mov	r0, r4
   255fe:	str	r1, [sp, #12]
   25600:	bl	ea04 <PEM_write_bio_PrivateKey@plt+0x9a08>
   25604:	ldr	r1, [sp, #12]
   25606:	mov	r3, r6
   25608:	str	r7, [sp, #0]
   2560a:	mov	r2, r0
   2560c:	mov	r0, r5
   2560e:	bl	2555c <error@@Base+0x9a88>
   25612:	add	sp, #20
   25614:	pop	{r4, r5, r6, r7, pc}
   25616:	nop
   25618:	push	{r4, lr}
   2561a:	mov	r4, r0
   2561c:	ldr	r0, [r0, #4]
   2561e:	bl	25540 <error@@Base+0x9a6c>
   25622:	ldr	r0, [r4, #8]
   25624:	bl	25540 <error@@Base+0x9a6c>
   25628:	ldr	r0, [r4, #12]
   2562a:	bl	25540 <error@@Base+0x9a6c>
   2562e:	ldr	r0, [r4, #16]
   25630:	cbz	r0, 25642 <error@@Base+0x9b6e>
   25632:	ldr	r1, [r4, #20]
   25634:	mov.w	r2, #4294967295	; 0xffffffff
   25638:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   2563c:	ldr	r0, [r4, #16]
   2563e:	blx	453c <free@plt+0x4>
   25642:	mov	r0, r4
   25644:	mov.w	r2, #4294967295	; 0xffffffff
   25648:	movs	r1, #24
   2564a:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   2564e:	mov	r0, r4
   25650:	ldmia.w	sp!, {r4, lr}
   25654:	b.w	4538 <free@plt>
   25658:	b.w	253b4 <error@@Base+0x98e0>
   2565c:	push	{r3, r4, r5, lr}
   2565e:	movs	r1, #24
   25660:	mov	r5, r0
   25662:	movs	r0, #1
   25664:	blx	4304 <calloc@plt+0x4>
   25668:	mov	r4, r0
   2566a:	cbz	r0, 256a0 <error@@Base+0x9bcc>
   2566c:	str	r5, [r0, #0]
   2566e:	mov	r0, r5
   25670:	bl	253e8 <error@@Base+0x9914>
   25674:	str	r0, [r4, #4]
   25676:	cbz	r0, 256a4 <error@@Base+0x9bd0>
   25678:	mov	r0, r5
   2567a:	bl	253e8 <error@@Base+0x9914>
   2567e:	str	r0, [r4, #8]
   25680:	cbz	r0, 256a4 <error@@Base+0x9bd0>
   25682:	mov	r0, r5
   25684:	bl	253e8 <error@@Base+0x9914>
   25688:	str	r0, [r4, #12]
   2568a:	cbz	r0, 256a4 <error@@Base+0x9bd0>
   2568c:	ldr	r0, [r4, #4]
   2568e:	bl	253d8 <error@@Base+0x9904>
   25692:	mov	r1, r0
   25694:	movs	r0, #1
   25696:	str	r1, [r4, #20]
   25698:	blx	4304 <calloc@plt+0x4>
   2569c:	str	r0, [r4, #16]
   2569e:	cbz	r0, 256a4 <error@@Base+0x9bd0>
   256a0:	mov	r0, r4
   256a2:	pop	{r3, r4, r5, pc}
   256a4:	mov	r0, r4
   256a6:	movs	r4, #0
   256a8:	bl	25618 <error@@Base+0x9b44>
   256ac:	mov	r0, r4
   256ae:	pop	{r3, r4, r5, pc}
   256b0:	push	{r4, r5, r6, lr}
   256b2:	mov	r4, r0
   256b4:	sub	sp, #8
   256b6:	cmp	r1, #0
   256b8:	beq.n	25722 <error@@Base+0x9c4e>
   256ba:	ldrd	r3, r6, [r0, #16]
   256be:	cmp	r6, r2
   256c0:	bcs.n	25734 <error@@Base+0x9c60>
   256c2:	str	r6, [sp, #0]
   256c4:	ldr	r0, [r0, #0]
   256c6:	bl	2555c <error@@Base+0x9a88>
   256ca:	cmp	r0, #0
   256cc:	blt.n	2573c <error@@Base+0x9c68>
   256ce:	ldr	r2, [r4, #20]
   256d0:	movs	r3, #0
   256d2:	cbz	r2, 256e6 <error@@Base+0x9c12>
   256d4:	ldr	r1, [r4, #16]
   256d6:	ldrb	r2, [r1, r3]
   256d8:	eor.w	r2, r2, #54	; 0x36
   256dc:	strb	r2, [r1, r3]
   256de:	ldr	r2, [r4, #20]
   256e0:	adds	r3, #1
   256e2:	cmp	r2, r3
   256e4:	bhi.n	256d4 <error@@Base+0x9c00>
   256e6:	ldr	r1, [r4, #16]
   256e8:	ldr	r0, [r4, #4]
   256ea:	bl	2547c <error@@Base+0x99a8>
   256ee:	cmp	r0, #0
   256f0:	blt.n	2573c <error@@Base+0x9c68>
   256f2:	ldr	r2, [r4, #20]
   256f4:	cbz	r2, 2570a <error@@Base+0x9c36>
   256f6:	movs	r3, #0
   256f8:	ldr	r1, [r4, #16]
   256fa:	ldrb	r2, [r1, r3]
   256fc:	eor.w	r2, r2, #106	; 0x6a
   25700:	strb	r2, [r1, r3]
   25702:	ldr	r2, [r4, #20]
   25704:	adds	r3, #1
   25706:	cmp	r2, r3
   25708:	bhi.n	256f8 <error@@Base+0x9c24>
   2570a:	ldr	r1, [r4, #16]
   2570c:	ldr	r0, [r4, #8]
   2570e:	bl	2547c <error@@Base+0x99a8>
   25712:	cmp	r0, #0
   25714:	blt.n	2573c <error@@Base+0x9c68>
   25716:	ldrd	r0, r1, [r4, #16]
   2571a:	mov.w	r2, #4294967295	; 0xffffffff
   2571e:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   25722:	ldr	r1, [r4, #12]
   25724:	ldr	r0, [r4, #4]
   25726:	bl	25454 <error@@Base+0x9980>
   2572a:	lsrs	r0, r0, #31
   2572c:	bl	2cbcc <mkdtemp@@Base+0x1abc>
   25730:	add	sp, #8
   25732:	pop	{r4, r5, r6, pc}
   25734:	mov	r0, r3
   25736:	blx	47e0 <memcpy@plt>
   2573a:	b.n	256ce <error@@Base+0x9bfa>
   2573c:	mov.w	r0, #4294967295	; 0xffffffff
   25740:	b.n	25730 <error@@Base+0x9c5c>
   25742:	nop
   25744:	ldr	r0, [r0, #12]
   25746:	b.w	2547c <error@@Base+0x99a8>
   2574a:	nop
   2574c:	ldr	r0, [r0, #12]
   2574e:	b.w	25490 <error@@Base+0x99bc>
   25752:	nop
   25754:	push	{r3, r4, r5, r6, r7, lr}
   25756:	mov	r4, r0
   25758:	ldr	r0, [r0, #0]
   2575a:	mov	r6, r2
   2575c:	mov	r7, r1
   2575e:	bl	253b4 <error@@Base+0x98e0>
   25762:	cmp	r0, r6
   25764:	bhi.n	257a0 <error@@Base+0x9ccc>
   25766:	mov	r5, r0
   25768:	mov	r2, r0
   2576a:	ldrd	r0, r1, [r4, #12]
   2576e:	bl	254c0 <error@@Base+0x99ec>
   25772:	cbnz	r0, 257a0 <error@@Base+0x9ccc>
   25774:	ldrd	r0, r1, [r4, #8]
   25778:	bl	25454 <error@@Base+0x9980>
   2577c:	cmp	r0, #0
   2577e:	blt.n	257a0 <error@@Base+0x9ccc>
   25780:	ldrd	r0, r1, [r4, #12]
   25784:	mov	r2, r5
   25786:	bl	2547c <error@@Base+0x99a8>
   2578a:	cmp	r0, #0
   2578c:	blt.n	257a0 <error@@Base+0x9ccc>
   2578e:	ldr	r0, [r4, #12]
   25790:	mov	r2, r6
   25792:	mov	r1, r7
   25794:	bl	254c0 <error@@Base+0x99ec>
   25798:	lsrs	r0, r0, #31
   2579a:	bl	2cbcc <mkdtemp@@Base+0x1abc>
   2579e:	pop	{r3, r4, r5, r6, r7, pc}
   257a0:	mov.w	r0, #4294967295	; 0xffffffff
   257a4:	pop	{r3, r4, r5, r6, r7, pc}
   257a6:	nop
   257a8:	cbz	r0, 257ac <error@@Base+0x9cd8>
   257aa:	b.n	25618 <error@@Base+0x9b44>
   257ac:	bx	lr
   257ae:	nop
   257b0:	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
   257b4:	subs	r4, r2, #1
   257b6:	ldrd	r8, r9, [sp, #24]
   257ba:	add.w	r7, r2, #31
   257be:	add.w	r5, r3, #31
   257c2:	mov	ip, r3
   257c4:	ldrb.w	r6, [r4, #1]!
   257c8:	cmp	r4, r7
   257ca:	strb.w	r6, [r5, #1]!
   257ce:	bne.n	257c4 <error@@Base+0x9cf0>
   257d0:	cmp.w	r9, #0
   257d4:	it	eq
   257d6:	cmpeq.w	r8, #65	; 0x41
   257da:	bcc.n	257f6 <error@@Base+0x9d22>
   257dc:	add.w	r4, r8, #4294967295	; 0xffffffff
   257e0:	add.w	r2, r1, #63	; 0x3f
   257e4:	add	r4, r1
   257e6:	add.w	r1, ip, #63	; 0x3f
   257ea:	ldrb.w	r3, [r2, #1]!
   257ee:	cmp	r2, r4
   257f0:	strb.w	r3, [r1, #1]!
   257f4:	bne.n	257ea <error@@Base+0x9d16>
   257f6:	mov	r2, r8
   257f8:	mov	r3, r9
   257fa:	mov	r1, ip
   257fc:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
   25800:	b.w	25cac <error@@Base+0xa1d8>
   25804:	ldr	r2, [pc, #152]	; (258a0 <error@@Base+0x9dcc>)
   25806:	ldr	r3, [pc, #156]	; (258a4 <error@@Base+0x9dd0>)
   25808:	add	r2, pc
   2580a:	push	{r4, r5, r6, lr}
   2580c:	sub.w	sp, sp, #712	; 0x2c8
   25810:	ldr	r3, [r2, r3]
   25812:	mov	r4, r1
   25814:	add	r6, sp, #644	; 0x284
   25816:	mov	r5, r0
   25818:	movs	r1, #32
   2581a:	mov	r0, r4
   2581c:	ldr	r3, [r3, #0]
   2581e:	str	r3, [sp, #708]	; 0x2c4
   25820:	mov.w	r3, #0
   25824:	bl	28dd0 <error@@Base+0xd2fc>
   25828:	mov	r1, r4
   2582a:	mov	r0, r6
   2582c:	movs	r2, #32
   2582e:	movs	r3, #0
   25830:	bl	25cac <error@@Base+0xa1d8>
   25834:	ldrb.w	r3, [sp, #675]	; 0x2a3
   25838:	mov	r1, r6
   2583a:	add	r6, sp, #4
   2583c:	ldrb.w	r2, [sp, #644]	; 0x284
   25840:	and.w	r3, r3, #127	; 0x7f
   25844:	mov	r0, r6
   25846:	orr.w	r3, r3, #64	; 0x40
   2584a:	bic.w	r2, r2, #7
   2584e:	strb.w	r3, [sp, #675]	; 0x2a3
   25852:	strb.w	r2, [sp, #644]	; 0x284
   25856:	bl	26e78 <error@@Base+0xb3a4>
   2585a:	mov	r1, r6
   2585c:	add	r6, sp, #132	; 0x84
   2585e:	mov	r0, r6
   25860:	bl	27ce4 <error@@Base+0xc210>
   25864:	mov	r1, r6
   25866:	mov	r0, r5
   25868:	bl	278e0 <error@@Base+0xbe0c>
   2586c:	add.w	r1, r4, #31
   25870:	subs	r3, r5, #1
   25872:	add.w	r0, r5, #31
   25876:	ldrb.w	r2, [r3, #1]!
   2587a:	cmp	r3, r0
   2587c:	strb.w	r2, [r1, #1]!
   25880:	bne.n	25876 <error@@Base+0x9da2>
   25882:	ldr	r2, [pc, #36]	; (258a8 <error@@Base+0x9dd4>)
   25884:	ldr	r3, [pc, #28]	; (258a4 <error@@Base+0x9dd0>)
   25886:	add	r2, pc
   25888:	ldr	r3, [r2, r3]
   2588a:	ldr	r2, [r3, #0]
   2588c:	ldr	r3, [sp, #708]	; 0x2c4
   2588e:	eors	r2, r3
   25890:	bne.n	2589a <error@@Base+0x9dc6>
   25892:	movs	r0, #0
   25894:	add.w	sp, sp, #712	; 0x2c8
   25898:	pop	{r4, r5, r6, pc}
   2589a:	blx	4b40 <__stack_chk_fail@plt>
   2589e:	nop
   258a0:	stmia	r2!, {r2, r3, r4, r5}
   258a2:	movs	r3, r0
   258a4:	lsls	r4, r2, #22
   258a6:	movs	r0, r0
   258a8:	stmia	r1!, {r1, r2, r3, r4, r5, r7}
   258aa:	movs	r3, r0
   258ac:	ldr.w	ip, [pc, #372]	; 25a24 <error@@Base+0x9f50>
   258b0:	movs	r3, #0
   258b2:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   258b6:	add	ip, pc
   258b8:	ldr	r5, [pc, #364]	; (25a28 <error@@Base+0x9f54>)
   258ba:	subw	sp, sp, #1180	; 0x49c
   258be:	add.w	r8, sp, #980	; 0x3d4
   258c2:	mov	r7, r1
   258c4:	ldr.w	sl, [sp, #1224]	; 0x4c8
   258c8:	mov	r6, r0
   258ca:	ldr.w	r5, [ip, r5]
   258ce:	mov	r4, r2
   258d0:	mov	r0, r8
   258d2:	movs	r2, #32
   258d4:	ldr	r5, [r5, #0]
   258d6:	str.w	r5, [sp, #1172]	; 0x494
   258da:	mov.w	r5, #0
   258de:	add.w	r5, sp, #1216	; 0x4c0
   258e2:	mov	r1, sl
   258e4:	ldrd	fp, ip, [r5]
   258e8:	strd	fp, ip, [sp, #8]
   258ec:	bl	25cac <error@@Base+0xa1d8>
   258f0:	ldr	r1, [sp, #8]
   258f2:	ldrb.w	r3, [sp, #1011]	; 0x3f3
   258f6:	adds.w	fp, r1, #64	; 0x40
   258fa:	ldr	r1, [sp, #12]
   258fc:	and.w	r3, r3, #127	; 0x7f
   25900:	ldrb.w	r2, [sp, #980]	; 0x3d4
   25904:	adc.w	r9, r1, #0
   25908:	ldrd	r0, r1, [sp, #8]
   2590c:	orr.w	r3, r3, #64	; 0x40
   25910:	strb.w	r3, [sp, #1011]	; 0x3f3
   25914:	orrs.w	r3, r0, r1
   25918:	bic.w	r2, r2, #7
   2591c:	str.w	fp, [r7]
   25920:	str.w	r9, [r7, #4]
   25924:	strb.w	r2, [sp, #980]	; 0x3d4
   25928:	beq.n	2593e <error@@Base+0x9e6a>
   2592a:	subs	r3, r4, #1
   2592c:	add.w	r2, r6, #63	; 0x3f
   25930:	adds	r0, r3, r0
   25932:	ldrb.w	r1, [r3, #1]!
   25936:	cmp	r3, r0
   25938:	strb.w	r1, [r2, #1]!
   2593c:	bne.n	25932 <error@@Base+0x9e5e>
   2593e:	add.w	r7, r6, #31
   25942:	addw	r3, sp, #1011	; 0x3f3
   25946:	addw	r0, sp, #1043	; 0x413
   2594a:	mov	r2, r7
   2594c:	ldrb.w	r1, [r3, #1]!
   25950:	cmp	r3, r0
   25952:	strb.w	r1, [r2, #1]!
   25956:	bne.n	2594c <error@@Base+0x9e78>
   25958:	ldrd	r0, r1, [sp, #8]
   2595c:	addw	r5, sp, #1044	; 0x414
   25960:	add	r4, sp, #20
   25962:	adds.w	r2, r0, #32
   25966:	mov	r0, r5
   25968:	adc.w	r3, r1, #0
   2596c:	add.w	r1, r6, #32
   25970:	bl	25cac <error@@Base+0xa1d8>
   25974:	mov	r1, r5
   25976:	mov	r0, r4
   25978:	addw	r5, sp, #915	; 0x393
   2597c:	bl	26ef4 <error@@Base+0xb420>
   25980:	add	r0, sp, #404	; 0x194
   25982:	mov	r1, r4
   25984:	str	r0, [sp, #8]
   25986:	bl	27ce4 <error@@Base+0xc210>
   2598a:	ldr	r0, [sp, #8]
   2598c:	mov	r1, r0
   2598e:	add	r0, sp, #916	; 0x394
   25990:	bl	278e0 <error@@Base+0xbe0c>
   25994:	subs	r3, r6, #1
   25996:	addw	r1, sp, #947	; 0x3b3
   2599a:	ldrb.w	r2, [r5, #1]!
   2599e:	cmp	r5, r1
   259a0:	strb.w	r2, [r3, #1]!
   259a4:	bne.n	2599a <error@@Base+0x9ec6>
   259a6:	str.w	r9, [sp, #4]
   259aa:	addw	r9, sp, #1108	; 0x454
   259ae:	mov	r3, r6
   259b0:	mov	r1, r6
   259b2:	add	r6, sp, #148	; 0x94
   259b4:	add.w	r2, sl, #32
   259b8:	mov	r0, r9
   259ba:	str.w	fp, [sp]
   259be:	bl	257b0 <error@@Base+0x9cdc>
   259c2:	mov	r1, r9
   259c4:	mov	r0, r6
   259c6:	bl	26ef4 <error@@Base+0xb420>
   259ca:	add	r2, sp, #276	; 0x114
   259cc:	mov	r1, r8
   259ce:	str	r2, [sp, #8]
   259d0:	mov	r0, r2
   259d2:	bl	26e78 <error@@Base+0xb3a4>
   259d6:	ldr	r2, [sp, #8]
   259d8:	mov	r1, r6
   259da:	mov	r0, r6
   259dc:	bl	27060 <error@@Base+0xb58c>
   259e0:	mov	r2, r4
   259e2:	mov	r1, r6
   259e4:	mov	r0, r6
   259e6:	bl	26ff0 <error@@Base+0xb51c>
   259ea:	add	r0, sp, #948	; 0x3b4
   259ec:	mov	r1, r6
   259ee:	bl	26f7c <error@@Base+0xb4a8>
   259f2:	addw	r2, sp, #979	; 0x3d3
   259f6:	ldrb.w	r3, [r5, #1]!
   259fa:	cmp	r5, r2
   259fc:	strb.w	r3, [r7, #1]!
   25a00:	bne.n	259f6 <error@@Base+0x9f22>
   25a02:	ldr	r2, [pc, #40]	; (25a2c <error@@Base+0x9f58>)
   25a04:	ldr	r3, [pc, #32]	; (25a28 <error@@Base+0x9f54>)
   25a06:	add	r2, pc
   25a08:	ldr	r3, [r2, r3]
   25a0a:	ldr	r2, [r3, #0]
   25a0c:	ldr.w	r3, [sp, #1172]	; 0x494
   25a10:	eors	r2, r3
   25a12:	bne.n	25a1e <error@@Base+0x9f4a>
   25a14:	movs	r0, #0
   25a16:	addw	sp, sp, #1180	; 0x49c
   25a1a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25a1e:	blx	4b40 <__stack_chk_fail@plt>
   25a22:	nop
   25a24:	stmia	r1!, {r1, r2, r3, r7}
   25a26:	movs	r3, r0
   25a28:	lsls	r4, r2, #22
   25a2a:	movs	r0, r0
   25a2c:	stmia	r0!, {r1, r2, r3, r4, r5}
   25a2e:	movs	r3, r0
   25a30:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25a34:	mov	r5, r2
   25a36:	ldr	r2, [pc, #336]	; (25b88 <error@@Base+0xa0b4>)
   25a38:	subw	sp, sp, #1404	; 0x57c
   25a3c:	ldr	r3, [pc, #332]	; (25b8c <error@@Base+0xa0b8>)
   25a3e:	add	r2, pc
   25a40:	ldr.w	sl, [pc, #332]	; 25b90 <error@@Base+0xa0bc>
   25a44:	ldr	r3, [r2, r3]
   25a46:	mov.w	r2, #4294967295	; 0xffffffff
   25a4a:	add	sl, pc
   25a4c:	ldr	r3, [r3, #0]
   25a4e:	str.w	r3, [sp, #1396]	; 0x574
   25a52:	mov.w	r3, #0
   25a56:	mov.w	r3, #4294967295	; 0xffffffff
   25a5a:	strd	r2, r3, [r1]
   25a5e:	add.w	r3, sp, #1440	; 0x5a0
   25a62:	ldr.w	r2, [sp, #1448]	; 0x5a8
   25a66:	ldrd	r3, r4, [r3]
   25a6a:	cmp	r4, #0
   25a6c:	it	eq
   25a6e:	cmpeq	r3, #64	; 0x40
   25a70:	bcc.w	25b7c <error@@Base+0xa0a8>
   25a74:	add.w	fp, sp, #276	; 0x114
   25a78:	mov	r9, r1
   25a7a:	mov	r8, r0
   25a7c:	mov	r1, r2
   25a7e:	mov	r0, fp
   25a80:	str	r2, [sp, #8]
   25a82:	bl	2776c <error@@Base+0xbc98>
   25a86:	cmp	r0, #0
   25a88:	bne.n	25b7c <error@@Base+0xa0a8>
   25a8a:	add.w	r4, r8, #4294967295	; 0xffffffff
   25a8e:	ldr	r2, [sp, #8]
   25a90:	subs	r3, r5, #1
   25a92:	add.w	ip, r5, #31
   25a96:	mov	r0, r4
   25a98:	ldrb.w	r1, [r3, #1]!
   25a9c:	cmp	r3, ip
   25a9e:	strb.w	r1, [r0, #1]!
   25aa2:	bne.n	25a98 <error@@Base+0x9fc4>
   25aa4:	add.w	r3, sp, #1440	; 0x5a0
   25aa8:	ldrd	r0, r1, [r3]
   25aac:	mov	r3, r8
   25aae:	strd	r0, r1, [sp]
   25ab2:	addw	r0, sp, #1332	; 0x534
   25ab6:	mov	r1, r5
   25ab8:	str	r0, [sp, #8]
   25aba:	bl	257b0 <error@@Base+0x9cdc>
   25abe:	ldr	r0, [sp, #8]
   25ac0:	add	r2, sp, #20
   25ac2:	str	r2, [sp, #12]
   25ac4:	mov	r1, r0
   25ac6:	mov	r0, r2
   25ac8:	bl	26ef4 <error@@Base+0xb420>
   25acc:	add	r3, sp, #148	; 0x94
   25ace:	add.w	r1, r5, #32
   25ad2:	str	r3, [sp, #8]
   25ad4:	mov	r0, r3
   25ad6:	bl	26e78 <error@@Base+0xb3a4>
   25ada:	ldr.w	ip, [pc, #184]	; 25b94 <error@@Base+0xa0c0>
   25ade:	ldr	r3, [sp, #8]
   25ae0:	mov	r1, fp
   25ae2:	add.w	fp, sp, #788	; 0x314
   25ae6:	ldr	r2, [sp, #12]
   25ae8:	ldr.w	ip, [sl, ip]
   25aec:	addw	sl, sp, #1300	; 0x514
   25af0:	mov	r0, fp
   25af2:	str	r3, [sp, #0]
   25af4:	mov	r3, ip
   25af6:	bl	27980 <error@@Base+0xbeac>
   25afa:	mov	r1, fp
   25afc:	mov	r0, sl
   25afe:	bl	278e0 <error@@Base+0xbe0c>
   25b02:	mov	r1, sl
   25b04:	mov	r0, r5
   25b06:	bl	25b9c <error@@Base+0xa0c8>
   25b0a:	ldr.w	r3, [sp, #1440]	; 0x5a0
   25b0e:	subs.w	r6, r3, #64	; 0x40
   25b12:	ldr.w	r3, [sp, #1444]	; 0x5a4
   25b16:	adc.w	r7, r3, #4294967295	; 0xffffffff
   25b1a:	cbnz	r0, 25b5c <error@@Base+0xa088>
   25b1c:	orrs.w	r3, r6, r7
   25b20:	beq.n	25b3e <error@@Base+0xa06a>
   25b22:	add.w	r1, r5, #63	; 0x3f
   25b26:	mov	r2, r1
   25b28:	subs	r2, #62	; 0x3e
   25b2a:	ldrb.w	ip, [r1, #1]!
   25b2e:	subs	r2, r2, r5
   25b30:	movs	r3, #0
   25b32:	cmp	r3, r7
   25b34:	it	eq
   25b36:	cmpeq	r2, r6
   25b38:	strb.w	ip, [r4, #1]!
   25b3c:	bcc.n	25b26 <error@@Base+0xa052>
   25b3e:	strd	r6, r7, [r9]
   25b42:	ldr	r2, [pc, #84]	; (25b98 <error@@Base+0xa0c4>)
   25b44:	ldr	r3, [pc, #68]	; (25b8c <error@@Base+0xa0b8>)
   25b46:	add	r2, pc
   25b48:	ldr	r3, [r2, r3]
   25b4a:	ldr	r2, [r3, #0]
   25b4c:	ldr.w	r3, [sp, #1396]	; 0x574
   25b50:	eors	r2, r3
   25b52:	bne.n	25b82 <error@@Base+0xa0ae>
   25b54:	addw	sp, sp, #1404	; 0x57c
   25b58:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25b5c:	orrs.w	r3, r6, r7
   25b60:	beq.n	25b42 <error@@Base+0xa06e>
   25b62:	movs	r1, #0
   25b64:	mov	r2, r4
   25b66:	adds	r2, #2
   25b68:	sub.w	r2, r2, r8
   25b6c:	movs	r3, #0
   25b6e:	cmp	r3, r7
   25b70:	strb.w	r1, [r4, #1]!
   25b74:	it	eq
   25b76:	cmpeq	r2, r6
   25b78:	bcc.n	25b64 <error@@Base+0xa090>
   25b7a:	b.n	25b42 <error@@Base+0xa06e>
   25b7c:	mov.w	r0, #4294967295	; 0xffffffff
   25b80:	b.n	25b42 <error@@Base+0xa06e>
   25b82:	blx	4b40 <__stack_chk_fail@plt>
   25b86:	nop
   25b88:	stmia	r0!, {r1, r2}
   25b8a:	movs	r3, r0
   25b8c:	lsls	r4, r2, #22
   25b8e:	movs	r0, r0
   25b90:	itte	<und>
   25b92:	mov<und>	r3, r0
   25b94:	lsl<und>	r0, r5, #21
   25b96:	moval	r0, r0
   25b98:	bkpt	0x00fe
   25b9a:	movs	r3, r0
   25b9c:	push	{r4, r5, r6}
   25b9e:	ldrb	r2, [r1, #0]
   25ba0:	ldrb	r5, [r1, #1]
   25ba2:	ldrb	r3, [r0, #0]
   25ba4:	ldrb	r4, [r0, #1]
   25ba6:	eors	r3, r2
   25ba8:	ldrb	r2, [r0, #2]
   25baa:	eors	r4, r5
   25bac:	ldrb	r5, [r1, #2]
   25bae:	orrs	r3, r4
   25bb0:	ldrb	r4, [r0, #3]
   25bb2:	eors	r2, r5
   25bb4:	ldrb	r5, [r1, #3]
   25bb6:	orrs	r3, r2
   25bb8:	ldrb	r2, [r0, #4]
   25bba:	eors	r4, r5
   25bbc:	ldrb	r5, [r1, #4]
   25bbe:	orrs	r3, r4
   25bc0:	ldrb	r4, [r0, #5]
   25bc2:	eors	r2, r5
   25bc4:	ldrb	r5, [r1, #5]
   25bc6:	orrs	r3, r2
   25bc8:	ldrb	r2, [r0, #6]
   25bca:	eors	r4, r5
   25bcc:	ldrb	r5, [r1, #6]
   25bce:	orrs	r3, r4
   25bd0:	ldrb	r4, [r0, #7]
   25bd2:	eors	r2, r5
   25bd4:	ldrb	r5, [r1, #7]
   25bd6:	orrs	r3, r2
   25bd8:	ldrb	r2, [r0, #8]
   25bda:	eors	r4, r5
   25bdc:	ldrb	r5, [r1, #8]
   25bde:	orrs	r3, r4
   25be0:	ldrb	r4, [r0, #9]
   25be2:	eors	r2, r5
   25be4:	ldrb	r5, [r1, #9]
   25be6:	orrs	r3, r2
   25be8:	ldrb	r2, [r0, #10]
   25bea:	eors	r4, r5
   25bec:	ldrb	r5, [r1, #10]
   25bee:	orrs	r3, r4
   25bf0:	ldrb	r4, [r0, #11]
   25bf2:	eors	r2, r5
   25bf4:	ldrb	r5, [r1, #11]
   25bf6:	orrs	r3, r2
   25bf8:	ldrb	r2, [r0, #12]
   25bfa:	eors	r4, r5
   25bfc:	ldrb	r5, [r1, #12]
   25bfe:	orrs	r3, r4
   25c00:	ldrb	r4, [r0, #13]
   25c02:	eors	r2, r5
   25c04:	ldrb	r5, [r1, #13]
   25c06:	orrs	r3, r2
   25c08:	ldrb	r2, [r0, #14]
   25c0a:	eors	r4, r5
   25c0c:	ldrb	r5, [r1, #14]
   25c0e:	orrs	r3, r4
   25c10:	ldrb	r4, [r0, #15]
   25c12:	eors	r2, r5
   25c14:	ldrb	r5, [r1, #15]
   25c16:	orrs	r3, r2
   25c18:	ldrb	r2, [r0, #16]
   25c1a:	eors	r4, r5
   25c1c:	ldrb	r5, [r1, #16]
   25c1e:	orrs	r3, r4
   25c20:	ldrb	r4, [r0, #17]
   25c22:	eors	r2, r5
   25c24:	ldrb	r5, [r1, #17]
   25c26:	orrs	r3, r2
   25c28:	ldrb	r2, [r0, #18]
   25c2a:	eors	r4, r5
   25c2c:	ldrb	r5, [r1, #18]
   25c2e:	orrs	r3, r4
   25c30:	ldrb	r4, [r0, #19]
   25c32:	eors	r2, r5
   25c34:	ldrb	r5, [r1, #19]
   25c36:	orrs	r3, r2
   25c38:	ldrb	r2, [r0, #20]
   25c3a:	eors	r4, r5
   25c3c:	ldrb	r5, [r1, #20]
   25c3e:	orrs	r3, r4
   25c40:	ldrb	r4, [r0, #21]
   25c42:	eors	r2, r5
   25c44:	ldrb	r5, [r1, #21]
   25c46:	orrs	r3, r2
   25c48:	ldrb	r2, [r0, #22]
   25c4a:	eors	r4, r5
   25c4c:	ldrb	r5, [r1, #22]
   25c4e:	orrs	r3, r4
   25c50:	ldrb	r4, [r0, #23]
   25c52:	eors	r2, r5
   25c54:	ldrb	r5, [r1, #23]
   25c56:	orrs	r3, r2
   25c58:	ldrb	r2, [r0, #24]
   25c5a:	eors	r4, r5
   25c5c:	ldrb	r5, [r1, #24]
   25c5e:	orrs	r3, r4
   25c60:	ldrb	r4, [r0, #25]
   25c62:	eors	r2, r5
   25c64:	ldrb	r5, [r1, #25]
   25c66:	orrs	r3, r2
   25c68:	ldrb	r2, [r0, #26]
   25c6a:	eors	r4, r5
   25c6c:	ldrb	r5, [r1, #26]
   25c6e:	orrs	r3, r4
   25c70:	ldrb	r6, [r1, #28]
   25c72:	eors	r2, r5
   25c74:	ldrb	r4, [r0, #27]
   25c76:	ldrb	r5, [r1, #27]
   25c78:	orrs	r3, r2
   25c7a:	ldrb	r2, [r0, #28]
   25c7c:	eors	r4, r5
   25c7e:	ldrb	r5, [r0, #29]
   25c80:	eors	r2, r6
   25c82:	ldrb	r6, [r1, #29]
   25c84:	orrs	r3, r4
   25c86:	ldrb	r4, [r0, #30]
   25c88:	orrs	r3, r2
   25c8a:	eors	r5, r6
   25c8c:	ldrb	r6, [r1, #30]
   25c8e:	ldrb	r2, [r0, #31]
   25c90:	orr.w	r0, r3, r5
   25c94:	ldrb	r3, [r1, #31]
   25c96:	eor.w	r1, r4, r6
   25c9a:	orrs	r0, r1
   25c9c:	eors	r3, r2
   25c9e:	orrs	r0, r3
   25ca0:	subs	r0, #1
   25ca2:	pop	{r4, r5, r6}
   25ca4:	lsrs	r0, r0, #31
   25ca6:	subs	r0, #1
   25ca8:	bx	lr
   25caa:	nop
   25cac:	push	{r4, r5, lr}
   25cae:	sub	sp, #20
   25cb0:	mov	r4, r1
   25cb2:	str	r2, [sp, #8]
   25cb4:	str	r0, [sp, #12]
   25cb6:	blx	4db8 <EVP_sha512@plt>
   25cba:	movs	r3, #0
   25cbc:	ldrd	r1, r2, [sp, #8]
   25cc0:	mov	r5, r0
   25cc2:	mov	r0, r4
   25cc4:	strd	r5, r3, [sp]
   25cc8:	blx	4938 <EVP_Digest@plt>
   25ccc:	clz	r0, r0
   25cd0:	lsrs	r0, r0, #5
   25cd2:	bl	2cbcc <mkdtemp@@Base+0x1abc>
   25cd6:	add	sp, #20
   25cd8:	pop	{r4, r5, pc}
   25cda:	nop
   25cdc:	clz	r0, r0
   25ce0:	lsrs	r0, r0, #5
   25ce2:	bx	lr
   25ce4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   25ce8:	mov	r8, r1
   25cea:	ldr	r1, [pc, #288]	; (25e0c <error@@Base+0xa338>)
   25cec:	sub.w	sp, sp, #4192	; 0x1060
   25cf0:	ldr	r2, [pc, #284]	; (25e10 <error@@Base+0xa33c>)
   25cf2:	sub	sp, #16
   25cf4:	add	r1, pc
   25cf6:	add.w	r3, sp, #4192	; 0x1060
   25cfa:	adds	r3, #12
   25cfc:	mov	r9, sp
   25cfe:	ldr	r2, [r1, r2]
   25d00:	mov	r6, r0
   25d02:	mov	r1, r0
   25d04:	movs	r0, #3
   25d06:	ldr	r2, [r2, #0]
   25d08:	str	r2, [r3, #0]
   25d0a:	mov.w	r2, #0
   25d0e:	movs	r3, #0
   25d10:	mov	r2, r9
   25d12:	str.w	r3, [r8]
   25d16:	blx	4498 <__fxstat64@plt>
   25d1a:	ldr	r7, [pc, #248]	; (25e14 <error@@Base+0xa340>)
   25d1c:	add	r7, pc
   25d1e:	adds	r0, #1
   25d20:	beq.n	25dfa <error@@Base+0xa326>
   25d22:	ldr.w	r3, [r9, #16]
   25d26:	tst.w	r3, #61440	; 0xf000
   25d2a:	bne.n	25d3e <error@@Base+0xa26a>
   25d2c:	ldrd	r2, r3, [r9, #48]	; 0x30
   25d30:	mov.w	r0, #134217728	; 0x8000000
   25d34:	movs	r1, #0
   25d36:	cmp	r0, r2
   25d38:	sbcs.w	r3, r1, r3
   25d3c:	blt.n	25df4 <error@@Base+0xa320>
   25d3e:	bl	e5f4 <PEM_write_bio_PrivateKey@plt+0x95f8>
   25d42:	mov	r4, r0
   25d44:	cmp	r0, #0
   25d46:	beq.n	25e00 <error@@Base+0xa32c>
   25d48:	ldr	r3, [pc, #204]	; (25e18 <error@@Base+0xa344>)
   25d4a:	add	r5, sp, #108	; 0x6c
   25d4c:	ldr	r7, [r7, r3]
   25d4e:	b.n	25d68 <error@@Base+0xa294>
   25d50:	mov	r1, r5
   25d52:	mov	r0, r4
   25d54:	bl	14ba8 <PEM_write_bio_PrivateKey@plt+0xfbac>
   25d58:	mov	sl, r0
   25d5a:	cbnz	r0, 25d8c <error@@Base+0xa2b8>
   25d5c:	mov	r0, r4
   25d5e:	bl	ea04 <PEM_write_bio_PrivateKey@plt+0x9a08>
   25d62:	cmp.w	r0, #134217728	; 0x8000000
   25d66:	bhi.n	25dc0 <error@@Base+0xa2ec>
   25d68:	mov	r2, r5
   25d6a:	mov.w	r3, #4096	; 0x1000
   25d6e:	mov	r1, r6
   25d70:	mov	r0, r7
   25d72:	bl	1e218 <error@@Base+0x2744>
   25d76:	mov	r2, r0
   25d78:	cmp	r0, #0
   25d7a:	bne.n	25d50 <error@@Base+0xa27c>
   25d7c:	blx	4f90 <__errno_location@plt>
   25d80:	ldr	r3, [r0, #0]
   25d82:	cmp	r3, #32
   25d84:	it	ne
   25d86:	mvnne.w	sl, #23
   25d8a:	beq.n	25dc6 <error@@Base+0xa2f2>
   25d8c:	mov.w	r2, #4096	; 0x1000
   25d90:	mov	r0, r5
   25d92:	mov	r1, r2
   25d94:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   25d98:	mov	r0, r4
   25d9a:	bl	e710 <PEM_write_bio_PrivateKey@plt+0x9714>
   25d9e:	ldr	r1, [pc, #124]	; (25e1c <error@@Base+0xa348>)
   25da0:	add.w	r3, sp, #4192	; 0x1060
   25da4:	ldr	r2, [pc, #104]	; (25e10 <error@@Base+0xa33c>)
   25da6:	adds	r3, #12
   25da8:	add	r1, pc
   25daa:	ldr	r2, [r1, r2]
   25dac:	ldr	r1, [r2, #0]
   25dae:	ldr	r2, [r3, #0]
   25db0:	eors	r1, r2
   25db2:	bne.n	25e06 <error@@Base+0xa332>
   25db4:	mov	r0, sl
   25db6:	add.w	sp, sp, #4192	; 0x1060
   25dba:	add	sp, #16
   25dbc:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   25dc0:	mvn.w	sl, #3
   25dc4:	b.n	25d8c <error@@Base+0xa2b8>
   25dc6:	ldr.w	r3, [r9, #16]
   25dca:	tst.w	r3, #61440	; 0xf000
   25dce:	beq.n	25dda <error@@Base+0xa306>
   25dd0:	str.w	r4, [r8]
   25dd4:	movs	r4, #0
   25dd6:	mov	sl, r4
   25dd8:	b.n	25d8c <error@@Base+0xa2b8>
   25dda:	mov	r0, r4
   25ddc:	ldrd	r6, r7, [r9, #48]	; 0x30
   25de0:	bl	ea04 <PEM_write_bio_PrivateKey@plt+0x9a08>
   25de4:	movs	r1, #0
   25de6:	cmp	r7, r1
   25de8:	ite	eq
   25dea:	cmpeq	r6, r0
   25dec:	mvnne.w	sl, #40	; 0x28
   25df0:	bne.n	25d8c <error@@Base+0xa2b8>
   25df2:	b.n	25dd0 <error@@Base+0xa2fc>
   25df4:	mvn.w	sl, #3
   25df8:	b.n	25d9e <error@@Base+0xa2ca>
   25dfa:	mvn.w	sl, #23
   25dfe:	b.n	25d9e <error@@Base+0xa2ca>
   25e00:	mvn.w	sl, #1
   25e04:	b.n	25d9e <error@@Base+0xa2ca>
   25e06:	blx	4b40 <__stack_chk_fail@plt>
   25e0a:	nop
   25e0c:	pop	{r4, r6, pc}
   25e0e:	movs	r3, r0
   25e10:	lsls	r4, r2, #22
   25e12:	movs	r0, r0
   25e14:	pop	{r3, r5, pc}
   25e16:	movs	r3, r0
   25e18:	lsls	r4, r6, #21
   25e1a:	movs	r0, r0
   25e1c:	pop	{r2, r3, r4, r7}
   25e1e:	movs	r3, r0
   25e20:	movs	r3, #0
   25e22:	push	{r4, r5, r6, lr}
   25e24:	mov	r5, r1
   25e26:	str	r3, [r5, #0]
   25e28:	mov	r1, r3
   25e2a:	blx	4920 <open64@plt>
   25e2e:	adds	r3, r0, #1
   25e30:	beq.n	25e5c <error@@Base+0xa388>
   25e32:	mov	r1, r5
   25e34:	mov	r4, r0
   25e36:	bl	25ce4 <error@@Base+0xa210>
   25e3a:	mov	r5, r0
   25e3c:	cbnz	r0, 25e48 <error@@Base+0xa374>
   25e3e:	mov	r0, r4
   25e40:	blx	4a0c <close@plt+0x4>
   25e44:	mov	r0, r5
   25e46:	pop	{r4, r5, r6, pc}
   25e48:	blx	4f90 <__errno_location@plt>
   25e4c:	mov	r6, r0
   25e4e:	mov	r0, r4
   25e50:	ldr	r4, [r6, #0]
   25e52:	blx	4a0c <close@plt+0x4>
   25e56:	mov	r0, r5
   25e58:	str	r4, [r6, #0]
   25e5a:	pop	{r4, r5, r6, pc}
   25e5c:	mvn.w	r5, #23
   25e60:	b.n	25e44 <error@@Base+0xa370>
   25e62:	nop
   25e64:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   25e68:	mov.w	r2, #420	; 0x1a4
   25e6c:	sub	sp, #8
   25e6e:	mov	r5, r1
   25e70:	movw	r1, #577	; 0x241
   25e74:	mov	r7, r0
   25e76:	blx	4920 <open64@plt>
   25e7a:	ldr.w	r8, [pc, #104]	; 25ee4 <error@@Base+0xa410>
   25e7e:	add	r8, pc
   25e80:	adds	r3, r0, #1
   25e82:	beq.n	25ede <error@@Base+0xa40a>
   25e84:	mov	r4, r0
   25e86:	mov	r0, r5
   25e88:	bl	eb28 <PEM_write_bio_PrivateKey@plt+0x9b2c>
   25e8c:	ldr	r6, [pc, #88]	; (25ee8 <error@@Base+0xa414>)
   25e8e:	mov	r2, r0
   25e90:	mov	r0, r5
   25e92:	str	r2, [sp, #4]
   25e94:	bl	ea04 <PEM_write_bio_PrivateKey@plt+0x9a08>
   25e98:	ldr	r2, [sp, #4]
   25e9a:	mov	r1, r4
   25e9c:	mov	r3, r0
   25e9e:	ldr.w	r0, [r8, r6]
   25ea2:	bl	1e218 <error@@Base+0x2744>
   25ea6:	mov	r3, r0
   25ea8:	mov	r0, r5
   25eaa:	mov	r5, r3
   25eac:	bl	ea04 <PEM_write_bio_PrivateKey@plt+0x9a08>
   25eb0:	cmp	r5, r0
   25eb2:	bne.n	25ec2 <error@@Base+0xa3ee>
   25eb4:	mov	r0, r4
   25eb6:	blx	4a0c <close@plt+0x4>
   25eba:	cbnz	r0, 25ec2 <error@@Base+0xa3ee>
   25ebc:	add	sp, #8
   25ebe:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   25ec2:	blx	4f90 <__errno_location@plt>
   25ec6:	mov	r5, r0
   25ec8:	mov	r0, r4
   25eca:	ldr	r4, [r5, #0]
   25ecc:	blx	4a0c <close@plt+0x4>
   25ed0:	mov	r0, r7
   25ed2:	blx	4798 <unlink@plt>
   25ed6:	mvn.w	r0, #23
   25eda:	str	r4, [r5, #0]
   25edc:	b.n	25ebc <error@@Base+0xa3e8>
   25ede:	mvn.w	r0, #23
   25ee2:	b.n	25ebc <error@@Base+0xa3e8>
   25ee4:	cbnz	r6, 25f58 <error@@Base+0xa484>
   25ee6:	movs	r3, r0
   25ee8:	lsls	r0, r7, #21
   25eea:	movs	r0, r0
   25eec:	push	{r3, lr}
   25eee:	blx	44d4 <_exit@plt>
   25ef2:	nop
   25ef4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25ef8:	sub	sp, #196	; 0xc4
   25efa:	ldr	r6, [r3, #12]
   25efc:	mov	sl, r0
   25efe:	ldr.w	ip, [r3, #8]
   25f02:	ubfx	r0, r6, #8, #20
   25f06:	str	r0, [sp, #8]
   25f08:	lsls	r0, r6, #18
   25f0a:	ldr.w	lr, [r3, #4]
   25f0e:	mov.w	r5, ip, lsl #12
   25f12:	orr.w	r0, r0, ip, lsr #14
   25f16:	ldr.w	ip, [pc, #1832]	; 26640 <error@@Base+0xab6c>
   25f1a:	bic.w	r0, r0, #4227858432	; 0xfc000000
   25f1e:	ldr.w	r6, [pc, #1828]	; 26644 <error@@Base+0xab70>
   25f22:	mov.w	r4, lr, lsl #6
   25f26:	add	ip, pc
   25f28:	str	r2, [sp, #0]
   25f2a:	orr.w	r5, r5, lr, lsr #20
   25f2e:	mov	lr, r2
   25f30:	ldr	r2, [sp, #8]
   25f32:	bic.w	r0, r0, #1032192	; 0xfc000
   25f36:	str	r0, [sp, #28]
   25f38:	bic.w	r5, r5, #4227858432	; 0xfc000000
   25f3c:	ldr.w	r6, [ip, r6]
   25f40:	bic.w	r5, r5, #16128	; 0x3f00
   25f44:	add.w	r2, r2, r2, lsl #2
   25f48:	ldr	r7, [r3, #0]
   25f4a:	ldr	r6, [r6, #0]
   25f4c:	str	r6, [sp, #188]	; 0xbc
   25f4e:	mov.w	r6, #0
   25f52:	str	r2, [sp, #32]
   25f54:	ldr	r2, [r3, #16]
   25f56:	add.w	r6, r5, r5, lsl #2
   25f5a:	orr.w	r4, r4, r7, lsr #26
   25f5e:	str	r6, [sp, #56]	; 0x38
   25f60:	bic.w	r4, r4, #4227858432	; 0xfc000000
   25f64:	add.w	r6, r0, r0, lsl #2
   25f68:	str	r2, [sp, #60]	; 0x3c
   25f6a:	bic.w	r4, r4, #252	; 0xfc
   25f6e:	ldr	r2, [r3, #20]
   25f70:	str	r6, [sp, #48]	; 0x30
   25f72:	bic.w	r6, r7, #4227858432	; 0xfc000000
   25f76:	str	r6, [sp, #40]	; 0x28
   25f78:	add.w	r6, r4, r4, lsl #2
   25f7c:	str	r2, [sp, #64]	; 0x40
   25f7e:	ldr	r2, [r3, #24]
   25f80:	ldr	r3, [r3, #28]
   25f82:	str	r6, [sp, #88]	; 0x58
   25f84:	str	r2, [sp, #68]	; 0x44
   25f86:	str	r3, [sp, #72]	; 0x48
   25f88:	mov	r3, lr
   25f8a:	cmp	r3, #15
   25f8c:	bls.w	2657e <error@@Base+0xaaaa>
   25f90:	movs	r3, #0
   25f92:	str	r3, [sp, #52]	; 0x34
   25f94:	mov	r9, r3
   25f96:	mov	r8, r3
   25f98:	mov	ip, r3
   25f9a:	mov	lr, r3
   25f9c:	str	r3, [sp, #92]	; 0x5c
   25f9e:	str	r3, [sp, #76]	; 0x4c
   25fa0:	str	r3, [sp, #104]	; 0x68
   25fa2:	strd	r3, r3, [sp, #80]	; 0x50
   25fa6:	str	r3, [sp, #96]	; 0x60
   25fa8:	str	r3, [sp, #108]	; 0x6c
   25faa:	str	r3, [sp, #4]
   25fac:	mov	r6, r1
   25fae:	ldr	r7, [r1, #4]
   25fb0:	ldr.w	r2, [r6], #16
   25fb4:	ldr	r0, [sp, #0]
   25fb6:	str	r6, [sp, #100]	; 0x64
   25fb8:	subs	r0, #16
   25fba:	ldr	r6, [r1, #8]
   25fbc:	str	r0, [sp, #0]
   25fbe:	bic.w	r0, r2, #4227858432	; 0xfc000000
   25fc2:	lsrs	r2, r2, #26
   25fc4:	ldr	r1, [r1, #12]
   25fc6:	orr.w	r2, r2, r7, lsl #6
   25fca:	lsrs	r7, r7, #20
   25fcc:	orr.w	r7, r7, r6, lsl #12
   25fd0:	add	lr, r0
   25fd2:	ldr	r0, [sp, #4]
   25fd4:	lsrs	r6, r6, #14
   25fd6:	bic.w	r7, r7, #4227858432	; 0xfc000000
   25fda:	orr.w	r6, r6, r1, lsl #18
   25fde:	add	r7, r0
   25fe0:	lsrs	r1, r1, #8
   25fe2:	bic.w	r2, r2, #4227858432	; 0xfc000000
   25fe6:	bic.w	r6, r6, #4227858432	; 0xfc000000
   25fea:	orr.w	r1, r1, #16777216	; 0x1000000
   25fee:	add	r2, ip
   25ff0:	str	r2, [sp, #16]
   25ff2:	add.w	r2, r6, r8
   25ff6:	str	r2, [sp, #4]
   25ff8:	add.w	r2, r1, r9
   25ffc:	str	r2, [sp, #24]
   25ffe:	ldr	r0, [sp, #40]	; 0x28
   26000:	ldr	r6, [sp, #16]
   26002:	umull	r1, r2, lr, r0
   26006:	strd	r1, r2, [sp, #112]	; 0x70
   2600a:	movs	r1, #0
   2600c:	ldr	r2, [sp, #32]
   2600e:	str	r1, [sp, #152]	; 0x98
   26010:	ldr	r1, [sp, #88]	; 0x58
   26012:	umull	r8, r9, r6, r2
   26016:	ldr	r2, [sp, #56]	; 0x38
   26018:	mov	ip, r2
   2601a:	ldr	r2, [sp, #4]
   2601c:	strd	r8, r9, [sp, #40]	; 0x28
   26020:	umull	fp, ip, r2, ip
   26024:	ldr	r2, [sp, #48]	; 0x30
   26026:	mov	r9, ip
   26028:	mov	r8, fp
   2602a:	umull	fp, ip, r7, r2
   2602e:	ldr	r2, [sp, #24]
   26030:	strd	r8, r9, [sp, #120]	; 0x78
   26034:	umull	r1, r2, r2, r1
   26038:	strd	fp, ip, [sp, #128]	; 0x80
   2603c:	strd	r1, r2, [sp, #136]	; 0x88
   26040:	ldr	r1, [sp, #116]	; 0x74
   26042:	ldr	r2, [sp, #44]	; 0x2c
   26044:	mla	r1, lr, r3, r1
   26048:	str	r1, [sp, #116]	; 0x74
   2604a:	ldr	r1, [sp, #52]	; 0x34
   2604c:	mla	r1, r6, r1, r2
   26050:	ldr	r6, [sp, #4]
   26052:	ldr	r2, [sp, #104]	; 0x68
   26054:	mov	r8, r2
   26056:	ldr	r2, [sp, #140]	; 0x8c
   26058:	str	r1, [sp, #44]	; 0x2c
   2605a:	ldr	r1, [sp, #92]	; 0x5c
   2605c:	mla	r1, r6, r1, r9
   26060:	mov	r9, r2
   26062:	ldr	r2, [sp, #24]
   26064:	mla	r2, r2, r8, r9
   26068:	str	r1, [sp, #124]	; 0x7c
   2606a:	ldr	r1, [sp, #76]	; 0x4c
   2606c:	mla	ip, r7, r1, ip
   26070:	ldr	r1, [sp, #40]	; 0x28
   26072:	str	r2, [sp, #140]	; 0x8c
   26074:	ldr	r2, [sp, #44]	; 0x2c
   26076:	str.w	ip, [sp, #132]	; 0x84
   2607a:	ldrd	fp, ip, [sp, #112]	; 0x70
   2607e:	adds.w	r1, fp, r1
   26082:	adc.w	r8, ip, r2
   26086:	umull	fp, ip, lr, r4
   2608a:	strd	fp, ip, [sp, #112]	; 0x70
   2608e:	ldr	r2, [sp, #120]	; 0x78
   26090:	ldr	r6, [sp, #16]
   26092:	str	r0, [sp, #40]	; 0x28
   26094:	adds	r1, r1, r2
   26096:	ldr	r2, [sp, #4]
   26098:	umull	fp, ip, r6, r0
   2609c:	ldr	r0, [sp, #124]	; 0x7c
   2609e:	adc.w	r8, r8, r0
   260a2:	ldr	r0, [sp, #48]	; 0x30
   260a4:	strd	fp, ip, [sp, #144]	; 0x90
   260a8:	umull	fp, ip, r2, r0
   260ac:	ldr	r2, [sp, #128]	; 0x80
   260ae:	ldr	r0, [sp, #80]	; 0x50
   260b0:	adds	r1, r1, r2
   260b2:	ldr	r2, [sp, #116]	; 0x74
   260b4:	mla	r9, lr, r0, r2
   260b8:	ldr	r2, [sp, #132]	; 0x84
   260ba:	strd	fp, ip, [sp, #120]	; 0x78
   260be:	adc.w	r0, r8, r2
   260c2:	ldr	r2, [sp, #32]
   260c4:	str	r0, [sp, #128]	; 0x80
   260c6:	str.w	r9, [sp, #116]	; 0x74
   260ca:	umull	r8, r9, r7, r2
   260ce:	strd	r8, r9, [sp, #32]
   260d2:	ldrd	r8, r9, [sp, #136]	; 0x88
   260d6:	adds.w	r0, r1, r8
   260da:	ldr	r1, [sp, #148]	; 0x94
   260dc:	str	r0, [sp, #156]	; 0x9c
   260de:	ldr	r0, [sp, #128]	; 0x80
   260e0:	mla	r1, r6, r3, r1
   260e4:	adc.w	r0, r0, r9
   260e8:	str	r0, [sp, #160]	; 0xa0
   260ea:	ldr	r0, [sp, #76]	; 0x4c
   260ec:	str	r1, [sp, #148]	; 0x94
   260ee:	ldr	r1, [sp, #4]
   260f0:	ldrd	r8, r9, [sp, #144]	; 0x90
   260f4:	mla	ip, r1, r0, ip
   260f8:	ldr	r0, [sp, #56]	; 0x38
   260fa:	ldr	r1, [sp, #112]	; 0x70
   260fc:	adds.w	r1, r1, r8
   26100:	str.w	ip, [sp, #124]	; 0x7c
   26104:	mov	ip, r0
   26106:	ldr	r0, [sp, #24]
   26108:	umull	fp, ip, r0, ip
   2610c:	ldr	r0, [sp, #52]	; 0x34
   2610e:	strd	fp, ip, [sp, #128]	; 0x80
   26112:	mov	ip, r0
   26114:	ldr	r0, [sp, #36]	; 0x24
   26116:	mla	r0, r7, ip, r0
   2611a:	str	r0, [sp, #36]	; 0x24
   2611c:	ldr	r0, [sp, #116]	; 0x74
   2611e:	adc.w	ip, r0, r9
   26122:	ldr	r0, [sp, #92]	; 0x5c
   26124:	umull	r8, r9, lr, r5
   26128:	mov	r6, ip
   2612a:	mov	ip, r0
   2612c:	ldr	r0, [sp, #132]	; 0x84
   2612e:	mov	fp, r0
   26130:	ldr	r0, [sp, #24]
   26132:	strd	r8, r9, [sp, #112]	; 0x70
   26136:	ldrd	r8, r9, [sp, #120]	; 0x78
   2613a:	mla	ip, r0, ip, fp
   2613e:	adds.w	r1, r1, r8
   26142:	adc.w	r9, r6, r9
   26146:	ldr	r6, [sp, #16]
   26148:	ldr	r0, [sp, #156]	; 0x9c
   2614a:	str.w	ip, [sp, #132]	; 0x84
   2614e:	lsrs	r0, r0, #26
   26150:	umull	fp, ip, r6, r4
   26154:	mov	r6, r0
   26156:	ldr	r0, [sp, #84]	; 0x54
   26158:	strd	fp, ip, [sp, #136]	; 0x88
   2615c:	mov	ip, r0
   2615e:	ldr	r0, [sp, #116]	; 0x74
   26160:	mla	ip, lr, ip, r0
   26164:	ldr	r0, [sp, #160]	; 0xa0
   26166:	orr.w	r8, r6, r0, lsl #6
   2616a:	mov	r0, r2
   2616c:	str.w	r8, [sp, #144]	; 0x90
   26170:	str.w	ip, [sp, #116]	; 0x74
   26174:	ldrd	fp, ip, [sp, #32]
   26178:	str	r2, [sp, #32]
   2617a:	ldr	r2, [sp, #4]
   2617c:	adds.w	r1, r1, fp
   26180:	adc.w	r9, r9, ip
   26184:	ldr	r6, [sp, #16]
   26186:	umull	fp, ip, r2, r0
   2618a:	ldr	r2, [sp, #80]	; 0x50
   2618c:	ldr	r0, [sp, #160]	; 0xa0
   2618e:	mov	r8, r2
   26190:	ldr	r2, [sp, #140]	; 0x8c
   26192:	strd	fp, ip, [sp, #120]	; 0x78
   26196:	mla	r8, r6, r8, r2
   2619a:	ldrd	fp, ip, [sp, #128]	; 0x80
   2619e:	ldr	r2, [sp, #144]	; 0x90
   261a0:	adds.w	r1, r1, fp
   261a4:	adc.w	r9, r9, ip
   261a8:	adds.w	ip, r1, r2
   261ac:	ldr	r1, [sp, #52]	; 0x34
   261ae:	str.w	r8, [sp, #140]	; 0x8c
   261b2:	mov.w	r8, r0, lsr #26
   261b6:	ldr	r0, [sp, #40]	; 0x28
   261b8:	adc.w	r9, r9, r8
   261bc:	ldr	r2, [sp, #4]
   261be:	mov	r8, r1
   261c0:	ldr	r1, [sp, #124]	; 0x7c
   261c2:	mov	r6, ip
   261c4:	umull	fp, ip, r7, r0
   261c8:	mla	r8, r2, r8, r1
   261cc:	strd	fp, ip, [sp, #144]	; 0x90
   261d0:	mla	ip, r7, r3, ip
   261d4:	str.w	r8, [sp, #124]	; 0x7c
   261d8:	str	r6, [sp, #160]	; 0xa0
   261da:	mov.w	r8, r6, lsr #26
   261de:	ldr	r1, [sp, #48]	; 0x30
   261e0:	ldr	r6, [sp, #24]
   261e2:	str.w	ip, [sp, #148]	; 0x94
   261e6:	umull	r1, r2, r6, r1
   261ea:	ldrd	fp, ip, [sp, #136]	; 0x88
   261ee:	strd	r1, r2, [sp, #128]	; 0x80
   261f2:	orr.w	r1, r8, r9, lsl #6
   261f6:	str	r1, [sp, #164]	; 0xa4
   261f8:	ldr	r1, [sp, #112]	; 0x70
   261fa:	ldr	r2, [sp, #116]	; 0x74
   261fc:	adds.w	r1, r1, fp
   26200:	adc.w	r8, r2, ip
   26204:	ldr	r2, [sp, #120]	; 0x78
   26206:	adds	r1, r1, r2
   26208:	ldr	r2, [sp, #28]
   2620a:	umull	fp, ip, lr, r2
   2620e:	ldr	r2, [sp, #124]	; 0x7c
   26210:	adc.w	r8, r8, r2
   26214:	ldr	r2, [sp, #76]	; 0x4c
   26216:	strd	fp, ip, [sp, #112]	; 0x70
   2621a:	mov	ip, r2
   2621c:	ldr	r2, [sp, #132]	; 0x84
   2621e:	mla	ip, r6, ip, r2
   26222:	ldr	r6, [sp, #16]
   26224:	ldr	r2, [sp, #144]	; 0x90
   26226:	adds	r1, r1, r2
   26228:	ldr	r2, [sp, #148]	; 0x94
   2622a:	str.w	ip, [sp, #132]	; 0x84
   2622e:	adc.w	r8, r8, r2
   26232:	umull	fp, ip, r6, r5
   26236:	ldr	r2, [sp, #4]
   26238:	strd	fp, ip, [sp, #136]	; 0x88
   2623c:	umull	fp, ip, r2, r0
   26240:	ldr	r2, [sp, #128]	; 0x80
   26242:	adds	r1, r1, r2
   26244:	ldr	r2, [sp, #96]	; 0x60
   26246:	mov	r9, r2
   26248:	ldr	r2, [sp, #116]	; 0x74
   2624a:	strd	fp, ip, [sp, #144]	; 0x90
   2624e:	mla	r2, lr, r9, r2
   26252:	str	r2, [sp, #116]	; 0x74
   26254:	ldr	r2, [sp, #132]	; 0x84
   26256:	adc.w	r8, r8, r2
   2625a:	ldr	r2, [sp, #84]	; 0x54
   2625c:	mov	r9, r2
   2625e:	ldr	r2, [sp, #140]	; 0x8c
   26260:	mla	r9, r6, r9, r2
   26264:	ldr	r6, [sp, #164]	; 0xa4
   26266:	str.w	r9, [sp, #140]	; 0x8c
   2626a:	adds.w	r9, r1, r6
   2626e:	umull	r1, r2, r7, r4
   26272:	strd	r1, r2, [sp, #120]	; 0x78
   26276:	mov.w	r1, #0
   2627a:	ldr	r2, [sp, #4]
   2627c:	adc.w	r1, r8, r1
   26280:	mov.w	r8, r9, lsr #26
   26284:	mla	ip, r2, r3, ip
   26288:	str.w	ip, [sp, #148]	; 0x94
   2628c:	ldr	r2, [sp, #32]
   2628e:	ldr	r6, [sp, #80]	; 0x50
   26290:	mov	ip, r2
   26292:	ldr	r2, [sp, #24]
   26294:	umull	fp, ip, r2, ip
   26298:	ldr	r2, [sp, #144]	; 0x90
   2629a:	strd	fp, ip, [sp, #128]	; 0x80
   2629e:	orr.w	ip, r8, r1, lsl #6
   262a2:	ldr	r1, [sp, #124]	; 0x7c
   262a4:	str.w	ip, [sp, #164]	; 0xa4
   262a8:	mla	ip, r7, r6, r1
   262ac:	ldr	r1, [sp, #112]	; 0x70
   262ae:	str.w	ip, [sp, #124]	; 0x7c
   262b2:	ldrd	fp, ip, [sp, #136]	; 0x88
   262b6:	adds.w	r8, r1, fp
   262ba:	ldr	r1, [sp, #116]	; 0x74
   262bc:	adc.w	r1, r1, ip
   262c0:	adds.w	r8, r8, r2
   262c4:	ldr	r2, [sp, #8]
   262c6:	umull	fp, ip, lr, r2
   262ca:	ldr	r2, [sp, #148]	; 0x94
   262cc:	adc.w	r1, r2, r1
   262d0:	ldr	r2, [sp, #52]	; 0x34
   262d2:	strd	fp, ip, [sp, #112]	; 0x70
   262d6:	mov	ip, r2
   262d8:	ldr	r2, [sp, #132]	; 0x84
   262da:	mov	fp, r2
   262dc:	ldr	r2, [sp, #24]
   262de:	mla	ip, r2, ip, fp
   262e2:	ldr	r2, [sp, #120]	; 0x78
   262e4:	adds.w	r8, r8, r2
   262e8:	ldr	r2, [sp, #16]
   262ea:	str.w	ip, [sp, #132]	; 0x84
   262ee:	mov	ip, r2
   262f0:	ldr	r2, [sp, #28]
   262f2:	umull	fp, ip, ip, r2
   262f6:	ldr	r2, [sp, #124]	; 0x7c
   262f8:	adc.w	r1, r2, r1
   262fc:	ldr	r2, [sp, #108]	; 0x6c
   262fe:	strd	fp, ip, [sp, #136]	; 0x88
   26302:	mov	ip, r2
   26304:	ldr	r2, [sp, #116]	; 0x74
   26306:	mla	ip, lr, ip, r2
   2630a:	ldr	r2, [sp, #128]	; 0x80
   2630c:	adds.w	r8, r8, r2
   26310:	ldr	r2, [sp, #4]
   26312:	str.w	ip, [sp, #116]	; 0x74
   26316:	umull	fp, ip, r2, r4
   2631a:	ldr	r2, [sp, #132]	; 0x84
   2631c:	adc.w	r1, r2, r1
   26320:	ldr	r2, [sp, #96]	; 0x60
   26322:	strd	fp, ip, [sp, #120]	; 0x78
   26326:	mov	ip, r2
   26328:	ldr	r2, [sp, #140]	; 0x8c
   2632a:	mov	lr, r2
   2632c:	ldr	r2, [sp, #16]
   2632e:	mla	ip, r2, ip, lr
   26332:	ldr	r2, [sp, #164]	; 0xa4
   26334:	adds.w	r8, r8, r2
   26338:	mov.w	r2, #0
   2633c:	adc.w	r1, r2, r1
   26340:	ldr	r2, [sp, #124]	; 0x7c
   26342:	str.w	ip, [sp, #140]	; 0x8c
   26346:	mov	lr, r2
   26348:	ldr	r2, [sp, #4]
   2634a:	umull	fp, ip, r7, r5
   2634e:	mla	r6, r2, r6, lr
   26352:	mov.w	r2, r8, lsr #26
   26356:	orr.w	r2, r2, r1, lsl #6
   2635a:	str	r2, [sp, #144]	; 0x90
   2635c:	bic.w	r8, r8, #4227858432	; 0xfc000000
   26360:	strd	fp, ip, [sp, #128]	; 0x80
   26364:	str	r6, [sp, #124]	; 0x7c
   26366:	mov	r6, r0
   26368:	ldr	r0, [sp, #24]
   2636a:	umull	fp, ip, r0, r6
   2636e:	ldr	r0, [sp, #84]	; 0x54
   26370:	ldr	r6, [sp, #132]	; 0x84
   26372:	mla	r6, r7, r0, r6
   26376:	strd	fp, ip, [sp, #16]
   2637a:	ldrd	r0, r1, [sp, #112]	; 0x70
   2637e:	ldrd	fp, ip, [sp, #136]	; 0x88
   26382:	str	r6, [sp, #132]	; 0x84
   26384:	adds.w	r6, r0, fp
   26388:	adc.w	r7, r1, ip
   2638c:	ldrd	fp, ip, [sp, #120]	; 0x78
   26390:	ldr	r0, [sp, #156]	; 0x9c
   26392:	adds.w	r6, r6, fp
   26396:	mov	r1, ip
   26398:	adc.w	r7, r1, r7
   2639c:	bic.w	r1, r0, #4227858432	; 0xfc000000
   263a0:	ldrd	r0, r2, [sp, #20]
   263a4:	ldrd	fp, ip, [sp, #128]	; 0x80
   263a8:	mla	r0, r2, r3, r0
   263ac:	adds.w	r6, r6, fp
   263b0:	ldr	r2, [sp, #144]	; 0x90
   263b2:	str	r0, [sp, #20]
   263b4:	mov	r0, ip
   263b6:	adc.w	r7, r0, r7
   263ba:	ldr	r0, [sp, #160]	; 0xa0
   263bc:	bic.w	ip, r0, #4227858432	; 0xfc000000
   263c0:	bic.w	r0, r9, #4227858432	; 0xfc000000
   263c4:	str	r0, [sp, #4]
   263c6:	ldr	r0, [sp, #16]
   263c8:	adds	r6, r6, r0
   263ca:	ldr	r0, [sp, #20]
   263cc:	adc.w	r7, r0, r7
   263d0:	adds	r6, r6, r2
   263d2:	mov.w	r2, #0
   263d6:	adc.w	r7, r2, r7
   263da:	bic.w	r9, r6, #4227858432	; 0xfc000000
   263de:	ldr	r2, [sp, #0]
   263e0:	lsrs	r6, r6, #26
   263e2:	orr.w	r6, r6, r7, lsl #6
   263e6:	cmp	r2, #15
   263e8:	add.w	r6, r6, r6, lsl #2
   263ec:	add.w	lr, r6, r1
   263f0:	ldr	r1, [sp, #100]	; 0x64
   263f2:	bhi.w	25fac <error@@Base+0xa4d8>
   263f6:	ldr	r3, [sp, #0]
   263f8:	cmp	r3, #0
   263fa:	bne.w	26594 <error@@Base+0xaac0>
   263fe:	ldr	r3, [sp, #60]	; 0x3c
   26400:	add.w	ip, ip, lr, lsr #26
   26404:	bic.w	r5, ip, #4227858432	; 0xfc000000
   26408:	movs	r2, #0
   2640a:	bic.w	lr, lr, #4227858432	; 0xfc000000
   2640e:	movs	r4, #0
   26410:	mov	r1, r3
   26412:	ldr	r3, [sp, #4]
   26414:	strd	r1, r2, [sp, #8]
   26418:	add.w	ip, r3, ip, lsr #26
   2641c:	ldr	r1, [sp, #64]	; 0x40
   2641e:	bic.w	r3, ip, #4227858432	; 0xfc000000
   26422:	add.w	r8, r8, ip, lsr #26
   26426:	bic.w	fp, r8, #4227858432	; 0xfc000000
   2642a:	mov	r0, r3
   2642c:	add.w	r9, r9, r8, lsr #26
   26430:	mov	r3, r1
   26432:	bic.w	r2, r9, #4227858432	; 0xfc000000
   26436:	orr.w	r7, r9, #4227858432	; 0xfc000000
   2643a:	mov.w	r9, r9, lsr #26
   2643e:	str	r2, [sp, #4]
   26440:	strd	r3, r4, [sp, #16]
   26444:	add.w	r9, r9, r9, lsl #2
   26448:	add	lr, r9
   2644a:	bic.w	r8, lr, #4227858432	; 0xfc000000
   2644e:	add.w	r2, r8, #5
   26452:	add.w	r5, r5, lr, lsr #26
   26456:	add.w	r6, r5, r2, lsr #26
   2645a:	add.w	r4, r0, r6, lsr #26
   2645e:	add.w	r3, fp, r4, lsr #26
   26462:	add.w	r7, r7, r3, lsr #26
   26466:	lsrs	r1, r7, #31
   26468:	add.w	ip, r1, #4294967295	; 0xffffffff
   2646c:	negs	r1, r1
   2646e:	and.w	r2, r2, ip
   26472:	and.w	r8, r1, r8
   26476:	bic.w	r2, r2, #4227858432	; 0xfc000000
   2647a:	and.w	r6, r6, ip
   2647e:	orr.w	r8, r2, r8
   26482:	ldr	r2, [sp, #4]
   26484:	bic.w	r6, r6, #4227858432	; 0xfc000000
   26488:	and.w	r3, r3, ip
   2648c:	ands	r5, r1
   2648e:	and.w	lr, r1, r0
   26492:	orrs	r5, r6
   26494:	and.w	r0, fp, r1
   26498:	bic.w	r3, r3, #4227858432	; 0xfc000000
   2649c:	ands	r1, r2
   2649e:	and.w	r7, r7, ip
   264a2:	orr.w	r6, r3, r0
   264a6:	orrs	r7, r1
   264a8:	ldrd	r0, r1, [sp, #8]
   264ac:	orr.w	r8, r8, r5, lsl #26
   264b0:	and.w	r4, r4, ip
   264b4:	adds.w	r0, r0, r8
   264b8:	bic.w	r4, r4, #4227858432	; 0xfc000000
   264bc:	adc.w	r1, r1, #0
   264c0:	orr.w	r4, r4, lr
   264c4:	ldrd	r8, r9, [sp, #16]
   264c8:	lsls	r2, r6, #14
   264ca:	mov	ip, r1
   264cc:	ldr	r1, [sp, #68]	; 0x44
   264ce:	lsls	r3, r4, #20
   264d0:	orr.w	r2, r2, r4, lsr #12
   264d4:	orr.w	r5, r3, r5, lsr #6
   264d8:	lsrs	r3, r6, #18
   264da:	adds.w	r8, r8, r5
   264de:	mov	r4, r1
   264e0:	ldr	r1, [sp, #72]	; 0x48
   264e2:	adc.w	r9, r9, #0
   264e6:	orr.w	r3, r3, r7, lsl #8
   264ea:	adds	r4, r4, r2
   264ec:	ldr	r2, [sp, #0]
   264ee:	mov.w	r5, #0
   264f2:	adc.w	r5, r5, #0
   264f6:	adds	r6, r1, r3
   264f8:	adds.w	r1, ip, r8
   264fc:	mov	fp, r0
   264fe:	adc.w	r3, r2, r9
   26502:	strb.w	r0, [sl]
   26506:	adds	r0, r3, r4
   26508:	strb.w	r1, [sl, #4]
   2650c:	adc.w	r3, r2, r5
   26510:	strb.w	r0, [sl, #8]
   26514:	adds	r6, r3, r6
   26516:	lsrs	r2, r0, #8
   26518:	strb.w	r2, [sl, #9]
   2651c:	lsrs	r3, r0, #16
   2651e:	lsrs	r2, r6, #16
   26520:	strb.w	r2, [sl, #14]
   26524:	lsrs	r2, r1, #8
   26526:	strb.w	r2, [sl, #5]
   2652a:	mov.w	r2, fp, lsr #8
   2652e:	strb.w	r2, [sl, #1]
   26532:	ldr	r2, [pc, #276]	; (26648 <error@@Base+0xab74>)
   26534:	lsrs	r5, r6, #8
   26536:	strb.w	r3, [sl, #10]
   2653a:	lsrs	r3, r1, #16
   2653c:	strb.w	r3, [sl, #6]
   26540:	mov.w	r3, fp, lsr #16
   26544:	strb.w	r3, [sl, #2]
   26548:	add	r2, pc
   2654a:	ldr	r3, [pc, #248]	; (26644 <error@@Base+0xab70>)
   2654c:	lsrs	r4, r0, #24
   2654e:	strb.w	r6, [sl, #12]
   26552:	lsrs	r1, r1, #24
   26554:	strb.w	r5, [sl, #13]
   26558:	lsrs	r6, r6, #24
   2655a:	strb.w	r4, [sl, #11]
   2655e:	mov.w	r0, fp, lsr #24
   26562:	strb.w	r6, [sl, #15]
   26566:	strb.w	r1, [sl, #7]
   2656a:	strb.w	r0, [sl, #3]
   2656e:	ldr	r3, [r2, r3]
   26570:	ldr	r2, [r3, #0]
   26572:	ldr	r3, [sp, #188]	; 0xbc
   26574:	eors	r2, r3
   26576:	bne.n	2663a <error@@Base+0xab66>
   26578:	add	sp, #196	; 0xc4
   2657a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2657e:	ldr	r3, [sp, #0]
   26580:	mov.w	r9, #0
   26584:	mov	r8, r9
   26586:	mov	ip, r9
   26588:	mov	lr, r9
   2658a:	str.w	r9, [sp, #4]
   2658e:	cmp	r3, #0
   26590:	beq.w	263fe <error@@Base+0xa92a>
   26594:	ldr	r6, [sp, #0]
   26596:	subs	r3, r1, #1
   26598:	ldr	r0, [sp, #28]
   2659a:	add.w	r2, sp, #171	; 0xab
   2659e:	subs	r7, r6, #1
   265a0:	add	r7, r1
   265a2:	mov	fp, r6
   265a4:	ldrb.w	r6, [r3, #1]!
   265a8:	cmp	r3, r7
   265aa:	strb.w	r6, [r2, #1]!
   265ae:	bne.n	265a4 <error@@Base+0xaad0>
   265b0:	add	r2, sp, #192	; 0xc0
   265b2:	str	r0, [sp, #28]
   265b4:	mov	r0, fp
   265b6:	adds	r3, r0, #1
   265b8:	add	r2, fp
   265ba:	cmp	r3, #15
   265bc:	mov.w	r6, #1
   265c0:	str.w	fp, [sp]
   265c4:	strb.w	r6, [r2, #-20]
   265c8:	bhi.n	265e2 <error@@Base+0xab0e>
   265ca:	ldr	r0, [sp, #0]
   265cc:	add	r2, sp, #172	; 0xac
   265ce:	add.w	r3, sp, #187	; 0xbb
   265d2:	movs	r6, #0
   265d4:	add	r2, r0
   265d6:	ldr	r0, [sp, #28]
   265d8:	strb.w	r6, [r2, #1]!
   265dc:	cmp	r2, r3
   265de:	bne.n	265d8 <error@@Base+0xab04>
   265e0:	str	r0, [sp, #28]
   265e2:	ldr	r6, [sp, #176]	; 0xb0
   265e4:	movs	r3, #0
   265e6:	ldr	r2, [sp, #172]	; 0xac
   265e8:	str	r1, [sp, #100]	; 0x64
   265ea:	ldr	r1, [sp, #180]	; 0xb4
   265ec:	bic.w	fp, r2, #4227858432	; 0xfc000000
   265f0:	lsrs	r7, r6, #20
   265f2:	lsrs	r2, r2, #26
   265f4:	orr.w	r2, r2, r6, lsl #6
   265f8:	add	lr, fp
   265fa:	lsrs	r6, r1, #14
   265fc:	orr.w	r7, r7, r1, lsl #12
   26600:	ldr	r1, [sp, #184]	; 0xb8
   26602:	bic.w	r2, r2, #4227858432	; 0xfc000000
   26606:	add	r2, ip
   26608:	str	r2, [sp, #16]
   2660a:	ldr	r2, [sp, #4]
   2660c:	bic.w	r7, r7, #4227858432	; 0xfc000000
   26610:	orr.w	r6, r6, r1, lsl #18
   26614:	str	r3, [sp, #52]	; 0x34
   26616:	bic.w	r6, r6, #4227858432	; 0xfc000000
   2661a:	add	r7, r2
   2661c:	str	r3, [sp, #92]	; 0x5c
   2661e:	add.w	r2, r6, r8
   26622:	str	r3, [sp, #76]	; 0x4c
   26624:	str	r2, [sp, #4]
   26626:	add.w	r2, r9, r1, lsr #8
   2662a:	str	r3, [sp, #104]	; 0x68
   2662c:	str	r2, [sp, #24]
   2662e:	strd	r3, r3, [sp, #80]	; 0x50
   26632:	str	r3, [sp, #96]	; 0x60
   26634:	str	r3, [sp, #108]	; 0x6c
   26636:	str	r3, [sp, #0]
   26638:	b.n	25ffe <error@@Base+0xa52a>
   2663a:	blx	4b40 <__stack_chk_fail@plt>
   2663e:	nop
   26640:	cbnz	r6, 2668a <error@@Base+0xabb6>
   26642:	movs	r3, r0
   26644:	lsls	r4, r2, #22
   26646:	movs	r0, r0
   26648:	push	{r2, r3, r4, r5, r6, r7}
   2664a:	movs	r3, r0
   2664c:	ldr	r3, [r1, #0]
   2664e:	cmp.w	r2, #256	; 0x100
   26652:	str	r3, [r0, #16]
   26654:	ldr	r3, [r1, #4]
   26656:	str	r3, [r0, #20]
   26658:	ldr	r3, [r1, #8]
   2665a:	str	r3, [r0, #24]
   2665c:	ldr	r3, [r1, #12]
   2665e:	str	r3, [r0, #28]
   26660:	beq.n	2668a <error@@Base+0xabb6>
   26662:	ldr	r3, [pc, #48]	; (26694 <error@@Base+0xabc0>)
   26664:	add	r3, pc
   26666:	adds	r3, #16
   26668:	ldr	r2, [r1, #0]
   2666a:	str	r2, [r0, #32]
   2666c:	ldr	r2, [r1, #4]
   2666e:	str	r2, [r0, #36]	; 0x24
   26670:	ldr	r2, [r1, #8]
   26672:	str	r2, [r0, #40]	; 0x28
   26674:	ldr	r2, [r1, #12]
   26676:	str	r2, [r0, #44]	; 0x2c
   26678:	ldr	r2, [r3, #0]
   2667a:	str	r2, [r0, #0]
   2667c:	ldr	r2, [r3, #4]
   2667e:	str	r2, [r0, #4]
   26680:	ldr	r2, [r3, #8]
   26682:	str	r2, [r0, #8]
   26684:	ldr	r3, [r3, #12]
   26686:	str	r3, [r0, #12]
   26688:	bx	lr
   2668a:	ldr	r3, [pc, #12]	; (26698 <error@@Base+0xabc4>)
   2668c:	adds	r1, #16
   2668e:	add	r3, pc
   26690:	b.n	26668 <error@@Base+0xab94>
   26692:	nop
   26694:	b.n	26790 <error@@Base+0xacbc>
   26696:	movs	r0, r0
   26698:	b.n	26740 <error@@Base+0xac6c>
   2669a:	movs	r0, r0
   2669c:	cbz	r2, 266b0 <error@@Base+0xabdc>
   2669e:	ldr	r3, [r2, #0]
   266a0:	str	r3, [r0, #48]	; 0x30
   266a2:	ldr	r2, [r2, #4]
   266a4:	str	r2, [r0, #52]	; 0x34
   266a6:	ldr	r3, [r1, #0]
   266a8:	str	r3, [r0, #56]	; 0x38
   266aa:	ldr	r3, [r1, #4]
   266ac:	str	r3, [r0, #60]	; 0x3c
   266ae:	bx	lr
   266b0:	str	r2, [r0, #48]	; 0x30
   266b2:	b.n	266a4 <error@@Base+0xabd0>
   266b4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   266b8:	sub	sp, #204	; 0xcc
   266ba:	str	r1, [sp, #36]	; 0x24
   266bc:	ldr.w	r1, [pc, #1420]	; 26c4c <error@@Base+0xb178>
   266c0:	str	r2, [sp, #20]
   266c2:	ldr.w	r2, [pc, #1420]	; 26c50 <error@@Base+0xb17c>
   266c6:	add	r1, pc
   266c8:	str	r0, [sp, #116]	; 0x74
   266ca:	ldr	r2, [r1, r2]
   266cc:	ldr	r2, [r2, #0]
   266ce:	str	r2, [sp, #196]	; 0xc4
   266d0:	mov.w	r2, #0
   266d4:	str	r3, [sp, #120]	; 0x78
   266d6:	cmp	r3, #0
   266d8:	beq.w	26c30 <error@@Base+0xb15c>
   266dc:	mov	r1, r3
   266de:	mov	r3, r0
   266e0:	ldr	r2, [r3, #0]
   266e2:	ldr	r0, [r0, #48]	; 0x30
   266e4:	str	r1, [sp, #40]	; 0x28
   266e6:	str	r2, [sp, #52]	; 0x34
   266e8:	movs	r2, #0
   266ea:	str	r2, [sp, #112]	; 0x70
   266ec:	ldr	r2, [r3, #4]
   266ee:	str	r0, [sp, #124]	; 0x7c
   266f0:	str	r0, [sp, #44]	; 0x2c
   266f2:	str	r2, [sp, #56]	; 0x38
   266f4:	ldr	r2, [r3, #8]
   266f6:	str	r2, [sp, #60]	; 0x3c
   266f8:	ldr	r2, [r3, #12]
   266fa:	str	r2, [sp, #64]	; 0x40
   266fc:	ldr	r2, [r3, #16]
   266fe:	str	r2, [sp, #68]	; 0x44
   26700:	ldr	r2, [r3, #20]
   26702:	str	r2, [sp, #72]	; 0x48
   26704:	ldr	r2, [r3, #24]
   26706:	str	r2, [sp, #76]	; 0x4c
   26708:	ldr	r2, [r3, #28]
   2670a:	str	r2, [sp, #80]	; 0x50
   2670c:	ldr	r2, [r3, #32]
   2670e:	str	r2, [sp, #84]	; 0x54
   26710:	ldr	r2, [r3, #36]	; 0x24
   26712:	str	r2, [sp, #88]	; 0x58
   26714:	ldr	r2, [r3, #40]	; 0x28
   26716:	str	r2, [sp, #92]	; 0x5c
   26718:	ldr	r2, [r3, #44]	; 0x2c
   2671a:	str	r2, [sp, #96]	; 0x60
   2671c:	ldr	r2, [r3, #52]	; 0x34
   2671e:	str	r2, [sp, #48]	; 0x30
   26720:	ldr	r2, [r3, #56]	; 0x38
   26722:	str	r2, [sp, #100]	; 0x64
   26724:	ldr	r3, [r3, #60]	; 0x3c
   26726:	str	r3, [sp, #104]	; 0x68
   26728:	ldr	r3, [sp, #40]	; 0x28
   2672a:	cmp	r3, #63	; 0x3f
   2672c:	bls.w	26bd4 <error@@Base+0xb100>
   26730:	ldr	r2, [sp, #48]	; 0x30
   26732:	movs	r1, #10
   26734:	ldr	r3, [sp, #104]	; 0x68
   26736:	ldrd	r7, r6, [sp, #92]	; 0x5c
   2673a:	str	r2, [sp, #32]
   2673c:	ldr	r2, [sp, #76]	; 0x4c
   2673e:	str	r3, [sp, #16]
   26740:	ldr	r3, [sp, #80]	; 0x50
   26742:	ldrd	lr, ip, [sp, #84]	; 0x54
   26746:	mov	r4, r2
   26748:	ldrd	r9, r8, [sp, #60]	; 0x3c
   2674c:	str	r3, [sp, #0]
   2674e:	str	r1, [sp, #28]
   26750:	strd	r7, r6, [sp, #4]
   26754:	mov	r7, r4
   26756:	ldr	r0, [sp, #100]	; 0x64
   26758:	ldr	r5, [sp, #44]	; 0x2c
   2675a:	ldrd	r2, r3, [sp, #68]	; 0x44
   2675e:	ldrd	fp, sl, [sp, #52]	; 0x34
   26762:	ldr	r1, [sp, #16]
   26764:	ldr	r4, [sp, #32]
   26766:	str.w	ip, [sp, #24]
   2676a:	mov	ip, r8
   2676c:	str.w	lr, [sp, #12]
   26770:	add.w	r8, r9, r7
   26774:	add	fp, r2
   26776:	eor.w	r0, r8, r0
   2677a:	eor.w	r5, fp, r5
   2677e:	add	sl, r3
   26780:	ldr	r6, [sp, #0]
   26782:	mov.w	r0, r0, ror #16
   26786:	str	r0, [sp, #16]
   26788:	ldr	r0, [sp, #12]
   2678a:	mov.w	r5, r5, ror #16
   2678e:	eor.w	r4, sl, r4
   26792:	add	ip, r6
   26794:	add	r0, r5
   26796:	str	r0, [sp, #12]
   26798:	ldr	r0, [sp, #24]
   2679a:	mov.w	r4, r4, ror #16
   2679e:	str	r4, [sp, #24]
   267a0:	eor.w	r1, ip, r1
   267a4:	mov	r9, r0
   267a6:	ldr	r0, [sp, #8]
   267a8:	add	r9, r4
   267aa:	ldr	r4, [sp, #4]
   267ac:	mov.w	r1, r1, ror #16
   267b0:	mov	lr, r0
   267b2:	ldr	r0, [sp, #12]
   267b4:	mov	r6, r4
   267b6:	ldr	r4, [sp, #16]
   267b8:	add	lr, r1
   267ba:	add	r6, r4
   267bc:	eor.w	r4, r0, r2
   267c0:	eor.w	r0, r9, r3
   267c4:	ldr	r3, [sp, #0]
   267c6:	str	r6, [sp, #8]
   267c8:	eors	r7, r6
   267ca:	mov.w	r0, r0, ror #20
   267ce:	eor.w	r6, lr, r3
   267d2:	ldr	r3, [sp, #24]
   267d4:	add	sl, r0
   267d6:	mov.w	r4, r4, ror #20
   267da:	ldr	r2, [sp, #16]
   267dc:	add	fp, r4
   267de:	eor.w	r3, r3, sl
   267e2:	eor.w	r5, r5, fp
   267e6:	mov.w	r7, r7, ror #20
   267ea:	mov.w	r3, r3, ror #24
   267ee:	str	r3, [sp, #4]
   267f0:	ldr	r3, [sp, #12]
   267f2:	mov.w	r5, r5, ror #24
   267f6:	add	r8, r7
   267f8:	mov.w	r6, r6, ror #20
   267fc:	add	r3, r5
   267fe:	str	r3, [sp, #0]
   26800:	ldr	r3, [sp, #4]
   26802:	eor.w	r2, r2, r8
   26806:	add	ip, r6
   26808:	add	r9, r3
   2680a:	ldr	r3, [sp, #8]
   2680c:	mov.w	r2, r2, ror #24
   26810:	eor.w	r1, r1, ip
   26814:	add	r3, r2
   26816:	str	r3, [sp, #12]
   26818:	ldr	r3, [sp, #0]
   2681a:	mov.w	r1, r1, ror #24
   2681e:	add	lr, r1
   26820:	eor.w	r0, r0, r9
   26824:	eors	r4, r3
   26826:	eor.w	r6, r6, lr
   2682a:	ldr	r3, [sp, #12]
   2682c:	mov.w	r4, r4, ror #25
   26830:	mov.w	r6, r6, ror #25
   26834:	add	ip, r4
   26836:	eors	r7, r3
   26838:	eor.w	r2, r2, ip
   2683c:	mov.w	r3, r0, ror #25
   26840:	add	r8, r6
   26842:	add	fp, r3
   26844:	mov.w	r2, r2, ror #16
   26848:	eor.w	r1, r1, fp
   2684c:	ldr	r0, [sp, #4]
   2684e:	mov.w	r7, r7, ror #25
   26852:	str	r3, [sp, #8]
   26854:	mov	r3, r8
   26856:	str.w	r8, [sp, #24]
   2685a:	add.w	r8, r9, r2
   2685e:	str	r2, [sp, #32]
   26860:	mov.w	r1, r1, ror #16
   26864:	ldr	r2, [sp, #12]
   26866:	add	sl, r7
   26868:	eors	r0, r3
   2686a:	eor.w	r5, r5, sl
   2686e:	add	r2, r1
   26870:	str.w	r8, [sp, #4]
   26874:	mov.w	r3, r0, ror #16
   26878:	mov.w	r5, r5, ror #16
   2687c:	mov	r0, r2
   2687e:	ldr	r2, [sp, #0]
   26880:	add	lr, r5
   26882:	str	r0, [sp, #16]
   26884:	add	r2, r3
   26886:	str.w	lr, [sp, #12]
   2688a:	str	r2, [sp, #0]
   2688c:	mov	r2, r8
   2688e:	eors	r4, r2
   26890:	mov	r2, r0
   26892:	ldr	r0, [sp, #8]
   26894:	eors	r0, r2
   26896:	mov	r2, lr
   26898:	eors	r7, r2
   2689a:	ldr	r2, [sp, #0]
   2689c:	mov.w	r8, r0, ror #20
   268a0:	eor.w	r9, r6, r2
   268a4:	ldr	r2, [sp, #24]
   268a6:	mov.w	lr, r7, ror #20
   268aa:	mov.w	r6, r4, ror #20
   268ae:	mov.w	r7, r9, ror #20
   268b2:	add	ip, r6
   268b4:	add.w	r9, r2, r7
   268b8:	ldr	r2, [sp, #32]
   268ba:	add	fp, r8
   268bc:	eor.w	r3, r3, r9
   268c0:	eor.w	r2, r2, ip
   268c4:	eor.w	r1, r1, fp
   268c8:	add	sl, lr
   268ca:	mov.w	r4, r3, ror #24
   268ce:	mov.w	r0, r2, ror #24
   268d2:	ldr	r2, [sp, #4]
   268d4:	eor.w	r5, r5, sl
   268d8:	mov.w	r1, r1, ror #24
   268dc:	adds	r3, r2, r0
   268de:	ldr	r2, [sp, #16]
   268e0:	mov.w	r5, r5, ror #24
   268e4:	str	r3, [sp, #24]
   268e6:	add	r2, r1
   268e8:	str	r2, [sp, #4]
   268ea:	ldr	r2, [sp, #12]
   268ec:	add	r2, r5
   268ee:	str	r2, [sp, #8]
   268f0:	ldr	r2, [sp, #0]
   268f2:	add	r2, r4
   268f4:	str	r2, [sp, #12]
   268f6:	eor.w	r2, r6, r3
   268fa:	ldr	r3, [sp, #4]
   268fc:	eor.w	r8, r8, r3
   26900:	ldr	r3, [sp, #8]
   26902:	mov.w	r2, r2, ror #25
   26906:	eor.w	lr, lr, r3
   2690a:	ldr	r3, [sp, #12]
   2690c:	eor.w	r6, r7, r3
   26910:	mov.w	r3, r8, ror #25
   26914:	mov.w	r7, lr, ror #25
   26918:	mov.w	r6, r6, ror #25
   2691c:	str	r6, [sp, #0]
   2691e:	ldr	r6, [sp, #28]
   26920:	subs	r6, #1
   26922:	str	r6, [sp, #28]
   26924:	bne.w	26770 <error@@Base+0xac9c>
   26928:	str	r1, [sp, #16]
   2692a:	mov	r8, ip
   2692c:	ldr	r1, [sp, #36]	; 0x24
   2692e:	ldrd	r6, lr, [sp, #8]
   26932:	str	r7, [sp, #28]
   26934:	ldr	r1, [r1, #0]
   26936:	str	r4, [sp, #32]
   26938:	ldr	r7, [sp, #4]
   2693a:	str	r1, [sp, #8]
   2693c:	ldr	r1, [sp, #52]	; 0x34
   2693e:	ldr.w	ip, [sp, #24]
   26942:	add	fp, r1
   26944:	ldr	r1, [sp, #36]	; 0x24
   26946:	ldr	r1, [r1, #4]
   26948:	str	r1, [sp, #108]	; 0x6c
   2694a:	ldr	r1, [sp, #56]	; 0x38
   2694c:	add	sl, r1
   2694e:	ldr	r1, [sp, #60]	; 0x3c
   26950:	add	r9, r1
   26952:	ldr	r1, [sp, #64]	; 0x40
   26954:	add	r8, r1
   26956:	ldr	r1, [sp, #68]	; 0x44
   26958:	add	r2, r1
   2695a:	ldr	r1, [sp, #72]	; 0x48
   2695c:	add	r3, r1
   2695e:	ldr	r1, [sp, #28]
   26960:	mov	r4, r1
   26962:	ldr	r1, [sp, #76]	; 0x4c
   26964:	add	r4, r1
   26966:	ldr	r1, [sp, #0]
   26968:	str	r4, [sp, #4]
   2696a:	mov	r4, r1
   2696c:	ldr	r1, [sp, #80]	; 0x50
   2696e:	add	r4, r1
   26970:	ldr	r1, [sp, #84]	; 0x54
   26972:	str	r4, [sp, #0]
   26974:	add	lr, r1
   26976:	ldr	r1, [sp, #88]	; 0x58
   26978:	add	ip, r1
   2697a:	ldr	r1, [sp, #92]	; 0x5c
   2697c:	add	r7, r1
   2697e:	ldr	r1, [sp, #96]	; 0x60
   26980:	add	r6, r1
   26982:	ldr	r1, [sp, #44]	; 0x2c
   26984:	adds	r5, r1, r5
   26986:	str	r5, [sp, #12]
   26988:	ldr	r5, [sp, #48]	; 0x30
   2698a:	ldr	r4, [sp, #32]
   2698c:	ldr	r1, [sp, #16]
   2698e:	add	r4, r5
   26990:	ldr	r5, [sp, #100]	; 0x64
   26992:	str	r4, [sp, #24]
   26994:	adds	r0, r5, r0
   26996:	ldr	r5, [sp, #36]	; 0x24
   26998:	str	r0, [sp, #28]
   2699a:	ldr	r0, [sp, #104]	; 0x68
   2699c:	ldr	r4, [r5, #8]
   2699e:	add	r0, r1
   269a0:	str	r0, [sp, #32]
   269a2:	ldr	r0, [sp, #8]
   269a4:	eor.w	r9, r4, r9
   269a8:	ldr	r1, [r5, #12]
   269aa:	eor.w	fp, r0, fp
   269ae:	ldr	r4, [r5, #20]
   269b0:	ldr	r0, [sp, #108]	; 0x6c
   269b2:	eor.w	r8, r1, r8
   269b6:	eors	r3, r4
   269b8:	ldr	r1, [r5, #24]
   269ba:	eor.w	sl, r0, sl
   269be:	ldr	r4, [sp, #4]
   269c0:	ldr	r0, [r5, #16]
   269c2:	eors	r1, r4
   269c4:	ldr	r4, [sp, #0]
   269c6:	eors	r2, r0
   269c8:	ldr	r0, [r5, #28]
   269ca:	str	r1, [sp, #8]
   269cc:	eors	r4, r0
   269ce:	ldr	r1, [r5, #32]
   269d0:	ldr	r0, [r5, #36]	; 0x24
   269d2:	eor.w	lr, r1, lr
   269d6:	ldr	r1, [r5, #40]	; 0x28
   269d8:	eor.w	ip, r0, ip
   269dc:	ldr	r0, [r5, #44]	; 0x2c
   269de:	eors	r7, r1
   269e0:	ldr	r1, [r5, #48]	; 0x30
   269e2:	eors	r0, r6
   269e4:	ldr	r6, [sp, #12]
   269e6:	str	r0, [sp, #0]
   269e8:	eors	r6, r1
   269ea:	ldr	r0, [r5, #52]	; 0x34
   269ec:	str	r6, [sp, #12]
   269ee:	ldr	r6, [sp, #24]
   269f0:	ldr	r1, [r5, #56]	; 0x38
   269f2:	eors	r6, r0
   269f4:	ldr	r0, [r5, #60]	; 0x3c
   269f6:	str	r6, [sp, #16]
   269f8:	ldr	r5, [sp, #28]
   269fa:	eor.w	r6, r1, r5
   269fe:	ldr	r1, [sp, #44]	; 0x2c
   26a00:	ldr	r5, [sp, #32]
   26a02:	adds	r1, #1
   26a04:	str	r1, [sp, #44]	; 0x2c
   26a06:	eor.w	r0, r0, r5
   26a0a:	ldr	r5, [sp, #8]
   26a0c:	it	eq
   26a0e:	ldreq	r1, [sp, #48]	; 0x30
   26a10:	str	r0, [sp, #4]
   26a12:	uxtb.w	r0, fp
   26a16:	it	eq
   26a18:	addeq	r1, #1
   26a1a:	str	r0, [sp, #28]
   26a1c:	it	eq
   26a1e:	streq	r1, [sp, #48]	; 0x30
   26a20:	mov.w	r0, fp, lsr #16
   26a24:	ldr	r1, [sp, #20]
   26a26:	str	r6, [sp, #24]
   26a28:	mov.w	r6, fp, lsr #8
   26a2c:	mov.w	fp, fp, lsr #24
   26a30:	strb	r5, [r1, #24]
   26a32:	ldr	r5, [sp, #28]
   26a34:	strb.w	sl, [r1, #4]
   26a38:	strb.w	r9, [r1, #8]
   26a3c:	strb	r5, [r1, #0]
   26a3e:	mov	r5, r1
   26a40:	strb.w	r8, [r1, #12]
   26a44:	strb	r2, [r1, #16]
   26a46:	strb	r3, [r1, #20]
   26a48:	strb	r4, [r1, #28]
   26a4a:	strb	r6, [r1, #1]
   26a4c:	mov.w	r1, sl, lsr #8
   26a50:	mov.w	r6, sl, lsr #16
   26a54:	strb	r0, [r5, #2]
   26a56:	strb.w	fp, [r5, #3]
   26a5a:	mov.w	r0, r9, lsr #16
   26a5e:	strb	r1, [r5, #5]
   26a60:	mov.w	sl, sl, lsr #24
   26a64:	mov.w	r1, r9, lsr #8
   26a68:	strb	r6, [r5, #6]
   26a6a:	strb.w	sl, [r5, #7]
   26a6e:	mov.w	r6, r8, lsr #8
   26a72:	strb	r1, [r5, #9]
   26a74:	mov.w	r9, r9, lsr #24
   26a78:	lsrs	r1, r2, #8
   26a7a:	strb	r0, [r5, #10]
   26a7c:	strb.w	r9, [r5, #11]
   26a80:	mov.w	r0, r8, lsr #16
   26a84:	strb	r6, [r5, #13]
   26a86:	mov.w	r8, r8, lsr #24
   26a8a:	strb	r0, [r5, #14]
   26a8c:	lsrs	r6, r2, #16
   26a8e:	strb.w	r8, [r5, #15]
   26a92:	lsrs	r0, r3, #16
   26a94:	strb	r1, [r5, #17]
   26a96:	lsrs	r1, r3, #8
   26a98:	strb	r1, [r5, #21]
   26a9a:	lsrs	r2, r2, #24
   26a9c:	ldr	r1, [sp, #8]
   26a9e:	lsrs	r3, r3, #24
   26aa0:	strb	r2, [r5, #19]
   26aa2:	mov.w	r8, ip, lsr #8
   26aa6:	strb	r0, [r5, #22]
   26aa8:	strb	r3, [r5, #23]
   26aaa:	lsrs	r2, r1, #8
   26aac:	lsrs	r0, r1, #16
   26aae:	strb	r2, [r5, #25]
   26ab0:	strb	r0, [r5, #26]
   26ab2:	lsrs	r2, r4, #8
   26ab4:	lsrs	r3, r4, #16
   26ab6:	lsrs	r0, r4, #24
   26ab8:	mov	r4, r5
   26aba:	strb	r6, [r5, #18]
   26abc:	strb	r2, [r5, #29]
   26abe:	lsrs	r1, r1, #24
   26ac0:	strb	r3, [r5, #30]
   26ac2:	mov	r3, r4
   26ac4:	strb	r1, [r5, #27]
   26ac6:	mov.w	r5, lr, lsr #16
   26aca:	strb	r0, [r4, #31]
   26acc:	mov.w	r6, lr, lsr #8
   26ad0:	ldr	r0, [sp, #0]
   26ad2:	mov.w	r1, lr, lsr #24
   26ad6:	strb.w	lr, [r4, #32]
   26ada:	mov.w	lr, ip, lsr #16
   26ade:	strb.w	ip, [r4, #36]	; 0x24
   26ae2:	mov.w	ip, ip, lsr #24
   26ae6:	strb.w	r0, [r4, #44]	; 0x2c
   26aea:	ldr	r0, [sp, #16]
   26aec:	strb.w	r7, [r4, #40]	; 0x28
   26af0:	lsrs	r4, r7, #8
   26af2:	ldr	r2, [sp, #12]
   26af4:	strb.w	r0, [r3, #52]	; 0x34
   26af8:	ldr	r0, [sp, #24]
   26afa:	strb.w	r2, [r3, #48]	; 0x30
   26afe:	lsrs	r2, r7, #16
   26b00:	lsrs	r7, r7, #24
   26b02:	strb.w	r0, [r3, #56]	; 0x38
   26b06:	ldr	r0, [sp, #0]
   26b08:	mov.w	r9, r0, lsr #8
   26b0c:	mov	r0, r3
   26b0e:	ldr	r3, [sp, #4]
   26b10:	strb.w	r5, [r0, #34]	; 0x22
   26b14:	ldr	r5, [sp, #12]
   26b16:	strb.w	r3, [r0, #60]	; 0x3c
   26b1a:	ldr	r3, [sp, #0]
   26b1c:	strb.w	r6, [r0, #33]	; 0x21
   26b20:	mov.w	sl, r5, lsr #8
   26b24:	mov.w	fp, r5, lsr #16
   26b28:	lsrs	r3, r3, #16
   26b2a:	str	r3, [sp, #8]
   26b2c:	ldr	r3, [sp, #0]
   26b2e:	strb.w	r1, [r0, #35]	; 0x23
   26b32:	lsrs	r1, r5, #24
   26b34:	ldr	r5, [sp, #16]
   26b36:	strb.w	r8, [r0, #37]	; 0x25
   26b3a:	lsrs	r6, r3, #24
   26b3c:	strb.w	lr, [r0, #38]	; 0x26
   26b40:	mov	r3, r0
   26b42:	strb.w	ip, [r0, #39]	; 0x27
   26b46:	mov.w	r8, r5, lsr #8
   26b4a:	strb.w	r4, [r0, #41]	; 0x29
   26b4e:	mov.w	ip, r5, lsr #16
   26b52:	lsrs	r0, r5, #24
   26b54:	ldr	r5, [sp, #24]
   26b56:	strb.w	r2, [r3, #42]	; 0x2a
   26b5a:	strb.w	r7, [r3, #43]	; 0x2b
   26b5e:	lsrs	r2, r5, #8
   26b60:	lsrs	r4, r5, #16
   26b62:	lsrs	r7, r5, #24
   26b64:	ldr	r5, [sp, #8]
   26b66:	strb.w	r9, [r3, #45]	; 0x2d
   26b6a:	strb.w	r5, [r3, #46]	; 0x2e
   26b6e:	ldr	r5, [sp, #4]
   26b70:	lsrs	r3, r5, #8
   26b72:	ldr	r5, [sp, #20]
   26b74:	strb.w	r6, [r5, #47]	; 0x2f
   26b78:	strb.w	sl, [r5, #49]	; 0x31
   26b7c:	ldr	r5, [sp, #4]
   26b7e:	ldr	r6, [sp, #4]
   26b80:	mov.w	lr, r5, lsr #24
   26b84:	ldr	r5, [sp, #20]
   26b86:	lsrs	r6, r6, #16
   26b88:	strb.w	r3, [r5, #61]	; 0x3d
   26b8c:	ldr	r3, [sp, #40]	; 0x28
   26b8e:	strb.w	fp, [r5, #50]	; 0x32
   26b92:	cmp	r3, #64	; 0x40
   26b94:	strb.w	r1, [r5, #51]	; 0x33
   26b98:	strb.w	r8, [r5, #53]	; 0x35
   26b9c:	strb.w	ip, [r5, #54]	; 0x36
   26ba0:	strb.w	r0, [r5, #55]	; 0x37
   26ba4:	strb.w	r2, [r5, #57]	; 0x39
   26ba8:	strb.w	r4, [r5, #58]	; 0x3a
   26bac:	strb.w	r7, [r5, #59]	; 0x3b
   26bb0:	strb.w	r6, [r5, #62]	; 0x3e
   26bb4:	strb.w	lr, [r5, #63]	; 0x3f
   26bb8:	bls.n	26bf8 <error@@Base+0xb124>
   26bba:	ldr	r3, [sp, #40]	; 0x28
   26bbc:	subs	r3, #64	; 0x40
   26bbe:	str	r3, [sp, #40]	; 0x28
   26bc0:	ldr	r3, [sp, #20]
   26bc2:	adds	r3, #64	; 0x40
   26bc4:	str	r3, [sp, #20]
   26bc6:	ldr	r3, [sp, #36]	; 0x24
   26bc8:	adds	r3, #64	; 0x40
   26bca:	str	r3, [sp, #36]	; 0x24
   26bcc:	ldr	r3, [sp, #40]	; 0x28
   26bce:	cmp	r3, #63	; 0x3f
   26bd0:	bhi.w	26730 <error@@Base+0xac5c>
   26bd4:	ldr	r2, [sp, #36]	; 0x24
   26bd6:	subs	r0, r3, #1
   26bd8:	add	r0, r2
   26bda:	subs	r3, r2, #1
   26bdc:	add.w	r2, sp, #131	; 0x83
   26be0:	ldrb.w	r1, [r3, #1]!
   26be4:	cmp	r3, r0
   26be6:	strb.w	r1, [r2, #1]!
   26bea:	bne.n	26be0 <error@@Base+0xb10c>
   26bec:	ldr	r3, [sp, #20]
   26bee:	str	r3, [sp, #112]	; 0x70
   26bf0:	add	r3, sp, #132	; 0x84
   26bf2:	str	r3, [sp, #20]
   26bf4:	str	r3, [sp, #36]	; 0x24
   26bf6:	b.n	26730 <error@@Base+0xac5c>
   26bf8:	ldr	r1, [sp, #120]	; 0x78
   26bfa:	ldr	r0, [sp, #124]	; 0x7c
   26bfc:	subs	r2, r1, #1
   26bfe:	bic.w	r3, r2, #63	; 0x3f
   26c02:	adds	r0, #1
   26c04:	subs	r3, r1, r3
   26c06:	add.w	r0, r0, r2, lsr #6
   26c0a:	cmp	r3, #64	; 0x40
   26c0c:	beq.n	26c28 <error@@Base+0xb154>
   26c0e:	ldr	r2, [sp, #112]	; 0x70
   26c10:	subs	r1, r3, #1
   26c12:	ldr	r4, [sp, #28]
   26c14:	subs	r3, r2, #1
   26c16:	add	r1, r2
   26c18:	mov	r2, r5
   26c1a:	b.n	26c20 <error@@Base+0xb14c>
   26c1c:	ldrb.w	r4, [r2, #1]!
   26c20:	strb.w	r4, [r3, #1]!
   26c24:	cmp	r3, r1
   26c26:	bne.n	26c1c <error@@Base+0xb148>
   26c28:	ldr	r3, [sp, #116]	; 0x74
   26c2a:	ldr	r2, [sp, #48]	; 0x30
   26c2c:	str	r0, [r3, #48]	; 0x30
   26c2e:	str	r2, [r3, #52]	; 0x34
   26c30:	ldr	r2, [pc, #32]	; (26c54 <error@@Base+0xb180>)
   26c32:	ldr	r3, [pc, #28]	; (26c50 <error@@Base+0xb17c>)
   26c34:	add	r2, pc
   26c36:	ldr	r3, [r2, r3]
   26c38:	ldr	r2, [r3, #0]
   26c3a:	ldr	r3, [sp, #196]	; 0xc4
   26c3c:	eors	r2, r3
   26c3e:	bne.n	26c46 <error@@Base+0xb172>
   26c40:	add	sp, #204	; 0xcc
   26c42:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26c46:	blx	4b40 <__stack_chk_fail@plt>
   26c4a:	nop
   26c4c:	cbz	r6, 26cae <error@@Base+0xb1da>
   26c4e:	movs	r3, r0
   26c50:	lsls	r4, r2, #22
   26c52:	movs	r0, r0
   26c54:	add	r6, sp, #64	; 0x40
   26c56:	movs	r3, r0
   26c58:	push	{r4, r5, r6, r7, lr}
   26c5a:	sub	sp, #44	; 0x2c
   26c5c:	ldr.w	lr, [pc, #112]	; 26cd0 <error@@Base+0xb1fc>
   26c60:	add	r1, sp, #4
   26c62:	ldr	r2, [pc, #112]	; (26cd4 <error@@Base+0xb200>)
   26c64:	subs	r0, #4
   26c66:	add	lr, pc
   26c68:	ldr.w	ip, [pc, #108]	; 26cd8 <error@@Base+0xb204>
   26c6c:	add	r5, sp, #36	; 0x24
   26c6e:	mov	r4, r1
   26c70:	ldr.w	r2, [lr, r2]
   26c74:	add	ip, pc
   26c76:	mov	r6, r0
   26c78:	movs	r7, #237	; 0xed
   26c7a:	ldr	r2, [r2, #0]
   26c7c:	str	r2, [sp, #36]	; 0x24
   26c7e:	mov.w	r2, #0
   26c82:	movs	r3, #0
   26c84:	b.n	26c8a <error@@Base+0xb1b6>
   26c86:	ldr.w	r7, [ip, #4]!
   26c8a:	ldr.w	r2, [r6, #4]!
   26c8e:	add	r3, r7
   26c90:	subs	r3, r2, r3
   26c92:	strb.w	r3, [r4], #1
   26c96:	cmp	r4, r5
   26c98:	mov.w	r3, r3, lsr #31
   26c9c:	bne.n	26c86 <error@@Base+0xb1b2>
   26c9e:	subs	r2, r3, #1
   26ca0:	ldr.w	r4, [r0, #4]!
   26ca4:	ldrb.w	r3, [r1], #1
   26ca8:	eors	r3, r4
   26caa:	cmp	r1, r5
   26cac:	and.w	r3, r3, r2
   26cb0:	eor.w	r3, r3, r4
   26cb4:	str	r3, [r0, #0]
   26cb6:	bne.n	26ca0 <error@@Base+0xb1cc>
   26cb8:	ldr	r2, [pc, #32]	; (26cdc <error@@Base+0xb208>)
   26cba:	ldr	r3, [pc, #24]	; (26cd4 <error@@Base+0xb200>)
   26cbc:	add	r2, pc
   26cbe:	ldr	r3, [r2, r3]
   26cc0:	ldr	r2, [r3, #0]
   26cc2:	ldr	r3, [sp, #36]	; 0x24
   26cc4:	eors	r2, r3
   26cc6:	bne.n	26ccc <error@@Base+0xb1f8>
   26cc8:	add	sp, #44	; 0x2c
   26cca:	pop	{r4, r5, r6, r7, pc}
   26ccc:	blx	4b40 <__stack_chk_fail@plt>
   26cd0:	add	r5, sp, #888	; 0x378
   26cd2:	movs	r3, r0
   26cd4:	lsls	r4, r2, #22
   26cd6:	movs	r0, r0
   26cd8:	bge.n	26bf4 <error@@Base+0xb120>
   26cda:	movs	r0, r0
   26cdc:	add	r5, sp, #544	; 0x220
   26cde:	movs	r3, r0
   26ce0:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26ce4:	movs	r2, #0
   26ce6:	vpush	{d8}
   26cea:	vmov	s16, r0
   26cee:	ldr	r0, [pc, #372]	; (26e64 <error@@Base+0xb390>)
   26cf0:	sub.w	sp, sp, #548	; 0x224
   26cf4:	add	r0, pc
   26cf6:	add.w	fp, sp, #276	; 0x114
   26cfa:	str	r1, [sp, #4]
   26cfc:	add.w	r8, sp, #272	; 0x110
   26d00:	ldr	r1, [pc, #356]	; (26e68 <error@@Base+0xb394>)
   26d02:	add	r4, sp, #536	; 0x218
   26d04:	mov	sl, fp
   26d06:	mov	r3, r8
   26d08:	ldr	r1, [r0, r1]
   26d0a:	ldr	r1, [r1, #0]
   26d0c:	str	r1, [sp, #540]	; 0x21c
   26d0e:	mov.w	r1, #0
   26d12:	str.w	r2, [r3, #4]!
   26d16:	cmp	r3, r4
   26d18:	bne.n	26d12 <error@@Base+0xb23e>
   26d1a:	add	r6, sp, #140	; 0x8c
   26d1c:	add	r7, sp, #144	; 0x90
   26d1e:	movs	r2, #0
   26d20:	mov	r3, r6
   26d22:	str.w	r2, [r3, #4]!
   26d26:	cmp	r3, r8
   26d28:	bne.n	26d22 <error@@Base+0xb24e>
   26d2a:	ldr	r5, [pc, #320]	; (26e6c <error@@Base+0xb398>)
   26d2c:	mov.w	lr, #33	; 0x21
   26d30:	ldr	r3, [sp, #4]
   26d32:	movs	r0, #0
   26d34:	add	r5, pc
   26d36:	add.w	r9, r3, #124	; 0x7c
   26d3a:	adds	r5, #128	; 0x80
   26d3c:	mov	r4, r0
   26d3e:	mov	ip, sl
   26d40:	cmp	r4, #30
   26d42:	ble.n	26d56 <error@@Base+0xb282>
   26d44:	ldr.w	r2, [ip]
   26d48:	ldr	r3, [r5, #0]
   26d4a:	ldr.w	r1, [r9, r4, lsl #2]
   26d4e:	mla	r3, r1, r3, r2
   26d52:	str.w	r3, [ip]
   26d56:	adds	r4, #1
   26d58:	add.w	ip, ip, #4
   26d5c:	cmp	r4, lr
   26d5e:	bne.n	26d40 <error@@Base+0xb26c>
   26d60:	movs	r1, #1
   26d62:	adds	r5, #4
   26d64:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   26d68:	sub.w	r9, r9, #4
   26d6c:	add.w	sl, sl, #4
   26d70:	add.w	lr, r4, #1
   26d74:	cmp	r0, #33	; 0x21
   26d76:	bne.n	26d3c <error@@Base+0xb268>
   26d78:	ldr.w	r0, [fp, #124]	; 0x7c
   26d7c:	ldr	r3, [sp, #4]
   26d7e:	ldr.w	r1, [fp, #128]	; 0x80
   26d82:	subs	r2, r3, #4
   26d84:	add	r3, sp, #12
   26d86:	add.w	r1, r1, r0, lsr #8
   26d8a:	ldr.w	r0, [fp, #132]	; 0x84
   26d8e:	str.w	r1, [fp, #128]	; 0x80
   26d92:	add.w	r1, r0, r1, lsr #8
   26d96:	str.w	r1, [fp, #132]	; 0x84
   26d9a:	ldr.w	r1, [r2, #4]!
   26d9e:	str.w	r1, [r3], #4
   26da2:	cmp	r3, r7
   26da4:	bne.n	26d9a <error@@Base+0xb2c6>
   26da6:	ldr.w	r9, [pc, #200]	; 26e70 <error@@Base+0xb39c>
   26daa:	add	r5, sp, #408	; 0x198
   26dac:	mov	sl, r7
   26dae:	mov.w	lr, #33	; 0x21
   26db2:	add	r9, pc
   26db4:	movs	r0, #0
   26db6:	mov	r4, r0
   26db8:	mov	ip, sl
   26dba:	cmp	r4, #32
   26dbc:	bgt.n	26dd2 <error@@Base+0xb2fe>
   26dbe:	ldr.w	r2, [ip]
   26dc2:	ldr.w	r3, [r9]
   26dc6:	ldr.w	r1, [r5, r4, lsl #2]
   26dca:	mla	r3, r1, r3, r2
   26dce:	str.w	r3, [ip]
   26dd2:	adds	r4, #1
   26dd4:	add.w	ip, ip, #4
   26dd8:	cmp	r4, lr
   26dda:	bne.n	26dba <error@@Base+0xb2e6>
   26ddc:	movs	r1, #1
   26dde:	add.w	r9, r9, #4
   26de2:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   26de6:	subs	r5, #4
   26de8:	add.w	sl, sl, #4
   26dec:	add.w	lr, r4, #1
   26df0:	cmp	r0, #32
   26df2:	bne.n	26db6 <error@@Base+0xb2e2>
   26df4:	mov	r3, r7
   26df6:	ldr	r1, [r3, #0]
   26df8:	ldr.w	r2, [r3, #4]!
   26dfc:	add.w	r2, r2, r1, lsr #8
   26e00:	cmp	r3, r8
   26e02:	ldrb.w	r1, [r3, #-4]
   26e06:	strd	r1, r2, [r3, #-4]
   26e0a:	bne.n	26df6 <error@@Base+0xb322>
   26e0c:	vmov	r3, s16
   26e10:	adds	r7, #124	; 0x7c
   26e12:	add	r0, sp, #8
   26e14:	subs	r1, r3, #4
   26e16:	movs	r3, #0
   26e18:	ldr.w	r2, [r0, #4]!
   26e1c:	ldr.w	r4, [r6, #4]!
   26e20:	subs	r2, r2, r3
   26e22:	subs	r2, r2, r4
   26e24:	cmp	r7, r6
   26e26:	mov.w	r3, r2, lsr #31
   26e2a:	add.w	r2, r2, r3, lsl #8
   26e2e:	str.w	r2, [r1, #4]!
   26e32:	bne.n	26e18 <error@@Base+0xb344>
   26e34:	vmov	r0, s16
   26e38:	bl	26c58 <error@@Base+0xb184>
   26e3c:	ldr	r2, [pc, #52]	; (26e74 <error@@Base+0xb3a0>)
   26e3e:	ldr	r3, [pc, #40]	; (26e68 <error@@Base+0xb394>)
   26e40:	add	r2, pc
   26e42:	ldr	r3, [r2, r3]
   26e44:	ldr	r2, [r3, #0]
   26e46:	ldr	r3, [sp, #540]	; 0x21c
   26e48:	eors	r2, r3
   26e4a:	bne.n	26e5e <error@@Base+0xb38a>
   26e4c:	vmov	r0, s16
   26e50:	add.w	sp, sp, #548	; 0x224
   26e54:	vpop	{d8}
   26e58:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26e5c:	b.n	26c58 <error@@Base+0xb184>
   26e5e:	blx	4b40 <__stack_chk_fail@plt>
   26e62:	nop
   26e64:	add	r5, sp, #320	; 0x140
   26e66:	movs	r3, r0
   26e68:	lsls	r4, r2, #22
   26e6a:	movs	r0, r0
   26e6c:	bls.n	26e08 <error@@Base+0xb334>
   26e6e:	movs	r0, r0
   26e70:	bls.n	26f10 <error@@Base+0xb43c>
   26e72:	movs	r0, r0
   26e74:	add	r4, sp, #16
   26e76:	movs	r3, r0
   26e78:	ldr.w	ip, [pc, #88]	; 26ed4 <error@@Base+0xb400>
   26e7c:	subs	r1, #1
   26e7e:	ldr	r2, [pc, #88]	; (26ed8 <error@@Base+0xb404>)
   26e80:	add	ip, pc
   26e82:	push	{r4, r5, lr}
   26e84:	sub	sp, #268	; 0x10c
   26e86:	ldr.w	r2, [ip, r2]
   26e8a:	add	r5, sp, #4
   26e8c:	add	r4, sp, #132	; 0x84
   26e8e:	ldr	r2, [r2, #0]
   26e90:	str	r2, [sp, #260]	; 0x104
   26e92:	mov.w	r2, #0
   26e96:	mov	r3, r5
   26e98:	ldrb.w	r2, [r1, #1]!
   26e9c:	str.w	r2, [r3], #4
   26ea0:	cmp	r3, r4
   26ea2:	bne.n	26e98 <error@@Base+0xb3c4>
   26ea4:	add	r3, sp, #128	; 0x80
   26ea6:	add.w	r1, r5, #252	; 0xfc
   26eaa:	movs	r2, #0
   26eac:	str.w	r2, [r3, #4]!
   26eb0:	cmp	r3, r1
   26eb2:	bne.n	26eac <error@@Base+0xb3d8>
   26eb4:	mov	r1, r5
   26eb6:	bl	26ce0 <error@@Base+0xb20c>
   26eba:	ldr	r2, [pc, #32]	; (26edc <error@@Base+0xb408>)
   26ebc:	ldr	r3, [pc, #24]	; (26ed8 <error@@Base+0xb404>)
   26ebe:	add	r2, pc
   26ec0:	ldr	r3, [r2, r3]
   26ec2:	ldr	r2, [r3, #0]
   26ec4:	ldr	r3, [sp, #260]	; 0x104
   26ec6:	eors	r2, r3
   26ec8:	bne.n	26ece <error@@Base+0xb3fa>
   26eca:	add	sp, #268	; 0x10c
   26ecc:	pop	{r4, r5, pc}
   26ece:	blx	4b40 <__stack_chk_fail@plt>
   26ed2:	nop
   26ed4:	add	r3, sp, #784	; 0x310
   26ed6:	movs	r3, r0
   26ed8:	lsls	r4, r2, #22
   26eda:	movs	r0, r0
   26edc:	add	r3, sp, #536	; 0x218
   26ede:	movs	r3, r0
   26ee0:	subs	r3, r1, #1
   26ee2:	subs	r0, #4
   26ee4:	adds	r1, #15
   26ee6:	ldrb.w	r2, [r3, #1]!
   26eea:	cmp	r3, r1
   26eec:	str.w	r2, [r0, #4]!
   26ef0:	bne.n	26ee6 <error@@Base+0xb412>
   26ef2:	bx	lr
   26ef4:	ldr.w	ip, [pc, #72]	; 26f40 <error@@Base+0xb46c>
   26ef8:	subs	r1, #1
   26efa:	ldr	r2, [pc, #72]	; (26f44 <error@@Base+0xb470>)
   26efc:	add	ip, pc
   26efe:	push	{r4, r5, lr}
   26f00:	sub	sp, #268	; 0x10c
   26f02:	ldr.w	r2, [ip, r2]
   26f06:	add	r5, sp, #4
   26f08:	add	r4, sp, #260	; 0x104
   26f0a:	ldr	r2, [r2, #0]
   26f0c:	str	r2, [sp, #260]	; 0x104
   26f0e:	mov.w	r2, #0
   26f12:	mov	r3, r5
   26f14:	ldrb.w	r2, [r1, #1]!
   26f18:	str.w	r2, [r3], #4
   26f1c:	cmp	r3, r4
   26f1e:	bne.n	26f14 <error@@Base+0xb440>
   26f20:	mov	r1, r5
   26f22:	bl	26ce0 <error@@Base+0xb20c>
   26f26:	ldr	r2, [pc, #32]	; (26f48 <error@@Base+0xb474>)
   26f28:	ldr	r3, [pc, #24]	; (26f44 <error@@Base+0xb470>)
   26f2a:	add	r2, pc
   26f2c:	ldr	r3, [r2, r3]
   26f2e:	ldr	r2, [r3, #0]
   26f30:	ldr	r3, [sp, #260]	; 0x104
   26f32:	eors	r2, r3
   26f34:	bne.n	26f3a <error@@Base+0xb466>
   26f36:	add	sp, #268	; 0x10c
   26f38:	pop	{r4, r5, pc}
   26f3a:	blx	4b40 <__stack_chk_fail@plt>
   26f3e:	nop
   26f40:	add	r3, sp, #288	; 0x120
   26f42:	movs	r3, r0
   26f44:	lsls	r4, r2, #22
   26f46:	movs	r0, r0
   26f48:	add	r3, sp, #104	; 0x68
   26f4a:	movs	r3, r0
   26f4c:	push	{r4}
   26f4e:	subs	r2, r0, #4
   26f50:	subs	r3, r1, #4
   26f52:	add.w	r4, r1, #60	; 0x3c
   26f56:	ldr.w	r1, [r3, #4]!
   26f5a:	cmp	r3, r4
   26f5c:	str.w	r1, [r2, #4]!
   26f60:	bne.n	26f56 <error@@Base+0xb482>
   26f62:	add.w	r3, r0, #60	; 0x3c
   26f66:	add.w	r2, r0, #124	; 0x7c
   26f6a:	movs	r1, #0
   26f6c:	str.w	r1, [r3, #4]!
   26f70:	cmp	r3, r2
   26f72:	bne.n	26f6c <error@@Base+0xb498>
   26f74:	ldr.w	r4, [sp], #4
   26f78:	bx	lr
   26f7a:	nop
   26f7c:	subs	r3, r1, #4
   26f7e:	subs	r0, #1
   26f80:	adds	r1, #124	; 0x7c
   26f82:	ldr.w	r2, [r3, #4]!
   26f86:	cmp	r3, r1
   26f88:	strb.w	r2, [r0, #1]!
   26f8c:	bne.n	26f82 <error@@Base+0xb4ae>
   26f8e:	bx	lr
   26f90:	subs	r3, r0, #4
   26f92:	adds	r0, #124	; 0x7c
   26f94:	b.n	26f9a <error@@Base+0xb4c6>
   26f96:	cmp	r3, r0
   26f98:	beq.n	26fa6 <error@@Base+0xb4d2>
   26f9a:	ldr.w	r2, [r3, #4]!
   26f9e:	cmp	r2, #0
   26fa0:	beq.n	26f96 <error@@Base+0xb4c2>
   26fa2:	movs	r0, #0
   26fa4:	bx	lr
   26fa6:	movs	r0, #1
   26fa8:	bx	lr
   26faa:	nop
   26fac:	add.w	r3, r0, #128	; 0x80
   26fb0:	adds	r0, #64	; 0x40
   26fb2:	ldr.w	r2, [r3, #-4]!
   26fb6:	cbnz	r2, 26fc0 <error@@Base+0xb4ec>
   26fb8:	cmp	r3, r0
   26fba:	bne.n	26fb2 <error@@Base+0xb4de>
   26fbc:	movs	r0, #1
   26fbe:	bx	lr
   26fc0:	movs	r0, #0
   26fc2:	bx	lr
   26fc4:	adds	r1, #128	; 0x80
   26fc6:	add.w	r3, r0, #128	; 0x80
   26fca:	push	{r4}
   26fcc:	b.n	26fd4 <error@@Base+0xb500>
   26fce:	bhi.n	26fe8 <error@@Base+0xb514>
   26fd0:	cmp	r3, r0
   26fd2:	beq.n	26fe8 <error@@Base+0xb514>
   26fd4:	ldr.w	r4, [r3, #-4]!
   26fd8:	ldr.w	r2, [r1, #-4]!
   26fdc:	cmp	r4, r2
   26fde:	bcs.n	26fce <error@@Base+0xb4fa>
   26fe0:	movs	r0, #1
   26fe2:	ldr.w	r4, [sp], #4
   26fe6:	bx	lr
   26fe8:	movs	r0, #0
   26fea:	ldr.w	r4, [sp], #4
   26fee:	bx	lr
   26ff0:	push	{r4, r5, r6}
   26ff2:	subs	r2, #4
   26ff4:	subs	r4, r1, #4
   26ff6:	add.w	r6, r1, #124	; 0x7c
   26ffa:	subs	r1, r0, #4
   26ffc:	ldr.w	r3, [r4, #4]!
   27000:	ldr.w	r5, [r2, #4]!
   27004:	cmp	r4, r6
   27006:	add	r3, r5
   27008:	str.w	r3, [r1, #4]!
   2700c:	bne.n	26ffc <error@@Base+0xb528>
   2700e:	add.w	r4, r0, #124	; 0x7c
   27012:	mov	r3, r0
   27014:	ldr	r1, [r3, #0]
   27016:	ldr.w	r2, [r3, #4]!
   2701a:	add.w	r2, r2, r1, lsr #8
   2701e:	cmp	r3, r4
   27020:	ldrb.w	r1, [r3, #-4]
   27024:	strd	r1, r2, [r3, #-4]
   27028:	bne.n	27014 <error@@Base+0xb540>
   2702a:	pop	{r4, r5, r6}
   2702c:	b.n	26c58 <error@@Base+0xb184>
   2702e:	nop
   27030:	subs	r0, #4
   27032:	subs	r2, #4
   27034:	push	{r4, r5, r6}
   27036:	subs	r4, r1, #4
   27038:	add.w	r6, r1, #124	; 0x7c
   2703c:	movs	r1, #0
   2703e:	ldr.w	r3, [r4, #4]!
   27042:	ldr.w	r5, [r2, #4]!
   27046:	subs	r3, r3, r1
   27048:	cmp	r4, r6
   2704a:	sub.w	r3, r3, r5
   2704e:	ubfx	r1, r3, #8, #1
   27052:	uxtb	r3, r3
   27054:	str.w	r3, [r0, #4]!
   27058:	bne.n	2703e <error@@Base+0xb56a>
   2705a:	pop	{r4, r5, r6}
   2705c:	bx	lr
   2705e:	nop
   27060:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   27064:	sub	sp, #268	; 0x10c
   27066:	ldr	r6, [pc, #136]	; (270f0 <error@@Base+0xb61c>)
   27068:	add.w	ip, sp, #4
   2706c:	ldr	r5, [pc, #132]	; (270f4 <error@@Base+0xb620>)
   2706e:	add.w	lr, sp, #256	; 0x100
   27072:	add	r6, pc
   27074:	mov	r3, sp
   27076:	mov	r7, ip
   27078:	movs	r4, #0
   2707a:	ldr	r5, [r6, r5]
   2707c:	ldr	r5, [r5, #0]
   2707e:	str	r5, [sp, #260]	; 0x104
   27080:	mov.w	r5, #0
   27084:	str.w	r4, [r3, #4]!
   27088:	cmp	r3, lr
   2708a:	bne.n	27084 <error@@Base+0xb5b0>
   2708c:	sub.w	r8, r1, #4
   27090:	sub.w	r9, r2, #4
   27094:	add.w	r5, ip, #124	; 0x7c
   27098:	ldr.w	r6, [r8, #4]!
   2709c:	sub.w	r3, r5, #128	; 0x80
   270a0:	mov	r1, r9
   270a2:	ldr.w	r4, [r3, #4]!
   270a6:	ldr.w	r2, [r1, #4]!
   270aa:	cmp	r3, r5
   270ac:	mla	r2, r2, r6, r4
   270b0:	str	r2, [r3, #0]
   270b2:	bne.n	270a2 <error@@Base+0xb5ce>
   270b4:	adds	r5, #4
   270b6:	cmp	r5, lr
   270b8:	bne.n	27098 <error@@Base+0xb5c4>
   270ba:	ldr	r2, [r7, #0]
   270bc:	ldr.w	r3, [r7, #4]!
   270c0:	add.w	r3, r3, r2, lsr #8
   270c4:	cmp	r7, lr
   270c6:	ldrb.w	r2, [r7, #-4]
   270ca:	strd	r2, r3, [r7, #-4]
   270ce:	bne.n	270ba <error@@Base+0xb5e6>
   270d0:	mov	r1, ip
   270d2:	bl	26ce0 <error@@Base+0xb20c>
   270d6:	ldr	r2, [pc, #32]	; (270f8 <error@@Base+0xb624>)
   270d8:	ldr	r3, [pc, #24]	; (270f4 <error@@Base+0xb620>)
   270da:	add	r2, pc
   270dc:	ldr	r3, [r2, r3]
   270de:	ldr	r2, [r3, #0]
   270e0:	ldr	r3, [sp, #260]	; 0x104
   270e2:	eors	r2, r3
   270e4:	bne.n	270ec <error@@Base+0xb618>
   270e6:	add	sp, #268	; 0x10c
   270e8:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   270ec:	blx	4b40 <__stack_chk_fail@plt>
   270f0:	add	r1, sp, #840	; 0x348
   270f2:	movs	r3, r0
   270f4:	lsls	r4, r2, #22
   270f6:	movs	r0, r0
   270f8:	add	r1, sp, #424	; 0x1a8
   270fa:	movs	r3, r0
   270fc:	ldr.w	ip, [pc, #88]	; 27158 <error@@Base+0xb684>
   27100:	push	{r4, r5, r6, lr}
   27102:	add	ip, pc
   27104:	ldr	r5, [pc, #84]	; (2715c <error@@Base+0xb688>)
   27106:	sub	sp, #136	; 0x88
   27108:	mov	r6, r2
   2710a:	add	r2, sp, #4
   2710c:	subs	r3, r6, #4
   2710e:	adds	r6, #60	; 0x3c
   27110:	ldr.w	r5, [ip, r5]
   27114:	mov	r4, r2
   27116:	ldr	r5, [r5, #0]
   27118:	str	r5, [sp, #132]	; 0x84
   2711a:	mov.w	r5, #0
   2711e:	ldr.w	r5, [r3, #4]!
   27122:	cmp	r3, r6
   27124:	str.w	r5, [r4], #4
   27128:	bne.n	2711e <error@@Base+0xb64a>
   2712a:	add	r3, sp, #64	; 0x40
   2712c:	add.w	r5, r2, #124	; 0x7c
   27130:	movs	r4, #0
   27132:	str.w	r4, [r3, #4]!
   27136:	cmp	r3, r5
   27138:	bne.n	27132 <error@@Base+0xb65e>
   2713a:	bl	27060 <error@@Base+0xb58c>
   2713e:	ldr	r2, [pc, #32]	; (27160 <error@@Base+0xb68c>)
   27140:	ldr	r3, [pc, #24]	; (2715c <error@@Base+0xb688>)
   27142:	add	r2, pc
   27144:	ldr	r3, [r2, r3]
   27146:	ldr	r2, [r3, #0]
   27148:	ldr	r3, [sp, #132]	; 0x84
   2714a:	eors	r2, r3
   2714c:	bne.n	27152 <error@@Base+0xb67e>
   2714e:	add	sp, #136	; 0x88
   27150:	pop	{r4, r5, r6, pc}
   27152:	blx	4b40 <__stack_chk_fail@plt>
   27156:	nop
   27158:	add	r1, sp, #264	; 0x108
   2715a:	movs	r3, r0
   2715c:	lsls	r4, r2, #22
   2715e:	movs	r0, r0
   27160:	add	r1, sp, #8
   27162:	movs	r3, r0
   27164:	push	{r4, r5, r6, r7}
   27166:	add.w	r7, r1, #120	; 0x78
   2716a:	mov	r3, r1
   2716c:	mov	r2, r0
   2716e:	mov	r4, r0
   27170:	ldr	r5, [r3, #0]
   27172:	adds	r3, #12
   27174:	adds	r4, #8
   27176:	and.w	r5, r5, #7
   2717a:	strb.w	r5, [r4, #-8]
   2717e:	ldr.w	r5, [r3, #-12]
   27182:	ubfx	r5, r5, #3, #3
   27186:	strb.w	r5, [r4, #-7]
   2718a:	ldr.w	r5, [r3, #-12]
   2718e:	ubfx	r5, r5, #6, #3
   27192:	strb.w	r5, [r4, #-6]
   27196:	ldr.w	r6, [r3, #-8]
   2719a:	lsls	r6, r6, #2
   2719c:	and.w	r6, r6, #7
   271a0:	eors	r5, r6
   271a2:	strb.w	r5, [r4, #-6]
   271a6:	ldr.w	r5, [r3, #-8]
   271aa:	ubfx	r5, r5, #1, #3
   271ae:	strb.w	r5, [r4, #-5]
   271b2:	ldr.w	r5, [r3, #-8]
   271b6:	ubfx	r5, r5, #4, #3
   271ba:	strb.w	r5, [r4, #-4]
   271be:	ldr.w	r5, [r3, #-8]
   271c2:	ubfx	r5, r5, #7, #3
   271c6:	strb.w	r5, [r4, #-3]
   271ca:	ldr.w	r6, [r3, #-4]
   271ce:	lsls	r6, r6, #1
   271d0:	and.w	r6, r6, #7
   271d4:	eors	r5, r6
   271d6:	strb.w	r5, [r4, #-3]
   271da:	ldr.w	r5, [r3, #-4]
   271de:	ubfx	r5, r5, #2, #3
   271e2:	strb.w	r5, [r4, #-2]
   271e6:	ldr.w	r5, [r3, #-4]
   271ea:	cmp	r3, r7
   271ec:	ubfx	r5, r5, #5, #3
   271f0:	strb.w	r5, [r4, #-1]
   271f4:	bne.n	27170 <error@@Base+0xb69c>
   271f6:	ldr	r3, [r1, #120]	; 0x78
   271f8:	mov	r6, r0
   271fa:	movs	r5, #0
   271fc:	and.w	r3, r3, #7
   27200:	strb.w	r3, [r0, #80]	; 0x50
   27204:	ldr	r3, [r1, #120]	; 0x78
   27206:	ubfx	r3, r3, #3, #3
   2720a:	strb.w	r3, [r0, #81]	; 0x51
   2720e:	ldr	r3, [r1, #120]	; 0x78
   27210:	ubfx	r3, r3, #6, #3
   27214:	strb.w	r3, [r0, #82]	; 0x52
   27218:	ldr	r4, [r1, #124]	; 0x7c
   2721a:	lsls	r4, r4, #2
   2721c:	and.w	r4, r4, #7
   27220:	eors	r3, r4
   27222:	strb.w	r3, [r0, #82]	; 0x52
   27226:	ldr	r3, [r1, #124]	; 0x7c
   27228:	ubfx	r3, r3, #1, #3
   2722c:	strb.w	r3, [r0, #83]	; 0x53
   27230:	ldr	r3, [r1, #124]	; 0x7c
   27232:	ubfx	r3, r3, #4, #3
   27236:	strb.w	r3, [r6, #84]!
   2723a:	ldrsb.w	r3, [r2]
   2723e:	ldrb.w	r1, [r2, #1]!
   27242:	add	r3, r5
   27244:	ubfx	r5, r3, #2, #1
   27248:	cmp	r6, r2
   2724a:	and.w	r4, r3, #7
   2724e:	sbfx	r3, r3, #3, #5
   27252:	sub.w	r4, r4, r5, lsl #3
   27256:	add	r3, r1
   27258:	strb.w	r4, [r2, #-1]
   2725c:	strb	r3, [r2, #0]
   2725e:	bne.n	2723a <error@@Base+0xb766>
   27260:	ldrb.w	r3, [r0, #84]	; 0x54
   27264:	add	r5, r3
   27266:	strb.w	r5, [r0, #84]	; 0x54
   2726a:	pop	{r4, r5, r6, r7}
   2726c:	bx	lr
   2726e:	nop
   27270:	push	{r4, r5, r6, r7}
   27272:	add.w	r6, r1, #120	; 0x78
   27276:	mov	r3, r1
   27278:	mov	r2, r0
   2727a:	mov	r4, r0
   2727c:	ldr	r5, [r3, #0]
   2727e:	adds	r3, #20
   27280:	adds	r4, #8
   27282:	and.w	r5, r5, #31
   27286:	strb.w	r5, [r4, #-8]
   2728a:	ldr.w	r5, [r3, #-20]
   2728e:	ubfx	r5, r5, #5, #5
   27292:	strb.w	r5, [r4, #-7]
   27296:	ldr.w	r7, [r3, #-16]
   2729a:	lsls	r7, r7, #3
   2729c:	and.w	r7, r7, #31
   272a0:	eors	r5, r7
   272a2:	strb.w	r5, [r4, #-7]
   272a6:	ldr.w	r5, [r3, #-16]
   272aa:	ubfx	r5, r5, #2, #5
   272ae:	strb.w	r5, [r4, #-6]
   272b2:	ldr.w	r5, [r3, #-16]
   272b6:	ubfx	r5, r5, #7, #5
   272ba:	strb.w	r5, [r4, #-5]
   272be:	ldr.w	r7, [r3, #-12]
   272c2:	lsls	r7, r7, #1
   272c4:	and.w	r7, r7, #31
   272c8:	eors	r5, r7
   272ca:	strb.w	r5, [r4, #-5]
   272ce:	ldr.w	r5, [r3, #-12]
   272d2:	ubfx	r5, r5, #4, #5
   272d6:	strb.w	r5, [r4, #-4]
   272da:	ldr.w	r7, [r3, #-8]
   272de:	lsls	r7, r7, #4
   272e0:	and.w	r7, r7, #31
   272e4:	eors	r5, r7
   272e6:	strb.w	r5, [r4, #-4]
   272ea:	ldr.w	r5, [r3, #-8]
   272ee:	ubfx	r5, r5, #1, #5
   272f2:	strb.w	r5, [r4, #-3]
   272f6:	ldr.w	r5, [r3, #-8]
   272fa:	ubfx	r5, r5, #6, #5
   272fe:	strb.w	r5, [r4, #-2]
   27302:	ldr.w	r7, [r3, #-4]
   27306:	lsls	r7, r7, #2
   27308:	and.w	r7, r7, #31
   2730c:	eors	r5, r7
   2730e:	strb.w	r5, [r4, #-2]
   27312:	ldr.w	r5, [r3, #-4]
   27316:	cmp	r3, r6
   27318:	ubfx	r5, r5, #3, #5
   2731c:	strb.w	r5, [r4, #-1]
   27320:	bne.n	2727c <error@@Base+0xb7a8>
   27322:	ldr	r3, [r1, #120]	; 0x78
   27324:	mov	r6, r0
   27326:	movs	r5, #0
   27328:	and.w	r3, r3, #31
   2732c:	strb.w	r3, [r0, #48]	; 0x30
   27330:	ldr	r3, [r1, #120]	; 0x78
   27332:	ubfx	r3, r3, #5, #5
   27336:	strb.w	r3, [r0, #49]	; 0x31
   2733a:	ldr	r4, [r1, #124]	; 0x7c
   2733c:	lsls	r4, r4, #3
   2733e:	and.w	r4, r4, #31
   27342:	eors	r3, r4
   27344:	strb.w	r3, [r0, #49]	; 0x31
   27348:	ldr	r3, [r1, #124]	; 0x7c
   2734a:	ubfx	r3, r3, #2, #5
   2734e:	strb.w	r3, [r6, #50]!
   27352:	ldrsb.w	r3, [r2]
   27356:	ldrb.w	r1, [r2, #1]!
   2735a:	add	r3, r5
   2735c:	ubfx	r5, r3, #4, #1
   27360:	cmp	r6, r2
   27362:	and.w	r4, r3, #31
   27366:	sbfx	r3, r3, #5, #3
   2736a:	sub.w	r4, r4, r5, lsl #5
   2736e:	add	r3, r1
   27370:	strb.w	r4, [r2, #-1]
   27374:	strb	r3, [r2, #0]
   27376:	bne.n	27352 <error@@Base+0xb87e>
   27378:	ldrb.w	r3, [r0, #50]	; 0x32
   2737c:	add	r5, r3
   2737e:	strb.w	r5, [r0, #50]	; 0x32
   27382:	pop	{r4, r5, r6, r7}
   27384:	bx	lr
   27386:	nop
   27388:	push	{r4, r5, r6, r7}
   2738a:	add.w	ip, r1, #120	; 0x78
   2738e:	subs	r5, r1, #4
   27390:	subs	r6, r2, #4
   27392:	mov	r4, r0
   27394:	ldr.w	r3, [r6, #4]!
   27398:	adds	r4, #4
   2739a:	ldr.w	r7, [r5, #4]!
   2739e:	lsls	r3, r3, #2
   273a0:	and.w	r7, r7, #3
   273a4:	and.w	r3, r3, #12
   273a8:	cmp	r5, ip
   273aa:	orr.w	r3, r3, r7
   273ae:	strb.w	r3, [r4, #-4]
   273b2:	ldr	r3, [r6, #0]
   273b4:	ldr	r7, [r5, #0]
   273b6:	and.w	r3, r3, #12
   273ba:	ubfx	r7, r7, #2, #2
   273be:	orr.w	r3, r3, r7
   273c2:	strb.w	r3, [r4, #-3]
   273c6:	ldr	r3, [r6, #0]
   273c8:	ldr	r7, [r5, #0]
   273ca:	mov.w	r3, r3, lsr #2
   273ce:	ubfx	r7, r7, #4, #2
   273d2:	and.w	r3, r3, #12
   273d6:	orr.w	r7, r7, r3
   273da:	strb.w	r7, [r4, #-2]
   273de:	ldr	r3, [r6, #0]
   273e0:	ldr	r7, [r5, #0]
   273e2:	mov.w	r3, r3, lsr #4
   273e6:	ubfx	r7, r7, #6, #2
   273ea:	and.w	r3, r3, #12
   273ee:	orr.w	r3, r3, r7
   273f2:	strb.w	r3, [r4, #-1]
   273f6:	bne.n	27394 <error@@Base+0xb8c0>
   273f8:	ldr	r3, [r2, #124]	; 0x7c
   273fa:	ldr	r4, [r1, #124]	; 0x7c
   273fc:	lsls	r3, r3, #2
   273fe:	and.w	r4, r4, #3
   27402:	and.w	r3, r3, #12
   27406:	orrs	r3, r4
   27408:	strb.w	r3, [r0, #124]	; 0x7c
   2740c:	ldr	r3, [r2, #124]	; 0x7c
   2740e:	ldr	r4, [r1, #124]	; 0x7c
   27410:	and.w	r3, r3, #12
   27414:	ubfx	r4, r4, #2, #2
   27418:	orrs	r3, r4
   2741a:	strb.w	r3, [r0, #125]	; 0x7d
   2741e:	ldr	r3, [r2, #124]	; 0x7c
   27420:	ldr	r2, [r1, #124]	; 0x7c
   27422:	pop	{r4, r5, r6, r7}
   27424:	lsrs	r3, r3, #2
   27426:	ubfx	r2, r2, #4, #2
   2742a:	and.w	r3, r3, #12
   2742e:	orrs	r3, r2
   27430:	strb.w	r3, [r0, #126]	; 0x7e
   27434:	bx	lr
   27436:	nop
   27438:	push	{r3, r4, r5, r6, r7, lr}
   2743a:	add.w	r7, r1, #384	; 0x180
   2743e:	add.w	r6, r1, #128	; 0x80
   27442:	mov	r5, r0
   27444:	mov	r2, r7
   27446:	mov	r4, r1
   27448:	bl	282a8 <error@@Base+0xc7d4>
   2744c:	add.w	r1, r4, #256	; 0x100
   27450:	add.w	r0, r5, #128	; 0x80
   27454:	mov	r2, r6
   27456:	bl	282a8 <error@@Base+0xc7d4>
   2745a:	add.w	r0, r5, #256	; 0x100
   2745e:	mov	r2, r7
   27460:	mov	r1, r6
   27462:	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   27466:	b.w	282a8 <error@@Base+0xc7d4>
   2746a:	nop
   2746c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   27470:	sub.w	sp, sp, #648	; 0x288
   27474:	ldr	r7, [pc, #220]	; (27554 <error@@Base+0xba80>)
   27476:	add	r6, sp, #4
   27478:	ldr	r3, [pc, #220]	; (27558 <error@@Base+0xba84>)
   2747a:	add.w	r5, r1, #128	; 0x80
   2747e:	add	r7, pc
   27480:	mov	r4, r1
   27482:	add.w	sl, r2, #128	; 0x80
   27486:	mov	r8, r2
   27488:	ldr	r3, [r7, r3]
   2748a:	add	r7, sp, #516	; 0x204
   2748c:	mov	r9, r0
   2748e:	mov	r1, r5
   27490:	mov	r2, r4
   27492:	mov	r0, r6
   27494:	ldr	r3, [r3, #0]
   27496:	str	r3, [sp, #644]	; 0x284
   27498:	mov.w	r3, #0
   2749c:	bl	281b8 <error@@Base+0xc6e4>
   274a0:	mov	r0, r7
   274a2:	mov	r1, sl
   274a4:	mov	r2, r8
   274a6:	bl	281b8 <error@@Base+0xc6e4>
   274aa:	mov	r2, r7
   274ac:	mov	r1, r6
   274ae:	mov	r0, r6
   274b0:	bl	282a8 <error@@Base+0xc7d4>
   274b4:	mov	r2, r5
   274b6:	add	r5, sp, #132	; 0x84
   274b8:	mov	r1, r4
   274ba:	mov	r0, r5
   274bc:	bl	28194 <error@@Base+0xc6c0>
   274c0:	mov	r0, r7
   274c2:	mov	r2, sl
   274c4:	mov	r1, r8
   274c6:	bl	28194 <error@@Base+0xc6c0>
   274ca:	mov	r2, r7
   274cc:	add	r7, sp, #260	; 0x104
   274ce:	mov	r1, r5
   274d0:	mov	r0, r5
   274d2:	bl	282a8 <error@@Base+0xc7d4>
   274d6:	add.w	r1, r4, #384	; 0x180
   274da:	add.w	r2, r8, #384	; 0x180
   274de:	mov	r0, r7
   274e0:	bl	282a8 <error@@Base+0xc7d4>
   274e4:	ldr	r2, [pc, #116]	; (2755c <error@@Base+0xba88>)
   274e6:	mov	r1, r7
   274e8:	mov	r0, r7
   274ea:	add	r2, pc
   274ec:	bl	282a8 <error@@Base+0xc7d4>
   274f0:	add.w	r1, r4, #256	; 0x100
   274f4:	add	r4, sp, #388	; 0x184
   274f6:	add.w	r2, r8, #256	; 0x100
   274fa:	mov	r0, r4
   274fc:	bl	282a8 <error@@Base+0xc7d4>
   27500:	mov	r2, r4
   27502:	mov	r1, r4
   27504:	mov	r0, r4
   27506:	bl	28194 <error@@Base+0xc6c0>
   2750a:	mov	r2, r6
   2750c:	mov	r1, r5
   2750e:	mov	r0, r9
   27510:	bl	281b8 <error@@Base+0xc6e4>
   27514:	add.w	r0, r9, #384	; 0x180
   27518:	mov	r2, r7
   2751a:	mov	r1, r4
   2751c:	bl	281b8 <error@@Base+0xc6e4>
   27520:	add.w	r0, r9, #128	; 0x80
   27524:	mov	r2, r7
   27526:	mov	r1, r4
   27528:	bl	28194 <error@@Base+0xc6c0>
   2752c:	mov	r2, r6
   2752e:	add.w	r0, r9, #256	; 0x100
   27532:	mov	r1, r5
   27534:	bl	28194 <error@@Base+0xc6c0>
   27538:	ldr	r2, [pc, #36]	; (27560 <error@@Base+0xba8c>)
   2753a:	ldr	r3, [pc, #28]	; (27558 <error@@Base+0xba84>)
   2753c:	add	r2, pc
   2753e:	ldr	r3, [r2, r3]
   27540:	ldr	r2, [r3, #0]
   27542:	ldr	r3, [sp, #644]	; 0x284
   27544:	eors	r2, r3
   27546:	bne.n	27550 <error@@Base+0xba7c>
   27548:	add.w	sp, sp, #648	; 0x288
   2754c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   27550:	blx	4b40 <__stack_chk_fail@plt>
   27554:	add	r5, pc, #792	; (adr r5, 27870 <error@@Base+0xbd9c>)
   27556:	movs	r3, r0
   27558:	lsls	r4, r2, #22
   2755a:	movs	r0, r0
   2755c:	bcc.n	27594 <error@@Base+0xbac0>
   2755e:	movs	r0, r0
   27560:	add	r5, pc, #32	; (adr r5, 27584 <error@@Base+0xbab0>)
   27562:	movs	r3, r0
   27564:	ldr	r2, [pc, #184]	; (27620 <error@@Base+0xbb4c>)
   27566:	ldr	r3, [pc, #188]	; (27624 <error@@Base+0xbb50>)
   27568:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2756c:	add	r2, pc
   2756e:	sub.w	sp, sp, #524	; 0x20c
   27572:	add.w	fp, r1, #128	; 0x80
   27576:	add.w	r8, sp, #4
   2757a:	ldr	r3, [r2, r3]
   2757c:	add	r6, sp, #132	; 0x84
   2757e:	mov	r4, r0
   27580:	add	r5, sp, #260	; 0x104
   27582:	mov	r0, r8
   27584:	ldr	r3, [r3, #0]
   27586:	str	r3, [sp, #516]	; 0x204
   27588:	mov.w	r3, #0
   2758c:	mov	r9, r1
   2758e:	bl	28390 <error@@Base+0xc8bc>
   27592:	mov	r1, fp
   27594:	mov	r0, r6
   27596:	add	r7, sp, #388	; 0x184
   27598:	bl	28390 <error@@Base+0xc8bc>
   2759c:	add.w	r1, r9, #256	; 0x100
   275a0:	mov	r0, r5
   275a2:	add.w	sl, r4, #128	; 0x80
   275a6:	bl	28390 <error@@Base+0xc8bc>
   275aa:	mov	r2, r5
   275ac:	mov	r1, r5
   275ae:	mov	r0, r5
   275b0:	bl	28194 <error@@Base+0xc6c0>
   275b4:	mov	r1, r8
   275b6:	mov	r0, r7
   275b8:	bl	28244 <error@@Base+0xc770>
   275bc:	mov	r2, fp
   275be:	mov	r1, r9
   275c0:	mov	r0, r4
   275c2:	bl	28194 <error@@Base+0xc6c0>
   275c6:	mov	r1, r4
   275c8:	mov	r0, r4
   275ca:	bl	28390 <error@@Base+0xc8bc>
   275ce:	mov	r2, r8
   275d0:	mov	r1, r4
   275d2:	mov	r0, r4
   275d4:	bl	281b8 <error@@Base+0xc6e4>
   275d8:	mov	r2, r6
   275da:	mov	r1, r4
   275dc:	mov	r0, r4
   275de:	bl	281b8 <error@@Base+0xc6e4>
   275e2:	mov	r0, sl
   275e4:	mov	r2, r6
   275e6:	mov	r1, r7
   275e8:	bl	28194 <error@@Base+0xc6c0>
   275ec:	add.w	r0, r4, #384	; 0x180
   275f0:	mov	r2, r5
   275f2:	mov	r1, sl
   275f4:	bl	281b8 <error@@Base+0xc6e4>
   275f8:	mov	r2, r6
   275fa:	add.w	r0, r4, #256	; 0x100
   275fe:	mov	r1, r7
   27600:	bl	281b8 <error@@Base+0xc6e4>
   27604:	ldr	r2, [pc, #32]	; (27628 <error@@Base+0xbb54>)
   27606:	ldr	r3, [pc, #28]	; (27624 <error@@Base+0xbb50>)
   27608:	add	r2, pc
   2760a:	ldr	r3, [r2, r3]
   2760c:	ldr	r2, [r3, #0]
   2760e:	ldr	r3, [sp, #516]	; 0x204
   27610:	eors	r2, r3
   27612:	bne.n	2761c <error@@Base+0xbb48>
   27614:	add.w	sp, sp, #524	; 0x20c
   27618:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2761c:	blx	4b40 <__stack_chk_fail@plt>
   27620:	add	r4, pc, #864	; (adr r4, 27984 <error@@Base+0xbeb0>)
   27622:	movs	r3, r0
   27624:	lsls	r4, r2, #22
   27626:	movs	r0, r0
   27628:	add	r4, pc, #240	; (adr r4, 2771c <error@@Base+0xbc48>)
   2762a:	movs	r3, r0
   2762c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   27630:	adds	r3, r2, r2
   27632:	sub	sp, #144	; 0x90
   27634:	adds	r3, r3, r3
   27636:	ldr	r7, [pc, #292]	; (2775c <error@@Base+0xbc88>)
   27638:	adds	r4, r3, r2
   2763a:	ldrsb.w	r8, [sp, #176]	; 0xb0
   2763e:	mov.w	r2, #256	; 0x100
   27642:	ldr	r3, [pc, #284]	; (27760 <error@@Base+0xbc8c>)
   27644:	add	r7, pc
   27646:	ldr	r6, [pc, #284]	; (27764 <error@@Base+0xbc90>)
   27648:	uxtb.w	r5, r8
   2764c:	sxtb.w	r8, r8
   27650:	add	r6, pc
   27652:	ldr	r3, [r7, r3]
   27654:	add.w	r1, r6, r4, lsl #8
   27658:	mov	r7, r0
   2765a:	ldr	r3, [r3, #0]
   2765c:	str	r3, [sp, #140]	; 0x8c
   2765e:	mov.w	r3, #0
   27662:	blx	47e0 <memcpy@plt>
   27666:	eor.w	r2, r5, #1
   2766a:	mvns	r3, r5
   2766c:	adds.w	sl, r4, #1
   27670:	subs	r2, #1
   27672:	uxtb	r3, r3
   27674:	add.w	r9, r7, #128	; 0x80
   27678:	subs	r3, #1
   2767a:	mov.w	sl, sl, lsl #8
   2767e:	lsrs	r2, r2, #31
   27680:	add.w	r1, r6, sl
   27684:	orr.w	r2, r2, r3, lsr #31
   27688:	mov	r0, r7
   2768a:	str	r2, [sp, #4]
   2768c:	bl	280e4 <error@@Base+0xc610>
   27690:	add.w	r1, sl, #128	; 0x80
   27694:	mov	r0, r9
   27696:	ldr	r2, [sp, #4]
   27698:	add	r1, r6
   2769a:	bl	280e4 <error@@Base+0xc610>
   2769e:	eor.w	r2, r5, #2
   276a2:	adds.w	sl, r4, #2
   276a6:	subs	r2, #1
   276a8:	eor.w	r3, r5, #254	; 0xfe
   276ac:	mov	r0, r7
   276ae:	subs	r3, #1
   276b0:	mov.w	sl, sl, lsl #8
   276b4:	lsrs	r2, r2, #31
   276b6:	add.w	r1, r6, sl
   276ba:	orr.w	r2, r2, r3, lsr #31
   276be:	str	r2, [sp, #4]
   276c0:	bl	280e4 <error@@Base+0xc610>
   276c4:	add.w	r1, sl, #128	; 0x80
   276c8:	mov	r0, r9
   276ca:	ldr	r2, [sp, #4]
   276cc:	add	r1, r6
   276ce:	bl	280e4 <error@@Base+0xc610>
   276d2:	eor.w	r2, r5, #3
   276d6:	adds.w	sl, r4, #3
   276da:	subs	r2, #1
   276dc:	eor.w	r3, r5, #253	; 0xfd
   276e0:	mov	r0, r7
   276e2:	subs	r3, #1
   276e4:	mov.w	sl, sl, lsl #8
   276e8:	lsrs	r2, r2, #31
   276ea:	add.w	r1, r6, sl
   276ee:	orr.w	r2, r2, r3, lsr #31
   276f2:	str	r2, [sp, #4]
   276f4:	bl	280e4 <error@@Base+0xc610>
   276f8:	add.w	r1, sl, #128	; 0x80
   276fc:	mov	r0, r9
   276fe:	ldr	r2, [sp, #4]
   27700:	add	r1, r6
   27702:	bl	280e4 <error@@Base+0xc610>
   27706:	adds	r4, #4
   27708:	eor.w	r2, r5, #252	; 0xfc
   2770c:	mov	r0, r7
   2770e:	subs	r2, #1
   27710:	lsls	r4, r4, #8
   27712:	adds	r1, r6, r4
   27714:	adds	r4, #128	; 0x80
   27716:	lsrs	r2, r2, #31
   27718:	str	r2, [sp, #4]
   2771a:	bl	280e4 <error@@Base+0xc610>
   2771e:	adds	r1, r6, r4
   27720:	add	r4, sp, #12
   27722:	ldr	r2, [sp, #4]
   27724:	mov	r0, r9
   27726:	mov.w	r9, r8, asr #31
   2772a:	bl	280e4 <error@@Base+0xc610>
   2772e:	mov	r1, r7
   27730:	mov	r0, r4
   27732:	bl	28244 <error@@Base+0xc770>
   27736:	mov.w	r2, r9, lsr #31
   2773a:	mov	r0, r7
   2773c:	mov	r1, r4
   2773e:	bl	280e4 <error@@Base+0xc610>
   27742:	ldr	r2, [pc, #36]	; (27768 <error@@Base+0xbc94>)
   27744:	ldr	r3, [pc, #24]	; (27760 <error@@Base+0xbc8c>)
   27746:	add	r2, pc
   27748:	ldr	r3, [r2, r3]
   2774a:	ldr	r2, [r3, #0]
   2774c:	ldr	r3, [sp, #140]	; 0x8c
   2774e:	eors	r2, r3
   27750:	bne.n	27758 <error@@Base+0xbc84>
   27752:	add	sp, #144	; 0x90
   27754:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   27758:	blx	4b40 <__stack_chk_fail@plt>
   2775c:	add	r4, pc, #0	; (adr r4, 27760 <error@@Base+0xbc8c>)
   2775e:	movs	r3, r0
   27760:	lsls	r4, r2, #22
   27762:	movs	r0, r0
   27764:	bcc.n	277d0 <error@@Base+0xbcfc>
   27766:	movs	r0, r0
   27768:	add	r2, pc, #1016	; (adr r2, 27b64 <error@@Base+0xc090>)
   2776a:	movs	r3, r0
   2776c:	ldr	r2, [pc, #352]	; (278d0 <error@@Base+0xbdfc>)
   2776e:	ldr	r3, [pc, #356]	; (278d4 <error@@Base+0xbe00>)
   27770:	add	r2, pc
   27772:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27776:	add.w	r7, r0, #256	; 0x100
   2777a:	sub.w	sp, sp, #908	; 0x38c
   2777e:	ldr	r3, [r2, r3]
   27780:	mov	r5, r0
   27782:	add.w	sl, r5, #128	; 0x80
   27786:	add.w	r8, sp, #260	; 0x104
   2778a:	mov	r4, r1
   2778c:	mov	r0, r7
   2778e:	ldr.w	fp, [pc, #328]	; 278d8 <error@@Base+0xbe04>
   27792:	ldr	r3, [r3, #0]
   27794:	str	r3, [sp, #900]	; 0x384
   27796:	mov.w	r3, #0
   2779a:	add	r6, sp, #388	; 0x184
   2779c:	bl	28164 <error@@Base+0xc690>
   277a0:	mov	r1, r4
   277a2:	mov	r0, sl
   277a4:	ldrb.w	r9, [r4, #31]
   277a8:	add	fp, pc
   277aa:	bl	27f78 <error@@Base+0xc4a4>
   277ae:	mov	r1, sl
   277b0:	mov	r0, r8
   277b2:	bl	28390 <error@@Base+0xc8bc>
   277b6:	add.w	r2, fp, #128	; 0x80
   277ba:	mov	r1, r8
   277bc:	mov	r0, r6
   277be:	bl	282a8 <error@@Base+0xc7d4>
   277c2:	add	r4, sp, #516	; 0x204
   277c4:	mov	r2, r7
   277c6:	mov	r1, r8
   277c8:	mov	r0, r8
   277ca:	mov.w	r9, r9, lsr #7
   277ce:	bl	281b8 <error@@Base+0xc6e4>
   277d2:	mov	r2, r6
   277d4:	mov	r1, r7
   277d6:	mov	r0, r6
   277d8:	add	r7, sp, #644	; 0x284
   277da:	bl	28194 <error@@Base+0xc6c0>
   277de:	mov	r0, r4
   277e0:	mov	r1, r6
   277e2:	bl	28390 <error@@Base+0xc8bc>
   277e6:	mov	r1, r4
   277e8:	mov	r0, r7
   277ea:	bl	28390 <error@@Base+0xc8bc>
   277ee:	mov	r2, r4
   277f0:	add	r4, sp, #772	; 0x304
   277f2:	mov	r1, r7
   277f4:	add	r7, sp, #132	; 0x84
   277f6:	mov	r0, r4
   277f8:	bl	282a8 <error@@Base+0xc7d4>
   277fc:	mov	r1, r4
   277fe:	add	r4, sp, #4
   27800:	mov	r2, r8
   27802:	mov	r0, r4
   27804:	bl	282a8 <error@@Base+0xc7d4>
   27808:	mov	r2, r6
   2780a:	mov	r1, r4
   2780c:	mov	r0, r4
   2780e:	bl	282a8 <error@@Base+0xc7d4>
   27812:	mov	r1, r4
   27814:	mov	r0, r4
   27816:	bl	28610 <error@@Base+0xcb3c>
   2781a:	mov	r2, r8
   2781c:	mov	r1, r4
   2781e:	mov	r0, r4
   27820:	bl	282a8 <error@@Base+0xc7d4>
   27824:	mov	r2, r6
   27826:	mov	r1, r4
   27828:	mov	r0, r4
   2782a:	bl	282a8 <error@@Base+0xc7d4>
   2782e:	mov	r2, r6
   27830:	mov	r1, r4
   27832:	mov	r0, r4
   27834:	bl	282a8 <error@@Base+0xc7d4>
   27838:	mov	r2, r6
   2783a:	mov	r1, r4
   2783c:	mov	r0, r5
   2783e:	bl	282a8 <error@@Base+0xc7d4>
   27842:	mov	r1, r5
   27844:	mov	r0, r7
   27846:	bl	28390 <error@@Base+0xc8bc>
   2784a:	mov	r1, r7
   2784c:	mov	r0, r7
   2784e:	mov	r2, r6
   27850:	bl	282a8 <error@@Base+0xc7d4>
   27854:	mov	r1, r8
   27856:	mov	r0, r7
   27858:	bl	28064 <error@@Base+0xc590>
   2785c:	cbz	r0, 278b6 <error@@Base+0xbde2>
   2785e:	mov	r1, r5
   27860:	mov	r0, r7
   27862:	bl	28390 <error@@Base+0xc8bc>
   27866:	mov	r1, r7
   27868:	mov	r0, r7
   2786a:	mov	r2, r6
   2786c:	bl	282a8 <error@@Base+0xc7d4>
   27870:	mov	r1, r8
   27872:	mov	r0, r7
   27874:	bl	28064 <error@@Base+0xc590>
   27878:	cbz	r0, 278c4 <error@@Base+0xbdf0>
   2787a:	mov	r0, r5
   2787c:	eor.w	r9, r9, #1
   27880:	bl	28110 <error@@Base+0xc63c>
   27884:	cmp	r0, r9
   27886:	beq.n	27890 <error@@Base+0xbdbc>
   27888:	mov	r1, r5
   2788a:	mov	r0, r5
   2788c:	bl	28244 <error@@Base+0xc770>
   27890:	add.w	r0, r5, #384	; 0x180
   27894:	mov	r2, sl
   27896:	mov	r1, r5
   27898:	bl	282a8 <error@@Base+0xc7d4>
   2789c:	movs	r0, #0
   2789e:	ldr	r2, [pc, #60]	; (278dc <error@@Base+0xbe08>)
   278a0:	ldr	r3, [pc, #48]	; (278d4 <error@@Base+0xbe00>)
   278a2:	add	r2, pc
   278a4:	ldr	r3, [r2, r3]
   278a6:	ldr	r2, [r3, #0]
   278a8:	ldr	r3, [sp, #900]	; 0x384
   278aa:	eors	r2, r3
   278ac:	bne.n	278ca <error@@Base+0xbdf6>
   278ae:	add.w	sp, sp, #908	; 0x38c
   278b2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   278b6:	add.w	r2, fp, #256	; 0x100
   278ba:	mov	r1, r5
   278bc:	mov	r0, r5
   278be:	bl	282a8 <error@@Base+0xc7d4>
   278c2:	b.n	2785e <error@@Base+0xbd8a>
   278c4:	mov.w	r0, #4294967295	; 0xffffffff
   278c8:	b.n	2789e <error@@Base+0xbdca>
   278ca:	blx	4b40 <__stack_chk_fail@plt>
   278ce:	nop
   278d0:	add	r2, pc, #848	; (adr r2, 27c24 <error@@Base+0xc150>)
   278d2:	movs	r3, r0
   278d4:	lsls	r4, r2, #22
   278d6:	movs	r0, r0
   278d8:	beq.n	27994 <error@@Base+0xbec0>
   278da:	movs	r0, r0
   278dc:	add	r1, pc, #648	; (adr r1, 27b68 <error@@Base+0xc094>)
   278de:	movs	r3, r0
   278e0:	push	{r4, r5, r6, lr}
   278e2:	sub	sp, #400	; 0x190
   278e4:	add	r2, sp, #268	; 0x10c
   278e6:	mov	r4, r0
   278e8:	str	r2, [sp, #4]
   278ea:	add	r6, sp, #12
   278ec:	mov	r0, r2
   278ee:	ldr	r2, [pc, #96]	; (27950 <error@@Base+0xbe7c>)
   278f0:	ldr	r3, [pc, #96]	; (27954 <error@@Base+0xbe80>)
   278f2:	mov	r5, r1
   278f4:	add	r2, pc
   278f6:	add.w	r1, r1, #256	; 0x100
   278fa:	ldr	r3, [r2, r3]
   278fc:	ldr	r3, [r3, #0]
   278fe:	str	r3, [sp, #396]	; 0x18c
   27900:	mov.w	r3, #0
   27904:	bl	28398 <error@@Base+0xc8c4>
   27908:	mov	r1, r5
   2790a:	ldr	r2, [sp, #4]
   2790c:	mov	r0, r6
   2790e:	bl	282a8 <error@@Base+0xc7d4>
   27912:	add.w	r1, r5, #128	; 0x80
   27916:	add	r5, sp, #140	; 0x8c
   27918:	ldr	r2, [sp, #4]
   2791a:	mov	r0, r5
   2791c:	bl	282a8 <error@@Base+0xc7d4>
   27920:	mov	r1, r5
   27922:	mov	r0, r4
   27924:	bl	27f9c <error@@Base+0xc4c8>
   27928:	mov	r0, r6
   2792a:	bl	28110 <error@@Base+0xc63c>
   2792e:	ldrb	r3, [r4, #31]
   27930:	ldr	r2, [pc, #36]	; (27958 <error@@Base+0xbe84>)
   27932:	add	r2, pc
   27934:	eor.w	r0, r3, r0, lsl #7
   27938:	ldr	r3, [pc, #24]	; (27954 <error@@Base+0xbe80>)
   2793a:	strb	r0, [r4, #31]
   2793c:	ldr	r3, [r2, r3]
   2793e:	ldr	r2, [r3, #0]
   27940:	ldr	r3, [sp, #396]	; 0x18c
   27942:	eors	r2, r3
   27944:	bne.n	2794a <error@@Base+0xbe76>
   27946:	add	sp, #400	; 0x190
   27948:	pop	{r4, r5, r6, pc}
   2794a:	blx	4b40 <__stack_chk_fail@plt>
   2794e:	nop
   27950:	add	r1, pc, #320	; (adr r1, 27a94 <error@@Base+0xbfc0>)
   27952:	movs	r3, r0
   27954:	lsls	r4, r2, #22
   27956:	movs	r0, r0
   27958:	add	r1, pc, #72	; (adr r1, 279a4 <error@@Base+0xbed0>)
   2795a:	movs	r3, r0
   2795c:	push	{r4, lr}
   2795e:	mov	r4, r0
   27960:	bl	27ffc <error@@Base+0xc528>
   27964:	add.w	r1, r4, #256	; 0x100
   27968:	mov	r3, r0
   2796a:	add.w	r0, r4, #128	; 0x80
   2796e:	mov	r4, r3
   27970:	bl	28064 <error@@Base+0xc590>
   27974:	cbz	r0, 2797c <error@@Base+0xbea8>
   27976:	subs	r0, r4, #0
   27978:	it	ne
   2797a:	movne	r0, #1
   2797c:	pop	{r4, pc}
   2797e:	nop
   27980:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27984:	mov	r7, r3
   27986:	vpush	{d8-d10}
   2798a:	mov	r5, r0
   2798c:	ldr.w	ip, [pc, #840]	; 27cd8 <error@@Base+0xc204>
   27990:	ldr	r4, [pc, #840]	; (27cdc <error@@Base+0xc208>)
   27992:	add	ip, pc
   27994:	vmov	s20, r2
   27998:	sub.w	sp, sp, #8832	; 0x2280
   2799c:	sub	sp, #28
   2799e:	add.w	r3, sp, #8832	; 0x2280
   279a2:	add	r6, sp, #536	; 0x218
   279a4:	str	r1, [sp, #4]
   279a6:	adds	r3, #20
   279a8:	ldr.w	r4, [ip, r4]
   279ac:	sub.w	r9, r6, #4
   279b0:	add.w	sl, r6, #508	; 0x1fc
   279b4:	add.w	fp, sp, #24
   279b8:	ldr	r4, [r4, #0]
   279ba:	str	r4, [r3, #0]
   279bc:	mov.w	r4, #0
   279c0:	add.w	r3, sp, #8896	; 0x22c0
   279c4:	adds	r3, #24
   279c6:	mov	r0, r9
   279c8:	sub.w	r4, fp, #4
   279cc:	addw	r8, r6, #2556	; 0x9fc
   279d0:	ldr	r3, [r3, #0]
   279d2:	str	r3, [sp, #12]
   279d4:	bl	28180 <error@@Base+0xc6ac>
   279d8:	add.w	r0, r6, #124	; 0x7c
   279dc:	bl	28164 <error@@Base+0xc690>
   279e0:	add.w	r0, r6, #252	; 0xfc
   279e4:	bl	28164 <error@@Base+0xc690>
   279e8:	add.w	r0, r6, #380	; 0x17c
   279ec:	bl	28180 <error@@Base+0xc6ac>
   279f0:	ldr	r1, [sp, #4]
   279f2:	mov	r0, sl
   279f4:	mov.w	r2, #512	; 0x200
   279f8:	add.w	r3, r6, #1020	; 0x3fc
   279fc:	str	r3, [sp, #0]
   279fe:	str	r1, [sp, #8]
   27a00:	add.w	r3, fp, #252	; 0xfc
   27a04:	str	r3, [sp, #4]
   27a06:	blx	47e0 <memcpy@plt>
   27a0a:	ldr	r1, [sp, #8]
   27a0c:	mov	r0, r4
   27a0e:	addw	r2, r6, #1532	; 0x5fc
   27a12:	str	r2, [sp, #8]
   27a14:	bl	27564 <error@@Base+0xba90>
   27a18:	vldr	s19, [sp]
   27a1c:	mov	r1, r4
   27a1e:	addw	ip, r6, #2044	; 0x7fc
   27a22:	str.w	ip, [sp]
   27a26:	vmov	r0, s19
   27a2a:	bl	27438 <error@@Base+0xb964>
   27a2e:	vldr	s16, [sp, #4]
   27a32:	addw	r0, r6, #1404	; 0x57c
   27a36:	mov	r1, r4
   27a38:	vmov	r2, s16
   27a3c:	bl	282a8 <error@@Base+0xc7d4>
   27a40:	vmov	r2, s19
   27a44:	mov	r1, sl
   27a46:	mov	r0, r4
   27a48:	bl	2746c <error@@Base+0xb998>
   27a4c:	vldr	s18, [sp, #8]
   27a50:	mov	r1, r4
   27a52:	vmov	r0, s18
   27a56:	bl	27438 <error@@Base+0xb964>
   27a5a:	vmov	r2, s16
   27a5e:	addw	r0, r6, #1916	; 0x77c
   27a62:	mov	r1, r4
   27a64:	bl	282a8 <error@@Base+0xc7d4>
   27a68:	vldr	s17, [sp]
   27a6c:	mov	r1, r7
   27a6e:	mov.w	r2, #512	; 0x200
   27a72:	vmov	r0, s17
   27a76:	blx	47e0 <memcpy@plt>
   27a7a:	vmov	r2, s17
   27a7e:	mov	r1, sl
   27a80:	mov	r0, r4
   27a82:	bl	2746c <error@@Base+0xb998>
   27a86:	mov	r1, r4
   27a88:	mov	r0, r8
   27a8a:	addw	r3, r6, #4092	; 0xffc
   27a8e:	str	r3, [sp, #0]
   27a90:	bl	27438 <error@@Base+0xb964>
   27a94:	vmov	r2, s16
   27a98:	addw	r0, r6, #2940	; 0xb7c
   27a9c:	mov	r1, r4
   27a9e:	bl	282a8 <error@@Base+0xc7d4>
   27aa2:	vmov	r2, s17
   27aa6:	vmov	r1, s19
   27aaa:	mov	r0, r4
   27aac:	bl	2746c <error@@Base+0xb998>
   27ab0:	addw	r0, r6, #3068	; 0xbfc
   27ab4:	mov	r1, r4
   27ab6:	bl	27438 <error@@Base+0xb964>
   27aba:	vmov	r2, s16
   27abe:	addw	r0, r6, #3452	; 0xd7c
   27ac2:	mov	r1, r4
   27ac4:	bl	282a8 <error@@Base+0xc7d4>
   27ac8:	vmov	r2, s17
   27acc:	vmov	r1, s18
   27ad0:	mov	r0, r4
   27ad2:	bl	2746c <error@@Base+0xb998>
   27ad6:	addw	r0, r6, #3580	; 0xdfc
   27ada:	mov	r1, r4
   27adc:	add.w	ip, r9, #6144	; 0x1800
   27ae0:	str.w	ip, [sp, #4]
   27ae4:	bl	27438 <error@@Base+0xb964>
   27ae8:	vmov	r2, s16
   27aec:	addw	r0, r6, #3964	; 0xf7c
   27af0:	mov	r1, r4
   27af2:	bl	282a8 <error@@Base+0xc7d4>
   27af6:	mov	r1, r7
   27af8:	mov	r0, r4
   27afa:	add.w	r7, sp, #8704	; 0x2200
   27afe:	bl	27564 <error@@Base+0xba90>
   27b02:	ldr	r6, [sp, #0]
   27b04:	mov	r1, r4
   27b06:	adds	r7, #20
   27b08:	mov	r0, r6
   27b0a:	bl	27438 <error@@Base+0xb964>
   27b0e:	vmov	r2, s16
   27b12:	add.w	r0, r9, #4480	; 0x1180
   27b16:	mov	r1, r4
   27b18:	bl	282a8 <error@@Base+0xc7d4>
   27b1c:	mov	r2, r6
   27b1e:	mov	r1, sl
   27b20:	mov	r0, r4
   27b22:	bl	2746c <error@@Base+0xb998>
   27b26:	add.w	r0, r9, #4608	; 0x1200
   27b2a:	mov	r1, r4
   27b2c:	bl	27438 <error@@Base+0xb964>
   27b30:	vmov	r2, s16
   27b34:	add.w	r0, r9, #4992	; 0x1380
   27b38:	mov	r1, r4
   27b3a:	bl	282a8 <error@@Base+0xc7d4>
   27b3e:	mov	r1, r8
   27b40:	mov	r0, r4
   27b42:	add.w	r8, r5, #384	; 0x180
   27b46:	bl	27564 <error@@Base+0xba90>
   27b4a:	add.w	r0, r9, #5120	; 0x1400
   27b4e:	mov	r1, r4
   27b50:	bl	27438 <error@@Base+0xb964>
   27b54:	vmov	r2, s16
   27b58:	add.w	r0, r9, #5504	; 0x1580
   27b5c:	mov	r1, r4
   27b5e:	bl	282a8 <error@@Base+0xc7d4>
   27b62:	mov	r2, r6
   27b64:	vmov	r1, s18
   27b68:	mov	r0, r4
   27b6a:	bl	2746c <error@@Base+0xb998>
   27b6e:	add.w	r0, r9, #5632	; 0x1600
   27b72:	mov	r1, r4
   27b74:	bl	27438 <error@@Base+0xb964>
   27b78:	vmov	r2, s16
   27b7c:	add.w	r0, r9, #6016	; 0x1780
   27b80:	mov	r1, r4
   27b82:	bl	282a8 <error@@Base+0xc7d4>
   27b86:	mov	r2, r6
   27b88:	vmov	r1, s17
   27b8c:	mov	r0, r4
   27b8e:	bl	2746c <error@@Base+0xb998>
   27b92:	vldr	s17, [sp, #4]
   27b96:	mov	r1, r4
   27b98:	add.w	r6, sp, #8832	; 0x2280
   27b9c:	adds	r6, #18
   27b9e:	vmov	r0, s17
   27ba2:	bl	27438 <error@@Base+0xb964>
   27ba6:	vmov	r2, s16
   27baa:	add.w	r0, r9, #6528	; 0x1980
   27bae:	mov	r1, r4
   27bb0:	bl	282a8 <error@@Base+0xc7d4>
   27bb4:	vmov	r2, s17
   27bb8:	mov	r1, sl
   27bba:	mov	r0, r4
   27bbc:	bl	2746c <error@@Base+0xb998>
   27bc0:	add.w	r0, r9, #6656	; 0x1a00
   27bc4:	mov	r1, r4
   27bc6:	vmov	sl, s16
   27bca:	bl	27438 <error@@Base+0xb964>
   27bce:	vmov	r2, s16
   27bd2:	add.w	r0, r9, #7040	; 0x1b80
   27bd6:	mov	r1, r4
   27bd8:	bl	282a8 <error@@Base+0xc7d4>
   27bdc:	vmov	r2, s17
   27be0:	vmov	r1, s19
   27be4:	mov	r0, r4
   27be6:	bl	2746c <error@@Base+0xb998>
   27bea:	add.w	r0, r9, #7168	; 0x1c00
   27bee:	mov	r1, r4
   27bf0:	bl	27438 <error@@Base+0xb964>
   27bf4:	vmov	r2, s16
   27bf8:	add.w	r0, r9, #7552	; 0x1d80
   27bfc:	mov	r1, r4
   27bfe:	bl	282a8 <error@@Base+0xc7d4>
   27c02:	vmov	r2, s17
   27c06:	vmov	r1, s18
   27c0a:	mov	r0, r4
   27c0c:	bl	2746c <error@@Base+0xb998>
   27c10:	add.w	r0, r9, #7680	; 0x1e00
   27c14:	mov	r1, r4
   27c16:	bl	27438 <error@@Base+0xb964>
   27c1a:	vmov	r2, s16
   27c1e:	add.w	r0, r9, #8064	; 0x1f80
   27c22:	mov	r1, r4
   27c24:	bl	282a8 <error@@Base+0xc7d4>
   27c28:	ldr	r3, [sp, #12]
   27c2a:	vmov	r1, s20
   27c2e:	mov	r0, r7
   27c30:	mov	r2, r3
   27c32:	bl	27388 <error@@Base+0xb8b4>
   27c36:	add.w	r3, sp, #8832	; 0x2280
   27c3a:	mov	r0, r5
   27c3c:	mov.w	r2, #512	; 0x200
   27c40:	ldrb	r1, [r3, #18]
   27c42:	adds	r3, #18
   27c44:	add.w	r1, r9, r1, lsl #9
   27c48:	blx	47e0 <memcpy@plt>
   27c4c:	b.n	27c56 <error@@Base+0xc182>
   27c4e:	mov	r1, r4
   27c50:	mov	r0, r5
   27c52:	bl	27438 <error@@Base+0xb964>
   27c56:	mov	r1, r5
   27c58:	mov	r0, r4
   27c5a:	bl	27564 <error@@Base+0xba90>
   27c5e:	mov	r1, r4
   27c60:	mov	r0, r5
   27c62:	bl	27438 <error@@Base+0xb964>
   27c66:	mov	r1, r5
   27c68:	mov	r0, r4
   27c6a:	bl	27564 <error@@Base+0xba90>
   27c6e:	ldrb.w	r3, [r6, #-1]!
   27c72:	cbnz	r3, 27cb0 <error@@Base+0xc1dc>
   27c74:	cmp	r6, r7
   27c76:	bne.n	27c4e <error@@Base+0xc17a>
   27c78:	mov	r0, r5
   27c7a:	mov	r1, r4
   27c7c:	bl	27438 <error@@Base+0xb964>
   27c80:	add.w	r2, fp, #252	; 0xfc
   27c84:	mov	r1, r4
   27c86:	mov	r0, r8
   27c88:	bl	282a8 <error@@Base+0xc7d4>
   27c8c:	ldr	r1, [pc, #80]	; (27ce0 <error@@Base+0xc20c>)
   27c8e:	ldr	r2, [pc, #76]	; (27cdc <error@@Base+0xc208>)
   27c90:	add.w	r3, sp, #8832	; 0x2280
   27c94:	add	r1, pc
   27c96:	adds	r3, #20
   27c98:	ldr	r2, [r1, r2]
   27c9a:	ldr	r1, [r2, #0]
   27c9c:	ldr	r2, [r3, #0]
   27c9e:	eors	r1, r2
   27ca0:	bne.n	27cd2 <error@@Base+0xc1fe>
   27ca2:	add.w	sp, sp, #8832	; 0x2280
   27ca6:	add	sp, #28
   27ca8:	vpop	{d8-d10}
   27cac:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27cb0:	mov	r1, r4
   27cb2:	mov	r0, r5
   27cb4:	bl	27438 <error@@Base+0xb964>
   27cb8:	mov	r2, sl
   27cba:	mov	r1, r4
   27cbc:	mov	r0, r8
   27cbe:	bl	282a8 <error@@Base+0xc7d4>
   27cc2:	ldrb	r2, [r6, #0]
   27cc4:	mov	r1, r5
   27cc6:	mov	r0, r4
   27cc8:	add.w	r2, r9, r2, lsl #9
   27ccc:	bl	2746c <error@@Base+0xb998>
   27cd0:	b.n	27c74 <error@@Base+0xc1a0>
   27cd2:	blx	4b40 <__stack_chk_fail@plt>
   27cd6:	nop
   27cd8:	add	r0, pc, #712	; (adr r0, 27fa4 <error@@Base+0xc4d0>)
   27cda:	movs	r3, r0
   27cdc:	lsls	r4, r2, #22
   27cde:	movs	r0, r0
   27ce0:	ldr	r5, [sp, #704]	; 0x2c0
   27ce2:	movs	r3, r0
   27ce4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27ce8:	mov	r8, r0
   27cea:	vpush	{d8-d14}
   27cee:	add.w	sl, r8, #256	; 0x100
   27cf2:	ldr	r2, [pc, #472]	; (27ecc <error@@Base+0xc3f8>)
   27cf4:	add.w	r4, r8, #384	; 0x180
   27cf8:	ldr	r3, [pc, #468]	; (27ed0 <error@@Base+0xc3fc>)
   27cfa:	add.w	r9, r8, #128	; 0x80
   27cfe:	add	r2, pc
   27d00:	vmov	s20, r4
   27d04:	subw	sp, sp, #1788	; 0x6fc
   27d08:	ldr	r3, [r2, r3]
   27d0a:	addw	r7, sp, #1436	; 0x59c
   27d0e:	add	r6, sp, #28
   27d10:	add	r5, sp, #156	; 0x9c
   27d12:	ldr	r3, [r3, #0]
   27d14:	str.w	r3, [sp, #1780]	; 0x6f4
   27d18:	mov.w	r3, #0
   27d1c:	addw	r3, sp, #1692	; 0x69c
   27d20:	str	r3, [sp, #8]
   27d22:	add.w	fp, sp, #668	; 0x29c
   27d26:	mov	r0, r3
   27d28:	bl	27164 <error@@Base+0xb690>
   27d2c:	ldrsb.w	r1, [sp, #1692]	; 0x69c
   27d30:	movs	r3, #0
   27d32:	movs	r2, #0
   27d34:	mov	r0, r8
   27d36:	str	r1, [sp, #0]
   27d38:	add.w	r1, sp, #1776	; 0x6f0
   27d3c:	str	r1, [sp, #20]
   27d3e:	bl	2762c <error@@Base+0xbb58>
   27d42:	mov	r0, sl
   27d44:	bl	28164 <error@@Base+0xc690>
   27d48:	mov	r0, r4
   27d4a:	mov	r2, r9
   27d4c:	mov	r1, r8
   27d4e:	bl	282a8 <error@@Base+0xc7d4>
   27d52:	ldr	r2, [pc, #384]	; (27ed4 <error@@Base+0xc400>)
   27d54:	add	r4, sp, #540	; 0x21c
   27d56:	movs	r3, #1
   27d58:	add	r2, pc
   27d5a:	str	r3, [sp, #12]
   27d5c:	movs	r3, #0
   27d5e:	vmov	s21, r2
   27d62:	addw	r2, sp, #1564	; 0x61c
   27d66:	vmov	s22, r2
   27d6a:	addw	r2, sp, #1308	; 0x51c
   27d6e:	vmov	s23, r2
   27d72:	add	r2, sp, #284	; 0x11c
   27d74:	vmov	s28, r2
   27d78:	add	r2, sp, #412	; 0x19c
   27d7a:	vmov	s27, r2
   27d7e:	add	r2, sp, #796	; 0x31c
   27d80:	vmov	s18, r2
   27d84:	addw	r2, sp, #1180	; 0x49c
   27d88:	vmov	s24, r2
   27d8c:	add	r2, sp, #924	; 0x39c
   27d8e:	vmov	s26, r2
   27d92:	addw	r2, sp, #1052	; 0x41c
   27d96:	vmov	s25, r2
   27d9a:	ldr	r2, [sp, #8]
   27d9c:	mov	r0, r7
   27d9e:	str	r3, [sp, #16]
   27da0:	ldrsb.w	r1, [r2, #1]!
   27da4:	str	r2, [sp, #8]
   27da6:	str	r1, [sp, #0]
   27da8:	ldr	r2, [sp, #12]
   27daa:	bl	2762c <error@@Base+0xbb58>
   27dae:	vmov	r2, s22
   27db2:	vmov	r0, s23
   27db6:	mov	r1, r7
   27db8:	bl	282a8 <error@@Base+0xc7d4>
   27dbc:	mov	r2, r8
   27dbe:	mov	r1, r9
   27dc0:	mov	r0, r6
   27dc2:	bl	281b8 <error@@Base+0xc6e4>
   27dc6:	mov	r2, r8
   27dc8:	mov	r1, r9
   27dca:	mov	r0, r5
   27dcc:	bl	28194 <error@@Base+0xc6c0>
   27dd0:	vmov	r1, s22
   27dd4:	vmov	r0, s28
   27dd8:	mov	r2, r7
   27dda:	bl	281b8 <error@@Base+0xc6e4>
   27dde:	vmov	r1, s22
   27de2:	vmov	r0, s27
   27de6:	mov	r2, r7
   27de8:	bl	28194 <error@@Base+0xc6c0>
   27dec:	vmov	r2, s28
   27df0:	mov	r1, r6
   27df2:	mov	r0, r6
   27df4:	bl	282a8 <error@@Base+0xc7d4>
   27df8:	vmov	r2, s27
   27dfc:	mov	r1, r5
   27dfe:	mov	r0, r5
   27e00:	bl	282a8 <error@@Base+0xc7d4>
   27e04:	vmov	r0, s18
   27e08:	mov	r2, r6
   27e0a:	mov	r1, r5
   27e0c:	bl	281b8 <error@@Base+0xc6e4>
   27e10:	vmov	r0, s24
   27e14:	mov	r2, r6
   27e16:	mov	r1, r5
   27e18:	bl	28194 <error@@Base+0xc6c0>
   27e1c:	vmov	r2, s23
   27e20:	vmov	r1, s20
   27e24:	mov	r0, r4
   27e26:	bl	282a8 <error@@Base+0xc7d4>
   27e2a:	vmov	r2, s21
   27e2e:	mov	r1, r4
   27e30:	mov	r0, r4
   27e32:	bl	282a8 <error@@Base+0xc7d4>
   27e36:	mov	r2, sl
   27e38:	mov	r1, sl
   27e3a:	mov	r0, fp
   27e3c:	bl	28194 <error@@Base+0xc6c0>
   27e40:	vmov	r0, s26
   27e44:	mov	r2, r4
   27e46:	mov	r1, fp
   27e48:	bl	281b8 <error@@Base+0xc6e4>
   27e4c:	vmov	r0, s25
   27e50:	mov	r2, r4
   27e52:	mov	r1, fp
   27e54:	bl	28194 <error@@Base+0xc6c0>
   27e58:	vmov	r2, s26
   27e5c:	vmov	r1, s18
   27e60:	mov	r0, r8
   27e62:	bl	282a8 <error@@Base+0xc7d4>
   27e66:	vmov	r2, s25
   27e6a:	vmov	r1, s24
   27e6e:	mov	r0, r9
   27e70:	bl	282a8 <error@@Base+0xc7d4>
   27e74:	vmov	r2, s26
   27e78:	vmov	r1, s25
   27e7c:	mov	r0, sl
   27e7e:	bl	282a8 <error@@Base+0xc7d4>
   27e82:	vmov	r2, s24
   27e86:	vmov	r1, s18
   27e8a:	vmov	r0, s20
   27e8e:	bl	282a8 <error@@Base+0xc7d4>
   27e92:	ldr	r3, [sp, #12]
   27e94:	ldr	r2, [sp, #8]
   27e96:	adds	r3, #1
   27e98:	ldr	r1, [sp, #20]
   27e9a:	str	r3, [sp, #12]
   27e9c:	ldr	r3, [sp, #16]
   27e9e:	adc.w	r3, r3, #0
   27ea2:	cmp	r2, r1
   27ea4:	bne.w	27d9a <error@@Base+0xc2c6>
   27ea8:	ldr	r2, [pc, #44]	; (27ed8 <error@@Base+0xc404>)
   27eaa:	ldr	r3, [pc, #36]	; (27ed0 <error@@Base+0xc3fc>)
   27eac:	add	r2, pc
   27eae:	ldr	r3, [r2, r3]
   27eb0:	ldr	r2, [r3, #0]
   27eb2:	ldr.w	r3, [sp, #1780]	; 0x6f4
   27eb6:	eors	r2, r3
   27eb8:	bne.n	27ec6 <error@@Base+0xc3f2>
   27eba:	addw	sp, sp, #1788	; 0x6fc
   27ebe:	vpop	{d8-d14}
   27ec2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27ec6:	blx	4b40 <__stack_chk_fail@plt>
   27eca:	nop
   27ecc:	ldr	r5, [sp, #280]	; 0x118
   27ece:	movs	r3, r0
   27ed0:	lsls	r4, r2, #22
   27ed2:	movs	r0, r0
   27ed4:	ldmia	r2, {r2, r3, r5, r7}
   27ed6:	movs	r0, r0
   27ed8:	ldr	r3, [sp, #608]	; 0x260
   27eda:	movs	r3, r0
   27edc:	push	{r4, r5, r6}
   27ede:	add.w	r5, r0, #124	; 0x7c
   27ee2:	movs	r6, #4
   27ee4:	ldr	r1, [r0, #124]	; 0x7c
   27ee6:	mov	r3, r0
   27ee8:	ldr	r4, [r0, #0]
   27eea:	and.w	r2, r1, #127	; 0x7f
   27eee:	str	r2, [r0, #124]	; 0x7c
   27ef0:	lsrs	r1, r1, #7
   27ef2:	adds	r2, r1, r4
   27ef4:	add.w	r2, r2, r1, lsl #4
   27ef8:	add.w	r1, r2, r1, lsl #1
   27efc:	str	r1, [r0, #0]
   27efe:	b.n	27f02 <error@@Base+0xc42e>
   27f00:	mov	r1, r2
   27f02:	ldrb	r4, [r3, #0]
   27f04:	ldr	r2, [r3, #4]
   27f06:	add.w	r2, r2, r1, lsr #8
   27f0a:	str	r2, [r3, #4]
   27f0c:	str.w	r4, [r3], #4
   27f10:	cmp	r5, r3
   27f12:	bne.n	27f00 <error@@Base+0xc42c>
   27f14:	subs	r6, #1
   27f16:	bne.n	27ee4 <error@@Base+0xc410>
   27f18:	pop	{r4, r5, r6}
   27f1a:	bx	lr
   27f1c:	mov	r2, r0
   27f1e:	push	{r4, r5, r6}
   27f20:	adds	r5, r0, #4
   27f22:	ldr.w	r6, [r2, #124]!
   27f26:	eor.w	r4, r6, #127	; 0x7f
   27f2a:	subs	r4, #1
   27f2c:	mov	r1, r2
   27f2e:	lsrs	r4, r4, #31
   27f30:	ldr.w	r3, [r1, #-4]!
   27f34:	eor.w	r3, r3, #255	; 0xff
   27f38:	cmp	r1, r5
   27f3a:	add.w	r3, r3, #4294967295	; 0xffffffff
   27f3e:	and.w	r4, r4, r3, lsr #31
   27f42:	bne.n	27f30 <error@@Base+0xc45c>
   27f44:	ldr	r3, [r0, #0]
   27f46:	subs	r3, #237	; 0xed
   27f48:	lsrs	r3, r3, #31
   27f4a:	eor.w	r3, r3, #1
   27f4e:	ands	r4, r3
   27f50:	negs	r4, r4
   27f52:	and.w	r3, r4, #127	; 0x7f
   27f56:	uxtb	r1, r4
   27f58:	subs	r6, r6, r3
   27f5a:	str	r6, [r0, #124]	; 0x7c
   27f5c:	ldr.w	r3, [r2, #-4]!
   27f60:	cmp	r2, r5
   27f62:	sub.w	r3, r3, r1
   27f66:	str	r3, [r2, #0]
   27f68:	bne.n	27f5c <error@@Base+0xc488>
   27f6a:	ldr	r3, [r0, #0]
   27f6c:	and.w	r4, r4, #237	; 0xed
   27f70:	subs	r4, r3, r4
   27f72:	str	r4, [r0, #0]
   27f74:	pop	{r4, r5, r6}
   27f76:	bx	lr
   27f78:	push	{r4}
   27f7a:	subs	r2, r0, #4
   27f7c:	subs	r3, r1, #1
   27f7e:	add.w	r4, r1, #31
   27f82:	ldrb.w	r1, [r3, #1]!
   27f86:	cmp	r3, r4
   27f88:	str.w	r1, [r2, #4]!
   27f8c:	bne.n	27f82 <error@@Base+0xc4ae>
   27f8e:	ldr	r3, [r0, #124]	; 0x7c
   27f90:	ldr.w	r4, [sp], #4
   27f94:	and.w	r3, r3, #127	; 0x7f
   27f98:	str	r3, [r0, #124]	; 0x7c
   27f9a:	bx	lr
   27f9c:	push	{r4, lr}
   27f9e:	sub	sp, #136	; 0x88
   27fa0:	add	r3, sp, #4
   27fa2:	ldr.w	ip, [pc, #76]	; 27ff0 <error@@Base+0xc51c>
   27fa6:	mov	r4, r0
   27fa8:	movs	r2, #128	; 0x80
   27faa:	mov	r0, r3
   27fac:	ldr	r3, [pc, #68]	; (27ff4 <error@@Base+0xc520>)
   27fae:	add	ip, pc
   27fb0:	ldr.w	r3, [ip, r3]
   27fb4:	ldr	r3, [r3, #0]
   27fb6:	str	r3, [sp, #132]	; 0x84
   27fb8:	mov.w	r3, #0
   27fbc:	blx	47e0 <memcpy@plt>
   27fc0:	bl	27f1c <error@@Base+0xc448>
   27fc4:	subs	r2, r4, #1
   27fc6:	add	r0, sp, #128	; 0x80
   27fc8:	mov	r3, sp
   27fca:	ldr.w	r1, [r3, #4]!
   27fce:	cmp	r3, r0
   27fd0:	strb.w	r1, [r2, #1]!
   27fd4:	bne.n	27fca <error@@Base+0xc4f6>
   27fd6:	ldr	r2, [pc, #32]	; (27ff8 <error@@Base+0xc524>)
   27fd8:	ldr	r3, [pc, #24]	; (27ff4 <error@@Base+0xc520>)
   27fda:	add	r2, pc
   27fdc:	ldr	r3, [r2, r3]
   27fde:	ldr	r2, [r3, #0]
   27fe0:	ldr	r3, [sp, #132]	; 0x84
   27fe2:	eors	r2, r3
   27fe4:	bne.n	27fea <error@@Base+0xc516>
   27fe6:	add	sp, #136	; 0x88
   27fe8:	pop	{r4, pc}
   27fea:	blx	4b40 <__stack_chk_fail@plt>
   27fee:	nop
   27ff0:	ldr	r2, [sp, #600]	; 0x258
   27ff2:	movs	r3, r0
   27ff4:	lsls	r4, r2, #22
   27ff6:	movs	r0, r0
   27ff8:	ldr	r2, [sp, #424]	; 0x1a8
   27ffa:	movs	r3, r0
   27ffc:	ldr.w	ip, [pc, #88]	; 28058 <error@@Base+0xc584>
   28000:	mov	r1, r0
   28002:	ldr	r3, [pc, #88]	; (2805c <error@@Base+0xc588>)
   28004:	movs	r2, #128	; 0x80
   28006:	push	{r4, lr}
   28008:	add	ip, pc
   2800a:	sub	sp, #136	; 0x88
   2800c:	add	r4, sp, #4
   2800e:	ldr.w	r3, [ip, r3]
   28012:	mov	r0, r4
   28014:	ldr	r3, [r3, #0]
   28016:	str	r3, [sp, #132]	; 0x84
   28018:	mov.w	r3, #0
   2801c:	blx	47e0 <memcpy@plt>
   28020:	mov	r0, r4
   28022:	bl	27f1c <error@@Base+0xc448>
   28026:	ldr	r0, [sp, #4]
   28028:	add	r1, sp, #128	; 0x80
   2802a:	mov	r2, r4
   2802c:	subs	r0, #1
   2802e:	lsrs	r0, r0, #31
   28030:	ldr.w	r3, [r2, #4]!
   28034:	subs	r3, #1
   28036:	cmp	r2, r1
   28038:	and.w	r0, r0, r3, lsr #31
   2803c:	bne.n	28030 <error@@Base+0xc55c>
   2803e:	ldr	r2, [pc, #32]	; (28060 <error@@Base+0xc58c>)
   28040:	ldr	r3, [pc, #24]	; (2805c <error@@Base+0xc588>)
   28042:	add	r2, pc
   28044:	ldr	r3, [r2, r3]
   28046:	ldr	r2, [r3, #0]
   28048:	ldr	r3, [sp, #132]	; 0x84
   2804a:	eors	r2, r3
   2804c:	bne.n	28052 <error@@Base+0xc57e>
   2804e:	add	sp, #136	; 0x88
   28050:	pop	{r4, pc}
   28052:	blx	4b40 <__stack_chk_fail@plt>
   28056:	nop
   28058:	ldr	r2, [sp, #240]	; 0xf0
   2805a:	movs	r3, r0
   2805c:	lsls	r4, r2, #22
   2805e:	movs	r0, r0
   28060:	ldr	r2, [sp, #8]
   28062:	movs	r3, r0
   28064:	ldr.w	ip, [pc, #112]	; 280d8 <error@@Base+0xc604>
   28068:	movs	r2, #128	; 0x80
   2806a:	ldr	r3, [pc, #112]	; (280dc <error@@Base+0xc608>)
   2806c:	push	{r4, r5, lr}
   2806e:	add	ip, pc
   28070:	sub	sp, #268	; 0x10c
   28072:	mov	r4, r1
   28074:	add	r5, sp, #4
   28076:	ldr.w	r3, [ip, r3]
   2807a:	mov	r1, r0
   2807c:	mov	r0, r5
   2807e:	ldr	r3, [r3, #0]
   28080:	str	r3, [sp, #260]	; 0x104
   28082:	mov.w	r3, #0
   28086:	blx	47e0 <memcpy@plt>
   2808a:	mov	r1, r4
   2808c:	add	r4, sp, #132	; 0x84
   2808e:	movs	r2, #128	; 0x80
   28090:	mov	r0, r4
   28092:	blx	47e0 <memcpy@plt>
   28096:	mov	r0, r5
   28098:	bl	27f1c <error@@Base+0xc448>
   2809c:	mov	r0, r4
   2809e:	bl	27f1c <error@@Base+0xc448>
   280a2:	add	r2, sp, #128	; 0x80
   280a4:	mov	r3, sp
   280a6:	mov	r4, r2
   280a8:	b.n	280ae <error@@Base+0xc5da>
   280aa:	cmp	r3, r4
   280ac:	beq.n	280d0 <error@@Base+0xc5fc>
   280ae:	ldr.w	r0, [r3, #4]!
   280b2:	ldr.w	r1, [r2, #4]!
   280b6:	cmp	r0, r1
   280b8:	beq.n	280aa <error@@Base+0xc5d6>
   280ba:	movs	r0, #0
   280bc:	ldr	r2, [pc, #32]	; (280e0 <error@@Base+0xc60c>)
   280be:	ldr	r3, [pc, #28]	; (280dc <error@@Base+0xc608>)
   280c0:	add	r2, pc
   280c2:	ldr	r3, [r2, r3]
   280c4:	ldr	r2, [r3, #0]
   280c6:	ldr	r3, [sp, #260]	; 0x104
   280c8:	eors	r2, r3
   280ca:	bne.n	280d4 <error@@Base+0xc600>
   280cc:	add	sp, #268	; 0x10c
   280ce:	pop	{r4, r5, pc}
   280d0:	movs	r0, #1
   280d2:	b.n	280bc <error@@Base+0xc5e8>
   280d4:	blx	4b40 <__stack_chk_fail@plt>
   280d8:	ldr	r1, [sp, #856]	; 0x358
   280da:	movs	r3, r0
   280dc:	lsls	r4, r2, #22
   280de:	movs	r0, r0
   280e0:	ldr	r1, [sp, #528]	; 0x210
   280e2:	movs	r3, r0
   280e4:	push	{r4, r5}
   280e6:	subs	r1, #4
   280e8:	subs	r4, r0, #4
   280ea:	negs	r2, r2
   280ec:	add.w	r5, r0, #124	; 0x7c
   280f0:	ldr.w	r0, [r4, #4]!
   280f4:	ldr.w	r3, [r1, #4]!
   280f8:	cmp	r4, r5
   280fa:	eor.w	r3, r3, r0
   280fe:	and.w	r3, r3, r2
   28102:	eor.w	r3, r3, r0
   28106:	str	r3, [r4, #0]
   28108:	bne.n	280f0 <error@@Base+0xc61c>
   2810a:	pop	{r4, r5}
   2810c:	bx	lr
   2810e:	nop
   28110:	push	{lr}
   28112:	sub	sp, #140	; 0x8c
   28114:	add	r3, sp, #4
   28116:	ldr.w	ip, [pc, #64]	; 28158 <error@@Base+0xc684>
   2811a:	mov	r1, r0
   2811c:	movs	r2, #128	; 0x80
   2811e:	mov	r0, r3
   28120:	ldr	r3, [pc, #56]	; (2815c <error@@Base+0xc688>)
   28122:	add	ip, pc
   28124:	ldr.w	r3, [ip, r3]
   28128:	ldr	r3, [r3, #0]
   2812a:	str	r3, [sp, #132]	; 0x84
   2812c:	mov.w	r3, #0
   28130:	blx	47e0 <memcpy@plt>
   28134:	bl	27f1c <error@@Base+0xc448>
   28138:	ldr	r2, [pc, #36]	; (28160 <error@@Base+0xc68c>)
   2813a:	ldr	r3, [pc, #32]	; (2815c <error@@Base+0xc688>)
   2813c:	add	r2, pc
   2813e:	ldr	r0, [sp, #4]
   28140:	ldr	r3, [r2, r3]
   28142:	ldr	r2, [r3, #0]
   28144:	ldr	r3, [sp, #132]	; 0x84
   28146:	eors	r2, r3
   28148:	bne.n	28154 <error@@Base+0xc680>
   2814a:	and.w	r0, r0, #1
   2814e:	add	sp, #140	; 0x8c
   28150:	ldr.w	pc, [sp], #4
   28154:	blx	4b40 <__stack_chk_fail@plt>
   28158:	ldr	r1, [sp, #136]	; 0x88
   2815a:	movs	r3, r0
   2815c:	lsls	r4, r2, #22
   2815e:	movs	r0, r0
   28160:	ldr	r1, [sp, #32]
   28162:	movs	r3, r0
   28164:	add.w	r2, r0, #124	; 0x7c
   28168:	movs	r1, #0
   2816a:	mov	r3, r0
   2816c:	push	{r4}
   2816e:	movs	r4, #1
   28170:	str	r4, [r0, #0]
   28172:	str.w	r1, [r3, #4]!
   28176:	cmp	r3, r2
   28178:	bne.n	28172 <error@@Base+0xc69e>
   2817a:	ldr.w	r4, [sp], #4
   2817e:	bx	lr
   28180:	subs	r3, r0, #4
   28182:	add.w	r2, r0, #124	; 0x7c
   28186:	movs	r1, #0
   28188:	str.w	r1, [r3, #4]!
   2818c:	cmp	r3, r2
   2818e:	bne.n	28188 <error@@Base+0xc6b4>
   28190:	bx	lr
   28192:	nop
   28194:	push	{r4, r5, r6}
   28196:	subs	r2, #4
   28198:	subs	r4, r1, #4
   2819a:	add.w	r6, r1, #124	; 0x7c
   2819e:	subs	r1, r0, #4
   281a0:	ldr.w	r3, [r4, #4]!
   281a4:	ldr.w	r5, [r2, #4]!
   281a8:	cmp	r4, r6
   281aa:	add	r3, r5
   281ac:	str.w	r3, [r1, #4]!
   281b0:	bne.n	281a0 <error@@Base+0xc6cc>
   281b2:	pop	{r4, r5, r6}
   281b4:	b.n	27edc <error@@Base+0xc408>
   281b6:	nop
   281b8:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   281bc:	mov	r6, r1
   281be:	ldr.w	r8, [pc, #120]	; 28238 <error@@Base+0xc764>
   281c2:	sub	sp, #136	; 0x88
   281c4:	ldr	r3, [r1, #0]
   281c6:	add	r4, sp, #8
   281c8:	ldr.w	lr, [r1, #124]	; 0x7c
   281cc:	add	r8, pc
   281ce:	ldr	r1, [pc, #108]	; (2823c <error@@Base+0xc768>)
   281d0:	add.w	r7, r3, #474	; 0x1da
   281d4:	add.w	ip, sp, #4
   281d8:	add	r3, sp, #128	; 0x80
   281da:	mov	r5, r4
   281dc:	ldr.w	r1, [r8, r1]
   281e0:	ldr	r1, [r1, #0]
   281e2:	str	r1, [sp, #132]	; 0x84
   281e4:	mov.w	r1, #0
   281e8:	add.w	r1, lr, #254	; 0xfe
   281ec:	str	r1, [sp, #128]	; 0x80
   281ee:	ldr.w	r1, [r6, #4]!
   281f2:	add.w	r1, r1, #510	; 0x1fe
   281f6:	str.w	r1, [r5], #4
   281fa:	cmp	r5, r3
   281fc:	bne.n	281ee <error@@Base+0xc71a>
   281fe:	subs	r2, #4
   28200:	add.w	r5, ip, #128	; 0x80
   28204:	subs	r1, r0, #4
   28206:	b.n	2820c <error@@Base+0xc738>
   28208:	ldr.w	r7, [r4], #4
   2820c:	ldr.w	r3, [r2, #4]!
   28210:	cmp	r4, r5
   28212:	sub.w	r3, r7, r3
   28216:	str.w	r3, [r1, #4]!
   2821a:	bne.n	28208 <error@@Base+0xc734>
   2821c:	ldr	r2, [pc, #32]	; (28240 <error@@Base+0xc76c>)
   2821e:	ldr	r3, [pc, #28]	; (2823c <error@@Base+0xc768>)
   28220:	add	r2, pc
   28222:	ldr	r3, [r2, r3]
   28224:	ldr	r2, [r3, #0]
   28226:	ldr	r3, [sp, #132]	; 0x84
   28228:	eors	r2, r3
   2822a:	bne.n	28234 <error@@Base+0xc760>
   2822c:	add	sp, #136	; 0x88
   2822e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   28232:	b.n	27edc <error@@Base+0xc408>
   28234:	blx	4b40 <__stack_chk_fail@plt>
   28238:	ldr	r0, [sp, #480]	; 0x1e0
   2823a:	movs	r3, r0
   2823c:	lsls	r4, r2, #22
   2823e:	movs	r0, r0
   28240:	ldr	r0, [sp, #144]	; 0x90
   28242:	movs	r3, r0
   28244:	push	{r4, r5, r6, lr}
   28246:	subs	r4, r1, #4
   28248:	ldr	r5, [pc, #80]	; (2829c <error@@Base+0xc7c8>)
   2824a:	mov	r1, r0
   2824c:	ldr	r0, [pc, #80]	; (282a0 <error@@Base+0xc7cc>)
   2824e:	sub	sp, #136	; 0x88
   28250:	add	r5, pc
   28252:	add	r2, sp, #4
   28254:	add	r6, sp, #132	; 0x84
   28256:	ldr	r0, [r5, r0]
   28258:	mov	r3, r2
   2825a:	ldr	r0, [r0, #0]
   2825c:	str	r0, [sp, #132]	; 0x84
   2825e:	mov.w	r0, #0
   28262:	ldr.w	r5, [r4, #4]!
   28266:	str.w	r5, [r3], #4
   2826a:	cmp	r3, r6
   2826c:	bne.n	28262 <error@@Base+0xc78e>
   2826e:	subs	r3, r1, #4
   28270:	add.w	r5, r1, #124	; 0x7c
   28274:	movs	r4, #0
   28276:	str.w	r4, [r3, #4]!
   2827a:	cmp	r3, r5
   2827c:	bne.n	28276 <error@@Base+0xc7a2>
   2827e:	mov	r0, r1
   28280:	bl	281b8 <error@@Base+0xc6e4>
   28284:	ldr	r2, [pc, #28]	; (282a4 <error@@Base+0xc7d0>)
   28286:	ldr	r3, [pc, #24]	; (282a0 <error@@Base+0xc7cc>)
   28288:	add	r2, pc
   2828a:	ldr	r3, [r2, r3]
   2828c:	ldr	r2, [r3, #0]
   2828e:	ldr	r3, [sp, #132]	; 0x84
   28290:	eors	r2, r3
   28292:	bne.n	28298 <error@@Base+0xc7c4>
   28294:	add	sp, #136	; 0x88
   28296:	pop	{r4, r5, r6, pc}
   28298:	blx	4b40 <__stack_chk_fail@plt>
   2829c:	str	r7, [sp, #976]	; 0x3d0
   2829e:	movs	r3, r0
   282a0:	lsls	r4, r2, #22
   282a2:	movs	r0, r0
   282a4:	str	r7, [sp, #752]	; 0x2f0
   282a6:	movs	r3, r0
   282a8:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   282ac:	sub	sp, #260	; 0x104
   282ae:	ldr.w	lr, [pc, #212]	; 28384 <error@@Base+0xc8b0>
   282b2:	sub.w	r7, sp, #4
   282b6:	ldr	r6, [pc, #208]	; (28388 <error@@Base+0xc8b4>)
   282b8:	add	r5, sp, #248	; 0xf8
   282ba:	add	lr, pc
   282bc:	mov	ip, sp
   282be:	mov	r3, r7
   282c0:	movs	r4, #0
   282c2:	ldr.w	r6, [lr, r6]
   282c6:	ldr	r6, [r6, #0]
   282c8:	str	r6, [sp, #252]	; 0xfc
   282ca:	mov.w	r6, #0
   282ce:	str.w	r4, [r3, #4]!
   282d2:	cmp	r3, r5
   282d4:	bne.n	282ce <error@@Base+0xc7fa>
   282d6:	sub.w	lr, r1, #4
   282da:	sub.w	r8, r2, #4
   282de:	add.w	r5, ip, #124	; 0x7c
   282e2:	add.w	r9, ip, #252	; 0xfc
   282e6:	ldr.w	r6, [lr, #4]!
   282ea:	sub.w	r3, r5, #128	; 0x80
   282ee:	mov	r1, r8
   282f0:	ldr.w	r4, [r3, #4]!
   282f4:	ldr.w	r2, [r1, #4]!
   282f8:	cmp	r3, r5
   282fa:	mla	r2, r2, r6, r4
   282fe:	str	r2, [r3, #0]
   28300:	bne.n	282f0 <error@@Base+0xc81c>
   28302:	adds	r5, r3, #4
   28304:	cmp	r5, r9
   28306:	bne.n	282e6 <error@@Base+0xc812>
   28308:	subs	r1, r0, #4
   2830a:	add.w	r5, ip, #120	; 0x78
   2830e:	ldr.w	r2, [r7, #132]	; 0x84
   28312:	adds	r7, #4
   28314:	ldr	r4, [r7, #0]
   28316:	cmp	r5, r7
   28318:	mov.w	r3, r2, lsl #2
   2831c:	add.w	r3, r3, r2, lsl #5
   28320:	add	r3, r4
   28322:	add.w	r3, r3, r2, lsl #1
   28326:	str.w	r3, [r1, #4]!
   2832a:	bne.n	2830e <error@@Base+0xc83a>
   2832c:	ldr.w	r1, [ip, #124]	; 0x7c
   28330:	add.w	r5, r0, #124	; 0x7c
   28334:	movs	r6, #2
   28336:	ldr	r2, [r0, #0]
   28338:	lsrs	r4, r1, #7
   2833a:	mov	r3, r0
   2833c:	and.w	r1, r1, #127	; 0x7f
   28340:	add	r2, r4
   28342:	str	r1, [r0, #124]	; 0x7c
   28344:	add.w	r2, r2, r4, lsl #4
   28348:	add.w	r2, r2, r4, lsl #1
   2834c:	str	r2, [r0, #0]
   2834e:	ldrb	r4, [r3, #0]
   28350:	ldr	r1, [r3, #4]
   28352:	add.w	r2, r1, r2, lsr #8
   28356:	str	r2, [r3, #4]
   28358:	str.w	r4, [r3], #4
   2835c:	cmp	r5, r3
   2835e:	bne.n	2834e <error@@Base+0xc87a>
   28360:	cmp	r6, #1
   28362:	beq.n	2836a <error@@Base+0xc896>
   28364:	ldr	r1, [r0, #124]	; 0x7c
   28366:	movs	r6, #1
   28368:	b.n	28336 <error@@Base+0xc862>
   2836a:	ldr	r2, [pc, #32]	; (2838c <error@@Base+0xc8b8>)
   2836c:	ldr	r3, [pc, #24]	; (28388 <error@@Base+0xc8b4>)
   2836e:	add	r2, pc
   28370:	ldr	r3, [r2, r3]
   28372:	ldr	r2, [r3, #0]
   28374:	ldr	r3, [sp, #252]	; 0xfc
   28376:	eors	r2, r3
   28378:	bne.n	28380 <error@@Base+0xc8ac>
   2837a:	add	sp, #260	; 0x104
   2837c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   28380:	blx	4b40 <__stack_chk_fail@plt>
   28384:	str	r7, [sp, #552]	; 0x228
   28386:	movs	r3, r0
   28388:	lsls	r4, r2, #22
   2838a:	movs	r0, r0
   2838c:	str	r6, [sp, #856]	; 0x358
   2838e:	movs	r3, r0
   28390:	mov	r2, r1
   28392:	b.w	282a8 <error@@Base+0xc7d4>
   28396:	nop
   28398:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   2839c:	sub.w	sp, sp, #1288	; 0x508
   283a0:	ldr	r7, [pc, #608]	; (28604 <error@@Base+0xcb30>)
   283a2:	add	r6, sp, #4
   283a4:	ldr	r3, [pc, #608]	; (28608 <error@@Base+0xcb34>)
   283a6:	addw	r5, sp, #1156	; 0x484
   283aa:	add	r7, pc
   283ac:	addw	r4, sp, #1028	; 0x404
   283b0:	mov	r2, r1
   283b2:	mov	r8, r0
   283b4:	ldr	r3, [r7, r3]
   283b6:	mov	r0, r6
   283b8:	mov	r9, r1
   283ba:	add	r7, sp, #260	; 0x104
   283bc:	ldr	r3, [r3, #0]
   283be:	str.w	r3, [sp, #1284]	; 0x504
   283c2:	mov.w	r3, #0
   283c6:	bl	282a8 <error@@Base+0xc7d4>
   283ca:	mov	r2, r6
   283cc:	mov	r1, r6
   283ce:	mov	r0, r5
   283d0:	add.w	sl, sp, #516	; 0x204
   283d4:	bl	282a8 <error@@Base+0xc7d4>
   283d8:	mov	r2, r5
   283da:	mov	r1, r5
   283dc:	mov	r0, r4
   283de:	bl	282a8 <error@@Base+0xc7d4>
   283e2:	mov	r2, r9
   283e4:	add.w	r9, sp, #132	; 0x84
   283e8:	mov	r1, r4
   283ea:	mov	r0, r9
   283ec:	bl	282a8 <error@@Base+0xc7d4>
   283f0:	mov	r2, r6
   283f2:	mov	r1, r9
   283f4:	add	r6, sp, #388	; 0x184
   283f6:	mov	r0, r7
   283f8:	bl	282a8 <error@@Base+0xc7d4>
   283fc:	mov	r2, r7
   283fe:	mov	r1, r7
   28400:	mov	r0, r4
   28402:	bl	282a8 <error@@Base+0xc7d4>
   28406:	mov	r0, r6
   28408:	mov	r2, r9
   2840a:	mov	r1, r4
   2840c:	bl	282a8 <error@@Base+0xc7d4>
   28410:	mov	r2, r6
   28412:	mov	r1, r6
   28414:	mov	r0, r4
   28416:	bl	282a8 <error@@Base+0xc7d4>
   2841a:	mov	r2, r4
   2841c:	mov	r1, r4
   2841e:	mov	r0, r5
   28420:	bl	282a8 <error@@Base+0xc7d4>
   28424:	mov	r2, r5
   28426:	mov	r1, r5
   28428:	mov	r0, r4
   2842a:	bl	282a8 <error@@Base+0xc7d4>
   2842e:	mov	r2, r4
   28430:	mov	r1, r4
   28432:	mov	r0, r5
   28434:	bl	282a8 <error@@Base+0xc7d4>
   28438:	mov	r2, r5
   2843a:	mov	r1, r5
   2843c:	mov	r0, r4
   2843e:	bl	282a8 <error@@Base+0xc7d4>
   28442:	mov	r2, r6
   28444:	mov	r1, r4
   28446:	mov	r0, sl
   28448:	bl	282a8 <error@@Base+0xc7d4>
   2844c:	mov	r2, sl
   2844e:	mov	r1, sl
   28450:	mov	r0, r4
   28452:	bl	282a8 <error@@Base+0xc7d4>
   28456:	mov	r2, r4
   28458:	mov	r1, r4
   2845a:	mov	r0, r5
   2845c:	bl	282a8 <error@@Base+0xc7d4>
   28460:	movs	r6, #4
   28462:	mov	r2, r5
   28464:	mov	r1, r5
   28466:	mov	r0, r4
   28468:	bl	282a8 <error@@Base+0xc7d4>
   2846c:	mov	r2, r4
   2846e:	mov	r1, r4
   28470:	mov	r0, r5
   28472:	bl	282a8 <error@@Base+0xc7d4>
   28476:	subs	r6, #1
   28478:	bne.n	28462 <error@@Base+0xc98e>
   2847a:	add.w	r9, sp, #644	; 0x284
   2847e:	mov	r2, sl
   28480:	mov	r1, r5
   28482:	movs	r6, #9
   28484:	mov	r0, r9
   28486:	bl	282a8 <error@@Base+0xc7d4>
   2848a:	mov	r2, r9
   2848c:	mov	r1, r9
   2848e:	mov	r0, r4
   28490:	bl	282a8 <error@@Base+0xc7d4>
   28494:	mov	r2, r4
   28496:	mov	r1, r4
   28498:	mov	r0, r5
   2849a:	bl	282a8 <error@@Base+0xc7d4>
   2849e:	mov	r2, r5
   284a0:	mov	r1, r5
   284a2:	mov	r0, r4
   284a4:	bl	282a8 <error@@Base+0xc7d4>
   284a8:	mov	r2, r4
   284aa:	mov	r1, r4
   284ac:	mov	r0, r5
   284ae:	bl	282a8 <error@@Base+0xc7d4>
   284b2:	subs	r6, #1
   284b4:	bne.n	2849e <error@@Base+0xc9ca>
   284b6:	mov	r2, r9
   284b8:	mov	r1, r5
   284ba:	mov	r0, r4
   284bc:	movs	r6, #4
   284be:	bl	282a8 <error@@Base+0xc7d4>
   284c2:	mov	r2, r4
   284c4:	mov	r1, r4
   284c6:	mov	r0, r5
   284c8:	bl	282a8 <error@@Base+0xc7d4>
   284cc:	mov	r2, r5
   284ce:	mov	r1, r5
   284d0:	mov	r0, r4
   284d2:	bl	282a8 <error@@Base+0xc7d4>
   284d6:	mov	r2, r4
   284d8:	mov	r1, r4
   284da:	mov	r0, r5
   284dc:	bl	282a8 <error@@Base+0xc7d4>
   284e0:	mov	r2, r5
   284e2:	mov	r1, r5
   284e4:	mov	r0, r4
   284e6:	bl	282a8 <error@@Base+0xc7d4>
   284ea:	subs	r6, #1
   284ec:	bne.n	284d6 <error@@Base+0xca02>
   284ee:	add.w	r9, sp, #772	; 0x304
   284f2:	mov	r2, sl
   284f4:	mov	r1, r4
   284f6:	movs	r6, #24
   284f8:	mov	r0, r9
   284fa:	bl	282a8 <error@@Base+0xc7d4>
   284fe:	mov	r2, r9
   28500:	mov	r1, r9
   28502:	mov	r0, r4
   28504:	bl	282a8 <error@@Base+0xc7d4>
   28508:	mov	r2, r4
   2850a:	mov	r1, r4
   2850c:	mov	r0, r5
   2850e:	bl	282a8 <error@@Base+0xc7d4>
   28512:	mov	r2, r5
   28514:	mov	r1, r5
   28516:	mov	r0, r4
   28518:	bl	282a8 <error@@Base+0xc7d4>
   2851c:	mov	r2, r4
   2851e:	mov	r1, r4
   28520:	mov	r0, r5
   28522:	bl	282a8 <error@@Base+0xc7d4>
   28526:	subs	r6, #1
   28528:	bne.n	28512 <error@@Base+0xca3e>
   2852a:	add.w	sl, sp, #900	; 0x384
   2852e:	mov	r2, r9
   28530:	mov	r1, r5
   28532:	movs	r6, #49	; 0x31
   28534:	mov	r0, sl
   28536:	bl	282a8 <error@@Base+0xc7d4>
   2853a:	mov	r2, sl
   2853c:	mov	r1, sl
   2853e:	mov	r0, r5
   28540:	bl	282a8 <error@@Base+0xc7d4>
   28544:	mov	r2, r5
   28546:	mov	r1, r5
   28548:	mov	r0, r4
   2854a:	bl	282a8 <error@@Base+0xc7d4>
   2854e:	mov	r2, r4
   28550:	mov	r1, r4
   28552:	mov	r0, r5
   28554:	bl	282a8 <error@@Base+0xc7d4>
   28558:	mov	r2, r5
   2855a:	mov	r1, r5
   2855c:	mov	r0, r4
   2855e:	bl	282a8 <error@@Base+0xc7d4>
   28562:	subs	r6, #1
   28564:	bne.n	2854e <error@@Base+0xca7a>
   28566:	mov	r2, sl
   28568:	mov	r1, r4
   2856a:	mov	r0, r5
   2856c:	movs	r6, #24
   2856e:	bl	282a8 <error@@Base+0xc7d4>
   28572:	mov	r2, r5
   28574:	mov	r1, r5
   28576:	mov	r0, r4
   28578:	bl	282a8 <error@@Base+0xc7d4>
   2857c:	mov	r2, r4
   2857e:	mov	r1, r4
   28580:	mov	r0, r5
   28582:	bl	282a8 <error@@Base+0xc7d4>
   28586:	mov	r2, r5
   28588:	mov	r1, r5
   2858a:	mov	r0, r4
   2858c:	bl	282a8 <error@@Base+0xc7d4>
   28590:	mov	r2, r4
   28592:	mov	r1, r4
   28594:	mov	r0, r5
   28596:	bl	282a8 <error@@Base+0xc7d4>
   2859a:	subs	r6, #1
   2859c:	bne.n	28586 <error@@Base+0xcab2>
   2859e:	mov	r2, r9
   285a0:	mov	r1, r5
   285a2:	mov	r0, r4
   285a4:	bl	282a8 <error@@Base+0xc7d4>
   285a8:	mov	r2, r4
   285aa:	mov	r1, r4
   285ac:	mov	r0, r5
   285ae:	bl	282a8 <error@@Base+0xc7d4>
   285b2:	mov	r2, r5
   285b4:	mov	r1, r5
   285b6:	mov	r0, r4
   285b8:	bl	282a8 <error@@Base+0xc7d4>
   285bc:	mov	r2, r4
   285be:	mov	r1, r4
   285c0:	mov	r0, r5
   285c2:	bl	282a8 <error@@Base+0xc7d4>
   285c6:	mov	r2, r5
   285c8:	mov	r1, r5
   285ca:	mov	r0, r4
   285cc:	bl	282a8 <error@@Base+0xc7d4>
   285d0:	mov	r2, r4
   285d2:	mov	r1, r4
   285d4:	mov	r0, r5
   285d6:	bl	282a8 <error@@Base+0xc7d4>
   285da:	mov	r2, r7
   285dc:	mov	r1, r5
   285de:	mov	r0, r8
   285e0:	bl	282a8 <error@@Base+0xc7d4>
   285e4:	ldr	r2, [pc, #36]	; (2860c <error@@Base+0xcb38>)
   285e6:	ldr	r3, [pc, #32]	; (28608 <error@@Base+0xcb34>)
   285e8:	add	r2, pc
   285ea:	ldr	r3, [r2, r3]
   285ec:	ldr	r2, [r3, #0]
   285ee:	ldr.w	r3, [sp, #1284]	; 0x504
   285f2:	eors	r2, r3
   285f4:	bne.n	285fe <error@@Base+0xcb2a>
   285f6:	add.w	sp, sp, #1288	; 0x508
   285fa:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   285fe:	blx	4b40 <__stack_chk_fail@plt>
   28602:	nop
   28604:	str	r6, [sp, #616]	; 0x268
   28606:	movs	r3, r0
   28608:	lsls	r4, r2, #22
   2860a:	movs	r0, r0
   2860c:	str	r4, [sp, #368]	; 0x170
   2860e:	movs	r3, r0
   28610:	ldr.w	ip, [pc, #444]	; 287d0 <error@@Base+0xccfc>
   28614:	mov	r2, r1
   28616:	ldr	r3, [pc, #444]	; (287d4 <error@@Base+0xcd00>)
   28618:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   2861c:	add	ip, pc
   2861e:	sub.w	sp, sp, #1160	; 0x488
   28622:	mov	r7, r0
   28624:	add	r5, sp, #4
   28626:	ldr.w	r3, [ip, r3]
   2862a:	addw	r4, sp, #1028	; 0x404
   2862e:	add.w	r8, sp, #132	; 0x84
   28632:	mov	r0, r5
   28634:	ldr	r3, [r3, #0]
   28636:	str.w	r3, [sp, #1156]	; 0x484
   2863a:	mov.w	r3, #0
   2863e:	mov	r6, r1
   28640:	bl	282a8 <error@@Base+0xc7d4>
   28644:	mov	r2, r5
   28646:	mov	r1, r5
   28648:	mov	r0, r4
   2864a:	add.w	sl, sp, #388	; 0x184
   2864e:	bl	282a8 <error@@Base+0xc7d4>
   28652:	mov	r2, r4
   28654:	mov	r1, r4
   28656:	mov	r0, r4
   28658:	bl	282a8 <error@@Base+0xc7d4>
   2865c:	mov	r2, r6
   2865e:	mov	r1, r4
   28660:	mov	r0, r8
   28662:	bl	282a8 <error@@Base+0xc7d4>
   28666:	mov	r2, r5
   28668:	add	r5, sp, #260	; 0x104
   2866a:	mov	r1, r8
   2866c:	mov	r0, r5
   2866e:	bl	282a8 <error@@Base+0xc7d4>
   28672:	mov	r2, r5
   28674:	mov	r1, r5
   28676:	mov	r0, r4
   28678:	bl	282a8 <error@@Base+0xc7d4>
   2867c:	mov	r2, r8
   2867e:	mov	r1, r4
   28680:	mov	r0, sl
   28682:	bl	282a8 <error@@Base+0xc7d4>
   28686:	mov	r2, sl
   28688:	mov	r1, sl
   2868a:	mov	r0, r4
   2868c:	movs	r5, #4
   2868e:	bl	282a8 <error@@Base+0xc7d4>
   28692:	mov	r2, r4
   28694:	mov	r1, r4
   28696:	mov	r0, r4
   28698:	bl	282a8 <error@@Base+0xc7d4>
   2869c:	subs	r5, #1
   2869e:	bne.n	28692 <error@@Base+0xcbbe>
   286a0:	add.w	r9, sp, #516	; 0x204
   286a4:	mov	r2, sl
   286a6:	mov	r1, r4
   286a8:	movs	r5, #9
   286aa:	mov	r0, r9
   286ac:	bl	282a8 <error@@Base+0xc7d4>
   286b0:	mov	r2, r9
   286b2:	mov	r1, r9
   286b4:	mov	r0, r4
   286b6:	bl	282a8 <error@@Base+0xc7d4>
   286ba:	mov	r2, r4
   286bc:	mov	r1, r4
   286be:	mov	r0, r4
   286c0:	bl	282a8 <error@@Base+0xc7d4>
   286c4:	subs	r5, #1
   286c6:	bne.n	286ba <error@@Base+0xcbe6>
   286c8:	add.w	r8, sp, #644	; 0x284
   286cc:	mov	r2, r9
   286ce:	mov	r1, r4
   286d0:	movs	r5, #19
   286d2:	mov	r0, r8
   286d4:	bl	282a8 <error@@Base+0xc7d4>
   286d8:	mov	r2, r8
   286da:	mov	r1, r8
   286dc:	mov	r0, r4
   286de:	bl	282a8 <error@@Base+0xc7d4>
   286e2:	mov	r2, r4
   286e4:	mov	r1, r4
   286e6:	mov	r0, r4
   286e8:	bl	282a8 <error@@Base+0xc7d4>
   286ec:	subs	r5, #1
   286ee:	bne.n	286e2 <error@@Base+0xcc0e>
   286f0:	mov	r2, r8
   286f2:	mov	r1, r4
   286f4:	mov	r0, r4
   286f6:	movs	r5, #9
   286f8:	bl	282a8 <error@@Base+0xc7d4>
   286fc:	mov	r2, r4
   286fe:	mov	r1, r4
   28700:	mov	r0, r4
   28702:	bl	282a8 <error@@Base+0xc7d4>
   28706:	mov	r2, r4
   28708:	mov	r1, r4
   2870a:	mov	r0, r4
   2870c:	bl	282a8 <error@@Base+0xc7d4>
   28710:	subs	r5, #1
   28712:	bne.n	28706 <error@@Base+0xcc32>
   28714:	add.w	r8, sp, #772	; 0x304
   28718:	mov	r2, r9
   2871a:	mov	r1, r4
   2871c:	movs	r5, #49	; 0x31
   2871e:	mov	r0, r8
   28720:	bl	282a8 <error@@Base+0xc7d4>
   28724:	mov	r2, r8
   28726:	mov	r1, r8
   28728:	mov	r0, r4
   2872a:	bl	282a8 <error@@Base+0xc7d4>
   2872e:	mov	r2, r4
   28730:	mov	r1, r4
   28732:	mov	r0, r4
   28734:	bl	282a8 <error@@Base+0xc7d4>
   28738:	subs	r5, #1
   2873a:	bne.n	2872e <error@@Base+0xcc5a>
   2873c:	add.w	r9, sp, #900	; 0x384
   28740:	mov	r2, r8
   28742:	mov	r1, r4
   28744:	movs	r5, #99	; 0x63
   28746:	mov	r0, r9
   28748:	bl	282a8 <error@@Base+0xc7d4>
   2874c:	mov	r2, r9
   2874e:	mov	r1, r9
   28750:	mov	r0, r4
   28752:	bl	282a8 <error@@Base+0xc7d4>
   28756:	mov	r2, r4
   28758:	mov	r1, r4
   2875a:	mov	r0, r4
   2875c:	bl	282a8 <error@@Base+0xc7d4>
   28760:	subs	r5, #1
   28762:	bne.n	28756 <error@@Base+0xcc82>
   28764:	mov	r2, r9
   28766:	mov	r1, r4
   28768:	mov	r0, r4
   2876a:	movs	r5, #49	; 0x31
   2876c:	bl	282a8 <error@@Base+0xc7d4>
   28770:	mov	r2, r4
   28772:	mov	r1, r4
   28774:	mov	r0, r4
   28776:	bl	282a8 <error@@Base+0xc7d4>
   2877a:	mov	r2, r4
   2877c:	mov	r1, r4
   2877e:	mov	r0, r4
   28780:	bl	282a8 <error@@Base+0xc7d4>
   28784:	subs	r5, #1
   28786:	bne.n	2877a <error@@Base+0xcca6>
   28788:	mov	r2, r8
   2878a:	mov	r1, r4
   2878c:	mov	r0, r4
   2878e:	bl	282a8 <error@@Base+0xc7d4>
   28792:	mov	r2, r4
   28794:	mov	r1, r4
   28796:	mov	r0, r4
   28798:	bl	282a8 <error@@Base+0xc7d4>
   2879c:	mov	r2, r4
   2879e:	mov	r1, r4
   287a0:	mov	r0, r4
   287a2:	bl	282a8 <error@@Base+0xc7d4>
   287a6:	mov	r2, r6
   287a8:	mov	r1, r4
   287aa:	mov	r0, r7
   287ac:	bl	282a8 <error@@Base+0xc7d4>
   287b0:	ldr	r2, [pc, #36]	; (287d8 <error@@Base+0xcd04>)
   287b2:	ldr	r3, [pc, #32]	; (287d4 <error@@Base+0xcd00>)
   287b4:	add	r2, pc
   287b6:	ldr	r3, [r2, r3]
   287b8:	ldr	r2, [r3, #0]
   287ba:	ldr.w	r3, [sp, #1156]	; 0x484
   287be:	eors	r2, r3
   287c0:	bne.n	287ca <error@@Base+0xccf6>
   287c2:	add.w	sp, sp, #1160	; 0x488
   287c6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   287ca:	blx	4b40 <__stack_chk_fail@plt>
   287ce:	nop
   287d0:	str	r4, [sp, #160]	; 0xa0
   287d2:	movs	r3, r0
   287d4:	lsls	r4, r2, #22
   287d6:	movs	r0, r0
   287d8:	str	r2, [sp, #576]	; 0x240
   287da:	movs	r3, r0
   287dc:	ldr	r3, [pc, #80]	; (28830 <error@@Base+0xcd5c>)
   287de:	movw	r1, #11570	; 0x2d32
   287e2:	push	{r4, r5, r6}
   287e4:	add	r3, pc
   287e6:	ldr	r2, [r0, #0]
   287e8:	movt	r1, #31074	; 0x7962
   287ec:	movw	r5, #30821	; 0x7865
   287f0:	movw	r4, #25710	; 0x646e
   287f4:	movt	r5, #24944	; 0x6170
   287f8:	movt	r4, #13088	; 0x3320
   287fc:	str	r2, [r3, #16]
   287fe:	movw	r2, #25972	; 0x6574
   28802:	ldr	r6, [r0, #4]
   28804:	movt	r2, #27424	; 0x6b20
   28808:	str	r6, [r3, #20]
   2880a:	ldr	r6, [r0, #8]
   2880c:	str	r6, [r3, #24]
   2880e:	ldr	r6, [r0, #12]
   28810:	str	r6, [r3, #28]
   28812:	ldr	r6, [r0, #16]
   28814:	str	r6, [r3, #32]
   28816:	ldr	r6, [r0, #20]
   28818:	str	r6, [r3, #36]	; 0x24
   2881a:	ldr	r6, [r0, #24]
   2881c:	str	r6, [r3, #40]	; 0x28
   2881e:	ldr	r0, [r0, #28]
   28820:	strd	r5, r4, [r3]
   28824:	strd	r1, r2, [r3, #8]
   28828:	str	r0, [r3, #44]	; 0x2c
   2882a:	pop	{r4, r5, r6}
   2882c:	bx	lr
   2882e:	nop
   28830:	cbz	r4, 2887c <error@@Base+0xcda8>
   28832:	movs	r3, r0
   28834:	ldr	r1, [pc, #848]	; (28b88 <error@@Base+0xd0b4>)
   28836:	ldr	r2, [pc, #852]	; (28b8c <error@@Base+0xd0b8>)
   28838:	add	r1, pc
   2883a:	ldr	r3, [pc, #852]	; (28b90 <error@@Base+0xd0bc>)
   2883c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28840:	sub	sp, #188	; 0xbc
   28842:	ldr	r2, [r1, r2]
   28844:	add	r3, pc
   28846:	ldr	r2, [r2, #0]
   28848:	str	r2, [sp, #180]	; 0xb4
   2884a:	mov.w	r2, #0
   2884e:	mov.w	r2, #1024	; 0x400
   28852:	str	r2, [sp, #48]	; 0x30
   28854:	add.w	r2, r3, #64	; 0x40
   28858:	str	r2, [sp, #36]	; 0x24
   2885a:	ldr	r2, [r3, #48]	; 0x30
   2885c:	ldr	r1, [r3, #0]
   2885e:	str	r2, [sp, #108]	; 0x6c
   28860:	str	r2, [sp, #40]	; 0x28
   28862:	ldr	r2, [r3, #8]
   28864:	str	r1, [sp, #52]	; 0x34
   28866:	ldr	r1, [r3, #4]
   28868:	str	r2, [sp, #60]	; 0x3c
   2886a:	ldr	r2, [r3, #12]
   2886c:	str	r1, [sp, #56]	; 0x38
   2886e:	str	r2, [sp, #64]	; 0x40
   28870:	ldr	r2, [r3, #16]
   28872:	str	r2, [sp, #68]	; 0x44
   28874:	ldr	r2, [r3, #20]
   28876:	str	r2, [sp, #72]	; 0x48
   28878:	ldr	r2, [r3, #24]
   2887a:	str	r2, [sp, #76]	; 0x4c
   2887c:	ldr	r2, [r3, #28]
   2887e:	str	r2, [sp, #80]	; 0x50
   28880:	ldr	r2, [r3, #32]
   28882:	str	r2, [sp, #84]	; 0x54
   28884:	ldr	r2, [r3, #36]	; 0x24
   28886:	str	r2, [sp, #88]	; 0x58
   28888:	ldr	r2, [r3, #40]	; 0x28
   2888a:	str	r2, [sp, #92]	; 0x5c
   2888c:	ldr	r2, [r3, #44]	; 0x2c
   2888e:	str	r2, [sp, #96]	; 0x60
   28890:	ldr	r2, [r3, #52]	; 0x34
   28892:	str	r2, [sp, #44]	; 0x2c
   28894:	ldr	r2, [r3, #56]	; 0x38
   28896:	ldr	r3, [r3, #60]	; 0x3c
   28898:	str	r2, [sp, #100]	; 0x64
   2889a:	str	r3, [sp, #104]	; 0x68
   2889c:	ldr	r3, [sp, #104]	; 0x68
   2889e:	movs	r1, #10
   288a0:	ldr	r2, [sp, #76]	; 0x4c
   288a2:	ldr	r7, [sp, #92]	; 0x5c
   288a4:	str	r3, [sp, #20]
   288a6:	ldr	r6, [sp, #96]	; 0x60
   288a8:	ldr	r3, [sp, #80]	; 0x50
   288aa:	ldr.w	ip, [sp, #88]	; 0x58
   288ae:	str	r2, [sp, #32]
   288b0:	ldr.w	r8, [sp, #64]	; 0x40
   288b4:	ldr.w	lr, [sp, #84]	; 0x54
   288b8:	str	r3, [sp, #4]
   288ba:	str	r1, [sp, #28]
   288bc:	strd	r7, r6, [sp, #8]
   288c0:	ldr	r0, [sp, #100]	; 0x64
   288c2:	ldr.w	r9, [sp, #60]	; 0x3c
   288c6:	ldr	r4, [sp, #44]	; 0x2c
   288c8:	ldr	r2, [sp, #72]	; 0x48
   288ca:	ldr.w	sl, [sp, #56]	; 0x38
   288ce:	ldr	r5, [sp, #40]	; 0x28
   288d0:	ldr	r3, [sp, #68]	; 0x44
   288d2:	ldr.w	fp, [sp, #52]	; 0x34
   288d6:	ldr	r1, [sp, #20]
   288d8:	ldr	r7, [sp, #32]
   288da:	str.w	ip, [sp, #24]
   288de:	mov	ip, r8
   288e0:	str.w	lr, [sp, #16]
   288e4:	add.w	r8, r9, r7
   288e8:	add	fp, r3
   288ea:	eor.w	r0, r8, r0
   288ee:	eor.w	r5, fp, r5
   288f2:	add	sl, r2
   288f4:	ldr	r6, [sp, #4]
   288f6:	mov.w	r0, r0, ror #16
   288fa:	str	r0, [sp, #20]
   288fc:	ldr	r0, [sp, #16]
   288fe:	mov.w	r5, r5, ror #16
   28902:	eor.w	r4, sl, r4
   28906:	add	ip, r6
   28908:	add	r0, r5
   2890a:	str	r0, [sp, #16]
   2890c:	ldr	r0, [sp, #24]
   2890e:	mov.w	r4, r4, ror #16
   28912:	str	r4, [sp, #24]
   28914:	eor.w	r1, ip, r1
   28918:	mov	r9, r0
   2891a:	ldr	r0, [sp, #12]
   2891c:	add	r9, r4
   2891e:	ldr	r4, [sp, #8]
   28920:	mov.w	r1, r1, ror #16
   28924:	mov	lr, r0
   28926:	ldr	r0, [sp, #16]
   28928:	mov	r6, r4
   2892a:	ldr	r4, [sp, #20]
   2892c:	add	lr, r1
   2892e:	add	r6, r4
   28930:	eor.w	r4, r0, r3
   28934:	ldr	r3, [sp, #4]
   28936:	eor.w	r0, r9, r2
   2893a:	str	r6, [sp, #12]
   2893c:	eors	r7, r6
   2893e:	mov.w	r0, r0, ror #20
   28942:	eor.w	r6, lr, r3
   28946:	ldr	r3, [sp, #24]
   28948:	add	sl, r0
   2894a:	mov.w	r4, r4, ror #20
   2894e:	ldr	r2, [sp, #20]
   28950:	add	fp, r4
   28952:	eor.w	r3, r3, sl
   28956:	eor.w	r5, r5, fp
   2895a:	mov.w	r7, r7, ror #20
   2895e:	mov.w	r3, r3, ror #24
   28962:	str	r3, [sp, #8]
   28964:	ldr	r3, [sp, #16]
   28966:	mov.w	r5, r5, ror #24
   2896a:	add	r8, r7
   2896c:	mov.w	r6, r6, ror #20
   28970:	add	r3, r5
   28972:	str	r3, [sp, #4]
   28974:	ldr	r3, [sp, #8]
   28976:	eor.w	r2, r2, r8
   2897a:	add	ip, r6
   2897c:	add	r9, r3
   2897e:	ldr	r3, [sp, #12]
   28980:	mov.w	r2, r2, ror #24
   28984:	eor.w	r1, r1, ip
   28988:	add	r3, r2
   2898a:	str	r3, [sp, #16]
   2898c:	ldr	r3, [sp, #4]
   2898e:	mov.w	r1, r1, ror #24
   28992:	add	lr, r1
   28994:	eor.w	r0, r0, r9
   28998:	eors	r4, r3
   2899a:	eor.w	r6, r6, lr
   2899e:	ldr	r3, [sp, #16]
   289a0:	mov.w	r4, r4, ror #25
   289a4:	mov.w	r6, r6, ror #25
   289a8:	add	ip, r4
   289aa:	eors	r7, r3
   289ac:	eor.w	r2, r2, ip
   289b0:	mov.w	r3, r0, ror #25
   289b4:	add	r8, r6
   289b6:	add	fp, r3
   289b8:	mov.w	r2, r2, ror #16
   289bc:	eor.w	r1, r1, fp
   289c0:	ldr	r0, [sp, #8]
   289c2:	mov.w	r7, r7, ror #25
   289c6:	str	r3, [sp, #12]
   289c8:	mov	r3, r8
   289ca:	str.w	r8, [sp, #24]
   289ce:	add.w	r8, r9, r2
   289d2:	str	r2, [sp, #32]
   289d4:	mov.w	r1, r1, ror #16
   289d8:	ldr	r2, [sp, #16]
   289da:	add	sl, r7
   289dc:	eors	r0, r3
   289de:	eor.w	r5, r5, sl
   289e2:	add	r2, r1
   289e4:	str.w	r8, [sp, #8]
   289e8:	mov.w	r3, r0, ror #16
   289ec:	mov.w	r5, r5, ror #16
   289f0:	mov	r0, r2
   289f2:	ldr	r2, [sp, #4]
   289f4:	add	lr, r5
   289f6:	str	r0, [sp, #20]
   289f8:	add	r2, r3
   289fa:	str.w	lr, [sp, #16]
   289fe:	str	r2, [sp, #4]
   28a00:	mov	r2, r8
   28a02:	eors	r4, r2
   28a04:	mov	r2, r0
   28a06:	ldr	r0, [sp, #12]
   28a08:	eors	r0, r2
   28a0a:	mov	r2, lr
   28a0c:	eors	r7, r2
   28a0e:	ldr	r2, [sp, #4]
   28a10:	mov.w	r8, r0, ror #20
   28a14:	eor.w	r9, r6, r2
   28a18:	ldr	r2, [sp, #24]
   28a1a:	mov.w	lr, r7, ror #20
   28a1e:	mov.w	r6, r4, ror #20
   28a22:	mov.w	r7, r9, ror #20
   28a26:	add	ip, r6
   28a28:	add.w	r9, r2, r7
   28a2c:	ldr	r2, [sp, #32]
   28a2e:	add	fp, r8
   28a30:	eor.w	r3, r3, r9
   28a34:	eor.w	r2, r2, ip
   28a38:	eor.w	r1, r1, fp
   28a3c:	add	sl, lr
   28a3e:	mov.w	r4, r3, ror #24
   28a42:	mov.w	r0, r2, ror #24
   28a46:	ldr	r2, [sp, #8]
   28a48:	eor.w	r5, r5, sl
   28a4c:	mov.w	r1, r1, ror #24
   28a50:	adds	r3, r2, r0
   28a52:	ldr	r2, [sp, #20]
   28a54:	mov.w	r5, r5, ror #24
   28a58:	str	r3, [sp, #24]
   28a5a:	add	r2, r1
   28a5c:	str	r2, [sp, #8]
   28a5e:	ldr	r2, [sp, #16]
   28a60:	eors	r3, r6
   28a62:	add	r2, r5
   28a64:	str	r2, [sp, #12]
   28a66:	ldr	r2, [sp, #4]
   28a68:	mov.w	r3, r3, ror #25
   28a6c:	add	r2, r4
   28a6e:	str	r2, [sp, #16]
   28a70:	ldr	r2, [sp, #8]
   28a72:	eor.w	r8, r8, r2
   28a76:	ldr	r2, [sp, #12]
   28a78:	eor.w	lr, lr, r2
   28a7c:	ldr	r2, [sp, #16]
   28a7e:	eor.w	r6, r7, r2
   28a82:	mov.w	r2, r8, ror #25
   28a86:	mov.w	r7, lr, ror #25
   28a8a:	mov.w	r6, r6, ror #25
   28a8e:	str	r6, [sp, #4]
   28a90:	ldr	r6, [sp, #28]
   28a92:	subs	r6, #1
   28a94:	str	r6, [sp, #28]
   28a96:	bne.w	288e4 <error@@Base+0xce10>
   28a9a:	str	r1, [sp, #20]
   28a9c:	mov	r8, ip
   28a9e:	ldr	r1, [sp, #52]	; 0x34
   28aa0:	str	r7, [sp, #32]
   28aa2:	add	r1, fp
   28aa4:	ldr	r7, [sp, #8]
   28aa6:	str	r1, [sp, #8]
   28aa8:	ldr	r1, [sp, #56]	; 0x38
   28aaa:	ldrd	r6, lr, [sp, #12]
   28aae:	add	r1, sl
   28ab0:	str	r1, [sp, #12]
   28ab2:	ldr	r1, [sp, #60]	; 0x3c
   28ab4:	ldr.w	ip, [sp, #24]
   28ab8:	add	r9, r1
   28aba:	ldr	r1, [sp, #64]	; 0x40
   28abc:	add	r8, r1
   28abe:	ldr	r1, [sp, #68]	; 0x44
   28ac0:	add	r3, r1
   28ac2:	str	r3, [sp, #16]
   28ac4:	ldr	r3, [sp, #72]	; 0x48
   28ac6:	ldr	r1, [sp, #76]	; 0x4c
   28ac8:	adds	r3, r2, r3
   28aca:	str	r3, [sp, #24]
   28acc:	ldr	r3, [sp, #32]
   28ace:	ldr	r2, [sp, #20]
   28ad0:	mov	sl, r3
   28ad2:	ldr	r3, [sp, #4]
   28ad4:	add	sl, r1
   28ad6:	ldr	r1, [sp, #80]	; 0x50
   28ad8:	add	r3, r1
   28ada:	ldr	r1, [sp, #44]	; 0x2c
   28adc:	mov	fp, r3
   28ade:	ldr	r3, [sp, #84]	; 0x54
   28ae0:	add	r4, r1
   28ae2:	ldr	r1, [sp, #100]	; 0x64
   28ae4:	add	lr, r3
   28ae6:	ldr	r3, [sp, #88]	; 0x58
   28ae8:	add	r1, r0
   28aea:	str	r1, [sp, #4]
   28aec:	add	ip, r3
   28aee:	ldr	r3, [sp, #92]	; 0x5c
   28af0:	ldr	r1, [sp, #104]	; 0x68
   28af2:	add	r7, r3
   28af4:	ldr	r3, [sp, #96]	; 0x60
   28af6:	add	r2, r1
   28af8:	add	r6, r3
   28afa:	ldr	r3, [sp, #40]	; 0x28
   28afc:	mov	r1, r2
   28afe:	add	r5, r3
   28b00:	adds	r3, #1
   28b02:	str	r3, [sp, #40]	; 0x28
   28b04:	ittt	eq
   28b06:	ldreq	r3, [sp, #44]	; 0x2c
   28b08:	addeq	r3, #1
   28b0a:	streq	r3, [sp, #44]	; 0x2c
   28b0c:	ldr	r0, [sp, #36]	; 0x24
   28b0e:	ldr	r3, [sp, #8]
   28b10:	ldr	r2, [sp, #16]
   28b12:	str.w	r9, [r0, #8]
   28b16:	str	r3, [r0, #0]
   28b18:	str	r2, [r0, #16]
   28b1a:	ldr	r3, [sp, #12]
   28b1c:	ldr	r2, [sp, #24]
   28b1e:	str.w	r8, [r0, #12]
   28b22:	str	r3, [r0, #4]
   28b24:	mov	r3, r0
   28b26:	strd	r2, sl, [r0, #20]
   28b2a:	strd	fp, lr, [r0, #28]
   28b2e:	strd	ip, r7, [r0, #36]	; 0x24
   28b32:	strd	r6, r5, [r0, #44]	; 0x2c
   28b36:	str	r4, [r0, #52]	; 0x34
   28b38:	ldr	r0, [sp, #4]
   28b3a:	str	r1, [r3, #60]	; 0x3c
   28b3c:	str	r0, [r3, #56]	; 0x38
   28b3e:	ldr	r3, [sp, #48]	; 0x30
   28b40:	cmp	r3, #64	; 0x40
   28b42:	beq.n	28b5e <error@@Base+0xd08a>
   28b44:	ldr	r3, [sp, #48]	; 0x30
   28b46:	ldr	r2, [sp, #36]	; 0x24
   28b48:	subs	r3, #64	; 0x40
   28b4a:	str	r3, [sp, #48]	; 0x30
   28b4c:	cmp	r3, #63	; 0x3f
   28b4e:	add.w	r2, r2, #64	; 0x40
   28b52:	it	ls
   28b54:	addls	r3, sp, #116	; 0x74
   28b56:	str	r2, [sp, #36]	; 0x24
   28b58:	it	ls
   28b5a:	strls	r3, [sp, #36]	; 0x24
   28b5c:	b.n	2889c <error@@Base+0xcdc8>
   28b5e:	ldr	r2, [pc, #52]	; (28b94 <error@@Base+0xd0c0>)
   28b60:	ldr	r1, [sp, #44]	; 0x2c
   28b62:	add	r2, pc
   28b64:	ldr	r3, [sp, #108]	; 0x6c
   28b66:	adds	r3, #16
   28b68:	strd	r3, r1, [r2, #48]	; 0x30
   28b6c:	ldr	r2, [pc, #40]	; (28b98 <error@@Base+0xd0c4>)
   28b6e:	ldr	r3, [pc, #28]	; (28b8c <error@@Base+0xd0b8>)
   28b70:	add	r2, pc
   28b72:	ldr	r3, [r2, r3]
   28b74:	ldr	r2, [r3, #0]
   28b76:	ldr	r3, [sp, #180]	; 0xb4
   28b78:	eors	r2, r3
   28b7a:	bne.n	28b82 <error@@Base+0xd0ae>
   28b7c:	add	sp, #188	; 0xbc
   28b7e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28b82:	blx	4b40 <__stack_chk_fail@plt>
   28b86:	nop
   28b88:	str	r2, [sp, #48]	; 0x30
   28b8a:	movs	r3, r0
   28b8c:	lsls	r4, r2, #22
   28b8e:	movs	r0, r0
   28b90:	uxtb	r4, r0
   28b92:	movs	r3, r0
   28b94:	add	r7, sp, #664	; 0x298
   28b96:	movs	r3, r0
   28b98:	ldrh	r4, [r2, #54]	; 0x36
   28b9a:	movs	r3, r0
   28b9c:	ldr	r3, [pc, #16]	; (28bb0 <error@@Base+0xd0dc>)
   28b9e:	movs	r2, #0
   28ba0:	add	r3, pc
   28ba2:	strd	r2, r2, [r3, #48]	; 0x30
   28ba6:	ldr	r2, [r0, #0]
   28ba8:	str	r2, [r3, #56]	; 0x38
   28baa:	ldr	r2, [r0, #4]
   28bac:	str	r2, [r3, #60]	; 0x3c
   28bae:	bx	lr
   28bb0:	add	r7, sp, #416	; 0x1a0
   28bb2:	movs	r3, r0
   28bb4:	ldr	r2, [pc, #208]	; (28c88 <error@@Base+0xd1b4>)
   28bb6:	movs	r1, #40	; 0x28
   28bb8:	ldr	r3, [pc, #208]	; (28c8c <error@@Base+0xd1b8>)
   28bba:	push	{r4, r5, r6, lr}
   28bbc:	add	r2, pc
   28bbe:	sub	sp, #48	; 0x30
   28bc0:	add	r5, sp, #4
   28bc2:	ldr	r3, [r2, r3]
   28bc4:	mov	r0, r5
   28bc6:	ldr	r3, [r3, #0]
   28bc8:	str	r3, [sp, #44]	; 0x2c
   28bca:	mov.w	r3, #0
   28bce:	blx	4cd0 <RAND_bytes@plt>
   28bd2:	cmp	r0, #0
   28bd4:	ble.n	28c7a <error@@Base+0xd1a6>
   28bd6:	ldr	r4, [pc, #184]	; (28c90 <error@@Base+0xd1bc>)
   28bd8:	add	r4, pc
   28bda:	ldr.w	r3, [r4, #1088]	; 0x440
   28bde:	cmp	r3, #0
   28be0:	beq.n	28c62 <error@@Base+0xd18e>
   28be2:	bl	28834 <error@@Base+0xcd60>
   28be6:	add.w	r3, r4, #63	; 0x3f
   28bea:	add.w	r1, sp, #3
   28bee:	adds	r4, #103	; 0x67
   28bf0:	ldrb.w	r2, [r3, #1]!
   28bf4:	ldrb.w	r0, [r1, #1]!
   28bf8:	cmp	r3, r4
   28bfa:	eor.w	r2, r2, r0
   28bfe:	strb	r2, [r3, #0]
   28c00:	bne.n	28bf0 <error@@Base+0xd11c>
   28c02:	ldr	r6, [pc, #144]	; (28c94 <error@@Base+0xd1c0>)
   28c04:	add	r6, pc
   28c06:	add.w	r4, r6, #64	; 0x40
   28c0a:	mov	r0, r4
   28c0c:	bl	287dc <error@@Base+0xcd08>
   28c10:	add.w	r0, r6, #96	; 0x60
   28c14:	bl	28b9c <error@@Base+0xd0c8>
   28c18:	mov	r0, r4
   28c1a:	movs	r2, #40	; 0x28
   28c1c:	movs	r1, #0
   28c1e:	blx	4368 <memset@plt>
   28c22:	ldr	r4, [pc, #116]	; (28c98 <error@@Base+0xd1c4>)
   28c24:	movs	r2, #40	; 0x28
   28c26:	mov	r1, r2
   28c28:	mov	r0, r5
   28c2a:	add	r4, pc
   28c2c:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   28c30:	movs	r1, #0
   28c32:	mov.w	r2, #1024	; 0x400
   28c36:	add.w	r0, r4, #64	; 0x40
   28c3a:	str.w	r1, [r4, #1092]	; 0x444
   28c3e:	blx	4368 <memset@plt>
   28c42:	ldr	r2, [pc, #88]	; (28c9c <error@@Base+0xd1c8>)
   28c44:	mov.w	r3, #27136	; 0x6a00
   28c48:	movt	r3, #24
   28c4c:	str.w	r3, [r4, #1096]	; 0x448
   28c50:	add	r2, pc
   28c52:	ldr	r3, [pc, #56]	; (28c8c <error@@Base+0xd1b8>)
   28c54:	ldr	r3, [r2, r3]
   28c56:	ldr	r2, [r3, #0]
   28c58:	ldr	r3, [sp, #44]	; 0x2c
   28c5a:	eors	r2, r3
   28c5c:	bne.n	28c76 <error@@Base+0xd1a2>
   28c5e:	add	sp, #48	; 0x30
   28c60:	pop	{r4, r5, r6, pc}
   28c62:	mov	r0, r5
   28c64:	movs	r3, #1
   28c66:	str.w	r3, [r4, #1088]	; 0x440
   28c6a:	bl	287dc <error@@Base+0xcd08>
   28c6e:	add	r0, sp, #36	; 0x24
   28c70:	bl	28b9c <error@@Base+0xd0c8>
   28c74:	b.n	28c22 <error@@Base+0xd14e>
   28c76:	blx	4b40 <__stack_chk_fail@plt>
   28c7a:	blx	40d0 <ERR_get_error@plt>
   28c7e:	mov	r1, r0
   28c80:	ldr	r0, [pc, #28]	; (28ca0 <error@@Base+0xd1cc>)
   28c82:	add	r0, pc
   28c84:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   28c88:	ldrh	r0, [r1, #52]	; 0x34
   28c8a:	movs	r3, r0
   28c8c:	lsls	r4, r2, #22
   28c8e:	movs	r0, r0
   28c90:	add	r7, sp, #192	; 0xc0
   28c92:	movs	r3, r0
   28c94:	add	r7, sp, #16
   28c96:	movs	r3, r0
   28c98:	add	r6, sp, #888	; 0x378
   28c9a:	movs	r3, r0
   28c9c:	ldrh	r4, [r6, #46]	; 0x2e
   28c9e:	movs	r3, r0
   28ca0:	ldr	r2, [r0, #0]
   28ca2:	movs	r2, r0
   28ca4:	b.n	28bb4 <error@@Base+0xd0e0>
   28ca6:	nop
   28ca8:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   28cac:	mov	r5, r0
   28cae:	ldr	r3, [pc, #128]	; (28d30 <error@@Base+0xd25c>)
   28cb0:	mov	r4, r1
   28cb2:	add	r3, pc
   28cb4:	ldr.w	r3, [r3, #1088]	; 0x440
   28cb8:	cbz	r3, 28d2a <error@@Base+0xd256>
   28cba:	cmp	r4, #0
   28cbc:	ble.n	28d26 <error@@Base+0xd252>
   28cbe:	ldr	r6, [pc, #116]	; (28d34 <error@@Base+0xd260>)
   28cc0:	ldr.w	r8, [pc, #116]	; 28d38 <error@@Base+0xd264>
   28cc4:	add	r6, pc
   28cc6:	add	r8, pc
   28cc8:	add.w	r7, r6, #64	; 0x40
   28ccc:	cmp	r4, #40	; 0x28
   28cce:	mov	r9, r4
   28cd0:	it	ge
   28cd2:	movge.w	r9, #40	; 0x28
   28cd6:	bl	28834 <error@@Base+0xcd60>
   28cda:	cbz	r5, 28cf8 <error@@Base+0xd224>
   28cdc:	subs	r3, r5, #1
   28cde:	add.w	r1, r8, #63	; 0x3f
   28ce2:	add.w	ip, r3, r9
   28ce6:	ldrb.w	r0, [r3, #1]!
   28cea:	ldrb.w	r2, [r1, #1]!
   28cee:	cmp	r3, ip
   28cf0:	eor.w	r2, r2, r0
   28cf4:	strb	r2, [r1, #0]
   28cf6:	bne.n	28ce6 <error@@Base+0xd212>
   28cf8:	mov	r0, r7
   28cfa:	add	r5, r9
   28cfc:	bl	287dc <error@@Base+0xcd08>
   28d00:	add.w	r0, r6, #96	; 0x60
   28d04:	bl	28b9c <error@@Base+0xd0c8>
   28d08:	movs	r2, #40	; 0x28
   28d0a:	movs	r1, #0
   28d0c:	mov	r0, r7
   28d0e:	blx	4368 <memset@plt>
   28d12:	mov	r0, r4
   28d14:	mov.w	r3, #984	; 0x3d8
   28d18:	mov	r1, r9
   28d1a:	str.w	r3, [r6, #1092]	; 0x444
   28d1e:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   28d22:	subs	r4, r0, #0
   28d24:	bgt.n	28ccc <error@@Base+0xd1f8>
   28d26:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   28d2a:	bl	28bb4 <error@@Base+0xd0e0>
   28d2e:	b.n	28cba <error@@Base+0xd1e6>
   28d30:	add	r6, sp, #344	; 0x158
   28d32:	movs	r3, r0
   28d34:	add	r6, sp, #272	; 0x110
   28d36:	movs	r3, r0
   28d38:	add	r6, sp, #264	; 0x108
   28d3a:	movs	r3, r0
   28d3c:	push	{r3, r4, r5, lr}
   28d3e:	blx	4cb8 <getpid@plt>
   28d42:	ldr	r3, [pc, #124]	; (28dc0 <error@@Base+0xd2ec>)
   28d44:	add	r3, pc
   28d46:	ldr.w	r2, [r3, #1096]	; 0x448
   28d4a:	cmp	r2, #4
   28d4c:	bls.n	28d54 <error@@Base+0xd280>
   28d4e:	ldr.w	r1, [r3, #1088]	; 0x440
   28d52:	cbnz	r1, 28d86 <error@@Base+0xd2b2>
   28d54:	ldr	r3, [pc, #108]	; (28dc4 <error@@Base+0xd2f0>)
   28d56:	add	r3, pc
   28d58:	str.w	r0, [r3, #1100]	; 0x44c
   28d5c:	bl	28bb4 <error@@Base+0xd0e0>
   28d60:	ldr	r4, [pc, #100]	; (28dc8 <error@@Base+0xd2f4>)
   28d62:	add	r4, pc
   28d64:	ldr.w	r3, [r4, #1092]	; 0x444
   28d68:	cmp	r3, #3
   28d6a:	bls.n	28d96 <error@@Base+0xd2c2>
   28d6c:	rsb	r1, r3, #1024	; 0x400
   28d70:	subs	r3, #4
   28d72:	ldr	r2, [pc, #88]	; (28dcc <error@@Base+0xd2f8>)
   28d74:	movs	r5, #0
   28d76:	add	r2, pc
   28d78:	add.w	r4, r2, #64	; 0x40
   28d7c:	str.w	r3, [r2, #1092]	; 0x444
   28d80:	ldr	r0, [r4, r1]
   28d82:	str	r5, [r4, r1]
   28d84:	pop	{r3, r4, r5, pc}
   28d86:	ldr.w	r1, [r3, #1100]	; 0x44c
   28d8a:	cmp	r0, r1
   28d8c:	bne.n	28d54 <error@@Base+0xd280>
   28d8e:	subs	r2, #4
   28d90:	str.w	r2, [r3, #1096]	; 0x448
   28d94:	b.n	28d60 <error@@Base+0xd28c>
   28d96:	add.w	r5, r4, #64	; 0x40
   28d9a:	bl	28834 <error@@Base+0xcd60>
   28d9e:	mov	r0, r5
   28da0:	bl	287dc <error@@Base+0xcd08>
   28da4:	add.w	r0, r4, #96	; 0x60
   28da8:	bl	28b9c <error@@Base+0xd0c8>
   28dac:	movs	r1, #0
   28dae:	mov	r0, r5
   28db0:	movs	r2, #40	; 0x28
   28db2:	blx	4368 <memset@plt>
   28db6:	mov.w	r3, #980	; 0x3d4
   28dba:	movs	r1, #40	; 0x28
   28dbc:	b.n	28d72 <error@@Base+0xd29e>
   28dbe:	nop
   28dc0:	add	r5, sp, #784	; 0x310
   28dc2:	movs	r3, r0
   28dc4:	add	r5, sp, #712	; 0x2c8
   28dc6:	movs	r3, r0
   28dc8:	add	r5, sp, #664	; 0x298
   28dca:	movs	r3, r0
   28dcc:	add	r5, sp, #584	; 0x248
   28dce:	movs	r3, r0
   28dd0:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28dd4:	mov	r4, r1
   28dd6:	mov	r6, r0
   28dd8:	blx	4cb8 <getpid@plt>
   28ddc:	ldr	r3, [pc, #168]	; (28e88 <error@@Base+0xd3b4>)
   28dde:	add	r3, pc
   28de0:	ldr.w	r2, [r3, #1096]	; 0x448
   28de4:	cmp	r4, r2
   28de6:	bcs.n	28df0 <error@@Base+0xd31c>
   28de8:	ldr.w	r1, [r3, #1088]	; 0x440
   28dec:	cmp	r1, #0
   28dee:	bne.n	28e78 <error@@Base+0xd3a4>
   28df0:	ldr	r3, [pc, #152]	; (28e8c <error@@Base+0xd3b8>)
   28df2:	add	r3, pc
   28df4:	str.w	r0, [r3, #1100]	; 0x44c
   28df8:	bl	28bb4 <error@@Base+0xd0e0>
   28dfc:	cbz	r4, 28e3c <error@@Base+0xd368>
   28dfe:	ldr.w	r9, [pc, #144]	; 28e90 <error@@Base+0xd3bc>
   28e02:	ldr.w	r8, [pc, #144]	; 28e94 <error@@Base+0xd3c0>
   28e06:	add	r9, pc
   28e08:	add	r8, pc
   28e0a:	add.w	sl, r9, #64	; 0x40
   28e0e:	ldr.w	r5, [r8, #1092]	; 0x444
   28e12:	cbnz	r5, 28e40 <error@@Base+0xd36c>
   28e14:	bl	28834 <error@@Base+0xcd60>
   28e18:	mov	r0, sl
   28e1a:	bl	287dc <error@@Base+0xcd08>
   28e1e:	add.w	r0, r9, #96	; 0x60
   28e22:	bl	28b9c <error@@Base+0xd0c8>
   28e26:	movs	r2, #40	; 0x28
   28e28:	movs	r1, #0
   28e2a:	mov	r0, sl
   28e2c:	blx	4368 <memset@plt>
   28e30:	mov.w	r3, #984	; 0x3d8
   28e34:	str.w	r3, [r9, #1092]	; 0x444
   28e38:	cmp	r4, #0
   28e3a:	bne.n	28e0e <error@@Base+0xd33a>
   28e3c:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28e40:	cmp	r5, r4
   28e42:	sub.w	fp, r8, r5
   28e46:	add.w	fp, fp, #1088	; 0x440
   28e4a:	mov	r7, r5
   28e4c:	it	cs
   28e4e:	movcs	r7, r4
   28e50:	mov	r0, r6
   28e52:	mov	r2, r7
   28e54:	mov	r1, fp
   28e56:	subs	r5, r5, r7
   28e58:	blx	47e0 <memcpy@plt>
   28e5c:	mov	r2, r7
   28e5e:	mov	r0, fp
   28e60:	movs	r1, #0
   28e62:	subs	r4, r4, r7
   28e64:	blx	4368 <memset@plt>
   28e68:	add	r6, r7
   28e6a:	str.w	r5, [r8, #1092]	; 0x444
   28e6e:	cmp	r5, #0
   28e70:	beq.n	28e14 <error@@Base+0xd340>
   28e72:	cmp	r4, #0
   28e74:	bne.n	28e0e <error@@Base+0xd33a>
   28e76:	b.n	28e3c <error@@Base+0xd368>
   28e78:	ldr.w	r1, [r3, #1100]	; 0x44c
   28e7c:	cmp	r0, r1
   28e7e:	bne.n	28df0 <error@@Base+0xd31c>
   28e80:	subs	r2, r2, r4
   28e82:	str.w	r2, [r3, #1096]	; 0x448
   28e86:	b.n	28dfc <error@@Base+0xd328>
   28e88:	add	r5, sp, #168	; 0xa8
   28e8a:	movs	r3, r0
   28e8c:	add	r5, sp, #88	; 0x58
   28e8e:	movs	r3, r0
   28e90:	add	r5, sp, #8
   28e92:	movs	r3, r0
   28e94:	add	r5, sp, #0
   28e96:	movs	r3, r0
   28e98:	cmp	r0, #1
   28e9a:	bls.n	28ebc <error@@Base+0xd3e8>
   28e9c:	push	{r3, r4, r5, lr}
   28e9e:	mov	r1, r0
   28ea0:	mov	r5, r0
   28ea2:	negs	r0, r0
   28ea4:	bl	2c4ac <mkdtemp@@Base+0x139c>
   28ea8:	mov	r4, r1
   28eaa:	bl	28d3c <error@@Base+0xd268>
   28eae:	cmp	r4, r0
   28eb0:	bhi.n	28eaa <error@@Base+0xd3d6>
   28eb2:	mov	r1, r5
   28eb4:	bl	2c4ac <mkdtemp@@Base+0x139c>
   28eb8:	mov	r0, r1
   28eba:	pop	{r3, r4, r5, pc}
   28ebc:	movs	r0, #0
   28ebe:	bx	lr
   28ec0:	ldr	r1, [pc, #240]	; (28fb4 <error@@Base+0xd4e0>)
   28ec2:	ldr	r2, [pc, #244]	; (28fb8 <error@@Base+0xd4e4>)
   28ec4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   28ec8:	add	r1, pc
   28eca:	sub.w	sp, sp, #4096	; 0x1000
   28ece:	mov	r4, r0
   28ed0:	sub	sp, #20
   28ed2:	ldr	r2, [r1, r2]
   28ed4:	add.w	r3, sp, #4096	; 0x1000
   28ed8:	add	r6, sp, #16
   28eda:	adds	r3, #12
   28edc:	ldr	r2, [r2, #0]
   28ede:	str	r2, [r3, #0]
   28ee0:	mov.w	r2, #0
   28ee4:	blx	4cb8 <getpid@plt>
   28ee8:	subs	r5, r6, #4
   28eea:	ldr	r2, [pc, #208]	; (28fbc <error@@Base+0xd4e8>)
   28eec:	mov.w	r3, #4096	; 0x1000
   28ef0:	mov	r1, r3
   28ef2:	add	r2, pc
   28ef4:	str	r2, [sp, #0]
   28ef6:	movs	r2, #1
   28ef8:	str	r0, [sp, #4]
   28efa:	mov	r0, r5
   28efc:	blx	4984 <__snprintf_chk@plt>
   28f00:	mov	r0, r5
   28f02:	blx	4104 <opendir@plt>
   28f06:	cmp	r0, #0
   28f08:	beq.n	28f88 <error@@Base+0xd4b4>
   28f0a:	subs	r6, #8
   28f0c:	mov	r7, r0
   28f0e:	mvn.w	r8, #2147483648	; 0x80000000
   28f12:	mov	r0, r7
   28f14:	blx	4d88 <readdir64@plt>
   28f18:	cbz	r0, 28f62 <error@@Base+0xd48e>
   28f1a:	add.w	r5, r0, #19
   28f1e:	movs	r2, #10
   28f20:	mov	r1, r6
   28f22:	mov	r0, r5
   28f24:	blx	48d8 <strtol@plt>
   28f28:	ldr	r3, [r6, #0]
   28f2a:	cmp	r5, r3
   28f2c:	mov	r9, r0
   28f2e:	beq.n	28f12 <error@@Base+0xd43e>
   28f30:	ldrb	r3, [r3, #0]
   28f32:	cmp	r3, #0
   28f34:	bne.n	28f12 <error@@Base+0xd43e>
   28f36:	cmp	r0, r8
   28f38:	ite	cs
   28f3a:	movcs	r3, #0
   28f3c:	movcc	r3, #1
   28f3e:	cmp	r0, r4
   28f40:	it	lt
   28f42:	movlt	r3, #0
   28f44:	cmp	r3, #0
   28f46:	beq.n	28f12 <error@@Base+0xd43e>
   28f48:	mov	r0, r7
   28f4a:	blx	4990 <dirfd@plt>
   28f4e:	cmp	r0, r9
   28f50:	beq.n	28f12 <error@@Base+0xd43e>
   28f52:	mov	r0, r9
   28f54:	blx	4a0c <close@plt+0x4>
   28f58:	mov	r0, r7
   28f5a:	blx	4d88 <readdir64@plt>
   28f5e:	cmp	r0, #0
   28f60:	bne.n	28f1a <error@@Base+0xd446>
   28f62:	mov	r0, r7
   28f64:	blx	4a4c <closedir@plt>
   28f68:	ldr	r1, [pc, #84]	; (28fc0 <error@@Base+0xd4ec>)
   28f6a:	add.w	r3, sp, #4096	; 0x1000
   28f6e:	ldr	r2, [pc, #72]	; (28fb8 <error@@Base+0xd4e4>)
   28f70:	adds	r3, #12
   28f72:	add	r1, pc
   28f74:	ldr	r2, [r1, r2]
   28f76:	ldr	r1, [r2, #0]
   28f78:	ldr	r2, [r3, #0]
   28f7a:	eors	r1, r2
   28f7c:	bne.n	28fb0 <error@@Base+0xd4dc>
   28f7e:	add.w	sp, sp, #4096	; 0x1000
   28f82:	add	sp, #20
   28f84:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   28f88:	movs	r0, #4
   28f8a:	blx	412c <sysconf@plt>
   28f8e:	subs	r5, r0, #0
   28f90:	it	lt
   28f92:	movlt.w	r5, #256	; 0x100
   28f96:	cmp	r4, r5
   28f98:	bge.n	28f68 <error@@Base+0xd494>
   28f9a:	mov	r0, r4
   28f9c:	blx	4a0c <close@plt+0x4>
   28fa0:	mov	r0, r4
   28fa2:	movs	r1, #1
   28fa4:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   28fa8:	cmp	r0, r5
   28faa:	mov	r4, r0
   28fac:	bne.n	28f9a <error@@Base+0xd4c6>
   28fae:	b.n	28f68 <error@@Base+0xd494>
   28fb0:	blx	4b40 <__stack_chk_fail@plt>
   28fb4:	ldrh	r4, [r7, #26]
   28fb6:	movs	r3, r0
   28fb8:	lsls	r4, r2, #22
   28fba:	movs	r0, r0
   28fbc:	str	r6, [r7, #88]	; 0x58
   28fbe:	movs	r2, r0
   28fc0:	ldrh	r2, [r2, #22]
   28fc2:	movs	r3, r0
   28fc4:	push	{r3, lr}
   28fc6:	ldr	r3, [pc, #32]	; (28fe8 <error@@Base+0xd514>)
   28fc8:	ldr	r2, [pc, #32]	; (28fec <error@@Base+0xd518>)
   28fca:	add	r3, pc
   28fcc:	ldr	r3, [r3, r2]
   28fce:	ldr	r0, [r3, #0]
   28fd0:	blx	4b04 <strdup@plt+0x4>
   28fd4:	cbz	r0, 28fd8 <error@@Base+0xd504>
   28fd6:	pop	{r3, pc}
   28fd8:	ldr	r0, [pc, #20]	; (28ff0 <error@@Base+0xd51c>)
   28fda:	add	r0, pc
   28fdc:	blx	442c <perror@plt>
   28fe0:	movs	r0, #1
   28fe2:	blx	4f78 <exit@plt>
   28fe6:	nop
   28fe8:	ldrh	r2, [r7, #18]
   28fea:	movs	r3, r0
   28fec:	lsls	r0, r4, #21
   28fee:	movs	r0, r0
   28ff0:	str	r6, [r4, #76]	; 0x4c
   28ff2:	movs	r2, r0

00028ff4 <setlogin@@Base>:
   28ff4:	movs	r0, #0
   28ff6:	bx	lr
   28ff8:	movs	r0, #0
   28ffa:	bx	lr
   28ffc:	cmp	r0, r1
   28ffe:	beq.n	29034 <setlogin@@Base+0x40>
   29000:	movs	r2, #14
   29002:	movt	r2, #4096	; 0x1000
   29006:	cmp	r0, r2
   29008:	eor.w	r3, r0, r1
   2900c:	ble.n	29028 <setlogin@@Base+0x34>
   2900e:	lsrs	r3, r3, #20
   29010:	ubfx	r0, r0, #12, #8
   29014:	ubfx	r1, r1, #12, #8
   29018:	lsls	r3, r3, #20
   2901a:	cmp	r0, r1
   2901c:	it	le
   2901e:	cmple	r3, #0
   29020:	ite	eq
   29022:	moveq	r0, #1
   29024:	movne	r0, #0
   29026:	bx	lr
   29028:	bics.w	r3, r3, #4080	; 0xff0
   2902c:	ite	eq
   2902e:	moveq	r0, #1
   29030:	movne	r0, #0
   29032:	bx	lr
   29034:	movs	r0, #1
   29036:	bx	lr
   29038:	movs	r2, #0
   2903a:	movs	r1, #0
   2903c:	push	{r3, lr}
   2903e:	movs	r0, #12
   29040:	blx	4de0 <OPENSSL_init_crypto@plt+0x4>
   29044:	blx	48cc <ENGINE_load_builtin_engines@plt>
   29048:	blx	4cac <ENGINE_register_all_complete@plt>
   2904c:	ldmia.w	sp!, {r3, lr}
   29050:	movs	r2, #0
   29052:	movs	r0, #76	; 0x4c
   29054:	movs	r1, #0
   29056:	b.w	4ddc <OPENSSL_init_crypto@plt>
   2905a:	nop
   2905c:	cbz	r0, 29080 <setlogin@@Base+0x8c>
   2905e:	push	{r4, r5, r6, lr}
   29060:	mov	r6, r1
   29062:	mov	r5, r2
   29064:	mov	r4, r0
   29066:	blx	40f8 <EVP_CIPHER_CTX_iv_length@plt+0x4>
   2906a:	cmp	r0, #0
   2906c:	blt.n	2907c <setlogin@@Base+0x88>
   2906e:	mov	r0, r4
   29070:	blx	40f8 <EVP_CIPHER_CTX_iv_length@plt+0x4>
   29074:	cmp	r5, #16
   29076:	it	ls
   29078:	cmpls	r0, r5
   2907a:	beq.n	29084 <setlogin@@Base+0x90>
   2907c:	movs	r0, #0
   2907e:	pop	{r4, r5, r6, pc}
   29080:	movs	r0, #0
   29082:	bx	lr
   29084:	movs	r0, #1
   29086:	cmp	r5, #0
   29088:	beq.n	2907e <setlogin@@Base+0x8a>
   2908a:	cmp	r6, #0
   2908c:	beq.n	2907c <setlogin@@Base+0x88>
   2908e:	mov	r0, r4
   29090:	blx	4954 <EVP_CIPHER_CTX_iv@plt>
   29094:	mov	r2, r5
   29096:	mov	r1, r0
   29098:	mov	r0, r6
   2909a:	blx	47e0 <memcpy@plt>
   2909e:	movs	r0, #1
   290a0:	pop	{r4, r5, r6, pc}
   290a2:	nop
   290a4:	cbz	r0, 290c8 <setlogin@@Base+0xd4>
   290a6:	push	{r4, r5, r6, lr}
   290a8:	mov	r6, r1
   290aa:	mov	r5, r2
   290ac:	mov	r4, r0
   290ae:	blx	40f8 <EVP_CIPHER_CTX_iv_length@plt+0x4>
   290b2:	cmp	r0, #0
   290b4:	blt.n	290c4 <setlogin@@Base+0xd0>
   290b6:	mov	r0, r4
   290b8:	blx	40f8 <EVP_CIPHER_CTX_iv_length@plt+0x4>
   290bc:	cmp	r5, #16
   290be:	it	ls
   290c0:	cmpls	r0, r5
   290c2:	beq.n	290cc <setlogin@@Base+0xd8>
   290c4:	movs	r0, #0
   290c6:	pop	{r4, r5, r6, pc}
   290c8:	movs	r0, #0
   290ca:	bx	lr
   290cc:	movs	r0, #1
   290ce:	cmp	r5, #0
   290d0:	beq.n	290c6 <setlogin@@Base+0xd2>
   290d2:	cmp	r6, #0
   290d4:	beq.n	290c4 <setlogin@@Base+0xd0>
   290d6:	mov	r0, r4
   290d8:	blx	4eac <EVP_CIPHER_CTX_iv_noconst@plt>
   290dc:	mov	r2, r5
   290de:	mov	r1, r6
   290e0:	blx	47e0 <memcpy@plt>
   290e4:	movs	r0, #1
   290e6:	pop	{r4, r5, r6, pc}

000290e8 <__b64_ntop@@Base>:
   290e8:	cmp	r1, #2
   290ea:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   290ee:	bls.w	2921a <__b64_ntop@@Base+0x132>
   290f2:	ldrb	r6, [r0, #1]
   290f4:	add.w	ip, r0, #3
   290f8:	ldrb	r7, [r0, #0]
   290fa:	cmp	r3, #3
   290fc:	ldrb	r4, [r0, #2]
   290fe:	sub.w	r1, r1, #3
   29102:	mov.w	r5, r6, lsl #2
   29106:	mov.w	r0, r7, lsl #4
   2910a:	and.w	r5, r5, #60	; 0x3c
   2910e:	and.w	r0, r0, #48	; 0x30
   29112:	add.w	r5, r5, r4, lsr #6
   29116:	mov.w	r7, r7, lsr #2
   2911a:	add.w	r0, r0, r6, lsr #4
   2911e:	and.w	r4, r4, #63	; 0x3f
   29122:	bls.n	29212 <__b64_ntop@@Base+0x12a>
   29124:	ldr.w	lr, [pc, #256]	; 29228 <__b64_ntop@@Base+0x140>
   29128:	mov	r6, r2
   2912a:	mov.w	r8, #4
   2912e:	add	lr, pc
   29130:	b.n	2916e <__b64_ntop@@Base+0x86>
   29132:	ldrb.w	r7, [ip]
   29136:	add.w	ip, ip, #3
   2913a:	ldrb.w	r9, [ip, #-2]
   2913e:	add.w	r8, r8, #4
   29142:	cmp	r3, r8
   29144:	sub.w	r1, r1, #3
   29148:	mov.w	r0, r7, lsl #4
   2914c:	mov.w	r7, r7, lsr #2
   29150:	ldrb.w	r4, [ip, #-1]
   29154:	mov.w	r5, r9, lsl #2
   29158:	and.w	r0, r0, #48	; 0x30
   2915c:	and.w	r5, r5, #60	; 0x3c
   29160:	add.w	r0, r0, r9, lsr #4
   29164:	add.w	r5, r5, r4, lsr #6
   29168:	and.w	r4, r4, #63	; 0x3f
   2916c:	bcc.n	29212 <__b64_ntop@@Base+0x12a>
   2916e:	ldrb.w	r9, [lr, r7]
   29172:	cmp	r1, #2
   29174:	ldrb.w	r7, [lr, r0]
   29178:	add.w	r6, r6, #4
   2917c:	ldrb.w	r5, [lr, r5]
   29180:	ldrb.w	r0, [lr, r4]
   29184:	strb.w	r9, [r6, #-4]
   29188:	strb.w	r7, [r6, #-3]
   2918c:	strb.w	r5, [r6, #-2]
   29190:	strb.w	r0, [r6, #-1]
   29194:	bhi.n	29132 <__b64_ntop@@Base+0x4a>
   29196:	cbnz	r1, 291a8 <__b64_ntop@@Base+0xc0>
   29198:	cmp	r8, r3
   2919a:	bcs.n	29212 <__b64_ntop@@Base+0x12a>
   2919c:	movs	r3, #0
   2919e:	mov	r0, r8
   291a0:	strb.w	r3, [r2, r8]
   291a4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   291a8:	cmp	r1, #2
   291aa:	ldrb.w	r4, [ip]
   291ae:	add.w	r6, r8, #4
   291b2:	ite	eq
   291b4:	ldrbeq.w	r0, [ip, #1]
   291b8:	movne	r7, #0
   291ba:	mov.w	r5, r4, lsl #4
   291be:	it	ne
   291c0:	movne	r0, r7
   291c2:	and.w	r5, r5, #48	; 0x30
   291c6:	mov.w	r4, r4, lsr #2
   291ca:	ittt	eq
   291cc:	lsleq	r7, r0, #2
   291ce:	lsreq	r0, r0, #4
   291d0:	andeq.w	r7, r7, #60	; 0x3c
   291d4:	cmp	r6, r3
   291d6:	add	r0, r5
   291d8:	bhi.n	29212 <__b64_ntop@@Base+0x12a>
   291da:	ldr	r5, [pc, #80]	; (2922c <__b64_ntop@@Base+0x144>)
   291dc:	cmp	r1, #1
   291de:	add.w	lr, r2, r8
   291e2:	add.w	ip, r8, #2
   291e6:	add	r5, pc
   291e8:	it	eq
   291ea:	moveq	r1, #61	; 0x3d
   291ec:	ldrb.w	r9, [r5, r4]
   291f0:	it	ne
   291f2:	ldrbne	r1, [r5, r7]
   291f4:	ldrb	r4, [r5, r0]
   291f6:	add.w	r0, r8, #3
   291fa:	strb.w	r9, [r2, r8]
   291fe:	ite	eq
   29200:	moveq	r8, r6
   29202:	movne	r8, r6
   29204:	strb.w	r4, [lr, #1]
   29208:	strb.w	r1, [r2, ip]
   2920c:	movs	r1, #61	; 0x3d
   2920e:	strb	r1, [r2, r0]
   29210:	b.n	29198 <__b64_ntop@@Base+0xb0>
   29212:	mov.w	r0, #4294967295	; 0xffffffff
   29216:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   2921a:	mov	ip, r0
   2921c:	mov.w	r8, #0
   29220:	cmp	r1, #0
   29222:	beq.n	29198 <__b64_ntop@@Base+0xb0>
   29224:	b.n	291a8 <__b64_ntop@@Base+0xc0>
   29226:	nop
   29228:	str	r2, [r3, #56]	; 0x38
   2922a:	movs	r2, r0
   2922c:	str	r2, [r4, #44]	; 0x2c
   2922e:	movs	r2, r0

00029230 <__b64_pton@@Base>:
   29230:	ldr	r3, [pc, #652]	; (294c0 <__b64_pton@@Base+0x290>)
   29232:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29236:	add	r3, pc
   29238:	vpush	{d8-d11}
   2923c:	mov.w	r8, #0
   29240:	mov	r9, r0
   29242:	mov	r7, r1
   29244:	mov	r6, r8
   29246:	vmov	s16, r3
   2924a:	ldr	r3, [pc, #632]	; (294c4 <__b64_pton@@Base+0x294>)
   2924c:	sub	sp, #12
   2924e:	add	r3, pc
   29250:	str	r2, [sp, #0]
   29252:	vmov	s21, r3
   29256:	ldr	r3, [pc, #624]	; (294c8 <__b64_pton@@Base+0x298>)
   29258:	add	r3, pc
   2925a:	vmov	s17, r3
   2925e:	ldr	r3, [pc, #620]	; (294cc <__b64_pton@@Base+0x29c>)
   29260:	add	r3, pc
   29262:	vmov	s22, r3
   29266:	ldr	r3, [pc, #616]	; (294d0 <__b64_pton@@Base+0x2a0>)
   29268:	add	r3, pc
   2926a:	vmov	s18, r3
   2926e:	ldr	r3, [pc, #612]	; (294d4 <__b64_pton@@Base+0x2a4>)
   29270:	add	r3, pc
   29272:	vmov	s23, r3
   29276:	ldr	r3, [pc, #608]	; (294d8 <__b64_pton@@Base+0x2a8>)
   29278:	add	r3, pc
   2927a:	vmov	s19, r3
   2927e:	ldr	r3, [pc, #604]	; (294dc <__b64_pton@@Base+0x2ac>)
   29280:	add	r3, pc
   29282:	vmov	s20, r3
   29286:	ldr	r3, [pc, #600]	; (294e0 <__b64_pton@@Base+0x2b0>)
   29288:	add	r3, pc
   2928a:	str	r3, [sp, #4]
   2928c:	mov	r4, r9
   2928e:	ldrb.w	sl, [r4], #1
   29292:	cmp.w	sl, #0
   29296:	beq.w	29414 <__b64_pton@@Base+0x1e4>
   2929a:	blx	4ab8 <__ctype_b_loc@plt>
   2929e:	ldr.w	fp, [r0]
   292a2:	mov	r5, r0
   292a4:	ldrh.w	r3, [fp, sl, lsl #1]
   292a8:	lsls	r3, r3, #18
   292aa:	bmi.w	29404 <__b64_pton@@Base+0x1d4>
   292ae:	cmp.w	sl, #61	; 0x3d
   292b2:	beq.w	29470 <__b64_pton@@Base+0x240>
   292b6:	vmov	r0, s16
   292ba:	mov	r1, sl
   292bc:	blx	4294 <strchr@plt>
   292c0:	cmp	r0, #0
   292c2:	beq.w	293f6 <__b64_pton@@Base+0x1c6>
   292c6:	cmp.w	r8, #2
   292ca:	beq.w	29426 <__b64_pton@@Base+0x1f6>
   292ce:	cmp.w	r8, #3
   292d2:	beq.n	29374 <__b64_pton@@Base+0x144>
   292d4:	cmp.w	r8, #1
   292d8:	bne.n	293b2 <__b64_pton@@Base+0x182>
   292da:	add.w	r8, r6, #1
   292de:	cbz	r7, 292fe <__b64_pton@@Base+0xce>
   292e0:	ldr	r3, [sp, #0]
   292e2:	cmp	r3, r8
   292e4:	bls.w	293f6 <__b64_pton@@Base+0x1c6>
   292e8:	vmov	r1, s19
   292ec:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   292f0:	ldrb	r3, [r7, r6]
   292f2:	lsls	r2, r0, #4
   292f4:	orr.w	r0, r3, r0, asr #4
   292f8:	strb	r0, [r7, r6]
   292fa:	strb.w	r2, [r7, r8]
   292fe:	mov	r9, r4
   29300:	ldrb.w	r1, [r9], #1
   29304:	cmp	r1, #0
   29306:	beq.n	293f6 <__b64_pton@@Base+0x1c6>
   29308:	ldr.w	fp, [r5]
   2930c:	ldrh.w	r3, [fp, r1, lsl #1]
   29310:	lsls	r2, r3, #18
   29312:	bmi.w	29432 <__b64_pton@@Base+0x202>
   29316:	cmp	r1, #61	; 0x3d
   29318:	beq.w	294b8 <__b64_pton@@Base+0x288>
   2931c:	vmov	r0, s23
   29320:	blx	4294 <strchr@plt>
   29324:	cmp	r0, #0
   29326:	beq.n	293f6 <__b64_pton@@Base+0x1c6>
   29328:	add.w	r6, r8, #1
   2932c:	cbz	r7, 2934c <__b64_pton@@Base+0x11c>
   2932e:	ldr	r3, [sp, #0]
   29330:	cmp	r3, r6
   29332:	bls.n	293f6 <__b64_pton@@Base+0x1c6>
   29334:	vmov	r1, s18
   29338:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   2933c:	ldrb.w	r3, [r7, r8]
   29340:	lsls	r2, r0, #6
   29342:	orr.w	r0, r3, r0, asr #2
   29346:	strb.w	r0, [r7, r8]
   2934a:	strb	r2, [r7, r6]
   2934c:	mov	r4, r9
   2934e:	ldrb.w	r1, [r4], #1
   29352:	cmp	r1, #0
   29354:	beq.n	293f6 <__b64_pton@@Base+0x1c6>
   29356:	ldr.w	fp, [r5]
   2935a:	ldrh.w	r3, [fp, r1, lsl #1]
   2935e:	lsls	r3, r3, #18
   29360:	bmi.n	2943a <__b64_pton@@Base+0x20a>
   29362:	cmp	r1, #61	; 0x3d
   29364:	beq.w	294ae <__b64_pton@@Base+0x27e>
   29368:	vmov	r0, s22
   2936c:	blx	4294 <strchr@plt>
   29370:	cmp	r0, #0
   29372:	beq.n	293f6 <__b64_pton@@Base+0x1c6>
   29374:	cbz	r7, 2938a <__b64_pton@@Base+0x15a>
   29376:	ldr	r3, [sp, #0]
   29378:	cmp	r3, r6
   2937a:	bls.n	293f6 <__b64_pton@@Base+0x1c6>
   2937c:	vmov	r1, s17
   29380:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   29384:	ldrb	r3, [r7, r6]
   29386:	orrs	r0, r3
   29388:	strb	r0, [r7, r6]
   2938a:	mov	r9, r4
   2938c:	adds	r6, #1
   2938e:	ldrb.w	r1, [r9], #1
   29392:	cmp	r1, #0
   29394:	beq.n	2941a <__b64_pton@@Base+0x1ea>
   29396:	ldr.w	fp, [r5]
   2939a:	ldrh.w	r3, [fp, r1, lsl #1]
   2939e:	lsls	r0, r3, #18
   293a0:	bmi.n	2942c <__b64_pton@@Base+0x1fc>
   293a2:	cmp	r1, #61	; 0x3d
   293a4:	beq.n	293f6 <__b64_pton@@Base+0x1c6>
   293a6:	vmov	r0, s21
   293aa:	blx	4294 <strchr@plt>
   293ae:	cbz	r0, 293f6 <__b64_pton@@Base+0x1c6>
   293b0:	mov	r4, r9
   293b2:	cmp	r7, #0
   293b4:	beq.n	29442 <__b64_pton@@Base+0x212>
   293b6:	ldr	r3, [sp, #0]
   293b8:	cmp	r3, r6
   293ba:	bls.n	293f6 <__b64_pton@@Base+0x1c6>
   293bc:	vmov	r1, s20
   293c0:	mov	r9, r4
   293c2:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   293c6:	lsls	r0, r0, #2
   293c8:	strb	r0, [r7, r6]
   293ca:	ldrb.w	r1, [r9], #1
   293ce:	cbz	r1, 293f6 <__b64_pton@@Base+0x1c6>
   293d0:	ldr	r3, [r5, #0]
   293d2:	ldrh.w	r3, [r3, r1, lsl #1]
   293d6:	lsls	r0, r3, #18
   293d8:	bmi.n	29454 <__b64_pton@@Base+0x224>
   293da:	cmp	r1, #61	; 0x3d
   293dc:	beq.n	293f6 <__b64_pton@@Base+0x1c6>
   293de:	vmov	r0, s20
   293e2:	blx	4294 <strchr@plt>
   293e6:	cbz	r0, 293f6 <__b64_pton@@Base+0x1c6>
   293e8:	add.w	r8, r6, #1
   293ec:	mov	r4, r9
   293ee:	b.n	292e0 <__b64_pton@@Base+0xb0>
   293f0:	cbz	r7, 2941a <__b64_pton@@Base+0x1ea>
   293f2:	ldrb	r3, [r7, r6]
   293f4:	cbz	r3, 2941a <__b64_pton@@Base+0x1ea>
   293f6:	mov.w	r0, #4294967295	; 0xffffffff
   293fa:	add	sp, #12
   293fc:	vpop	{d8-d11}
   29400:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29404:	mov	r9, r4
   29406:	mov	r4, r9
   29408:	ldrb.w	sl, [r4], #1
   2940c:	cmp.w	sl, #0
   29410:	bne.w	2929a <__b64_pton@@Base+0x6a>
   29414:	cmp.w	r8, #0
   29418:	bne.n	293f6 <__b64_pton@@Base+0x1c6>
   2941a:	mov	r0, r6
   2941c:	add	sp, #12
   2941e:	vpop	{d8-d11}
   29422:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29426:	mov	r9, r4
   29428:	mov	r8, r6
   2942a:	b.n	29328 <__b64_pton@@Base+0xf8>
   2942c:	mov.w	r8, #0
   29430:	b.n	2928c <__b64_pton@@Base+0x5c>
   29432:	mov	r6, r8
   29434:	mov.w	r8, #2
   29438:	b.n	2928c <__b64_pton@@Base+0x5c>
   2943a:	mov	r9, r4
   2943c:	mov.w	r8, #3
   29440:	b.n	2928c <__b64_pton@@Base+0x5c>
   29442:	mov	r9, r4
   29444:	ldrb.w	r1, [r9], #1
   29448:	cmp	r1, #0
   2944a:	beq.n	293f6 <__b64_pton@@Base+0x1c6>
   2944c:	ldrh.w	r3, [fp, r1, lsl #1]
   29450:	lsls	r4, r3, #18
   29452:	bpl.n	2945a <__b64_pton@@Base+0x22a>
   29454:	mov.w	r8, #1
   29458:	b.n	2928c <__b64_pton@@Base+0x5c>
   2945a:	cmp	r1, #61	; 0x3d
   2945c:	beq.n	293f6 <__b64_pton@@Base+0x1c6>
   2945e:	ldr	r0, [sp, #4]
   29460:	blx	4294 <strchr@plt>
   29464:	cmp	r0, #0
   29466:	beq.n	293f6 <__b64_pton@@Base+0x1c6>
   29468:	add.w	r8, r6, #1
   2946c:	mov	r4, r9
   2946e:	b.n	292fe <__b64_pton@@Base+0xce>
   29470:	cmp.w	r8, #2
   29474:	ldrb	r3, [r4, #0]
   29476:	add.w	r1, r9, #2
   2947a:	bne.n	29496 <__b64_pton@@Base+0x266>
   2947c:	cbnz	r3, 29488 <__b64_pton@@Base+0x258>
   2947e:	b.n	293f6 <__b64_pton@@Base+0x1c6>
   29480:	ldrb.w	r3, [r1], #1
   29484:	cmp	r3, #0
   29486:	beq.n	293f6 <__b64_pton@@Base+0x1c6>
   29488:	ldrh.w	r2, [fp, r3, lsl #1]
   2948c:	lsls	r2, r2, #18
   2948e:	bmi.n	29480 <__b64_pton@@Base+0x250>
   29490:	cmp	r3, #61	; 0x3d
   29492:	beq.n	294a8 <__b64_pton@@Base+0x278>
   29494:	b.n	293f6 <__b64_pton@@Base+0x1c6>
   29496:	cmp.w	r8, #3
   2949a:	bne.n	293f6 <__b64_pton@@Base+0x1c6>
   2949c:	cmp	r3, #0
   2949e:	beq.n	293f0 <__b64_pton@@Base+0x1c0>
   294a0:	ldrh.w	r3, [fp, r3, lsl #1]
   294a4:	lsls	r3, r3, #18
   294a6:	bpl.n	293f6 <__b64_pton@@Base+0x1c6>
   294a8:	ldrb.w	r3, [r1], #1
   294ac:	b.n	2949c <__b64_pton@@Base+0x26c>
   294ae:	ldrb.w	r3, [r9, #1]
   294b2:	add.w	r1, r9, #2
   294b6:	b.n	2949c <__b64_pton@@Base+0x26c>
   294b8:	ldrb	r3, [r4, #1]
   294ba:	adds	r1, r4, #2
   294bc:	mov	r6, r8
   294be:	b.n	2947c <__b64_pton@@Base+0x24c>
   294c0:	str	r2, [r2, #40]	; 0x28
   294c2:	movs	r2, r0
   294c4:	str	r2, [r7, #36]	; 0x24
   294c6:	movs	r2, r0
   294c8:	str	r0, [r6, #36]	; 0x24
   294ca:	movs	r2, r0
   294cc:	str	r0, [r5, #36]	; 0x24
   294ce:	movs	r2, r0
   294d0:	str	r0, [r4, #36]	; 0x24
   294d2:	movs	r2, r0
   294d4:	str	r0, [r3, #36]	; 0x24
   294d6:	movs	r2, r0
   294d8:	str	r0, [r2, #36]	; 0x24
   294da:	movs	r2, r0
   294dc:	str	r0, [r1, #36]	; 0x24
   294de:	movs	r2, r0
   294e0:	str	r0, [r0, #36]	; 0x24
   294e2:	movs	r2, r0
   294e4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   294e8:	sub.w	sp, sp, #4224	; 0x1080
   294ec:	ldr	r5, [pc, #268]	; (295fc <__b64_pton@@Base+0x3cc>)
   294ee:	sub	sp, #28
   294f0:	ldr.w	lr, [pc, #268]	; 29600 <__b64_pton@@Base+0x3d0>
   294f4:	mov	r6, r1
   294f6:	add	r5, pc
   294f8:	ldr.w	ip, [pc, #264]	; 29604 <__b64_pton@@Base+0x3d4>
   294fc:	add	lr, pc
   294fe:	mov	r7, r0
   29500:	mov	r9, r2
   29502:	add.w	r8, sp, #4192	; 0x1060
   29506:	ldmia	r5!, {r0, r1, r2, r3}
   29508:	add.w	r4, sp, #4224	; 0x1080
   2950c:	ldr.w	ip, [lr, ip]
   29510:	add.w	r8, r8, #20
   29514:	adds	r4, #20
   29516:	mov.w	sl, #64	; 0x40
   2951a:	ldr.w	ip, [ip]
   2951e:	str.w	ip, [r4]
   29522:	mov.w	ip, #0
   29526:	mov	ip, r8
   29528:	stmia.w	ip!, {r0, r1, r2, r3}
   2952c:	add	r4, sp, #44	; 0x2c
   2952e:	ldmia.w	r5, {r0, r1, r2, r3}
   29532:	mov	r5, sl
   29534:	stmia.w	ip, {r0, r1, r2, r3}
   29538:	mov	r0, r4
   2953a:	bl	29ff0 <__b64_pton@@Base+0xdc0>
   2953e:	mov	r3, r7
   29540:	mov	r1, r6
   29542:	mov	r0, r4
   29544:	mov	r2, sl
   29546:	str.w	sl, [sp]
   2954a:	bl	2a108 <__b64_pton@@Base+0xed8>
   2954e:	movs	r2, #64	; 0x40
   29550:	mov	r1, r6
   29552:	mov	r0, r4
   29554:	bl	2a038 <__b64_pton@@Base+0xe08>
   29558:	movs	r2, #64	; 0x40
   2955a:	mov	r1, r7
   2955c:	mov	r0, r4
   2955e:	bl	2a038 <__b64_pton@@Base+0xe08>
   29562:	subs	r5, #1
   29564:	bne.n	2954e <__b64_pton@@Base+0x31e>
   29566:	add	r6, sp, #12
   29568:	add.w	fp, sp, #10
   2956c:	add.w	sl, sp, #44	; 0x2c
   29570:	strh.w	r5, [sp, #10]
   29574:	mov	r7, r6
   29576:	mov	r5, r6
   29578:	mov	r2, fp
   2957a:	movs	r1, #32
   2957c:	mov	r0, r8
   2957e:	bl	2a004 <__b64_pton@@Base+0xdd4>
   29582:	str.w	r0, [r5], #4
   29586:	cmp	r5, sl
   29588:	bne.n	29578 <__b64_pton@@Base+0x348>
   2958a:	movs	r5, #64	; 0x40
   2958c:	movs	r2, #4
   2958e:	mov	r1, r6
   29590:	mov	r0, r4
   29592:	bl	2a260 <__b64_pton@@Base+0x1030>
   29596:	subs	r5, #1
   29598:	bne.n	2958c <__b64_pton@@Base+0x35c>
   2959a:	add.w	r5, r9, #32
   2959e:	mov	r2, r9
   295a0:	ldr.w	r3, [r7], #4
   295a4:	lsrs	r1, r3, #24
   295a6:	lsrs	r0, r3, #16
   295a8:	strb	r1, [r2, #3]
   295aa:	lsrs	r1, r3, #8
   295ac:	strb	r0, [r2, #2]
   295ae:	strb	r1, [r2, #1]
   295b0:	strb.w	r3, [r2], #4
   295b4:	cmp	r2, r5
   295b6:	bne.n	295a0 <__b64_pton@@Base+0x370>
   295b8:	movs	r2, #32
   295ba:	mov	r0, r8
   295bc:	mov	r1, r2
   295be:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   295c2:	movs	r2, #32
   295c4:	mov	r1, r2
   295c6:	mov	r0, r6
   295c8:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   295cc:	movw	r2, #4168	; 0x1048
   295d0:	mov	r1, r2
   295d2:	mov	r0, r4
   295d4:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   295d8:	ldr	r1, [pc, #44]	; (29608 <__b64_pton@@Base+0x3d8>)
   295da:	ldr	r2, [pc, #40]	; (29604 <__b64_pton@@Base+0x3d4>)
   295dc:	add.w	r3, sp, #4224	; 0x1080
   295e0:	add	r1, pc
   295e2:	adds	r3, #20
   295e4:	ldr	r2, [r1, r2]
   295e6:	ldr	r1, [r2, #0]
   295e8:	ldr	r2, [r3, #0]
   295ea:	eors	r1, r2
   295ec:	bne.n	295f8 <__b64_pton@@Base+0x3c8>
   295ee:	add.w	sp, sp, #4224	; 0x1080
   295f2:	add	sp, #28
   295f4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   295f8:	blx	4b40 <__stack_chk_fail@plt>
   295fc:	str	r6, [r2, #0]
   295fe:	movs	r2, r0
   29600:	strh	r0, [r1, #42]	; 0x2a
   29602:	movs	r3, r0
   29604:	lsls	r4, r2, #22
   29606:	movs	r0, r0
   29608:	strh	r4, [r4, #34]	; 0x22
   2960a:	movs	r3, r0
   2960c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29610:	mov	r5, r3
   29612:	vpush	{d8-d9}
   29616:	ldr	r3, [pc, #476]	; (297f4 <__b64_pton@@Base+0x5c4>)
   29618:	vmov	s18, r2
   2961c:	ldr	r2, [pc, #472]	; (297f8 <__b64_pton@@Base+0x5c8>)
   2961e:	sub	sp, #252	; 0xfc
   29620:	add	r2, pc
   29622:	ldr	r3, [r2, r3]
   29624:	ldr	r3, [r3, #0]
   29626:	str	r3, [sp, #244]	; 0xf4
   29628:	mov.w	r3, #0
   2962c:	ldr	r3, [sp, #304]	; 0x130
   2962e:	str	r3, [sp, #44]	; 0x2c
   29630:	ldrd	r9, r3, [sp, #308]	; 0x134
   29634:	cmp	r3, #0
   29636:	beq.w	297e8 <__b64_pton@@Base+0x5b8>
   2963a:	subs	r3, r5, #1
   2963c:	mov	r4, r1
   2963e:	cmp	r1, #0
   29640:	it	ne
   29642:	cmpne.w	r3, #1048576	; 0x100000
   29646:	ite	cs
   29648:	movcs	r3, #1
   2964a:	movcc	r3, #0
   2964c:	str	r3, [sp, #4]
   2964e:	bcs.w	297e8 <__b64_pton@@Base+0x5b8>
   29652:	add.w	r8, r9, #4294967295	; 0xffffffff
   29656:	cmp.w	r8, #1024	; 0x400
   2965a:	bcs.w	297e8 <__b64_pton@@Base+0x5b8>
   2965e:	adds	r3, r5, #4
   29660:	vmov	s17, r0
   29664:	movs	r0, #1
   29666:	mov	r1, r3
   29668:	vmov	s16, r3
   2966c:	blx	4304 <calloc@plt+0x4>
   29670:	str	r0, [sp, #12]
   29672:	cmp	r0, #0
   29674:	beq.w	297e8 <__b64_pton@@Base+0x5b8>
   29678:	add.w	r2, r9, #31
   2967c:	adds	r1, r0, r5
   2967e:	str	r1, [sp, #24]
   29680:	add.w	sl, sp, #116	; 0x74
   29684:	lsrs	r1, r2, #5
   29686:	add	r2, sp, #52	; 0x34
   29688:	add.w	r0, r8, r1
   2968c:	str	r1, [sp, #28]
   2968e:	str	r2, [sp, #20]
   29690:	bl	2c250 <mkdtemp@@Base+0x1140>
   29694:	mov	r2, r5
   29696:	vmov	r1, s18
   2969a:	add	r7, sp, #180	; 0xb4
   2969c:	add	r6, sp, #84	; 0x54
   2969e:	add.w	fp, sp, #51	; 0x33
   296a2:	mov	r8, r0
   296a4:	ldr	r0, [sp, #12]
   296a6:	blx	47e0 <memcpy@plt>
   296aa:	mov	r2, r4
   296ac:	vmov	r1, s17
   296b0:	mov	r0, sl
   296b2:	ldr	r3, [sp, #4]
   296b4:	add.w	r4, sp, #83	; 0x53
   296b8:	bl	25cac <error@@Base+0xa1d8>
   296bc:	ldr	r1, [sp, #12]
   296be:	adds	r2, r5, #1
   296c0:	adds	r3, r5, #2
   296c2:	adds	r5, #3
   296c4:	adds	r3, r1, r3
   296c6:	adds	r2, r1, r2
   296c8:	str	r3, [sp, #36]	; 0x24
   296ca:	str	r2, [sp, #32]
   296cc:	mov	r3, r1
   296ce:	str.w	r9, [sp, #8]
   296d2:	add	r3, r5
   296d4:	str	r3, [sp, #40]	; 0x28
   296d6:	movs	r3, #1
   296d8:	str	r3, [sp, #4]
   296da:	ldr	r1, [sp, #4]
   296dc:	ldr	r0, [sp, #24]
   296de:	lsrs	r3, r1, #24
   296e0:	lsrs	r2, r1, #16
   296e2:	strb	r3, [r0, #0]
   296e4:	lsrs	r3, r1, #8
   296e6:	ldr	r0, [sp, #32]
   296e8:	strb	r2, [r0, #0]
   296ea:	ldr	r0, [sp, #36]	; 0x24
   296ec:	vmov	r2, s16
   296f0:	strb	r3, [r0, #0]
   296f2:	movs	r3, #0
   296f4:	ldr	r0, [sp, #40]	; 0x28
   296f6:	strb	r1, [r0, #0]
   296f8:	mov	r0, r7
   296fa:	ldr	r1, [sp, #12]
   296fc:	bl	25cac <error@@Base+0xa1d8>
   29700:	mov	r2, r6
   29702:	mov	r1, r7
   29704:	mov	r0, sl
   29706:	bl	294e4 <__b64_pton@@Base+0x2b4>
   2970a:	mov	ip, r6
   2970c:	ldmia.w	ip!, {r0, r1, r2, r3}
   29710:	ldr	r5, [sp, #20]
   29712:	stmia	r5!, {r0, r1, r2, r3}
   29714:	ldmia.w	ip, {r0, r1, r2, r3}
   29718:	stmia.w	r5, {r0, r1, r2, r3}
   2971c:	ldr	r3, [sp, #312]	; 0x138
   2971e:	cmp	r3, #1
   29720:	ittt	hi
   29722:	strhi.w	r8, [sp, #16]
   29726:	movhi	r5, #1
   29728:	ldrhi.w	r8, [sp, #312]	; 0x138
   2972c:	bls.n	29764 <__b64_pton@@Base+0x534>
   2972e:	movs	r3, #0
   29730:	movs	r2, #32
   29732:	mov	r1, r6
   29734:	mov	r0, r7
   29736:	bl	25cac <error@@Base+0xa1d8>
   2973a:	mov	r1, r7
   2973c:	mov	r2, r6
   2973e:	mov	r0, sl
   29740:	bl	294e4 <__b64_pton@@Base+0x2b4>
   29744:	mov	r3, fp
   29746:	mov	r1, r4
   29748:	ldrb.w	r2, [r3, #1]!
   2974c:	ldrb.w	r0, [r1, #1]!
   29750:	cmp	r3, r4
   29752:	eor.w	r2, r2, r0
   29756:	strb	r2, [r3, #0]
   29758:	bne.n	29748 <__b64_pton@@Base+0x518>
   2975a:	adds	r5, #1
   2975c:	cmp	r8, r5
   2975e:	bne.n	2972e <__b64_pton@@Base+0x4fe>
   29760:	ldr.w	r8, [sp, #16]
   29764:	ldr	r3, [sp, #8]
   29766:	cmp	r8, r3
   29768:	it	cs
   2976a:	movcs	r8, r3
   2976c:	cmp.w	r8, #0
   29770:	beq.n	297e0 <__b64_pton@@Base+0x5b0>
   29772:	ldr	r3, [sp, #4]
   29774:	subs	r3, #1
   29776:	cmp	r3, r9
   29778:	bcs.n	297e0 <__b64_pton@@Base+0x5b0>
   2977a:	ldr.w	ip, [sp, #28]
   2977e:	mov	r1, fp
   29780:	ldr	r5, [sp, #44]	; 0x2c
   29782:	movs	r2, #0
   29784:	b.n	2978c <__b64_pton@@Base+0x55c>
   29786:	add	r3, ip
   29788:	cmp	r9, r3
   2978a:	bls.n	297d8 <__b64_pton@@Base+0x5a8>
   2978c:	ldrb.w	r0, [r1, #1]!
   29790:	adds	r2, #1
   29792:	cmp	r8, r2
   29794:	strb	r0, [r5, r3]
   29796:	bne.n	29786 <__b64_pton@@Base+0x556>
   29798:	ldr	r3, [sp, #8]
   2979a:	sub.w	r3, r3, r8
   2979e:	str	r3, [sp, #8]
   297a0:	ldr	r3, [sp, #4]
   297a2:	adds	r3, #1
   297a4:	str	r3, [sp, #4]
   297a6:	ldr	r3, [sp, #8]
   297a8:	cmp	r3, #0
   297aa:	bne.n	296da <__b64_pton@@Base+0x4aa>
   297ac:	movs	r2, #32
   297ae:	ldr	r0, [sp, #20]
   297b0:	mov	r1, r2
   297b2:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   297b6:	ldr	r0, [sp, #12]
   297b8:	blx	453c <free@plt+0x4>
   297bc:	ldr	r0, [sp, #8]
   297be:	ldr	r2, [pc, #60]	; (297fc <__b64_pton@@Base+0x5cc>)
   297c0:	ldr	r3, [pc, #48]	; (297f4 <__b64_pton@@Base+0x5c4>)
   297c2:	add	r2, pc
   297c4:	ldr	r3, [r2, r3]
   297c6:	ldr	r2, [r3, #0]
   297c8:	ldr	r3, [sp, #244]	; 0xf4
   297ca:	eors	r2, r3
   297cc:	bne.n	297ee <__b64_pton@@Base+0x5be>
   297ce:	add	sp, #252	; 0xfc
   297d0:	vpop	{d8-d9}
   297d4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   297d8:	ldr	r3, [sp, #8]
   297da:	subs	r3, r3, r2
   297dc:	str	r3, [sp, #8]
   297de:	b.n	297a0 <__b64_pton@@Base+0x570>
   297e0:	ldr	r3, [sp, #4]
   297e2:	adds	r3, #1
   297e4:	str	r3, [sp, #4]
   297e6:	b.n	296da <__b64_pton@@Base+0x4aa>
   297e8:	mov.w	r0, #4294967295	; 0xffffffff
   297ec:	b.n	297be <__b64_pton@@Base+0x58e>
   297ee:	blx	4b40 <__stack_chk_fail@plt>
   297f2:	nop
   297f4:	lsls	r4, r2, #22
   297f6:	movs	r0, r0
   297f8:	strh	r4, [r4, #32]
   297fa:	movs	r3, r0
   297fc:	strh	r2, [r0, #20]
   297fe:	movs	r3, r0
   29800:	add.w	r3, r0, #4096	; 0x1000
   29804:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   29808:	ldr	r7, [r1, #0]
   2980a:	ldr	r4, [r3, #0]
   2980c:	movw	r3, #4100	; 0x1004
   29810:	ldr	r6, [r0, r3]
   29812:	movw	r3, #4104	; 0x1008
   29816:	eors	r4, r7
   29818:	ldr	r7, [r0, r3]
   2981a:	ubfx	r5, r4, #16, #8
   2981e:	ubfx	ip, r4, #8, #8
   29822:	mov.w	lr, r4, lsr #24
   29826:	add.w	r5, r5, #256	; 0x100
   2982a:	uxtb	r3, r4
   2982c:	add.w	ip, ip, #512	; 0x200
   29830:	ldr.w	lr, [r0, lr, lsl #2]
   29834:	add.w	r3, r3, #768	; 0x300
   29838:	ldr.w	r5, [r0, r5, lsl #2]
   2983c:	eors	r7, r4
   2983e:	ldr.w	ip, [r0, ip, lsl #2]
   29842:	ldr.w	r4, [r0, r3, lsl #2]
   29846:	add	r5, lr
   29848:	ldr	r3, [r2, #0]
   2984a:	eor.w	r5, r5, ip
   2984e:	add	r5, r4
   29850:	movw	ip, #4108	; 0x100c
   29854:	eor.w	r4, r6, r3
   29858:	ldr.w	r6, [r0, ip]
   2985c:	eors	r5, r4
   2985e:	movw	ip, #4112	; 0x1010
   29862:	ubfx	r4, r5, #16, #8
   29866:	ubfx	r3, r5, #8, #8
   2986a:	mov.w	lr, r5, lsr #24
   2986e:	add.w	r4, r4, #256	; 0x100
   29872:	eors	r6, r5
   29874:	add.w	r3, r3, #512	; 0x200
   29878:	uxtb	r5, r5
   2987a:	ldr.w	r8, [r0, lr, lsl #2]
   2987e:	ldr.w	r4, [r0, r4, lsl #2]
   29882:	add.w	r5, r5, #768	; 0x300
   29886:	ldr.w	lr, [r0, r3, lsl #2]
   2988a:	add	r4, r8
   2988c:	ldr.w	r3, [r0, r5, lsl #2]
   29890:	eor.w	r4, r4, lr
   29894:	ldr.w	r5, [r0, ip]
   29898:	add	r4, r3
   2989a:	movw	r3, #4116	; 0x1014
   2989e:	eors	r4, r7
   298a0:	ldr	r7, [r0, r3]
   298a2:	ubfx	r3, r4, #16, #8
   298a6:	ubfx	ip, r4, #8, #8
   298aa:	mov.w	lr, r4, lsr #24
   298ae:	add.w	r3, r3, #256	; 0x100
   298b2:	eors	r5, r4
   298b4:	add.w	ip, ip, #512	; 0x200
   298b8:	uxtb	r4, r4
   298ba:	ldr.w	r8, [r0, lr, lsl #2]
   298be:	ldr.w	r3, [r0, r3, lsl #2]
   298c2:	add.w	r4, r4, #768	; 0x300
   298c6:	ldr.w	lr, [r0, ip, lsl #2]
   298ca:	add	r3, r8
   298cc:	ldr.w	ip, [r0, r4, lsl #2]
   298d0:	eor.w	r3, r3, lr
   298d4:	movw	r4, #4120	; 0x1018
   298d8:	add	r3, ip
   298da:	ldr.w	ip, [r0, r4]
   298de:	eors	r3, r6
   298e0:	ubfx	r6, r3, #16, #8
   298e4:	eor.w	r4, r3, r7
   298e8:	mov.w	lr, r3, lsr #24
   298ec:	ubfx	r7, r3, #8, #8
   298f0:	add.w	r6, r6, #256	; 0x100
   298f4:	add.w	r7, r7, #512	; 0x200
   298f8:	uxtb	r3, r3
   298fa:	ldr.w	r8, [r0, lr, lsl #2]
   298fe:	ldr.w	r6, [r0, r6, lsl #2]
   29902:	add.w	r3, r3, #768	; 0x300
   29906:	ldr.w	lr, [r0, r7, lsl #2]
   2990a:	add	r6, r8
   2990c:	ldr.w	r7, [r0, r3, lsl #2]
   29910:	eor.w	r3, r6, lr
   29914:	add	r3, r7
   29916:	eors	r5, r3
   29918:	ubfx	r3, r5, #16, #8
   2991c:	ubfx	r7, r5, #8, #8
   29920:	mov.w	lr, r5, lsr #24
   29924:	add.w	r3, r3, #256	; 0x100
   29928:	uxtb	r6, r5
   2992a:	add.w	r7, r7, #512	; 0x200
   2992e:	ldr.w	lr, [r0, lr, lsl #2]
   29932:	add.w	r6, r6, #768	; 0x300
   29936:	ldr.w	r3, [r0, r3, lsl #2]
   2993a:	eor.w	r5, r5, ip
   2993e:	ldr.w	r7, [r0, r7, lsl #2]
   29942:	ldr.w	r6, [r0, r6, lsl #2]
   29946:	add	r3, lr
   29948:	eors	r3, r7
   2994a:	movw	r7, #4124	; 0x101c
   2994e:	add	r3, r6
   29950:	eors	r3, r4
   29952:	ubfx	r6, r3, #16, #8
   29956:	ubfx	ip, r3, #8, #8
   2995a:	mov.w	lr, r3, lsr #24
   2995e:	add.w	r6, r6, #256	; 0x100
   29962:	uxtb	r4, r3
   29964:	add.w	ip, ip, #512	; 0x200
   29968:	ldr.w	r8, [r0, lr, lsl #2]
   2996c:	add.w	r4, r4, #768	; 0x300
   29970:	ldr.w	r6, [r0, r6, lsl #2]
   29974:	ldr.w	lr, [r0, ip, lsl #2]
   29978:	add	r6, r8
   2997a:	ldr.w	ip, [r0, r4, lsl #2]
   2997e:	eor.w	r6, r6, lr
   29982:	ldr	r4, [r0, r7]
   29984:	add	r6, ip
   29986:	add.w	r7, r0, #4128	; 0x1020
   2998a:	eors	r5, r6
   2998c:	eors	r3, r4
   2998e:	ubfx	r4, r5, #16, #8
   29992:	ubfx	ip, r5, #8, #8
   29996:	mov.w	lr, r5, lsr #24
   2999a:	add.w	r4, r4, #256	; 0x100
   2999e:	add.w	ip, ip, #512	; 0x200
   299a2:	uxtb	r6, r5
   299a4:	ldr.w	r8, [r0, lr, lsl #2]
   299a8:	add.w	r6, r6, #768	; 0x300
   299ac:	ldr.w	r4, [r0, r4, lsl #2]
   299b0:	ldr.w	lr, [r0, ip, lsl #2]
   299b4:	add	r4, r8
   299b6:	ldr.w	ip, [r0, r6, lsl #2]
   299ba:	eor.w	r4, r4, lr
   299be:	ldr	r6, [r7, #0]
   299c0:	add	r4, ip
   299c2:	movw	r7, #4132	; 0x1024
   299c6:	eors	r3, r4
   299c8:	eors	r5, r6
   299ca:	ubfx	r6, r3, #16, #8
   299ce:	ubfx	ip, r3, #8, #8
   299d2:	mov.w	lr, r3, lsr #24
   299d6:	add.w	r6, r6, #256	; 0x100
   299da:	add.w	ip, ip, #512	; 0x200
   299de:	uxtb	r4, r3
   299e0:	ldr.w	r8, [r0, lr, lsl #2]
   299e4:	add.w	r4, r4, #768	; 0x300
   299e8:	ldr.w	r6, [r0, r6, lsl #2]
   299ec:	ldr.w	lr, [r0, ip, lsl #2]
   299f0:	add	r6, r8
   299f2:	ldr.w	ip, [r0, r4, lsl #2]
   299f6:	eor.w	r6, r6, lr
   299fa:	ldr	r4, [r0, r7]
   299fc:	add	r6, ip
   299fe:	movw	r7, #4136	; 0x1028
   29a02:	eors	r5, r6
   29a04:	eors	r3, r4
   29a06:	ubfx	r4, r5, #16, #8
   29a0a:	ubfx	ip, r5, #8, #8
   29a0e:	mov.w	lr, r5, lsr #24
   29a12:	add.w	r4, r4, #256	; 0x100
   29a16:	add.w	ip, ip, #512	; 0x200
   29a1a:	uxtb	r6, r5
   29a1c:	ldr.w	r8, [r0, lr, lsl #2]
   29a20:	add.w	r6, r6, #768	; 0x300
   29a24:	ldr.w	r4, [r0, r4, lsl #2]
   29a28:	ldr.w	lr, [r0, ip, lsl #2]
   29a2c:	add	r4, r8
   29a2e:	ldr.w	ip, [r0, r6, lsl #2]
   29a32:	eor.w	r4, r4, lr
   29a36:	ldr	r6, [r0, r7]
   29a38:	add	r4, ip
   29a3a:	movw	r7, #4140	; 0x102c
   29a3e:	eors	r3, r4
   29a40:	eors	r6, r5
   29a42:	ubfx	r5, r3, #16, #8
   29a46:	ubfx	ip, r3, #8, #8
   29a4a:	mov.w	lr, r3, lsr #24
   29a4e:	add.w	r5, r5, #256	; 0x100
   29a52:	add.w	ip, ip, #512	; 0x200
   29a56:	uxtb	r4, r3
   29a58:	ldr.w	r8, [r0, lr, lsl #2]
   29a5c:	add.w	r4, r4, #768	; 0x300
   29a60:	ldr.w	r5, [r0, r5, lsl #2]
   29a64:	ldr.w	lr, [r0, ip, lsl #2]
   29a68:	add	r5, r8
   29a6a:	ldr.w	ip, [r0, r4, lsl #2]
   29a6e:	eor.w	r5, r5, lr
   29a72:	ldr	r4, [r0, r7]
   29a74:	add	r5, ip
   29a76:	movw	r7, #4144	; 0x1030
   29a7a:	eors	r5, r6
   29a7c:	eors	r3, r4
   29a7e:	ubfx	r4, r5, #16, #8
   29a82:	ubfx	ip, r5, #8, #8
   29a86:	mov.w	lr, r5, lsr #24
   29a8a:	add.w	r4, r4, #256	; 0x100
   29a8e:	add.w	ip, ip, #512	; 0x200
   29a92:	uxtb	r6, r5
   29a94:	ldr.w	r8, [r0, lr, lsl #2]
   29a98:	add.w	r6, r6, #768	; 0x300
   29a9c:	ldr.w	r4, [r0, r4, lsl #2]
   29aa0:	ldr.w	lr, [r0, ip, lsl #2]
   29aa4:	add	r4, r8
   29aa6:	ldr.w	ip, [r0, r6, lsl #2]
   29aaa:	eor.w	r4, r4, lr
   29aae:	ldr	r6, [r0, r7]
   29ab0:	add	r4, ip
   29ab2:	movw	r7, #4148	; 0x1034
   29ab6:	eors	r4, r3
   29ab8:	eors	r5, r6
   29aba:	ubfx	r3, r4, #16, #8
   29abe:	ubfx	ip, r4, #8, #8
   29ac2:	mov.w	lr, r4, lsr #24
   29ac6:	add.w	r3, r3, #256	; 0x100
   29aca:	add.w	ip, ip, #512	; 0x200
   29ace:	uxtb	r6, r4
   29ad0:	ldr.w	r8, [r0, lr, lsl #2]
   29ad4:	add.w	r6, r6, #768	; 0x300
   29ad8:	ldr.w	r3, [r0, r3, lsl #2]
   29adc:	ldr.w	lr, [r0, ip, lsl #2]
   29ae0:	add	r3, r8
   29ae2:	ldr.w	ip, [r0, r6, lsl #2]
   29ae6:	eor.w	r3, r3, lr
   29aea:	ldr	r6, [r0, r7]
   29aec:	add	r3, ip
   29aee:	movw	r7, #4152	; 0x1038
   29af2:	eors	r5, r3
   29af4:	eor.w	r3, r4, r6
   29af8:	ubfx	r4, r5, #16, #8
   29afc:	ubfx	ip, r5, #8, #8
   29b00:	mov.w	lr, r5, lsr #24
   29b04:	add.w	r4, r4, #256	; 0x100
   29b08:	add.w	ip, ip, #512	; 0x200
   29b0c:	uxtb	r6, r5
   29b0e:	ldr.w	r8, [r0, lr, lsl #2]
   29b12:	add.w	r6, r6, #768	; 0x300
   29b16:	ldr.w	r4, [r0, r4, lsl #2]
   29b1a:	ldr.w	lr, [r0, ip, lsl #2]
   29b1e:	add	r4, r8
   29b20:	ldr.w	ip, [r0, r6, lsl #2]
   29b24:	eor.w	r4, r4, lr
   29b28:	ldr	r6, [r0, r7]
   29b2a:	add	r4, ip
   29b2c:	movw	r7, #4156	; 0x103c
   29b30:	eors	r4, r3
   29b32:	eors	r5, r6
   29b34:	ubfx	r3, r4, #16, #8
   29b38:	ubfx	ip, r4, #8, #8
   29b3c:	mov.w	lr, r4, lsr #24
   29b40:	add.w	r3, r3, #256	; 0x100
   29b44:	add.w	ip, ip, #512	; 0x200
   29b48:	uxtb	r6, r4
   29b4a:	ldr.w	r8, [r0, lr, lsl #2]
   29b4e:	add.w	r6, r6, #768	; 0x300
   29b52:	ldr.w	r3, [r0, r3, lsl #2]
   29b56:	ldr.w	lr, [r0, ip, lsl #2]
   29b5a:	add	r3, r8
   29b5c:	ldr.w	ip, [r0, r6, lsl #2]
   29b60:	eor.w	r3, r3, lr
   29b64:	ldr	r6, [r0, r7]
   29b66:	add	r3, ip
   29b68:	movw	r7, #4164	; 0x1044
   29b6c:	eors	r5, r3
   29b6e:	eors	r6, r4
   29b70:	ubfx	r4, r5, #16, #8
   29b74:	ubfx	ip, r5, #8, #8
   29b78:	mov.w	lr, r5, lsr #24
   29b7c:	add.w	r4, r4, #256	; 0x100
   29b80:	uxtb	r3, r5
   29b82:	add.w	ip, ip, #512	; 0x200
   29b86:	ldr.w	lr, [r0, lr, lsl #2]
   29b8a:	add.w	r3, r3, #768	; 0x300
   29b8e:	ldr.w	r4, [r0, r4, lsl #2]
   29b92:	ldr.w	ip, [r0, ip, lsl #2]
   29b96:	ldr.w	r3, [r0, r3, lsl #2]
   29b9a:	add	r4, lr
   29b9c:	eor.w	r4, r4, ip
   29ba0:	ldr	r7, [r0, r7]
   29ba2:	add	r4, r3
   29ba4:	add.w	r3, r0, #4160	; 0x1040
   29ba8:	eors	r4, r6
   29baa:	ubfx	r6, r4, #16, #8
   29bae:	ldr	r3, [r3, #0]
   29bb0:	add.w	r6, r6, #256	; 0x100
   29bb4:	mov.w	lr, r4, lsr #24
   29bb8:	ubfx	ip, r4, #8, #8
   29bbc:	eors	r5, r3
   29bbe:	add.w	ip, ip, #512	; 0x200
   29bc2:	ldr.w	r3, [r0, r6, lsl #2]
   29bc6:	uxtb	r6, r4
   29bc8:	ldr.w	lr, [r0, lr, lsl #2]
   29bcc:	add.w	r6, r6, #768	; 0x300
   29bd0:	ldr.w	ip, [r0, ip, lsl #2]
   29bd4:	add	r3, lr
   29bd6:	eors	r4, r7
   29bd8:	ldr.w	r0, [r0, r6, lsl #2]
   29bdc:	eor.w	r3, r3, ip
   29be0:	str	r4, [r1, #0]
   29be2:	add	r3, r0
   29be4:	eors	r3, r5
   29be6:	str	r3, [r2, #0]
   29be8:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   29bec:	movw	r3, #4164	; 0x1044
   29bf0:	add.w	ip, r0, #4160	; 0x1040
   29bf4:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   29bf8:	ldr	r3, [r0, r3]
   29bfa:	ldr	r4, [r1, #0]
   29bfc:	eors	r4, r3
   29bfe:	ubfx	r3, r4, #16, #8
   29c02:	ubfx	r7, r4, #8, #8
   29c06:	mov.w	lr, r4, lsr #24
   29c0a:	add.w	r3, r3, #256	; 0x100
   29c0e:	add.w	r7, r7, #512	; 0x200
   29c12:	uxtb	r6, r4
   29c14:	ldr.w	r8, [r0, lr, lsl #2]
   29c18:	add.w	r6, r6, #768	; 0x300
   29c1c:	ldr.w	r3, [r0, r3, lsl #2]
   29c20:	ldr.w	r5, [r0, r7, lsl #2]
   29c24:	add	r3, r8
   29c26:	ldr.w	r7, [r0, r6, lsl #2]
   29c2a:	eors	r3, r5
   29c2c:	ldr.w	r6, [ip]
   29c30:	ldr	r5, [r2, #0]
   29c32:	add	r3, r7
   29c34:	movw	r7, #4156	; 0x103c
   29c38:	movw	ip, #4152	; 0x1038
   29c3c:	eors	r5, r6
   29c3e:	ldr.w	r8, [r0, r7]
   29c42:	eors	r3, r5
   29c44:	ubfx	r6, r3, #16, #8
   29c48:	ubfx	r7, r3, #8, #8
   29c4c:	add.w	r6, r6, #256	; 0x100
   29c50:	mov.w	lr, r3, lsr #24
   29c54:	eor.w	r5, r4, r8
   29c58:	add.w	r7, r7, #512	; 0x200
   29c5c:	ldr.w	r4, [r0, r6, lsl #2]
   29c60:	uxtb	r6, r3
   29c62:	ldr.w	r8, [r0, lr, lsl #2]
   29c66:	add.w	r6, r6, #768	; 0x300
   29c6a:	ldr.w	lr, [r0, r7, lsl #2]
   29c6e:	add	r4, r8
   29c70:	ldr.w	r7, [r0, r6, lsl #2]
   29c74:	eor.w	r4, r4, lr
   29c78:	ldr.w	r6, [r0, ip]
   29c7c:	add	r4, r7
   29c7e:	movw	r7, #4148	; 0x1034
   29c82:	eors	r4, r5
   29c84:	eors	r3, r6
   29c86:	ubfx	r5, r4, #16, #8
   29c8a:	ubfx	ip, r4, #8, #8
   29c8e:	mov.w	lr, r4, lsr #24
   29c92:	add.w	r5, r5, #256	; 0x100
   29c96:	add.w	ip, ip, #512	; 0x200
   29c9a:	uxtb	r6, r4
   29c9c:	ldr.w	r8, [r0, lr, lsl #2]
   29ca0:	add.w	r6, r6, #768	; 0x300
   29ca4:	ldr.w	r5, [r0, r5, lsl #2]
   29ca8:	ldr.w	lr, [r0, ip, lsl #2]
   29cac:	add	r5, r8
   29cae:	ldr.w	ip, [r0, r6, lsl #2]
   29cb2:	eor.w	r5, r5, lr
   29cb6:	ldr	r6, [r0, r7]
   29cb8:	add	r5, ip
   29cba:	movw	r7, #4144	; 0x1030
   29cbe:	eors	r3, r5
   29cc0:	eor.w	r5, r4, r6
   29cc4:	ubfx	r4, r3, #16, #8
   29cc8:	ubfx	ip, r3, #8, #8
   29ccc:	mov.w	lr, r3, lsr #24
   29cd0:	add.w	r4, r4, #256	; 0x100
   29cd4:	add.w	ip, ip, #512	; 0x200
   29cd8:	uxtb	r6, r3
   29cda:	ldr.w	r8, [r0, lr, lsl #2]
   29cde:	add.w	r6, r6, #768	; 0x300
   29ce2:	ldr.w	r4, [r0, r4, lsl #2]
   29ce6:	ldr.w	lr, [r0, ip, lsl #2]
   29cea:	add	r4, r8
   29cec:	ldr.w	ip, [r0, r6, lsl #2]
   29cf0:	eor.w	r4, r4, lr
   29cf4:	ldr	r6, [r0, r7]
   29cf6:	add	r4, ip
   29cf8:	movw	r7, #4140	; 0x102c
   29cfc:	eors	r4, r5
   29cfe:	eors	r3, r6
   29d00:	ubfx	r5, r4, #16, #8
   29d04:	ubfx	ip, r4, #8, #8
   29d08:	mov.w	lr, r4, lsr #24
   29d0c:	add.w	r5, r5, #256	; 0x100
   29d10:	add.w	ip, ip, #512	; 0x200
   29d14:	uxtb	r6, r4
   29d16:	ldr.w	r8, [r0, lr, lsl #2]
   29d1a:	add.w	r6, r6, #768	; 0x300
   29d1e:	ldr.w	r5, [r0, r5, lsl #2]
   29d22:	ldr.w	lr, [r0, ip, lsl #2]
   29d26:	add	r5, r8
   29d28:	ldr.w	ip, [r0, r6, lsl #2]
   29d2c:	eor.w	r5, r5, lr
   29d30:	ldr	r6, [r0, r7]
   29d32:	add	r5, ip
   29d34:	eors	r3, r5
   29d36:	eor.w	r5, r4, r6
   29d3a:	ubfx	r4, r3, #16, #8
   29d3e:	ubfx	r7, r3, #8, #8
   29d42:	mov.w	ip, r3, lsr #24
   29d46:	add.w	r4, r4, #256	; 0x100
   29d4a:	uxtb	r6, r3
   29d4c:	add.w	r7, r7, #512	; 0x200
   29d50:	ldr.w	lr, [r0, ip, lsl #2]
   29d54:	add.w	r6, r6, #768	; 0x300
   29d58:	ldr.w	r4, [r0, r4, lsl #2]
   29d5c:	ldr.w	ip, [r0, r7, lsl #2]
   29d60:	add	r4, lr
   29d62:	ldr.w	r7, [r0, r6, lsl #2]
   29d66:	eor.w	r4, r4, ip
   29d6a:	movw	r6, #4136	; 0x1028
   29d6e:	add	r4, r7
   29d70:	ldr.w	r8, [r0, r6]
   29d74:	eors	r4, r5
   29d76:	movw	ip, #4132	; 0x1024
   29d7a:	ubfx	r6, r4, #16, #8
   29d7e:	ubfx	r7, r4, #8, #8
   29d82:	add.w	r6, r6, #256	; 0x100
   29d86:	mov.w	lr, r4, lsr #24
   29d8a:	add.w	r7, r7, #512	; 0x200
   29d8e:	eor.w	r3, r3, r8
   29d92:	ldr.w	r5, [r0, r6, lsl #2]
   29d96:	uxtb	r6, r4
   29d98:	ldr.w	r8, [r0, lr, lsl #2]
   29d9c:	add.w	r6, r6, #768	; 0x300
   29da0:	ldr.w	lr, [r0, r7, lsl #2]
   29da4:	add	r5, r8
   29da6:	ldr.w	r7, [r0, r6, lsl #2]
   29daa:	eor.w	r5, r5, lr
   29dae:	ldr.w	r6, [r0, ip]
   29db2:	add	r5, r7
   29db4:	add.w	r7, r0, #4128	; 0x1020
   29db8:	eors	r3, r5
   29dba:	eor.w	r5, r4, r6
   29dbe:	ubfx	r4, r3, #16, #8
   29dc2:	ubfx	ip, r3, #8, #8
   29dc6:	mov.w	lr, r3, lsr #24
   29dca:	add.w	r4, r4, #256	; 0x100
   29dce:	add.w	ip, ip, #512	; 0x200
   29dd2:	uxtb	r6, r3
   29dd4:	ldr.w	r8, [r0, lr, lsl #2]
   29dd8:	add.w	r6, r6, #768	; 0x300
   29ddc:	ldr.w	r4, [r0, r4, lsl #2]
   29de0:	ldr.w	lr, [r0, ip, lsl #2]
   29de4:	add	r4, r8
   29de6:	ldr.w	ip, [r0, r6, lsl #2]
   29dea:	eor.w	r4, r4, lr
   29dee:	ldr	r6, [r7, #0]
   29df0:	add	r4, ip
   29df2:	movw	r7, #4124	; 0x101c
   29df6:	eors	r4, r5
   29df8:	eor.w	r5, r3, r6
   29dfc:	ubfx	r3, r4, #16, #8
   29e00:	ubfx	ip, r4, #8, #8
   29e04:	mov.w	lr, r4, lsr #24
   29e08:	add.w	r3, r3, #256	; 0x100
   29e0c:	add.w	ip, ip, #512	; 0x200
   29e10:	uxtb	r6, r4
   29e12:	ldr.w	r8, [r0, lr, lsl #2]
   29e16:	add.w	r6, r6, #768	; 0x300
   29e1a:	ldr.w	r3, [r0, r3, lsl #2]
   29e1e:	ldr.w	lr, [r0, ip, lsl #2]
   29e22:	add	r3, r8
   29e24:	ldr.w	ip, [r0, r6, lsl #2]
   29e28:	eor.w	r3, r3, lr
   29e2c:	ldr	r6, [r0, r7]
   29e2e:	add	r3, ip
   29e30:	movw	r7, #4120	; 0x1018
   29e34:	eors	r3, r5
   29e36:	eor.w	r5, r4, r6
   29e3a:	ubfx	r4, r3, #16, #8
   29e3e:	ubfx	ip, r3, #8, #8
   29e42:	mov.w	lr, r3, lsr #24
   29e46:	add.w	r4, r4, #256	; 0x100
   29e4a:	add.w	ip, ip, #512	; 0x200
   29e4e:	uxtb	r6, r3
   29e50:	ldr.w	r8, [r0, lr, lsl #2]
   29e54:	add.w	r6, r6, #768	; 0x300
   29e58:	ldr.w	r4, [r0, r4, lsl #2]
   29e5c:	ldr.w	lr, [r0, ip, lsl #2]
   29e60:	add	r4, r8
   29e62:	ldr.w	ip, [r0, r6, lsl #2]
   29e66:	eor.w	r4, r4, lr
   29e6a:	ldr	r6, [r0, r7]
   29e6c:	add	r4, ip
   29e6e:	movw	r7, #4116	; 0x1014
   29e72:	eors	r4, r5
   29e74:	eor.w	r5, r3, r6
   29e78:	ubfx	r3, r4, #16, #8
   29e7c:	ubfx	ip, r4, #8, #8
   29e80:	mov.w	lr, r4, lsr #24
   29e84:	add.w	r3, r3, #256	; 0x100
   29e88:	add.w	ip, ip, #512	; 0x200
   29e8c:	uxtb	r6, r4
   29e8e:	ldr.w	r8, [r0, lr, lsl #2]
   29e92:	add.w	r6, r6, #768	; 0x300
   29e96:	ldr.w	r3, [r0, r3, lsl #2]
   29e9a:	ldr.w	lr, [r0, ip, lsl #2]
   29e9e:	add	r3, r8
   29ea0:	ldr.w	ip, [r0, r6, lsl #2]
   29ea4:	eor.w	r3, r3, lr
   29ea8:	ldr	r6, [r0, r7]
   29eaa:	add	r3, ip
   29eac:	movw	r7, #4112	; 0x1010
   29eb0:	eors	r3, r5
   29eb2:	eor.w	r5, r4, r6
   29eb6:	ubfx	r4, r3, #16, #8
   29eba:	ubfx	ip, r3, #8, #8
   29ebe:	mov.w	lr, r3, lsr #24
   29ec2:	add.w	r4, r4, #256	; 0x100
   29ec6:	add.w	ip, ip, #512	; 0x200
   29eca:	uxtb	r6, r3
   29ecc:	ldr.w	r8, [r0, lr, lsl #2]
   29ed0:	add.w	r6, r6, #768	; 0x300
   29ed4:	ldr.w	r4, [r0, r4, lsl #2]
   29ed8:	ldr.w	lr, [r0, ip, lsl #2]
   29edc:	add	r4, r8
   29ede:	ldr.w	ip, [r0, r6, lsl #2]
   29ee2:	eor.w	r4, r4, lr
   29ee6:	ldr	r6, [r0, r7]
   29ee8:	add	r4, ip
   29eea:	movw	r7, #4108	; 0x100c
   29eee:	eors	r4, r5
   29ef0:	eor.w	r5, r3, r6
   29ef4:	ubfx	r3, r4, #16, #8
   29ef8:	ubfx	ip, r4, #8, #8
   29efc:	mov.w	lr, r4, lsr #24
   29f00:	add.w	r3, r3, #256	; 0x100
   29f04:	add.w	ip, ip, #512	; 0x200
   29f08:	uxtb	r6, r4
   29f0a:	ldr.w	r8, [r0, lr, lsl #2]
   29f0e:	add.w	r6, r6, #768	; 0x300
   29f12:	ldr.w	r3, [r0, r3, lsl #2]
   29f16:	ldr.w	lr, [r0, ip, lsl #2]
   29f1a:	add	r3, r8
   29f1c:	ldr.w	ip, [r0, r6, lsl #2]
   29f20:	eor.w	r3, r3, lr
   29f24:	ldr	r6, [r0, r7]
   29f26:	add	r3, ip
   29f28:	movw	r7, #4104	; 0x1008
   29f2c:	eors	r3, r5
   29f2e:	eor.w	r5, r4, r6
   29f32:	ubfx	r4, r3, #16, #8
   29f36:	ubfx	ip, r3, #8, #8
   29f3a:	mov.w	lr, r3, lsr #24
   29f3e:	add.w	r4, r4, #256	; 0x100
   29f42:	add.w	ip, ip, #512	; 0x200
   29f46:	uxtb	r6, r3
   29f48:	ldr.w	r8, [r0, lr, lsl #2]
   29f4c:	add.w	r6, r6, #768	; 0x300
   29f50:	ldr.w	r4, [r0, r4, lsl #2]
   29f54:	ldr.w	lr, [r0, ip, lsl #2]
   29f58:	add	r4, r8
   29f5a:	ldr.w	ip, [r0, r6, lsl #2]
   29f5e:	eor.w	r4, r4, lr
   29f62:	ldr	r6, [r0, r7]
   29f64:	add	r4, ip
   29f66:	add.w	r7, r0, #4096	; 0x1000
   29f6a:	eors	r4, r5
   29f6c:	eor.w	r5, r3, r6
   29f70:	ubfx	r3, r4, #16, #8
   29f74:	ubfx	ip, r4, #8, #8
   29f78:	mov.w	lr, r4, lsr #24
   29f7c:	add.w	r3, r3, #256	; 0x100
   29f80:	uxtb	r6, r4
   29f82:	add.w	ip, ip, #512	; 0x200
   29f86:	ldr.w	lr, [r0, lr, lsl #2]
   29f8a:	add.w	r6, r6, #768	; 0x300
   29f8e:	ldr.w	r3, [r0, r3, lsl #2]
   29f92:	ldr.w	ip, [r0, ip, lsl #2]
   29f96:	ldr.w	r6, [r0, r6, lsl #2]
   29f9a:	add	r3, lr
   29f9c:	eor.w	r3, r3, ip
   29fa0:	ldr	r7, [r7, #0]
   29fa2:	add	r3, r6
   29fa4:	movw	r6, #4100	; 0x1004
   29fa8:	eors	r3, r5
   29faa:	ldr	r6, [r0, r6]
   29fac:	ubfx	r5, r3, #16, #8
   29fb0:	ubfx	ip, r3, #8, #8
   29fb4:	mov.w	lr, r3, lsr #24
   29fb8:	add.w	r5, r5, #256	; 0x100
   29fbc:	eors	r7, r3
   29fbe:	add.w	ip, ip, #512	; 0x200
   29fc2:	uxtb	r3, r3
   29fc4:	ldr.w	r5, [r0, r5, lsl #2]
   29fc8:	ldr.w	lr, [r0, lr, lsl #2]
   29fcc:	add.w	r3, r3, #768	; 0x300
   29fd0:	ldr.w	ip, [r0, ip, lsl #2]
   29fd4:	eors	r6, r4
   29fd6:	ldr.w	r3, [r0, r3, lsl #2]
   29fda:	add.w	r4, r5, lr
   29fde:	eor.w	r4, r4, ip
   29fe2:	str	r7, [r1, #0]
   29fe4:	add	r4, r3
   29fe6:	eors	r4, r6
   29fe8:	str	r4, [r2, #0]
   29fea:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   29fee:	nop
   29ff0:	ldr	r1, [pc, #12]	; (2a000 <__b64_pton@@Base+0xdd0>)
   29ff2:	movw	r2, #4168	; 0x1048
   29ff6:	push	{r3, lr}
   29ff8:	add	r1, pc
   29ffa:	blx	47e0 <memcpy@plt>
   29ffe:	pop	{r3, pc}
   2a000:	strb	r0, [r7, r4]
   2a002:	movs	r2, r0
   2a004:	push	{r4, r5, r6, r7}
   2a006:	movs	r3, #4
   2a008:	ldrh	r4, [r2, #0]
   2a00a:	mov	r6, r0
   2a00c:	movs	r0, #0
   2a00e:	cmp	r1, r4
   2a010:	add.w	r7, r4, #1
   2a014:	mov	r5, r6
   2a016:	it	hi
   2a018:	addhi	r5, r6, r4
   2a01a:	add.w	r3, r3, #4294967295	; 0xffffffff
   2a01e:	it	hi
   2a020:	uxthhi	r4, r7
   2a022:	ldrb	r5, [r5, #0]
   2a024:	it	ls
   2a026:	movls	r4, #1
   2a028:	ands.w	r3, r3, #255	; 0xff
   2a02c:	orr.w	r0, r5, r0, lsl #8
   2a030:	bne.n	2a00e <__b64_pton@@Base+0xdde>
   2a032:	strh	r4, [r2, #0]
   2a034:	pop	{r4, r5, r6, r7}
   2a036:	bx	lr
   2a038:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   2a03c:	mov	r7, r2
   2a03e:	ldr	r2, [pc, #188]	; (2a0fc <__b64_pton@@Base+0xecc>)
   2a040:	sub	sp, #16
   2a042:	ldr	r3, [pc, #188]	; (2a100 <__b64_pton@@Base+0xed0>)
   2a044:	add.w	r9, r0, #4160	; 0x1040
   2a048:	add	r2, pc
   2a04a:	add.w	r9, r9, #4
   2a04e:	add.w	r5, r0, #4096	; 0x1000
   2a052:	addw	r4, r0, #4092	; 0xffc
   2a056:	ldr	r3, [r2, r3]
   2a058:	add.w	sl, sp, #2
   2a05c:	mov	r6, r0
   2a05e:	mov	r8, r1
   2a060:	ldr	r3, [r3, #0]
   2a062:	str	r3, [sp, #12]
   2a064:	mov.w	r3, #0
   2a068:	movs	r3, #0
   2a06a:	strh.w	r3, [sp, #2]
   2a06e:	mov	r2, sl
   2a070:	mov	r1, r7
   2a072:	mov	r0, r8
   2a074:	bl	2a004 <__b64_pton@@Base+0xdd4>
   2a078:	ldr.w	r3, [r4, #4]!
   2a07c:	cmp	r4, r9
   2a07e:	eor.w	r0, r0, r3
   2a082:	str	r0, [r4, #0]
   2a084:	bne.n	2a06e <__b64_pton@@Base+0xe3e>
   2a086:	add.w	r7, r6, #4160	; 0x1040
   2a08a:	add.w	r9, sp, #8
   2a08e:	adds	r7, #8
   2a090:	add.w	r8, sp, #4
   2a094:	movs	r3, #0
   2a096:	strh.w	r3, [sp, #2]
   2a09a:	strd	r3, r3, [sp, #4]
   2a09e:	mov	r2, r9
   2a0a0:	mov	r1, r8
   2a0a2:	mov	r0, r6
   2a0a4:	bl	29800 <__b64_pton@@Base+0x5d0>
   2a0a8:	ldrd	r2, r3, [sp, #4]
   2a0ac:	strd	r2, r3, [r5]
   2a0b0:	adds	r5, #8
   2a0b2:	cmp	r5, r7
   2a0b4:	bne.n	2a09e <__b64_pton@@Base+0xe6e>
   2a0b6:	add.w	r7, r6, #1024	; 0x400
   2a0ba:	add.w	sl, r6, #5120	; 0x1400
   2a0be:	sub.w	r4, r7, #1024	; 0x400
   2a0c2:	mov	r2, r9
   2a0c4:	mov	r1, r8
   2a0c6:	mov	r0, r6
   2a0c8:	bl	29800 <__b64_pton@@Base+0x5d0>
   2a0cc:	ldrd	r5, r3, [sp, #4]
   2a0d0:	strd	r5, r3, [r4]
   2a0d4:	adds	r4, #8
   2a0d6:	cmp	r4, r7
   2a0d8:	bne.n	2a0c2 <__b64_pton@@Base+0xe92>
   2a0da:	add.w	r7, r4, #1024	; 0x400
   2a0de:	cmp	r7, sl
   2a0e0:	bne.n	2a0be <__b64_pton@@Base+0xe8e>
   2a0e2:	ldr	r2, [pc, #32]	; (2a104 <__b64_pton@@Base+0xed4>)
   2a0e4:	ldr	r3, [pc, #24]	; (2a100 <__b64_pton@@Base+0xed0>)
   2a0e6:	add	r2, pc
   2a0e8:	ldr	r3, [r2, r3]
   2a0ea:	ldr	r2, [r3, #0]
   2a0ec:	ldr	r3, [sp, #12]
   2a0ee:	eors	r2, r3
   2a0f0:	bne.n	2a0f8 <__b64_pton@@Base+0xec8>
   2a0f2:	add	sp, #16
   2a0f4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   2a0f8:	blx	4b40 <__stack_chk_fail@plt>
   2a0fc:	ldrb	r4, [r7, #7]
   2a0fe:	movs	r3, r0
   2a100:	lsls	r4, r2, #22
   2a102:	movs	r0, r0
   2a104:	ldrb	r6, [r3, #5]
   2a106:	movs	r3, r0
   2a108:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a10c:	sub	sp, #28
   2a10e:	mov	r6, r2
   2a110:	ldr	r2, [pc, #288]	; (2a234 <__b64_pton@@Base+0x1004>)
   2a112:	mov	r8, r3
   2a114:	add.w	r3, r0, #4096	; 0x1000
   2a118:	str	r3, [sp, #4]
   2a11a:	add	r2, pc
   2a11c:	ldr	r3, [pc, #280]	; (2a238 <__b64_pton@@Base+0x1008>)
   2a11e:	add.w	r9, r0, #4160	; 0x1040
   2a122:	ldrh.w	fp, [sp, #64]	; 0x40
   2a126:	add.w	r9, r9, #4
   2a12a:	addw	sl, r0, #4092	; 0xffc
   2a12e:	add.w	r4, sp, #10
   2a132:	ldr	r3, [r2, r3]
   2a134:	mov	r7, r0
   2a136:	mov	r5, r1
   2a138:	movs	r2, #0
   2a13a:	ldr	r3, [r3, #0]
   2a13c:	str	r3, [sp, #20]
   2a13e:	mov.w	r3, #0
   2a142:	strh.w	r2, [sp, #10]
   2a146:	mov	r2, r4
   2a148:	mov	r1, fp
   2a14a:	mov	r0, r8
   2a14c:	bl	2a004 <__b64_pton@@Base+0xdd4>
   2a150:	ldr.w	r2, [sl, #4]!
   2a154:	cmp	sl, r9
   2a156:	eor.w	r0, r0, r2
   2a15a:	str.w	r0, [sl]
   2a15e:	bne.n	2a146 <__b64_pton@@Base+0xf16>
   2a160:	add.w	fp, r7, #4160	; 0x1040
   2a164:	ldr.w	sl, [sp, #4]
   2a168:	add.w	r9, sp, #16
   2a16c:	add.w	fp, fp, #8
   2a170:	add.w	r8, sp, #12
   2a174:	movs	r3, #0
   2a176:	strh.w	r3, [sp, #10]
   2a17a:	strd	r3, r3, [sp, #12]
   2a17e:	mov	r2, r4
   2a180:	mov	r1, r6
   2a182:	mov	r0, r5
   2a184:	bl	2a004 <__b64_pton@@Base+0xdd4>
   2a188:	ldr	r3, [sp, #12]
   2a18a:	mov	r2, r4
   2a18c:	mov	r1, r6
   2a18e:	mov	ip, r0
   2a190:	mov	r0, r5
   2a192:	eor.w	r3, r3, ip
   2a196:	str	r3, [sp, #12]
   2a198:	bl	2a004 <__b64_pton@@Base+0xdd4>
   2a19c:	ldr	r3, [sp, #16]
   2a19e:	mov	r2, r9
   2a1a0:	mov	r1, r8
   2a1a2:	mov	ip, r0
   2a1a4:	mov	r0, r7
   2a1a6:	eor.w	r3, r3, ip
   2a1aa:	str	r3, [sp, #16]
   2a1ac:	bl	29800 <__b64_pton@@Base+0x5d0>
   2a1b0:	ldrd	r2, r3, [sp, #12]
   2a1b4:	strd	r2, r3, [sl]
   2a1b8:	add.w	sl, sl, #8
   2a1bc:	cmp	sl, fp
   2a1be:	bne.n	2a17e <__b64_pton@@Base+0xf4e>
   2a1c0:	add.w	fp, r7, #1024	; 0x400
   2a1c4:	add.w	r3, r7, #5120	; 0x1400
   2a1c8:	str	r3, [sp, #4]
   2a1ca:	sub.w	sl, fp, #1024	; 0x400
   2a1ce:	mov	r2, r4
   2a1d0:	mov	r1, r6
   2a1d2:	mov	r0, r5
   2a1d4:	bl	2a004 <__b64_pton@@Base+0xdd4>
   2a1d8:	ldr	r3, [sp, #12]
   2a1da:	mov	r2, r4
   2a1dc:	mov	r1, r6
   2a1de:	mov	ip, r0
   2a1e0:	mov	r0, r5
   2a1e2:	eor.w	r3, r3, ip
   2a1e6:	str	r3, [sp, #12]
   2a1e8:	bl	2a004 <__b64_pton@@Base+0xdd4>
   2a1ec:	ldr	r3, [sp, #16]
   2a1ee:	mov	r2, r9
   2a1f0:	mov	r1, r8
   2a1f2:	mov	ip, r0
   2a1f4:	mov	r0, r7
   2a1f6:	eor.w	r3, r3, ip
   2a1fa:	str	r3, [sp, #16]
   2a1fc:	bl	29800 <__b64_pton@@Base+0x5d0>
   2a200:	ldrd	r2, r3, [sp, #12]
   2a204:	strd	r2, r3, [sl]
   2a208:	add.w	sl, sl, #8
   2a20c:	cmp	sl, fp
   2a20e:	bne.n	2a1ce <__b64_pton@@Base+0xf9e>
   2a210:	ldr	r3, [sp, #4]
   2a212:	add.w	fp, sl, #1024	; 0x400
   2a216:	cmp	fp, r3
   2a218:	bne.n	2a1ca <__b64_pton@@Base+0xf9a>
   2a21a:	ldr	r2, [pc, #32]	; (2a23c <__b64_pton@@Base+0x100c>)
   2a21c:	ldr	r3, [pc, #24]	; (2a238 <__b64_pton@@Base+0x1008>)
   2a21e:	add	r2, pc
   2a220:	ldr	r3, [r2, r3]
   2a222:	ldr	r2, [r3, #0]
   2a224:	ldr	r3, [sp, #20]
   2a226:	eors	r2, r3
   2a228:	bne.n	2a230 <__b64_pton@@Base+0x1000>
   2a22a:	add	sp, #28
   2a22c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a230:	blx	4b40 <__stack_chk_fail@plt>
   2a234:	ldrb	r2, [r5, #4]
   2a236:	movs	r3, r0
   2a238:	lsls	r4, r2, #22
   2a23a:	movs	r0, r0
   2a23c:	ldrb	r6, [r4, #0]
   2a23e:	movs	r3, r0
   2a240:	push	{r4, lr}
   2a242:	sub	sp, #8
   2a244:	mov	r4, r0
   2a246:	strd	r2, r1, [sp]
   2a24a:	bl	29ff0 <__b64_pton@@Base+0xdc0>
   2a24e:	ldrd	r2, r1, [sp]
   2a252:	mov	r0, r4
   2a254:	add	sp, #8
   2a256:	ldmia.w	sp!, {r4, lr}
   2a25a:	b.w	2a038 <__b64_pton@@Base+0xe08>
   2a25e:	nop
   2a260:	cbz	r2, 2a284 <__b64_pton@@Base+0x1054>
   2a262:	push	{r4, r5, r6, lr}
   2a264:	subs	r5, r2, #1
   2a266:	mov	r6, r0
   2a268:	mov	r4, r1
   2a26a:	uxth	r5, r5
   2a26c:	adds	r5, #1
   2a26e:	add.w	r5, r1, r5, lsl #3
   2a272:	adds	r2, r4, #4
   2a274:	mov	r1, r4
   2a276:	mov	r0, r6
   2a278:	adds	r4, #8
   2a27a:	bl	29800 <__b64_pton@@Base+0x5d0>
   2a27e:	cmp	r4, r5
   2a280:	bne.n	2a272 <__b64_pton@@Base+0x1042>
   2a282:	pop	{r4, r5, r6, pc}
   2a284:	bx	lr
   2a286:	nop
   2a288:	cbz	r2, 2a2ac <__b64_pton@@Base+0x107c>
   2a28a:	push	{r4, r5, r6, lr}
   2a28c:	subs	r5, r2, #1
   2a28e:	mov	r6, r0
   2a290:	mov	r4, r1
   2a292:	uxth	r5, r5
   2a294:	adds	r5, #1
   2a296:	add.w	r5, r1, r5, lsl #3
   2a29a:	adds	r2, r4, #4
   2a29c:	mov	r1, r4
   2a29e:	mov	r0, r6
   2a2a0:	adds	r4, #8
   2a2a2:	bl	29bec <__b64_pton@@Base+0x9bc>
   2a2a6:	cmp	r4, r5
   2a2a8:	bne.n	2a29a <__b64_pton@@Base+0x106a>
   2a2aa:	pop	{r4, r5, r6, pc}
   2a2ac:	bx	lr
   2a2ae:	nop
   2a2b0:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   2a2b4:	mov	r4, r1
   2a2b6:	ldr	r1, [pc, #152]	; (2a350 <__b64_pton@@Base+0x1120>)
   2a2b8:	sub	sp, #16
   2a2ba:	ldr	r3, [pc, #152]	; (2a354 <__b64_pton@@Base+0x1124>)
   2a2bc:	add	r1, pc
   2a2be:	ldr	r3, [r1, r3]
   2a2c0:	ldr	r3, [r3, #0]
   2a2c2:	str	r3, [sp, #12]
   2a2c4:	mov.w	r3, #0
   2a2c8:	cbz	r2, 2a334 <__b64_pton@@Base+0x1104>
   2a2ca:	add.w	sl, sp, #8
   2a2ce:	add.w	r9, sp, #4
   2a2d2:	mov	r8, r0
   2a2d4:	mov	r7, r2
   2a2d6:	movs	r6, #0
   2a2d8:	ldr	r5, [r4, #0]
   2a2da:	mov	r2, sl
   2a2dc:	ldr	r3, [r4, #4]
   2a2de:	mov	r1, r9
   2a2e0:	mov	r0, r8
   2a2e2:	rev	r5, r5
   2a2e4:	rev	r3, r3
   2a2e6:	adds	r6, #8
   2a2e8:	strd	r5, r3, [sp, #4]
   2a2ec:	bl	29800 <__b64_pton@@Base+0x5d0>
   2a2f0:	ldr	r5, [sp, #4]
   2a2f2:	cmp	r7, r6
   2a2f4:	ldr	r3, [sp, #8]
   2a2f6:	add.w	r4, r4, #8
   2a2fa:	mov.w	r1, r5, lsr #24
   2a2fe:	mov.w	r2, r5, lsr #16
   2a302:	strb.w	r5, [r4, #-5]
   2a306:	mov.w	r5, r5, lsr #8
   2a30a:	strb.w	r1, [r4, #-8]
   2a30e:	mov.w	r1, r3, lsr #24
   2a312:	strb.w	r2, [r4, #-7]
   2a316:	mov.w	r2, r3, lsr #16
   2a31a:	strb.w	r3, [r4, #-1]
   2a31e:	mov.w	r3, r3, lsr #8
   2a322:	strb.w	r5, [r4, #-6]
   2a326:	strb.w	r1, [r4, #-4]
   2a32a:	strb.w	r2, [r4, #-3]
   2a32e:	strb.w	r3, [r4, #-2]
   2a332:	bhi.n	2a2d8 <__b64_pton@@Base+0x10a8>
   2a334:	ldr	r2, [pc, #32]	; (2a358 <__b64_pton@@Base+0x1128>)
   2a336:	ldr	r3, [pc, #28]	; (2a354 <__b64_pton@@Base+0x1124>)
   2a338:	add	r2, pc
   2a33a:	ldr	r3, [r2, r3]
   2a33c:	ldr	r2, [r3, #0]
   2a33e:	ldr	r3, [sp, #12]
   2a340:	eors	r2, r3
   2a342:	bne.n	2a34a <__b64_pton@@Base+0x111a>
   2a344:	add	sp, #16
   2a346:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   2a34a:	blx	4b40 <__stack_chk_fail@plt>
   2a34e:	nop
   2a350:	strb	r0, [r1, #30]
   2a352:	movs	r3, r0
   2a354:	lsls	r4, r2, #22
   2a356:	movs	r0, r0
   2a358:	strb	r4, [r1, #28]
   2a35a:	movs	r3, r0
   2a35c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   2a360:	mov	r4, r1
   2a362:	ldr	r1, [pc, #152]	; (2a3fc <__b64_pton@@Base+0x11cc>)
   2a364:	sub	sp, #16
   2a366:	ldr	r3, [pc, #152]	; (2a400 <__b64_pton@@Base+0x11d0>)
   2a368:	add	r1, pc
   2a36a:	ldr	r3, [r1, r3]
   2a36c:	ldr	r3, [r3, #0]
   2a36e:	str	r3, [sp, #12]
   2a370:	mov.w	r3, #0
   2a374:	cbz	r2, 2a3e0 <__b64_pton@@Base+0x11b0>
   2a376:	add.w	sl, sp, #8
   2a37a:	add.w	r9, sp, #4
   2a37e:	mov	r8, r0
   2a380:	mov	r7, r2
   2a382:	movs	r6, #0
   2a384:	ldr	r5, [r4, #0]
   2a386:	mov	r2, sl
   2a388:	ldr	r3, [r4, #4]
   2a38a:	mov	r1, r9
   2a38c:	mov	r0, r8
   2a38e:	rev	r5, r5
   2a390:	rev	r3, r3
   2a392:	adds	r6, #8
   2a394:	strd	r5, r3, [sp, #4]
   2a398:	bl	29bec <__b64_pton@@Base+0x9bc>
   2a39c:	ldr	r5, [sp, #4]
   2a39e:	cmp	r7, r6
   2a3a0:	ldr	r3, [sp, #8]
   2a3a2:	add.w	r4, r4, #8
   2a3a6:	mov.w	r1, r5, lsr #24
   2a3aa:	mov.w	r2, r5, lsr #16
   2a3ae:	strb.w	r5, [r4, #-5]
   2a3b2:	mov.w	r5, r5, lsr #8
   2a3b6:	strb.w	r1, [r4, #-8]
   2a3ba:	mov.w	r1, r3, lsr #24
   2a3be:	strb.w	r2, [r4, #-7]
   2a3c2:	mov.w	r2, r3, lsr #16
   2a3c6:	strb.w	r3, [r4, #-1]
   2a3ca:	mov.w	r3, r3, lsr #8
   2a3ce:	strb.w	r5, [r4, #-6]
   2a3d2:	strb.w	r1, [r4, #-4]
   2a3d6:	strb.w	r2, [r4, #-3]
   2a3da:	strb.w	r3, [r4, #-2]
   2a3de:	bhi.n	2a384 <__b64_pton@@Base+0x1154>
   2a3e0:	ldr	r2, [pc, #32]	; (2a404 <__b64_pton@@Base+0x11d4>)
   2a3e2:	ldr	r3, [pc, #28]	; (2a400 <__b64_pton@@Base+0x11d0>)
   2a3e4:	add	r2, pc
   2a3e6:	ldr	r3, [r2, r3]
   2a3e8:	ldr	r2, [r3, #0]
   2a3ea:	ldr	r3, [sp, #12]
   2a3ec:	eors	r2, r3
   2a3ee:	bne.n	2a3f6 <__b64_pton@@Base+0x11c6>
   2a3f0:	add	sp, #16
   2a3f2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   2a3f6:	blx	4b40 <__stack_chk_fail@plt>
   2a3fa:	nop
   2a3fc:	strb	r4, [r3, #27]
   2a3fe:	movs	r3, r0
   2a400:	lsls	r4, r2, #22
   2a402:	movs	r0, r0
   2a404:	strb	r0, [r4, #25]
   2a406:	movs	r3, r0
   2a408:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a40c:	mov	sl, r0
   2a40e:	ldr	r0, [pc, #180]	; (2a4c4 <__b64_pton@@Base+0x1294>)
   2a410:	mov	r7, r1
   2a412:	ldr	r1, [pc, #180]	; (2a4c8 <__b64_pton@@Base+0x1298>)
   2a414:	sub	sp, #28
   2a416:	add	r0, pc
   2a418:	ldr	r1, [r0, r1]
   2a41a:	ldr	r1, [r1, #0]
   2a41c:	str	r1, [sp, #20]
   2a41e:	mov.w	r1, #0
   2a422:	cmp	r3, #0
   2a424:	beq.n	2a4aa <__b64_pton@@Base+0x127a>
   2a426:	mov	r8, r3
   2a428:	movw	r9, #65529	; 0xfff9
   2a42c:	ldrb	r3, [r7, #0]
   2a42e:	movt	r9, #65535	; 0xffff
   2a432:	adds	r6, r2, #7
   2a434:	sub.w	r9, r9, r2
   2a438:	add.w	fp, sp, #12
   2a43c:	add	r2, sp, #16
   2a43e:	mov	r1, r7
   2a440:	sub.w	r4, r6, #8
   2a444:	subs	r7, r6, #7
   2a446:	b.n	2a44c <__b64_pton@@Base+0x121c>
   2a448:	ldrb.w	r3, [r1, #1]!
   2a44c:	ldrb.w	r5, [r4, #1]!
   2a450:	cmp	r4, r6
   2a452:	eor.w	r5, r5, r3
   2a456:	strb	r5, [r4, #0]
   2a458:	bne.n	2a448 <__b64_pton@@Base+0x1218>
   2a45a:	ldr	r4, [r7, #0]
   2a45c:	mov	r1, fp
   2a45e:	ldr	r3, [r7, #4]
   2a460:	mov	r0, sl
   2a462:	rev	r4, r4
   2a464:	str	r2, [sp, #4]
   2a466:	rev	r3, r3
   2a468:	strd	r4, r3, [sp, #12]
   2a46c:	bl	29800 <__b64_pton@@Base+0x5d0>
   2a470:	ldrd	r1, r0, [sp, #12]
   2a474:	ldr	r2, [sp, #4]
   2a476:	lsrs	r4, r1, #16
   2a478:	lsrs	r3, r1, #24
   2a47a:	strb.w	r1, [r6, #-4]
   2a47e:	lsrs	r1, r1, #8
   2a480:	strb.w	r4, [r6, #-6]
   2a484:	lsrs	r4, r0, #24
   2a486:	strb.w	r1, [r6, #-5]
   2a48a:	lsrs	r1, r0, #8
   2a48c:	strb.w	r4, [r6, #-3]
   2a490:	lsrs	r4, r0, #16
   2a492:	strb.w	r1, [r6, #-1]
   2a496:	strb.w	r3, [r6, #-7]
   2a49a:	strb.w	r4, [r6, #-2]
   2a49e:	strb.w	r0, [r6], #8
   2a4a2:	add.w	r1, r9, r6
   2a4a6:	cmp	r1, r8
   2a4a8:	bcc.n	2a43e <__b64_pton@@Base+0x120e>
   2a4aa:	ldr	r2, [pc, #32]	; (2a4cc <__b64_pton@@Base+0x129c>)
   2a4ac:	ldr	r3, [pc, #24]	; (2a4c8 <__b64_pton@@Base+0x1298>)
   2a4ae:	add	r2, pc
   2a4b0:	ldr	r3, [r2, r3]
   2a4b2:	ldr	r2, [r3, #0]
   2a4b4:	ldr	r3, [sp, #20]
   2a4b6:	eors	r2, r3
   2a4b8:	bne.n	2a4c0 <__b64_pton@@Base+0x1290>
   2a4ba:	add	sp, #28
   2a4bc:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a4c0:	blx	4b40 <__stack_chk_fail@plt>
   2a4c4:	strb	r6, [r5, #24]
   2a4c6:	movs	r3, r0
   2a4c8:	lsls	r4, r2, #22
   2a4ca:	movs	r0, r0
   2a4cc:	strb	r6, [r2, #22]
   2a4ce:	movs	r3, r0
   2a4d0:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a4d4:	mov	r9, r0
   2a4d6:	ldr	r0, [pc, #288]	; (2a5f8 <__b64_pton@@Base+0x13c8>)
   2a4d8:	mov	r8, r1
   2a4da:	ldr	r1, [pc, #288]	; (2a5fc <__b64_pton@@Base+0x13cc>)
   2a4dc:	sub.w	r4, r3, #16
   2a4e0:	add	r0, pc
   2a4e2:	subs	r3, #8
   2a4e4:	cmp	r3, #7
   2a4e6:	sub	sp, #20
   2a4e8:	ldr	r1, [r0, r1]
   2a4ea:	add.w	r6, r2, r4
   2a4ee:	add.w	r5, r2, r3
   2a4f2:	ldr	r1, [r1, #0]
   2a4f4:	str	r1, [sp, #12]
   2a4f6:	mov.w	r1, #0
   2a4fa:	bls.n	2a5e8 <__b64_pton@@Base+0x13b8>
   2a4fc:	mvns	r7, r4
   2a4fe:	bic.w	r7, r7, #7
   2a502:	add	r7, r5
   2a504:	adds	r6, #7
   2a506:	add.w	fp, sp, #8
   2a50a:	add.w	sl, sp, #4
   2a50e:	ldr	r4, [r5, #0]
   2a510:	mov	r2, fp
   2a512:	ldr	r3, [r5, #4]
   2a514:	mov	r1, sl
   2a516:	mov	r0, r9
   2a518:	rev	r4, r4
   2a51a:	rev	r3, r3
   2a51c:	strd	r4, r3, [sp, #4]
   2a520:	bl	29bec <__b64_pton@@Base+0x9bc>
   2a524:	ldr.w	ip, [sp, #4]
   2a528:	ldr	r3, [sp, #8]
   2a52a:	sub.w	r0, r6, #8
   2a52e:	mov	r2, r5
   2a530:	mov.w	lr, ip, lsr #16
   2a534:	mov.w	r1, ip, lsr #24
   2a538:	strb.w	ip, [r5, #3]
   2a53c:	mov	r4, r0
   2a53e:	mov.w	ip, ip, lsr #8
   2a542:	strb.w	lr, [r5, #1]
   2a546:	strb	r3, [r5, #7]
   2a548:	mov.w	lr, r3, lsr #24
   2a54c:	strb.w	ip, [r5, #2]
   2a550:	mov.w	ip, r3, lsr #16
   2a554:	strb	r1, [r5, #0]
   2a556:	lsrs	r3, r3, #8
   2a558:	strb.w	lr, [r5, #4]
   2a55c:	strb.w	ip, [r5, #5]
   2a560:	strb	r3, [r5, #6]
   2a562:	b.n	2a566 <__b64_pton@@Base+0x1336>
   2a564:	ldrb	r1, [r2, #0]
   2a566:	ldrb.w	r3, [r4, #1]!
   2a56a:	cmp	r4, r6
   2a56c:	eor.w	r3, r3, r1
   2a570:	strb.w	r3, [r2], #1
   2a574:	bne.n	2a564 <__b64_pton@@Base+0x1334>
   2a576:	subs	r5, #8
   2a578:	mov	r6, r0
   2a57a:	cmp	r7, r5
   2a57c:	bne.n	2a50e <__b64_pton@@Base+0x12de>
   2a57e:	ldr	r4, [r7, #0]
   2a580:	mov	r2, fp
   2a582:	ldr	r3, [r7, #4]
   2a584:	mov	r1, sl
   2a586:	mov	r0, r9
   2a588:	rev	r4, r4
   2a58a:	rev	r3, r3
   2a58c:	strd	r4, r3, [sp, #4]
   2a590:	bl	29bec <__b64_pton@@Base+0x9bc>
   2a594:	ldr	r4, [sp, #4]
   2a596:	ldr	r0, [sp, #8]
   2a598:	add.w	r2, r8, #4294967295	; 0xffffffff
   2a59c:	mov	r1, r7
   2a59e:	add.w	r8, r8, #7
   2a5a2:	lsrs	r3, r4, #24
   2a5a4:	lsrs	r5, r4, #16
   2a5a6:	strb	r4, [r7, #3]
   2a5a8:	lsrs	r4, r4, #8
   2a5aa:	strb	r0, [r7, #7]
   2a5ac:	strb	r4, [r7, #2]
   2a5ae:	lsrs	r4, r0, #24
   2a5b0:	strb	r3, [r7, #0]
   2a5b2:	strb	r4, [r7, #4]
   2a5b4:	lsrs	r4, r0, #16
   2a5b6:	strb	r5, [r7, #1]
   2a5b8:	lsrs	r0, r0, #8
   2a5ba:	strb	r4, [r7, #5]
   2a5bc:	strb	r0, [r7, #6]
   2a5be:	b.n	2a5c2 <__b64_pton@@Base+0x1392>
   2a5c0:	ldrb	r3, [r1, #0]
   2a5c2:	ldrb.w	r0, [r2, #1]!
   2a5c6:	cmp	r2, r8
   2a5c8:	eor.w	r3, r3, r0
   2a5cc:	strb.w	r3, [r1], #1
   2a5d0:	bne.n	2a5c0 <__b64_pton@@Base+0x1390>
   2a5d2:	ldr	r2, [pc, #44]	; (2a600 <__b64_pton@@Base+0x13d0>)
   2a5d4:	ldr	r3, [pc, #36]	; (2a5fc <__b64_pton@@Base+0x13cc>)
   2a5d6:	add	r2, pc
   2a5d8:	ldr	r3, [r2, r3]
   2a5da:	ldr	r2, [r3, #0]
   2a5dc:	ldr	r3, [sp, #12]
   2a5de:	eors	r2, r3
   2a5e0:	bne.n	2a5f4 <__b64_pton@@Base+0x13c4>
   2a5e2:	add	sp, #20
   2a5e4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a5e8:	add.w	fp, sp, #8
   2a5ec:	add.w	sl, sp, #4
   2a5f0:	mov	r7, r5
   2a5f2:	b.n	2a57e <__b64_pton@@Base+0x134e>
   2a5f4:	blx	4b40 <__stack_chk_fail@plt>
   2a5f8:	strb	r4, [r4, #21]
   2a5fa:	movs	r3, r0
   2a5fc:	lsls	r4, r2, #22
   2a5fe:	movs	r0, r0
   2a600:	strb	r6, [r5, #17]
   2a602:	movs	r3, r0
   2a604:	cbz	r0, 2a61c <__b64_pton@@Base+0x13ec>
   2a606:	push	{r4, lr}
   2a608:	mov.w	r2, #4294967295	; 0xffffffff
   2a60c:	mov	r4, r0
   2a60e:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   2a612:	mov	r0, r4
   2a614:	ldmia.w	sp!, {r4, lr}
   2a618:	b.w	4538 <free@plt>
   2a61c:	bx	lr
   2a61e:	nop
   2a620:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a624:	mov	r8, r1
   2a626:	vpush	{d8}
   2a62a:	mov	r1, r0
   2a62c:	mov	r7, r0
   2a62e:	mov	r0, r8
   2a630:	mov	r6, r2
   2a632:	mov	r5, r3
   2a634:	sub	sp, #12
   2a636:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   2a63a:	mov	r1, r8
   2a63c:	mov	sl, r0
   2a63e:	mov	r0, r6
   2a640:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   2a644:	vmov	s16, sl
   2a648:	mov	r9, r0
   2a64a:	mov	r0, sl
   2a64c:	mov	r1, r9
   2a64e:	bl	2c75c <mkdtemp@@Base+0x164c>
   2a652:	cmp	r1, #0
   2a654:	beq.n	2a6e4 <__b64_pton@@Base+0x14b4>
   2a656:	mov	r0, r9
   2a658:	mov	r4, r1
   2a65a:	bl	2c75c <mkdtemp@@Base+0x164c>
   2a65e:	mov	r0, r4
   2a660:	cmp	r1, #0
   2a662:	bne.n	2a658 <__b64_pton@@Base+0x1428>
   2a664:	mov	r1, r7
   2a666:	mov	r0, r6
   2a668:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   2a66c:	mov	r1, r4
   2a66e:	bl	2c4c8 <mkdtemp@@Base+0x13b8>
   2a672:	cmp	r4, #0
   2a674:	mov	r7, r0
   2a676:	ble.n	2a6da <__b64_pton@@Base+0x14aa>
   2a678:	add.w	r6, r5, r8, lsl #2
   2a67c:	add.w	r3, r4, r8
   2a680:	str.w	r8, [sp]
   2a684:	str	r3, [sp, #4]
   2a686:	cmp	r7, #0
   2a688:	ldr.w	sl, [sp]
   2a68c:	itt	gt
   2a68e:	ldrgt	r4, [r6, #0]
   2a690:	movgt.w	fp, #0
   2a694:	bgt.n	2a6bc <__b64_pton@@Base+0x148c>
   2a696:	b.n	2a6cc <__b64_pton@@Base+0x149c>
   2a698:	vmov	r1, s16
   2a69c:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   2a6a0:	mov	sl, r0
   2a6a2:	ldr.w	r3, [r5, sl, lsl #2]
   2a6a6:	mov	r0, fp
   2a6a8:	str.w	r4, [r5, sl, lsl #2]
   2a6ac:	movs	r1, #1
   2a6ae:	str	r3, [r6, #0]
   2a6b0:	mov	r4, r3
   2a6b2:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   2a6b6:	cmp	r7, r0
   2a6b8:	mov	fp, r0
   2a6ba:	beq.n	2a6cc <__b64_pton@@Base+0x149c>
   2a6bc:	cmp	r8, sl
   2a6be:	mov	r1, r9
   2a6c0:	mov	r0, sl
   2a6c2:	ble.n	2a698 <__b64_pton@@Base+0x1468>
   2a6c4:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   2a6c8:	mov	sl, r0
   2a6ca:	b.n	2a6a2 <__b64_pton@@Base+0x1472>
   2a6cc:	ldr	r3, [sp, #0]
   2a6ce:	adds	r6, #4
   2a6d0:	ldr	r2, [sp, #4]
   2a6d2:	adds	r3, #1
   2a6d4:	str	r3, [sp, #0]
   2a6d6:	cmp	r2, r3
   2a6d8:	bne.n	2a686 <__b64_pton@@Base+0x1456>
   2a6da:	add	sp, #12
   2a6dc:	vpop	{d8}
   2a6e0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a6e4:	mov	r4, r9
   2a6e6:	b.n	2a664 <__b64_pton@@Base+0x1434>
   2a6e8:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a6ec:	sub	sp, #20
   2a6ee:	ldr	r6, [pc, #788]	; (2aa04 <__b64_pton@@Base+0x17d4>)
   2a6f0:	str	r0, [sp, #4]
   2a6f2:	add	r6, pc
   2a6f4:	cmp	r2, #0
   2a6f6:	beq.n	2a776 <__b64_pton@@Base+0x1546>
   2a6f8:	ldr	r3, [pc, #780]	; (2aa08 <__b64_pton@@Base+0x17d8>)
   2a6fa:	mov	r8, r1
   2a6fc:	mov	r5, r2
   2a6fe:	ldr.w	r9, [r6, r3]
   2a702:	ldr.w	r3, [r9]
   2a706:	cmp	r3, #0
   2a708:	beq.n	2a782 <__b64_pton@@Base+0x1552>
   2a70a:	ldr	r3, [pc, #768]	; (2aa0c <__b64_pton@@Base+0x17dc>)
   2a70c:	add	r3, pc
   2a70e:	ldr	r3, [r3, #0]
   2a710:	adds	r3, #1
   2a712:	ldr	r3, [pc, #764]	; (2aa10 <__b64_pton@@Base+0x17e0>)
   2a714:	ldr	r7, [r6, r3]
   2a716:	beq.n	2a78e <__b64_pton@@Base+0x155e>
   2a718:	ldr	r2, [r7, #0]
   2a71a:	cmp	r2, #0
   2a71c:	bne.n	2a78e <__b64_pton@@Base+0x155e>
   2a71e:	ldrb	r3, [r5, #0]
   2a720:	cmp	r3, #45	; 0x2d
   2a722:	beq.n	2a7aa <__b64_pton@@Base+0x157a>
   2a724:	cmp	r3, #43	; 0x2b
   2a726:	mov.w	fp, #0
   2a72a:	beq.n	2a7ae <__b64_pton@@Base+0x157e>
   2a72c:	ldr	r3, [pc, #740]	; (2aa14 <__b64_pton@@Base+0x17e4>)
   2a72e:	movs	r1, #0
   2a730:	ldr	r3, [r6, r3]
   2a732:	str	r3, [sp, #12]
   2a734:	str	r1, [r3, #0]
   2a736:	cmp	r2, #0
   2a738:	beq.n	2a7d0 <__b64_pton@@Base+0x15a0>
   2a73a:	ldr	r3, [pc, #732]	; (2aa18 <__b64_pton@@Base+0x17e8>)
   2a73c:	mov.w	r2, #4294967295	; 0xffffffff
   2a740:	add	r3, pc
   2a742:	strd	r2, r2, [r3, #4]
   2a746:	movs	r3, #0
   2a748:	ldr.w	sl, [r9]
   2a74c:	str	r3, [r7, #0]
   2a74e:	ldr	r3, [sp, #4]
   2a750:	cmp	r3, sl
   2a752:	ble.w	2a86e <__b64_pton@@Base+0x163e>
   2a756:	ldr.w	r7, [r8, sl, lsl #2]
   2a75a:	ldr	r3, [pc, #704]	; (2aa1c <__b64_pton@@Base+0x17ec>)
   2a75c:	ldrb	r1, [r7, #0]
   2a75e:	add	r3, pc
   2a760:	cmp	r1, #45	; 0x2d
   2a762:	str	r7, [r3, #0]
   2a764:	beq.n	2a822 <__b64_pton@@Base+0x15f2>
   2a766:	ldr	r3, [pc, #696]	; (2aa20 <__b64_pton@@Base+0x17f0>)
   2a768:	ldr	r1, [pc, #696]	; (2aa24 <__b64_pton@@Base+0x17f4>)
   2a76a:	add	r3, pc
   2a76c:	add	r1, pc
   2a76e:	str	r1, [r3, #0]
   2a770:	cmp.w	fp, #0
   2a774:	bne.n	2a7b2 <__b64_pton@@Base+0x1582>
   2a776:	mov.w	r4, #4294967295	; 0xffffffff
   2a77a:	mov	r0, r4
   2a77c:	add	sp, #20
   2a77e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a782:	ldr	r3, [pc, #652]	; (2aa10 <__b64_pton@@Base+0x17e0>)
   2a784:	movs	r2, #1
   2a786:	ldr	r7, [r6, r3]
   2a788:	str.w	r2, [r9]
   2a78c:	str	r2, [r7, #0]
   2a78e:	ldr	r0, [pc, #664]	; (2aa28 <__b64_pton@@Base+0x17f8>)
   2a790:	add	r0, pc
   2a792:	blx	424c <getenv@plt>
   2a796:	ldr	r3, [pc, #660]	; (2aa2c <__b64_pton@@Base+0x17fc>)
   2a798:	ldr	r2, [r7, #0]
   2a79a:	add	r3, pc
   2a79c:	subs	r0, #0
   2a79e:	it	ne
   2a7a0:	movne	r0, #1
   2a7a2:	str	r0, [r3, #0]
   2a7a4:	ldrb	r3, [r5, #0]
   2a7a6:	cmp	r3, #45	; 0x2d
   2a7a8:	bne.n	2a724 <__b64_pton@@Base+0x14f4>
   2a7aa:	mov.w	fp, #2
   2a7ae:	adds	r5, #1
   2a7b0:	b.n	2a72c <__b64_pton@@Base+0x14fc>
   2a7b2:	movs	r1, #1
   2a7b4:	mov	r0, sl
   2a7b6:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   2a7ba:	ldr	r2, [sp, #12]
   2a7bc:	movs	r4, #1
   2a7be:	str.w	r0, [r9]
   2a7c2:	mov	r0, r4
   2a7c4:	ldr.w	r3, [r8, sl, lsl #2]
   2a7c8:	str	r3, [r2, #0]
   2a7ca:	add	sp, #20
   2a7cc:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a7d0:	ldr	r3, [pc, #604]	; (2aa30 <__b64_pton@@Base+0x1800>)
   2a7d2:	add	r3, pc
   2a7d4:	ldr	r1, [r3, #0]
   2a7d6:	ldrb	r4, [r1, #0]
   2a7d8:	cmp	r4, #0
   2a7da:	beq.n	2a746 <__b64_pton@@Base+0x1516>
   2a7dc:	ldrb	r3, [r1, #1]
   2a7de:	ldr	r2, [pc, #596]	; (2aa34 <__b64_pton@@Base+0x1804>)
   2a7e0:	cmp	r4, #58	; 0x3a
   2a7e2:	add.w	r7, r1, #1
   2a7e6:	add	r2, pc
   2a7e8:	str	r7, [r2, #0]
   2a7ea:	beq.n	2a8c6 <__b64_pton@@Base+0x1696>
   2a7ec:	cmp	r4, #45	; 0x2d
   2a7ee:	beq.w	2a922 <__b64_pton@@Base+0x16f2>
   2a7f2:	mov	r1, r4
   2a7f4:	mov	r0, r5
   2a7f6:	str	r3, [sp, #8]
   2a7f8:	blx	4294 <strchr@plt>
   2a7fc:	ldr	r3, [sp, #8]
   2a7fe:	mov	fp, r0
   2a800:	cmp	r0, #0
   2a802:	beq.n	2a8c6 <__b64_pton@@Base+0x1696>
   2a804:	ldrb.w	r2, [fp, #1]
   2a808:	cmp	r2, #58	; 0x3a
   2a80a:	beq.w	2a944 <__b64_pton@@Base+0x1714>
   2a80e:	cmp	r3, #0
   2a810:	bne.n	2a77a <__b64_pton@@Base+0x154a>
   2a812:	ldr.w	r0, [r9]
   2a816:	movs	r1, #1
   2a818:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   2a81c:	str.w	r0, [r9]
   2a820:	b.n	2a77a <__b64_pton@@Base+0x154a>
   2a822:	ldrb	r4, [r7, #1]
   2a824:	str	r3, [sp, #8]
   2a826:	cmp	r4, #0
   2a828:	bne.n	2a8f4 <__b64_pton@@Base+0x16c4>
   2a82a:	mov	r0, r5
   2a82c:	blx	4294 <strchr@plt>
   2a830:	ldr	r3, [sp, #8]
   2a832:	cmp	r0, #0
   2a834:	beq.n	2a766 <__b64_pton@@Base+0x1536>
   2a836:	ldr	r1, [pc, #512]	; (2aa38 <__b64_pton@@Base+0x1808>)
   2a838:	add	r1, pc
   2a83a:	ldr.w	fp, [r1, #8]
   2a83e:	cmp.w	fp, #4294967295	; 0xffffffff
   2a842:	beq.w	2a968 <__b64_pton@@Base+0x1738>
   2a846:	ldr	r3, [r1, #4]
   2a848:	adds	r3, #1
   2a84a:	beq.n	2a936 <__b64_pton@@Base+0x1706>
   2a84c:	ldr	r3, [pc, #492]	; (2aa3c <__b64_pton@@Base+0x180c>)
   2a84e:	adds	r7, #1
   2a850:	add	r3, pc
   2a852:	str	r7, [r3, #0]
   2a854:	movs	r1, #45	; 0x2d
   2a856:	mov	r0, r5
   2a858:	blx	4294 <strchr@plt>
   2a85c:	mov	fp, r0
   2a85e:	cmp	r0, #0
   2a860:	beq.n	2a776 <__b64_pton@@Base+0x1546>
   2a862:	ldrb	r3, [r0, #1]
   2a864:	cmp	r3, #58	; 0x3a
   2a866:	beq.w	2a96e <__b64_pton@@Base+0x173e>
   2a86a:	movs	r4, #45	; 0x2d
   2a86c:	b.n	2a812 <__b64_pton@@Base+0x15e2>
   2a86e:	ldr	r3, [pc, #464]	; (2aa40 <__b64_pton@@Base+0x1810>)
   2a870:	ldr	r1, [pc, #464]	; (2aa44 <__b64_pton@@Base+0x1814>)
   2a872:	add	r3, pc
   2a874:	ldr	r5, [pc, #464]	; (2aa48 <__b64_pton@@Base+0x1818>)
   2a876:	add	r1, pc
   2a878:	ldrd	r4, r6, [r3, #4]
   2a87c:	add	r5, pc
   2a87e:	str	r5, [r1, #0]
   2a880:	adds	r1, r4, #1
   2a882:	bne.n	2a8a2 <__b64_pton@@Base+0x1672>
   2a884:	adds	r2, r6, #1
   2a886:	it	ne
   2a888:	strne.w	r6, [r9]
   2a88c:	ldr	r3, [pc, #444]	; (2aa4c <__b64_pton@@Base+0x181c>)
   2a88e:	mov.w	r2, #4294967295	; 0xffffffff
   2a892:	mov	r4, r2
   2a894:	add	r3, pc
   2a896:	mov	r0, r4
   2a898:	strd	r2, r2, [r3, #4]
   2a89c:	add	sp, #20
   2a89e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a8a2:	mov	r1, r4
   2a8a4:	mov	r3, r8
   2a8a6:	mov	r2, sl
   2a8a8:	mov	r0, r6
   2a8aa:	bl	2a620 <__b64_pton@@Base+0x13f0>
   2a8ae:	mov	r1, r6
   2a8b0:	mov	r0, r4
   2a8b2:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   2a8b6:	mov	r1, r0
   2a8b8:	ldr.w	r0, [r9]
   2a8bc:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   2a8c0:	str.w	r0, [r9]
   2a8c4:	b.n	2a88c <__b64_pton@@Base+0x165c>
   2a8c6:	cbnz	r3, 2a8d6 <__b64_pton@@Base+0x16a6>
   2a8c8:	ldr.w	r0, [r9]
   2a8cc:	movs	r1, #1
   2a8ce:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   2a8d2:	str.w	r0, [r9]
   2a8d6:	ldr	r3, [pc, #376]	; (2aa50 <__b64_pton@@Base+0x1820>)
   2a8d8:	ldr	r3, [r6, r3]
   2a8da:	ldr	r3, [r3, #0]
   2a8dc:	cbz	r3, 2a8e4 <__b64_pton@@Base+0x16b4>
   2a8de:	ldrb	r3, [r5, #0]
   2a8e0:	cmp	r3, #58	; 0x3a
   2a8e2:	bne.n	2a92a <__b64_pton@@Base+0x16fa>
   2a8e4:	ldr	r3, [pc, #364]	; (2aa54 <__b64_pton@@Base+0x1824>)
   2a8e6:	ldr	r3, [r6, r3]
   2a8e8:	str	r4, [r3, #0]
   2a8ea:	movs	r4, #63	; 0x3f
   2a8ec:	mov	r0, r4
   2a8ee:	add	sp, #20
   2a8f0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a8f4:	ldr	r3, [pc, #352]	; (2aa58 <__b64_pton@@Base+0x1828>)
   2a8f6:	add	r3, pc
   2a8f8:	ldr.w	fp, [r3, #8]
   2a8fc:	cmp.w	fp, #4294967295	; 0xffffffff
   2a900:	beq.n	2a908 <__b64_pton@@Base+0x16d8>
   2a902:	ldr	r3, [r3, #4]
   2a904:	adds	r3, #1
   2a906:	beq.n	2a936 <__b64_pton@@Base+0x1706>
   2a908:	ldr	r2, [pc, #336]	; (2aa5c <__b64_pton@@Base+0x182c>)
   2a90a:	cmp	r4, #45	; 0x2d
   2a90c:	add.w	r1, r7, #1
   2a910:	ldrb	r3, [r7, #2]
   2a912:	add	r2, pc
   2a914:	str	r1, [r2, #0]
   2a916:	bne.w	2a7de <__b64_pton@@Base+0x15ae>
   2a91a:	cmp	r3, #0
   2a91c:	beq.n	2a9d2 <__b64_pton@@Base+0x17a2>
   2a91e:	adds	r7, #2
   2a920:	str	r7, [r2, #0]
   2a922:	cmp	r3, #0
   2a924:	beq.n	2a854 <__b64_pton@@Base+0x1624>
   2a926:	movs	r4, #45	; 0x2d
   2a928:	b.n	2a8d6 <__b64_pton@@Base+0x16a6>
   2a92a:	ldr	r0, [pc, #308]	; (2aa60 <__b64_pton@@Base+0x1830>)
   2a92c:	mov	r1, r4
   2a92e:	add	r0, pc
   2a930:	bl	1bb60 <error@@Base+0x8c>
   2a934:	b.n	2a8e4 <__b64_pton@@Base+0x16b4>
   2a936:	ldr	r3, [pc, #300]	; (2aa64 <__b64_pton@@Base+0x1834>)
   2a938:	add	r3, pc
   2a93a:	str.w	sl, [r3, #4]
   2a93e:	cmp	r4, #0
   2a940:	beq.n	2a84c <__b64_pton@@Base+0x161c>
   2a942:	b.n	2a908 <__b64_pton@@Base+0x16d8>
   2a944:	ldr.w	r0, [r9]
   2a948:	movs	r1, #1
   2a94a:	str	r3, [sp, #8]
   2a94c:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   2a950:	ldr	r3, [sp, #8]
   2a952:	cbz	r3, 2a97a <__b64_pton@@Base+0x174a>
   2a954:	ldr	r3, [sp, #12]
   2a956:	str	r7, [r3, #0]
   2a958:	ldr	r3, [pc, #268]	; (2aa68 <__b64_pton@@Base+0x1838>)
   2a95a:	ldr	r2, [pc, #272]	; (2aa6c <__b64_pton@@Base+0x183c>)
   2a95c:	add	r3, pc
   2a95e:	str.w	r0, [r9]
   2a962:	add	r2, pc
   2a964:	str	r2, [r3, #0]
   2a966:	b.n	2a77a <__b64_pton@@Base+0x154a>
   2a968:	adds	r7, #1
   2a96a:	str	r7, [r3, #0]
   2a96c:	b.n	2a854 <__b64_pton@@Base+0x1624>
   2a96e:	ldr.w	r0, [r9]
   2a972:	movs	r1, #1
   2a974:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   2a978:	movs	r4, #45	; 0x2d
   2a97a:	ldrb.w	r3, [fp, #2]
   2a97e:	cmp	r3, #58	; 0x3a
   2a980:	beq.n	2a958 <__b64_pton@@Base+0x1728>
   2a982:	ldr	r3, [sp, #4]
   2a984:	str.w	r0, [r9]
   2a988:	cmp	r3, r0
   2a98a:	ble.n	2a99c <__b64_pton@@Base+0x176c>
   2a98c:	ldr.w	r3, [r8, r0, lsl #2]
   2a990:	movs	r1, #1
   2a992:	ldr	r2, [sp, #12]
   2a994:	str	r3, [r2, #0]
   2a996:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   2a99a:	b.n	2a958 <__b64_pton@@Base+0x1728>
   2a99c:	ldr	r2, [pc, #208]	; (2aa70 <__b64_pton@@Base+0x1840>)
   2a99e:	ldr	r3, [pc, #176]	; (2aa50 <__b64_pton@@Base+0x1820>)
   2a9a0:	ldr	r1, [pc, #208]	; (2aa74 <__b64_pton@@Base+0x1844>)
   2a9a2:	add	r2, pc
   2a9a4:	add	r1, pc
   2a9a6:	str	r1, [r2, #0]
   2a9a8:	ldr	r3, [r6, r3]
   2a9aa:	ldr	r3, [r3, #0]
   2a9ac:	cbz	r3, 2a9c0 <__b64_pton@@Base+0x1790>
   2a9ae:	ldrb	r3, [r5, #0]
   2a9b0:	cmp	r3, #58	; 0x3a
   2a9b2:	beq.n	2a9c0 <__b64_pton@@Base+0x1790>
   2a9b4:	ldr	r0, [pc, #192]	; (2aa78 <__b64_pton@@Base+0x1848>)
   2a9b6:	mov	r1, r4
   2a9b8:	add	r0, pc
   2a9ba:	adds	r0, #24
   2a9bc:	bl	1bb60 <error@@Base+0x8c>
   2a9c0:	ldr	r3, [pc, #144]	; (2aa54 <__b64_pton@@Base+0x1824>)
   2a9c2:	ldr	r3, [r6, r3]
   2a9c4:	str	r4, [r3, #0]
   2a9c6:	ldrb	r3, [r5, #0]
   2a9c8:	cmp	r3, #58	; 0x3a
   2a9ca:	ite	eq
   2a9cc:	moveq	r4, #58	; 0x3a
   2a9ce:	movne	r4, #63	; 0x3f
   2a9d0:	b.n	2a77a <__b64_pton@@Base+0x154a>
   2a9d2:	movs	r1, #1
   2a9d4:	mov	r0, sl
   2a9d6:	str	r2, [sp, #4]
   2a9d8:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   2a9dc:	ldr	r1, [pc, #156]	; (2aa7c <__b64_pton@@Base+0x184c>)
   2a9de:	ldr	r2, [sp, #4]
   2a9e0:	add	r1, pc
   2a9e2:	ldr	r3, [pc, #156]	; (2aa80 <__b64_pton@@Base+0x1850>)
   2a9e4:	ldr	r4, [r1, #4]
   2a9e6:	add	r3, pc
   2a9e8:	str	r3, [r2, #0]
   2a9ea:	adds	r3, r4, #1
   2a9ec:	str.w	r0, [r9]
   2a9f0:	beq.w	2a88c <__b64_pton@@Base+0x165c>
   2a9f4:	mov	r2, r0
   2a9f6:	mov	r1, r4
   2a9f8:	mov	r3, r8
   2a9fa:	mov	r0, fp
   2a9fc:	bl	2a620 <__b64_pton@@Base+0x13f0>
   2aa00:	mov	r1, fp
   2aa02:	b.n	2a8b0 <__b64_pton@@Base+0x1680>
   2aa04:	strb	r2, [r2, #13]
   2aa06:	movs	r3, r0
   2aa08:	lsls	r4, r5, #22
   2aa0a:	movs	r0, r0
   2aa0c:	ldrb	r0, [r7, #5]
   2aa0e:	movs	r3, r0
   2aa10:	lsls	r4, r3, #22
   2aa12:	movs	r0, r0
   2aa14:	lsls	r4, r7, #21
   2aa16:	movs	r0, r0
   2aa18:	ldrb	r4, [r0, #5]
   2aa1a:	movs	r3, r0
   2aa1c:	ldrb	r6, [r7, #4]
   2aa1e:	movs	r3, r0
   2aa20:	ldrb	r2, [r6, #4]
   2aa22:	movs	r3, r0
   2aa24:	strh	r4, [r1, #62]	; 0x3e
   2aa26:	movs	r0, r0
   2aa28:	ldrb	r0, [r5, r7]
   2aa2a:	movs	r2, r0
   2aa2c:	ldrb	r2, [r5, #3]
   2aa2e:	movs	r3, r0
   2aa30:	ldrb	r2, [r1, #3]
   2aa32:	movs	r3, r0
   2aa34:	ldrb	r6, [r6, #2]
   2aa36:	movs	r3, r0
   2aa38:	ldrb	r4, [r1, #1]
   2aa3a:	movs	r3, r0
   2aa3c:	ldrb	r4, [r1, #1]
   2aa3e:	movs	r3, r0
   2aa40:	ldrb	r2, [r2, #0]
   2aa42:	movs	r3, r0
   2aa44:	ldrb	r6, [r4, #0]
   2aa46:	movs	r3, r0
   2aa48:	strh	r4, [r7, #52]	; 0x34
   2aa4a:	movs	r0, r0
   2aa4c:	strb	r0, [r6, #31]
   2aa4e:	movs	r3, r0
   2aa50:	lsls	r4, r3, #21
   2aa52:	movs	r0, r0
   2aa54:	lsls	r0, r1, #22
   2aa56:	movs	r0, r0
   2aa58:	strb	r6, [r1, #30]
   2aa5a:	movs	r3, r0
   2aa5c:	strb	r2, [r1, #30]
   2aa5e:	movs	r3, r0
   2aa60:	ldrb	r2, [r3, r1]
   2aa62:	movs	r2, r0
   2aa64:	strb	r4, [r1, #29]
   2aa66:	movs	r3, r0
   2aa68:	strb	r0, [r0, #29]
   2aa6a:	movs	r3, r0
   2aa6c:	strh	r6, [r2, #46]	; 0x2e
   2aa6e:	movs	r0, r0
   2aa70:	strb	r2, [r7, #27]
   2aa72:	movs	r3, r0
   2aa74:	strh	r4, [r2, #44]	; 0x2c
   2aa76:	movs	r0, r0
   2aa78:	ldrh	r0, [r2, r7]
   2aa7a:	movs	r2, r0
   2aa7c:	strb	r4, [r4, #26]
   2aa7e:	movs	r3, r0
   2aa80:	strh	r2, [r2, #42]	; 0x2a
   2aa82:	movs	r0, r0
   2aa84:	cbz	r0, 2aaa2 <__b64_pton@@Base+0x1872>
   2aa86:	push	{r4, lr}
   2aa88:	mov	r4, r0
   2aa8a:	ldr	r0, [r0, #0]
   2aa8c:	cbz	r0, 2aa92 <__b64_pton@@Base+0x1862>
   2aa8e:	blx	453c <free@plt+0x4>
   2aa92:	ldr	r0, [r4, #8]
   2aa94:	bl	2aa84 <__b64_pton@@Base+0x1854>
   2aa98:	mov	r0, r4
   2aa9a:	ldmia.w	sp!, {r4, lr}
   2aa9e:	b.w	4538 <free@plt>
   2aaa2:	bx	lr
   2aaa4:	cbz	r0, 2aaca <__b64_pton@@Base+0x189a>
   2aaa6:	push	{r4, lr}
   2aaa8:	mov	r4, r0
   2aaaa:	ldr	r0, [r0, #0]
   2aaac:	cbz	r0, 2aab2 <__b64_pton@@Base+0x1882>
   2aaae:	blx	453c <free@plt+0x4>
   2aab2:	ldr	r0, [r4, #12]
   2aab4:	cbz	r0, 2aaba <__b64_pton@@Base+0x188a>
   2aab6:	blx	453c <free@plt+0x4>
   2aaba:	ldr	r0, [r4, #16]
   2aabc:	bl	2aaa4 <__b64_pton@@Base+0x1874>
   2aac0:	mov	r0, r4
   2aac2:	ldmia.w	sp!, {r4, lr}
   2aac6:	b.w	4538 <free@plt>
   2aaca:	bx	lr
   2aacc:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2aad0:	subw	sp, sp, #1052	; 0x41c
   2aad4:	mov	r4, r2
   2aad6:	ldr	r2, [pc, #260]	; (2abdc <__b64_pton@@Base+0x19ac>)
   2aad8:	str	r1, [sp, #8]
   2aada:	ldr	r1, [pc, #260]	; (2abe0 <__b64_pton@@Base+0x19b0>)
   2aadc:	add	r1, pc
   2aade:	ldr	r2, [r1, r2]
   2aae0:	ldr	r2, [r2, #0]
   2aae2:	str.w	r2, [sp, #1044]	; 0x414
   2aae6:	mov.w	r2, #0
   2aaea:	cmp	r3, #0
   2aaec:	beq.n	2abc6 <__b64_pton@@Base+0x1996>
   2aaee:	movs	r5, #0
   2aaf0:	adds	r3, #1
   2aaf2:	add.w	r9, sp, #16
   2aaf6:	mov	r8, r0
   2aaf8:	mov	r7, r5
   2aafa:	movs	r6, #1
   2aafc:	str	r3, [sp, #12]
   2aafe:	b.n	2ab6e <__b64_pton@@Base+0x193e>
   2ab00:	mov	r0, r9
   2ab02:	blx	4b04 <strdup@plt+0x4>
   2ab06:	str	r0, [r5, #0]
   2ab08:	cmp	r0, #0
   2ab0a:	beq.n	2abca <__b64_pton@@Base+0x199a>
   2ab0c:	ldr	r0, [r4, #0]
   2ab0e:	add	r0, sl
   2ab10:	str	r0, [r4, #0]
   2ab12:	blx	41bc <_getshort@plt>
   2ab16:	ldr	r3, [r4, #0]
   2ab18:	strh	r0, [r5, #4]
   2ab1a:	adds	r0, r3, #2
   2ab1c:	str	r0, [r4, #0]
   2ab1e:	blx	41bc <_getshort@plt>
   2ab22:	ldr	r3, [r4, #0]
   2ab24:	strh	r0, [r5, #6]
   2ab26:	adds	r0, r3, #2
   2ab28:	str	r0, [r4, #0]
   2ab2a:	blx	4908 <_getlong@plt>
   2ab2e:	ldr	r3, [r4, #0]
   2ab30:	strh	r0, [r5, #8]
   2ab32:	adds	r0, r3, #4
   2ab34:	str	r0, [r4, #0]
   2ab36:	blx	41bc <_getshort@plt>
   2ab3a:	ldr	r3, [r4, #0]
   2ab3c:	add.w	sl, r3, #2
   2ab40:	str.w	sl, [r4]
   2ab44:	strh	r0, [r5, #10]
   2ab46:	mov	fp, r0
   2ab48:	blx	4b10 <malloc@plt>
   2ab4c:	str	r0, [r5, #12]
   2ab4e:	cbz	r0, 2aba2 <__b64_pton@@Base+0x1972>
   2ab50:	mov	r2, fp
   2ab52:	mov	r1, sl
   2ab54:	blx	47e0 <memcpy@plt>
   2ab58:	add.w	r1, sl, fp
   2ab5c:	mov	r0, r6
   2ab5e:	str	r1, [r4, #0]
   2ab60:	movs	r1, #1
   2ab62:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   2ab66:	ldr	r3, [sp, #12]
   2ab68:	cmp	r3, r0
   2ab6a:	mov	r6, r0
   2ab6c:	beq.n	2abaa <__b64_pton@@Base+0x197a>
   2ab6e:	movs	r1, #20
   2ab70:	movs	r0, #1
   2ab72:	blx	4304 <calloc@plt+0x4>
   2ab76:	mov	r3, r5
   2ab78:	mov	r5, r0
   2ab7a:	cbz	r0, 2aba2 <__b64_pton@@Base+0x1972>
   2ab7c:	cmp	r7, #0
   2ab7e:	it	eq
   2ab80:	moveq	r7, r0
   2ab82:	cbz	r3, 2ab86 <__b64_pton@@Base+0x1956>
   2ab84:	str	r0, [r3, #16]
   2ab86:	movw	r2, #1025	; 0x401
   2ab8a:	str	r2, [sp, #0]
   2ab8c:	ldr	r2, [sp, #8]
   2ab8e:	mov	r3, r9
   2ab90:	mov	r0, r8
   2ab92:	add.w	r1, r8, r2
   2ab96:	ldr	r2, [r4, #0]
   2ab98:	blx	4480 <__dn_expand@plt>
   2ab9c:	subs.w	sl, r0, #0
   2aba0:	bge.n	2ab00 <__b64_pton@@Base+0x18d0>
   2aba2:	mov	r0, r7
   2aba4:	movs	r7, #0
   2aba6:	bl	2aaa4 <__b64_pton@@Base+0x1874>
   2abaa:	ldr	r2, [pc, #56]	; (2abe4 <__b64_pton@@Base+0x19b4>)
   2abac:	ldr	r3, [pc, #44]	; (2abdc <__b64_pton@@Base+0x19ac>)
   2abae:	add	r2, pc
   2abb0:	ldr	r3, [r2, r3]
   2abb2:	ldr	r2, [r3, #0]
   2abb4:	ldr.w	r3, [sp, #1044]	; 0x414
   2abb8:	eors	r2, r3
   2abba:	bne.n	2abd6 <__b64_pton@@Base+0x19a6>
   2abbc:	mov	r0, r7
   2abbe:	addw	sp, sp, #1052	; 0x41c
   2abc2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2abc6:	mov	r7, r3
   2abc8:	b.n	2abaa <__b64_pton@@Base+0x197a>
   2abca:	mov	r2, r0
   2abcc:	mov	r0, r7
   2abce:	mov	r7, r2
   2abd0:	bl	2aaa4 <__b64_pton@@Base+0x1874>
   2abd4:	b.n	2abaa <__b64_pton@@Base+0x197a>
   2abd6:	blx	4b40 <__stack_chk_fail@plt>
   2abda:	nop
   2abdc:	lsls	r4, r2, #22
   2abde:	movs	r0, r0
   2abe0:	ldr	r0, [r5, #116]	; 0x74
   2abe2:	movs	r3, r0
   2abe4:	ldr	r6, [r2, #104]	; 0x68
   2abe6:	movs	r3, r0
   2abe8:	push	{r4, lr}
   2abea:	mov	r4, r0
   2abec:	ldr	r0, [r0, #12]
   2abee:	bl	2aa84 <__b64_pton@@Base+0x1854>
   2abf2:	ldr	r0, [r4, #16]
   2abf4:	bl	2aaa4 <__b64_pton@@Base+0x1874>
   2abf8:	ldr	r0, [r4, #20]
   2abfa:	bl	2aaa4 <__b64_pton@@Base+0x1874>
   2abfe:	ldr	r0, [r4, #24]
   2ac00:	bl	2aaa4 <__b64_pton@@Base+0x1874>
   2ac04:	mov	r0, r4
   2ac06:	ldmia.w	sp!, {r4, lr}
   2ac0a:	b.w	4538 <free@plt>
   2ac0e:	nop
   2ac10:	cmp	r0, #0
   2ac12:	beq.n	2ac8a <__b64_pton@@Base+0x1a5a>
   2ac14:	push	{r3, r4, r5, lr}
   2ac16:	mov	r5, r0
   2ac18:	ldr	r2, [r0, #28]
   2ac1a:	cbz	r2, 2ac48 <__b64_pton@@Base+0x1a18>
   2ac1c:	ldr	r3, [r0, #16]
   2ac1e:	cbz	r3, 2ac42 <__b64_pton@@Base+0x1a12>
   2ac20:	movs	r4, #0
   2ac22:	mov	r3, r4
   2ac24:	b.n	2ac38 <__b64_pton@@Base+0x1a08>
   2ac26:	adds	r4, #1
   2ac28:	blx	453c <free@plt+0x4>
   2ac2c:	ldr	r2, [r5, #16]
   2ac2e:	uxth	r4, r4
   2ac30:	cmp	r4, r2
   2ac32:	ldr	r2, [r5, #28]
   2ac34:	mov	r3, r4
   2ac36:	bcs.n	2ac42 <__b64_pton@@Base+0x1a12>
   2ac38:	add.w	r3, r2, r3, lsl #3
   2ac3c:	ldr	r0, [r3, #4]
   2ac3e:	cmp	r0, #0
   2ac40:	bne.n	2ac26 <__b64_pton@@Base+0x19f6>
   2ac42:	mov	r0, r2
   2ac44:	blx	453c <free@plt+0x4>
   2ac48:	ldr	r2, [r5, #32]
   2ac4a:	cbz	r2, 2ac78 <__b64_pton@@Base+0x1a48>
   2ac4c:	ldr	r3, [r5, #20]
   2ac4e:	cbz	r3, 2ac72 <__b64_pton@@Base+0x1a42>
   2ac50:	movs	r4, #0
   2ac52:	mov	r3, r4
   2ac54:	b.n	2ac68 <__b64_pton@@Base+0x1a38>
   2ac56:	adds	r4, #1
   2ac58:	blx	453c <free@plt+0x4>
   2ac5c:	ldr	r2, [r5, #20]
   2ac5e:	uxth	r4, r4
   2ac60:	cmp	r4, r2
   2ac62:	ldr	r2, [r5, #32]
   2ac64:	mov	r3, r4
   2ac66:	bcs.n	2ac72 <__b64_pton@@Base+0x1a42>
   2ac68:	add.w	r3, r2, r3, lsl #3
   2ac6c:	ldr	r0, [r3, #4]
   2ac6e:	cmp	r0, #0
   2ac70:	bne.n	2ac56 <__b64_pton@@Base+0x1a26>
   2ac72:	mov	r0, r2
   2ac74:	blx	453c <free@plt+0x4>
   2ac78:	ldr	r0, [r5, #24]
   2ac7a:	cbz	r0, 2ac80 <__b64_pton@@Base+0x1a50>
   2ac7c:	blx	453c <free@plt+0x4>
   2ac80:	mov	r0, r5
   2ac82:	ldmia.w	sp!, {r3, r4, r5, lr}
   2ac86:	b.w	4538 <free@plt>
   2ac8a:	bx	lr
   2ac8c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ac90:	mov	r4, r1
   2ac92:	ldr	r1, [pc, #896]	; (2b014 <__b64_pton@@Base+0x1de4>)
   2ac94:	mov	r5, r2
   2ac96:	ldr	r2, [pc, #896]	; (2b018 <__b64_pton@@Base+0x1de8>)
   2ac98:	sub.w	sp, sp, #66560	; 0x10400
   2ac9c:	add	r1, pc
   2ac9e:	sub	sp, #44	; 0x2c
   2aca0:	mov	r7, r3
   2aca2:	add.w	r3, sp, #66560	; 0x10400
   2aca6:	ldr	r2, [r1, r2]
   2aca8:	adds	r3, #36	; 0x24
   2acaa:	cmp.w	r5, #65536	; 0x10000
   2acae:	it	cc
   2acb0:	cmpcc.w	r4, #65536	; 0x10000
   2acb4:	ldr	r2, [r2, #0]
   2acb6:	str	r2, [r3, #0]
   2acb8:	mov.w	r2, #0
   2acbc:	add.w	r3, sp, #66560	; 0x10400
   2acc0:	add.w	r3, r3, #80	; 0x50
   2acc4:	ldr	r3, [r3, #0]
   2acc6:	str	r3, [sp, #16]
   2acc8:	bcs.n	2ad2a <__b64_pton@@Base+0x1afa>
   2acca:	cmp	r5, #255	; 0xff
   2accc:	it	ne
   2acce:	cmpne	r4, #255	; 0xff
   2acd0:	beq.n	2ad2a <__b64_pton@@Base+0x1afa>
   2acd2:	mov	r6, r0
   2acd4:	blx	4844 <__res_state@plt>
   2acd8:	ldr	r3, [r0, #8]
   2acda:	mov	r8, r0
   2acdc:	lsls	r1, r3, #31
   2acde:	bpl.w	2ae94 <__b64_pton@@Base+0x1c64>
   2ace2:	lsls	r2, r7, #31
   2ace4:	bpl.n	2acf2 <__b64_pton@@Base+0x1ac2>
   2ace6:	ldr.w	r3, [r8, #8]
   2acea:	orr.w	r3, r3, #9437184	; 0x900000
   2acee:	str.w	r3, [r8, #8]
   2acf2:	add.w	r8, sp, #1064	; 0x428
   2acf6:	mov	r1, r4
   2acf8:	sub.w	r7, r8, #4
   2acfc:	mov	r2, r5
   2acfe:	mov	r0, r6
   2ad00:	movw	r4, #65535	; 0xffff
   2ad04:	mov	r3, r7
   2ad06:	str	r4, [sp, #0]
   2ad08:	blx	445c <__res_query@plt>
   2ad0c:	subs	r3, r0, #0
   2ad0e:	str	r3, [sp, #8]
   2ad10:	bge.n	2ad50 <__b64_pton@@Base+0x1b20>
   2ad12:	blx	47fc <__h_errno_location@plt>
   2ad16:	ldr	r3, [r0, #0]
   2ad18:	cmp	r3, #1
   2ad1a:	it	eq
   2ad1c:	moveq	r4, #4
   2ad1e:	beq.n	2ad2c <__b64_pton@@Base+0x1afc>
   2ad20:	cmp	r3, #4
   2ad22:	ite	ne
   2ad24:	movne	r4, #2
   2ad26:	moveq	r4, #5
   2ad28:	b.n	2ad2c <__b64_pton@@Base+0x1afc>
   2ad2a:	movs	r4, #3
   2ad2c:	ldr	r1, [pc, #748]	; (2b01c <__b64_pton@@Base+0x1dec>)
   2ad2e:	add.w	r3, sp, #66560	; 0x10400
   2ad32:	ldr	r2, [pc, #740]	; (2b018 <__b64_pton@@Base+0x1de8>)
   2ad34:	adds	r3, #36	; 0x24
   2ad36:	add	r1, pc
   2ad38:	ldr	r2, [r1, r2]
   2ad3a:	ldr	r1, [r2, #0]
   2ad3c:	ldr	r2, [r3, #0]
   2ad3e:	eors	r1, r2
   2ad40:	bne.w	2b010 <__b64_pton@@Base+0x1de0>
   2ad44:	mov	r0, r4
   2ad46:	add.w	sp, sp, #66560	; 0x10400
   2ad4a:	add	sp, #44	; 0x2c
   2ad4c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ad50:	movs	r1, #28
   2ad52:	movs	r0, #1
   2ad54:	blx	4304 <calloc@plt+0x4>
   2ad58:	mov	r6, r0
   2ad5a:	cmp	r0, #0
   2ad5c:	beq.w	2ae9e <__b64_pton@@Base+0x1c6e>
   2ad60:	ldmia.w	r7, {r0, r1, r2}
   2ad64:	add.w	sl, sp, #40	; 0x28
   2ad68:	add.w	r3, r8, #8
   2ad6c:	str.w	r3, [sl, #-12]
   2ad70:	stmia.w	r6, {r0, r1, r2}
   2ad74:	ldrh	r3, [r6, #4]
   2ad76:	ldrh	r0, [r6, #6]
   2ad78:	rev16	r3, r3
   2ad7a:	ldrh	r1, [r6, #8]
   2ad7c:	ldrh	r2, [r6, #10]
   2ad7e:	rev16	r0, r0
   2ad80:	uxth	r4, r3
   2ad82:	rev16	r1, r1
   2ad84:	strh	r3, [r6, #4]
   2ad86:	rev16	r3, r2
   2ad88:	str	r4, [sp, #12]
   2ad8a:	strh	r0, [r6, #6]
   2ad8c:	strh	r1, [r6, #8]
   2ad8e:	strh	r3, [r6, #10]
   2ad90:	cmp	r4, #0
   2ad92:	beq.w	2aeb6 <__b64_pton@@Base+0x1c86>
   2ad96:	movs	r4, #0
   2ad98:	sub.w	fp, sl, #8
   2ad9c:	mov	r8, r4
   2ad9e:	movs	r5, #1
   2ada0:	str	r6, [sp, #20]
   2ada2:	movs	r1, #12
   2ada4:	movs	r0, #1
   2ada6:	blx	4304 <calloc@plt+0x4>
   2adaa:	mov	r3, r4
   2adac:	mov	r4, r0
   2adae:	cmp	r0, #0
   2adb0:	beq.w	2aff8 <__b64_pton@@Base+0x1dc8>
   2adb4:	cmp.w	r8, #0
   2adb8:	it	eq
   2adba:	moveq	r8, r0
   2adbc:	cbz	r3, 2adc0 <__b64_pton@@Base+0x1b90>
   2adbe:	str	r0, [r3, #8]
   2adc0:	movw	r2, #1025	; 0x401
   2adc4:	str	r2, [sp, #0]
   2adc6:	ldr	r2, [sp, #8]
   2adc8:	mov	r3, fp
   2adca:	mov	r0, r7
   2adcc:	sub.w	r6, sl, #12
   2add0:	adds	r1, r7, r2
   2add2:	ldr.w	r2, [sl, #-12]
   2add6:	blx	4480 <__dn_expand@plt>
   2adda:	subs.w	r9, r0, #0
   2adde:	blt.n	2aea2 <__b64_pton@@Base+0x1c72>
   2ade0:	mov	r0, fp
   2ade2:	blx	4b04 <strdup@plt+0x4>
   2ade6:	str	r0, [r4, #0]
   2ade8:	cmp	r0, #0
   2adea:	beq.w	2afde <__b64_pton@@Base+0x1dae>
   2adee:	ldr	r0, [r6, #0]
   2adf0:	add	r0, r9
   2adf2:	str	r0, [r6, #0]
   2adf4:	blx	41bc <_getshort@plt>
   2adf8:	ldr	r3, [r6, #0]
   2adfa:	strh	r0, [r4, #4]
   2adfc:	adds	r0, r3, #2
   2adfe:	str	r0, [r6, #0]
   2ae00:	blx	41bc <_getshort@plt>
   2ae04:	ldr	r3, [r6, #0]
   2ae06:	adds	r3, #2
   2ae08:	str	r3, [r6, #0]
   2ae0a:	mov	r1, r0
   2ae0c:	mov	r0, r5
   2ae0e:	strh	r1, [r4, #6]
   2ae10:	movs	r1, #1
   2ae12:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   2ae16:	ldr	r3, [sp, #12]
   2ae18:	cmp	r3, r0
   2ae1a:	mov	r5, r0
   2ae1c:	bge.n	2ada2 <__b64_pton@@Base+0x1b72>
   2ae1e:	mov	r9, r6
   2ae20:	ldr	r6, [sp, #20]
   2ae22:	str.w	r8, [r6, #12]
   2ae26:	ldrh	r3, [r6, #6]
   2ae28:	mov	r2, r9
   2ae2a:	ldr	r1, [sp, #8]
   2ae2c:	mov	r0, r7
   2ae2e:	bl	2aacc <__b64_pton@@Base+0x189c>
   2ae32:	ldrh	r1, [r6, #6]
   2ae34:	clz	r3, r0
   2ae38:	str	r0, [r6, #16]
   2ae3a:	lsrs	r3, r3, #5
   2ae3c:	cmp	r1, #0
   2ae3e:	it	eq
   2ae40:	moveq	r3, #0
   2ae42:	cmp	r3, #0
   2ae44:	bne.n	2aeb6 <__b64_pton@@Base+0x1c86>
   2ae46:	ldrh	r3, [r6, #8]
   2ae48:	mov	r2, r9
   2ae4a:	ldr	r1, [sp, #8]
   2ae4c:	mov	r0, r7
   2ae4e:	bl	2aacc <__b64_pton@@Base+0x189c>
   2ae52:	ldrh	r1, [r6, #8]
   2ae54:	clz	r3, r0
   2ae58:	str	r0, [r6, #20]
   2ae5a:	lsrs	r3, r3, #5
   2ae5c:	cmp	r1, #0
   2ae5e:	it	eq
   2ae60:	moveq	r3, #0
   2ae62:	cbnz	r3, 2aeb6 <__b64_pton@@Base+0x1c86>
   2ae64:	ldrh	r3, [r6, #10]
   2ae66:	mov	r2, r9
   2ae68:	ldr	r1, [sp, #8]
   2ae6a:	mov	r0, r7
   2ae6c:	bl	2aacc <__b64_pton@@Base+0x189c>
   2ae70:	ldrh	r2, [r6, #10]
   2ae72:	clz	r3, r0
   2ae76:	str	r0, [r6, #24]
   2ae78:	lsrs	r3, r3, #5
   2ae7a:	cmp	r2, #0
   2ae7c:	it	eq
   2ae7e:	moveq	r3, #0
   2ae80:	cbnz	r3, 2aeb6 <__b64_pton@@Base+0x1c86>
   2ae82:	ldrh	r4, [r6, #4]
   2ae84:	cmp	r4, #1
   2ae86:	it	ne
   2ae88:	movne	r4, #2
   2ae8a:	beq.n	2aec0 <__b64_pton@@Base+0x1c90>
   2ae8c:	mov	r0, r6
   2ae8e:	bl	2abe8 <__b64_pton@@Base+0x19b8>
   2ae92:	b.n	2ad2c <__b64_pton@@Base+0x1afc>
   2ae94:	blx	4638 <__res_init@plt>
   2ae98:	adds	r0, #1
   2ae9a:	bne.w	2ace2 <__b64_pton@@Base+0x1ab2>
   2ae9e:	movs	r4, #2
   2aea0:	b.n	2ad2c <__b64_pton@@Base+0x1afc>
   2aea2:	mov	r9, r6
   2aea4:	ldr	r6, [sp, #20]
   2aea6:	mov	r0, r8
   2aea8:	bl	2aa84 <__b64_pton@@Base+0x1854>
   2aeac:	movs	r1, #0
   2aeae:	ldrh	r3, [r6, #4]
   2aeb0:	str	r1, [r6, #12]
   2aeb2:	cmp	r3, #0
   2aeb4:	beq.n	2ae26 <__b64_pton@@Base+0x1bf6>
   2aeb6:	mov	r0, r6
   2aeb8:	movs	r4, #2
   2aeba:	bl	2abe8 <__b64_pton@@Base+0x19b8>
   2aebe:	b.n	2ad2c <__b64_pton@@Base+0x1afc>
   2aec0:	movs	r1, #36	; 0x24
   2aec2:	mov	r0, r4
   2aec4:	blx	4304 <calloc@plt+0x4>
   2aec8:	mov	r5, r0
   2aeca:	cmp	r0, #0
   2aecc:	beq.n	2ae8c <__b64_pton@@Base+0x1c5c>
   2aece:	ldrd	r3, r4, [r6, #12]
   2aed2:	ldrh	r1, [r6, #6]
   2aed4:	ldrb	r2, [r6, #3]
   2aed6:	ldrh.w	r8, [r3, #6]
   2aeda:	str.w	r8, [r0, #4]
   2aede:	mov	r9, r8
   2aee0:	ldrh.w	fp, [r3, #4]
   2aee4:	str.w	fp, [r0, #8]
   2aee8:	ldrh	r3, [r4, #8]
   2aeea:	strd	r3, r1, [r0, #12]
   2aeee:	lsls	r3, r2, #26
   2aef0:	ittt	mi
   2aef2:	ldrmi	r3, [r0, #0]
   2aef4:	orrmi.w	r3, r3, #1
   2aef8:	strmi	r3, [r0, #0]
   2aefa:	ldr	r0, [r4, #0]
   2aefc:	blx	4b04 <strdup@plt+0x4>
   2af00:	str	r0, [r5, #24]
   2af02:	cbz	r0, 2af32 <__b64_pton@@Base+0x1d02>
   2af04:	mov.w	sl, #0
   2af08:	mov	r7, r4
   2af0a:	mov	r0, sl
   2af0c:	b.n	2af12 <__b64_pton@@Base+0x1ce2>
   2af0e:	ldr	r7, [r7, #16]
   2af10:	cbz	r7, 2af3c <__b64_pton@@Base+0x1d0c>
   2af12:	ldrh	r3, [r7, #6]
   2af14:	cmp	r3, r8
   2af16:	bne.n	2af0e <__b64_pton@@Base+0x1cde>
   2af18:	ldrh	r3, [r7, #4]
   2af1a:	cmp	r3, fp
   2af1c:	bne.n	2af0e <__b64_pton@@Base+0x1cde>
   2af1e:	movs	r1, #1
   2af20:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   2af24:	b.n	2af0e <__b64_pton@@Base+0x1cde>
   2af26:	mov	r0, r7
   2af28:	movs	r1, #8
   2af2a:	blx	4304 <calloc@plt+0x4>
   2af2e:	str	r0, [r5, #32]
   2af30:	cbnz	r0, 2af76 <__b64_pton@@Base+0x1d46>
   2af32:	mov	r0, r5
   2af34:	movs	r4, #1
   2af36:	bl	2ac10 <__b64_pton@@Base+0x19e0>
   2af3a:	b.n	2ae8c <__b64_pton@@Base+0x1c5c>
   2af3c:	mov	sl, r0
   2af3e:	str	r0, [r5, #16]
   2af40:	mov	r0, r7
   2af42:	mov	r7, r4
   2af44:	b.n	2af4a <__b64_pton@@Base+0x1d1a>
   2af46:	ldr	r4, [r4, #16]
   2af48:	cbz	r4, 2af5e <__b64_pton@@Base+0x1d2e>
   2af4a:	ldrh	r3, [r4, #6]
   2af4c:	cmp	r3, r8
   2af4e:	bne.n	2af46 <__b64_pton@@Base+0x1d16>
   2af50:	ldrh	r3, [r4, #4]
   2af52:	cmp	r3, #46	; 0x2e
   2af54:	bne.n	2af46 <__b64_pton@@Base+0x1d16>
   2af56:	movs	r1, #1
   2af58:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   2af5c:	b.n	2af46 <__b64_pton@@Base+0x1d16>
   2af5e:	str	r0, [r5, #20]
   2af60:	mov	r4, r7
   2af62:	movs	r1, #8
   2af64:	mov	r7, r0
   2af66:	mov	r0, sl
   2af68:	blx	4304 <calloc@plt+0x4>
   2af6c:	str	r0, [r5, #28]
   2af6e:	cmp	r0, #0
   2af70:	beq.n	2af32 <__b64_pton@@Base+0x1d02>
   2af72:	cmp	r7, #0
   2af74:	bne.n	2af26 <__b64_pton@@Base+0x1cf6>
   2af76:	movs	r7, #0
   2af78:	mov	r2, r9
   2af7a:	mov	r8, r7
   2af7c:	mov	sl, r7
   2af7e:	b.n	2af86 <__b64_pton@@Base+0x1d56>
   2af80:	ldr	r4, [r4, #16]
   2af82:	cbz	r4, 2afd2 <__b64_pton@@Base+0x1da2>
   2af84:	ldr	r2, [r5, #4]
   2af86:	ldrh	r3, [r4, #6]
   2af88:	cmp	r3, r2
   2af8a:	bne.n	2af80 <__b64_pton@@Base+0x1d50>
   2af8c:	ldrh	r3, [r4, #4]
   2af8e:	ldr	r2, [r5, #8]
   2af90:	cmp	r3, r2
   2af92:	beq.n	2afc0 <__b64_pton@@Base+0x1d90>
   2af94:	cmp	r3, #46	; 0x2e
   2af96:	bne.n	2af80 <__b64_pton@@Base+0x1d50>
   2af98:	ldr	r3, [r5, #32]
   2af9a:	add.w	r7, r3, sl, lsl #3
   2af9e:	add.w	sl, sl, #1
   2afa2:	cmp	r7, #0
   2afa4:	beq.n	2af80 <__b64_pton@@Base+0x1d50>
   2afa6:	ldrh	r3, [r4, #10]
   2afa8:	str	r3, [r7, #0]
   2afaa:	ldrh	r0, [r4, #10]
   2afac:	blx	4b10 <malloc@plt>
   2afb0:	str	r0, [r7, #4]
   2afb2:	cmp	r0, #0
   2afb4:	beq.n	2af32 <__b64_pton@@Base+0x1d02>
   2afb6:	ldrh	r2, [r4, #10]
   2afb8:	ldr	r1, [r4, #12]
   2afba:	blx	47e0 <memcpy@plt>
   2afbe:	b.n	2af80 <__b64_pton@@Base+0x1d50>
   2afc0:	ldr	r7, [r5, #28]
   2afc2:	add.w	r2, r8, #1
   2afc6:	cmp	r3, #46	; 0x2e
   2afc8:	add.w	r7, r7, r8, lsl #3
   2afcc:	mov	r8, r2
   2afce:	bne.n	2afa2 <__b64_pton@@Base+0x1d72>
   2afd0:	b.n	2af98 <__b64_pton@@Base+0x1d68>
   2afd2:	mov	r0, r6
   2afd4:	bl	2abe8 <__b64_pton@@Base+0x19b8>
   2afd8:	ldr	r3, [sp, #16]
   2afda:	str	r5, [r3, #0]
   2afdc:	b.n	2ad2c <__b64_pton@@Base+0x1afc>
   2afde:	mov	r9, r6
   2afe0:	ldr	r6, [sp, #20]
   2afe2:	str	r0, [sp, #12]
   2afe4:	mov	r0, r8
   2afe6:	bl	2aa84 <__b64_pton@@Base+0x1854>
   2afea:	ldr	r3, [sp, #12]
   2afec:	ldrh	r1, [r6, #4]
   2afee:	str	r3, [r6, #12]
   2aff0:	cmp	r1, #0
   2aff2:	bne.w	2aeb6 <__b64_pton@@Base+0x1c86>
   2aff6:	b.n	2ae26 <__b64_pton@@Base+0x1bf6>
   2aff8:	ldr	r6, [sp, #20]
   2affa:	mov	r0, r8
   2affc:	bl	2aa84 <__b64_pton@@Base+0x1854>
   2b000:	ldrh	r3, [r6, #4]
   2b002:	str	r4, [r6, #12]
   2b004:	cmp	r3, #0
   2b006:	bne.w	2aeb6 <__b64_pton@@Base+0x1c86>
   2b00a:	add.w	r9, sp, #28
   2b00e:	b.n	2ae26 <__b64_pton@@Base+0x1bf6>
   2b010:	blx	4b40 <__stack_chk_fail@plt>
   2b014:	ldr	r0, [r5, #88]	; 0x58
   2b016:	movs	r3, r0
   2b018:	lsls	r4, r2, #22
   2b01a:	movs	r0, r0
   2b01c:	ldr	r6, [r1, #80]	; 0x50
   2b01e:	movs	r3, r0
   2b020:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   2b024:	mov	r5, r1
   2b026:	mov	r9, r2
   2b028:	mov	sl, r0
   2b02a:	blx	4768 <strlen@plt>
   2b02e:	lsrs	r3, r5, #31
   2b030:	cmp	r0, #0
   2b032:	it	eq
   2b034:	moveq	r3, #1
   2b036:	cmp	r3, #0
   2b038:	bne.n	2b0ee <__b64_pton@@Base+0x1ebe>
   2b03a:	cmp	r5, r0
   2b03c:	bcs.n	2b0ee <__b64_pton@@Base+0x1ebe>
   2b03e:	subs	r0, r0, r5
   2b040:	add.w	r5, sl, r0
   2b044:	cmp	sl, r5
   2b046:	itt	cs
   2b048:	movcs	r8, r5
   2b04a:	movcs	r7, #2
   2b04c:	bcs.n	2b076 <__b64_pton@@Base+0x1e46>
   2b04e:	movw	r1, #33824	; 0x8420
   2b052:	mov	r3, r5
   2b054:	movt	r1, #528	; 0x210
   2b058:	movs	r7, #1
   2b05a:	movs	r0, #62	; 0x3e
   2b05c:	b.n	2b068 <__b64_pton@@Base+0x1e38>
   2b05e:	cmp	r7, r1
   2b060:	it	ls
   2b062:	mulls	r7, r0
   2b064:	cmp	r3, sl
   2b066:	beq.n	2b0e8 <__b64_pton@@Base+0x1eb8>
   2b068:	mov	r8, r3
   2b06a:	subs	r3, #1
   2b06c:	ldrb.w	r2, [r8, #-1]
   2b070:	cmp	r2, #88	; 0x58
   2b072:	beq.n	2b05e <__b64_pton@@Base+0x1e2e>
   2b074:	lsls	r7, r7, #1
   2b076:	ldr	r6, [pc, #136]	; (2b100 <__b64_pton@@Base+0x1ed0>)
   2b078:	add	r6, pc
   2b07a:	cmp	r5, r8
   2b07c:	it	ne
   2b07e:	movne	r4, r8
   2b080:	beq.n	2b092 <__b64_pton@@Base+0x1e62>
   2b082:	movs	r0, #62	; 0x3e
   2b084:	bl	28e98 <error@@Base+0xd3c4>
   2b088:	ldrb	r3, [r6, r0]
   2b08a:	strb.w	r3, [r4], #1
   2b08e:	cmp	r5, r4
   2b090:	bne.n	2b082 <__b64_pton@@Base+0x1e52>
   2b092:	cmp.w	r9, #2
   2b096:	beq.n	2b0c8 <__b64_pton@@Base+0x1e98>
   2b098:	mov.w	r2, #384	; 0x180
   2b09c:	movs	r1, #194	; 0xc2
   2b09e:	mov	r0, sl
   2b0a0:	blx	4920 <open64@plt>
   2b0a4:	adds	r3, r0, #1
   2b0a6:	bne.n	2b0c4 <__b64_pton@@Base+0x1e94>
   2b0a8:	blx	4f90 <__errno_location@plt>
   2b0ac:	ldr	r3, [r0, #0]
   2b0ae:	cmp	r3, #17
   2b0b0:	bne.n	2b0e0 <__b64_pton@@Base+0x1eb0>
   2b0b2:	subs	r7, #1
   2b0b4:	bne.n	2b07a <__b64_pton@@Base+0x1e4a>
   2b0b6:	blx	4f90 <__errno_location@plt>
   2b0ba:	movs	r2, #17
   2b0bc:	mov	r3, r0
   2b0be:	mov.w	r0, #4294967295	; 0xffffffff
   2b0c2:	str	r2, [r3, #0]
   2b0c4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   2b0c8:	mov.w	r1, #448	; 0x1c0
   2b0cc:	mov	r0, sl
   2b0ce:	blx	404c <mkdir@plt>
   2b0d2:	cmp	r0, #0
   2b0d4:	beq.n	2b0c4 <__b64_pton@@Base+0x1e94>
   2b0d6:	blx	4f90 <__errno_location@plt>
   2b0da:	ldr	r3, [r0, #0]
   2b0dc:	cmp	r3, #17
   2b0de:	beq.n	2b0b2 <__b64_pton@@Base+0x1e82>
   2b0e0:	mov.w	r0, #4294967295	; 0xffffffff
   2b0e4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   2b0e8:	lsls	r7, r7, #1
   2b0ea:	mov	r8, sl
   2b0ec:	b.n	2b076 <__b64_pton@@Base+0x1e46>
   2b0ee:	blx	4f90 <__errno_location@plt>
   2b0f2:	movs	r2, #22
   2b0f4:	mov	r3, r0
   2b0f6:	mov.w	r0, #4294967295	; 0xffffffff
   2b0fa:	str	r2, [r3, #0]
   2b0fc:	b.n	2b0c4 <__b64_pton@@Base+0x1e94>
   2b0fe:	nop
   2b100:	strb	r4, [r1, r5]
   2b102:	movs	r2, r0

0002b104 <mkstemp64@@Base>:
   2b104:	movs	r2, #1
   2b106:	movs	r1, #0
   2b108:	b.n	2b020 <__b64_pton@@Base+0x1df0>
   2b10a:	nop

0002b10c <mkstemps64@@Base>:
   2b10c:	movs	r2, #1
   2b10e:	b.n	2b020 <__b64_pton@@Base+0x1df0>

0002b110 <mkdtemp@@Base>:
   2b110:	push	{r4, lr}
   2b112:	movs	r2, #2
   2b114:	movs	r1, #0
   2b116:	mov	r4, r0
   2b118:	bl	2b020 <__b64_pton@@Base+0x1df0>
   2b11c:	cmp	r0, #0
   2b11e:	ite	eq
   2b120:	moveq	r0, r4
   2b122:	movne	r0, #0
   2b124:	pop	{r4, pc}
   2b126:	nop
   2b128:	ldr	r3, [pc, #8]	; (2b134 <mkdtemp@@Base+0x24>)
   2b12a:	movs	r2, #1
   2b12c:	add	r3, pc
   2b12e:	str.w	r2, [r3, r0, lsl #2]
   2b132:	bx	lr
   2b134:	ldrh	r4, [r5, #48]	; 0x30
   2b136:	movs	r3, r0
   2b138:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b13c:	mov	r4, r2
   2b13e:	vpush	{d8-d10}
   2b142:	vmov	s18, r0
   2b146:	subw	sp, sp, #1596	; 0x63c
   2b14a:	str	r2, [sp, #48]	; 0x30
   2b14c:	ldr.w	r2, [pc, #1144]	; 2b5c8 <mkdtemp@@Base+0x4b8>
   2b150:	str	r3, [sp, #16]
   2b152:	ldr.w	r3, [pc, #1144]	; 2b5cc <mkdtemp@@Base+0x4bc>
   2b156:	add	r2, pc
   2b158:	str	r1, [sp, #44]	; 0x2c
   2b15a:	ldr	r3, [r2, r3]
   2b15c:	ldr	r3, [r3, #0]
   2b15e:	str.w	r3, [sp, #1588]	; 0x634
   2b162:	mov.w	r3, #0
   2b166:	blx	4f90 <__errno_location@plt>
   2b16a:	str	r0, [sp, #36]	; 0x24
   2b16c:	cmp	r4, #0
   2b16e:	beq.w	2b5ba <mkdtemp@@Base+0x4aa>
   2b172:	ldr.w	r3, [pc, #1116]	; 2b5d0 <mkdtemp@@Base+0x4c0>
   2b176:	movs	r6, #0
   2b178:	add	r3, pc
   2b17a:	str	r3, [sp, #56]	; 0x38
   2b17c:	ldr	r3, [sp, #16]
   2b17e:	and.w	r3, r3, #32
   2b182:	str	r3, [sp, #12]
   2b184:	ldr.w	r4, [pc, #1100]	; 2b5d4 <mkdtemp@@Base+0x4c4>
   2b188:	movs	r0, #0
   2b18a:	add	r4, pc
   2b18c:	movs	r1, #1
   2b18e:	str.w	r6, [r4, r0, lsl #2]
   2b192:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   2b196:	cmp	r0, #65	; 0x41
   2b198:	bne.n	2b18c <mkdtemp@@Base+0x7c>
   2b19a:	ldr	r3, [sp, #12]
   2b19c:	cmp	r3, #0
   2b19e:	beq.w	2b3d6 <mkdtemp@@Base+0x2c6>
   2b1a2:	ldr	r3, [sp, #16]
   2b1a4:	ands.w	r3, r3, #2
   2b1a8:	vmov	s16, r3
   2b1ac:	bne.w	2b5b0 <mkdtemp@@Base+0x4a0>
   2b1b0:	add.w	sl, sp, #128	; 0x80
   2b1b4:	movs	r3, #2
   2b1b6:	str	r3, [sp, #32]
   2b1b8:	add.w	r9, sp, #68	; 0x44
   2b1bc:	movs	r2, #60	; 0x3c
   2b1be:	movs	r1, #0
   2b1c0:	movs	r5, #8
   2b1c2:	mov	r0, r9
   2b1c4:	add	r7, sp, #328	; 0x148
   2b1c6:	blx	4368 <memset@plt>
   2b1ca:	movs	r2, #60	; 0x3c
   2b1cc:	movs	r1, #0
   2b1ce:	mov	r0, sl
   2b1d0:	str.w	r5, [r9, #12]
   2b1d4:	blx	4368 <memset@plt>
   2b1d8:	add	r0, sp, #192	; 0xc0
   2b1da:	str.w	r5, [sl, #12]
   2b1de:	blx	4000 <sigemptyset@plt>
   2b1e2:	add	r5, sp, #188	; 0xbc
   2b1e4:	add	r2, sp, #608	; 0x260
   2b1e6:	ldr.w	ip, [pc, #1008]	; 2b5d8 <mkdtemp@@Base+0x4c8>
   2b1ea:	mov	r1, r5
   2b1ec:	movs	r0, #14
   2b1ee:	mov	r4, r2
   2b1f0:	vmov	s21, r2
   2b1f4:	mov	r2, r7
   2b1f6:	add	ip, pc
   2b1f8:	add.w	r3, sp, #1448	; 0x5a8
   2b1fc:	str.w	ip, [sp, #188]	; 0xbc
   2b200:	str	r3, [sp, #4]
   2b202:	vmov	s17, r7
   2b206:	str	r6, [sp, #320]	; 0x140
   2b208:	add	r7, sp, #468	; 0x1d4
   2b20a:	str	r7, [sp, #20]
   2b20c:	blx	4b4c <sigaction@plt>
   2b210:	add	r3, sp, #748	; 0x2ec
   2b212:	mov	r2, r4
   2b214:	mov	r1, r5
   2b216:	movs	r0, #1
   2b218:	mov	r4, r3
   2b21a:	vmov	s20, r3
   2b21e:	blx	4b4c <sigaction@plt>
   2b222:	mov	r2, r7
   2b224:	mov	r1, r5
   2b226:	movs	r0, #2
   2b228:	blx	4b4c <sigaction@plt>
   2b22c:	ldr	r2, [sp, #4]
   2b22e:	mov	r1, r5
   2b230:	movs	r0, #13
   2b232:	addw	r3, sp, #1028	; 0x404
   2b236:	add	r7, sp, #888	; 0x378
   2b238:	str	r3, [sp, #8]
   2b23a:	str	r7, [sp, #28]
   2b23c:	blx	4b4c <sigaction@plt>
   2b240:	mov	r2, r4
   2b242:	mov	r1, r5
   2b244:	movs	r0, #3
   2b246:	blx	4b4c <sigaction@plt>
   2b24a:	add.w	r1, sp, #1168	; 0x490
   2b24e:	mov	r2, r7
   2b250:	movs	r0, #15
   2b252:	mov	r4, r1
   2b254:	vmov	s19, r1
   2b258:	mov	r1, r5
   2b25a:	addw	r7, sp, #1308	; 0x51c
   2b25e:	str	r7, [sp, #24]
   2b260:	blx	4b4c <sigaction@plt>
   2b264:	ldr	r2, [sp, #8]
   2b266:	mov	r1, r5
   2b268:	movs	r0, #20
   2b26a:	blx	4b4c <sigaction@plt>
   2b26e:	mov	r1, r5
   2b270:	mov	r2, r4
   2b272:	movs	r0, #21
   2b274:	blx	4b4c <sigaction@plt>
   2b278:	mov	r1, r5
   2b27a:	mov	r2, r7
   2b27c:	movs	r0, #22
   2b27e:	blx	4b4c <sigaction@plt>
   2b282:	ldr	r3, [sp, #12]
   2b284:	cmp	r3, #0
   2b286:	beq.w	2b546 <mkdtemp@@Base+0x436>
   2b28a:	ldr	r3, [sp, #48]	; 0x30
   2b28c:	add.w	fp, sp, #67	; 0x43
   2b290:	vmov	r4, s16
   2b294:	subs	r5, r3, #1
   2b296:	ldr	r3, [sp, #44]	; 0x2c
   2b298:	add	r5, r3
   2b29a:	mov	r7, r3
   2b29c:	ldr	r3, [sp, #16]
   2b29e:	and.w	r2, r3, #16
   2b2a2:	and.w	r3, r3, #4
   2b2a6:	str	r2, [sp, #40]	; 0x28
   2b2a8:	str	r3, [sp, #52]	; 0x34
   2b2aa:	b.n	2b2b2 <mkdtemp@@Base+0x1a2>
   2b2ac:	cmp	r7, r5
   2b2ae:	bcc.w	2b55c <mkdtemp@@Base+0x44c>
   2b2b2:	movs	r2, #1
   2b2b4:	mov	r1, fp
   2b2b6:	mov	r0, r4
   2b2b8:	blx	4554 <read@plt>
   2b2bc:	cmp	r0, #1
   2b2be:	bne.n	2b2d0 <mkdtemp@@Base+0x1c0>
   2b2c0:	ldrb.w	r8, [fp]
   2b2c4:	cmp.w	r8, #10
   2b2c8:	it	ne
   2b2ca:	cmpne.w	r8, #13
   2b2ce:	bne.n	2b2ac <mkdtemp@@Base+0x19c>
   2b2d0:	ldr.w	r3, [r9, #12]
   2b2d4:	vmov	s16, r4
   2b2d8:	ldr	r2, [sp, #36]	; 0x24
   2b2da:	mov	r8, r0
   2b2dc:	lsls	r3, r3, #28
   2b2de:	strb	r6, [r7, #0]
   2b2e0:	ldr	r5, [r2, #0]
   2b2e2:	bpl.w	2b3fa <mkdtemp@@Base+0x2ea>
   2b2e6:	mov	r0, r9
   2b2e8:	movs	r2, #60	; 0x3c
   2b2ea:	mov	r1, sl
   2b2ec:	blx	4114 <memcmp@plt+0x4>
   2b2f0:	cmp	r0, #0
   2b2f2:	bne.w	2b416 <mkdtemp@@Base+0x306>
   2b2f6:	vmov	r1, s17
   2b2fa:	movs	r2, #0
   2b2fc:	movs	r0, #14
   2b2fe:	blx	4b4c <sigaction@plt>
   2b302:	vmov	r1, s21
   2b306:	movs	r2, #0
   2b308:	movs	r0, #1
   2b30a:	blx	4b4c <sigaction@plt>
   2b30e:	ldr	r1, [sp, #20]
   2b310:	movs	r2, #0
   2b312:	movs	r0, #2
   2b314:	blx	4b4c <sigaction@plt>
   2b318:	vmov	r1, s20
   2b31c:	movs	r2, #0
   2b31e:	movs	r0, #3
   2b320:	blx	4b4c <sigaction@plt>
   2b324:	ldr	r1, [sp, #4]
   2b326:	movs	r2, #0
   2b328:	movs	r0, #13
   2b32a:	blx	4b4c <sigaction@plt>
   2b32e:	ldr	r1, [sp, #28]
   2b330:	movs	r2, #0
   2b332:	movs	r0, #15
   2b334:	blx	4b4c <sigaction@plt>
   2b338:	ldr	r1, [sp, #8]
   2b33a:	movs	r2, #0
   2b33c:	movs	r0, #20
   2b33e:	blx	4b4c <sigaction@plt>
   2b342:	vmov	r1, s19
   2b346:	movs	r2, #0
   2b348:	movs	r0, #21
   2b34a:	blx	4b4c <sigaction@plt>
   2b34e:	ldr	r1, [sp, #24]
   2b350:	movs	r2, #0
   2b352:	movs	r0, #22
   2b354:	blx	4b4c <sigaction@plt>
   2b358:	vmov	r3, s16
   2b35c:	cmp	r3, #0
   2b35e:	bne.n	2b44e <mkdtemp@@Base+0x33e>
   2b360:	ldr	r4, [pc, #632]	; (2b5dc <mkdtemp@@Base+0x4cc>)
   2b362:	movs	r7, #0
   2b364:	mov	r9, r7
   2b366:	add	r4, pc
   2b368:	b.n	2b378 <mkdtemp@@Base+0x268>
   2b36a:	mov	r0, r9
   2b36c:	movs	r1, #1
   2b36e:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   2b372:	cmp	r0, #65	; 0x41
   2b374:	mov	r9, r0
   2b376:	beq.n	2b3a0 <mkdtemp@@Base+0x290>
   2b378:	ldr.w	r3, [r4, r9, lsl #2]
   2b37c:	cmp	r3, #0
   2b37e:	beq.n	2b36a <mkdtemp@@Base+0x25a>
   2b380:	blx	4cb8 <getpid@plt>
   2b384:	mov	r1, r9
   2b386:	blx	4e58 <kill@plt>
   2b38a:	sub.w	r3, r9, #20
   2b38e:	cmp	r3, #2
   2b390:	bhi.n	2b36a <mkdtemp@@Base+0x25a>
   2b392:	mov	r0, r9
   2b394:	movs	r1, #1
   2b396:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   2b39a:	movs	r7, #1
   2b39c:	mov	r9, r0
   2b39e:	b.n	2b378 <mkdtemp@@Base+0x268>
   2b3a0:	cmp	r7, #0
   2b3a2:	bne.w	2b184 <mkdtemp@@Base+0x74>
   2b3a6:	cbz	r5, 2b3ac <mkdtemp@@Base+0x29c>
   2b3a8:	ldr	r3, [sp, #36]	; 0x24
   2b3aa:	str	r5, [r3, #0]
   2b3ac:	cmp.w	r8, #4294967295	; 0xffffffff
   2b3b0:	ldr	r0, [sp, #44]	; 0x2c
   2b3b2:	it	eq
   2b3b4:	moveq	r0, #0
   2b3b6:	ldr	r2, [pc, #552]	; (2b5e0 <mkdtemp@@Base+0x4d0>)
   2b3b8:	ldr	r3, [pc, #528]	; (2b5cc <mkdtemp@@Base+0x4bc>)
   2b3ba:	add	r2, pc
   2b3bc:	ldr	r3, [r2, r3]
   2b3be:	ldr	r2, [r3, #0]
   2b3c0:	ldr.w	r3, [sp, #1588]	; 0x634
   2b3c4:	eors	r2, r3
   2b3c6:	bne.w	2b5c4 <mkdtemp@@Base+0x4b4>
   2b3ca:	addw	sp, sp, #1596	; 0x63c
   2b3ce:	vpop	{d8-d10}
   2b3d2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b3d6:	ldr	r0, [pc, #524]	; (2b5e4 <mkdtemp@@Base+0x4d4>)
   2b3d8:	movs	r1, #2
   2b3da:	add	r0, pc
   2b3dc:	blx	4920 <open64@plt>
   2b3e0:	mov	r3, r0
   2b3e2:	adds	r3, #1
   2b3e4:	vmov	s16, r0
   2b3e8:	beq.w	2b1a2 <mkdtemp@@Base+0x92>
   2b3ec:	cmp	r0, #0
   2b3ee:	bne.n	2b458 <mkdtemp@@Base+0x348>
   2b3f0:	ldr	r3, [sp, #12]
   2b3f2:	add.w	sl, sp, #128	; 0x80
   2b3f6:	str	r3, [sp, #32]
   2b3f8:	b.n	2b1b8 <mkdtemp@@Base+0xa8>
   2b3fa:	ldr	r1, [pc, #492]	; (2b5e8 <mkdtemp@@Base+0x4d8>)
   2b3fc:	movs	r2, #1
   2b3fe:	ldr	r0, [sp, #32]
   2b400:	add	r1, pc
   2b402:	blx	4560 <write@plt>
   2b406:	mov	r0, r9
   2b408:	movs	r2, #60	; 0x3c
   2b40a:	mov	r1, sl
   2b40c:	blx	4114 <memcmp@plt+0x4>
   2b410:	cmp	r0, #0
   2b412:	beq.w	2b2f6 <mkdtemp@@Base+0x1e6>
   2b416:	vmov	r4, s16
   2b41a:	ldr	r3, [pc, #464]	; (2b5ec <mkdtemp@@Base+0x4dc>)
   2b41c:	ldr.w	r9, [sp, #36]	; 0x24
   2b420:	add	r3, pc
   2b422:	ldr	r7, [r3, #88]	; 0x58
   2b424:	mov	r2, sl
   2b426:	movs	r1, #2
   2b428:	mov	r0, r4
   2b42a:	blx	4ca0 <tcsetattr@plt>
   2b42e:	adds	r0, #1
   2b430:	bne.n	2b442 <mkdtemp@@Base+0x332>
   2b432:	ldr.w	r3, [r9]
   2b436:	cmp	r3, #4
   2b438:	bne.n	2b442 <mkdtemp@@Base+0x332>
   2b43a:	ldr	r3, [sp, #56]	; 0x38
   2b43c:	ldr	r3, [r3, #88]	; 0x58
   2b43e:	cmp	r3, #0
   2b440:	beq.n	2b424 <mkdtemp@@Base+0x314>
   2b442:	ldr	r3, [pc, #428]	; (2b5f0 <mkdtemp@@Base+0x4e0>)
   2b444:	vmov	s16, r4
   2b448:	add	r3, pc
   2b44a:	str	r7, [r3, #88]	; 0x58
   2b44c:	b.n	2b2f6 <mkdtemp@@Base+0x1e6>
   2b44e:	vmov	r0, s16
   2b452:	blx	4a0c <close@plt+0x4>
   2b456:	b.n	2b360 <mkdtemp@@Base+0x250>
   2b458:	add.w	sl, sp, #128	; 0x80
   2b45c:	mov	r1, sl
   2b45e:	blx	4654 <tcgetattr@plt>
   2b462:	cmp	r0, #0
   2b464:	bne.w	2b5aa <mkdtemp@@Base+0x49a>
   2b468:	mov	r7, sl
   2b46a:	add.w	r9, sp, #68	; 0x44
   2b46e:	ldmia	r7!, {r0, r1, r2, r3}
   2b470:	mov	r5, r9
   2b472:	add	r4, sp, #468	; 0x1d4
   2b474:	stmia	r5!, {r0, r1, r2, r3}
   2b476:	ldmia	r7!, {r0, r1, r2, r3}
   2b478:	stmia	r5!, {r0, r1, r2, r3}
   2b47a:	ldmia	r7!, {r0, r1, r2, r3}
   2b47c:	stmia	r5!, {r0, r1, r2, r3}
   2b47e:	ldmia.w	r7, {r0, r1, r2}
   2b482:	add	r7, sp, #608	; 0x260
   2b484:	ldr	r3, [sp, #16]
   2b486:	vmov	s21, r7
   2b48a:	stmia.w	r5, {r0, r1, r2}
   2b48e:	lsls	r0, r3, #31
   2b490:	mov	r2, r9
   2b492:	mov.w	r1, #2
   2b496:	it	pl
   2b498:	ldrpl.w	r3, [r9, #12]
   2b49c:	add	r5, sp, #188	; 0xbc
   2b49e:	vmov	r0, s16
   2b4a2:	itt	pl
   2b4a4:	bicpl.w	r3, r3, #72	; 0x48
   2b4a8:	strpl.w	r3, [r9, #12]
   2b4ac:	blx	4ca0 <tcsetattr@plt>
   2b4b0:	add	r0, sp, #192	; 0xc0
   2b4b2:	blx	4000 <sigemptyset@plt>
   2b4b6:	add	r2, sp, #328	; 0x148
   2b4b8:	ldr	r3, [pc, #312]	; (2b5f4 <mkdtemp@@Base+0x4e4>)
   2b4ba:	mov	r1, r5
   2b4bc:	movs	r0, #14
   2b4be:	vmov	s17, r2
   2b4c2:	add	r3, pc
   2b4c4:	str	r4, [sp, #20]
   2b4c6:	str	r3, [sp, #188]	; 0xbc
   2b4c8:	add.w	r4, sp, #1448	; 0x5a8
   2b4cc:	str	r6, [sp, #320]	; 0x140
   2b4ce:	str	r4, [sp, #4]
   2b4d0:	blx	4b4c <sigaction@plt>
   2b4d4:	mov	r2, r7
   2b4d6:	mov	r1, r5
   2b4d8:	movs	r0, #1
   2b4da:	add	r7, sp, #748	; 0x2ec
   2b4dc:	blx	4b4c <sigaction@plt>
   2b4e0:	ldr	r2, [sp, #20]
   2b4e2:	mov	r1, r5
   2b4e4:	movs	r0, #2
   2b4e6:	blx	4b4c <sigaction@plt>
   2b4ea:	mov	r2, r4
   2b4ec:	mov	r1, r5
   2b4ee:	movs	r0, #13
   2b4f0:	add	r3, sp, #888	; 0x378
   2b4f2:	addw	r4, sp, #1028	; 0x404
   2b4f6:	str	r3, [sp, #28]
   2b4f8:	vmov	s20, r7
   2b4fc:	str	r4, [sp, #8]
   2b4fe:	blx	4b4c <sigaction@plt>
   2b502:	mov	r2, r7
   2b504:	mov	r1, r5
   2b506:	movs	r0, #3
   2b508:	add.w	r7, sp, #1168	; 0x490
   2b50c:	blx	4b4c <sigaction@plt>
   2b510:	ldr	r2, [sp, #28]
   2b512:	mov	r1, r5
   2b514:	movs	r0, #15
   2b516:	addw	r3, sp, #1308	; 0x51c
   2b51a:	str	r3, [sp, #24]
   2b51c:	blx	4b4c <sigaction@plt>
   2b520:	mov	r1, r5
   2b522:	mov	r2, r4
   2b524:	movs	r0, #20
   2b526:	blx	4b4c <sigaction@plt>
   2b52a:	mov	r1, r5
   2b52c:	mov	r2, r7
   2b52e:	movs	r0, #21
   2b530:	blx	4b4c <sigaction@plt>
   2b534:	ldr	r2, [sp, #24]
   2b536:	mov	r1, r5
   2b538:	movs	r0, #22
   2b53a:	blx	4b4c <sigaction@plt>
   2b53e:	vstr	s16, [sp, #32]
   2b542:	vmov	s19, r7
   2b546:	vmov	r0, s18
   2b54a:	blx	4768 <strlen@plt>
   2b54e:	vmov	r1, s18
   2b552:	mov	r2, r0
   2b554:	ldr	r0, [sp, #32]
   2b556:	blx	4560 <write@plt>
   2b55a:	b.n	2b28a <mkdtemp@@Base+0x17a>
   2b55c:	ldr	r3, [sp, #40]	; 0x28
   2b55e:	cbz	r3, 2b568 <mkdtemp@@Base+0x458>
   2b560:	and.w	r8, r8, #127	; 0x7f
   2b564:	strb.w	r8, [fp]
   2b568:	blx	4ab8 <__ctype_b_loc@plt>
   2b56c:	sxth.w	r3, r8
   2b570:	str	r3, [sp, #60]	; 0x3c
   2b572:	ldr	r2, [r0, #0]
   2b574:	ldrh.w	r2, [r2, r3, lsl #1]
   2b578:	lsls	r1, r2, #21
   2b57a:	bpl.n	2b5a4 <mkdtemp@@Base+0x494>
   2b57c:	ldr	r3, [sp, #52]	; 0x34
   2b57e:	cbz	r3, 2b590 <mkdtemp@@Base+0x480>
   2b580:	blx	482c <__ctype_tolower_loc@plt>
   2b584:	ldr	r3, [sp, #60]	; 0x3c
   2b586:	ldr	r2, [r0, #0]
   2b588:	ldrb.w	r8, [r2, r3, lsl #2]
   2b58c:	strb.w	r8, [fp]
   2b590:	ldr	r3, [sp, #16]
   2b592:	lsls	r2, r3, #28
   2b594:	bpl.n	2b5a4 <mkdtemp@@Base+0x494>
   2b596:	blx	4028 <__ctype_toupper_loc@plt>
   2b59a:	ldr	r3, [r0, #0]
   2b59c:	ldrb.w	r8, [r3, r8, lsl #2]
   2b5a0:	strb.w	r8, [fp]
   2b5a4:	strb.w	r8, [r7], #1
   2b5a8:	b.n	2b2b2 <mkdtemp@@Base+0x1a2>
   2b5aa:	vstr	s16, [sp, #32]
   2b5ae:	b.n	2b1b8 <mkdtemp@@Base+0xa8>
   2b5b0:	ldr	r2, [sp, #36]	; 0x24
   2b5b2:	movs	r3, #25
   2b5b4:	movs	r0, #0
   2b5b6:	str	r3, [r2, #0]
   2b5b8:	b.n	2b3b6 <mkdtemp@@Base+0x2a6>
   2b5ba:	ldr	r2, [sp, #36]	; 0x24
   2b5bc:	movs	r3, #22
   2b5be:	ldr	r0, [sp, #48]	; 0x30
   2b5c0:	str	r3, [r2, #0]
   2b5c2:	b.n	2b3b6 <mkdtemp@@Base+0x2a6>
   2b5c4:	blx	4b40 <__stack_chk_fail@plt>
   2b5c8:	ldr	r6, [r5, #12]
   2b5ca:	movs	r3, r0
   2b5cc:	lsls	r4, r2, #22
   2b5ce:	movs	r0, r0
   2b5d0:	ldrh	r0, [r4, #46]	; 0x2e
   2b5d2:	movs	r3, r0
   2b5d4:	ldrh	r6, [r1, #46]	; 0x2e
   2b5d6:	movs	r3, r0
   2b5d8:	vminnm.f32	<illegal reg q7.5>, <illegal reg q15.5>, <illegal reg q15.5>
   2b5dc:	ldrh	r2, [r6, #30]
   2b5de:	movs	r3, r0
   2b5e0:	str	r2, [r1, #104]	; 0x68
   2b5e2:	movs	r3, r0
   2b5e4:	strb	r6, [r3, #29]
   2b5e6:	movs	r0, r0
   2b5e8:	adds	r2, #196	; 0xc4
   2b5ea:	movs	r0, r0
   2b5ec:	ldrh	r0, [r7, #24]
   2b5ee:	movs	r3, r0
   2b5f0:	ldrh	r0, [r2, #24]
   2b5f2:	movs	r3, r0
   2b5f4:	stc2l	15, cr15, [r3], #-1020	; 0xfffffc04
   2b5f8:	cmp	r0, #0
   2b5fa:	beq.n	2b6d4 <mkdtemp@@Base+0x5c4>
   2b5fc:	push	{r3, r4, r5, r6, r7, lr}
   2b5fe:	movw	r6, #65535	; 0xffff
   2b602:	cmp	r3, r6
   2b604:	mov	r5, r0
   2b606:	ite	ls
   2b608:	movls	r4, #0
   2b60a:	movhi	r4, #1
   2b60c:	cmp	r2, r6
   2b60e:	ite	ls
   2b610:	movls	r6, r4
   2b612:	orrhi.w	r6, r4, #1
   2b616:	cmp	r2, #0
   2b618:	it	eq
   2b61a:	moveq	r6, #0
   2b61c:	cmp	r6, #0
   2b61e:	bne.n	2b6a6 <mkdtemp@@Base+0x596>
   2b620:	cmp.w	r1, #65536	; 0x10000
   2b624:	it	cs
   2b626:	orrcs.w	r4, r4, #1
   2b62a:	cmp	r1, #0
   2b62c:	it	eq
   2b62e:	moveq	r4, #0
   2b630:	mul.w	r7, r3, r2
   2b634:	cmp	r4, #0
   2b636:	bne.n	2b6ba <mkdtemp@@Base+0x5aa>
   2b638:	mul.w	r4, r1, r3
   2b63c:	cmp	r7, r4
   2b63e:	bhi.n	2b688 <mkdtemp@@Base+0x578>
   2b640:	subs	r6, r4, r7
   2b642:	cmp.w	r6, r4, lsr #1
   2b646:	bcc.n	2b672 <mkdtemp@@Base+0x562>
   2b648:	mov	r0, r7
   2b64a:	blx	4b10 <malloc@plt>
   2b64e:	mov	r6, r0
   2b650:	cmp	r0, #0
   2b652:	beq.n	2b6ce <mkdtemp@@Base+0x5be>
   2b654:	mov	r2, r7
   2b656:	mov	r1, r5
   2b658:	blx	47e0 <memcpy@plt>
   2b65c:	mov	r0, r5
   2b65e:	mov	r1, r4
   2b660:	mov.w	r2, #4294967295	; 0xffffffff
   2b664:	blx	48b4 <__explicit_bzero_chk@plt+0x4>
   2b668:	mov	r0, r5
   2b66a:	blx	453c <free@plt+0x4>
   2b66e:	mov	r0, r6
   2b670:	pop	{r3, r4, r5, r6, r7, pc}
   2b672:	blx	4fd8 <getpagesize@plt>
   2b676:	cmp	r0, r6
   2b678:	bls.n	2b648 <mkdtemp@@Base+0x538>
   2b67a:	mov	r2, r6
   2b67c:	adds	r0, r5, r7
   2b67e:	movs	r1, #0
   2b680:	mov	r6, r5
   2b682:	blx	4368 <memset@plt>
   2b686:	b.n	2b66e <mkdtemp@@Base+0x55e>
   2b688:	mov	r0, r7
   2b68a:	blx	4b10 <malloc@plt>
   2b68e:	mov	r6, r0
   2b690:	cbz	r0, 2b6ce <mkdtemp@@Base+0x5be>
   2b692:	mov	r2, r4
   2b694:	mov	r1, r5
   2b696:	blx	47e0 <memcpy@plt>
   2b69a:	subs	r2, r7, r4
   2b69c:	adds	r0, r6, r4
   2b69e:	movs	r1, #0
   2b6a0:	blx	4368 <memset@plt>
   2b6a4:	b.n	2b65c <mkdtemp@@Base+0x54c>
   2b6a6:	umull	r6, r0, r2, r3
   2b6aa:	cmp	r0, #0
   2b6ac:	beq.n	2b620 <mkdtemp@@Base+0x510>
   2b6ae:	blx	4f90 <__errno_location@plt>
   2b6b2:	movs	r6, #0
   2b6b4:	movs	r3, #12
   2b6b6:	str	r3, [r0, #0]
   2b6b8:	b.n	2b66e <mkdtemp@@Base+0x55e>
   2b6ba:	umull	r0, r2, r1, r3
   2b6be:	cmp	r2, #0
   2b6c0:	beq.n	2b638 <mkdtemp@@Base+0x528>
   2b6c2:	blx	4f90 <__errno_location@plt>
   2b6c6:	movs	r6, #0
   2b6c8:	movs	r3, #22
   2b6ca:	str	r3, [r0, #0]
   2b6cc:	b.n	2b66e <mkdtemp@@Base+0x55e>
   2b6ce:	movs	r6, #0
   2b6d0:	mov	r0, r6
   2b6d2:	pop	{r3, r4, r5, r6, r7, pc}
   2b6d4:	mov	r1, r3
   2b6d6:	mov	r0, r2
   2b6d8:	b.w	4300 <calloc@plt>
   2b6dc:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   2b6e0:	mov	r7, r1
   2b6e2:	mov	r5, r2
   2b6e4:	cbz	r2, 2b73c <mkdtemp@@Base+0x62c>
   2b6e6:	adds	r6, r2, r0
   2b6e8:	mov	r3, r0
   2b6ea:	b.n	2b6f2 <mkdtemp@@Base+0x5e2>
   2b6ec:	cmp	r6, r3
   2b6ee:	mov	r4, r3
   2b6f0:	beq.n	2b6fc <mkdtemp@@Base+0x5ec>
   2b6f2:	mov	r4, r3
   2b6f4:	adds	r3, #1
   2b6f6:	ldrb	r2, [r4, #0]
   2b6f8:	cmp	r2, #0
   2b6fa:	bne.n	2b6ec <mkdtemp@@Base+0x5dc>
   2b6fc:	mov	r1, r0
   2b6fe:	mov	r0, r4
   2b700:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   2b704:	subs	r2, r5, r0
   2b706:	mov	r8, r0
   2b708:	beq.n	2b73e <mkdtemp@@Base+0x62e>
   2b70a:	ldrb	r5, [r7, #0]
   2b70c:	mov	r0, r7
   2b70e:	cbz	r5, 2b732 <mkdtemp@@Base+0x622>
   2b710:	mov	r3, r4
   2b712:	cmp	r2, #1
   2b714:	itt	ne
   2b716:	strbne.w	r5, [r3], #1
   2b71a:	addne.w	r2, r2, #4294967295	; 0xffffffff
   2b71e:	ldrb.w	r5, [r0, #1]!
   2b722:	it	ne
   2b724:	movne	r4, r3
   2b726:	cmp	r5, #0
   2b728:	bne.n	2b710 <mkdtemp@@Base+0x600>
   2b72a:	mov	r1, r7
   2b72c:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   2b730:	add	r8, r0
   2b732:	movs	r3, #0
   2b734:	mov	r0, r8
   2b736:	strb	r3, [r4, #0]
   2b738:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   2b73c:	mov	r8, r2
   2b73e:	mov	r0, r7
   2b740:	blx	4768 <strlen@plt>
   2b744:	add	r8, r0
   2b746:	mov	r0, r8
   2b748:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   2b74c:	push	{r4, lr}
   2b74e:	cbz	r2, 2b788 <mkdtemp@@Base+0x678>
   2b750:	subs	r2, #1
   2b752:	mov	r3, r0
   2b754:	mov	r0, r1
   2b756:	adds	r4, r3, r2
   2b758:	b.n	2b764 <mkdtemp@@Base+0x654>
   2b75a:	ldrb.w	r2, [r0, #-1]
   2b75e:	strb.w	r2, [r3], #1
   2b762:	cbz	r2, 2b77a <mkdtemp@@Base+0x66a>
   2b764:	cmp	r4, r3
   2b766:	mov	r2, r0
   2b768:	add.w	r0, r0, #1
   2b76c:	bne.n	2b75a <mkdtemp@@Base+0x64a>
   2b76e:	mov	r0, r2
   2b770:	movs	r3, #0
   2b772:	strb	r3, [r4, #0]
   2b774:	ldrb.w	r3, [r0], #1
   2b778:	cbnz	r3, 2b78a <mkdtemp@@Base+0x67a>
   2b77a:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   2b77e:	mov.w	r1, #4294967295	; 0xffffffff
   2b782:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   2b786:	pop	{r4, pc}
   2b788:	mov	r0, r1
   2b78a:	ldrb.w	r3, [r0], #1
   2b78e:	cmp	r3, #0
   2b790:	bne.n	2b78a <mkdtemp@@Base+0x67a>
   2b792:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   2b796:	mov.w	r1, #4294967295	; 0xffffffff
   2b79a:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   2b79e:	pop	{r4, pc}
   2b7a0:	ldr.w	ip, [pc, #288]	; 2b8c4 <mkdtemp@@Base+0x7b4>
   2b7a4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b7a8:	add	ip, pc
   2b7aa:	ldr.w	r9, [pc, #284]	; 2b8c8 <mkdtemp@@Base+0x7b8>
   2b7ae:	mov	lr, r3
   2b7b0:	mov	r6, r2
   2b7b2:	ldr.w	r8, [pc, #280]	; 2b8cc <mkdtemp@@Base+0x7bc>
   2b7b6:	mov	r5, r0
   2b7b8:	add	r9, pc
   2b7ba:	ldmia.w	ip!, {r0, r1, r2, r3}
   2b7be:	sub	sp, #44	; 0x2c
   2b7c0:	ldr.w	r8, [r9, r8]
   2b7c4:	add	r4, sp, #4
   2b7c6:	mov	r7, lr
   2b7c8:	ldrd	sl, fp, [sp, #80]	; 0x50
   2b7cc:	ldr.w	r8, [r8]
   2b7d0:	str.w	r8, [sp, #36]	; 0x24
   2b7d4:	mov.w	r8, #0
   2b7d8:	ldr.w	r8, [sp, #88]	; 0x58
   2b7dc:	stmia	r4!, {r0, r1, r2, r3}
   2b7de:	ldmia.w	ip, {r0, r1, r2, r3}
   2b7e2:	stmia.w	r4, {r0, r1, r2, r3}
   2b7e6:	blx	4f90 <__errno_location@plt>
   2b7ea:	cmp	sl, r6
   2b7ec:	mov.w	r3, #0
   2b7f0:	ldr.w	r9, [r0]
   2b7f4:	mov	r4, r0
   2b7f6:	str	r3, [r0, #0]
   2b7f8:	sbcs.w	r3, fp, r7
   2b7fc:	bge.n	2b838 <mkdtemp@@Base+0x728>
   2b7fe:	movs	r3, #1
   2b800:	add	r2, sp, #40	; 0x28
   2b802:	add.w	r3, r2, r3, lsl #3
   2b806:	ldr.w	r1, [r3, #-32]
   2b80a:	cmp.w	r8, #0
   2b80e:	beq.n	2b884 <mkdtemp@@Base+0x774>
   2b810:	ldr.w	r0, [r3, #-36]
   2b814:	movs	r2, #0
   2b816:	movs	r3, #0
   2b818:	str.w	r0, [r8]
   2b81c:	str	r1, [r4, #0]
   2b81e:	ldr	r0, [pc, #176]	; (2b8d0 <mkdtemp@@Base+0x7c0>)
   2b820:	ldr	r1, [pc, #168]	; (2b8cc <mkdtemp@@Base+0x7bc>)
   2b822:	add	r0, pc
   2b824:	ldr	r1, [r0, r1]
   2b826:	ldr	r0, [r1, #0]
   2b828:	ldr	r1, [sp, #36]	; 0x24
   2b82a:	eors	r0, r1
   2b82c:	bne.n	2b8be <mkdtemp@@Base+0x7ae>
   2b82e:	mov	r0, r2
   2b830:	mov	r1, r3
   2b832:	add	sp, #44	; 0x2c
   2b834:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b838:	movs	r2, #10
   2b83a:	mov	r1, sp
   2b83c:	mov	r0, r5
   2b83e:	blx	4450 <strtoll@plt>
   2b842:	ldr.w	ip, [sp]
   2b846:	cmp	ip, r5
   2b848:	mov	r2, r0
   2b84a:	mov	r3, r1
   2b84c:	beq.n	2b7fe <mkdtemp@@Base+0x6ee>
   2b84e:	ldrb.w	r1, [ip]
   2b852:	cmp	r1, #0
   2b854:	bne.n	2b7fe <mkdtemp@@Base+0x6ee>
   2b856:	cmp.w	r3, #2147483648	; 0x80000000
   2b85a:	it	eq
   2b85c:	cmpeq	r2, #0
   2b85e:	beq.n	2b88c <mkdtemp@@Base+0x77c>
   2b860:	cmp	r2, r6
   2b862:	sbcs.w	r1, r3, r7
   2b866:	blt.n	2b89a <mkdtemp@@Base+0x78a>
   2b868:	mvn.w	r1, #2147483648	; 0x80000000
   2b86c:	cmp	r3, r1
   2b86e:	mov.w	r0, #4294967295	; 0xffffffff
   2b872:	it	eq
   2b874:	cmpeq	r2, r0
   2b876:	beq.n	2b8b0 <mkdtemp@@Base+0x7a0>
   2b878:	cmp	sl, r2
   2b87a:	sbcs.w	r1, fp, r3
   2b87e:	bge.n	2b89e <mkdtemp@@Base+0x78e>
   2b880:	movs	r3, #3
   2b882:	b.n	2b800 <mkdtemp@@Base+0x6f0>
   2b884:	movs	r2, #0
   2b886:	movs	r3, #0
   2b888:	str	r1, [r4, #0]
   2b88a:	b.n	2b81e <mkdtemp@@Base+0x70e>
   2b88c:	ldr	r1, [r4, #0]
   2b88e:	cmp	r1, #34	; 0x22
   2b890:	beq.n	2b89a <mkdtemp@@Base+0x78a>
   2b892:	cmp	r7, r3
   2b894:	it	eq
   2b896:	cmpeq	r6, r2
   2b898:	beq.n	2b89e <mkdtemp@@Base+0x78e>
   2b89a:	movs	r3, #2
   2b89c:	b.n	2b800 <mkdtemp@@Base+0x6f0>
   2b89e:	cmp.w	r8, #0
   2b8a2:	beq.n	2b8b8 <mkdtemp@@Base+0x7a8>
   2b8a4:	ldr	r1, [sp, #4]
   2b8a6:	str.w	r1, [r8]
   2b8aa:	str.w	r9, [r4]
   2b8ae:	b.n	2b81e <mkdtemp@@Base+0x70e>
   2b8b0:	ldr	r1, [r4, #0]
   2b8b2:	cmp	r1, #34	; 0x22
   2b8b4:	bne.n	2b878 <mkdtemp@@Base+0x768>
   2b8b6:	b.n	2b880 <mkdtemp@@Base+0x770>
   2b8b8:	str.w	r9, [r4]
   2b8bc:	b.n	2b81e <mkdtemp@@Base+0x70e>
   2b8be:	blx	4b40 <__stack_chk_fail@plt>
   2b8c2:	nop
   2b8c4:	ldr	r0, [r7, #12]
   2b8c6:	movs	r3, r0
   2b8c8:	str	r4, [r1, #40]	; 0x28
   2b8ca:	movs	r3, r0
   2b8cc:	lsls	r4, r2, #22
   2b8ce:	movs	r0, r0
   2b8d0:	str	r2, [r4, #32]
   2b8d2:	movs	r3, r0
   2b8d4:	cbz	r2, 2b8fa <mkdtemp@@Base+0x7ea>
   2b8d6:	push	{r4, r5}
   2b8d8:	adds	r5, r0, r2
   2b8da:	movs	r2, #0
   2b8dc:	ldrb.w	r3, [r0], #1
   2b8e0:	ldrb.w	r4, [r1], #1
   2b8e4:	cmp	r0, r5
   2b8e6:	eor.w	r3, r3, r4
   2b8ea:	orr.w	r2, r2, r3
   2b8ee:	bne.n	2b8dc <mkdtemp@@Base+0x7cc>
   2b8f0:	subs	r0, r2, #0
   2b8f2:	pop	{r4, r5}
   2b8f4:	it	ne
   2b8f6:	movne	r0, #1
   2b8f8:	bx	lr
   2b8fa:	mov	r0, r2
   2b8fc:	bx	lr
   2b8fe:	nop
   2b900:	cmp	r1, #92	; 0x5c
   2b902:	push	{r3, r4, r5, r6, r7, lr}
   2b904:	mov	r6, r0
   2b906:	mov	r4, r1
   2b908:	mov	r5, r2
   2b90a:	mov	r7, r3
   2b90c:	beq.w	2badc <mkdtemp@@Base+0x9cc>
   2b910:	lsls	r1, r2, #21
   2b912:	bmi.n	2b97e <mkdtemp@@Base+0x86e>
   2b914:	cmp	r4, #255	; 0xff
   2b916:	bls.w	2bab8 <mkdtemp@@Base+0x9a8>
   2b91a:	sub.w	r3, r4, #32
   2b91e:	eor.w	r2, r5, #4
   2b922:	clz	r3, r3
   2b926:	lsrs	r3, r3, #5
   2b928:	ands.w	r3, r3, r2, lsr #2
   2b92c:	bne.w	2bafa <mkdtemp@@Base+0x9ea>
   2b930:	sub.w	r3, r4, #9
   2b934:	eor.w	r2, r5, #8
   2b938:	clz	r3, r3
   2b93c:	lsrs	r3, r3, #5
   2b93e:	ands.w	r3, r3, r2, lsr #3
   2b942:	bne.w	2bafa <mkdtemp@@Base+0x9ea>
   2b946:	sub.w	r3, r4, #10
   2b94a:	eor.w	r2, r5, #16
   2b94e:	clz	r3, r3
   2b952:	lsrs	r3, r3, #5
   2b954:	ands.w	r3, r3, r2, lsr #4
   2b958:	bne.w	2bafa <mkdtemp@@Base+0x9ea>
   2b95c:	lsls	r3, r5, #26
   2b95e:	bpl.n	2b97e <mkdtemp@@Base+0x86e>
   2b960:	subs	r3, r4, #7
   2b962:	cmp	r4, #13
   2b964:	it	ne
   2b966:	cmpne	r3, #1
   2b968:	bls.w	2baec <mkdtemp@@Base+0x9dc>
   2b96c:	blx	4ab8 <__ctype_b_loc@plt>
   2b970:	uxtb	r2, r4
   2b972:	ldr	r3, [r0, #0]
   2b974:	ldrsh.w	r3, [r3, r2, lsl #1]
   2b978:	cmp	r3, #0
   2b97a:	blt.w	2baec <mkdtemp@@Base+0x9dc>
   2b97e:	lsls	r0, r5, #30
   2b980:	bmi.n	2ba02 <mkdtemp@@Base+0x8f2>
   2b982:	and.w	r7, r4, #127	; 0x7f
   2b986:	cmp	r7, #32
   2b988:	beq.w	2ba94 <mkdtemp@@Base+0x984>
   2b98c:	lsls	r1, r5, #31
   2b98e:	bmi.w	2ba94 <mkdtemp@@Base+0x984>
   2b992:	lsls	r3, r5, #23
   2b994:	bpl.n	2b9be <mkdtemp@@Base+0x8ae>
   2b996:	sub.w	r3, r4, #35	; 0x23
   2b99a:	sub.w	r2, r4, #91	; 0x5b
   2b99e:	clz	r2, r2
   2b9a2:	cmp	r3, #28
   2b9a4:	mov.w	r2, r2, lsr #5
   2b9a8:	bhi.n	2b9ba <mkdtemp@@Base+0x8aa>
   2b9aa:	movs	r1, #129	; 0x81
   2b9ac:	movt	r1, #4096	; 0x1000
   2b9b0:	lsr.w	r3, r1, r3
   2b9b4:	and.w	r3, r3, #1
   2b9b8:	orrs	r2, r3
   2b9ba:	cmp	r2, #0
   2b9bc:	bne.n	2ba94 <mkdtemp@@Base+0x984>
   2b9be:	lsls	r5, r5, #25
   2b9c0:	itt	pl
   2b9c2:	movpl	r3, #92	; 0x5c
   2b9c4:	strbpl.w	r3, [r6], #1
   2b9c8:	lsls	r0, r4, #24
   2b9ca:	iteet	pl
   2b9cc:	uxtbpl	r5, r4
   2b9ce:	movmi	r3, #77	; 0x4d
   2b9d0:	strbmi.w	r3, [r6], #1
   2b9d4:	movpl	r7, r4
   2b9d6:	it	mi
   2b9d8:	movmi	r5, r7
   2b9da:	blx	4ab8 <__ctype_b_loc@plt>
   2b9de:	uxtb	r3, r7
   2b9e0:	ldr	r2, [r0, #0]
   2b9e2:	adds	r0, r6, #2
   2b9e4:	ldrh.w	r2, [r2, r5, lsl #1]
   2b9e8:	lsls	r1, r2, #30
   2b9ea:	bpl.w	2bb18 <mkdtemp@@Base+0xa08>
   2b9ee:	cmp	r7, #127	; 0x7f
   2b9f0:	mov.w	r2, #94	; 0x5e
   2b9f4:	it	ne
   2b9f6:	addne	r3, #64	; 0x40
   2b9f8:	strb	r2, [r6, #0]
   2b9fa:	it	eq
   2b9fc:	moveq	r3, #63	; 0x3f
   2b9fe:	strb	r3, [r6, #1]
   2ba00:	b.n	2bab2 <mkdtemp@@Base+0x9a2>
   2ba02:	cmp	r4, #32
   2ba04:	bhi.n	2b982 <mkdtemp@@Base+0x872>
   2ba06:	add	r3, pc, #8	; (adr r3, 2ba10 <mkdtemp@@Base+0x900>)
   2ba08:	ldr.w	r2, [r3, r4, lsl #2]
   2ba0c:	add	r3, r2
   2ba0e:	bx	r3
   2ba10:	lsls	r1, r0, #6
   2ba12:	movs	r0, r0
   2ba14:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   2ba18:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   2ba1c:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   2ba20:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   2ba24:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   2ba28:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   2ba2c:	lsls	r3, r6, #5
   2ba2e:	movs	r0, r0
   2ba30:	lsls	r5, r4, #5
   2ba32:	movs	r0, r0
   2ba34:	lsls	r7, r2, #5
   2ba36:	movs	r0, r0
   2ba38:	lsls	r1, r1, #5
   2ba3a:	movs	r0, r0
   2ba3c:	lsls	r3, r7, #4
   2ba3e:	movs	r0, r0
   2ba40:	lsls	r5, r5, #4
   2ba42:	movs	r0, r0
   2ba44:	lsls	r7, r3, #4
   2ba46:	movs	r0, r0
   2ba48:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   2ba4c:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   2ba50:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   2ba54:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   2ba58:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   2ba5c:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   2ba60:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   2ba64:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   2ba68:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   2ba6c:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   2ba70:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   2ba74:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   2ba78:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   2ba7c:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   2ba80:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   2ba84:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   2ba88:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   2ba8c:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   2ba90:	lsls	r1, r2, #4
   2ba92:	movs	r0, r0
   2ba94:	adds	r0, r6, #4
   2ba96:	ubfx	r2, r4, #6, #2
   2ba9a:	ubfx	r3, r4, #3, #3
   2ba9e:	and.w	r4, r4, #7
   2baa2:	adds	r3, #48	; 0x30
   2baa4:	adds	r2, #48	; 0x30
   2baa6:	adds	r4, #48	; 0x30
   2baa8:	strb	r3, [r6, #2]
   2baaa:	strb	r2, [r6, #1]
   2baac:	movs	r3, #92	; 0x5c
   2baae:	strb	r4, [r6, #3]
   2bab0:	strb	r3, [r6, #0]
   2bab2:	movs	r3, #0
   2bab4:	strb	r3, [r0, #0]
   2bab6:	pop	{r3, r4, r5, r6, r7, pc}
   2bab8:	lsls	r2, r4, #24
   2baba:	bmi.w	2b91a <mkdtemp@@Base+0x80a>
   2babe:	subs.w	r3, r4, #91	; 0x5b
   2bac2:	sub.w	r2, r4, #35	; 0x23
   2bac6:	it	ne
   2bac8:	movne	r3, #1
   2baca:	cmp	r2, #28
   2bacc:	itttt	ls
   2bace:	movls	r1, #129	; 0x81
   2bad0:	movtls	r1, #4096	; 0x1000
   2bad4:	lsrls.w	r2, r1, r2
   2bad8:	bicls	r3, r2
   2bada:	cbz	r3, 2bb10 <mkdtemp@@Base+0xa00>
   2badc:	blx	4ab8 <__ctype_b_loc@plt>
   2bae0:	ldr	r3, [r0, #0]
   2bae2:	ldrsh.w	r3, [r3, r4, lsl #1]
   2bae6:	cmp	r3, #0
   2bae8:	bge.w	2b91a <mkdtemp@@Base+0x80a>
   2baec:	cmp	r4, #34	; 0x22
   2baee:	bne.n	2bb06 <mkdtemp@@Base+0x9f6>
   2baf0:	lsls	r7, r5, #22
   2baf2:	bpl.n	2bafa <mkdtemp@@Base+0x9ea>
   2baf4:	movs	r3, #92	; 0x5c
   2baf6:	strb.w	r3, [r6], #1
   2bafa:	mov	r0, r6
   2bafc:	movs	r3, #0
   2bafe:	strb.w	r4, [r0], #1
   2bb02:	strb	r3, [r6, #1]
   2bb04:	pop	{r3, r4, r5, r6, r7, pc}
   2bb06:	cmp	r4, #92	; 0x5c
   2bb08:	bne.n	2bafa <mkdtemp@@Base+0x9ea>
   2bb0a:	lsls	r5, r5, #25
   2bb0c:	bmi.n	2bafa <mkdtemp@@Base+0x9ea>
   2bb0e:	b.n	2baf4 <mkdtemp@@Base+0x9e4>
   2bb10:	lsls	r2, r5, #23
   2bb12:	bmi.w	2b91a <mkdtemp@@Base+0x80a>
   2bb16:	b.n	2badc <mkdtemp@@Base+0x9cc>
   2bb18:	strb	r3, [r6, #1]
   2bb1a:	movs	r3, #45	; 0x2d
   2bb1c:	strb	r3, [r6, #0]
   2bb1e:	b.n	2bab2 <mkdtemp@@Base+0x9a2>
   2bb20:	mov	r0, r6
   2bb22:	movs	r2, #92	; 0x5c
   2bb24:	movs	r3, #115	; 0x73
   2bb26:	strb.w	r2, [r0], #2
   2bb2a:	strb	r3, [r6, #1]
   2bb2c:	b.n	2bab2 <mkdtemp@@Base+0x9a2>
   2bb2e:	mov	r0, r6
   2bb30:	movs	r2, #92	; 0x5c
   2bb32:	movs	r3, #114	; 0x72
   2bb34:	strb.w	r2, [r0], #2
   2bb38:	strb	r3, [r6, #1]
   2bb3a:	b.n	2bab2 <mkdtemp@@Base+0x9a2>
   2bb3c:	mov	r0, r6
   2bb3e:	movs	r2, #92	; 0x5c
   2bb40:	movs	r3, #102	; 0x66
   2bb42:	strb.w	r2, [r0], #2
   2bb46:	strb	r3, [r6, #1]
   2bb48:	b.n	2bab2 <mkdtemp@@Base+0x9a2>
   2bb4a:	mov	r0, r6
   2bb4c:	movs	r2, #92	; 0x5c
   2bb4e:	movs	r3, #118	; 0x76
   2bb50:	strb.w	r2, [r0], #2
   2bb54:	strb	r3, [r6, #1]
   2bb56:	b.n	2bab2 <mkdtemp@@Base+0x9a2>
   2bb58:	mov	r0, r6
   2bb5a:	movs	r2, #92	; 0x5c
   2bb5c:	movs	r3, #110	; 0x6e
   2bb5e:	strb.w	r2, [r0], #2
   2bb62:	strb	r3, [r6, #1]
   2bb64:	b.n	2bab2 <mkdtemp@@Base+0x9a2>
   2bb66:	mov	r0, r6
   2bb68:	movs	r2, #92	; 0x5c
   2bb6a:	movs	r3, #116	; 0x74
   2bb6c:	strb.w	r2, [r0], #2
   2bb70:	strb	r3, [r6, #1]
   2bb72:	b.n	2bab2 <mkdtemp@@Base+0x9a2>
   2bb74:	mov	r0, r6
   2bb76:	movs	r2, #92	; 0x5c
   2bb78:	movs	r3, #98	; 0x62
   2bb7a:	strb.w	r2, [r0], #2
   2bb7e:	strb	r3, [r6, #1]
   2bb80:	b.n	2bab2 <mkdtemp@@Base+0x9a2>
   2bb82:	mov	r0, r6
   2bb84:	movs	r2, #92	; 0x5c
   2bb86:	movs	r3, #97	; 0x61
   2bb88:	strb.w	r2, [r0], #2
   2bb8c:	strb	r3, [r6, #1]
   2bb8e:	b.n	2bab2 <mkdtemp@@Base+0x9a2>
   2bb90:	sub.w	r3, r7, #48	; 0x30
   2bb94:	movs	r2, #48	; 0x30
   2bb96:	movs	r1, #92	; 0x5c
   2bb98:	strb	r2, [r6, #1]
   2bb9a:	uxtb	r3, r3
   2bb9c:	strb	r1, [r6, #0]
   2bb9e:	cmp	r3, #7
   2bba0:	itett	ls
   2bba2:	strbls	r2, [r6, #2]
   2bba4:	addhi	r0, r6, #2
   2bba6:	addls	r0, r6, #4
   2bba8:	strbls	r2, [r6, #3]
   2bbaa:	b.n	2bab2 <mkdtemp@@Base+0x9a2>
   2bbac:	push	{r3, r4, r5, r6, r7, lr}
   2bbae:	mov	r5, r1
   2bbb0:	ldrb	r1, [r1, #0]
   2bbb2:	mov	r7, r0
   2bbb4:	cbz	r1, 2bbda <mkdtemp@@Base+0xaca>
   2bbb6:	mov	r6, r2
   2bbb8:	mov	r4, r0
   2bbba:	ldrb.w	r3, [r5, #1]!
   2bbbe:	mov	r0, r4
   2bbc0:	mov	r2, r6
   2bbc2:	bl	2b900 <mkdtemp@@Base+0x7f0>
   2bbc6:	ldrb	r1, [r5, #0]
   2bbc8:	mov	r4, r0
   2bbca:	cmp	r1, #0
   2bbcc:	bne.n	2bbba <mkdtemp@@Base+0xaaa>
   2bbce:	mov	r1, r7
   2bbd0:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   2bbd4:	movs	r3, #0
   2bbd6:	strb	r3, [r4, #0]
   2bbd8:	pop	{r3, r4, r5, r6, r7, pc}
   2bbda:	mov	r4, r0
   2bbdc:	movs	r3, #0
   2bbde:	mov	r0, r1
   2bbe0:	strb	r3, [r4, #0]
   2bbe2:	pop	{r3, r4, r5, r6, r7, pc}
   2bbe4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2bbe8:	sub	sp, #36	; 0x24
   2bbea:	add.w	sl, r2, #4294967295	; 0xffffffff
   2bbee:	mov	r6, r3
   2bbf0:	str	r2, [sp, #12]
   2bbf2:	add	sl, r0
   2bbf4:	ldr	r2, [pc, #424]	; (2bda0 <mkdtemp@@Base+0xc90>)
   2bbf6:	mov	r7, r1
   2bbf8:	ldr	r3, [pc, #424]	; (2bda4 <mkdtemp@@Base+0xc94>)
   2bbfa:	add	r2, pc
   2bbfc:	ldrb	r4, [r1, #0]
   2bbfe:	str	r0, [sp, #8]
   2bc00:	ldr	r3, [r2, r3]
   2bc02:	cmp	r4, #0
   2bc04:	it	ne
   2bc06:	cmpne	r0, sl
   2bc08:	ldr	r3, [r3, #0]
   2bc0a:	str	r3, [sp, #28]
   2bc0c:	mov.w	r3, #0
   2bc10:	bcs.w	2bd8e <mkdtemp@@Base+0xc7e>
   2bc14:	eor.w	fp, r6, #4
   2bc18:	mov	r5, r0
   2bc1a:	ubfx	r3, fp, #2, #1
   2bc1e:	mov	r8, r1
   2bc20:	str	r3, [sp, #4]
   2bc22:	b.n	2bcc0 <mkdtemp@@Base+0xbb0>
   2bc24:	lsls	r1, r6, #21
   2bc26:	bmi.n	2bc80 <mkdtemp@@Base+0xb70>
   2bc28:	lsls	r3, r4, #24
   2bc2a:	bpl.n	2bd2a <mkdtemp@@Base+0xc1a>
   2bc2c:	ldr	r3, [sp, #4]
   2bc2e:	cmp	r4, #32
   2bc30:	ite	ne
   2bc32:	movne	r3, #0
   2bc34:	andeq.w	r3, r3, #1
   2bc38:	cmp	r3, #0
   2bc3a:	bne.n	2bce6 <mkdtemp@@Base+0xbd6>
   2bc3c:	sub.w	r2, r4, #9
   2bc40:	eor.w	r3, r6, #8
   2bc44:	clz	r2, r2
   2bc48:	lsrs	r2, r2, #5
   2bc4a:	ands.w	r3, r2, r3, lsr #3
   2bc4e:	bne.n	2bce6 <mkdtemp@@Base+0xbd6>
   2bc50:	sub.w	r2, r4, #10
   2bc54:	eor.w	r3, r6, #16
   2bc58:	clz	r2, r2
   2bc5c:	lsrs	r2, r2, #5
   2bc5e:	ands.w	r3, r2, r3, lsr #4
   2bc62:	bne.n	2bce6 <mkdtemp@@Base+0xbd6>
   2bc64:	lsls	r0, r6, #26
   2bc66:	bpl.n	2bc80 <mkdtemp@@Base+0xb70>
   2bc68:	subs	r3, r4, #7
   2bc6a:	cmp	r4, #13
   2bc6c:	it	ne
   2bc6e:	cmpne	r3, #1
   2bc70:	bls.n	2bcd2 <mkdtemp@@Base+0xbc2>
   2bc72:	blx	4ab8 <__ctype_b_loc@plt>
   2bc76:	ldr	r3, [r0, #0]
   2bc78:	ldrsh.w	r3, [r3, r4, lsl #1]
   2bc7c:	cmp	r3, #0
   2bc7e:	blt.n	2bcd2 <mkdtemp@@Base+0xbc2>
   2bc80:	add.w	r9, sp, #20
   2bc84:	mov	r1, r4
   2bc86:	ldrb.w	r3, [r8, #1]
   2bc8a:	mov	r2, r6
   2bc8c:	mov	r0, r9
   2bc8e:	add.w	r7, r8, #1
   2bc92:	bl	2b900 <mkdtemp@@Base+0x7f0>
   2bc96:	mov	r1, r9
   2bc98:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   2bc9c:	str	r7, [sp, #0]
   2bc9e:	adds	r4, r5, r0
   2bca0:	mov	fp, r0
   2bca2:	cmp	r4, sl
   2bca4:	bhi.n	2bd5a <mkdtemp@@Base+0xc4a>
   2bca6:	mov	r0, r5
   2bca8:	mov	r1, r9
   2bcaa:	mov	r2, fp
   2bcac:	mov	r5, r4
   2bcae:	blx	47e0 <memcpy@plt>
   2bcb2:	ldr	r3, [sp, #0]
   2bcb4:	ldrb	r4, [r3, #0]
   2bcb6:	mov	r8, r3
   2bcb8:	cmp	r4, #0
   2bcba:	it	ne
   2bcbc:	cmpne	r5, sl
   2bcbe:	bcs.n	2bd00 <mkdtemp@@Base+0xbf0>
   2bcc0:	cmp	r4, #92	; 0x5c
   2bcc2:	bne.n	2bc24 <mkdtemp@@Base+0xb14>
   2bcc4:	blx	4ab8 <__ctype_b_loc@plt>
   2bcc8:	ldr	r3, [r0, #0]
   2bcca:	ldrsh.w	r3, [r3, r4, lsl #1]
   2bcce:	cmp	r3, #0
   2bcd0:	bge.n	2bc2c <mkdtemp@@Base+0xb1c>
   2bcd2:	cmp	r4, #34	; 0x22
   2bcd4:	bne.n	2bd50 <mkdtemp@@Base+0xc40>
   2bcd6:	lsls	r1, r6, #22
   2bcd8:	bpl.n	2bce6 <mkdtemp@@Base+0xbd6>
   2bcda:	adds	r3, r5, #1
   2bcdc:	cmp	r3, sl
   2bcde:	bcs.n	2bd94 <mkdtemp@@Base+0xc84>
   2bce0:	movs	r2, #92	; 0x5c
   2bce2:	strb	r2, [r5, #0]
   2bce4:	mov	r5, r3
   2bce6:	add.w	r3, r8, #1
   2bcea:	strb.w	r4, [r5], #1
   2bcee:	mov.w	fp, #1
   2bcf2:	ldrb	r4, [r3, #0]
   2bcf4:	mov	r7, r3
   2bcf6:	mov	r8, r3
   2bcf8:	cmp	r4, #0
   2bcfa:	it	ne
   2bcfc:	cmpne	r5, sl
   2bcfe:	bcc.n	2bcc0 <mkdtemp@@Base+0xbb0>
   2bd00:	add.w	r4, r5, fp
   2bd04:	ldr	r3, [sp, #12]
   2bd06:	cbnz	r3, 2bd60 <mkdtemp@@Base+0xc50>
   2bd08:	cmp	sl, r4
   2bd0a:	bcc.n	2bd6a <mkdtemp@@Base+0xc5a>
   2bd0c:	ldr	r1, [sp, #8]
   2bd0e:	mov	r0, r5
   2bd10:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   2bd14:	ldr	r2, [pc, #144]	; (2bda8 <mkdtemp@@Base+0xc98>)
   2bd16:	ldr	r3, [pc, #140]	; (2bda4 <mkdtemp@@Base+0xc94>)
   2bd18:	add	r2, pc
   2bd1a:	ldr	r3, [r2, r3]
   2bd1c:	ldr	r2, [r3, #0]
   2bd1e:	ldr	r3, [sp, #28]
   2bd20:	eors	r2, r3
   2bd22:	bne.n	2bd9a <mkdtemp@@Base+0xc8a>
   2bd24:	add	sp, #36	; 0x24
   2bd26:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2bd2a:	subs.w	r3, r4, #91	; 0x5b
   2bd2e:	sub.w	r1, r4, #35	; 0x23
   2bd32:	it	ne
   2bd34:	movne	r3, #1
   2bd36:	cmp	r1, #28
   2bd38:	itttt	ls
   2bd3a:	movls	r2, #129	; 0x81
   2bd3c:	movtls	r2, #4096	; 0x1000
   2bd40:	lsrls	r2, r1
   2bd42:	bicls	r3, r2
   2bd44:	cmp	r3, #0
   2bd46:	bne.n	2bcc4 <mkdtemp@@Base+0xbb4>
   2bd48:	lsls	r7, r6, #23
   2bd4a:	bmi.w	2bc2c <mkdtemp@@Base+0xb1c>
   2bd4e:	b.n	2bcc4 <mkdtemp@@Base+0xbb4>
   2bd50:	cmp	r4, #92	; 0x5c
   2bd52:	bne.n	2bce6 <mkdtemp@@Base+0xbd6>
   2bd54:	lsls	r3, r6, #25
   2bd56:	bmi.n	2bce6 <mkdtemp@@Base+0xbd6>
   2bd58:	b.n	2bcda <mkdtemp@@Base+0xbca>
   2bd5a:	ldr	r3, [sp, #12]
   2bd5c:	mov	r7, r8
   2bd5e:	cbz	r3, 2bd6a <mkdtemp@@Base+0xc5a>
   2bd60:	cmp	sl, r4
   2bd62:	mov.w	r3, #0
   2bd66:	strb	r3, [r5, #0]
   2bd68:	bcs.n	2bd0c <mkdtemp@@Base+0xbfc>
   2bd6a:	ldrb	r1, [r7, #0]
   2bd6c:	cmp	r1, #0
   2bd6e:	beq.n	2bd0c <mkdtemp@@Base+0xbfc>
   2bd70:	add	r4, sp, #20
   2bd72:	ldrb.w	r3, [r7, #1]!
   2bd76:	mov	r2, r6
   2bd78:	mov	r0, r4
   2bd7a:	bl	2b900 <mkdtemp@@Base+0x7f0>
   2bd7e:	mov	r1, r4
   2bd80:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   2bd84:	ldrb	r1, [r7, #0]
   2bd86:	add	r5, r0
   2bd88:	cmp	r1, #0
   2bd8a:	bne.n	2bd72 <mkdtemp@@Base+0xc62>
   2bd8c:	b.n	2bd0c <mkdtemp@@Base+0xbfc>
   2bd8e:	ldr	r5, [sp, #8]
   2bd90:	mov	r4, r5
   2bd92:	b.n	2bd04 <mkdtemp@@Base+0xbf4>
   2bd94:	adds	r4, r5, #2
   2bd96:	mov	r7, r8
   2bd98:	b.n	2bd04 <mkdtemp@@Base+0xbf4>
   2bd9a:	blx	4b40 <__stack_chk_fail@plt>
   2bd9e:	nop
   2bda0:	ldrsh	r2, [r1, r1]
   2bda2:	movs	r3, r0
   2bda4:	lsls	r4, r2, #22
   2bda6:	movs	r0, r0
   2bda8:	ldrb	r4, [r5, r4]
   2bdaa:	movs	r3, r0
   2bdac:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   2bdb0:	mov	r6, r0
   2bdb2:	mov	r0, r1
   2bdb4:	mov	r5, r1
   2bdb6:	mov	r7, r2
   2bdb8:	blx	4768 <strlen@plt>
   2bdbc:	movs	r1, #4
   2bdbe:	adds	r2, r0, #1
   2bdc0:	movs	r0, #0
   2bdc2:	blx	42e8 <reallocarray@plt>
   2bdc6:	cbz	r0, 2bdf8 <mkdtemp@@Base+0xce8>
   2bdc8:	mov	r2, r7
   2bdca:	mov	r1, r5
   2bdcc:	mov	r4, r0
   2bdce:	bl	2bbac <mkdtemp@@Base+0xa9c>
   2bdd2:	mov	r5, r0
   2bdd4:	blx	4f90 <__errno_location@plt>
   2bdd8:	movs	r1, #1
   2bdda:	mov	r7, r0
   2bddc:	mov	r0, r5
   2bdde:	bl	2cb2c <mkdtemp@@Base+0x1a1c>
   2bde2:	ldr.w	r8, [r7]
   2bde6:	mov	r1, r0
   2bde8:	mov	r0, r4
   2bdea:	blx	4e94 <realloc@plt>
   2bdee:	str	r0, [r6, #0]
   2bdf0:	cbz	r0, 2bdfe <mkdtemp@@Base+0xcee>
   2bdf2:	mov	r0, r5
   2bdf4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   2bdf8:	mov.w	r5, #4294967295	; 0xffffffff
   2bdfc:	b.n	2bdf2 <mkdtemp@@Base+0xce2>
   2bdfe:	str	r4, [r6, #0]
   2be00:	str.w	r8, [r7]
   2be04:	b.n	2bdf2 <mkdtemp@@Base+0xce2>
   2be06:	nop
   2be08:	cmp	r2, #1
   2be0a:	push	{r3, r4, r5, r6, r7, lr}
   2be0c:	mov	r6, r0
   2be0e:	mov	r4, r1
   2be10:	mov	r7, r3
   2be12:	bls.n	2be40 <mkdtemp@@Base+0xd30>
   2be14:	subs	r5, r2, #1
   2be16:	add	r5, r1
   2be18:	ldrb	r1, [r4, #0]
   2be1a:	mov	r2, r7
   2be1c:	ldrb.w	r3, [r4, #1]!
   2be20:	bl	2b900 <mkdtemp@@Base+0x7f0>
   2be24:	cmp	r5, r4
   2be26:	bne.n	2be18 <mkdtemp@@Base+0xd08>
   2be28:	ldrb	r1, [r5, #0]
   2be2a:	mov	r2, r7
   2be2c:	movs	r3, #0
   2be2e:	bl	2b900 <mkdtemp@@Base+0x7f0>
   2be32:	mov	r1, r6
   2be34:	mov	r6, r0
   2be36:	bl	2cb90 <mkdtemp@@Base+0x1a80>
   2be3a:	movs	r3, #0
   2be3c:	strb	r3, [r6, #0]
   2be3e:	pop	{r3, r4, r5, r6, r7, pc}
   2be40:	mov	r0, r2
   2be42:	cbnz	r2, 2be4a <mkdtemp@@Base+0xd3a>
   2be44:	movs	r3, #0
   2be46:	strb	r3, [r6, #0]
   2be48:	pop	{r3, r4, r5, r6, r7, pc}
   2be4a:	mov	r5, r1
   2be4c:	mov	r0, r6
   2be4e:	b.n	2be28 <mkdtemp@@Base+0xd18>
   2be50:	push	{r4, r5, r6, lr}
   2be52:	sub	sp, #40	; 0x28
   2be54:	ldr	r6, [pc, #112]	; (2bec8 <mkdtemp@@Base+0xdb8>)
   2be56:	add	r5, sp, #16
   2be58:	ldr	r4, [pc, #112]	; (2becc <mkdtemp@@Base+0xdbc>)
   2be5a:	add	r1, sp, #12
   2be5c:	add	r6, pc
   2be5e:	str	r1, [sp, #0]
   2be60:	movs	r2, #25
   2be62:	mov	r3, r5
   2be64:	ldr	r4, [r6, r4]
   2be66:	movs	r1, #1
   2be68:	movs	r6, #16
   2be6a:	ldr	r4, [r4, #0]
   2be6c:	str	r4, [sp, #36]	; 0x24
   2be6e:	mov.w	r4, #0
   2be72:	mov	r4, r0
   2be74:	str	r6, [sp, #12]
   2be76:	blx	4ee8 <getsockopt@plt>
   2be7a:	adds	r0, #1
   2be7c:	beq.n	2bea4 <mkdtemp@@Base+0xd94>
   2be7e:	ldr	r2, [sp, #12]
   2be80:	add	r1, sp, #40	; 0x28
   2be82:	mov	r0, r5
   2be84:	movs	r3, #0
   2be86:	add	r2, r1
   2be88:	strb.w	r3, [r2, #-24]
   2be8c:	blx	4b04 <strdup@plt+0x4>
   2be90:	ldr	r2, [pc, #60]	; (2bed0 <mkdtemp@@Base+0xdc0>)
   2be92:	ldr	r3, [pc, #56]	; (2becc <mkdtemp@@Base+0xdbc>)
   2be94:	add	r2, pc
   2be96:	ldr	r3, [r2, r3]
   2be98:	ldr	r2, [r3, #0]
   2be9a:	ldr	r3, [sp, #36]	; 0x24
   2be9c:	eors	r2, r3
   2be9e:	bne.n	2bec2 <mkdtemp@@Base+0xdb2>
   2bea0:	add	sp, #40	; 0x28
   2bea2:	pop	{r4, r5, r6, pc}
   2bea4:	blx	4f90 <__errno_location@plt>
   2bea8:	ldr	r0, [r0, #0]
   2beaa:	blx	401c <strerror@plt+0x4>
   2beae:	ldr	r1, [pc, #36]	; (2bed4 <mkdtemp@@Base+0xdc4>)
   2beb0:	mov	r2, r4
   2beb2:	add	r1, pc
   2beb4:	mov	r3, r0
   2beb6:	ldr	r0, [pc, #32]	; (2bed8 <mkdtemp@@Base+0xdc8>)
   2beb8:	add	r0, pc
   2beba:	bl	1bad4 <error@@Base>
   2bebe:	movs	r0, #0
   2bec0:	b.n	2be90 <mkdtemp@@Base+0xd80>
   2bec2:	blx	4b40 <__stack_chk_fail@plt>
   2bec6:	nop
   2bec8:	ldrh	r0, [r5, r7]
   2beca:	movs	r3, r0
   2becc:	lsls	r4, r2, #22
   2bece:	movs	r0, r0
   2bed0:	ldrh	r0, [r6, r6]
   2bed2:	movs	r3, r0
   2bed4:	ldr	r0, [pc, #584]	; (2c120 <mkdtemp@@Base+0x1010>)
   2bed6:	movs	r2, r0
   2bed8:	bx	ip
   2beda:	movs	r2, r0
   2bedc:	push	{r4, r5, r6, lr}
   2bede:	mov	r6, r0
   2bee0:	sub	sp, #8
   2bee2:	mov	r0, r1
   2bee4:	mov	r5, r1
   2bee6:	blx	4768 <strlen@plt>
   2beea:	mov	r3, r5
   2beec:	movs	r2, #25
   2beee:	movs	r1, #1
   2bef0:	str	r0, [sp, #0]
   2bef2:	mov	r0, r6
   2bef4:	blx	4f00 <setsockopt@plt>
   2bef8:	adds	r3, r0, #1
   2befa:	it	ne
   2befc:	movne	r4, #0
   2befe:	beq.n	2bf06 <mkdtemp@@Base+0xdf6>
   2bf00:	mov	r0, r4
   2bf02:	add	sp, #8
   2bf04:	pop	{r4, r5, r6, pc}
   2bf06:	mov	r4, r0
   2bf08:	blx	4f90 <__errno_location@plt>
   2bf0c:	ldr	r0, [r0, #0]
   2bf0e:	blx	401c <strerror@plt+0x4>
   2bf12:	ldr	r1, [pc, #20]	; (2bf28 <mkdtemp@@Base+0xe18>)
   2bf14:	mov	r3, r5
   2bf16:	mov	r2, r6
   2bf18:	add	r1, pc
   2bf1a:	adds	r1, #16
   2bf1c:	str	r0, [sp, #0]
   2bf1e:	ldr	r0, [pc, #12]	; (2bf2c <mkdtemp@@Base+0xe1c>)
   2bf20:	add	r0, pc
   2bf22:	bl	1bad4 <error@@Base>
   2bf26:	b.n	2bf00 <mkdtemp@@Base+0xdf0>
   2bf28:	ldr	r0, [pc, #176]	; (2bfdc <mkdtemp@@Base+0xecc>)
   2bf2a:	movs	r2, r0
   2bf2c:	bx	r4
   2bf2e:	movs	r2, r0
   2bf30:	push	{r4, r5, lr}
   2bf32:	movs	r2, #0
   2bf34:	sub	sp, #12
   2bf36:	mov	r5, r0
   2bf38:	movs	r1, #1
   2bf3a:	movs	r0, #2
   2bf3c:	blx	4690 <socket@plt>
   2bf40:	adds	r3, r0, #1
   2bf42:	it	eq
   2bf44:	moveq	r0, #0
   2bf46:	beq.n	2bf6a <mkdtemp@@Base+0xe5a>
   2bf48:	mov	r4, r0
   2bf4a:	mov	r0, r5
   2bf4c:	blx	4768 <strlen@plt>
   2bf50:	mov	r3, r5
   2bf52:	movs	r2, #25
   2bf54:	movs	r1, #1
   2bf56:	str	r0, [sp, #0]
   2bf58:	mov	r0, r4
   2bf5a:	blx	4f00 <setsockopt@plt>
   2bf5e:	adds	r0, #1
   2bf60:	mov	r0, r4
   2bf62:	beq.n	2bf6e <mkdtemp@@Base+0xe5e>
   2bf64:	blx	4a0c <close@plt+0x4>
   2bf68:	movs	r0, #1
   2bf6a:	add	sp, #12
   2bf6c:	pop	{r4, r5, pc}
   2bf6e:	blx	4a0c <close@plt+0x4>
   2bf72:	movs	r0, #0
   2bf74:	add	sp, #12
   2bf76:	pop	{r4, r5, pc}
   2bf78:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   2bf7c:	mov	r7, r1
   2bf7e:	ldr	r1, [pc, #356]	; (2c0e4 <mkdtemp@@Base+0xfd4>)
   2bf80:	sub	sp, #48	; 0x30
   2bf82:	ldr	r3, [pc, #356]	; (2c0e8 <mkdtemp@@Base+0xfd8>)
   2bf84:	mov	r6, r0
   2bf86:	add	r1, pc
   2bf88:	mov	r5, r2
   2bf8a:	ldr	r3, [r1, r3]
   2bf8c:	ldr	r3, [r3, #0]
   2bf8e:	str	r3, [sp, #44]	; 0x2c
   2bf90:	mov.w	r3, #0
   2bf94:	cbz	r2, 2bf9a <mkdtemp@@Base+0xe8a>
   2bf96:	movs	r3, #0
   2bf98:	str	r3, [r2, #0]
   2bf9a:	ldr.w	r8, [pc, #336]	; 2c0ec <mkdtemp@@Base+0xfdc>
   2bf9e:	movs	r1, #2
   2bfa0:	add	r8, pc
   2bfa2:	mov	r0, r8
   2bfa4:	blx	4920 <open64@plt>
   2bfa8:	adds	r3, r0, #1
   2bfaa:	mov	r4, r0
   2bfac:	beq.n	2c0a2 <mkdtemp@@Base+0xf92>
   2bfae:	add.w	r8, sp, #12
   2bfb2:	movs	r2, #32
   2bfb4:	movs	r1, #0
   2bfb6:	mov	r0, r8
   2bfb8:	blx	4368 <memset@plt>
   2bfbc:	cmp	r7, #2
   2bfbe:	beq.n	2c03e <mkdtemp@@Base+0xf2e>
   2bfc0:	movw	r3, #4097	; 0x1001
   2bfc4:	ldr	r2, [pc, #296]	; (2c0f0 <mkdtemp@@Base+0xfe0>)
   2bfc6:	strh.w	r3, [sp, #28]
   2bfca:	mvn.w	r3, #2147483648	; 0x80000000
   2bfce:	cmp	r6, r3
   2bfd0:	add	r2, pc
   2bfd2:	beq.n	2c052 <mkdtemp@@Base+0xf42>
   2bfd4:	movw	r3, #65534	; 0xfffe
   2bfd8:	movt	r3, #32767	; 0x7fff
   2bfdc:	cmp	r6, r3
   2bfde:	beq.n	2c0c0 <mkdtemp@@Base+0xfb0>
   2bfe0:	movs	r3, #16
   2bfe2:	strd	r2, r6, [sp]
   2bfe6:	mov	r1, r3
   2bfe8:	movs	r2, #1
   2bfea:	mov	r0, r8
   2bfec:	blx	4984 <__snprintf_chk@plt>
   2bff0:	mov	r2, r8
   2bff2:	movw	r1, #21706	; 0x54ca
   2bff6:	mov	r0, r4
   2bff8:	movt	r1, #16388	; 0x4004
   2bffc:	blx	46fc <ioctl@plt>
   2c000:	adds	r0, #1
   2c002:	beq.n	2c07a <mkdtemp@@Base+0xf6a>
   2c004:	ldr	r1, [pc, #236]	; (2c0f4 <mkdtemp@@Base+0xfe4>)
   2c006:	mov	r3, r7
   2c008:	ldr	r0, [pc, #236]	; (2c0f8 <mkdtemp@@Base+0xfe8>)
   2c00a:	mov	r2, r8
   2c00c:	add	r1, pc
   2c00e:	str	r4, [sp, #0]
   2c010:	adds	r1, #32
   2c012:	add	r0, pc
   2c014:	bl	1bc08 <error@@Base+0x134>
   2c018:	cbz	r5, 2c026 <mkdtemp@@Base+0xf16>
   2c01a:	mov	r0, r8
   2c01c:	blx	4b04 <strdup@plt+0x4>
   2c020:	str	r0, [r5, #0]
   2c022:	cmp	r0, #0
   2c024:	beq.n	2c096 <mkdtemp@@Base+0xf86>
   2c026:	ldr	r2, [pc, #212]	; (2c0fc <mkdtemp@@Base+0xfec>)
   2c028:	ldr	r3, [pc, #188]	; (2c0e8 <mkdtemp@@Base+0xfd8>)
   2c02a:	add	r2, pc
   2c02c:	ldr	r3, [r2, r3]
   2c02e:	ldr	r2, [r3, #0]
   2c030:	ldr	r3, [sp, #44]	; 0x2c
   2c032:	eors	r2, r3
   2c034:	bne.n	2c0de <mkdtemp@@Base+0xfce>
   2c036:	mov	r0, r4
   2c038:	add	sp, #48	; 0x30
   2c03a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   2c03e:	movw	r3, #4098	; 0x1002
   2c042:	ldr	r2, [pc, #188]	; (2c100 <mkdtemp@@Base+0xff0>)
   2c044:	strh.w	r3, [sp, #28]
   2c048:	mvn.w	r3, #2147483648	; 0x80000000
   2c04c:	cmp	r6, r3
   2c04e:	add	r2, pc
   2c050:	bne.n	2bfd4 <mkdtemp@@Base+0xec4>
   2c052:	movw	r1, #21706	; 0x54ca
   2c056:	mov	r2, r8
   2c058:	movt	r1, #16388	; 0x4004
   2c05c:	mov	r0, r4
   2c05e:	blx	46fc <ioctl@plt>
   2c062:	adds	r0, #1
   2c064:	beq.n	2c07a <mkdtemp@@Base+0xf6a>
   2c066:	ldr	r1, [pc, #156]	; (2c104 <mkdtemp@@Base+0xff4>)
   2c068:	mov	r2, r7
   2c06a:	ldr	r0, [pc, #156]	; (2c108 <mkdtemp@@Base+0xff8>)
   2c06c:	mov	r3, r4
   2c06e:	add	r1, pc
   2c070:	add	r0, pc
   2c072:	adds	r1, #32
   2c074:	bl	1bc08 <error@@Base+0x134>
   2c078:	b.n	2c018 <mkdtemp@@Base+0xf08>
   2c07a:	blx	4f90 <__errno_location@plt>
   2c07e:	ldr	r0, [r0, #0]
   2c080:	blx	401c <strerror@plt+0x4>
   2c084:	ldr	r1, [pc, #132]	; (2c10c <mkdtemp@@Base+0xffc>)
   2c086:	mov	r2, r7
   2c088:	add	r1, pc
   2c08a:	adds	r1, #32
   2c08c:	mov	r3, r0
   2c08e:	ldr	r0, [pc, #128]	; (2c110 <mkdtemp@@Base+0x1000>)
   2c090:	add	r0, pc
   2c092:	bl	1bc08 <error@@Base+0x134>
   2c096:	mov	r0, r4
   2c098:	mov.w	r4, #4294967295	; 0xffffffff
   2c09c:	blx	4a0c <close@plt+0x4>
   2c0a0:	b.n	2c026 <mkdtemp@@Base+0xf16>
   2c0a2:	blx	4f90 <__errno_location@plt>
   2c0a6:	ldr	r0, [r0, #0]
   2c0a8:	blx	401c <strerror@plt+0x4>
   2c0ac:	ldr	r1, [pc, #100]	; (2c114 <mkdtemp@@Base+0x1004>)
   2c0ae:	mov	r2, r8
   2c0b0:	add	r1, pc
   2c0b2:	adds	r1, #32
   2c0b4:	mov	r3, r0
   2c0b6:	ldr	r0, [pc, #96]	; (2c118 <mkdtemp@@Base+0x1008>)
   2c0b8:	add	r0, pc
   2c0ba:	bl	1bc08 <error@@Base+0x134>
   2c0be:	b.n	2c026 <mkdtemp@@Base+0xf16>
   2c0c0:	blx	4f90 <__errno_location@plt>
   2c0c4:	ldr	r0, [r0, #0]
   2c0c6:	blx	401c <strerror@plt+0x4>
   2c0ca:	ldr	r1, [pc, #80]	; (2c11c <mkdtemp@@Base+0x100c>)
   2c0cc:	mov	r2, r6
   2c0ce:	add	r1, pc
   2c0d0:	adds	r1, #32
   2c0d2:	mov	r3, r0
   2c0d4:	ldr	r0, [pc, #72]	; (2c120 <mkdtemp@@Base+0x1010>)
   2c0d6:	add	r0, pc
   2c0d8:	bl	1bc08 <error@@Base+0x134>
   2c0dc:	b.n	2c096 <mkdtemp@@Base+0xf86>
   2c0de:	blx	4b40 <__stack_chk_fail@plt>
   2c0e2:	nop
   2c0e4:	ldrh	r6, [r7, r2]
   2c0e6:	movs	r3, r0
   2c0e8:	lsls	r4, r2, #22
   2c0ea:	movs	r0, r0
   2c0ec:	mov	ip, fp
   2c0ee:	movs	r2, r0
   2c0f0:	mov	ip, r3
   2c0f2:	movs	r2, r0
   2c0f4:	bx	r7
   2c0f6:	movs	r2, r0
   2c0f8:	bx	r3
   2c0fa:	movs	r2, r0
   2c0fc:	ldrh	r2, [r3, r0]
   2c0fe:	movs	r3, r0
   2c100:	mov	r6, r4
   2c102:	movs	r2, r0
   2c104:	mov	lr, sl
   2c106:	movs	r2, r0
   2c108:	mov	r8, r4
   2c10a:	movs	r2, r0
   2c10c:	mov	ip, r7
   2c10e:	movs	r2, r0
   2c110:	mov	r0, sl
   2c112:	movs	r2, r0
   2c114:	mov	ip, r2
   2c116:	movs	r2, r0
   2c118:	cmp	ip, sl
   2c11a:	movs	r2, r0
   2c11c:	mov	r6, lr
   2c11e:	movs	r2, r0
   2c120:	cmp	sl, sp
   2c122:	movs	r2, r0
   2c124:	ldr	r0, [pc, #200]	; (2c1f0 <mkdtemp@@Base+0x10e0>)
   2c126:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   2c12a:	mov	r8, r1
   2c12c:	ldr	r1, [pc, #196]	; (2c1f4 <mkdtemp@@Base+0x10e4>)
   2c12e:	add	r0, pc
   2c130:	sub.w	sp, sp, #16384	; 0x4000
   2c134:	mov	r4, r2
   2c136:	sub	sp, #28
   2c138:	subs	r7, r3, #0
   2c13a:	add.w	r2, sp, #16384	; 0x4000
   2c13e:	ldr	r1, [r0, r1]
   2c140:	add.w	r2, r2, #20
   2c144:	ldr	r1, [r1, #0]
   2c146:	str	r1, [r2, #0]
   2c148:	mov.w	r1, #0
   2c14c:	blt.n	2c1ce <mkdtemp@@Base+0x10be>
   2c14e:	sub.w	r2, r7, #21
   2c152:	movw	r3, #16359	; 0x3fe7
   2c156:	cmp	r2, r3
   2c158:	bhi.n	2c1ce <mkdtemp@@Base+0x10be>
   2c15a:	ldr	r0, [r4, #0]
   2c15c:	mov	r6, sp
   2c15e:	ldr	r1, [r4, #4]
   2c160:	add	r5, sp, #24
   2c162:	ldr	r2, [r4, #8]
   2c164:	add.w	r9, sp, #20
   2c168:	ldr	r3, [r4, #12]
   2c16a:	stmia	r6!, {r0, r1, r2, r3}
   2c16c:	mov	r1, r4
   2c16e:	ldr	r0, [r4, #16]
   2c170:	movw	r3, #16380	; 0x3ffc
   2c174:	mov	r2, r7
   2c176:	str	r0, [r6, #0]
   2c178:	mov	r0, r5
   2c17a:	ldrb.w	r4, [r5, #-24]
   2c17e:	and.w	r4, r4, #240	; 0xf0
   2c182:	cmp	r4, #96	; 0x60
   2c184:	ite	eq
   2c186:	moveq	r4, #24
   2c188:	movne	r4, #2
   2c18a:	blx	462c <__memcpy_chk@plt>
   2c18e:	ldr.w	r0, [r8, #68]	; 0x44
   2c192:	adds	r2, r7, #4
   2c194:	mov	r1, r9
   2c196:	movs	r3, #0
   2c198:	strb.w	r4, [r5, #-1]
   2c19c:	strh.w	r3, [r5, #-4]
   2c1a0:	strb.w	r3, [r5, #-2]
   2c1a4:	bl	15074 <PEM_write_bio_PrivateKey@plt+0x10078>
   2c1a8:	mov	r3, r0
   2c1aa:	cbnz	r0, 2c1d8 <mkdtemp@@Base+0x10c8>
   2c1ac:	ldr	r0, [pc, #72]	; (2c1f8 <mkdtemp@@Base+0x10e8>)
   2c1ae:	add.w	r2, sp, #16384	; 0x4000
   2c1b2:	ldr	r1, [pc, #64]	; (2c1f4 <mkdtemp@@Base+0x10e4>)
   2c1b4:	adds	r2, #20
   2c1b6:	add	r0, pc
   2c1b8:	ldr	r1, [r0, r1]
   2c1ba:	ldr	r0, [r1, #0]
   2c1bc:	ldr	r1, [r2, #0]
   2c1be:	eors	r0, r1
   2c1c0:	bne.n	2c1d4 <mkdtemp@@Base+0x10c4>
   2c1c2:	mov	r0, r3
   2c1c4:	add.w	sp, sp, #16384	; 0x4000
   2c1c8:	add	sp, #28
   2c1ca:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   2c1ce:	mov.w	r3, #4294967295	; 0xffffffff
   2c1d2:	b.n	2c1ac <mkdtemp@@Base+0x109c>
   2c1d4:	blx	4b40 <__stack_chk_fail@plt>
   2c1d8:	bl	e2bc <PEM_write_bio_PrivateKey@plt+0x92c0>
   2c1dc:	ldr	r3, [pc, #28]	; (2c1fc <mkdtemp@@Base+0x10ec>)
   2c1de:	add	r3, pc
   2c1e0:	add.w	r1, r3, #48	; 0x30
   2c1e4:	mov	r2, r0
   2c1e6:	ldr	r0, [pc, #24]	; (2c200 <mkdtemp@@Base+0x10f0>)
   2c1e8:	add	r0, pc
   2c1ea:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   2c1ee:	nop
   2c1f0:	ldr	r6, [r2, r4]
   2c1f2:	movs	r3, r0
   2c1f4:	lsls	r4, r2, #22
   2c1f6:	movs	r0, r0
   2c1f8:	ldr	r6, [r1, r2]
   2c1fa:	movs	r3, r0
   2c1fc:	cmp	r6, ip
   2c1fe:	movs	r2, r0
   2c200:	asrs	r0, r1, #23
   2c202:	movs	r0, r0
   2c204:	push	{r3, r4, r5, lr}
   2c206:	mov	r5, r2
   2c208:	ldr	r0, [r1, #72]	; 0x48
   2c20a:	mov	r2, r3
   2c20c:	mov	r1, r5
   2c20e:	mov	r4, r3
   2c210:	bl	149ec <PEM_write_bio_PrivateKey@plt+0xf9f0>
   2c214:	cbnz	r0, 2c22c <mkdtemp@@Base+0x111c>
   2c216:	ldr	r3, [r4, #0]
   2c218:	cmp	r3, #3
   2c21a:	ittte	hi
   2c21c:	subhi	r3, #4
   2c21e:	strhi	r3, [r4, #0]
   2c220:	ldrhi	r0, [r5, #0]
   2c222:	movls	r1, r0
   2c224:	ite	ls
   2c226:	movls	r0, r1
   2c228:	addhi	r0, #4
   2c22a:	pop	{r3, r4, r5, pc}
   2c22c:	bl	e2bc <PEM_write_bio_PrivateKey@plt+0x92c0>
   2c230:	ldr	r3, [pc, #16]	; (2c244 <mkdtemp@@Base+0x1134>)
   2c232:	add	r3, pc
   2c234:	add.w	r1, r3, #68	; 0x44
   2c238:	mov	r2, r0
   2c23a:	ldr	r0, [pc, #12]	; (2c248 <mkdtemp@@Base+0x1138>)
   2c23c:	add	r0, pc
   2c23e:	bl	1a338 <PEM_write_bio_PrivateKey@plt+0x1533c>
   2c242:	nop
   2c244:	cmp	r2, r2
   2c246:	movs	r2, r0
   2c248:	asrs	r4, r6, #21
   2c24a:	movs	r0, r0
   2c24c:	movs	r0, r0
   2c24e:	movs	r0, r0
   2c250:	subs	r2, r1, #1
   2c252:	it	eq
   2c254:	bxeq	lr
   2c256:	bcc.w	2c4a2 <mkdtemp@@Base+0x1392>
   2c25a:	cmp	r0, r1
   2c25c:	bls.w	2c48c <mkdtemp@@Base+0x137c>
   2c260:	tst	r1, r2
   2c262:	beq.w	2c494 <mkdtemp@@Base+0x1384>
   2c266:	clz	r3, r0
   2c26a:	clz	r2, r1
   2c26e:	sub.w	r3, r2, r3
   2c272:	rsb	r3, r3, #31
   2c276:	add	r2, pc, #16	; (adr r2, 2c288 <mkdtemp@@Base+0x1178>)
   2c278:	add.w	r3, r2, r3, lsl #4
   2c27c:	mov.w	r2, #0
   2c280:	mov	pc, r3
   2c282:	nop
   2c284:	nop.w
   2c288:	cmp.w	r0, r1, lsl #31
   2c28c:	nop
   2c28e:	adc.w	r2, r2, r2
   2c292:	it	cs
   2c294:	subcs.w	r0, r0, r1, lsl #31
   2c298:	cmp.w	r0, r1, lsl #30
   2c29c:	nop
   2c29e:	adc.w	r2, r2, r2
   2c2a2:	it	cs
   2c2a4:	subcs.w	r0, r0, r1, lsl #30
   2c2a8:	cmp.w	r0, r1, lsl #29
   2c2ac:	nop
   2c2ae:	adc.w	r2, r2, r2
   2c2b2:	it	cs
   2c2b4:	subcs.w	r0, r0, r1, lsl #29
   2c2b8:	cmp.w	r0, r1, lsl #28
   2c2bc:	nop
   2c2be:	adc.w	r2, r2, r2
   2c2c2:	it	cs
   2c2c4:	subcs.w	r0, r0, r1, lsl #28
   2c2c8:	cmp.w	r0, r1, lsl #27
   2c2cc:	nop
   2c2ce:	adc.w	r2, r2, r2
   2c2d2:	it	cs
   2c2d4:	subcs.w	r0, r0, r1, lsl #27
   2c2d8:	cmp.w	r0, r1, lsl #26
   2c2dc:	nop
   2c2de:	adc.w	r2, r2, r2
   2c2e2:	it	cs
   2c2e4:	subcs.w	r0, r0, r1, lsl #26
   2c2e8:	cmp.w	r0, r1, lsl #25
   2c2ec:	nop
   2c2ee:	adc.w	r2, r2, r2
   2c2f2:	it	cs
   2c2f4:	subcs.w	r0, r0, r1, lsl #25
   2c2f8:	cmp.w	r0, r1, lsl #24
   2c2fc:	nop
   2c2fe:	adc.w	r2, r2, r2
   2c302:	it	cs
   2c304:	subcs.w	r0, r0, r1, lsl #24
   2c308:	cmp.w	r0, r1, lsl #23
   2c30c:	nop
   2c30e:	adc.w	r2, r2, r2
   2c312:	it	cs
   2c314:	subcs.w	r0, r0, r1, lsl #23
   2c318:	cmp.w	r0, r1, lsl #22
   2c31c:	nop
   2c31e:	adc.w	r2, r2, r2
   2c322:	it	cs
   2c324:	subcs.w	r0, r0, r1, lsl #22
   2c328:	cmp.w	r0, r1, lsl #21
   2c32c:	nop
   2c32e:	adc.w	r2, r2, r2
   2c332:	it	cs
   2c334:	subcs.w	r0, r0, r1, lsl #21
   2c338:	cmp.w	r0, r1, lsl #20
   2c33c:	nop
   2c33e:	adc.w	r2, r2, r2
   2c342:	it	cs
   2c344:	subcs.w	r0, r0, r1, lsl #20
   2c348:	cmp.w	r0, r1, lsl #19
   2c34c:	nop
   2c34e:	adc.w	r2, r2, r2
   2c352:	it	cs
   2c354:	subcs.w	r0, r0, r1, lsl #19
   2c358:	cmp.w	r0, r1, lsl #18
   2c35c:	nop
   2c35e:	adc.w	r2, r2, r2
   2c362:	it	cs
   2c364:	subcs.w	r0, r0, r1, lsl #18
   2c368:	cmp.w	r0, r1, lsl #17
   2c36c:	nop
   2c36e:	adc.w	r2, r2, r2
   2c372:	it	cs
   2c374:	subcs.w	r0, r0, r1, lsl #17
   2c378:	cmp.w	r0, r1, lsl #16
   2c37c:	nop
   2c37e:	adc.w	r2, r2, r2
   2c382:	it	cs
   2c384:	subcs.w	r0, r0, r1, lsl #16
   2c388:	cmp.w	r0, r1, lsl #15
   2c38c:	nop
   2c38e:	adc.w	r2, r2, r2
   2c392:	it	cs
   2c394:	subcs.w	r0, r0, r1, lsl #15
   2c398:	cmp.w	r0, r1, lsl #14
   2c39c:	nop
   2c39e:	adc.w	r2, r2, r2
   2c3a2:	it	cs
   2c3a4:	subcs.w	r0, r0, r1, lsl #14
   2c3a8:	cmp.w	r0, r1, lsl #13
   2c3ac:	nop
   2c3ae:	adc.w	r2, r2, r2
   2c3b2:	it	cs
   2c3b4:	subcs.w	r0, r0, r1, lsl #13
   2c3b8:	cmp.w	r0, r1, lsl #12
   2c3bc:	nop
   2c3be:	adc.w	r2, r2, r2
   2c3c2:	it	cs
   2c3c4:	subcs.w	r0, r0, r1, lsl #12
   2c3c8:	cmp.w	r0, r1, lsl #11
   2c3cc:	nop
   2c3ce:	adc.w	r2, r2, r2
   2c3d2:	it	cs
   2c3d4:	subcs.w	r0, r0, r1, lsl #11
   2c3d8:	cmp.w	r0, r1, lsl #10
   2c3dc:	nop
   2c3de:	adc.w	r2, r2, r2
   2c3e2:	it	cs
   2c3e4:	subcs.w	r0, r0, r1, lsl #10
   2c3e8:	cmp.w	r0, r1, lsl #9
   2c3ec:	nop
   2c3ee:	adc.w	r2, r2, r2
   2c3f2:	it	cs
   2c3f4:	subcs.w	r0, r0, r1, lsl #9
   2c3f8:	cmp.w	r0, r1, lsl #8
   2c3fc:	nop
   2c3fe:	adc.w	r2, r2, r2
   2c402:	it	cs
   2c404:	subcs.w	r0, r0, r1, lsl #8
   2c408:	cmp.w	r0, r1, lsl #7
   2c40c:	nop
   2c40e:	adc.w	r2, r2, r2
   2c412:	it	cs
   2c414:	subcs.w	r0, r0, r1, lsl #7
   2c418:	cmp.w	r0, r1, lsl #6
   2c41c:	nop
   2c41e:	adc.w	r2, r2, r2
   2c422:	it	cs
   2c424:	subcs.w	r0, r0, r1, lsl #6
   2c428:	cmp.w	r0, r1, lsl #5
   2c42c:	nop
   2c42e:	adc.w	r2, r2, r2
   2c432:	it	cs
   2c434:	subcs.w	r0, r0, r1, lsl #5
   2c438:	cmp.w	r0, r1, lsl #4
   2c43c:	nop
   2c43e:	adc.w	r2, r2, r2
   2c442:	it	cs
   2c444:	subcs.w	r0, r0, r1, lsl #4
   2c448:	cmp.w	r0, r1, lsl #3
   2c44c:	nop
   2c44e:	adc.w	r2, r2, r2
   2c452:	it	cs
   2c454:	subcs.w	r0, r0, r1, lsl #3
   2c458:	cmp.w	r0, r1, lsl #2
   2c45c:	nop
   2c45e:	adc.w	r2, r2, r2
   2c462:	it	cs
   2c464:	subcs.w	r0, r0, r1, lsl #2
   2c468:	cmp.w	r0, r1, lsl #1
   2c46c:	nop
   2c46e:	adc.w	r2, r2, r2
   2c472:	it	cs
   2c474:	subcs.w	r0, r0, r1, lsl #1
   2c478:	cmp.w	r0, r1
   2c47c:	nop
   2c47e:	adc.w	r2, r2, r2
   2c482:	it	cs
   2c484:	subcs.w	r0, r0, r1
   2c488:	mov	r0, r2
   2c48a:	bx	lr
   2c48c:	ite	eq
   2c48e:	moveq	r0, #1
   2c490:	movne	r0, #0
   2c492:	bx	lr
   2c494:	clz	r2, r1
   2c498:	rsb	r2, r2, #31
   2c49c:	lsr.w	r0, r0, r2
   2c4a0:	bx	lr
   2c4a2:	cbz	r0, 2c4a8 <mkdtemp@@Base+0x1398>
   2c4a4:	mov.w	r0, #4294967295	; 0xffffffff
   2c4a8:	b.w	2cb20 <mkdtemp@@Base+0x1a10>
   2c4ac:	cmp	r1, #0
   2c4ae:	beq.n	2c4a2 <mkdtemp@@Base+0x1392>
   2c4b0:	stmdb	sp!, {r0, r1, lr}
   2c4b4:	bl	2c250 <mkdtemp@@Base+0x1140>
   2c4b8:	ldmia.w	sp!, {r1, r2, lr}
   2c4bc:	mul.w	r3, r2, r0
   2c4c0:	sub.w	r1, r1, r3
   2c4c4:	bx	lr
   2c4c6:	nop
   2c4c8:	cmp	r1, #0
   2c4ca:	beq.w	2c74a <mkdtemp@@Base+0x163a>
   2c4ce:	eor.w	ip, r0, r1
   2c4d2:	it	mi
   2c4d4:	negmi	r1, r1
   2c4d6:	subs	r2, r1, #1
   2c4d8:	beq.w	2c71a <mkdtemp@@Base+0x160a>
   2c4dc:	movs	r3, r0
   2c4de:	it	mi
   2c4e0:	negmi	r3, r0
   2c4e2:	cmp	r3, r1
   2c4e4:	bls.w	2c724 <mkdtemp@@Base+0x1614>
   2c4e8:	tst	r1, r2
   2c4ea:	beq.w	2c734 <mkdtemp@@Base+0x1624>
   2c4ee:	clz	r2, r3
   2c4f2:	clz	r0, r1
   2c4f6:	sub.w	r2, r0, r2
   2c4fa:	rsb	r2, r2, #31
   2c4fe:	add	r0, pc, #16	; (adr r0, 2c510 <mkdtemp@@Base+0x1400>)
   2c500:	add.w	r2, r0, r2, lsl #4
   2c504:	mov.w	r0, #0
   2c508:	mov	pc, r2
   2c50a:	nop
   2c50c:	nop.w
   2c510:	cmp.w	r3, r1, lsl #31
   2c514:	nop
   2c516:	adc.w	r0, r0, r0
   2c51a:	it	cs
   2c51c:	subcs.w	r3, r3, r1, lsl #31
   2c520:	cmp.w	r3, r1, lsl #30
   2c524:	nop
   2c526:	adc.w	r0, r0, r0
   2c52a:	it	cs
   2c52c:	subcs.w	r3, r3, r1, lsl #30
   2c530:	cmp.w	r3, r1, lsl #29
   2c534:	nop
   2c536:	adc.w	r0, r0, r0
   2c53a:	it	cs
   2c53c:	subcs.w	r3, r3, r1, lsl #29
   2c540:	cmp.w	r3, r1, lsl #28
   2c544:	nop
   2c546:	adc.w	r0, r0, r0
   2c54a:	it	cs
   2c54c:	subcs.w	r3, r3, r1, lsl #28
   2c550:	cmp.w	r3, r1, lsl #27
   2c554:	nop
   2c556:	adc.w	r0, r0, r0
   2c55a:	it	cs
   2c55c:	subcs.w	r3, r3, r1, lsl #27
   2c560:	cmp.w	r3, r1, lsl #26
   2c564:	nop
   2c566:	adc.w	r0, r0, r0
   2c56a:	it	cs
   2c56c:	subcs.w	r3, r3, r1, lsl #26
   2c570:	cmp.w	r3, r1, lsl #25
   2c574:	nop
   2c576:	adc.w	r0, r0, r0
   2c57a:	it	cs
   2c57c:	subcs.w	r3, r3, r1, lsl #25
   2c580:	cmp.w	r3, r1, lsl #24
   2c584:	nop
   2c586:	adc.w	r0, r0, r0
   2c58a:	it	cs
   2c58c:	subcs.w	r3, r3, r1, lsl #24
   2c590:	cmp.w	r3, r1, lsl #23
   2c594:	nop
   2c596:	adc.w	r0, r0, r0
   2c59a:	it	cs
   2c59c:	subcs.w	r3, r3, r1, lsl #23
   2c5a0:	cmp.w	r3, r1, lsl #22
   2c5a4:	nop
   2c5a6:	adc.w	r0, r0, r0
   2c5aa:	it	cs
   2c5ac:	subcs.w	r3, r3, r1, lsl #22
   2c5b0:	cmp.w	r3, r1, lsl #21
   2c5b4:	nop
   2c5b6:	adc.w	r0, r0, r0
   2c5ba:	it	cs
   2c5bc:	subcs.w	r3, r3, r1, lsl #21
   2c5c0:	cmp.w	r3, r1, lsl #20
   2c5c4:	nop
   2c5c6:	adc.w	r0, r0, r0
   2c5ca:	it	cs
   2c5cc:	subcs.w	r3, r3, r1, lsl #20
   2c5d0:	cmp.w	r3, r1, lsl #19
   2c5d4:	nop
   2c5d6:	adc.w	r0, r0, r0
   2c5da:	it	cs
   2c5dc:	subcs.w	r3, r3, r1, lsl #19
   2c5e0:	cmp.w	r3, r1, lsl #18
   2c5e4:	nop
   2c5e6:	adc.w	r0, r0, r0
   2c5ea:	it	cs
   2c5ec:	subcs.w	r3, r3, r1, lsl #18
   2c5f0:	cmp.w	r3, r1, lsl #17
   2c5f4:	nop
   2c5f6:	adc.w	r0, r0, r0
   2c5fa:	it	cs
   2c5fc:	subcs.w	r3, r3, r1, lsl #17
   2c600:	cmp.w	r3, r1, lsl #16
   2c604:	nop
   2c606:	adc.w	r0, r0, r0
   2c60a:	it	cs
   2c60c:	subcs.w	r3, r3, r1, lsl #16
   2c610:	cmp.w	r3, r1, lsl #15
   2c614:	nop
   2c616:	adc.w	r0, r0, r0
   2c61a:	it	cs
   2c61c:	subcs.w	r3, r3, r1, lsl #15
   2c620:	cmp.w	r3, r1, lsl #14
   2c624:	nop
   2c626:	adc.w	r0, r0, r0
   2c62a:	it	cs
   2c62c:	subcs.w	r3, r3, r1, lsl #14
   2c630:	cmp.w	r3, r1, lsl #13
   2c634:	nop
   2c636:	adc.w	r0, r0, r0
   2c63a:	it	cs
   2c63c:	subcs.w	r3, r3, r1, lsl #13
   2c640:	cmp.w	r3, r1, lsl #12
   2c644:	nop
   2c646:	adc.w	r0, r0, r0
   2c64a:	it	cs
   2c64c:	subcs.w	r3, r3, r1, lsl #12
   2c650:	cmp.w	r3, r1, lsl #11
   2c654:	nop
   2c656:	adc.w	r0, r0, r0
   2c65a:	it	cs
   2c65c:	subcs.w	r3, r3, r1, lsl #11
   2c660:	cmp.w	r3, r1, lsl #10
   2c664:	nop
   2c666:	adc.w	r0, r0, r0
   2c66a:	it	cs
   2c66c:	subcs.w	r3, r3, r1, lsl #10
   2c670:	cmp.w	r3, r1, lsl #9
   2c674:	nop
   2c676:	adc.w	r0, r0, r0
   2c67a:	it	cs
   2c67c:	subcs.w	r3, r3, r1, lsl #9
   2c680:	cmp.w	r3, r1, lsl #8
   2c684:	nop
   2c686:	adc.w	r0, r0, r0
   2c68a:	it	cs
   2c68c:	subcs.w	r3, r3, r1, lsl #8
   2c690:	cmp.w	r3, r1, lsl #7
   2c694:	nop
   2c696:	adc.w	r0, r0, r0
   2c69a:	it	cs
   2c69c:	subcs.w	r3, r3, r1, lsl #7
   2c6a0:	cmp.w	r3, r1, lsl #6
   2c6a4:	nop
   2c6a6:	adc.w	r0, r0, r0
   2c6aa:	it	cs
   2c6ac:	subcs.w	r3, r3, r1, lsl #6
   2c6b0:	cmp.w	r3, r1, lsl #5
   2c6b4:	nop
   2c6b6:	adc.w	r0, r0, r0
   2c6ba:	it	cs
   2c6bc:	subcs.w	r3, r3, r1, lsl #5
   2c6c0:	cmp.w	r3, r1, lsl #4
   2c6c4:	nop
   2c6c6:	adc.w	r0, r0, r0
   2c6ca:	it	cs
   2c6cc:	subcs.w	r3, r3, r1, lsl #4
   2c6d0:	cmp.w	r3, r1, lsl #3
   2c6d4:	nop
   2c6d6:	adc.w	r0, r0, r0
   2c6da:	it	cs
   2c6dc:	subcs.w	r3, r3, r1, lsl #3
   2c6e0:	cmp.w	r3, r1, lsl #2
   2c6e4:	nop
   2c6e6:	adc.w	r0, r0, r0
   2c6ea:	it	cs
   2c6ec:	subcs.w	r3, r3, r1, lsl #2
   2c6f0:	cmp.w	r3, r1, lsl #1
   2c6f4:	nop
   2c6f6:	adc.w	r0, r0, r0
   2c6fa:	it	cs
   2c6fc:	subcs.w	r3, r3, r1, lsl #1
   2c700:	cmp.w	r3, r1
   2c704:	nop
   2c706:	adc.w	r0, r0, r0
   2c70a:	it	cs
   2c70c:	subcs.w	r3, r3, r1
   2c710:	cmp.w	ip, #0
   2c714:	it	mi
   2c716:	negmi	r0, r0
   2c718:	bx	lr
   2c71a:	teq	ip, r0
   2c71e:	it	mi
   2c720:	negmi	r0, r0
   2c722:	bx	lr
   2c724:	it	cc
   2c726:	movcc	r0, #0
   2c728:	itt	eq
   2c72a:	moveq.w	r0, ip, asr #31
   2c72e:	orreq.w	r0, r0, #1
   2c732:	bx	lr
   2c734:	clz	r2, r1
   2c738:	rsb	r2, r2, #31
   2c73c:	cmp.w	ip, #0
   2c740:	lsr.w	r0, r3, r2
   2c744:	it	mi
   2c746:	negmi	r0, r0
   2c748:	bx	lr
   2c74a:	cmp	r0, #0
   2c74c:	it	gt
   2c74e:	mvngt.w	r0, #2147483648	; 0x80000000
   2c752:	it	lt
   2c754:	movlt.w	r0, #2147483648	; 0x80000000
   2c758:	b.w	2cb20 <mkdtemp@@Base+0x1a10>
   2c75c:	cmp	r1, #0
   2c75e:	beq.n	2c74a <mkdtemp@@Base+0x163a>
   2c760:	stmdb	sp!, {r0, r1, lr}
   2c764:	bl	2c4ce <mkdtemp@@Base+0x13be>
   2c768:	ldmia.w	sp!, {r1, r2, lr}
   2c76c:	mul.w	r3, r2, r0
   2c770:	sub.w	r1, r1, r3
   2c774:	bx	lr
   2c776:	nop
   2c778:	eor.w	r1, r1, #2147483648	; 0x80000000
   2c77c:	b.n	2c784 <mkdtemp@@Base+0x1674>
   2c77e:	nop
   2c780:	eor.w	r3, r3, #2147483648	; 0x80000000
   2c784:	push	{r4, r5, lr}
   2c786:	mov.w	r4, r1, lsl #1
   2c78a:	mov.w	r5, r3, lsl #1
   2c78e:	teq	r4, r5
   2c792:	it	eq
   2c794:	teqeq	r0, r2
   2c798:	itttt	ne
   2c79a:	orrsne.w	ip, r4, r0
   2c79e:	orrsne.w	ip, r5, r2
   2c7a2:	mvnsne.w	ip, r4, asr #21
   2c7a6:	mvnsne.w	ip, r5, asr #21
   2c7aa:	beq.w	2c972 <mkdtemp@@Base+0x1862>
   2c7ae:	mov.w	r4, r4, lsr #21
   2c7b2:	rsbs	r5, r4, r5, lsr #21
   2c7b6:	it	lt
   2c7b8:	neglt	r5, r5
   2c7ba:	ble.n	2c7d6 <mkdtemp@@Base+0x16c6>
   2c7bc:	add	r4, r5
   2c7be:	eor.w	r2, r0, r2
   2c7c2:	eor.w	r3, r1, r3
   2c7c6:	eor.w	r0, r2, r0
   2c7ca:	eor.w	r1, r3, r1
   2c7ce:	eor.w	r2, r0, r2
   2c7d2:	eor.w	r3, r1, r3
   2c7d6:	cmp	r5, #54	; 0x36
   2c7d8:	it	hi
   2c7da:	pophi	{r4, r5, pc}
   2c7dc:	tst.w	r1, #2147483648	; 0x80000000
   2c7e0:	mov.w	r1, r1, lsl #12
   2c7e4:	mov.w	ip, #1048576	; 0x100000
   2c7e8:	orr.w	r1, ip, r1, lsr #12
   2c7ec:	beq.n	2c7f4 <mkdtemp@@Base+0x16e4>
   2c7ee:	negs	r0, r0
   2c7f0:	sbc.w	r1, r1, r1, lsl #1
   2c7f4:	tst.w	r3, #2147483648	; 0x80000000
   2c7f8:	mov.w	r3, r3, lsl #12
   2c7fc:	orr.w	r3, ip, r3, lsr #12
   2c800:	beq.n	2c808 <mkdtemp@@Base+0x16f8>
   2c802:	negs	r2, r2
   2c804:	sbc.w	r3, r3, r3, lsl #1
   2c808:	teq	r4, r5
   2c80c:	beq.w	2c95e <mkdtemp@@Base+0x184e>
   2c810:	sub.w	r4, r4, #1
   2c814:	rsbs	lr, r5, #32
   2c818:	blt.n	2c836 <mkdtemp@@Base+0x1726>
   2c81a:	lsl.w	ip, r2, lr
   2c81e:	lsr.w	r2, r2, r5
   2c822:	adds	r0, r0, r2
   2c824:	adc.w	r1, r1, #0
   2c828:	lsl.w	r2, r3, lr
   2c82c:	adds	r0, r0, r2
   2c82e:	asr.w	r3, r3, r5
   2c832:	adcs	r1, r3
   2c834:	b.n	2c854 <mkdtemp@@Base+0x1744>
   2c836:	sub.w	r5, r5, #32
   2c83a:	add.w	lr, lr, #32
   2c83e:	cmp	r2, #1
   2c840:	lsl.w	ip, r3, lr
   2c844:	it	cs
   2c846:	orrcs.w	ip, ip, #2
   2c84a:	asr.w	r3, r3, r5
   2c84e:	adds	r0, r0, r3
   2c850:	adcs.w	r1, r1, r3, asr #31
   2c854:	and.w	r5, r1, #2147483648	; 0x80000000
   2c858:	bpl.n	2c86a <mkdtemp@@Base+0x175a>
   2c85a:	mov.w	lr, #0
   2c85e:	rsbs	ip, ip, #0
   2c862:	sbcs.w	r0, lr, r0
   2c866:	sbc.w	r1, lr, r1
   2c86a:	cmp.w	r1, #1048576	; 0x100000
   2c86e:	bcc.n	2c8a8 <mkdtemp@@Base+0x1798>
   2c870:	cmp.w	r1, #2097152	; 0x200000
   2c874:	bcc.n	2c890 <mkdtemp@@Base+0x1780>
   2c876:	lsrs	r1, r1, #1
   2c878:	movs.w	r0, r0, rrx
   2c87c:	mov.w	ip, ip, rrx
   2c880:	add.w	r4, r4, #1
   2c884:	mov.w	r2, r4, lsl #21
   2c888:	cmn.w	r2, #4194304	; 0x400000
   2c88c:	bcs.w	2c9c4 <mkdtemp@@Base+0x18b4>
   2c890:	cmp.w	ip, #2147483648	; 0x80000000
   2c894:	it	eq
   2c896:	movseq.w	ip, r0, lsr #1
   2c89a:	adcs.w	r0, r0, #0
   2c89e:	adc.w	r1, r1, r4, lsl #20
   2c8a2:	orr.w	r1, r1, r5
   2c8a6:	pop	{r4, r5, pc}
   2c8a8:	movs.w	ip, ip, lsl #1
   2c8ac:	adcs	r0, r0
   2c8ae:	adc.w	r1, r1, r1
   2c8b2:	subs	r4, #1
   2c8b4:	it	cs
   2c8b6:	cmpcs.w	r1, #1048576	; 0x100000
   2c8ba:	bcs.n	2c890 <mkdtemp@@Base+0x1780>
   2c8bc:	teq	r1, #0
   2c8c0:	itt	eq
   2c8c2:	moveq	r1, r0
   2c8c4:	moveq	r0, #0
   2c8c6:	clz	r3, r1
   2c8ca:	it	eq
   2c8cc:	addeq	r3, #32
   2c8ce:	sub.w	r3, r3, #11
   2c8d2:	subs.w	r2, r3, #32
   2c8d6:	bge.n	2c8f2 <mkdtemp@@Base+0x17e2>
   2c8d8:	adds	r2, #12
   2c8da:	ble.n	2c8ee <mkdtemp@@Base+0x17de>
   2c8dc:	add.w	ip, r2, #20
   2c8e0:	rsb	r2, r2, #12
   2c8e4:	lsl.w	r0, r1, ip
   2c8e8:	lsr.w	r1, r1, r2
   2c8ec:	b.n	2c908 <mkdtemp@@Base+0x17f8>
   2c8ee:	add.w	r2, r2, #20
   2c8f2:	it	le
   2c8f4:	rsble	ip, r2, #32
   2c8f8:	lsl.w	r1, r1, r2
   2c8fc:	lsr.w	ip, r0, ip
   2c900:	itt	le
   2c902:	orrle.w	r1, r1, ip
   2c906:	lslle	r0, r2
   2c908:	subs	r4, r4, r3
   2c90a:	ittt	ge
   2c90c:	addge.w	r1, r1, r4, lsl #20
   2c910:	orrge	r1, r5
   2c912:	popge	{r4, r5, pc}
   2c914:	mvn.w	r4, r4
   2c918:	subs	r4, #31
   2c91a:	bge.n	2c956 <mkdtemp@@Base+0x1846>
   2c91c:	adds	r4, #12
   2c91e:	bgt.n	2c93e <mkdtemp@@Base+0x182e>
   2c920:	add.w	r4, r4, #20
   2c924:	rsb	r2, r4, #32
   2c928:	lsr.w	r0, r0, r4
   2c92c:	lsl.w	r3, r1, r2
   2c930:	orr.w	r0, r0, r3
   2c934:	lsr.w	r3, r1, r4
   2c938:	orr.w	r1, r5, r3
   2c93c:	pop	{r4, r5, pc}
   2c93e:	rsb	r4, r4, #12
   2c942:	rsb	r2, r4, #32
   2c946:	lsr.w	r0, r0, r2
   2c94a:	lsl.w	r3, r1, r4
   2c94e:	orr.w	r0, r0, r3
   2c952:	mov	r1, r5
   2c954:	pop	{r4, r5, pc}
   2c956:	lsr.w	r0, r1, r4
   2c95a:	mov	r1, r5
   2c95c:	pop	{r4, r5, pc}
   2c95e:	teq	r4, #0
   2c962:	eor.w	r3, r3, #1048576	; 0x100000
   2c966:	itte	eq
   2c968:	eoreq.w	r1, r1, #1048576	; 0x100000
   2c96c:	addeq	r4, #1
   2c96e:	subne	r5, #1
   2c970:	b.n	2c810 <mkdtemp@@Base+0x1700>
   2c972:	mvns.w	ip, r4, asr #21
   2c976:	it	ne
   2c978:	mvnsne.w	ip, r5, asr #21
   2c97c:	beq.n	2c9d2 <mkdtemp@@Base+0x18c2>
   2c97e:	teq	r4, r5
   2c982:	it	eq
   2c984:	teqeq	r0, r2
   2c988:	beq.n	2c996 <mkdtemp@@Base+0x1886>
   2c98a:	orrs.w	ip, r4, r0
   2c98e:	itt	eq
   2c990:	moveq	r1, r3
   2c992:	moveq	r0, r2
   2c994:	pop	{r4, r5, pc}
   2c996:	teq	r1, r3
   2c99a:	ittt	ne
   2c99c:	movne	r1, #0
   2c99e:	movne	r0, #0
   2c9a0:	popne	{r4, r5, pc}
   2c9a2:	movs.w	ip, r4, lsr #21
   2c9a6:	bne.n	2c9b4 <mkdtemp@@Base+0x18a4>
   2c9a8:	lsls	r0, r0, #1
   2c9aa:	adcs	r1, r1
   2c9ac:	it	cs
   2c9ae:	orrcs.w	r1, r1, #2147483648	; 0x80000000
   2c9b2:	pop	{r4, r5, pc}
   2c9b4:	adds.w	r4, r4, #4194304	; 0x400000
   2c9b8:	itt	cc
   2c9ba:	addcc.w	r1, r1, #1048576	; 0x100000
   2c9be:	popcc	{r4, r5, pc}
   2c9c0:	and.w	r5, r1, #2147483648	; 0x80000000
   2c9c4:	orr.w	r1, r5, #2130706432	; 0x7f000000
   2c9c8:	orr.w	r1, r1, #15728640	; 0xf00000
   2c9cc:	mov.w	r0, #0
   2c9d0:	pop	{r4, r5, pc}
   2c9d2:	mvns.w	ip, r4, asr #21
   2c9d6:	itte	ne
   2c9d8:	movne	r1, r3
   2c9da:	movne	r0, r2
   2c9dc:	mvnseq.w	ip, r5, asr #21
   2c9e0:	itt	ne
   2c9e2:	movne	r3, r1
   2c9e4:	movne	r2, r0
   2c9e6:	orrs.w	r4, r0, r1, lsl #12
   2c9ea:	itte	eq
   2c9ec:	orrseq.w	r5, r2, r3, lsl #12
   2c9f0:	teqeq	r1, r3
   2c9f4:	orrne.w	r1, r1, #524288	; 0x80000
   2c9f8:	pop	{r4, r5, pc}
   2c9fa:	nop
   2c9fc:	teq	r0, #0
   2ca00:	itt	eq
   2ca02:	moveq	r1, #0
   2ca04:	bxeq	lr
   2ca06:	push	{r4, r5, lr}
   2ca08:	mov.w	r4, #1024	; 0x400
   2ca0c:	add.w	r4, r4, #50	; 0x32
   2ca10:	mov.w	r5, #0
   2ca14:	mov.w	r1, #0
   2ca18:	b.n	2c8bc <mkdtemp@@Base+0x17ac>
   2ca1a:	nop
   2ca1c:	teq	r0, #0
   2ca20:	itt	eq
   2ca22:	moveq	r1, #0
   2ca24:	bxeq	lr
   2ca26:	push	{r4, r5, lr}
   2ca28:	mov.w	r4, #1024	; 0x400
   2ca2c:	add.w	r4, r4, #50	; 0x32
   2ca30:	ands.w	r5, r0, #2147483648	; 0x80000000
   2ca34:	it	mi
   2ca36:	negmi	r0, r0
   2ca38:	mov.w	r1, #0
   2ca3c:	b.n	2c8bc <mkdtemp@@Base+0x17ac>
   2ca3e:	nop
   2ca40:	lsls	r2, r0, #1
   2ca42:	mov.w	r1, r2, asr #3
   2ca46:	mov.w	r1, r1, rrx
   2ca4a:	mov.w	r0, r2, lsl #28
   2ca4e:	itttt	ne
   2ca50:	andsne.w	r3, r2, #4278190080	; 0xff000000
   2ca54:	teqne	r3, #4278190080	; 0xff000000
   2ca58:	eorne.w	r1, r1, #939524096	; 0x38000000
   2ca5c:	bxne	lr
   2ca5e:	bics.w	r2, r2, #4278190080	; 0xff000000
   2ca62:	it	eq
   2ca64:	bxeq	lr
   2ca66:	teq	r3, #4278190080	; 0xff000000
   2ca6a:	itt	eq
   2ca6c:	orreq.w	r1, r1, #524288	; 0x80000
   2ca70:	bxeq	lr
   2ca72:	push	{r4, r5, lr}
   2ca74:	mov.w	r4, #896	; 0x380
   2ca78:	and.w	r5, r1, #2147483648	; 0x80000000
   2ca7c:	bic.w	r1, r1, #2147483648	; 0x80000000
   2ca80:	b.n	2c8bc <mkdtemp@@Base+0x17ac>
   2ca82:	nop
   2ca84:	orrs.w	r2, r0, r1
   2ca88:	it	eq
   2ca8a:	bxeq	lr
   2ca8c:	push	{r4, r5, lr}
   2ca8e:	mov.w	r5, #0
   2ca92:	b.n	2caaa <mkdtemp@@Base+0x199a>
   2ca94:	orrs.w	r2, r0, r1
   2ca98:	it	eq
   2ca9a:	bxeq	lr
   2ca9c:	push	{r4, r5, lr}
   2ca9e:	ands.w	r5, r1, #2147483648	; 0x80000000
   2caa2:	bpl.n	2caaa <mkdtemp@@Base+0x199a>
   2caa4:	negs	r0, r0
   2caa6:	sbc.w	r1, r1, r1, lsl #1
   2caaa:	mov.w	r4, #1024	; 0x400
   2caae:	add.w	r4, r4, #50	; 0x32
   2cab2:	movs.w	ip, r1, lsr #22
   2cab6:	beq.w	2c86a <mkdtemp@@Base+0x175a>
   2caba:	mov.w	r2, #3
   2cabe:	movs.w	ip, ip, lsr #3
   2cac2:	it	ne
   2cac4:	addne	r2, #3
   2cac6:	movs.w	ip, ip, lsr #3
   2caca:	it	ne
   2cacc:	addne	r2, #3
   2cace:	add.w	r2, r2, ip, lsr #3
   2cad2:	rsb	r3, r2, #32
   2cad6:	lsl.w	ip, r0, r3
   2cada:	lsr.w	r0, r0, r2
   2cade:	lsl.w	lr, r1, r3
   2cae2:	orr.w	r0, r0, lr
   2cae6:	lsr.w	r1, r1, r2
   2caea:	add	r4, r2
   2caec:	b.n	2c86a <mkdtemp@@Base+0x175a>
   2caee:	nop
   2caf0:	cbnz	r3, 2cb08 <mkdtemp@@Base+0x19f8>
   2caf2:	cbnz	r2, 2cb08 <mkdtemp@@Base+0x19f8>
   2caf4:	cmp	r1, #0
   2caf6:	it	eq
   2caf8:	cmpeq	r0, #0
   2cafa:	itt	ne
   2cafc:	movne.w	r1, #4294967295	; 0xffffffff
   2cb00:	movne.w	r0, #4294967295	; 0xffffffff
   2cb04:	b.w	2cb20 <mkdtemp@@Base+0x1a10>
   2cb08:	sub.w	ip, sp, #8
   2cb0c:	strd	ip, lr, [sp, #-16]!
   2cb10:	bl	2cc58 <mkdtemp@@Base+0x1b48>
   2cb14:	ldr.w	lr, [sp, #4]
   2cb18:	ldrd	r2, r3, [sp, #8]
   2cb1c:	add	sp, #16
   2cb1e:	bx	lr
   2cb20:	push	{r1, lr}
   2cb22:	mov.w	r0, #8
   2cb26:	blx	4948 <raise@plt+0x4>
   2cb2a:	pop	{r1, pc}
   2cb2c:	cmp	r1, #0
   2cb2e:	add.w	r2, r0, r1
   2cb32:	blt.n	2cb42 <mkdtemp@@Base+0x1a32>
   2cb34:	cmp	r0, r2
   2cb36:	ite	le
   2cb38:	movle	r0, #0
   2cb3a:	movgt	r0, #1
   2cb3c:	cbnz	r0, 2cb4c <mkdtemp@@Base+0x1a3c>
   2cb3e:	mov	r0, r2
   2cb40:	bx	lr
   2cb42:	cmp	r0, r2
   2cb44:	ite	ge
   2cb46:	movge	r0, #0
   2cb48:	movlt	r0, #1
   2cb4a:	b.n	2cb3c <mkdtemp@@Base+0x1a2c>
   2cb4c:	push	{r3, lr}
   2cb4e:	blx	407c <abort@plt>
   2cb52:	nop
   2cb54:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   2cb58:	adds.w	r8, r0, r2
   2cb5c:	adc.w	r9, r1, r3
   2cb60:	cmp	r2, #0
   2cb62:	sbcs.w	r3, r3, #0
   2cb66:	blt.n	2cb7e <mkdtemp@@Base+0x1a6e>
   2cb68:	cmp	r8, r0
   2cb6a:	sbcs.w	r3, r9, r1
   2cb6e:	ite	lt
   2cb70:	movlt	r3, #1
   2cb72:	movge	r3, #0
   2cb74:	cbnz	r3, 2cb8c <mkdtemp@@Base+0x1a7c>
   2cb76:	mov	r0, r8
   2cb78:	mov	r1, r9
   2cb7a:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   2cb7e:	cmp	r0, r8
   2cb80:	sbcs.w	r3, r1, r9
   2cb84:	ite	lt
   2cb86:	movlt	r3, #1
   2cb88:	movge	r3, #0
   2cb8a:	b.n	2cb74 <mkdtemp@@Base+0x1a64>
   2cb8c:	blx	407c <abort@plt>
   2cb90:	cmp	r1, #0
   2cb92:	sub.w	r2, r0, r1
   2cb96:	blt.n	2cba6 <mkdtemp@@Base+0x1a96>
   2cb98:	cmp	r0, r2
   2cb9a:	ite	ge
   2cb9c:	movge	r0, #0
   2cb9e:	movlt	r0, #1
   2cba0:	cbnz	r0, 2cbb0 <mkdtemp@@Base+0x1aa0>
   2cba2:	mov	r0, r2
   2cba4:	bx	lr
   2cba6:	cmp	r0, r2
   2cba8:	ite	le
   2cbaa:	movle	r0, #0
   2cbac:	movgt	r0, #1
   2cbae:	b.n	2cba0 <mkdtemp@@Base+0x1a90>
   2cbb0:	push	{r3, lr}
   2cbb2:	blx	407c <abort@plt>
   2cbb6:	nop
   2cbb8:	smull	r0, r1, r0, r1
   2cbbc:	cmp.w	r1, r0, asr #31
   2cbc0:	bne.n	2cbc4 <mkdtemp@@Base+0x1ab4>
   2cbc2:	bx	lr
   2cbc4:	push	{r3, lr}
   2cbc6:	blx	407c <abort@plt>
   2cbca:	nop
   2cbcc:	cmp	r0, #0
   2cbce:	push	{r3, lr}
   2cbd0:	rsb	r3, r0, #0
   2cbd4:	it	lt
   2cbd6:	lsrlt	r2, r3, #31
   2cbd8:	blt.n	2cbe2 <mkdtemp@@Base+0x1ad2>
   2cbda:	cmp	r3, #0
   2cbdc:	ite	le
   2cbde:	movle	r2, #0
   2cbe0:	movgt	r2, #1
   2cbe2:	cbnz	r2, 2cbe8 <mkdtemp@@Base+0x1ad8>
   2cbe4:	mov	r0, r3
   2cbe6:	pop	{r3, pc}
   2cbe8:	blx	407c <abort@plt>
   2cbec:	mov	r2, r0
   2cbee:	negs	r0, r0
   2cbf0:	push	{r3, lr}
   2cbf2:	mov	r3, r1
   2cbf4:	sbc.w	r1, r1, r1, lsl #1
   2cbf8:	cmp	r2, #0
   2cbfa:	sbcs.w	r3, r3, #0
   2cbfe:	it	lt
   2cc00:	lsrlt	r3, r1, #31
   2cc02:	blt.n	2cc10 <mkdtemp@@Base+0x1b00>
   2cc04:	cmp	r0, #1
   2cc06:	sbcs.w	r3, r1, #0
   2cc0a:	ite	ge
   2cc0c:	movge	r3, #1
   2cc0e:	movlt	r3, #0
   2cc10:	cbnz	r3, 2cc14 <mkdtemp@@Base+0x1b04>
   2cc12:	pop	{r3, pc}
   2cc14:	blx	407c <abort@plt>
   2cc18:	vldr	d6, [pc, #44]	; 2cc48 <mkdtemp@@Base+0x1b38>
   2cc1c:	vmov	d7, r0, r1
   2cc20:	vmul.f64	d6, d7, d6
   2cc24:	vldr	d5, [pc, #40]	; 2cc50 <mkdtemp@@Base+0x1b40>
   2cc28:	vcvt.u32.f64	s12, d6
   2cc2c:	vcvt.f64.u32	d4, s12
   2cc30:	vmov	r1, s12
   2cc34:	vmls.f64	d7, d4, d5
   2cc38:	vcvt.u32.f64	s15, d7
   2cc3c:	vmov	r0, s15
   2cc40:	bx	lr
   2cc42:	nop
   2cc44:	nop.w
   2cc48:	movs	r0, r0
   2cc4a:	movs	r0, r0
   2cc4c:	movs	r0, r0
   2cc4e:	subs	r5, #240	; 0xf0
   2cc50:	movs	r0, r0
   2cc52:	movs	r0, r0
   2cc54:	movs	r0, r0
   2cc56:	rors	r0, r6
   2cc58:	cmp	r1, r3
   2cc5a:	it	eq
   2cc5c:	cmpeq	r0, r2
   2cc5e:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2cc62:	mov	r4, r0
   2cc64:	it	cc
   2cc66:	movcc	r0, #0
   2cc68:	mov	r5, r1
   2cc6a:	ldr.w	ip, [sp, #36]	; 0x24
   2cc6e:	it	cc
   2cc70:	movcc	r1, r0
   2cc72:	bcc.n	2cd4c <mkdtemp@@Base+0x1c3c>
   2cc74:	mov	r8, r2
   2cc76:	mov	r9, r3
   2cc78:	clz	r2, r3
   2cc7c:	cmp	r3, #0
   2cc7e:	beq.n	2cd62 <mkdtemp@@Base+0x1c52>
   2cc80:	clz	r3, r5
   2cc84:	cmp	r5, #0
   2cc86:	beq.n	2cd5a <mkdtemp@@Base+0x1c4a>
   2cc88:	subs	r2, r2, r3
   2cc8a:	sub.w	lr, r2, #32
   2cc8e:	lsl.w	fp, r9, r2
   2cc92:	lsl.w	r3, r8, lr
   2cc96:	rsb	r7, r2, #32
   2cc9a:	orr.w	fp, fp, r3
   2cc9e:	lsr.w	r3, r8, r7
   2cca2:	orr.w	fp, fp, r3
   2cca6:	lsl.w	sl, r8, r2
   2ccaa:	cmp	r5, fp
   2ccac:	it	eq
   2ccae:	cmpeq	r4, sl
   2ccb0:	itt	cc
   2ccb2:	movcc	r0, #0
   2ccb4:	movcc	r1, r0
   2ccb6:	bcc.n	2ccce <mkdtemp@@Base+0x1bbe>
   2ccb8:	movs	r0, #1
   2ccba:	subs.w	r4, r4, sl
   2ccbe:	lsl.w	r1, r0, lr
   2ccc2:	lsr.w	r3, r0, r7
   2ccc6:	sbc.w	r5, r5, fp
   2ccca:	orrs	r1, r3
   2cccc:	lsls	r0, r2
   2ccce:	cmp	r2, #0
   2ccd0:	beq.n	2cd4c <mkdtemp@@Base+0x1c3c>
   2ccd2:	mov.w	r8, sl, lsr #1
   2ccd6:	mov.w	r9, fp, lsr #1
   2ccda:	orr.w	r8, r8, fp, lsl #31
   2ccde:	mov	r6, r2
   2cce0:	b.n	2ccfa <mkdtemp@@Base+0x1bea>
   2cce2:	subs.w	r3, r4, r8
   2cce6:	sbc.w	sl, r5, r9
   2ccea:	adds	r3, r3, r3
   2ccec:	adc.w	sl, sl, sl
   2ccf0:	adds	r4, r3, #1
   2ccf2:	adc.w	r5, sl, #0
   2ccf6:	subs	r6, #1
   2ccf8:	beq.n	2cd0a <mkdtemp@@Base+0x1bfa>
   2ccfa:	cmp	r5, r9
   2ccfc:	it	eq
   2ccfe:	cmpeq	r4, r8
   2cd00:	bcs.n	2cce2 <mkdtemp@@Base+0x1bd2>
   2cd02:	adds	r4, r4, r4
   2cd04:	adcs	r5, r5
   2cd06:	subs	r6, #1
   2cd08:	bne.n	2ccfa <mkdtemp@@Base+0x1bea>
   2cd0a:	lsl.w	r7, r5, r7
   2cd0e:	lsr.w	r3, r4, r2
   2cd12:	orrs	r3, r7
   2cd14:	lsr.w	lr, r5, lr
   2cd18:	adds	r0, r0, r4
   2cd1a:	lsr.w	r8, r5, r2
   2cd1e:	orr.w	r4, r3, lr
   2cd22:	sub.w	r7, r2, #32
   2cd26:	rsb	r6, r2, #32
   2cd2a:	lsl.w	r3, r8, r2
   2cd2e:	lsl.w	r7, r4, r7
   2cd32:	lsl.w	r2, r4, r2
   2cd36:	orr.w	r3, r3, r7
   2cd3a:	lsr.w	r6, r4, r6
   2cd3e:	adc.w	r1, r5, r1
   2cd42:	orrs	r3, r6
   2cd44:	subs	r0, r0, r2
   2cd46:	mov	r5, r8
   2cd48:	sbc.w	r1, r1, r3
   2cd4c:	cmp.w	ip, #0
   2cd50:	beq.n	2cd56 <mkdtemp@@Base+0x1c46>
   2cd52:	strd	r4, r5, [ip]
   2cd56:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2cd5a:	clz	r3, r4
   2cd5e:	adds	r3, #32
   2cd60:	b.n	2cc88 <mkdtemp@@Base+0x1b78>
   2cd62:	clz	r2, r8
   2cd66:	clz	r3, r5
   2cd6a:	adds	r2, #32
   2cd6c:	cmp	r5, #0
   2cd6e:	bne.n	2cc88 <mkdtemp@@Base+0x1b78>
   2cd70:	b.n	2cd5a <mkdtemp@@Base+0x1c4a>
   2cd72:	nop
   2cd74:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   2cd78:	mov	r7, r0
   2cd7a:	ldr	r6, [pc, #48]	; (2cdac <mkdtemp@@Base+0x1c9c>)
   2cd7c:	mov	r8, r1
   2cd7e:	ldr	r5, [pc, #48]	; (2cdb0 <mkdtemp@@Base+0x1ca0>)
   2cd80:	mov	r9, r2
   2cd82:	add	r6, pc
   2cd84:	blx	3fbc <BN_div@plt-0x20>
   2cd88:	add	r5, pc
   2cd8a:	subs	r6, r6, r5
   2cd8c:	asrs	r6, r6, #2
   2cd8e:	beq.n	2cda6 <mkdtemp@@Base+0x1c96>
   2cd90:	subs	r5, #4
   2cd92:	movs	r4, #0
   2cd94:	ldr.w	r3, [r5, #4]!
   2cd98:	adds	r4, #1
   2cd9a:	mov	r2, r9
   2cd9c:	mov	r1, r8
   2cd9e:	mov	r0, r7
   2cda0:	blx	r3
   2cda2:	cmp	r6, r4
   2cda4:	bne.n	2cd94 <mkdtemp@@Base+0x1c84>
   2cda6:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   2cdaa:	nop
   2cdac:	cmp	sl, fp
   2cdae:	movs	r3, r0
   2cdb0:	cmp	r8, sl
   2cdb2:	movs	r3, r0
   2cdb4:	bx	lr
   2cdb6:	nop

Disassembly of section .fini:

0002cdb8 <.fini>:
   2cdb8:	push	{r3, lr}
   2cdbc:	pop	{r3, pc}
