vhdl work "C:\peiqing\XilinxProjectPQ\GG\VHDLsource\var_delay.vhd"
