<stg><name>dataflow_section</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="64">
<![CDATA[
entry:2 %conv_to_pool_streams = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_to_pool_streams"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="64">
<![CDATA[
entry:5 %conv_to_pool_streams_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_to_pool_streams_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="24" op_0_bw="64">
<![CDATA[
entry:8 %conv_to_pool_streams_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_to_pool_streams_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="24" op_0_bw="64">
<![CDATA[
entry:11 %conv_to_pool_streams_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_to_pool_streams_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="64">
<![CDATA[
entry:14 %pool_to_flat_streams = alloca i64 1

]]></Node>
<StgValue><ssdm name="pool_to_flat_streams"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="64">
<![CDATA[
entry:17 %pool_to_flat_streams_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pool_to_flat_streams_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="24" op_0_bw="64">
<![CDATA[
entry:20 %pool_to_flat_streams_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pool_to_flat_streams_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="64">
<![CDATA[
entry:23 %pool_to_flat_streams_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pool_to_flat_streams_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="24" op_0_bw="64">
<![CDATA[
entry:26 %flat_to_dense_streams = alloca i64 1

]]></Node>
<StgValue><ssdm name="flat_to_dense_streams"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="64">
<![CDATA[
entry:29 %flat_to_dense_streams_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="flat_to_dense_streams_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="64">
<![CDATA[
entry:32 %flat_to_dense_streams_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="flat_to_dense_streams_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="24" op_0_bw="64">
<![CDATA[
entry:35 %flat_to_dense_streams_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="flat_to_dense_streams_3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="24" op_0_bw="64">
<![CDATA[
entry:38 %dense_to_softmax_streams = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense_to_softmax_streams"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="64">
<![CDATA[
entry:41 %dense_to_softmax_streams_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense_to_softmax_streams_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="64">
<![CDATA[
entry:44 %dense_to_softmax_streams_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense_to_softmax_streams_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="24" op_0_bw="64">
<![CDATA[
entry:47 %dense_to_softmax_streams_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense_to_softmax_streams_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24" op_50_bw="24" op_51_bw="24" op_52_bw="24" op_53_bw="24" op_54_bw="24" op_55_bw="24" op_56_bw="24" op_57_bw="24" op_58_bw="24" op_59_bw="24" op_60_bw="24" op_61_bw="24" op_62_bw="24" op_63_bw="24" op_64_bw="24" op_65_bw="24" op_66_bw="24" op_67_bw="24" op_68_bw="24" op_69_bw="24" op_70_bw="24" op_71_bw="24" op_72_bw="24" op_73_bw="24" op_74_bw="24" op_75_bw="24" op_76_bw="24" op_77_bw="24" op_78_bw="24" op_79_bw="24" op_80_bw="24" op_81_bw="24" op_82_bw="24" op_83_bw="24" op_84_bw="6" op_85_bw="8" op_86_bw="7" op_87_bw="8" op_88_bw="8" op_89_bw="9" op_90_bw="8" op_91_bw="9" op_92_bw="8" op_93_bw="9" op_94_bw="8" op_95_bw="9" op_96_bw="8" op_97_bw="9" op_98_bw="8" op_99_bw="8" op_100_bw="9" op_101_bw="8" op_102_bw="8" op_103_bw="9" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="9" op_108_bw="9" op_109_bw="8" op_110_bw="9" op_111_bw="9" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="9" op_116_bw="9" op_117_bw="8" op_118_bw="9" op_119_bw="9" op_120_bw="9" op_121_bw="9" op_122_bw="9" op_123_bw="9" op_124_bw="9" op_125_bw="7" op_126_bw="9" op_127_bw="9" op_128_bw="9" op_129_bw="10" op_130_bw="9" op_131_bw="9" op_132_bw="9" op_133_bw="9">
<![CDATA[
entry:50 %call_ln32 = call void @convolutional_layer, i24 %pad_img0_0_0, i24 %pad_img0_0_1, i24 %pad_img0_0_2, i24 %pad_img0_0_3, i24 %pad_img0_0_4, i24 %pad_img0_0_5, i24 %pad_img0_0_6, i24 %pad_img0_1_0, i24 %pad_img0_1_1, i24 %pad_img0_1_2, i24 %pad_img0_1_3, i24 %pad_img0_1_4, i24 %pad_img0_1_5, i24 %pad_img0_1_6, i24 %pad_img0_2_0, i24 %pad_img0_2_1, i24 %pad_img0_2_2, i24 %pad_img0_2_3, i24 %pad_img0_2_4, i24 %pad_img0_2_5, i24 %pad_img0_2_6, i24 %pad_img0_3_0, i24 %pad_img0_3_1, i24 %pad_img0_3_2, i24 %pad_img0_3_3, i24 %pad_img0_3_4, i24 %pad_img0_3_5, i24 %pad_img0_3_6, i24 %pad_img1, i24 %pad_img2, i24 %pad_img3_0_0, i24 %pad_img3_0_1, i24 %pad_img3_0_2, i24 %pad_img3_0_3, i24 %pad_img3_0_4, i24 %pad_img3_0_5, i24 %pad_img3_0_6, i24 %pad_img3_1_0, i24 %pad_img3_1_1, i24 %pad_img3_1_2, i24 %pad_img3_1_3, i24 %pad_img3_1_4, i24 %pad_img3_1_5, i24 %pad_img3_1_6, i24 %pad_img3_2_0, i24 %pad_img3_2_1, i24 %pad_img3_2_2, i24 %pad_img3_2_3, i24 %pad_img3_2_4, i24 %pad_img3_2_5, i24 %pad_img3_2_6, i24 %pad_img3_3_0, i24 %pad_img3_3_1, i24 %pad_img3_3_2, i24 %pad_img3_3_3, i24 %pad_img3_3_4, i24 %pad_img3_3_5, i24 %pad_img3_3_6, i24 %pad_img3_4_0, i24 %pad_img3_4_1, i24 %pad_img3_4_2, i24 %pad_img3_4_3, i24 %pad_img3_4_4, i24 %pad_img3_4_5, i24 %pad_img3_4_6, i24 %pad_img3_5_0, i24 %pad_img3_5_1, i24 %pad_img3_5_2, i24 %pad_img3_5_3, i24 %pad_img3_5_4, i24 %pad_img3_5_5, i24 %pad_img3_5_6, i24 %pad_img3_6_0, i24 %pad_img3_6_1, i24 %pad_img3_6_2, i24 %pad_img3_6_3, i24 %pad_img3_6_4, i24 %pad_img3_6_5, i24 %pad_img3_6_6, i24 %conv_to_pool_streams, i24 %conv_to_pool_streams_1, i24 %conv_to_pool_streams_2, i24 %conv_to_pool_streams_3, i6 %conv_biases, i8 %conv_weights_0_0, i7 %conv_weights_0_1, i8 %conv_weights_0_2, i8 %conv_weights_0_3, i9 %conv_weights_0_4, i8 %conv_weights_0_5, i9 %conv_weights_0_6, i8 %conv_weights_1_0, i9 %conv_weights_1_1, i8 %conv_weights_1_2, i9 %conv_weights_1_3, i8 %conv_weights_1_4, i9 %conv_weights_1_5, i8 %conv_weights_1_6, i8 %conv_weights_2_0, i9 %conv_weights_2_1, i8 %conv_weights_2_2, i8 %conv_weights_2_3, i9 %conv_weights_2_4, i8 %conv_weights_2_5, i8 %conv_weights_2_6, i8 %conv_weights_3_0, i9 %conv_weights_3_1, i9 %conv_weights_3_2, i8 %conv_weights_3_3, i9 %conv_weights_3_4, i9 %conv_weights_3_5, i8 %conv_weights_3_6, i8 %conv_weights_4_0, i8 %conv_weights_4_1, i9 %conv_weights_4_2, i9 %conv_weights_4_3, i8 %conv_weights_4_4, i9 %conv_weights_4_5, i9 %conv_weights_4_6, i9 %conv_weights_5_0, i9 %conv_weights_5_1, i9 %conv_weights_5_2, i9 %conv_weights_5_3, i9 %conv_weights_5_4, i7 %conv_weights_5_5, i9 %conv_weights_5_6, i9 %conv_weights_6_0, i9 %conv_weights_6_1, i10 %conv_weights_6_2, i9 %conv_weights_6_3, i9 %conv_weights_6_4, i9 %conv_weights_6_5, i9 %conv_weights_6_6

]]></Node>
<StgValue><ssdm name="call_ln32"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24" op_50_bw="24" op_51_bw="24" op_52_bw="24" op_53_bw="24" op_54_bw="24" op_55_bw="24" op_56_bw="24" op_57_bw="24" op_58_bw="24" op_59_bw="24" op_60_bw="24" op_61_bw="24" op_62_bw="24" op_63_bw="24" op_64_bw="24" op_65_bw="24" op_66_bw="24" op_67_bw="24" op_68_bw="24" op_69_bw="24" op_70_bw="24" op_71_bw="24" op_72_bw="24" op_73_bw="24" op_74_bw="24" op_75_bw="24" op_76_bw="24" op_77_bw="24" op_78_bw="24" op_79_bw="24" op_80_bw="24" op_81_bw="24" op_82_bw="24" op_83_bw="24" op_84_bw="6" op_85_bw="8" op_86_bw="7" op_87_bw="8" op_88_bw="8" op_89_bw="9" op_90_bw="8" op_91_bw="9" op_92_bw="8" op_93_bw="9" op_94_bw="8" op_95_bw="9" op_96_bw="8" op_97_bw="9" op_98_bw="8" op_99_bw="8" op_100_bw="9" op_101_bw="8" op_102_bw="8" op_103_bw="9" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="9" op_108_bw="9" op_109_bw="8" op_110_bw="9" op_111_bw="9" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="9" op_116_bw="9" op_117_bw="8" op_118_bw="9" op_119_bw="9" op_120_bw="9" op_121_bw="9" op_122_bw="9" op_123_bw="9" op_124_bw="9" op_125_bw="7" op_126_bw="9" op_127_bw="9" op_128_bw="9" op_129_bw="10" op_130_bw="9" op_131_bw="9" op_132_bw="9" op_133_bw="9">
<![CDATA[
entry:50 %call_ln32 = call void @convolutional_layer, i24 %pad_img0_0_0, i24 %pad_img0_0_1, i24 %pad_img0_0_2, i24 %pad_img0_0_3, i24 %pad_img0_0_4, i24 %pad_img0_0_5, i24 %pad_img0_0_6, i24 %pad_img0_1_0, i24 %pad_img0_1_1, i24 %pad_img0_1_2, i24 %pad_img0_1_3, i24 %pad_img0_1_4, i24 %pad_img0_1_5, i24 %pad_img0_1_6, i24 %pad_img0_2_0, i24 %pad_img0_2_1, i24 %pad_img0_2_2, i24 %pad_img0_2_3, i24 %pad_img0_2_4, i24 %pad_img0_2_5, i24 %pad_img0_2_6, i24 %pad_img0_3_0, i24 %pad_img0_3_1, i24 %pad_img0_3_2, i24 %pad_img0_3_3, i24 %pad_img0_3_4, i24 %pad_img0_3_5, i24 %pad_img0_3_6, i24 %pad_img1, i24 %pad_img2, i24 %pad_img3_0_0, i24 %pad_img3_0_1, i24 %pad_img3_0_2, i24 %pad_img3_0_3, i24 %pad_img3_0_4, i24 %pad_img3_0_5, i24 %pad_img3_0_6, i24 %pad_img3_1_0, i24 %pad_img3_1_1, i24 %pad_img3_1_2, i24 %pad_img3_1_3, i24 %pad_img3_1_4, i24 %pad_img3_1_5, i24 %pad_img3_1_6, i24 %pad_img3_2_0, i24 %pad_img3_2_1, i24 %pad_img3_2_2, i24 %pad_img3_2_3, i24 %pad_img3_2_4, i24 %pad_img3_2_5, i24 %pad_img3_2_6, i24 %pad_img3_3_0, i24 %pad_img3_3_1, i24 %pad_img3_3_2, i24 %pad_img3_3_3, i24 %pad_img3_3_4, i24 %pad_img3_3_5, i24 %pad_img3_3_6, i24 %pad_img3_4_0, i24 %pad_img3_4_1, i24 %pad_img3_4_2, i24 %pad_img3_4_3, i24 %pad_img3_4_4, i24 %pad_img3_4_5, i24 %pad_img3_4_6, i24 %pad_img3_5_0, i24 %pad_img3_5_1, i24 %pad_img3_5_2, i24 %pad_img3_5_3, i24 %pad_img3_5_4, i24 %pad_img3_5_5, i24 %pad_img3_5_6, i24 %pad_img3_6_0, i24 %pad_img3_6_1, i24 %pad_img3_6_2, i24 %pad_img3_6_3, i24 %pad_img3_6_4, i24 %pad_img3_6_5, i24 %pad_img3_6_6, i24 %conv_to_pool_streams, i24 %conv_to_pool_streams_1, i24 %conv_to_pool_streams_2, i24 %conv_to_pool_streams_3, i6 %conv_biases, i8 %conv_weights_0_0, i7 %conv_weights_0_1, i8 %conv_weights_0_2, i8 %conv_weights_0_3, i9 %conv_weights_0_4, i8 %conv_weights_0_5, i9 %conv_weights_0_6, i8 %conv_weights_1_0, i9 %conv_weights_1_1, i8 %conv_weights_1_2, i9 %conv_weights_1_3, i8 %conv_weights_1_4, i9 %conv_weights_1_5, i8 %conv_weights_1_6, i8 %conv_weights_2_0, i9 %conv_weights_2_1, i8 %conv_weights_2_2, i8 %conv_weights_2_3, i9 %conv_weights_2_4, i8 %conv_weights_2_5, i8 %conv_weights_2_6, i8 %conv_weights_3_0, i9 %conv_weights_3_1, i9 %conv_weights_3_2, i8 %conv_weights_3_3, i9 %conv_weights_3_4, i9 %conv_weights_3_5, i8 %conv_weights_3_6, i8 %conv_weights_4_0, i8 %conv_weights_4_1, i9 %conv_weights_4_2, i9 %conv_weights_4_3, i8 %conv_weights_4_4, i9 %conv_weights_4_5, i9 %conv_weights_4_6, i9 %conv_weights_5_0, i9 %conv_weights_5_1, i9 %conv_weights_5_2, i9 %conv_weights_5_3, i9 %conv_weights_5_4, i7 %conv_weights_5_5, i9 %conv_weights_5_6, i9 %conv_weights_6_0, i9 %conv_weights_6_1, i10 %conv_weights_6_2, i9 %conv_weights_6_3, i9 %conv_weights_6_4, i9 %conv_weights_6_5, i9 %conv_weights_6_6

]]></Node>
<StgValue><ssdm name="call_ln32"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:51 %call_ln45 = call void @max_pooling_layer, i24 %conv_to_pool_streams, i24 %conv_to_pool_streams_1, i24 %conv_to_pool_streams_2, i24 %conv_to_pool_streams_3, i24 %pool_to_flat_streams, i24 %pool_to_flat_streams_1, i24 %pool_to_flat_streams_2, i24 %pool_to_flat_streams_3

]]></Node>
<StgValue><ssdm name="call_ln45"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:51 %call_ln45 = call void @max_pooling_layer, i24 %conv_to_pool_streams, i24 %conv_to_pool_streams_1, i24 %conv_to_pool_streams_2, i24 %conv_to_pool_streams_3, i24 %pool_to_flat_streams, i24 %pool_to_flat_streams_1, i24 %pool_to_flat_streams_2, i24 %pool_to_flat_streams_3

]]></Node>
<StgValue><ssdm name="call_ln45"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="31" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:52 %call_ln55 = call void @flattening_layer, i24 %pool_to_flat_streams, i24 %pool_to_flat_streams_1, i24 %pool_to_flat_streams_2, i24 %pool_to_flat_streams_3, i24 %flat_to_dense_streams, i24 %flat_to_dense_streams_1, i24 %flat_to_dense_streams_2, i24 %flat_to_dense_streams_3

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="32" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:52 %call_ln55 = call void @flattening_layer, i24 %pool_to_flat_streams, i24 %pool_to_flat_streams_1, i24 %pool_to_flat_streams_2, i24 %pool_to_flat_streams_3, i24 %flat_to_dense_streams, i24 %flat_to_dense_streams_1, i24 %flat_to_dense_streams_2, i24 %flat_to_dense_streams_3

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="33" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="9" op_10_bw="9" op_11_bw="9" op_12_bw="9" op_13_bw="9" op_14_bw="9" op_15_bw="9" op_16_bw="9" op_17_bw="9" op_18_bw="9" op_19_bw="9" op_20_bw="9" op_21_bw="9" op_22_bw="9" op_23_bw="9" op_24_bw="9" op_25_bw="8" op_26_bw="9" op_27_bw="9" op_28_bw="9" op_29_bw="0" op_30_bw="0">
<![CDATA[
entry:53 %call_ln59 = call void @dense_layer, i24 %flat_to_dense_streams, i24 %flat_to_dense_streams_1, i24 %flat_to_dense_streams_2, i24 %flat_to_dense_streams_3, i24 %dense_to_softmax_streams, i24 %dense_to_softmax_streams_1, i24 %dense_to_softmax_streams_2, i24 %dense_to_softmax_streams_3, i9 %dense_weights_0_0, i9 %dense_weights_0_1, i9 %dense_weights_0_2, i9 %dense_weights_0_3, i9 %dense_weights_0_4, i9 %dense_weights_0_5, i9 %dense_weights_0_6, i9 %dense_weights_0_7, i9 %dense_weights_0_8, i9 %dense_weights_0_9, i9 %dense_weights_1_0, i9 %dense_weights_1_1, i9 %dense_weights_1_2, i9 %dense_weights_1_3, i9 %dense_weights_1_4, i9 %dense_weights_1_5, i8 %dense_weights_1_6, i9 %dense_weights_1_7, i9 %dense_weights_1_8, i9 %dense_weights_1_9

]]></Node>
<StgValue><ssdm name="call_ln59"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="34" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="9" op_10_bw="9" op_11_bw="9" op_12_bw="9" op_13_bw="9" op_14_bw="9" op_15_bw="9" op_16_bw="9" op_17_bw="9" op_18_bw="9" op_19_bw="9" op_20_bw="9" op_21_bw="9" op_22_bw="9" op_23_bw="9" op_24_bw="9" op_25_bw="8" op_26_bw="9" op_27_bw="9" op_28_bw="9" op_29_bw="0" op_30_bw="0">
<![CDATA[
entry:53 %call_ln59 = call void @dense_layer, i24 %flat_to_dense_streams, i24 %flat_to_dense_streams_1, i24 %flat_to_dense_streams_2, i24 %flat_to_dense_streams_3, i24 %dense_to_softmax_streams, i24 %dense_to_softmax_streams_1, i24 %dense_to_softmax_streams_2, i24 %dense_to_softmax_streams_3, i9 %dense_weights_0_0, i9 %dense_weights_0_1, i9 %dense_weights_0_2, i9 %dense_weights_0_3, i9 %dense_weights_0_4, i9 %dense_weights_0_5, i9 %dense_weights_0_6, i9 %dense_weights_0_7, i9 %dense_weights_0_8, i9 %dense_weights_0_9, i9 %dense_weights_1_0, i9 %dense_weights_1_1, i9 %dense_weights_1_2, i9 %dense_weights_1_3, i9 %dense_weights_1_4, i9 %dense_weights_1_5, i8 %dense_weights_1_6, i9 %dense_weights_1_7, i9 %dense_weights_1_8, i9 %dense_weights_1_9

]]></Node>
<StgValue><ssdm name="call_ln59"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="35" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="7" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
entry:54 %call_ln62 = call void @dense_layer_soft_max, i24 %dense_to_softmax_streams, i24 %dense_to_softmax_streams_1, i24 %dense_to_softmax_streams_2, i24 %dense_to_softmax_streams_3, i24 %prediction, i7 %dense_biases

]]></Node>
<StgValue><ssdm name="call_ln62"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="36" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:0 %specdataflowpipeline_ln21 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln21"/></StgValue>
</operation>

<operation id="37" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %prediction, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="24">
<![CDATA[
entry:3 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i24 %conv_to_pool_streams, i24 %conv_to_pool_streams

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="39" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %conv_to_pool_streams, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="24">
<![CDATA[
entry:6 %empty_35 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_OC_1_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i24 %conv_to_pool_streams_1, i24 %conv_to_pool_streams_1

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="41" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %conv_to_pool_streams_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="24">
<![CDATA[
entry:9 %empty_36 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_OC_2_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i24 %conv_to_pool_streams_2, i24 %conv_to_pool_streams_2

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="43" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %conv_to_pool_streams_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="24">
<![CDATA[
entry:12 %empty_37 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_OC_3_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i24 %conv_to_pool_streams_3, i24 %conv_to_pool_streams_3

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="45" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %conv_to_pool_streams_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="24">
<![CDATA[
entry:15 %empty_38 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i24 %pool_to_flat_streams, i24 %pool_to_flat_streams

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="47" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %pool_to_flat_streams, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="24">
<![CDATA[
entry:18 %empty_39 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_OC_1_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i24 %pool_to_flat_streams_1, i24 %pool_to_flat_streams_1

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="49" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %pool_to_flat_streams_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="24">
<![CDATA[
entry:21 %empty_40 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_OC_2_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i24 %pool_to_flat_streams_2, i24 %pool_to_flat_streams_2

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="51" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %pool_to_flat_streams_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="24">
<![CDATA[
entry:24 %empty_41 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_OC_3_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i24 %pool_to_flat_streams_3, i24 %pool_to_flat_streams_3

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="53" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %pool_to_flat_streams_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="24">
<![CDATA[
entry:27 %empty_42 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i24 %flat_to_dense_streams, i24 %flat_to_dense_streams

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %flat_to_dense_streams, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="24">
<![CDATA[
entry:30 %empty_43 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_OC_1_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i24 %flat_to_dense_streams_1, i24 %flat_to_dense_streams_1

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="57" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %flat_to_dense_streams_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="24">
<![CDATA[
entry:33 %empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_OC_2_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i24 %flat_to_dense_streams_2, i24 %flat_to_dense_streams_2

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="59" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %flat_to_dense_streams_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="24">
<![CDATA[
entry:36 %empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_OC_3_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i24 %flat_to_dense_streams_3, i24 %flat_to_dense_streams_3

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %flat_to_dense_streams_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="24">
<![CDATA[
entry:39 %empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i24 %dense_to_softmax_streams, i24 %dense_to_softmax_streams

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %dense_to_softmax_streams, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="24">
<![CDATA[
entry:42 %empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_OC_1_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i24 %dense_to_softmax_streams_1, i24 %dense_to_softmax_streams_1

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %dense_to_softmax_streams_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="24">
<![CDATA[
entry:45 %empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_OC_2_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i24 %dense_to_softmax_streams_2, i24 %dense_to_softmax_streams_2

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %dense_to_softmax_streams_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="24">
<![CDATA[
entry:48 %empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_OC_3_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i24 %dense_to_softmax_streams_3, i24 %dense_to_softmax_streams_3

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %dense_to_softmax_streams_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="7" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
entry:54 %call_ln62 = call void @dense_layer_soft_max, i24 %dense_to_softmax_streams, i24 %dense_to_softmax_streams_1, i24 %dense_to_softmax_streams_2, i24 %dense_to_softmax_streams_3, i24 %prediction, i7 %dense_biases

]]></Node>
<StgValue><ssdm name="call_ln62"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0">
<![CDATA[
entry:55 %ret_ln63 = ret

]]></Node>
<StgValue><ssdm name="ret_ln63"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
