INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX 2/Traffic K_Light_Moore_2-Step/Traffic K_Light_Moore_2-Step.srcs/sources_1/new/Traffic_Light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_Light
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX 2/Traffic K_Light_Moore_2-Step/Traffic K_Light_Moore_2-Step.srcs/sim_1/new/Traffic_Light_Tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_Light_Basic_Moore_Tb
