<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="spartan6_spi.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="fifo_sdram_fifo_scheduler.tfi"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="tart.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="tart.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="tart.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="tart.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="tart.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="tart.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="tart.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="tart.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="tart.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="tart.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="tart.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="tart.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="tart.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tart.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="tart.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="tart.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="tart.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="tart.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="tart.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="tart.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="tart.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="tart.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="tart.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="tart_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="tart_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="tart_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="tart_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="tart_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tart_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tart_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="tart_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="tart_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tart_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="tart_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="tart_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tart_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_tart_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_tart_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_tart_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1408756404" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1408756404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1408770204" xil_pn:in_ck="-4287582207574637493" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1408770204">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="verilog/SDRAM_Controller.vhd"/>
      <outfile xil_pn:name="verilog/block_buffer.v"/>
      <outfile xil_pn:name="verilog/fake_telescope.v"/>
      <outfile xil_pn:name="verilog/fifo_control.v"/>
      <outfile xil_pn:name="verilog/spi_slave.v"/>
      <outfile xil_pn:name="verilog/tart.v"/>
    </transform>
    <transform xil_pn:end_ts="1408756404" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="300687895044488326" xil_pn:start_ts="1408756404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1408756404" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3979660269254172740" xil_pn:start_ts="1408756404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1408769251" xil_pn:in_ck="3587036280814018747" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5911455468239664737" xil_pn:start_ts="1408769251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/fake_tart_clk.v"/>
      <outfile xil_pn:name="ipcore_dir/fake_tart_clk/example_design/fake_tart_clk_exdes.v"/>
      <outfile xil_pn:name="ipcore_dir/ipcorefifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ipcorefifo.v"/>
      <outfile xil_pn:name="ipcore_dir/tx_fifo_ipcore.ngc"/>
      <outfile xil_pn:name="ipcore_dir/tx_fifo_ipcore.v"/>
    </transform>
    <transform xil_pn:end_ts="1408770204" xil_pn:in_ck="-8531428262987707450" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1408770204">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/fake_tart_clk.v"/>
      <outfile xil_pn:name="ipcore_dir/fake_tart_clk/example_design/fake_tart_clk_exdes.v"/>
      <outfile xil_pn:name="ipcore_dir/ipcorefifo.v"/>
      <outfile xil_pn:name="ipcore_dir/tx_fifo_ipcore.v"/>
      <outfile xil_pn:name="verilog/SDRAM_Controller.vhd"/>
      <outfile xil_pn:name="verilog/block_buffer.v"/>
      <outfile xil_pn:name="verilog/fake_telescope.v"/>
      <outfile xil_pn:name="verilog/fifo_control.v"/>
      <outfile xil_pn:name="verilog/spi_slave.v"/>
      <outfile xil_pn:name="verilog/tart.v"/>
    </transform>
    <transform xil_pn:end_ts="1408770210" xil_pn:in_ck="8118794611867960216" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1897227304014880747" xil_pn:start_ts="1408770204">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_tart_tb_beh.prj"/>
      <outfile xil_pn:name="test_tart_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1408770210" xil_pn:in_ck="-2103234044531381730" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8240335998921354546" xil_pn:start_ts="1408770210">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_tart_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1408761243" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1408761243">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1408761243" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8106763828273311120" xil_pn:start_ts="1408761243">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1408769451" xil_pn:in_ck="3587036280814018747" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5911455468239664737" xil_pn:start_ts="1408769451">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/fake_tart_clk.v"/>
      <outfile xil_pn:name="ipcore_dir/fake_tart_clk/example_design/fake_tart_clk_exdes.v"/>
      <outfile xil_pn:name="ipcore_dir/ipcorefifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ipcorefifo.v"/>
      <outfile xil_pn:name="ipcore_dir/tx_fifo_ipcore.ngc"/>
      <outfile xil_pn:name="ipcore_dir/tx_fifo_ipcore.v"/>
    </transform>
    <transform xil_pn:end_ts="1408686752" xil_pn:in_ck="-6032580347129495625" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1408686752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1408761243" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4914635111419059858" xil_pn:start_ts="1408761243">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1408761243" xil_pn:in_ck="-6032580347129495625" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1408761243">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1408761243" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5105414565079279511" xil_pn:start_ts="1408761243">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1408770276" xil_pn:in_ck="8118794611867960216" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-7683597415678989799" xil_pn:start_ts="1408770266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="tart.lso"/>
      <outfile xil_pn:name="tart.ngc"/>
      <outfile xil_pn:name="tart.ngr"/>
      <outfile xil_pn:name="tart.prj"/>
      <outfile xil_pn:name="tart.stx"/>
      <outfile xil_pn:name="tart.syr"/>
      <outfile xil_pn:name="tart.xst"/>
      <outfile xil_pn:name="tart_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1408769462" xil_pn:in_ck="-3986960532762715474" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027436179517" xil_pn:start_ts="1408769462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1408770281" xil_pn:in_ck="5510078023719516313" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5880821926154873280" xil_pn:start_ts="1408770276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="tart.bld"/>
      <outfile xil_pn:name="tart.ngd"/>
      <outfile xil_pn:name="tart_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1408770292" xil_pn:in_ck="-2514159685537626970" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1408770281">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="tart.pcf"/>
      <outfile xil_pn:name="tart_map.map"/>
      <outfile xil_pn:name="tart_map.mrp"/>
      <outfile xil_pn:name="tart_map.ncd"/>
      <outfile xil_pn:name="tart_map.ngm"/>
      <outfile xil_pn:name="tart_map.xrpt"/>
      <outfile xil_pn:name="tart_summary.xml"/>
      <outfile xil_pn:name="tart_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1408770305" xil_pn:in_ck="7816435514635892415" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1408770292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="tart.ncd"/>
      <outfile xil_pn:name="tart.pad"/>
      <outfile xil_pn:name="tart.par"/>
      <outfile xil_pn:name="tart.ptwx"/>
      <outfile xil_pn:name="tart.unroutes"/>
      <outfile xil_pn:name="tart.xpi"/>
      <outfile xil_pn:name="tart_pad.csv"/>
      <outfile xil_pn:name="tart_pad.txt"/>
      <outfile xil_pn:name="tart_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1408770335" xil_pn:in_ck="5073612556222" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1408770305">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="tart.bgn"/>
      <outfile xil_pn:name="tart.bit"/>
      <outfile xil_pn:name="tart.drc"/>
      <outfile xil_pn:name="tart.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1408770305" xil_pn:in_ck="-2514159685537627102" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1408770300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="tart.twr"/>
      <outfile xil_pn:name="tart.twx"/>
    </transform>
  </transforms>

</generated_project>
