[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ConstExpand/slpp_all/surelog.log.

LIB:  work
FILE: ${SURELOG_DIR}/tests/ConstExpand/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<141> s<140> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<13> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<13> s<12> l<1:8> el<1:11>
n<> u<4> t<PortDir_Out> p<9> s<8> l<1:12> el<1:18>
n<> u<5> t<IntegerAtomType_Int> p<6> l<1:19> el<1:22>
n<> u<6> t<Data_type> p<7> c<5> l<1:19> el<1:22>
n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<1:19> el<1:22>
n<> u<8> t<Net_port_type> p<9> c<7> l<1:19> el<1:22>
n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<1:12> el<1:22>
n<o> u<10> t<StringConst> p<11> l<1:23> el<1:24>
n<> u<11> t<Ansi_port_declaration> p<12> c<9> l<1:12> el<1:24>
n<> u<12> t<List_of_port_declarations> p<13> c<11> l<1:11> el<1:25>
n<> u<13> t<Module_ansi_header> p<138> c<2> s<39> l<1:1> el<1:26>
n<> u<14> t<Struct_keyword> p<15> l<2:12> el<2:18>
n<> u<15> t<Struct_union> p<31> c<14> s<16> l<2:12> el<2:18>
n<> u<16> t<Packed_keyword> p<31> s<23> l<2:19> el<2:25>
n<> u<17> t<IntegerAtomType_Int> p<18> l<3:7> el<3:10>
n<> u<18> t<Data_type> p<19> c<17> l<3:7> el<3:10>
n<> u<19> t<Data_type_or_void> p<23> c<18> s<22> l<3:7> el<3:10>
n<operand_a> u<20> t<StringConst> p<21> l<3:11> el<3:20>
n<> u<21> t<Variable_decl_assignment> p<22> c<20> l<3:11> el<3:20>
n<> u<22> t<List_of_variable_decl_assignments> p<23> c<21> l<3:11> el<3:20>
n<> u<23> t<Struct_union_member> p<31> c<19> s<30> l<3:7> el<3:21>
n<> u<24> t<IntegerAtomType_Int> p<25> l<4:7> el<4:10>
n<> u<25> t<Data_type> p<26> c<24> l<4:7> el<4:10>
n<> u<26> t<Data_type_or_void> p<30> c<25> s<29> l<4:7> el<4:10>
n<unused> u<27> t<StringConst> p<28> l<4:11> el<4:17>
n<> u<28> t<Variable_decl_assignment> p<29> c<27> l<4:11> el<4:17>
n<> u<29> t<List_of_variable_decl_assignments> p<30> c<28> l<4:11> el<4:17>
n<> u<30> t<Struct_union_member> p<31> c<26> l<4:7> el<4:18>
n<> u<31> t<Data_type> p<33> c<15> s<32> l<2:12> el<5:5>
n<mac_bignum_operation_t> u<32> t<StringConst> p<33> l<5:6> el<5:28>
n<> u<33> t<Type_declaration> p<34> c<31> l<2:4> el<5:29>
n<> u<34> t<Data_declaration> p<35> c<33> l<2:4> el<5:29>
n<> u<35> t<Package_or_generate_item_declaration> p<36> c<34> l<2:4> el<5:29>
n<> u<36> t<Module_or_generate_item_declaration> p<37> c<35> l<2:4> el<5:29>
n<> u<37> t<Module_common_item> p<38> c<36> l<2:4> el<5:29>
n<> u<38> t<Module_or_generate_item> p<39> c<37> l<2:4> el<5:29>
n<> u<39> t<Non_port_module_item> p<138> c<38> s<65> l<2:4> el<5:29>
n<mac_bignum_operation_t> u<40> t<StringConst> p<60> s<59> l<7:4> el<7:26>
n<operation_i> u<41> t<StringConst> p<58> s<57> l<7:27> el<7:38>
n<operand_a> u<42> t<StringConst> p<43> l<7:43> el<7:52>
n<> u<43> t<Structure_pattern_key> p<54> c<42> s<47> l<7:43> el<7:52>
n<> u<44> t<Number_Tick1> p<45> l<7:54> el<7:56>
n<> u<45> t<Primary_literal> p<46> c<44> l<7:54> el<7:56>
n<> u<46> t<Primary> p<47> c<45> l<7:54> el<7:56>
n<> u<47> t<Expression> p<54> c<46> s<49> l<7:54> el<7:56>
n<> u<48> t<Assignment_pattern_key> p<49> l<7:58> el<7:65>
n<> u<49> t<Structure_pattern_key> p<54> c<48> s<53> l<7:58> el<7:65>
n<> u<50> t<Number_Tick0> p<51> l<7:67> el<7:69>
n<> u<51> t<Primary_literal> p<52> c<50> l<7:67> el<7:69>
n<> u<52> t<Primary> p<53> c<51> l<7:67> el<7:69>
n<> u<53> t<Expression> p<54> c<52> l<7:67> el<7:69>
n<> u<54> t<Assignment_pattern> p<55> c<43> l<7:41> el<7:70>
n<> u<55> t<Assignment_pattern_expression> p<56> c<54> l<7:41> el<7:70>
n<> u<56> t<Primary> p<57> c<55> l<7:41> el<7:70>
n<> u<57> t<Expression> p<58> c<56> l<7:41> el<7:70>
n<> u<58> t<Net_decl_assignment> p<59> c<41> l<7:27> el<7:70>
n<> u<59> t<List_of_net_decl_assignments> p<60> c<58> l<7:27> el<7:70>
n<> u<60> t<Net_declaration> p<61> c<40> l<7:4> el<7:71>
n<> u<61> t<Package_or_generate_item_declaration> p<62> c<60> l<7:4> el<7:71>
n<> u<62> t<Module_or_generate_item_declaration> p<63> c<61> l<7:4> el<7:71>
n<> u<63> t<Module_common_item> p<64> c<62> l<7:4> el<7:71>
n<> u<64> t<Module_or_generate_item> p<65> c<63> l<7:4> el<7:71>
n<> u<65> t<Non_port_module_item> p<138> c<64> s<137> l<7:4> el<7:71>
n<> u<66> t<AlwaysKeywd_Comb> p<134> s<133> l<9:4> el<9:15>
n<> u<67> t<Unique> p<68> l<10:7> el<10:13>
n<> u<68> t<Unique_priority> p<126> c<67> s<70> l<10:7> el<10:13>
n<> u<69> t<Case> p<70> l<10:14> el<10:18>
n<> u<70> t<Case_keyword> p<126> c<69> s<74> l<10:14> el<10:18>
n<0> u<71> t<IntConst> p<72> l<10:20> el<10:21>
n<> u<72> t<Primary_literal> p<73> c<71> l<10:20> el<10:21>
n<> u<73> t<Primary> p<74> c<72> l<10:20> el<10:21>
n<> u<74> t<Expression> p<126> c<73> s<108> l<10:20> el<10:21>
n<0> u<75> t<IntConst> p<76> l<11:10> el<11:11>
n<> u<76> t<Primary_literal> p<77> c<75> l<11:10> el<11:11>
n<> u<77> t<Primary> p<78> c<76> l<11:10> el<11:11>
n<> u<78> t<Expression> p<108> c<77> s<107> l<11:10> el<11:11>
n<o> u<79> t<StringConst> p<80> l<11:13> el<11:14>
n<> u<80> t<Ps_or_hierarchical_identifier> p<83> c<79> s<82> l<11:13> el<11:14>
n<> u<81> t<Bit_select> p<82> l<11:15> el<11:15>
n<> u<82> t<Select> p<83> c<81> l<11:15> el<11:15>
n<> u<83> t<Variable_lvalue> p<103> c<80> s<84> l<11:13> el<11:14>
n<> u<84> t<AssignOp_Assign> p<103> s<102> l<11:15> el<11:16>
n<operation_i> u<85> t<StringConst> p<100> s<86> l<11:17> el<11:28>
n<operand_a> u<86> t<StringConst> p<100> s<99> l<11:29> el<11:38>
n<> u<87> t<Bit_select> p<99> s<98> l<11:38> el<11:38>
n<0> u<88> t<IntConst> p<89> l<11:39> el<11:40>
n<> u<89> t<Primary_literal> p<90> c<88> l<11:39> el<11:40>
n<> u<90> t<Primary> p<91> c<89> l<11:39> el<11:40>
n<> u<91> t<Expression> p<97> c<90> s<92> l<11:39> el<11:40>
n<> u<92> t<IncPartSelectOp> p<97> s<96> l<11:40> el<11:42>
n<32> u<93> t<IntConst> p<94> l<11:42> el<11:44>
n<> u<94> t<Primary_literal> p<95> c<93> l<11:42> el<11:44>
n<> u<95> t<Constant_primary> p<96> c<94> l<11:42> el<11:44>
n<> u<96> t<Constant_expression> p<97> c<95> l<11:42> el<11:44>
n<> u<97> t<Indexed_range> p<98> c<91> l<11:39> el<11:44>
n<> u<98> t<Part_select_range> p<99> c<97> l<11:39> el<11:44>
n<> u<99> t<Select> p<100> c<87> l<11:38> el<11:45>
n<> u<100> t<Complex_func_call> p<101> c<85> l<11:17> el<11:45>
n<> u<101> t<Primary> p<102> c<100> l<11:17> el<11:45>
n<> u<102> t<Expression> p<103> c<101> l<11:17> el<11:45>
n<> u<103> t<Operator_assignment> p<104> c<83> l<11:13> el<11:45>
n<> u<104> t<Blocking_assignment> p<105> c<103> l<11:13> el<11:45>
n<> u<105> t<Statement_item> p<106> c<104> l<11:13> el<11:46>
n<> u<106> t<Statement> p<107> c<105> l<11:13> el<11:46>
n<> u<107> t<Statement_or_null> p<108> c<106> l<11:13> el<11:46>
n<> u<108> t<Case_item> p<126> c<78> s<124> l<11:10> el<11:46>
n<o> u<109> t<StringConst> p<110> l<12:19> el<12:20>
n<> u<110> t<Ps_or_hierarchical_identifier> p<113> c<109> s<112> l<12:19> el<12:20>
n<> u<111> t<Bit_select> p<112> l<12:21> el<12:21>
n<> u<112> t<Select> p<113> c<111> l<12:21> el<12:21>
n<> u<113> t<Variable_lvalue> p<119> c<110> s<114> l<12:19> el<12:20>
n<> u<114> t<AssignOp_Assign> p<119> s<118> l<12:21> el<12:22>
n<> u<115> t<Number_Tick0> p<116> l<12:23> el<12:25>
n<> u<116> t<Primary_literal> p<117> c<115> l<12:23> el<12:25>
n<> u<117> t<Primary> p<118> c<116> l<12:23> el<12:25>
n<> u<118> t<Expression> p<119> c<117> l<12:23> el<12:25>
n<> u<119> t<Operator_assignment> p<120> c<113> l<12:19> el<12:25>
n<> u<120> t<Blocking_assignment> p<121> c<119> l<12:19> el<12:25>
n<> u<121> t<Statement_item> p<122> c<120> l<12:19> el<12:26>
n<> u<122> t<Statement> p<123> c<121> l<12:19> el<12:26>
n<> u<123> t<Statement_or_null> p<124> c<122> l<12:19> el<12:26>
n<> u<124> t<Case_item> p<126> c<123> s<125> l<12:10> el<12:26>
n<> u<125> t<Endcase> p<126> l<13:7> el<13:14>
n<> u<126> t<Case_statement> p<127> c<68> l<10:7> el<13:14>
n<> u<127> t<Statement_item> p<128> c<126> l<10:7> el<13:14>
n<> u<128> t<Statement> p<129> c<127> l<10:7> el<13:14>
n<> u<129> t<Statement_or_null> p<131> c<128> s<130> l<10:7> el<13:14>
n<> u<130> t<End> p<131> l<14:4> el<14:7>
n<> u<131> t<Seq_block> p<132> c<129> l<9:16> el<14:7>
n<> u<132> t<Statement_item> p<133> c<131> l<9:16> el<14:7>
n<> u<133> t<Statement> p<134> c<132> l<9:16> el<14:7>
n<> u<134> t<Always_construct> p<135> c<66> l<9:4> el<14:7>
n<> u<135> t<Module_common_item> p<136> c<134> l<9:4> el<14:7>
n<> u<136> t<Module_or_generate_item> p<137> c<135> l<9:4> el<14:7>
n<> u<137> t<Non_port_module_item> p<138> c<136> l<9:4> el<14:7>
n<> u<138> t<Module_declaration> p<139> c<13> l<1:1> el<15:10>
n<> u<139> t<Description> p<140> c<138> l<1:1> el<15:10>
n<> u<140> t<Source_text> p<141> c<139> l<1:1> el<15:10>
n<> u<141> t<Top_level_rule> c<1> l<1:1> el<18:1>
[WRN:PA0205] ${SURELOG_DIR}/tests/ConstExpand/dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/ConstExpand/dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/ConstExpand/dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 1
assignment                                             2
begin                                                  1
case_item                                              2
case_stmt                                              1
constant                                              10
design                                                 1
hier_path                                              1
indexed_part_select                                    1
int_typespec                                           5
int_var                                                1
logic_net                                              2
module_inst                                            3
operation                                              2
port                                                   2
ref_obj                                                6
string_typespec                                        5
struct_typespec                                        1
struct_var                                             1
tagged_pattern                                         5
typespec_member                                        2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
always                                                 2
assignment                                             4
begin                                                  2
case_item                                              4
case_stmt                                              2
constant                                              11
design                                                 1
hier_path                                              2
indexed_part_select                                    2
int_typespec                                           5
int_var                                                1
logic_net                                              2
module_inst                                            3
operation                                              2
port                                                   3
ref_obj                                               11
string_typespec                                        5
struct_typespec                                        1
struct_var                                             1
tagged_pattern                                         5
typespec_member                                        2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ConstExpand/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ConstExpand/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ConstExpand/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConstExpand/dut.sv, line:1:1, endln:15:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiTypedef:
  \_struct_typespec: (mac_bignum_operation_t), line:2:12, endln:2:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConstExpand/dut.sv, line:1:1, endln:15:10
    |vpiName:mac_bignum_operation_t
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConstExpand/dut.sv, line:1:1, endln:15:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (operand_a), line:3:11, endln:3:20
      |vpiParent:
      \_struct_typespec: (mac_bignum_operation_t), line:2:12, endln:2:18
      |vpiName:operand_a
      |vpiTypespec:
      \_int_typespec: , line:3:7, endln:3:10
        |vpiParent:
        \_typespec_member: (operand_a), line:3:11, endln:3:20
        |vpiSigned:1
      |vpiRefFile:${SURELOG_DIR}/tests/ConstExpand/dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (unused), line:4:11, endln:4:17
      |vpiParent:
      \_struct_typespec: (mac_bignum_operation_t), line:2:12, endln:2:18
      |vpiName:unused
      |vpiTypespec:
      \_int_typespec: , line:4:7, endln:4:10
        |vpiParent:
        \_typespec_member: (unused), line:4:11, endln:4:17
        |vpiSigned:1
      |vpiRefFile:${SURELOG_DIR}/tests/ConstExpand/dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:10
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConstExpand/dut.sv, line:1:1, endln:15:10
    |vpiName:o
    |vpiFullName:work@top.o
  |vpiNet:
  \_logic_net: (work@top.operation_i), line:7:27, endln:7:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConstExpand/dut.sv, line:1:1, endln:15:10
    |vpiName:operation_i
    |vpiFullName:work@top.operation_i
  |vpiPort:
  \_port: (o), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConstExpand/dut.sv, line:1:1, endln:15:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:1:23, endln:1:24
    |vpiTypedef:
    \_int_typespec: , line:1:19, endln:1:22
      |vpiSigned:1
  |vpiProcess:
  \_always: , line:9:4, endln:14:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConstExpand/dut.sv, line:1:1, endln:15:10
    |vpiStmt:
    \_begin: (work@top), line:9:16, endln:14:7
      |vpiParent:
      \_always: , line:9:4, endln:14:7
      |vpiFullName:work@top
      |vpiStmt:
      \_case_stmt: , line:10:7, endln:13:14
        |vpiParent:
        \_begin: (work@top), line:9:16, endln:14:7
        |vpiCaseType:1
        |vpiQualifier:1
        |vpiCondition:
        \_constant: , line:10:20, endln:10:21
          |vpiParent:
          \_case_stmt: , line:10:7, endln:13:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiCaseItem:
        \_case_item: , line:11:10, endln:11:46
          |vpiParent:
          \_case_stmt: , line:10:7, endln:13:14
          |vpiExpr:
          \_constant: , line:11:10, endln:11:11
            |vpiParent:
            \_case_item: , line:11:10, endln:11:46
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiStmt:
          \_assignment: , line:11:13, endln:11:45
            |vpiParent:
            \_case_item: , line:11:10, endln:11:46
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_hier_path: (operation_i.operand_a[0+:32]), line:11:17, endln:11:45
              |vpiParent:
              \_case_item: , line:11:10, endln:11:46
              |vpiName:operation_i.operand_a[0+:32]
              |vpiActual:
              \_ref_obj: (operation_i), line:11:17, endln:11:28
                |vpiParent:
                \_hier_path: (operation_i.operand_a[0+:32]), line:11:17, endln:11:45
                |vpiName:operation_i
              |vpiActual:
              \_indexed_part_select: , line:11:29, endln:11:44
                |vpiParent:
                \_ref_obj: (operand_a)
                  |vpiName:operand_a
                |vpiConstantSelect:1
                |vpiIndexedPartSelectType:1
                |vpiBaseExpr:
                \_constant: , line:11:39, endln:11:40
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
                |vpiWidthExpr:
                \_constant: , line:11:42, endln:11:44
                  |vpiDecompile:32
                  |vpiSize:64
                  |UINT:32
                  |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@top.o), line:11:13, endln:11:14
              |vpiParent:
              \_case_item: , line:11:10, endln:11:46
              |vpiName:o
              |vpiFullName:work@top.o
              |vpiActual:
              \_int_var: (work@top.o), line:1:23, endln:1:24
        |vpiCaseItem:
        \_case_item: , line:12:10, endln:12:26
          |vpiParent:
          \_case_stmt: , line:10:7, endln:13:14
          |vpiStmt:
          \_assignment: , line:12:19, endln:12:25
            |vpiParent:
            \_case_item: , line:12:10, endln:12:26
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_constant: , line:12:23, endln:12:25
              |vpiParent:
              \_assignment: , line:12:19, endln:12:25
              |vpiDecompile:'0
              |vpiSize:-1
              |BIN:0
              |vpiConstType:3
            |vpiLhs:
            \_ref_obj: (work@top.o), line:12:19, endln:12:20
              |vpiParent:
              \_case_item: , line:12:10, endln:12:26
              |vpiName:o
              |vpiFullName:work@top.o
              |vpiActual:
              \_int_var: (work@top.o), line:1:23, endln:1:24
    |vpiAlwaysType:2
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConstExpand/dut.sv, line:1:1, endln:15:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.o), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConstExpand/dut.sv, line:1:1, endln:15:10
    |vpiTypespec:
    \_int_typespec: , line:1:19, endln:1:22
      |vpiSigned:1
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiVisibility:1
  |vpiVariables:
  \_struct_var: (work@top.operation_i), line:7:27, endln:7:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConstExpand/dut.sv, line:1:1, endln:15:10
    |vpiTypespec:
    \_struct_typespec: (mac_bignum_operation_t), line:2:12, endln:2:18
    |vpiName:operation_i
    |vpiFullName:work@top.operation_i
    |vpiVisibility:1
    |vpiExpr:
    \_operation: , line:7:41, endln:7:70
      |vpiOpType:75
      |vpiOperand:
      \_constant: , line:7:54, endln:7:56
        |vpiDecompile:4294967295
        |vpiSize:32
        |UINT:4294967295
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:7:67, endln:7:69
        |vpiParent:
        \_tagged_pattern: , line:7:67, endln:7:69
        |vpiDecompile:0
        |vpiSize:32
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_struct_typespec: (mac_bignum_operation_t), line:2:12, endln:2:18
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConstExpand/dut.sv, line:1:1, endln:15:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:1:23, endln:1:24
      |vpiParent:
      \_port: (o), line:1:23, endln:1:24
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), line:1:23, endln:1:24
    |vpiTypedef:
    \_int_typespec: , line:1:19, endln:1:22
      |vpiSigned:1
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConstExpand/dut.sv, line:1:1, endln:15:10
  |vpiProcess:
  \_always: , line:9:4, endln:14:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConstExpand/dut.sv, line:1:1, endln:15:10
    |vpiStmt:
    \_begin: (work@top), line:9:16, endln:14:7
      |vpiParent:
      \_always: , line:9:4, endln:14:7
      |vpiFullName:work@top
      |vpiStmt:
      \_case_stmt: , line:10:7, endln:13:14
        |vpiParent:
        \_begin: (work@top), line:9:16, endln:14:7
        |vpiCaseType:1
        |vpiQualifier:1
        |vpiCondition:
        \_constant: , line:10:20, endln:10:21
        |vpiCaseItem:
        \_case_item: , line:11:10, endln:11:46
          |vpiParent:
          \_case_stmt: , line:10:7, endln:13:14
          |vpiExpr:
          \_constant: , line:11:10, endln:11:11
          |vpiStmt:
          \_assignment: , line:11:13, endln:11:45
            |vpiParent:
            \_case_item: , line:11:10, endln:11:46
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_hier_path: (operation_i.operand_a[0+:32]), line:11:17, endln:11:45
              |vpiParent:
              \_assignment: , line:11:13, endln:11:45
              |vpiName:operation_i.operand_a[0+:32]
              |vpiActual:
              \_ref_obj: (operation_i), line:11:17, endln:11:28
                |vpiParent:
                \_hier_path: (operation_i.operand_a[0+:32]), line:11:17, endln:11:45
                |vpiName:operation_i
                |vpiActual:
                \_struct_var: (work@top.operation_i), line:7:27, endln:7:38
              |vpiActual:
              \_indexed_part_select: , line:11:29, endln:11:44
                |vpiParent:
                \_ref_obj: (work@top.operand_a)
                  |vpiParent:
                  \_hier_path: (operation_i.operand_a[0+:32]), line:11:17, endln:11:45
                  |vpiName:operand_a
                  |vpiFullName:work@top.operand_a
                |vpiConstantSelect:1
                |vpiIndexedPartSelectType:1
                |vpiBaseExpr:
                \_constant: , line:11:39, endln:11:40
                |vpiWidthExpr:
                \_constant: , line:11:42, endln:11:44
            |vpiLhs:
            \_ref_obj: (work@top.o), line:11:13, endln:11:14
              |vpiParent:
              \_assignment: , line:11:13, endln:11:45
              |vpiName:o
              |vpiFullName:work@top.o
              |vpiActual:
              \_int_var: (work@top.o), line:1:23, endln:1:24
        |vpiCaseItem:
        \_case_item: , line:12:10, endln:12:26
          |vpiParent:
          \_case_stmt: , line:10:7, endln:13:14
          |vpiStmt:
          \_assignment: , line:12:19, endln:12:25
            |vpiParent:
            \_case_item: , line:12:10, endln:12:26
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_constant: , line:12:23, endln:12:25
              |vpiParent:
              \_assignment: , line:12:19, endln:12:25
              |vpiDecompile:'0
              |vpiSize:-1
              |BIN:0
              |vpiConstType:3
            |vpiLhs:
            \_ref_obj: (work@top.o), line:12:19, endln:12:20
              |vpiParent:
              \_assignment: , line:12:19, endln:12:25
              |vpiName:o
              |vpiFullName:work@top.o
              |vpiActual:
              \_int_var: (work@top.o), line:1:23, endln:1:24
    |vpiAlwaysType:2
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ConstExpand/dut.sv | ${SURELOG_DIR}/build/regression/ConstExpand/roundtrip/dut_000.sv | 3 | 15 |