Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 21 21:26:34 2025
| Host         : parkjiho running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_stopwatch_control_sets_placed.rpt
| Design       : top_stopwatch
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    96 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             107 |           33 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             101 |           36 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+----------------------------------------------+------------------+------------------+----------------+--------------+
|              Clock Signal             |                 Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+----------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                        | U_UART_FIFO_TOP/u_UART_Rx/rx_data_next[0]    | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | U_UART_FIFO_TOP/u_UART_Rx/rx_data_next[1]    | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | U_UART_FIFO_TOP/u_UART_Rx/rx_data_next[2]    | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | U_UART_FIFO_TOP/u_UART_Rx/rx_data_next[3]    | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | U_UART_FIFO_TOP/u_UART_Rx/rx_data_next[4]    | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | U_UART_FIFO_TOP/u_UART_Rx/rx_data_next[6]    | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | U_UART_FIFO_TOP/u_UART_Rx/rx_data_next[5]    | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | U_UART_FIFO_TOP/u_UART_Rx/rx_data_next[7]    | reset_IBUF       |                1 |              1 |         1.00 |
|  U_FND_CTRL/U_clk_divider/r_clk_reg_0 |                                              | reset_IBUF       |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                        | U_UART_FIFO_TOP/U_uart_tx/tick_count_next    | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                        | U_UART_FIFO_TOP/U_uart_tx/E[0]               | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                        | U_UART_FIFO_TOP/u_UART_Rx/E[0]               | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                        | U_UART_FIFO_TOP/U_UART_CU/E[0]               | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                        | U_UART_FIFO_TOP/U_UART_CU/w_rx_rd_reg_0[0]   | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                        | U_UART_FIFO_TOP/u_UART_Rx/tick_count_next    | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG                        | U_STOPWATCH_CU/E[0]                          | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                        | U_STOPWATCH_DP/U_clk_div/E[0]                | reset_IBUF       |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                        | U_UART_FIFO_TOP/U_uart_tx/temp_data_next     | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                        | U_UART_FIFO_TOP/U_UART_CU/tx_wr_i_1_n_0      | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                        | U_UART_FIFO_TOP/u_UART_Rx/E[0]               |                  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                        | U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg0 | reset_IBUF       |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                        | U_UART_FIFO_TOP/U_UART_CU/E[0]               |                  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                        | U_STOPWATCH_CU/FSM_onehot_state_reg[1]_0[0]  | reset_IBUF       |                6 |             23 |         3.83 |
|  clk_IBUF_BUFG                        |                                              | reset_IBUF       |               32 |            105 |         3.28 |
+---------------------------------------+----------------------------------------------+------------------+------------------+----------------+--------------+


