Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jun  8 09:18:01 2023
| Host         : DaanAsus running 64-bit major release  (build 9200)
| Command      : report_drc -file design_with_processor_wrapper_drc_routed.rpt -pb design_with_processor_wrapper_drc_routed.pb -rpx design_with_processor_wrapper_drc_routed.rpx
| Design       : design_with_processor_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 4
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 4          |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_2_n_0 is a gated clock net sourced by a combinational pin design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_2/O, cell design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_1/O, cell design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_2_n_0 is a gated clock net sourced by a combinational pin design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_2/O, cell design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_1/O, cell design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


