// Seed: 2738175280
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  assign module_1.id_9 = 0;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output tri1 id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd45
) (
    output wand id_0,
    input supply0 _id_1,
    output uwire id_2,
    input supply0 id_3,
    output tri id_4,
    input supply1 id_5,
    output supply1 id_6,
    output uwire id_7,
    input wor id_8,
    output wire id_9,
    input uwire id_10,
    input supply0 id_11,
    inout wire id_12,
    input wand id_13,
    output wor id_14
    , id_26,
    input tri id_15,
    output supply1 id_16,
    input uwire id_17,
    output wand id_18,
    input tri0 id_19,
    output logic id_20,
    input tri0 id_21,
    input supply0 id_22,
    output wor id_23,
    output tri0 id_24
);
  logic id_27;
  ;
  wire id_28;
  ;
  module_0 modCall_1 (
      id_27,
      id_28,
      id_27,
      id_26,
      id_28,
      id_28,
      id_26,
      id_26
  );
  wire id_29;
  wire id_30;
  always @(-1 == 1 or(1'b0) or posedge -1) id_20 = -1;
  wire [1 'd0 : id_1] id_31;
endmodule
