
board2_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015e88  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000514  08016068  08016068  00017068  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801657c  0801657c  000181dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801657c  0801657c  0001757c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016584  08016584  000181dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016584  08016584  00017584  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08016588  08016588  00017588  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0801658c  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006a24  200001dc  08016768  000181dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006c00  08016768  00018c00  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000181dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000314cc  00000000  00000000  0001820c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006923  00000000  00000000  000496d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000025a8  00000000  00000000  00050000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001d15  00000000  00000000  000525a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e47a  00000000  00000000  000542bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003047c  00000000  00000000  00082737  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00111e06  00000000  00000000  000b2bb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001c49b9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000ac40  00000000  00000000  001c49fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  001cf63c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001dc 	.word	0x200001dc
 80001fc:	00000000 	.word	0x00000000
 8000200:	08016050 	.word	0x08016050

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e0 	.word	0x200001e0
 800021c:	08016050 	.word	0x08016050

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <Board2_Update_Local_State>:
static void Board2_Normal(void);
static void Board2_Init_Data(void);

/* Function for Chart: '<Root>/Board2' */
static void Board2_Update_Local_State(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
  OS_Enter_Critical();
 8000f28:	f006 f860 	bl	8006fec <OS_Enter_Critical>

  /* Inport: '<Root>/gyroYaw' */
  Board2_DW.state.gyroYaw = Board2_U.gyroYaw;
 8000f2c:	4b27      	ldr	r3, [pc, #156]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000f2e:	68db      	ldr	r3, [r3, #12]
 8000f30:	4a27      	ldr	r2, [pc, #156]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000f32:	f8c2 30b8 	str.w	r3, [r2, #184]	@ 0xb8

  /* Inport: '<Root>/sonar1' */
  Board2_DW.state.sonar1 = Board2_U.sonar1;
 8000f36:	4b25      	ldr	r3, [pc, #148]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000f38:	881a      	ldrh	r2, [r3, #0]
 8000f3a:	4b25      	ldr	r3, [pc, #148]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000f3c:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc

  /* Inport: '<Root>/sonar2' */
  Board2_DW.state.sonar2 = Board2_U.sonar2;
 8000f40:	4b22      	ldr	r3, [pc, #136]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000f42:	885a      	ldrh	r2, [r3, #2]
 8000f44:	4b22      	ldr	r3, [pc, #136]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000f46:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe

  /* Inport: '<Root>/sonar3' */
  Board2_DW.state.sonar3 = Board2_U.sonar3;
 8000f4a:	4b20      	ldr	r3, [pc, #128]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000f4c:	889a      	ldrh	r2, [r3, #4]
 8000f4e:	4b20      	ldr	r3, [pc, #128]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000f50:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0

  /* Inport: '<Root>/controller_y' */
  Board2_DW.state.controller_y = Board2_U.controller_y;
 8000f54:	4b1d      	ldr	r3, [pc, #116]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000f56:	891a      	ldrh	r2, [r3, #8]
 8000f58:	4b1d      	ldr	r3, [pc, #116]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000f5a:	f8a3 20c2 	strh.w	r2, [r3, #194]	@ 0xc2

  /* Inport: '<Root>/controller_x' */
  Board2_DW.state.controller_x = Board2_U.controller_x;
 8000f5e:	4b1b      	ldr	r3, [pc, #108]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000f60:	88da      	ldrh	r2, [r3, #6]
 8000f62:	4b1b      	ldr	r3, [pc, #108]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000f64:	f8a3 20c4 	strh.w	r2, [r3, #196]	@ 0xc4

  /* Inport: '<Root>/B1' */
  Board2_DW.state.button1 = Board2_U.B1;
 8000f68:	4b18      	ldr	r3, [pc, #96]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000f6a:	7a9a      	ldrb	r2, [r3, #10]
 8000f6c:	4b18      	ldr	r3, [pc, #96]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000f6e:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6

  /* Inport: '<Root>/B2' */
  Board2_DW.state.button2 = Board2_U.B2;
 8000f72:	4b16      	ldr	r3, [pc, #88]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000f74:	7ada      	ldrb	r2, [r3, #11]
 8000f76:	4b16      	ldr	r3, [pc, #88]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000f78:	f883 20c7 	strb.w	r2, [r3, #199]	@ 0xc7

  /* Inport: '<Root>/B3' */
  Board2_DW.state.button3 = Board2_U.B3;
 8000f7c:	4b13      	ldr	r3, [pc, #76]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000f7e:	7c1a      	ldrb	r2, [r3, #16]
 8000f80:	4b13      	ldr	r3, [pc, #76]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000f82:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8

  /* Inport: '<Root>/B4' */
  Board2_DW.state.button4 = Board2_U.B4;
 8000f86:	4b11      	ldr	r3, [pc, #68]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000f88:	7c5a      	ldrb	r2, [r3, #17]
 8000f8a:	4b11      	ldr	r3, [pc, #68]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000f8c:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9

  /* Inport: '<Root>/B_r_stick' */
  Board2_DW.state.r_stick_button = Board2_U.B_r_stick;
 8000f90:	4b0e      	ldr	r3, [pc, #56]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000f92:	7c9a      	ldrb	r2, [r3, #18]
 8000f94:	4b0e      	ldr	r3, [pc, #56]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000f96:	f883 20ca 	strb.w	r2, [r3, #202]	@ 0xca

  /* Inport: '<Root>/B_l_stick' */
  Board2_DW.state.l_stick_button = Board2_U.B_l_stick;
 8000f9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000f9c:	7d1a      	ldrb	r2, [r3, #20]
 8000f9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000fa0:	f883 20cb 	strb.w	r2, [r3, #203]	@ 0xcb

  /* Inport: '<Root>/controller_battery' */
  Board2_DW.state.controller_battery = Board2_U.controller_battery;
 8000fa4:	4b09      	ldr	r3, [pc, #36]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000fa6:	7cda      	ldrb	r2, [r3, #19]
 8000fa8:	4b09      	ldr	r3, [pc, #36]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000faa:	f883 20cc 	strb.w	r2, [r3, #204]	@ 0xcc

  /* Inport: '<Root>/controllerError' */
  Board2_DW.state.controllerError = Board2_U.controllerError;
 8000fae:	4b07      	ldr	r3, [pc, #28]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000fb0:	7d5a      	ldrb	r2, [r3, #21]
 8000fb2:	4b07      	ldr	r3, [pc, #28]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000fb4:	f883 20cd 	strb.w	r2, [r3, #205]	@ 0xcd

  /* Inport: '<Root>/gyroError' */
  Board2_DW.state.gyroError = Board2_U.gyroError;
 8000fb8:	4b04      	ldr	r3, [pc, #16]	@ (8000fcc <Board2_Update_Local_State+0xa8>)
 8000fba:	7d9a      	ldrb	r2, [r3, #22]
 8000fbc:	4b04      	ldr	r3, [pc, #16]	@ (8000fd0 <Board2_Update_Local_State+0xac>)
 8000fbe:	f883 20ce 	strb.w	r2, [r3, #206]	@ 0xce
  OS_Exit_Critical();
 8000fc2:	f006 f819 	bl	8006ff8 <OS_Exit_Critical>
}
 8000fc6:	bf00      	nop
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	2000033c 	.word	0x2000033c
 8000fd0:	200001f8 	.word	0x200001f8

08000fd4 <Board2_Open_Session>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Open_Session(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  IO_Set_Session();
 8000fd8:	f005 ff80 	bl	8006edc <IO_Set_Session>
}
 8000fdc:	bf00      	nop
 8000fde:	bd80      	pop	{r7, pc}

08000fe0 <Board2_Raise_MTalk>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Raise_MTalk(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
  IO_Set_MasterTalk();
 8000fe4:	f005 ff92 	bl	8006f0c <IO_Set_MasterTalk>
}
 8000fe8:	bf00      	nop
 8000fea:	bd80      	pop	{r7, pc}

08000fec <Board2_Get_Timestamp>:

/* Function for Chart: '<Root>/Board2' */
static uint32_T Board2_Get_Timestamp(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
  return Time_Get_Tick();
 8000ff0:	f005 ffb6 	bl	8006f60 <Time_Get_Tick>
 8000ff4:	4603      	mov	r3, r0
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	bd80      	pop	{r7, pc}
	...

08000ffc <Board2_enter_internal_Normal>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_enter_internal_Normal(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
  Board2_DW.is_active_Supervisor = 1U;
 8001000:	4b32      	ldr	r3, [pc, #200]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 8001002:	2201      	movs	r2, #1
 8001004:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
  Board2_DW.is_Supervisor = Board2_IN_Waiting_comunication;
 8001008:	4b30      	ldr	r3, [pc, #192]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 800100a:	220d      	movs	r2, #13
 800100c:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
  Board2_Update_Local_State();
 8001010:	f7ff ff88 	bl	8000f24 <Board2_Update_Local_State>
  Board2_Open_Session();
 8001014:	f7ff ffde 	bl	8000fd4 <Board2_Open_Session>
  Board2_Raise_MTalk();
 8001018:	f7ff ffe2 	bl	8000fe0 <Board2_Raise_MTalk>
  Board2_DW.time_comm = Board2_Get_Timestamp();
 800101c:	f7ff ffe6 	bl	8000fec <Board2_Get_Timestamp>
 8001020:	4603      	mov	r3, r0
 8001022:	4a2a      	ldr	r2, [pc, #168]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 8001024:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  Board2_DW.is_active_Global_state_compute = 1U;
 8001028:	4b28      	ldr	r3, [pc, #160]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 800102a:	2201      	movs	r2, #1
 800102c:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
  Board2_DW.is_active_Moving_obstacle = 1U;
 8001030:	4b26      	ldr	r3, [pc, #152]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 8001032:	2201      	movs	r2, #1
 8001034:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
  Board2_DW.is_active_No_obstacle = 1U;
 8001038:	4b24      	ldr	r3, [pc, #144]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 800103a:	2201      	movs	r2, #1
 800103c:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
  Board2_DW.is_No_obstacle = Board2_IN_No_movements;
 8001040:	4b22      	ldr	r3, [pc, #136]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 8001042:	2201      	movs	r2, #1
 8001044:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
  Board2_DW.moving_from_left = false;
 8001048:	4b20      	ldr	r3, [pc, #128]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 800104a:	2200      	movs	r2, #0
 800104c:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
  Board2_DW.moving_from_right = false;
 8001050:	4b1e      	ldr	r3, [pc, #120]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 8001052:	2200      	movs	r2, #0
 8001054:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
  Board2_DW.is_active_Obstacle_from_left = 1U;
 8001058:	4b1c      	ldr	r3, [pc, #112]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 800105a:	2201      	movs	r2, #1
 800105c:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
  Board2_DW.is_Obstacle_from_left = Board2_IN_Waiting;
 8001060:	4b1a      	ldr	r3, [pc, #104]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 8001062:	2203      	movs	r2, #3
 8001064:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
  Board2_DW.is_active_Obstacle_from_right = 1U;
 8001068:	4b18      	ldr	r3, [pc, #96]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 800106a:	2201      	movs	r2, #1
 800106c:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
  Board2_DW.is_Obstacle_from_right = Board2_IN_Waiting;
 8001070:	4b16      	ldr	r3, [pc, #88]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 8001072:	2203      	movs	r2, #3
 8001074:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
  Board2_DW.is_active_Battery_temperature_m = 1U;
 8001078:	4b14      	ldr	r3, [pc, #80]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 800107a:	2201      	movs	r2, #1
 800107c:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
  Board2_DW.is_active_Normal_velocity = 1U;
 8001080:	4b12      	ldr	r3, [pc, #72]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 8001082:	2201      	movs	r2, #1
 8001084:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
  Board2_DW.is_Normal_velocity = Board2_IN_No_limitation;
 8001088:	4b10      	ldr	r3, [pc, #64]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 800108a:	2201      	movs	r2, #1
 800108c:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
  Board2_DW.limit_velocity = false;
 8001090:	4b0e      	ldr	r3, [pc, #56]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 8001092:	2200      	movs	r2, #0
 8001094:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
  Board2_DW.is_active_Battery_manager = 1U;
 8001098:	4b0c      	ldr	r3, [pc, #48]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 800109a:	2201      	movs	r2, #1
 800109c:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
  Board2_DW.is_Battery_manager = Board2_IN_Normal;
 80010a0:	4b0a      	ldr	r3, [pc, #40]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 80010a2:	2202      	movs	r2, #2
 80010a4:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
  Board2_DW.is_active_Temperature_manager = 1U;
 80010a8:	4b08      	ldr	r3, [pc, #32]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 80010aa:	2201      	movs	r2, #1
 80010ac:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
  Board2_DW.is_Temperature_manager = Board2_IN_Normal_d;
 80010b0:	4b06      	ldr	r3, [pc, #24]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 80010b2:	2203      	movs	r2, #3
 80010b4:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
  Board2_DW.is_active_Combo = 1U;
 80010b8:	4b04      	ldr	r3, [pc, #16]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 80010ba:	2201      	movs	r2, #1
 80010bc:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
  Board2_DW.is_Combo = Board2_IN_Waiting_combo;
 80010c0:	4b02      	ldr	r3, [pc, #8]	@ (80010cc <Board2_enter_internal_Normal+0xd0>)
 80010c2:	2207      	movs	r2, #7
 80010c4:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
}
 80010c8:	bf00      	nop
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	200001f8 	.word	0x200001f8

080010d0 <Board2_Is_STalk_High>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Is_STalk_High(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
  return IO_Read_SlaveTalk();
 80010d4:	f005 ff32 	bl	8006f3c <IO_Read_SlaveTalk>
 80010d8:	4603      	mov	r3, r0
}
 80010da:	4618      	mov	r0, r3
 80010dc:	bd80      	pop	{r7, pc}

080010de <Board2_Check_Timeout_Us>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Check_Timeout_Us(uint32_T b_start_time, uint32_T
  b_min_elapsed_time)
{
 80010de:	b580      	push	{r7, lr}
 80010e0:	b082      	sub	sp, #8
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	6078      	str	r0, [r7, #4]
 80010e6:	6039      	str	r1, [r7, #0]
  return Time_Check_Elapsed_us(b_start_time, b_min_elapsed_time);
 80010e8:	6839      	ldr	r1, [r7, #0]
 80010ea:	6878      	ldr	r0, [r7, #4]
 80010ec:	f005 ff44 	bl	8006f78 <Time_Check_Elapsed_us>
 80010f0:	4603      	mov	r3, r0
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3708      	adds	r7, #8
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}

080010fa <Board2_Abort_Communication>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Abort_Communication(void)
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	af00      	add	r7, sp, #0
  UART_Stop_DMA();
 80010fe:	f005 fd53 	bl	8006ba8 <UART_Stop_DMA>
}
 8001102:	bf00      	nop
 8001104:	bd80      	pop	{r7, pc}

08001106 <Board2_Close_Session>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Close_Session(void)
{
 8001106:	b580      	push	{r7, lr}
 8001108:	af00      	add	r7, sp, #0
  IO_Reset_Session();
 800110a:	f005 fef3 	bl	8006ef4 <IO_Reset_Session>
}
 800110e:	bf00      	nop
 8001110:	bd80      	pop	{r7, pc}

08001112 <Board2_Lower_MTalk>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Lower_MTalk(void)
{
 8001112:	b580      	push	{r7, lr}
 8001114:	af00      	add	r7, sp, #0
  IO_Reset_MasterTalk();
 8001116:	f005 ff05 	bl	8006f24 <IO_Reset_MasterTalk>
}
 800111a:	bf00      	nop
 800111c:	bd80      	pop	{r7, pc}

0800111e <Board2_Send_Ping>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Send_Ping(void)
{
 800111e:	b580      	push	{r7, lr}
 8001120:	af00      	add	r7, sp, #0
  UART_Send_Ping();
 8001122:	f005 fddb 	bl	8006cdc <UART_Send_Ping>
}
 8001126:	bf00      	nop
 8001128:	bd80      	pop	{r7, pc}
	...

0800112c <Board2_Wait_Ping>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Wait_Ping(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
  UART_Wait_Ping(&Board2_DW.receivedPing);
 8001130:	4802      	ldr	r0, [pc, #8]	@ (800113c <Board2_Wait_Ping+0x10>)
 8001132:	f005 fe19 	bl	8006d68 <UART_Wait_Ping>
}
 8001136:	bf00      	nop
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	200002f2 	.word	0x200002f2

08001140 <Board2_Is_Rx_Finished>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Is_Rx_Finished(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  return UART_Is_Rx_Complete();
 8001144:	f005 fd1c 	bl	8006b80 <UART_Is_Rx_Complete>
 8001148:	4603      	mov	r3, r0
}
 800114a:	4618      	mov	r0, r3
 800114c:	bd80      	pop	{r7, pc}
	...

08001150 <Board2_Verify_Ping>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Verify_Ping(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  return UART_Check_Ping(Board2_DW.receivedPing);
 8001154:	4b04      	ldr	r3, [pc, #16]	@ (8001168 <Board2_Verify_Ping+0x18>)
 8001156:	f893 30fa 	ldrb.w	r3, [r3, #250]	@ 0xfa
 800115a:	4618      	mov	r0, r3
 800115c:	f005 feac 	bl	8006eb8 <UART_Check_Ping>
 8001160:	4603      	mov	r3, r0
}
 8001162:	4618      	mov	r0, r3
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	200001f8 	.word	0x200001f8

0800116c <Board2_Is_Tx_Finished>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Is_Tx_Finished(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
  return UART_Is_Tx_Complete();
 8001170:	f005 fcf2 	bl	8006b58 <UART_Is_Tx_Complete>
 8001174:	4603      	mov	r3, r0
}
 8001176:	4618      	mov	r0, r3
 8001178:	bd80      	pop	{r7, pc}
	...

0800117c <Board2_Compute_Degraded_Actions>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Compute_Degraded_Actions(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
  int32_T tmp;
  real32_T forward;
  real32_T throttle;
  real32_T turn;
  OS_Enter_Critical();
 8001182:	f005 ff33 	bl	8006fec <OS_Enter_Critical>
  /* Inport: '<Root>/B1' incorporates:
   *  Inport: '<Root>/B2'
   *  Inport: '<Root>/B3'
   *  Inport: '<Root>/B4'
   */
  Board2_DW.panic_lockdown = ((Board2_U.B1 && Board2_U.B2 && Board2_U.B3 &&
 8001186:	4b88      	ldr	r3, [pc, #544]	@ (80013a8 <Board2_Compute_Degraded_Actions+0x22c>)
 8001188:	7a9b      	ldrb	r3, [r3, #10]
    Board2_U.B4) || Board2_DW.panic_lockdown);
 800118a:	2b00      	cmp	r3, #0
 800118c:	d00b      	beq.n	80011a6 <Board2_Compute_Degraded_Actions+0x2a>
  Board2_DW.panic_lockdown = ((Board2_U.B1 && Board2_U.B2 && Board2_U.B3 &&
 800118e:	4b86      	ldr	r3, [pc, #536]	@ (80013a8 <Board2_Compute_Degraded_Actions+0x22c>)
 8001190:	7adb      	ldrb	r3, [r3, #11]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d007      	beq.n	80011a6 <Board2_Compute_Degraded_Actions+0x2a>
 8001196:	4b84      	ldr	r3, [pc, #528]	@ (80013a8 <Board2_Compute_Degraded_Actions+0x22c>)
 8001198:	7c1b      	ldrb	r3, [r3, #16]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d003      	beq.n	80011a6 <Board2_Compute_Degraded_Actions+0x2a>
    Board2_U.B4) || Board2_DW.panic_lockdown);
 800119e:	4b82      	ldr	r3, [pc, #520]	@ (80013a8 <Board2_Compute_Degraded_Actions+0x22c>)
 80011a0:	7c5b      	ldrb	r3, [r3, #17]
  Board2_DW.panic_lockdown = ((Board2_U.B1 && Board2_U.B2 && Board2_U.B3 &&
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d104      	bne.n	80011b0 <Board2_Compute_Degraded_Actions+0x34>
    Board2_U.B4) || Board2_DW.panic_lockdown);
 80011a6:	4b81      	ldr	r3, [pc, #516]	@ (80013ac <Board2_Compute_Degraded_Actions+0x230>)
 80011a8:	f893 313c 	ldrb.w	r3, [r3, #316]	@ 0x13c
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <Board2_Compute_Degraded_Actions+0x38>
 80011b0:	2301      	movs	r3, #1
 80011b2:	e000      	b.n	80011b6 <Board2_Compute_Degraded_Actions+0x3a>
 80011b4:	2300      	movs	r3, #0
  Board2_DW.panic_lockdown = ((Board2_U.B1 && Board2_U.B2 && Board2_U.B3 &&
 80011b6:	b2da      	uxtb	r2, r3
 80011b8:	4b7c      	ldr	r3, [pc, #496]	@ (80013ac <Board2_Compute_Degraded_Actions+0x230>)
 80011ba:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
   *  Inport: '<Root>/controller_y'
   *  Inport: '<Root>/sonar1'
   *  Inport: '<Root>/sonar2'
   *  Inport: '<Root>/sonar3'
   */
  Board2_Y.output.mux = true;
 80011be:	4b7c      	ldr	r3, [pc, #496]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80011c0:	2201      	movs	r2, #1
 80011c2:	75da      	strb	r2, [r3, #23]
  Board2_Y.output.led_A = OFF;
 80011c4:	4b7a      	ldr	r3, [pc, #488]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	745a      	strb	r2, [r3, #17]
  Board2_Y.output.led_B = OFF;
 80011ca:	4b79      	ldr	r3, [pc, #484]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	749a      	strb	r2, [r3, #18]
  Board2_Y.output.rear_led = IDLE;
 80011d0:	4b77      	ldr	r3, [pc, #476]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	74da      	strb	r2, [r3, #19]
  Board2_Y.output.rear_sign = SIGN_OFF;
 80011d6:	4b76      	ldr	r3, [pc, #472]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80011d8:	2200      	movs	r2, #0
 80011da:	751a      	strb	r2, [r3, #20]
  if ((Board2_DW.working_status == MOTOR_ERROR_WORKING) ||
 80011dc:	4b73      	ldr	r3, [pc, #460]	@ (80013ac <Board2_Compute_Degraded_Actions+0x230>)
 80011de:	f893 30f4 	ldrb.w	r3, [r3, #244]	@ 0xf4
 80011e2:	2b02      	cmp	r3, #2
 80011e4:	d004      	beq.n	80011f0 <Board2_Compute_Degraded_Actions+0x74>
      Board2_DW.panic_lockdown) {
 80011e6:	4b71      	ldr	r3, [pc, #452]	@ (80013ac <Board2_Compute_Degraded_Actions+0x230>)
 80011e8:	f893 313c 	ldrb.w	r3, [r3, #316]	@ 0x13c
  if ((Board2_DW.working_status == MOTOR_ERROR_WORKING) ||
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d018      	beq.n	8001222 <Board2_Compute_Degraded_Actions+0xa6>
    /* Outport: '<Root>/output' */
    Board2_Y.output.rif_FA = 0.0F;
 80011f0:	4b6f      	ldr	r3, [pc, #444]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80011f2:	f04f 0200 	mov.w	r2, #0
 80011f6:	601a      	str	r2, [r3, #0]
    Board2_Y.output.rif_FB = 0.0F;
 80011f8:	4b6d      	ldr	r3, [pc, #436]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80011fa:	f04f 0200 	mov.w	r2, #0
 80011fe:	605a      	str	r2, [r3, #4]
    Board2_Y.output.rif_BA = 0.0F;
 8001200:	4b6b      	ldr	r3, [pc, #428]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 8001202:	f04f 0200 	mov.w	r2, #0
 8001206:	609a      	str	r2, [r3, #8]
    Board2_Y.output.rif_BB = 0.0F;
 8001208:	4b69      	ldr	r3, [pc, #420]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 800120a:	f04f 0200 	mov.w	r2, #0
 800120e:	60da      	str	r2, [r3, #12]
    Board2_Y.output.brk_mode = EMERGENCY;
 8001210:	4b67      	ldr	r3, [pc, #412]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 8001212:	2202      	movs	r2, #2
 8001214:	741a      	strb	r2, [r3, #16]
    Board2_Y.output.relay = false;
 8001216:	4b66      	ldr	r3, [pc, #408]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 8001218:	2200      	movs	r2, #0
 800121a:	759a      	strb	r2, [r3, #22]
    OS_Exit_Critical();
 800121c:	f005 feec 	bl	8006ff8 <OS_Exit_Critical>
 8001220:	e13c      	b.n	800149c <Board2_Compute_Degraded_Actions+0x320>
  } else if (((Board2_U.sonar1 < Board2_MIN_DISTANCE) || (Board2_U.sonar2 <
 8001222:	4b61      	ldr	r3, [pc, #388]	@ (80013a8 <Board2_Compute_Degraded_Actions+0x22c>)
 8001224:	881b      	ldrh	r3, [r3, #0]
 8001226:	2b95      	cmp	r3, #149	@ 0x95
 8001228:	d908      	bls.n	800123c <Board2_Compute_Degraded_Actions+0xc0>
 800122a:	4b5f      	ldr	r3, [pc, #380]	@ (80013a8 <Board2_Compute_Degraded_Actions+0x22c>)
 800122c:	885b      	ldrh	r3, [r3, #2]
 800122e:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001232:	d303      	bcc.n	800123c <Board2_Compute_Degraded_Actions+0xc0>
               Board2_MAX_DISTANCE) || (Board2_U.sonar3 < Board2_MIN_DISTANCE)) &&
 8001234:	4b5c      	ldr	r3, [pc, #368]	@ (80013a8 <Board2_Compute_Degraded_Actions+0x22c>)
 8001236:	889b      	ldrh	r3, [r3, #4]
 8001238:	2b95      	cmp	r3, #149	@ 0x95
 800123a:	d81c      	bhi.n	8001276 <Board2_Compute_Degraded_Actions+0xfa>
             (Board2_U.controller_y > Board2_CONTROLLER_ZERO)) {
 800123c:	4b5a      	ldr	r3, [pc, #360]	@ (80013a8 <Board2_Compute_Degraded_Actions+0x22c>)
 800123e:	891b      	ldrh	r3, [r3, #8]
               Board2_MAX_DISTANCE) || (Board2_U.sonar3 < Board2_MIN_DISTANCE)) &&
 8001240:	2bff      	cmp	r3, #255	@ 0xff
 8001242:	d918      	bls.n	8001276 <Board2_Compute_Degraded_Actions+0xfa>
    /* Outport: '<Root>/output' */
    Board2_Y.output.rif_FA = 0.0F;
 8001244:	4b5a      	ldr	r3, [pc, #360]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 8001246:	f04f 0200 	mov.w	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
    Board2_Y.output.rif_FB = 0.0F;
 800124c:	4b58      	ldr	r3, [pc, #352]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 800124e:	f04f 0200 	mov.w	r2, #0
 8001252:	605a      	str	r2, [r3, #4]
    Board2_Y.output.rif_BA = 0.0F;
 8001254:	4b56      	ldr	r3, [pc, #344]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 8001256:	f04f 0200 	mov.w	r2, #0
 800125a:	609a      	str	r2, [r3, #8]
    Board2_Y.output.rif_BB = 0.0F;
 800125c:	4b54      	ldr	r3, [pc, #336]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 800125e:	f04f 0200 	mov.w	r2, #0
 8001262:	60da      	str	r2, [r3, #12]
    Board2_Y.output.brk_mode = EMERGENCY;
 8001264:	4b52      	ldr	r3, [pc, #328]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 8001266:	2202      	movs	r2, #2
 8001268:	741a      	strb	r2, [r3, #16]
    Board2_Y.output.relay = true;
 800126a:	4b51      	ldr	r3, [pc, #324]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 800126c:	2201      	movs	r2, #1
 800126e:	759a      	strb	r2, [r3, #22]
    OS_Exit_Critical();
 8001270:	f005 fec2 	bl	8006ff8 <OS_Exit_Critical>
 8001274:	e112      	b.n	800149c <Board2_Compute_Degraded_Actions+0x320>
  } else if (Board2_U.B4) {
 8001276:	4b4c      	ldr	r3, [pc, #304]	@ (80013a8 <Board2_Compute_Degraded_Actions+0x22c>)
 8001278:	7c5b      	ldrb	r3, [r3, #17]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d018      	beq.n	80012b0 <Board2_Compute_Degraded_Actions+0x134>
    /* Outport: '<Root>/output' */
    Board2_Y.output.rif_FA = 0.0F;
 800127e:	4b4c      	ldr	r3, [pc, #304]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 8001280:	f04f 0200 	mov.w	r2, #0
 8001284:	601a      	str	r2, [r3, #0]
    Board2_Y.output.rif_FB = 0.0F;
 8001286:	4b4a      	ldr	r3, [pc, #296]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 8001288:	f04f 0200 	mov.w	r2, #0
 800128c:	605a      	str	r2, [r3, #4]
    Board2_Y.output.rif_BA = 0.0F;
 800128e:	4b48      	ldr	r3, [pc, #288]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 8001290:	f04f 0200 	mov.w	r2, #0
 8001294:	609a      	str	r2, [r3, #8]
    Board2_Y.output.rif_BB = 0.0F;
 8001296:	4b46      	ldr	r3, [pc, #280]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 8001298:	f04f 0200 	mov.w	r2, #0
 800129c:	60da      	str	r2, [r3, #12]
    Board2_Y.output.brk_mode = EMERGENCY;
 800129e:	4b44      	ldr	r3, [pc, #272]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80012a0:	2202      	movs	r2, #2
 80012a2:	741a      	strb	r2, [r3, #16]
    Board2_Y.output.relay = true;
 80012a4:	4b42      	ldr	r3, [pc, #264]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80012a6:	2201      	movs	r2, #1
 80012a8:	759a      	strb	r2, [r3, #22]
    OS_Exit_Critical();
 80012aa:	f005 fea5 	bl	8006ff8 <OS_Exit_Critical>
    Board2_Y.output.rif_BB = forward;
    Board2_Y.output.brk_mode = NONE;
    Board2_Y.output.relay = true;
    OS_Exit_Critical();
  }
}
 80012ae:	e0f5      	b.n	800149c <Board2_Compute_Degraded_Actions+0x320>
  } else if (Board2_U.B3 || (Board2_U.controller_battery <=
 80012b0:	4b3d      	ldr	r3, [pc, #244]	@ (80013a8 <Board2_Compute_Degraded_Actions+0x22c>)
 80012b2:	7c1b      	ldrb	r3, [r3, #16]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d103      	bne.n	80012c0 <Board2_Compute_Degraded_Actions+0x144>
 80012b8:	4b3b      	ldr	r3, [pc, #236]	@ (80013a8 <Board2_Compute_Degraded_Actions+0x22c>)
 80012ba:	7cdb      	ldrb	r3, [r3, #19]
 80012bc:	2b05      	cmp	r3, #5
 80012be:	d818      	bhi.n	80012f2 <Board2_Compute_Degraded_Actions+0x176>
    Board2_Y.output.rif_FA = 0.0F;
 80012c0:	4b3b      	ldr	r3, [pc, #236]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80012c2:	f04f 0200 	mov.w	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
    Board2_Y.output.rif_FB = 0.0F;
 80012c8:	4b39      	ldr	r3, [pc, #228]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80012ca:	f04f 0200 	mov.w	r2, #0
 80012ce:	605a      	str	r2, [r3, #4]
    Board2_Y.output.rif_BA = 0.0F;
 80012d0:	4b37      	ldr	r3, [pc, #220]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80012d2:	f04f 0200 	mov.w	r2, #0
 80012d6:	609a      	str	r2, [r3, #8]
    Board2_Y.output.rif_BB = 0.0F;
 80012d8:	4b35      	ldr	r3, [pc, #212]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80012da:	f04f 0200 	mov.w	r2, #0
 80012de:	60da      	str	r2, [r3, #12]
    Board2_Y.output.brk_mode = NORMAL;
 80012e0:	4b33      	ldr	r3, [pc, #204]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80012e2:	2201      	movs	r2, #1
 80012e4:	741a      	strb	r2, [r3, #16]
    Board2_Y.output.relay = true;
 80012e6:	4b32      	ldr	r3, [pc, #200]	@ (80013b0 <Board2_Compute_Degraded_Actions+0x234>)
 80012e8:	2201      	movs	r2, #1
 80012ea:	759a      	strb	r2, [r3, #22]
    OS_Exit_Critical();
 80012ec:	f005 fe84 	bl	8006ff8 <OS_Exit_Critical>
 80012f0:	e0d4      	b.n	800149c <Board2_Compute_Degraded_Actions+0x320>
    throttle = ((real32_T)Board2_U.controller_y - Board2_CENTER) / Board2_CENTER;
 80012f2:	4b2d      	ldr	r3, [pc, #180]	@ (80013a8 <Board2_Compute_Degraded_Actions+0x22c>)
 80012f4:	891b      	ldrh	r3, [r3, #8]
 80012f6:	ee07 3a90 	vmov	s15, r3
 80012fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012fe:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 80013b4 <Board2_Compute_Degraded_Actions+0x238>
 8001302:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001306:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 80013b4 <Board2_Compute_Degraded_Actions+0x238>
 800130a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800130e:	edc7 7a01 	vstr	s15, [r7, #4]
    forward = throttle * 80.0F;
 8001312:	edd7 7a01 	vldr	s15, [r7, #4]
 8001316:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 80013c0 <Board2_Compute_Degraded_Actions+0x244>
 800131a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800131e:	edc7 7a02 	vstr	s15, [r7, #8]
    turn = ((real32_T)Board2_U.controller_x - Board2_CENTER) / Board2_CENTER *
 8001322:	4b21      	ldr	r3, [pc, #132]	@ (80013a8 <Board2_Compute_Degraded_Actions+0x22c>)
 8001324:	88db      	ldrh	r3, [r3, #6]
 8001326:	ee07 3a90 	vmov	s15, r3
 800132a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800132e:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80013b4 <Board2_Compute_Degraded_Actions+0x238>
 8001332:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001336:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 80013b4 <Board2_Compute_Degraded_Actions+0x238>
 800133a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800133e:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80013c0 <Board2_Compute_Degraded_Actions+0x244>
 8001342:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001346:	edc7 7a00 	vstr	s15, [r7]
    if (fabsf(throttle) < Board2_PURE_TURN_EPS) {
 800134a:	edd7 7a01 	vldr	s15, [r7, #4]
 800134e:	eef0 7ae7 	vabs.f32	s15, s15
 8001352:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80013b8 <Board2_Compute_Degraded_Actions+0x23c>
 8001356:	eef4 7ac7 	vcmpe.f32	s15, s14
 800135a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800135e:	d503      	bpl.n	8001368 <Board2_Compute_Degraded_Actions+0x1ec>
      forward = 0.0F;
 8001360:	f04f 0300 	mov.w	r3, #0
 8001364:	60bb      	str	r3, [r7, #8]
 8001366:	e043      	b.n	80013f0 <Board2_Compute_Degraded_Actions+0x274>
      throttle = fabsf(forward) * Board2_TURN_RATIO;
 8001368:	edd7 7a02 	vldr	s15, [r7, #8]
 800136c:	eef0 7ae7 	vabs.f32	s15, s15
 8001370:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80013bc <Board2_Compute_Degraded_Actions+0x240>
 8001374:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001378:	edc7 7a01 	vstr	s15, [r7, #4]
      if (fabsf(turn) > throttle) {
 800137c:	edd7 7a00 	vldr	s15, [r7]
 8001380:	eef0 7ae7 	vabs.f32	s15, s15
 8001384:	ed97 7a01 	vldr	s14, [r7, #4]
 8001388:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800138c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001390:	d52e      	bpl.n	80013f0 <Board2_Compute_Degraded_Actions+0x274>
        if (turn < 0.0F) {
 8001392:	edd7 7a00 	vldr	s15, [r7]
 8001396:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800139a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800139e:	d511      	bpl.n	80013c4 <Board2_Compute_Degraded_Actions+0x248>
          tmp = -1;
 80013a0:	f04f 33ff 	mov.w	r3, #4294967295
 80013a4:	60fb      	str	r3, [r7, #12]
 80013a6:	e018      	b.n	80013da <Board2_Compute_Degraded_Actions+0x25e>
 80013a8:	2000033c 	.word	0x2000033c
 80013ac:	200001f8 	.word	0x200001f8
 80013b0:	20000354 	.word	0x20000354
 80013b4:	437f0000 	.word	0x437f0000
 80013b8:	3c23d70a 	.word	0x3c23d70a
 80013bc:	3eb33333 	.word	0x3eb33333
 80013c0:	42a00000 	.word	0x42a00000
          tmp = (turn > 0.0F);
 80013c4:	edd7 7a00 	vldr	s15, [r7]
 80013c8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d0:	bfcc      	ite	gt
 80013d2:	2301      	movgt	r3, #1
 80013d4:	2300      	movle	r3, #0
 80013d6:	b2db      	uxtb	r3, r3
 80013d8:	60fb      	str	r3, [r7, #12]
        turn = (real32_T)tmp * throttle;
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	ee07 3a90 	vmov	s15, r3
 80013e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013e4:	ed97 7a01 	vldr	s14, [r7, #4]
 80013e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013ec:	edc7 7a00 	vstr	s15, [r7]
    throttle = forward + turn;
 80013f0:	ed97 7a02 	vldr	s14, [r7, #8]
 80013f4:	edd7 7a00 	vldr	s15, [r7]
 80013f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013fc:	edc7 7a01 	vstr	s15, [r7, #4]
    forward -= turn;
 8001400:	ed97 7a02 	vldr	s14, [r7, #8]
 8001404:	edd7 7a00 	vldr	s15, [r7]
 8001408:	ee77 7a67 	vsub.f32	s15, s14, s15
 800140c:	edc7 7a02 	vstr	s15, [r7, #8]
    turn = fmaxf(fabsf(throttle), fabsf(forward));
 8001410:	edd7 7a01 	vldr	s15, [r7, #4]
 8001414:	eeb0 7ae7 	vabs.f32	s14, s15
 8001418:	edd7 7a02 	vldr	s15, [r7, #8]
 800141c:	eef0 7ae7 	vabs.f32	s15, s15
 8001420:	eef0 0a67 	vmov.f32	s1, s15
 8001424:	eeb0 0a47 	vmov.f32	s0, s14
 8001428:	f014 fdb4 	bl	8015f94 <fmaxf>
 800142c:	ed87 0a00 	vstr	s0, [r7]
    if (turn > 80.0F) {
 8001430:	edd7 7a00 	vldr	s15, [r7]
 8001434:	ed1f 7a1e 	vldr	s14, [pc, #-120]	@ 80013c0 <Board2_Compute_Degraded_Actions+0x244>
 8001438:	eef4 7ac7 	vcmpe.f32	s15, s14
 800143c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001440:	dd17      	ble.n	8001472 <Board2_Compute_Degraded_Actions+0x2f6>
      turn = 80.0F / turn;
 8001442:	ed5f 6a21 	vldr	s13, [pc, #-132]	@ 80013c0 <Board2_Compute_Degraded_Actions+0x244>
 8001446:	ed97 7a00 	vldr	s14, [r7]
 800144a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800144e:	edc7 7a00 	vstr	s15, [r7]
      throttle *= turn;
 8001452:	ed97 7a01 	vldr	s14, [r7, #4]
 8001456:	edd7 7a00 	vldr	s15, [r7]
 800145a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800145e:	edc7 7a01 	vstr	s15, [r7, #4]
      forward *= turn;
 8001462:	ed97 7a02 	vldr	s14, [r7, #8]
 8001466:	edd7 7a00 	vldr	s15, [r7]
 800146a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800146e:	edc7 7a02 	vstr	s15, [r7, #8]
    Board2_Y.output.rif_FA = throttle;
 8001472:	4a0c      	ldr	r2, [pc, #48]	@ (80014a4 <Board2_Compute_Degraded_Actions+0x328>)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6013      	str	r3, [r2, #0]
    Board2_Y.output.rif_FB = forward;
 8001478:	4a0a      	ldr	r2, [pc, #40]	@ (80014a4 <Board2_Compute_Degraded_Actions+0x328>)
 800147a:	68bb      	ldr	r3, [r7, #8]
 800147c:	6053      	str	r3, [r2, #4]
    Board2_Y.output.rif_BA = throttle;
 800147e:	4a09      	ldr	r2, [pc, #36]	@ (80014a4 <Board2_Compute_Degraded_Actions+0x328>)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6093      	str	r3, [r2, #8]
    Board2_Y.output.rif_BB = forward;
 8001484:	4a07      	ldr	r2, [pc, #28]	@ (80014a4 <Board2_Compute_Degraded_Actions+0x328>)
 8001486:	68bb      	ldr	r3, [r7, #8]
 8001488:	60d3      	str	r3, [r2, #12]
    Board2_Y.output.brk_mode = NONE;
 800148a:	4b06      	ldr	r3, [pc, #24]	@ (80014a4 <Board2_Compute_Degraded_Actions+0x328>)
 800148c:	2200      	movs	r2, #0
 800148e:	741a      	strb	r2, [r3, #16]
    Board2_Y.output.relay = true;
 8001490:	4b04      	ldr	r3, [pc, #16]	@ (80014a4 <Board2_Compute_Degraded_Actions+0x328>)
 8001492:	2201      	movs	r2, #1
 8001494:	759a      	strb	r2, [r3, #22]
    OS_Exit_Critical();
 8001496:	f005 fdaf 	bl	8006ff8 <OS_Exit_Critical>
}
 800149a:	e7ff      	b.n	800149c <Board2_Compute_Degraded_Actions+0x320>
 800149c:	bf00      	nop
 800149e:	3710      	adds	r7, #16
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	20000354 	.word	0x20000354

080014a8 <Board2_exit_internal_Normal>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_exit_internal_Normal(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
  Board2_DW.is_Combo = Board2_IN_NO_ACTIVE_CHILD;
 80014ac:	4b28      	ldr	r3, [pc, #160]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
  Board2_DW.is_active_Combo = 0U;
 80014b4:	4b26      	ldr	r3, [pc, #152]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
  Board2_DW.is_Temperature_manager = Board2_IN_NO_ACTIVE_CHILD;
 80014bc:	4b24      	ldr	r3, [pc, #144]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 80014be:	2200      	movs	r2, #0
 80014c0:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
  Board2_DW.is_active_Temperature_manager = 0U;
 80014c4:	4b22      	ldr	r3, [pc, #136]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
  Board2_DW.is_Battery_manager = Board2_IN_NO_ACTIVE_CHILD;
 80014cc:	4b20      	ldr	r3, [pc, #128]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
  Board2_DW.is_active_Battery_manager = 0U;
 80014d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
  Board2_DW.is_Normal_velocity = Board2_IN_NO_ACTIVE_CHILD;
 80014dc:	4b1c      	ldr	r3, [pc, #112]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 80014de:	2200      	movs	r2, #0
 80014e0:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
  Board2_DW.is_active_Normal_velocity = 0U;
 80014e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
  Board2_DW.is_active_Battery_temperature_m = 0U;
 80014ec:	4b18      	ldr	r3, [pc, #96]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
  Board2_DW.is_Obstacle_from_right = Board2_IN_NO_ACTIVE_CHILD;
 80014f4:	4b16      	ldr	r3, [pc, #88]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
  Board2_DW.is_active_Obstacle_from_right = 0U;
 80014fc:	4b14      	ldr	r3, [pc, #80]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 80014fe:	2200      	movs	r2, #0
 8001500:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
  Board2_DW.is_Obstacle_from_left = Board2_IN_NO_ACTIVE_CHILD;
 8001504:	4b12      	ldr	r3, [pc, #72]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 8001506:	2200      	movs	r2, #0
 8001508:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
  Board2_DW.is_active_Obstacle_from_left = 0U;
 800150c:	4b10      	ldr	r3, [pc, #64]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 800150e:	2200      	movs	r2, #0
 8001510:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
  Board2_DW.is_No_obstacle = Board2_IN_NO_ACTIVE_CHILD;
 8001514:	4b0e      	ldr	r3, [pc, #56]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 8001516:	2200      	movs	r2, #0
 8001518:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
  Board2_DW.is_active_No_obstacle = 0U;
 800151c:	4b0c      	ldr	r3, [pc, #48]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 800151e:	2200      	movs	r2, #0
 8001520:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
  Board2_DW.is_active_Moving_obstacle = 0U;
 8001524:	4b0a      	ldr	r3, [pc, #40]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 8001526:	2200      	movs	r2, #0
 8001528:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
  Board2_DW.is_active_Global_state_compute = 0U;
 800152c:	4b08      	ldr	r3, [pc, #32]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 800152e:	2200      	movs	r2, #0
 8001530:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
  Board2_DW.is_Supervisor = Board2_IN_NO_ACTIVE_CHILD;
 8001534:	4b06      	ldr	r3, [pc, #24]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 8001536:	2200      	movs	r2, #0
 8001538:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
  Board2_DW.is_active_Supervisor = 0U;
 800153c:	4b04      	ldr	r3, [pc, #16]	@ (8001550 <Board2_exit_internal_Normal+0xa8>)
 800153e:	2200      	movs	r2, #0
 8001540:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
}
 8001544:	bf00      	nop
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	200001f8 	.word	0x200001f8

08001554 <Board2_Send_Decision>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Send_Decision(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  UART_Send_Decision(&Board2_DW.decision);
 8001558:	4802      	ldr	r0, [pc, #8]	@ (8001564 <Board2_Send_Decision+0x10>)
 800155a:	f005 fb8f 	bl	8006c7c <UART_Send_Decision>
}
 800155e:	bf00      	nop
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	20000280 	.word	0x20000280

08001568 <Board2_Wait_Decision>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Wait_Decision(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  UART_Wait_Decision(&Board2_DW.receivedDecisionPacket);
 800156c:	4802      	ldr	r0, [pc, #8]	@ (8001578 <Board2_Wait_Decision+0x10>)
 800156e:	f005 fbe9 	bl	8006d44 <UART_Wait_Decision>
}
 8001572:	bf00      	nop
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	20000264 	.word	0x20000264

0800157c <Board2_Send_Global_State>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Send_Global_State(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
  UART_Send_GlobalState(&Board2_DW.global_state);
 8001580:	4802      	ldr	r0, [pc, #8]	@ (800158c <Board2_Send_Global_State+0x10>)
 8001582:	f005 fb4b 	bl	8006c1c <UART_Send_GlobalState>
}
 8001586:	bf00      	nop
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	20000230 	.word	0x20000230

08001590 <Board2_Wait_Global_State>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Wait_Global_State(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
  UART_Wait_GlobalState(&Board2_DW.receivedGlobalStatePacket);
 8001594:	4802      	ldr	r0, [pc, #8]	@ (80015a0 <Board2_Wait_Global_State+0x10>)
 8001596:	f005 fbc3 	bl	8006d20 <UART_Wait_GlobalState>
}
 800159a:	bf00      	nop
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	200001f8 	.word	0x200001f8

080015a4 <Board2_Send_Local_State>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Send_Local_State(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  UART_Send_Local_State(&Board2_DW.state);
 80015a8:	4802      	ldr	r0, [pc, #8]	@ (80015b4 <Board2_Send_Local_State+0x10>)
 80015aa:	f005 fb07 	bl	8006bbc <UART_Send_Local_State>
}
 80015ae:	bf00      	nop
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	200002b0 	.word	0x200002b0

080015b8 <Board2_Wait_State>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Wait_State(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  UART_Wait_State(&Board2_DW.receivedStatePacket);
 80015bc:	4802      	ldr	r0, [pc, #8]	@ (80015c8 <Board2_Wait_State+0x10>)
 80015be:	f005 fb9d 	bl	8006cfc <UART_Wait_State>
}
 80015c2:	bf00      	nop
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	20000298 	.word	0x20000298

080015cc <Board2_Local_state_transmitted>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Local_state_transmitted(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board2_Is_STalk_High();
 80015d2:	f7ff fd7d 	bl	80010d0 <Board2_Is_STalk_High>
 80015d6:	4603      	mov	r3, r0
 80015d8:	71fb      	strb	r3, [r7, #7]
  if (b) {
 80015da:	79fb      	ldrb	r3, [r7, #7]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d00e      	beq.n	80015fe <Board2_Local_state_transmitted+0x32>
    Board2_DW.is_Supervisor = Board2_IN_Receive_state;
 80015e0:	4b23      	ldr	r3, [pc, #140]	@ (8001670 <Board2_Local_state_transmitted+0xa4>)
 80015e2:	2207      	movs	r2, #7
 80015e4:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
    Board2_Wait_State();
 80015e8:	f7ff ffe6 	bl	80015b8 <Board2_Wait_State>
    Board2_Lower_MTalk();
 80015ec:	f7ff fd91 	bl	8001112 <Board2_Lower_MTalk>
    Board2_DW.time_comm = Board2_Get_Timestamp();
 80015f0:	f7ff fcfc 	bl	8000fec <Board2_Get_Timestamp>
 80015f4:	4603      	mov	r3, r0
 80015f6:	4a1e      	ldr	r2, [pc, #120]	@ (8001670 <Board2_Local_state_transmitted+0xa4>)
 80015f8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
        Board2_DW.is_Board_state = Board2_IN_Degraded;
        Board2_DW.is_Degraded = Board2_IN_Restarting;
      }
    }
  }
}
 80015fc:	e034      	b.n	8001668 <Board2_Local_state_transmitted+0x9c>
    b = Board2_Check_Timeout_Us(Board2_DW.time_comm, Board2_WAIT_TIMEOUT);
 80015fe:	4b1c      	ldr	r3, [pc, #112]	@ (8001670 <Board2_Local_state_transmitted+0xa4>)
 8001600:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001604:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001608:	4618      	mov	r0, r3
 800160a:	f7ff fd68 	bl	80010de <Board2_Check_Timeout_Us>
 800160e:	4603      	mov	r3, r0
 8001610:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8001612:	79fb      	ldrb	r3, [r7, #7]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d027      	beq.n	8001668 <Board2_Local_state_transmitted+0x9c>
      if (Board2_DW.retransmitted < Board2_MAX_RETRANSMIT) {
 8001618:	4b15      	ldr	r3, [pc, #84]	@ (8001670 <Board2_Local_state_transmitted+0xa4>)
 800161a:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 800161e:	2b00      	cmp	r3, #0
 8001620:	d110      	bne.n	8001644 <Board2_Local_state_transmitted+0x78>
        Board2_DW.retransmitted = 1U;
 8001622:	4b13      	ldr	r3, [pc, #76]	@ (8001670 <Board2_Local_state_transmitted+0xa4>)
 8001624:	2201      	movs	r2, #1
 8001626:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board2_DW.is_Supervisor = Board2_IN_Transmit_Local_State;
 800162a:	4b11      	ldr	r3, [pc, #68]	@ (8001670 <Board2_Local_state_transmitted+0xa4>)
 800162c:	220c      	movs	r2, #12
 800162e:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board2_Send_Local_State();
 8001632:	f7ff ffb7 	bl	80015a4 <Board2_Send_Local_State>
        Board2_DW.time_comm = Board2_Get_Timestamp();
 8001636:	f7ff fcd9 	bl	8000fec <Board2_Get_Timestamp>
 800163a:	4603      	mov	r3, r0
 800163c:	4a0c      	ldr	r2, [pc, #48]	@ (8001670 <Board2_Local_state_transmitted+0xa4>)
 800163e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
}
 8001642:	e011      	b.n	8001668 <Board2_Local_state_transmitted+0x9c>
        Board2_Compute_Degraded_Actions();
 8001644:	f7ff fd9a 	bl	800117c <Board2_Compute_Degraded_Actions>
        Board2_exit_internal_Normal();
 8001648:	f7ff ff2e 	bl	80014a8 <Board2_exit_internal_Normal>
        Board2_Close_Session();
 800164c:	f7ff fd5b 	bl	8001106 <Board2_Close_Session>
        Board2_Lower_MTalk();
 8001650:	f7ff fd5f 	bl	8001112 <Board2_Lower_MTalk>
        Board2_Abort_Communication();
 8001654:	f7ff fd51 	bl	80010fa <Board2_Abort_Communication>
        Board2_DW.is_Board_state = Board2_IN_Degraded;
 8001658:	4b05      	ldr	r3, [pc, #20]	@ (8001670 <Board2_Local_state_transmitted+0xa4>)
 800165a:	2201      	movs	r2, #1
 800165c:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        Board2_DW.is_Degraded = Board2_IN_Restarting;
 8001660:	4b03      	ldr	r3, [pc, #12]	@ (8001670 <Board2_Local_state_transmitted+0xa4>)
 8001662:	2202      	movs	r2, #2
 8001664:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
}
 8001668:	bf00      	nop
 800166a:	3708      	adds	r7, #8
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	200001f8 	.word	0x200001f8

08001674 <Board_Verify_Decision_Integrity>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board_Verify_Decision_Integrity(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
  return CRC_Check_Decision(&Board2_DW.receivedDecisionPacket);
 8001678:	4802      	ldr	r0, [pc, #8]	@ (8001684 <Board_Verify_Decision_Integrity+0x10>)
 800167a:	f005 fbeb 	bl	8006e54 <CRC_Check_Decision>
 800167e:	4603      	mov	r3, r0
}
 8001680:	4618      	mov	r0, r3
 8001682:	bd80      	pop	{r7, pc}
 8001684:	20000264 	.word	0x20000264

08001688 <Board2_Write_Output>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Write_Output(void)
{
 8001688:	b5b0      	push	{r4, r5, r7, lr}
 800168a:	af00      	add	r7, sp, #0
  OS_Enter_Critical();
 800168c:	f005 fcae 	bl	8006fec <OS_Enter_Critical>

  /* Outport: '<Root>/output' */
  Board2_Y.output = Board2_DW.decision;
 8001690:	4a07      	ldr	r2, [pc, #28]	@ (80016b0 <Board2_Write_Output+0x28>)
 8001692:	4b08      	ldr	r3, [pc, #32]	@ (80016b4 <Board2_Write_Output+0x2c>)
 8001694:	4615      	mov	r5, r2
 8001696:	f103 0488 	add.w	r4, r3, #136	@ 0x88
 800169a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800169c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800169e:	e894 0003 	ldmia.w	r4, {r0, r1}
 80016a2:	e885 0003 	stmia.w	r5, {r0, r1}
  OS_Exit_Critical();
 80016a6:	f005 fca7 	bl	8006ff8 <OS_Exit_Critical>
}
 80016aa:	bf00      	nop
 80016ac:	bdb0      	pop	{r4, r5, r7, pc}
 80016ae:	bf00      	nop
 80016b0:	20000354 	.word	0x20000354
 80016b4:	200001f8 	.word	0x200001f8

080016b8 <Board2_Receive_decision>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Receive_decision(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
  boolean_T b;
  boolean_T d_p;
  b = Board2_Is_Rx_Finished();
 80016be:	f7ff fd3f 	bl	8001140 <Board2_Is_Rx_Finished>
 80016c2:	4603      	mov	r3, r0
 80016c4:	71fb      	strb	r3, [r7, #7]
  if (b) {
 80016c6:	79fb      	ldrb	r3, [r7, #7]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	f000 80f8 	beq.w	80018be <Board2_Receive_decision+0x206>
    b = Board_Verify_Decision_Integrity();
 80016ce:	f7ff ffd1 	bl	8001674 <Board_Verify_Decision_Integrity>
 80016d2:	4603      	mov	r3, r0
 80016d4:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80016d6:	79fb      	ldrb	r3, [r7, #7]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	f000 80e1 	beq.w	80018a0 <Board2_Receive_decision+0x1e8>
      Board2_Close_Session();
 80016de:	f7ff fd12 	bl	8001106 <Board2_Close_Session>
      b = false;
 80016e2:	2300      	movs	r3, #0
 80016e4:	71fb      	strb	r3, [r7, #7]
      if (Board2_DW.decision.mux ==
 80016e6:	4b87      	ldr	r3, [pc, #540]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80016e8:	f893 209f 	ldrb.w	r2, [r3, #159]	@ 0x9f
          Board2_DW.receivedDecisionPacket.decision.mux) {
 80016ec:	4b85      	ldr	r3, [pc, #532]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80016ee:	f893 3083 	ldrb.w	r3, [r3, #131]	@ 0x83
      if (Board2_DW.decision.mux ==
 80016f2:	429a      	cmp	r2, r3
 80016f4:	f040 80b0 	bne.w	8001858 <Board2_Receive_decision+0x1a0>
        if (Board2_DW.decision.relay ==
 80016f8:	4b82      	ldr	r3, [pc, #520]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80016fa:	f893 209e 	ldrb.w	r2, [r3, #158]	@ 0x9e
            Board2_DW.receivedDecisionPacket.decision.relay) {
 80016fe:	4b81      	ldr	r3, [pc, #516]	@ (8001904 <Board2_Receive_decision+0x24c>)
 8001700:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
        if (Board2_DW.decision.relay ==
 8001704:	429a      	cmp	r2, r3
 8001706:	f040 80a4 	bne.w	8001852 <Board2_Receive_decision+0x19a>
          d_p = false;
 800170a:	2300      	movs	r3, #0
 800170c:	71bb      	strb	r3, [r7, #6]
          if ((int32_T)Board2_DW.decision.mode == (int32_T)
 800170e:	4b7d      	ldr	r3, [pc, #500]	@ (8001904 <Board2_Receive_decision+0x24c>)
 8001710:	f893 209d 	ldrb.w	r2, [r3, #157]	@ 0x9d
              Board2_DW.receivedDecisionPacket.decision.mode) {
 8001714:	4b7b      	ldr	r3, [pc, #492]	@ (8001904 <Board2_Receive_decision+0x24c>)
 8001716:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
          if ((int32_T)Board2_DW.decision.mode == (int32_T)
 800171a:	429a      	cmp	r2, r3
 800171c:	d101      	bne.n	8001722 <Board2_Receive_decision+0x6a>
            d_p = true;
 800171e:	2301      	movs	r3, #1
 8001720:	71bb      	strb	r3, [r7, #6]
          }

          if (d_p) {
 8001722:	79bb      	ldrb	r3, [r7, #6]
 8001724:	2b00      	cmp	r3, #0
 8001726:	f000 8091 	beq.w	800184c <Board2_Receive_decision+0x194>
            d_p = false;
 800172a:	2300      	movs	r3, #0
 800172c:	71bb      	strb	r3, [r7, #6]
            if ((int32_T)Board2_DW.decision.rear_sign == (int32_T)
 800172e:	4b75      	ldr	r3, [pc, #468]	@ (8001904 <Board2_Receive_decision+0x24c>)
 8001730:	f893 209c 	ldrb.w	r2, [r3, #156]	@ 0x9c
                Board2_DW.receivedDecisionPacket.decision.rear_sign) {
 8001734:	4b73      	ldr	r3, [pc, #460]	@ (8001904 <Board2_Receive_decision+0x24c>)
 8001736:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
            if ((int32_T)Board2_DW.decision.rear_sign == (int32_T)
 800173a:	429a      	cmp	r2, r3
 800173c:	d101      	bne.n	8001742 <Board2_Receive_decision+0x8a>
              d_p = true;
 800173e:	2301      	movs	r3, #1
 8001740:	71bb      	strb	r3, [r7, #6]
            }

            if (d_p) {
 8001742:	79bb      	ldrb	r3, [r7, #6]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d07e      	beq.n	8001846 <Board2_Receive_decision+0x18e>
              d_p = false;
 8001748:	2300      	movs	r3, #0
 800174a:	71bb      	strb	r3, [r7, #6]
              if ((int32_T)Board2_DW.decision.rear_led == (int32_T)
 800174c:	4b6d      	ldr	r3, [pc, #436]	@ (8001904 <Board2_Receive_decision+0x24c>)
 800174e:	f893 209b 	ldrb.w	r2, [r3, #155]	@ 0x9b
                  Board2_DW.receivedDecisionPacket.decision.rear_led) {
 8001752:	4b6c      	ldr	r3, [pc, #432]	@ (8001904 <Board2_Receive_decision+0x24c>)
 8001754:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
              if ((int32_T)Board2_DW.decision.rear_led == (int32_T)
 8001758:	429a      	cmp	r2, r3
 800175a:	d101      	bne.n	8001760 <Board2_Receive_decision+0xa8>
                d_p = true;
 800175c:	2301      	movs	r3, #1
 800175e:	71bb      	strb	r3, [r7, #6]
              }

              if (d_p) {
 8001760:	79bb      	ldrb	r3, [r7, #6]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d06c      	beq.n	8001840 <Board2_Receive_decision+0x188>
                d_p = false;
 8001766:	2300      	movs	r3, #0
 8001768:	71bb      	strb	r3, [r7, #6]
                if ((int32_T)Board2_DW.decision.led_B == (int32_T)
 800176a:	4b66      	ldr	r3, [pc, #408]	@ (8001904 <Board2_Receive_decision+0x24c>)
 800176c:	f893 209a 	ldrb.w	r2, [r3, #154]	@ 0x9a
                    Board2_DW.receivedDecisionPacket.decision.led_B) {
 8001770:	4b64      	ldr	r3, [pc, #400]	@ (8001904 <Board2_Receive_decision+0x24c>)
 8001772:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
                if ((int32_T)Board2_DW.decision.led_B == (int32_T)
 8001776:	429a      	cmp	r2, r3
 8001778:	d101      	bne.n	800177e <Board2_Receive_decision+0xc6>
                  d_p = true;
 800177a:	2301      	movs	r3, #1
 800177c:	71bb      	strb	r3, [r7, #6]
                }

                if (d_p) {
 800177e:	79bb      	ldrb	r3, [r7, #6]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d05a      	beq.n	800183a <Board2_Receive_decision+0x182>
                  d_p = false;
 8001784:	2300      	movs	r3, #0
 8001786:	71bb      	strb	r3, [r7, #6]
                  if ((int32_T)Board2_DW.decision.led_A == (int32_T)
 8001788:	4b5e      	ldr	r3, [pc, #376]	@ (8001904 <Board2_Receive_decision+0x24c>)
 800178a:	f893 2099 	ldrb.w	r2, [r3, #153]	@ 0x99
                      Board2_DW.receivedDecisionPacket.decision.led_A) {
 800178e:	4b5d      	ldr	r3, [pc, #372]	@ (8001904 <Board2_Receive_decision+0x24c>)
 8001790:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
                  if ((int32_T)Board2_DW.decision.led_A == (int32_T)
 8001794:	429a      	cmp	r2, r3
 8001796:	d101      	bne.n	800179c <Board2_Receive_decision+0xe4>
                    d_p = true;
 8001798:	2301      	movs	r3, #1
 800179a:	71bb      	strb	r3, [r7, #6]
                  }

                  if (d_p) {
 800179c:	79bb      	ldrb	r3, [r7, #6]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d048      	beq.n	8001834 <Board2_Receive_decision+0x17c>
                    d_p = false;
 80017a2:	2300      	movs	r3, #0
 80017a4:	71bb      	strb	r3, [r7, #6]
                    if ((int32_T)Board2_DW.decision.brk_mode == (int32_T)
 80017a6:	4b57      	ldr	r3, [pc, #348]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80017a8:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
                        Board2_DW.receivedDecisionPacket.decision.brk_mode) {
 80017ac:	4b55      	ldr	r3, [pc, #340]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80017ae:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
                    if ((int32_T)Board2_DW.decision.brk_mode == (int32_T)
 80017b2:	429a      	cmp	r2, r3
 80017b4:	d101      	bne.n	80017ba <Board2_Receive_decision+0x102>
                      d_p = true;
 80017b6:	2301      	movs	r3, #1
 80017b8:	71bb      	strb	r3, [r7, #6]
                    }

                    if (d_p) {
 80017ba:	79bb      	ldrb	r3, [r7, #6]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d036      	beq.n	800182e <Board2_Receive_decision+0x176>
                      if (Board2_DW.decision.rif_BB ==
 80017c0:	4b50      	ldr	r3, [pc, #320]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80017c2:	ed93 7a25 	vldr	s14, [r3, #148]	@ 0x94
                          Board2_DW.receivedDecisionPacket.decision.rif_BB) {
 80017c6:	4b4f      	ldr	r3, [pc, #316]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80017c8:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
                      if (Board2_DW.decision.rif_BB ==
 80017cc:	eeb4 7a67 	vcmp.f32	s14, s15
 80017d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017d4:	d128      	bne.n	8001828 <Board2_Receive_decision+0x170>
                        if (Board2_DW.decision.rif_BA ==
 80017d6:	4b4b      	ldr	r3, [pc, #300]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80017d8:	ed93 7a24 	vldr	s14, [r3, #144]	@ 0x90
                            Board2_DW.receivedDecisionPacket.decision.rif_BA) {
 80017dc:	4b49      	ldr	r3, [pc, #292]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80017de:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
                        if (Board2_DW.decision.rif_BA ==
 80017e2:	eeb4 7a67 	vcmp.f32	s14, s15
 80017e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ea:	d11a      	bne.n	8001822 <Board2_Receive_decision+0x16a>
                          d_p = ((Board2_DW.decision.rif_FB ==
 80017ec:	4b45      	ldr	r3, [pc, #276]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80017ee:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
                                  Board2_DW.receivedDecisionPacket.decision.rif_FB)
 80017f2:	4b44      	ldr	r3, [pc, #272]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80017f4:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
                                 && (Board2_DW.decision.rif_FA ==
 80017f8:	eeb4 7a67 	vcmp.f32	s14, s15
 80017fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001800:	d10c      	bne.n	800181c <Board2_Receive_decision+0x164>
 8001802:	4b40      	ldr	r3, [pc, #256]	@ (8001904 <Board2_Receive_decision+0x24c>)
 8001804:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
                                     Board2_DW.receivedDecisionPacket.decision.rif_FA));
 8001808:	4b3e      	ldr	r3, [pc, #248]	@ (8001904 <Board2_Receive_decision+0x24c>)
 800180a:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
                                 && (Board2_DW.decision.rif_FA ==
 800180e:	eeb4 7a67 	vcmp.f32	s14, s15
 8001812:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001816:	d101      	bne.n	800181c <Board2_Receive_decision+0x164>
 8001818:	2301      	movs	r3, #1
 800181a:	e000      	b.n	800181e <Board2_Receive_decision+0x166>
 800181c:	2300      	movs	r3, #0
                          d_p = ((Board2_DW.decision.rif_FB ==
 800181e:	71bb      	strb	r3, [r7, #6]
 8001820:	e01c      	b.n	800185c <Board2_Receive_decision+0x1a4>
                        } else {
                          d_p = false;
 8001822:	2300      	movs	r3, #0
 8001824:	71bb      	strb	r3, [r7, #6]
 8001826:	e019      	b.n	800185c <Board2_Receive_decision+0x1a4>
                        }
                      } else {
                        d_p = false;
 8001828:	2300      	movs	r3, #0
 800182a:	71bb      	strb	r3, [r7, #6]
 800182c:	e016      	b.n	800185c <Board2_Receive_decision+0x1a4>
                      }
                    } else {
                      d_p = false;
 800182e:	2300      	movs	r3, #0
 8001830:	71bb      	strb	r3, [r7, #6]
 8001832:	e013      	b.n	800185c <Board2_Receive_decision+0x1a4>
                    }
                  } else {
                    d_p = false;
 8001834:	2300      	movs	r3, #0
 8001836:	71bb      	strb	r3, [r7, #6]
 8001838:	e010      	b.n	800185c <Board2_Receive_decision+0x1a4>
                  }
                } else {
                  d_p = false;
 800183a:	2300      	movs	r3, #0
 800183c:	71bb      	strb	r3, [r7, #6]
 800183e:	e00d      	b.n	800185c <Board2_Receive_decision+0x1a4>
                }
              } else {
                d_p = false;
 8001840:	2300      	movs	r3, #0
 8001842:	71bb      	strb	r3, [r7, #6]
 8001844:	e00a      	b.n	800185c <Board2_Receive_decision+0x1a4>
              }
            } else {
              d_p = false;
 8001846:	2300      	movs	r3, #0
 8001848:	71bb      	strb	r3, [r7, #6]
 800184a:	e007      	b.n	800185c <Board2_Receive_decision+0x1a4>
            }
          } else {
            d_p = false;
 800184c:	2300      	movs	r3, #0
 800184e:	71bb      	strb	r3, [r7, #6]
 8001850:	e004      	b.n	800185c <Board2_Receive_decision+0x1a4>
          }
        } else {
          d_p = false;
 8001852:	2300      	movs	r3, #0
 8001854:	71bb      	strb	r3, [r7, #6]
 8001856:	e001      	b.n	800185c <Board2_Receive_decision+0x1a4>
        }
      } else {
        d_p = false;
 8001858:	2300      	movs	r3, #0
 800185a:	71bb      	strb	r3, [r7, #6]
      }

      if (d_p) {
 800185c:	79bb      	ldrb	r3, [r7, #6]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <Board2_Receive_decision+0x1ae>
        b = true;
 8001862:	2301      	movs	r3, #1
 8001864:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8001866:	79fb      	ldrb	r3, [r7, #7]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d006      	beq.n	800187a <Board2_Receive_decision+0x1c2>
        Board2_DW.is_Supervisor = Board2_IN_Same_decision;
 800186c:	4b25      	ldr	r3, [pc, #148]	@ (8001904 <Board2_Receive_decision+0x24c>)
 800186e:	2208      	movs	r2, #8
 8001870:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board2_Write_Output();
 8001874:	f7ff ff08 	bl	8001688 <Board2_Write_Output>
      Board2_Abort_Communication();
      Board2_DW.is_Board_state = Board2_IN_Degraded;
      Board2_DW.is_Degraded = Board2_IN_Restarting;
    }
  }
}
 8001878:	e040      	b.n	80018fc <Board2_Receive_decision+0x244>
        Board2_exit_internal_Normal();
 800187a:	f7ff fe15 	bl	80014a8 <Board2_exit_internal_Normal>
        Board2_Close_Session();
 800187e:	f7ff fc42 	bl	8001106 <Board2_Close_Session>
        Board2_Lower_MTalk();
 8001882:	f7ff fc46 	bl	8001112 <Board2_Lower_MTalk>
        Board2_Abort_Communication();
 8001886:	f7ff fc38 	bl	80010fa <Board2_Abort_Communication>
        Board2_DW.is_Board_state = Board2_IN_Single_Board;
 800188a:	4b1e      	ldr	r3, [pc, #120]	@ (8001904 <Board2_Receive_decision+0x24c>)
 800188c:	2203      	movs	r2, #3
 800188e:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        Board2_DW.is_Single_Board = Board2_IN_Other_board_failure;
 8001892:	4b1c      	ldr	r3, [pc, #112]	@ (8001904 <Board2_Receive_decision+0x24c>)
 8001894:	2201      	movs	r2, #1
 8001896:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
        Board2_Compute_Degraded_Actions();
 800189a:	f7ff fc6f 	bl	800117c <Board2_Compute_Degraded_Actions>
}
 800189e:	e02d      	b.n	80018fc <Board2_Receive_decision+0x244>
      Board2_DW.is_Supervisor = Board2_IN_Receive_decision;
 80018a0:	4b18      	ldr	r3, [pc, #96]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80018a2:	2205      	movs	r2, #5
 80018a4:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
      Board2_Wait_Decision();
 80018a8:	f7ff fe5e 	bl	8001568 <Board2_Wait_Decision>
      Board2_Lower_MTalk();
 80018ac:	f7ff fc31 	bl	8001112 <Board2_Lower_MTalk>
      Board2_DW.time_comm = Board2_Get_Timestamp();
 80018b0:	f7ff fb9c 	bl	8000fec <Board2_Get_Timestamp>
 80018b4:	4603      	mov	r3, r0
 80018b6:	4a13      	ldr	r2, [pc, #76]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80018b8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
}
 80018bc:	e01e      	b.n	80018fc <Board2_Receive_decision+0x244>
    b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 80018be:	4b11      	ldr	r3, [pc, #68]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80018c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80018c4:	f640 51ac 	movw	r1, #3500	@ 0xdac
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7ff fc08 	bl	80010de <Board2_Check_Timeout_Us>
 80018ce:	4603      	mov	r3, r0
 80018d0:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80018d2:	79fb      	ldrb	r3, [r7, #7]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d011      	beq.n	80018fc <Board2_Receive_decision+0x244>
      Board2_Compute_Degraded_Actions();
 80018d8:	f7ff fc50 	bl	800117c <Board2_Compute_Degraded_Actions>
      Board2_exit_internal_Normal();
 80018dc:	f7ff fde4 	bl	80014a8 <Board2_exit_internal_Normal>
      Board2_Close_Session();
 80018e0:	f7ff fc11 	bl	8001106 <Board2_Close_Session>
      Board2_Lower_MTalk();
 80018e4:	f7ff fc15 	bl	8001112 <Board2_Lower_MTalk>
      Board2_Abort_Communication();
 80018e8:	f7ff fc07 	bl	80010fa <Board2_Abort_Communication>
      Board2_DW.is_Board_state = Board2_IN_Degraded;
 80018ec:	4b05      	ldr	r3, [pc, #20]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80018ee:	2201      	movs	r2, #1
 80018f0:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
      Board2_DW.is_Degraded = Board2_IN_Restarting;
 80018f4:	4b03      	ldr	r3, [pc, #12]	@ (8001904 <Board2_Receive_decision+0x24c>)
 80018f6:	2202      	movs	r2, #2
 80018f8:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
}
 80018fc:	bf00      	nop
 80018fe:	3708      	adds	r7, #8
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}
 8001904:	200001f8 	.word	0x200001f8

08001908 <Board2_Verify_Global_Integrity>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Verify_Global_Integrity(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  return CRC_Check_GlobalState(&Board2_DW.receivedGlobalStatePacket);
 800190c:	4802      	ldr	r0, [pc, #8]	@ (8001918 <Board2_Verify_Global_Integrity+0x10>)
 800190e:	f005 fa6f 	bl	8006df0 <CRC_Check_GlobalState>
 8001912:	4603      	mov	r3, r0
}
 8001914:	4618      	mov	r0, r3
 8001916:	bd80      	pop	{r7, pc}
 8001918:	200001f8 	.word	0x200001f8

0800191c <Board2_Critical_Voltage>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Critical_Voltage(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  return Board2_DW.global_state.stateB1.battery_voltage <=
 8001920:	4b08      	ldr	r3, [pc, #32]	@ (8001944 <Board2_Critical_Voltage+0x28>)
 8001922:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001926:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 800192a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800192e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001932:	bf94      	ite	ls
 8001934:	2301      	movls	r3, #1
 8001936:	2300      	movhi	r3, #0
 8001938:	b2db      	uxtb	r3, r3
    Board2_CRITICAL_VOLTAGE;
}
 800193a:	4618      	mov	r0, r3
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr
 8001944:	200001f8 	.word	0x200001f8

08001948 <Board2_Motor_Error>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Motor_Error(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  return Board2_DW.global_state.stateB1.motorError_FA ||
 800194c:	4b1a      	ldr	r3, [pc, #104]	@ (80019b8 <Board2_Motor_Error+0x70>)
 800194e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
    Board2_DW.global_state.stateB1.motorError_BA ||
    Board2_DW.global_state.stateB1.motorError_BB ||
    (Board2_DW.global_state.stateB2.button1 &&
     Board2_DW.global_state.stateB2.button2 &&
     Board2_DW.global_state.stateB2.button3 &&
     Board2_DW.global_state.stateB2.button4) || Board2_DW.panic_lockdown;
 8001952:	2b00      	cmp	r3, #0
 8001954:	d127      	bne.n	80019a6 <Board2_Motor_Error+0x5e>
    Board2_DW.global_state.stateB1.motorError_FB ||
 8001956:	4b18      	ldr	r3, [pc, #96]	@ (80019b8 <Board2_Motor_Error+0x70>)
 8001958:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
  return Board2_DW.global_state.stateB1.motorError_FA ||
 800195c:	2b00      	cmp	r3, #0
 800195e:	d122      	bne.n	80019a6 <Board2_Motor_Error+0x5e>
    Board2_DW.global_state.stateB1.motorError_BA ||
 8001960:	4b15      	ldr	r3, [pc, #84]	@ (80019b8 <Board2_Motor_Error+0x70>)
 8001962:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
    Board2_DW.global_state.stateB1.motorError_FB ||
 8001966:	2b00      	cmp	r3, #0
 8001968:	d11d      	bne.n	80019a6 <Board2_Motor_Error+0x5e>
    Board2_DW.global_state.stateB1.motorError_BB ||
 800196a:	4b13      	ldr	r3, [pc, #76]	@ (80019b8 <Board2_Motor_Error+0x70>)
 800196c:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
    Board2_DW.global_state.stateB1.motorError_BA ||
 8001970:	2b00      	cmp	r3, #0
 8001972:	d118      	bne.n	80019a6 <Board2_Motor_Error+0x5e>
    (Board2_DW.global_state.stateB2.button1 &&
 8001974:	4b10      	ldr	r3, [pc, #64]	@ (80019b8 <Board2_Motor_Error+0x70>)
 8001976:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
    Board2_DW.global_state.stateB1.motorError_BB ||
 800197a:	2b00      	cmp	r3, #0
 800197c:	d00e      	beq.n	800199c <Board2_Motor_Error+0x54>
     Board2_DW.global_state.stateB2.button2 &&
 800197e:	4b0e      	ldr	r3, [pc, #56]	@ (80019b8 <Board2_Motor_Error+0x70>)
 8001980:	f893 305b 	ldrb.w	r3, [r3, #91]	@ 0x5b
    (Board2_DW.global_state.stateB2.button1 &&
 8001984:	2b00      	cmp	r3, #0
 8001986:	d009      	beq.n	800199c <Board2_Motor_Error+0x54>
     Board2_DW.global_state.stateB2.button3 &&
 8001988:	4b0b      	ldr	r3, [pc, #44]	@ (80019b8 <Board2_Motor_Error+0x70>)
 800198a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
     Board2_DW.global_state.stateB2.button2 &&
 800198e:	2b00      	cmp	r3, #0
 8001990:	d004      	beq.n	800199c <Board2_Motor_Error+0x54>
     Board2_DW.global_state.stateB2.button4) || Board2_DW.panic_lockdown;
 8001992:	4b09      	ldr	r3, [pc, #36]	@ (80019b8 <Board2_Motor_Error+0x70>)
 8001994:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
     Board2_DW.global_state.stateB2.button3 &&
 8001998:	2b00      	cmp	r3, #0
 800199a:	d104      	bne.n	80019a6 <Board2_Motor_Error+0x5e>
     Board2_DW.global_state.stateB2.button4) || Board2_DW.panic_lockdown;
 800199c:	4b06      	ldr	r3, [pc, #24]	@ (80019b8 <Board2_Motor_Error+0x70>)
 800199e:	f893 313c 	ldrb.w	r3, [r3, #316]	@ 0x13c
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d001      	beq.n	80019aa <Board2_Motor_Error+0x62>
 80019a6:	2301      	movs	r3, #1
 80019a8:	e000      	b.n	80019ac <Board2_Motor_Error+0x64>
 80019aa:	2300      	movs	r3, #0
 80019ac:	b2db      	uxtb	r3, r3
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr
 80019b8:	200001f8 	.word	0x200001f8

080019bc <Board2_Critical_Voltage_Occured>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Critical_Voltage_Occured(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  return Board2_DW.working_status == CRITICAL_VOLTAGE_WORKING;
 80019c0:	4b06      	ldr	r3, [pc, #24]	@ (80019dc <Board2_Critical_Voltage_Occured+0x20>)
 80019c2:	f893 30f4 	ldrb.w	r3, [r3, #244]	@ 0xf4
 80019c6:	2b01      	cmp	r3, #1
 80019c8:	bf0c      	ite	eq
 80019ca:	2301      	moveq	r3, #1
 80019cc:	2300      	movne	r3, #0
 80019ce:	b2db      	uxtb	r3, r3
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	200001f8 	.word	0x200001f8

080019e0 <Board2_Motor_Error_Occured>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Motor_Error_Occured(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  return Board2_DW.working_status == MOTOR_ERROR_WORKING;
 80019e4:	4b06      	ldr	r3, [pc, #24]	@ (8001a00 <Board2_Motor_Error_Occured+0x20>)
 80019e6:	f893 30f4 	ldrb.w	r3, [r3, #244]	@ 0xf4
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	bf0c      	ite	eq
 80019ee:	2301      	moveq	r3, #1
 80019f0:	2300      	movne	r3, #0
 80019f2:	b2db      	uxtb	r3, r3
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	200001f8 	.word	0x200001f8

08001a04 <Board2_Is_Rover_Stationary>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Is_Rover_Stationary(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b085      	sub	sp, #20
 8001a08:	af00      	add	r7, sp, #0
  int32_T b_k;
  int16_T b_y;
  boolean_T b_x[4];
  boolean_T exitg1;
  boolean_T y;
  if (Board2_DW.global_state.stateB1.velocity_FA < 0) {
 8001a0a:	4b55      	ldr	r3, [pc, #340]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001a0c:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	da10      	bge.n	8001a36 <Board2_Is_Rover_Stationary+0x32>
    b_k = -Board2_DW.global_state.stateB1.velocity_FA;
 8001a14:	4b52      	ldr	r3, [pc, #328]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001a16:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8001a1a:	425b      	negs	r3, r3
 8001a1c:	60fb      	str	r3, [r7, #12]
    if (-Board2_DW.global_state.stateB1.velocity_FA > 32767) {
 8001a1e:	4b50      	ldr	r3, [pc, #320]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001a20:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8001a24:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001a28:	d102      	bne.n	8001a30 <Board2_Is_Rover_Stationary+0x2c>
      b_k = 32767;
 8001a2a:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001a2e:	60fb      	str	r3, [r7, #12]
    }

    b_y = (int16_T)b_k;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	817b      	strh	r3, [r7, #10]
 8001a34:	e003      	b.n	8001a3e <Board2_Is_Rover_Stationary+0x3a>
  } else {
    b_y = Board2_DW.global_state.stateB1.velocity_FA;
 8001a36:	4b4a      	ldr	r3, [pc, #296]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001a38:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001a3c:	817b      	strh	r3, [r7, #10]
  }

  b_x[0] = (b_y <= Board2_STOP_THRESHOLD);
 8001a3e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	bfd4      	ite	le
 8001a46:	2301      	movle	r3, #1
 8001a48:	2300      	movgt	r3, #0
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	713b      	strb	r3, [r7, #4]
  if (Board2_DW.global_state.stateB1.velocity_FB < 0) {
 8001a4e:	4b44      	ldr	r3, [pc, #272]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001a50:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	da10      	bge.n	8001a7a <Board2_Is_Rover_Stationary+0x76>
    b_k = -Board2_DW.global_state.stateB1.velocity_FB;
 8001a58:	4b41      	ldr	r3, [pc, #260]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001a5a:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8001a5e:	425b      	negs	r3, r3
 8001a60:	60fb      	str	r3, [r7, #12]
    if (-Board2_DW.global_state.stateB1.velocity_FB > 32767) {
 8001a62:	4b3f      	ldr	r3, [pc, #252]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001a64:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8001a68:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001a6c:	d102      	bne.n	8001a74 <Board2_Is_Rover_Stationary+0x70>
      b_k = 32767;
 8001a6e:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001a72:	60fb      	str	r3, [r7, #12]
    }

    b_y = (int16_T)b_k;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	817b      	strh	r3, [r7, #10]
 8001a78:	e003      	b.n	8001a82 <Board2_Is_Rover_Stationary+0x7e>
  } else {
    b_y = Board2_DW.global_state.stateB1.velocity_FB;
 8001a7a:	4b39      	ldr	r3, [pc, #228]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001a7c:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8001a80:	817b      	strh	r3, [r7, #10]
  }

  b_x[1] = (b_y <= Board2_STOP_THRESHOLD);
 8001a82:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001a86:	2b01      	cmp	r3, #1
 8001a88:	bfd4      	ite	le
 8001a8a:	2301      	movle	r3, #1
 8001a8c:	2300      	movgt	r3, #0
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	717b      	strb	r3, [r7, #5]
  if (Board2_DW.global_state.stateB1.velocity_BA < 0) {
 8001a92:	4b33      	ldr	r3, [pc, #204]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001a94:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	da10      	bge.n	8001abe <Board2_Is_Rover_Stationary+0xba>
    b_k = -Board2_DW.global_state.stateB1.velocity_BA;
 8001a9c:	4b30      	ldr	r3, [pc, #192]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001a9e:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8001aa2:	425b      	negs	r3, r3
 8001aa4:	60fb      	str	r3, [r7, #12]
    if (-Board2_DW.global_state.stateB1.velocity_BA > 32767) {
 8001aa6:	4b2e      	ldr	r3, [pc, #184]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001aa8:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8001aac:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001ab0:	d102      	bne.n	8001ab8 <Board2_Is_Rover_Stationary+0xb4>
      b_k = 32767;
 8001ab2:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001ab6:	60fb      	str	r3, [r7, #12]
    }

    b_y = (int16_T)b_k;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	817b      	strh	r3, [r7, #10]
 8001abc:	e003      	b.n	8001ac6 <Board2_Is_Rover_Stationary+0xc2>
  } else {
    b_y = Board2_DW.global_state.stateB1.velocity_BA;
 8001abe:	4b28      	ldr	r3, [pc, #160]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001ac0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001ac4:	817b      	strh	r3, [r7, #10]
  }

  b_x[2] = (b_y <= Board2_STOP_THRESHOLD);
 8001ac6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001aca:	2b01      	cmp	r3, #1
 8001acc:	bfd4      	ite	le
 8001ace:	2301      	movle	r3, #1
 8001ad0:	2300      	movgt	r3, #0
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	71bb      	strb	r3, [r7, #6]
  if (Board2_DW.global_state.stateB1.velocity_BB < 0) {
 8001ad6:	4b22      	ldr	r3, [pc, #136]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001ad8:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	da10      	bge.n	8001b02 <Board2_Is_Rover_Stationary+0xfe>
    b_k = -Board2_DW.global_state.stateB1.velocity_BB;
 8001ae0:	4b1f      	ldr	r3, [pc, #124]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001ae2:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8001ae6:	425b      	negs	r3, r3
 8001ae8:	60fb      	str	r3, [r7, #12]
    if (-Board2_DW.global_state.stateB1.velocity_BB > 32767) {
 8001aea:	4b1d      	ldr	r3, [pc, #116]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001aec:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8001af0:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001af4:	d102      	bne.n	8001afc <Board2_Is_Rover_Stationary+0xf8>
      b_k = 32767;
 8001af6:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001afa:	60fb      	str	r3, [r7, #12]
    }

    b_y = (int16_T)b_k;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	817b      	strh	r3, [r7, #10]
 8001b00:	e003      	b.n	8001b0a <Board2_Is_Rover_Stationary+0x106>
  } else {
    b_y = Board2_DW.global_state.stateB1.velocity_BB;
 8001b02:	4b17      	ldr	r3, [pc, #92]	@ (8001b60 <Board2_Is_Rover_Stationary+0x15c>)
 8001b04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001b08:	817b      	strh	r3, [r7, #10]
  }

  b_x[3] = (b_y <= Board2_STOP_THRESHOLD);
 8001b0a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	bfd4      	ite	le
 8001b12:	2301      	movle	r3, #1
 8001b14:	2300      	movgt	r3, #0
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	71fb      	strb	r3, [r7, #7]
  y = true;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	723b      	strb	r3, [r7, #8]
  b_k = 0;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	60fb      	str	r3, [r7, #12]
  exitg1 = false;
 8001b22:	2300      	movs	r3, #0
 8001b24:	727b      	strb	r3, [r7, #9]
  while ((!exitg1) && (b_k < 4)) {
 8001b26:	e00d      	b.n	8001b44 <Board2_Is_Rover_Stationary+0x140>
    if (!b_x[b_k]) {
 8001b28:	1d3a      	adds	r2, r7, #4
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	4413      	add	r3, r2
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d104      	bne.n	8001b3e <Board2_Is_Rover_Stationary+0x13a>
      y = false;
 8001b34:	2300      	movs	r3, #0
 8001b36:	723b      	strb	r3, [r7, #8]
      exitg1 = true;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	727b      	strb	r3, [r7, #9]
 8001b3c:	e002      	b.n	8001b44 <Board2_Is_Rover_Stationary+0x140>
    } else {
      b_k++;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	3301      	adds	r3, #1
 8001b42:	60fb      	str	r3, [r7, #12]
  while ((!exitg1) && (b_k < 4)) {
 8001b44:	7a7b      	ldrb	r3, [r7, #9]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d102      	bne.n	8001b50 <Board2_Is_Rover_Stationary+0x14c>
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	2b03      	cmp	r3, #3
 8001b4e:	ddeb      	ble.n	8001b28 <Board2_Is_Rover_Stationary+0x124>
    }
  }

  return y;
 8001b50:	7a3b      	ldrb	r3, [r7, #8]
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	3714      	adds	r7, #20
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop
 8001b60:	200001f8 	.word	0x200001f8

08001b64 <Board2_Detect_Limit_Activation>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Detect_Limit_Activation(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b083      	sub	sp, #12
 8001b68:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent != Board2_event_STEP) {
 8001b6a:	4b1a      	ldr	r3, [pc, #104]	@ (8001bd4 <Board2_Detect_Limit_Activation+0x70>)
 8001b6c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001b70:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d002      	beq.n	8001b7e <Board2_Detect_Limit_Activation+0x1a>
    y = false;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	71fb      	strb	r3, [r7, #7]
 8001b7c:	e023      	b.n	8001bc6 <Board2_Detect_Limit_Activation+0x62>
  } else {
    y = (Board2_DW.global_state.limit_vel && (!Board2_DW.prev_limit_state));
 8001b7e:	4b15      	ldr	r3, [pc, #84]	@ (8001bd4 <Board2_Detect_Limit_Activation+0x70>)
 8001b80:	f893 3066 	ldrb.w	r3, [r3, #102]	@ 0x66
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d006      	beq.n	8001b96 <Board2_Detect_Limit_Activation+0x32>
 8001b88:	4b12      	ldr	r3, [pc, #72]	@ (8001bd4 <Board2_Detect_Limit_Activation+0x70>)
 8001b8a:	f893 313f 	ldrb.w	r3, [r3, #319]	@ 0x13f
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d101      	bne.n	8001b96 <Board2_Detect_Limit_Activation+0x32>
 8001b92:	2301      	movs	r3, #1
 8001b94:	e000      	b.n	8001b98 <Board2_Detect_Limit_Activation+0x34>
 8001b96:	2300      	movs	r3, #0
 8001b98:	71fb      	strb	r3, [r7, #7]
    if (y && (Board2_DW.max_velocity > Board2_LIMITED_RPM)) {
 8001b9a:	79fb      	ldrb	r3, [r7, #7]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d008      	beq.n	8001bb2 <Board2_Detect_Limit_Activation+0x4e>
 8001ba0:	4b0c      	ldr	r3, [pc, #48]	@ (8001bd4 <Board2_Detect_Limit_Activation+0x70>)
 8001ba2:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 8001ba6:	2b50      	cmp	r3, #80	@ 0x50
 8001ba8:	d903      	bls.n	8001bb2 <Board2_Detect_Limit_Activation+0x4e>
      Board2_DW.max_velocity = Board2_LIMITED_RPM;
 8001baa:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd4 <Board2_Detect_Limit_Activation+0x70>)
 8001bac:	2250      	movs	r2, #80	@ 0x50
 8001bae:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
    }

    Board2_DW.prev_limit_state = Board2_DW.global_state.limit_vel;
 8001bb2:	4b08      	ldr	r3, [pc, #32]	@ (8001bd4 <Board2_Detect_Limit_Activation+0x70>)
 8001bb4:	f893 2066 	ldrb.w	r2, [r3, #102]	@ 0x66
 8001bb8:	4b06      	ldr	r3, [pc, #24]	@ (8001bd4 <Board2_Detect_Limit_Activation+0x70>)
 8001bba:	f883 213f 	strb.w	r2, [r3, #319]	@ 0x13f
    Board2_DW.change_velocity = 0;
 8001bbe:	4b05      	ldr	r3, [pc, #20]	@ (8001bd4 <Board2_Detect_Limit_Activation+0x70>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
  }

  return y;
 8001bc6:	79fb      	ldrb	r3, [r7, #7]
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	370c      	adds	r7, #12
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr
 8001bd4:	200001f8 	.word	0x200001f8

08001bd8 <Board2_Decrease_Max_Vel>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Decrease_Max_Vel(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
  uint32_T qY;
  qY = (uint32_T)Board2_DW.max_velocity -
 8001bde:	4b12      	ldr	r3, [pc, #72]	@ (8001c28 <Board2_Decrease_Max_Vel+0x50>)
 8001be0:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 8001be4:	3b0a      	subs	r3, #10
 8001be6:	607b      	str	r3, [r7, #4]
    /*MW:operator MISRA2012:D4.1 CERT-C:INT30-C 'Justifying MISRA C rule violation'*/
    /*MW:OvSatOk*/ Board2_VEL_CHANGE;
  if (qY > Board2_DW.max_velocity) {
 8001be8:	4b0f      	ldr	r3, [pc, #60]	@ (8001c28 <Board2_Decrease_Max_Vel+0x50>)
 8001bea:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 8001bee:	461a      	mov	r2, r3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d901      	bls.n	8001bfa <Board2_Decrease_Max_Vel+0x22>
    qY = 0U;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	607b      	str	r3, [r7, #4]
  }

  if ((int32_T)qY < Board2_MIN_RPM) {
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2b31      	cmp	r3, #49	@ 0x31
 8001bfe:	dc04      	bgt.n	8001c0a <Board2_Decrease_Max_Vel+0x32>
    Board2_DW.max_velocity = Board2_MIN_RPM;
 8001c00:	4b09      	ldr	r3, [pc, #36]	@ (8001c28 <Board2_Decrease_Max_Vel+0x50>)
 8001c02:	2232      	movs	r2, #50	@ 0x32
 8001c04:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
 8001c08:	e004      	b.n	8001c14 <Board2_Decrease_Max_Vel+0x3c>
  } else {
    Board2_DW.max_velocity = (uint8_T)qY;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	b2da      	uxtb	r2, r3
 8001c0e:	4b06      	ldr	r3, [pc, #24]	@ (8001c28 <Board2_Decrease_Max_Vel+0x50>)
 8001c10:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
  }

  Board2_DW.change_velocity = 0;
 8001c14:	4b04      	ldr	r3, [pc, #16]	@ (8001c28 <Board2_Decrease_Max_Vel+0x50>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
}
 8001c1c:	bf00      	nop
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr
 8001c28:	200001f8 	.word	0x200001f8

08001c2c <Board2_Increase_Max_Vel>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Increase_Max_Vel(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b083      	sub	sp, #12
 8001c30:	af00      	add	r7, sp, #0
  uint32_T tmp;
  uint8_T current_limit;
  if (Board2_DW.global_state.limit_vel) {
 8001c32:	4b16      	ldr	r3, [pc, #88]	@ (8001c8c <Board2_Increase_Max_Vel+0x60>)
 8001c34:	f893 3066 	ldrb.w	r3, [r3, #102]	@ 0x66
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d002      	beq.n	8001c42 <Board2_Increase_Max_Vel+0x16>
    current_limit = Board2_LIMITED_RPM;
 8001c3c:	2350      	movs	r3, #80	@ 0x50
 8001c3e:	70fb      	strb	r3, [r7, #3]
 8001c40:	e001      	b.n	8001c46 <Board2_Increase_Max_Vel+0x1a>
  } else {
    current_limit = Board2_MAX_RPM;
 8001c42:	2396      	movs	r3, #150	@ 0x96
 8001c44:	70fb      	strb	r3, [r7, #3]
  }

  tmp = (uint32_T)Board2_DW.max_velocity + Board2_VEL_CHANGE;
 8001c46:	4b11      	ldr	r3, [pc, #68]	@ (8001c8c <Board2_Increase_Max_Vel+0x60>)
 8001c48:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 8001c4c:	330a      	adds	r3, #10
 8001c4e:	607b      	str	r3, [r7, #4]
  if (tmp > 255U) {
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2bff      	cmp	r3, #255	@ 0xff
 8001c54:	d901      	bls.n	8001c5a <Board2_Increase_Max_Vel+0x2e>
    tmp = 255U;
 8001c56:	23ff      	movs	r3, #255	@ 0xff
 8001c58:	607b      	str	r3, [r7, #4]
  }

  if ((int32_T)tmp > current_limit) {
 8001c5a:	78fa      	ldrb	r2, [r7, #3]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	429a      	cmp	r2, r3
 8001c60:	da04      	bge.n	8001c6c <Board2_Increase_Max_Vel+0x40>
    Board2_DW.max_velocity = current_limit;
 8001c62:	4a0a      	ldr	r2, [pc, #40]	@ (8001c8c <Board2_Increase_Max_Vel+0x60>)
 8001c64:	78fb      	ldrb	r3, [r7, #3]
 8001c66:	f882 30fb 	strb.w	r3, [r2, #251]	@ 0xfb
 8001c6a:	e004      	b.n	8001c76 <Board2_Increase_Max_Vel+0x4a>
  } else {
    Board2_DW.max_velocity = (uint8_T)tmp;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	b2da      	uxtb	r2, r3
 8001c70:	4b06      	ldr	r3, [pc, #24]	@ (8001c8c <Board2_Increase_Max_Vel+0x60>)
 8001c72:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
  }

  Board2_DW.change_velocity = 0;
 8001c76:	4b05      	ldr	r3, [pc, #20]	@ (8001c8c <Board2_Increase_Max_Vel+0x60>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
}
 8001c7e:	bf00      	nop
 8001c80:	370c      	adds	r7, #12
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	200001f8 	.word	0x200001f8

08001c90 <Board2_Emergency_B_Pressed>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Emergency_B_Pressed(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8001c94:	4b0c      	ldr	r3, [pc, #48]	@ (8001cc8 <Board2_Emergency_B_Pressed+0x38>)
 8001c96:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    Board2_DW.global_state.stateB2.button4 &&
 8001c9a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d10b      	bne.n	8001cba <Board2_Emergency_B_Pressed+0x2a>
 8001ca2:	4b09      	ldr	r3, [pc, #36]	@ (8001cc8 <Board2_Emergency_B_Pressed+0x38>)
 8001ca4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d006      	beq.n	8001cba <Board2_Emergency_B_Pressed+0x2a>
    (Board2_DW.global_state.stateB2.controller_battery >
 8001cac:	4b06      	ldr	r3, [pc, #24]	@ (8001cc8 <Board2_Emergency_B_Pressed+0x38>)
 8001cae:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
    Board2_DW.global_state.stateB2.button4 &&
 8001cb2:	2b05      	cmp	r3, #5
 8001cb4:	d901      	bls.n	8001cba <Board2_Emergency_B_Pressed+0x2a>
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e000      	b.n	8001cbc <Board2_Emergency_B_Pressed+0x2c>
 8001cba:	2300      	movs	r3, #0
 8001cbc:	b2db      	uxtb	r3, r3
     Board2_LOW_CONTROLLER_BATTERY);
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr
 8001cc8:	200001f8 	.word	0x200001f8

08001ccc <Board2_Turn_Left>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Turn_Left(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  Board2_DW.decision.rif_FA = -20.0F;
 8001cd0:	4b0a      	ldr	r3, [pc, #40]	@ (8001cfc <Board2_Turn_Left+0x30>)
 8001cd2:	4a0b      	ldr	r2, [pc, #44]	@ (8001d00 <Board2_Turn_Left+0x34>)
 8001cd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board2_DW.decision.rif_FB = Board2_TURN_RPM;
 8001cd8:	4b08      	ldr	r3, [pc, #32]	@ (8001cfc <Board2_Turn_Left+0x30>)
 8001cda:	4a0a      	ldr	r2, [pc, #40]	@ (8001d04 <Board2_Turn_Left+0x38>)
 8001cdc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board2_DW.decision.rif_BA = -20.0F;
 8001ce0:	4b06      	ldr	r3, [pc, #24]	@ (8001cfc <Board2_Turn_Left+0x30>)
 8001ce2:	4a07      	ldr	r2, [pc, #28]	@ (8001d00 <Board2_Turn_Left+0x34>)
 8001ce4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board2_DW.decision.rif_BB = Board2_TURN_RPM;
 8001ce8:	4b04      	ldr	r3, [pc, #16]	@ (8001cfc <Board2_Turn_Left+0x30>)
 8001cea:	4a06      	ldr	r2, [pc, #24]	@ (8001d04 <Board2_Turn_Left+0x38>)
 8001cec:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001cf0:	bf00      	nop
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	200001f8 	.word	0x200001f8
 8001d00:	c1a00000 	.word	0xc1a00000
 8001d04:	41a00000 	.word	0x41a00000

08001d08 <Board2_Turn_Right>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Turn_Right(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  Board2_DW.decision.rif_FA = Board2_TURN_RPM;
 8001d0c:	4b0a      	ldr	r3, [pc, #40]	@ (8001d38 <Board2_Turn_Right+0x30>)
 8001d0e:	4a0b      	ldr	r2, [pc, #44]	@ (8001d3c <Board2_Turn_Right+0x34>)
 8001d10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board2_DW.decision.rif_FB = -20.0F;
 8001d14:	4b08      	ldr	r3, [pc, #32]	@ (8001d38 <Board2_Turn_Right+0x30>)
 8001d16:	4a0a      	ldr	r2, [pc, #40]	@ (8001d40 <Board2_Turn_Right+0x38>)
 8001d18:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board2_DW.decision.rif_BA = Board2_TURN_RPM;
 8001d1c:	4b06      	ldr	r3, [pc, #24]	@ (8001d38 <Board2_Turn_Right+0x30>)
 8001d1e:	4a07      	ldr	r2, [pc, #28]	@ (8001d3c <Board2_Turn_Right+0x34>)
 8001d20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board2_DW.decision.rif_BB = -20.0F;
 8001d24:	4b04      	ldr	r3, [pc, #16]	@ (8001d38 <Board2_Turn_Right+0x30>)
 8001d26:	4a06      	ldr	r2, [pc, #24]	@ (8001d40 <Board2_Turn_Right+0x38>)
 8001d28:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001d2c:	bf00      	nop
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr
 8001d36:	bf00      	nop
 8001d38:	200001f8 	.word	0x200001f8
 8001d3c:	41a00000 	.word	0x41a00000
 8001d40:	c1a00000 	.word	0xc1a00000

08001d44 <Board2_Update_Angle>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Update_Angle(real32_T yaw)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	ed87 0a01 	vstr	s0, [r7, #4]
  Board2_DW.angle += (yaw + Board2_DW.prevYaw) * 0.5F * Board2_PERIOD;
 8001d4e:	4b10      	ldr	r3, [pc, #64]	@ (8001d90 <Board2_Update_Angle+0x4c>)
 8001d50:	ed93 7a34 	vldr	s14, [r3, #208]	@ 0xd0
 8001d54:	4b0e      	ldr	r3, [pc, #56]	@ (8001d90 <Board2_Update_Angle+0x4c>)
 8001d56:	edd3 6a35 	vldr	s13, [r3, #212]	@ 0xd4
 8001d5a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001d62:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8001d66:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001d6a:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001d94 <Board2_Update_Angle+0x50>
 8001d6e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001d72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d76:	4b06      	ldr	r3, [pc, #24]	@ (8001d90 <Board2_Update_Angle+0x4c>)
 8001d78:	edc3 7a34 	vstr	s15, [r3, #208]	@ 0xd0
  Board2_DW.prevYaw = yaw;
 8001d7c:	4a04      	ldr	r2, [pc, #16]	@ (8001d90 <Board2_Update_Angle+0x4c>)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
}
 8001d84:	bf00      	nop
 8001d86:	370c      	adds	r7, #12
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr
 8001d90:	200001f8 	.word	0x200001f8
 8001d94:	3d75c28f 	.word	0x3d75c28f

08001d98 <Board2_Stop_Motors>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Stop_Motors(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  Board2_DW.decision.rif_FA = 0.0F;
 8001d9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd0 <Board2_Stop_Motors+0x38>)
 8001d9e:	f04f 0200 	mov.w	r2, #0
 8001da2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board2_DW.decision.rif_FB = 0.0F;
 8001da6:	4b0a      	ldr	r3, [pc, #40]	@ (8001dd0 <Board2_Stop_Motors+0x38>)
 8001da8:	f04f 0200 	mov.w	r2, #0
 8001dac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board2_DW.decision.rif_BA = 0.0F;
 8001db0:	4b07      	ldr	r3, [pc, #28]	@ (8001dd0 <Board2_Stop_Motors+0x38>)
 8001db2:	f04f 0200 	mov.w	r2, #0
 8001db6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board2_DW.decision.rif_BB = 0.0F;
 8001dba:	4b05      	ldr	r3, [pc, #20]	@ (8001dd0 <Board2_Stop_Motors+0x38>)
 8001dbc:	f04f 0200 	mov.w	r2, #0
 8001dc0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001dc4:	bf00      	nop
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	200001f8 	.word	0x200001f8

08001dd4 <Board2_Emergency_sonar_routine>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Emergency_sonar_routine(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
  uint32_T tmp;
  boolean_T b;
  b = Board2_Emergency_B_Pressed();
 8001dda:	f7ff ff59 	bl	8001c90 <Board2_Emergency_B_Pressed>
 8001dde:	4603      	mov	r3, r0
 8001de0:	70fb      	strb	r3, [r7, #3]
  if (b) {
 8001de2:	78fb      	ldrb	r3, [r7, #3]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d012      	beq.n	8001e0e <Board2_Emergency_sonar_routine+0x3a>
    Board2_DW.is_Emergency_sonar_routine = Board2_IN_NO_ACTIVE_CHILD;
 8001de8:	4ba4      	ldr	r3, [pc, #656]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    Board2_DW.is_Normal_routine = Boa_IN_Emergency_button_routine;
 8001df0:	4ba2      	ldr	r3, [pc, #648]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001df2:	2202      	movs	r2, #2
 8001df4:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
    Board2_DW.is_Emergency_button_routine = Board2_IN_Emergency_button;
 8001df8:	4ba0      	ldr	r3, [pc, #640]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
    Board2_Stop_Motors();
 8001e00:	f7ff ffca 	bl	8001d98 <Board2_Stop_Motors>
    Board2_DW.decision.brk_mode = EMERGENCY;
 8001e04:	4b9d      	ldr	r3, [pc, #628]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001e06:	2202      	movs	r2, #2
 8001e08:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        }
      }
      break;
    }
  }
}
 8001e0c:	e1d1      	b.n	80021b2 <Board2_Emergency_sonar_routine+0x3de>
    switch (Board2_DW.is_Emergency_sonar_routine) {
 8001e0e:	4b9b      	ldr	r3, [pc, #620]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001e10:	f893 3128 	ldrb.w	r3, [r3, #296]	@ 0x128
 8001e14:	3b01      	subs	r3, #1
 8001e16:	2b06      	cmp	r3, #6
 8001e18:	f200 81cb 	bhi.w	80021b2 <Board2_Emergency_sonar_routine+0x3de>
 8001e1c:	a201      	add	r2, pc, #4	@ (adr r2, 8001e24 <Board2_Emergency_sonar_routine+0x50>)
 8001e1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e22:	bf00      	nop
 8001e24:	08001e41 	.word	0x08001e41
 8001e28:	08001f3b 	.word	0x08001f3b
 8001e2c:	08001f4d 	.word	0x08001f4d
 8001e30:	08001f5f 	.word	0x08001f5f
 8001e34:	0800200b 	.word	0x0800200b
 8001e38:	08002085 	.word	0x08002085
 8001e3c:	08002131 	.word	0x08002131
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8001e40:	4b8e      	ldr	r3, [pc, #568]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001e42:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001e46:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d104      	bne.n	8001e58 <Board2_Emergency_sonar_routine+0x84>
        b = Board2_Is_Rover_Stationary();
 8001e4e:	f7ff fdd9 	bl	8001a04 <Board2_Is_Rover_Stationary>
 8001e52:	4603      	mov	r3, r0
 8001e54:	70fb      	strb	r3, [r7, #3]
 8001e56:	e001      	b.n	8001e5c <Board2_Emergency_sonar_routine+0x88>
        b = false;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	70fb      	strb	r3, [r7, #3]
      if (b) {
 8001e5c:	78fb      	ldrb	r3, [r7, #3]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	f000 819e 	beq.w	80021a0 <Board2_Emergency_sonar_routine+0x3cc>
        if (Board2_DW.global_state.stateB2.sonar3 > Board2_DW.distance_threshold)
 8001e64:	4b85      	ldr	r3, [pc, #532]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001e66:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 8001e6a:	4b84      	ldr	r3, [pc, #528]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001e6c:	f8b3 30f6 	ldrh.w	r3, [r3, #246]	@ 0xf6
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d928      	bls.n	8001ec6 <Board2_Emergency_sonar_routine+0xf2>
          Board2_DW.turn_counter = 0U;
 8001e74:	4b81      	ldr	r3, [pc, #516]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
          if (!Board2_DW.global_state.stateB2.gyroError) {
 8001e7c:	4b7f      	ldr	r3, [pc, #508]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001e7e:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d114      	bne.n	8001eb0 <Board2_Emergency_sonar_routine+0xdc>
            Board2_DW.angle = 0.0F;
 8001e86:	4b7d      	ldr	r3, [pc, #500]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001e88:	f04f 0200 	mov.w	r2, #0
 8001e8c:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            Board2_DW.prevYaw = 0.0F;
 8001e90:	4b7a      	ldr	r3, [pc, #488]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001e92:	f04f 0200 	mov.w	r2, #0
 8001e96:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board2_DW.is_Emergency_sonar_routine = Board2_IN_Turn_right_gyro;
 8001e9a:	4b78      	ldr	r3, [pc, #480]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001e9c:	2206      	movs	r2, #6
 8001e9e:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
            Board2_Turn_Right();
 8001ea2:	f7ff ff31 	bl	8001d08 <Board2_Turn_Right>
            Board2_DW.decision.brk_mode = NONE;
 8001ea6:	4b75      	ldr	r3, [pc, #468]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001eae:	e177      	b.n	80021a0 <Board2_Emergency_sonar_routine+0x3cc>
            Board2_DW.is_Emergency_sonar_routine = Board2_IN_Turn_right_no_gyro;
 8001eb0:	4b72      	ldr	r3, [pc, #456]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001eb2:	2207      	movs	r2, #7
 8001eb4:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
            Board2_Turn_Right();
 8001eb8:	f7ff ff26 	bl	8001d08 <Board2_Turn_Right>
            Board2_DW.decision.brk_mode = NONE;
 8001ebc:	4b6f      	ldr	r3, [pc, #444]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001ec4:	e16c      	b.n	80021a0 <Board2_Emergency_sonar_routine+0x3cc>
        } else if (Board2_DW.global_state.stateB2.sonar1 >
 8001ec6:	4b6d      	ldr	r3, [pc, #436]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001ec8:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
                   Board2_DW.distance_threshold) {
 8001ecc:	4b6b      	ldr	r3, [pc, #428]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001ece:	f8b3 30f6 	ldrh.w	r3, [r3, #246]	@ 0xf6
        } else if (Board2_DW.global_state.stateB2.sonar1 >
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	d928      	bls.n	8001f28 <Board2_Emergency_sonar_routine+0x154>
          Board2_DW.turn_counter = 0U;
 8001ed6:	4b69      	ldr	r3, [pc, #420]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
          if (!Board2_DW.global_state.stateB2.gyroError) {
 8001ede:	4b67      	ldr	r3, [pc, #412]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001ee0:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d114      	bne.n	8001f12 <Board2_Emergency_sonar_routine+0x13e>
            Board2_DW.angle = 0.0F;
 8001ee8:	4b64      	ldr	r3, [pc, #400]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001eea:	f04f 0200 	mov.w	r2, #0
 8001eee:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            Board2_DW.prevYaw = 0.0F;
 8001ef2:	4b62      	ldr	r3, [pc, #392]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001ef4:	f04f 0200 	mov.w	r2, #0
 8001ef8:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board2_DW.is_Emergency_sonar_routine = Board2_IN_Turn_left;
 8001efc:	4b5f      	ldr	r3, [pc, #380]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001efe:	2204      	movs	r2, #4
 8001f00:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
            Board2_Turn_Left();
 8001f04:	f7ff fee2 	bl	8001ccc <Board2_Turn_Left>
            Board2_DW.decision.brk_mode = NONE;
 8001f08:	4b5c      	ldr	r3, [pc, #368]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001f10:	e146      	b.n	80021a0 <Board2_Emergency_sonar_routine+0x3cc>
            Board2_DW.is_Emergency_sonar_routine = Board2_IN_Turn_left_no_gyro;
 8001f12:	4b5a      	ldr	r3, [pc, #360]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f14:	2205      	movs	r2, #5
 8001f16:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
            Board2_Turn_Left();
 8001f1a:	f7ff fed7 	bl	8001ccc <Board2_Turn_Left>
            Board2_DW.decision.brk_mode = NONE;
 8001f1e:	4b57      	ldr	r3, [pc, #348]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001f26:	e13b      	b.n	80021a0 <Board2_Emergency_sonar_routine+0x3cc>
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_NO_ACTIVE_CHILD;
 8001f28:	4b54      	ldr	r3, [pc, #336]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
          Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 8001f30:	4b52      	ldr	r3, [pc, #328]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f32:	2208      	movs	r2, #8
 8001f34:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
      break;
 8001f38:	e132      	b.n	80021a0 <Board2_Emergency_sonar_routine+0x3cc>
      Board2_DW.is_Emergency_sonar_routine = Board2_IN_NO_ACTIVE_CHILD;
 8001f3a:	4b50      	ldr	r3, [pc, #320]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
      Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 8001f42:	4b4e      	ldr	r3, [pc, #312]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f44:	2208      	movs	r2, #8
 8001f46:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
      break;
 8001f4a:	e132      	b.n	80021b2 <Board2_Emergency_sonar_routine+0x3de>
      Board2_DW.is_Emergency_sonar_routine = Board2_IN_NO_ACTIVE_CHILD;
 8001f4c:	4b4b      	ldr	r3, [pc, #300]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
      Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 8001f54:	4b49      	ldr	r3, [pc, #292]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f56:	2208      	movs	r2, #8
 8001f58:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
      break;
 8001f5c:	e129      	b.n	80021b2 <Board2_Emergency_sonar_routine+0x3de>
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8001f5e:	4b47      	ldr	r3, [pc, #284]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f60:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001f64:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	f040 811b 	bne.w	80021a4 <Board2_Emergency_sonar_routine+0x3d0>
        Board2_Update_Angle(Board2_DW.global_state.stateB2.gyroYaw);
 8001f6e:	4b43      	ldr	r3, [pc, #268]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f70:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001f74:	eeb0 0a67 	vmov.f32	s0, s15
 8001f78:	f7ff fee4 	bl	8001d44 <Board2_Update_Angle>
        tmp = Board2_DW.turn_counter + 1U;
 8001f7c:	4b3f      	ldr	r3, [pc, #252]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f7e:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8001f82:	3301      	adds	r3, #1
 8001f84:	607b      	str	r3, [r7, #4]
        if (Board2_DW.turn_counter + 1U > 255U) {
 8001f86:	4b3d      	ldr	r3, [pc, #244]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f88:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	2bff      	cmp	r3, #255	@ 0xff
 8001f90:	d901      	bls.n	8001f96 <Board2_Emergency_sonar_routine+0x1c2>
          tmp = 255U;
 8001f92:	23ff      	movs	r3, #255	@ 0xff
 8001f94:	607b      	str	r3, [r7, #4]
        Board2_DW.turn_counter = (uint8_T)tmp;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	b2da      	uxtb	r2, r3
 8001f9a:	4b38      	ldr	r3, [pc, #224]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001f9c:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
        if ((fabsf(Board2_DW.angle) >= Board2_TURN_ANGLE) ||
 8001fa0:	4b36      	ldr	r3, [pc, #216]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001fa2:	edd3 7a34 	vldr	s15, [r3, #208]	@ 0xd0
 8001fa6:	eef0 7ae7 	vabs.f32	s15, s15
 8001faa:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8002080 <Board2_Emergency_sonar_routine+0x2ac>
 8001fae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fb6:	da04      	bge.n	8001fc2 <Board2_Emergency_sonar_routine+0x1ee>
            (Board2_DW.turn_counter >= Board2_TURN_LIMIT_COUNT)) {
 8001fb8:	4b30      	ldr	r3, [pc, #192]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001fba:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
        if ((fabsf(Board2_DW.angle) >= Board2_TURN_ANGLE) ||
 8001fbe:	2b1d      	cmp	r3, #29
 8001fc0:	d918      	bls.n	8001ff4 <Board2_Emergency_sonar_routine+0x220>
          Board2_DW.angle = 0.0F;
 8001fc2:	4b2e      	ldr	r3, [pc, #184]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001fc4:	f04f 0200 	mov.w	r2, #0
 8001fc8:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
          Board2_DW.prevYaw = 0.0F;
 8001fcc:	4b2b      	ldr	r3, [pc, #172]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001fce:	f04f 0200 	mov.w	r2, #0
 8001fd2:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board2_DW.turn_counter = 0U;
 8001fd6:	4b29      	ldr	r3, [pc, #164]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Stop_left_rotation;
 8001fde:	4b27      	ldr	r3, [pc, #156]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001fe0:	2202      	movs	r2, #2
 8001fe2:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
          Board2_Stop_Motors();
 8001fe6:	f7ff fed7 	bl	8001d98 <Board2_Stop_Motors>
          Board2_DW.decision.brk_mode = NONE;
 8001fea:	4b24      	ldr	r3, [pc, #144]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001ff2:	e0d7      	b.n	80021a4 <Board2_Emergency_sonar_routine+0x3d0>
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Turn_left;
 8001ff4:	4b21      	ldr	r3, [pc, #132]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8001ff6:	2204      	movs	r2, #4
 8001ff8:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
          Board2_Turn_Left();
 8001ffc:	f7ff fe66 	bl	8001ccc <Board2_Turn_Left>
          Board2_DW.decision.brk_mode = NONE;
 8002000:	4b1e      	ldr	r3, [pc, #120]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8002002:	2200      	movs	r2, #0
 8002004:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8002008:	e0cc      	b.n	80021a4 <Board2_Emergency_sonar_routine+0x3d0>
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 800200a:	4b1c      	ldr	r3, [pc, #112]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 800200c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002010:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002014:	4293      	cmp	r3, r2
 8002016:	f040 80c7 	bne.w	80021a8 <Board2_Emergency_sonar_routine+0x3d4>
        tmp = Board2_DW.turn_counter + 1U;
 800201a:	4b18      	ldr	r3, [pc, #96]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 800201c:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8002020:	3301      	adds	r3, #1
 8002022:	607b      	str	r3, [r7, #4]
        if (Board2_DW.turn_counter + 1U > 255U) {
 8002024:	4b15      	ldr	r3, [pc, #84]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8002026:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 800202a:	3301      	adds	r3, #1
 800202c:	2bff      	cmp	r3, #255	@ 0xff
 800202e:	d901      	bls.n	8002034 <Board2_Emergency_sonar_routine+0x260>
          tmp = 255U;
 8002030:	23ff      	movs	r3, #255	@ 0xff
 8002032:	607b      	str	r3, [r7, #4]
        Board2_DW.turn_counter = (uint8_T)tmp;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	b2da      	uxtb	r2, r3
 8002038:	4b10      	ldr	r3, [pc, #64]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 800203a:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
        if (Board2_DW.turn_counter >= Board2_TURN_COUNT) {
 800203e:	4b0f      	ldr	r3, [pc, #60]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8002040:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8002044:	2b13      	cmp	r3, #19
 8002046:	d90e      	bls.n	8002066 <Board2_Emergency_sonar_routine+0x292>
          Board2_DW.turn_counter = 0U;
 8002048:	4b0c      	ldr	r3, [pc, #48]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 800204a:	2200      	movs	r2, #0
 800204c:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Stop_left_rotation;
 8002050:	4b0a      	ldr	r3, [pc, #40]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8002052:	2202      	movs	r2, #2
 8002054:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
          Board2_Stop_Motors();
 8002058:	f7ff fe9e 	bl	8001d98 <Board2_Stop_Motors>
          Board2_DW.decision.brk_mode = NONE;
 800205c:	4b07      	ldr	r3, [pc, #28]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 800205e:	2200      	movs	r2, #0
 8002060:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8002064:	e0a0      	b.n	80021a8 <Board2_Emergency_sonar_routine+0x3d4>
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Turn_left_no_gyro;
 8002066:	4b05      	ldr	r3, [pc, #20]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8002068:	2205      	movs	r2, #5
 800206a:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
          Board2_Turn_Left();
 800206e:	f7ff fe2d 	bl	8001ccc <Board2_Turn_Left>
          Board2_DW.decision.brk_mode = NONE;
 8002072:	4b02      	ldr	r3, [pc, #8]	@ (800207c <Board2_Emergency_sonar_routine+0x2a8>)
 8002074:	2200      	movs	r2, #0
 8002076:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 800207a:	e095      	b.n	80021a8 <Board2_Emergency_sonar_routine+0x3d4>
 800207c:	200001f8 	.word	0x200001f8
 8002080:	42340000 	.word	0x42340000
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8002084:	4b4d      	ldr	r3, [pc, #308]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 8002086:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800208a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800208e:	4293      	cmp	r3, r2
 8002090:	f040 808c 	bne.w	80021ac <Board2_Emergency_sonar_routine+0x3d8>
        Board2_Update_Angle(Board2_DW.global_state.stateB2.gyroYaw);
 8002094:	4b49      	ldr	r3, [pc, #292]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 8002096:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800209a:	eeb0 0a67 	vmov.f32	s0, s15
 800209e:	f7ff fe51 	bl	8001d44 <Board2_Update_Angle>
        tmp = Board2_DW.turn_counter + 1U;
 80020a2:	4b46      	ldr	r3, [pc, #280]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 80020a4:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 80020a8:	3301      	adds	r3, #1
 80020aa:	607b      	str	r3, [r7, #4]
        if (Board2_DW.turn_counter + 1U > 255U) {
 80020ac:	4b43      	ldr	r3, [pc, #268]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 80020ae:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 80020b2:	3301      	adds	r3, #1
 80020b4:	2bff      	cmp	r3, #255	@ 0xff
 80020b6:	d901      	bls.n	80020bc <Board2_Emergency_sonar_routine+0x2e8>
          tmp = 255U;
 80020b8:	23ff      	movs	r3, #255	@ 0xff
 80020ba:	607b      	str	r3, [r7, #4]
        Board2_DW.turn_counter = (uint8_T)tmp;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	b2da      	uxtb	r2, r3
 80020c0:	4b3e      	ldr	r3, [pc, #248]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 80020c2:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
        if ((fabsf(Board2_DW.angle) >= Board2_TURN_ANGLE) ||
 80020c6:	4b3d      	ldr	r3, [pc, #244]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 80020c8:	edd3 7a34 	vldr	s15, [r3, #208]	@ 0xd0
 80020cc:	eef0 7ae7 	vabs.f32	s15, s15
 80020d0:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 80021c0 <Board2_Emergency_sonar_routine+0x3ec>
 80020d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020dc:	da04      	bge.n	80020e8 <Board2_Emergency_sonar_routine+0x314>
            (Board2_DW.turn_counter >= Board2_TURN_LIMIT_COUNT)) {
 80020de:	4b37      	ldr	r3, [pc, #220]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 80020e0:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
        if ((fabsf(Board2_DW.angle) >= Board2_TURN_ANGLE) ||
 80020e4:	2b1d      	cmp	r3, #29
 80020e6:	d918      	bls.n	800211a <Board2_Emergency_sonar_routine+0x346>
          Board2_DW.angle = 0.0F;
 80020e8:	4b34      	ldr	r3, [pc, #208]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 80020ea:	f04f 0200 	mov.w	r2, #0
 80020ee:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
          Board2_DW.prevYaw = 0.0F;
 80020f2:	4b32      	ldr	r3, [pc, #200]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 80020f4:	f04f 0200 	mov.w	r2, #0
 80020f8:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board2_DW.turn_counter = 0U;
 80020fc:	4b2f      	ldr	r3, [pc, #188]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 80020fe:	2200      	movs	r2, #0
 8002100:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Stop_right_rotation;
 8002104:	4b2d      	ldr	r3, [pc, #180]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 8002106:	2203      	movs	r2, #3
 8002108:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
          Board2_Stop_Motors();
 800210c:	f7ff fe44 	bl	8001d98 <Board2_Stop_Motors>
          Board2_DW.decision.brk_mode = NONE;
 8002110:	4b2a      	ldr	r3, [pc, #168]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 8002112:	2200      	movs	r2, #0
 8002114:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8002118:	e048      	b.n	80021ac <Board2_Emergency_sonar_routine+0x3d8>
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Turn_right_gyro;
 800211a:	4b28      	ldr	r3, [pc, #160]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 800211c:	2206      	movs	r2, #6
 800211e:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
          Board2_Turn_Right();
 8002122:	f7ff fdf1 	bl	8001d08 <Board2_Turn_Right>
          Board2_DW.decision.brk_mode = NONE;
 8002126:	4b25      	ldr	r3, [pc, #148]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 8002128:	2200      	movs	r2, #0
 800212a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 800212e:	e03d      	b.n	80021ac <Board2_Emergency_sonar_routine+0x3d8>
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8002130:	4b22      	ldr	r3, [pc, #136]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 8002132:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002136:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800213a:	4293      	cmp	r3, r2
 800213c:	d138      	bne.n	80021b0 <Board2_Emergency_sonar_routine+0x3dc>
        tmp = Board2_DW.turn_counter + 1U;
 800213e:	4b1f      	ldr	r3, [pc, #124]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 8002140:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8002144:	3301      	adds	r3, #1
 8002146:	607b      	str	r3, [r7, #4]
        if (Board2_DW.turn_counter + 1U > 255U) {
 8002148:	4b1c      	ldr	r3, [pc, #112]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 800214a:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 800214e:	3301      	adds	r3, #1
 8002150:	2bff      	cmp	r3, #255	@ 0xff
 8002152:	d901      	bls.n	8002158 <Board2_Emergency_sonar_routine+0x384>
          tmp = 255U;
 8002154:	23ff      	movs	r3, #255	@ 0xff
 8002156:	607b      	str	r3, [r7, #4]
        Board2_DW.turn_counter = (uint8_T)tmp;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	b2da      	uxtb	r2, r3
 800215c:	4b17      	ldr	r3, [pc, #92]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 800215e:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
        if (Board2_DW.turn_counter >= Board2_TURN_COUNT) {
 8002162:	4b16      	ldr	r3, [pc, #88]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 8002164:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8002168:	2b13      	cmp	r3, #19
 800216a:	d90e      	bls.n	800218a <Board2_Emergency_sonar_routine+0x3b6>
          Board2_DW.turn_counter = 0U;
 800216c:	4b13      	ldr	r3, [pc, #76]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 800216e:	2200      	movs	r2, #0
 8002170:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Stop_right_rotation;
 8002174:	4b11      	ldr	r3, [pc, #68]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 8002176:	2203      	movs	r2, #3
 8002178:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
          Board2_Stop_Motors();
 800217c:	f7ff fe0c 	bl	8001d98 <Board2_Stop_Motors>
          Board2_DW.decision.brk_mode = NONE;
 8002180:	4b0e      	ldr	r3, [pc, #56]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 8002182:	2200      	movs	r2, #0
 8002184:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8002188:	e012      	b.n	80021b0 <Board2_Emergency_sonar_routine+0x3dc>
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Turn_right_no_gyro;
 800218a:	4b0c      	ldr	r3, [pc, #48]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 800218c:	2207      	movs	r2, #7
 800218e:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
          Board2_Turn_Right();
 8002192:	f7ff fdb9 	bl	8001d08 <Board2_Turn_Right>
          Board2_DW.decision.brk_mode = NONE;
 8002196:	4b09      	ldr	r3, [pc, #36]	@ (80021bc <Board2_Emergency_sonar_routine+0x3e8>)
 8002198:	2200      	movs	r2, #0
 800219a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 800219e:	e007      	b.n	80021b0 <Board2_Emergency_sonar_routine+0x3dc>
      break;
 80021a0:	bf00      	nop
 80021a2:	e006      	b.n	80021b2 <Board2_Emergency_sonar_routine+0x3de>
      break;
 80021a4:	bf00      	nop
 80021a6:	e004      	b.n	80021b2 <Board2_Emergency_sonar_routine+0x3de>
      break;
 80021a8:	bf00      	nop
 80021aa:	e002      	b.n	80021b2 <Board2_Emergency_sonar_routine+0x3de>
      break;
 80021ac:	bf00      	nop
 80021ae:	e000      	b.n	80021b2 <Board2_Emergency_sonar_routine+0x3de>
      break;
 80021b0:	bf00      	nop
}
 80021b2:	bf00      	nop
 80021b4:	3708      	adds	r7, #8
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	200001f8 	.word	0x200001f8
 80021c0:	42340000 	.word	0x42340000

080021c4 <Board2_Near_Obstacle>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Near_Obstacle(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  if (Board2_DW.global_state.obs_detection) {
 80021c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002234 <Board2_Near_Obstacle+0x70>)
 80021ca:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d004      	beq.n	80021dc <Board2_Near_Obstacle+0x18>
    Board2_DW.distance_threshold = Board2_IMM_DISTANCE;
 80021d2:	4b18      	ldr	r3, [pc, #96]	@ (8002234 <Board2_Near_Obstacle+0x70>)
 80021d4:	2246      	movs	r2, #70	@ 0x46
 80021d6:	f8a3 20f6 	strh.w	r2, [r3, #246]	@ 0xf6
 80021da:	e003      	b.n	80021e4 <Board2_Near_Obstacle+0x20>
  } else {
    Board2_DW.distance_threshold = Board2_PROTECTION_DISTANCE;
 80021dc:	4b15      	ldr	r3, [pc, #84]	@ (8002234 <Board2_Near_Obstacle+0x70>)
 80021de:	2228      	movs	r2, #40	@ 0x28
 80021e0:	f8a3 20f6 	strh.w	r2, [r3, #246]	@ 0xf6
  }

  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 80021e4:	4b13      	ldr	r3, [pc, #76]	@ (8002234 <Board2_Near_Obstacle+0x70>)
 80021e6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80021ea:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d119      	bne.n	8002226 <Board2_Near_Obstacle+0x62>
    ((Board2_DW.global_state.stateB2.sonar1 <= Board2_DW.distance_threshold) ||
 80021f2:	4b10      	ldr	r3, [pc, #64]	@ (8002234 <Board2_Near_Obstacle+0x70>)
 80021f4:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 80021f8:	4b0e      	ldr	r3, [pc, #56]	@ (8002234 <Board2_Near_Obstacle+0x70>)
 80021fa:	f8b3 30f6 	ldrh.w	r3, [r3, #246]	@ 0xf6
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 80021fe:	429a      	cmp	r2, r3
 8002200:	d90f      	bls.n	8002222 <Board2_Near_Obstacle+0x5e>
     (Board2_DW.global_state.stateB2.sonar2 <= Board2_DW.distance_threshold) ||
 8002202:	4b0c      	ldr	r3, [pc, #48]	@ (8002234 <Board2_Near_Obstacle+0x70>)
 8002204:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
 8002208:	4b0a      	ldr	r3, [pc, #40]	@ (8002234 <Board2_Near_Obstacle+0x70>)
 800220a:	f8b3 30f6 	ldrh.w	r3, [r3, #246]	@ 0xf6
    ((Board2_DW.global_state.stateB2.sonar1 <= Board2_DW.distance_threshold) ||
 800220e:	429a      	cmp	r2, r3
 8002210:	d907      	bls.n	8002222 <Board2_Near_Obstacle+0x5e>
     (Board2_DW.global_state.stateB2.sonar3 <= Board2_DW.distance_threshold));
 8002212:	4b08      	ldr	r3, [pc, #32]	@ (8002234 <Board2_Near_Obstacle+0x70>)
 8002214:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 8002218:	4b06      	ldr	r3, [pc, #24]	@ (8002234 <Board2_Near_Obstacle+0x70>)
 800221a:	f8b3 30f6 	ldrh.w	r3, [r3, #246]	@ 0xf6
     (Board2_DW.global_state.stateB2.sonar2 <= Board2_DW.distance_threshold) ||
 800221e:	429a      	cmp	r2, r3
 8002220:	d801      	bhi.n	8002226 <Board2_Near_Obstacle+0x62>
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8002222:	2301      	movs	r3, #1
 8002224:	e000      	b.n	8002228 <Board2_Near_Obstacle+0x64>
 8002226:	2300      	movs	r3, #0
 8002228:	b2db      	uxtb	r3, r3
}
 800222a:	4618      	mov	r0, r3
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr
 8002234:	200001f8 	.word	0x200001f8

08002238 <Board2_Stop_B_Pressed>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Stop_B_Pressed(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 800223c:	4b0c      	ldr	r3, [pc, #48]	@ (8002270 <Board2_Stop_B_Pressed+0x38>)
 800223e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    Board2_DW.global_state.stateB2.button3 &&
 8002242:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002246:	4293      	cmp	r3, r2
 8002248:	d10b      	bne.n	8002262 <Board2_Stop_B_Pressed+0x2a>
 800224a:	4b09      	ldr	r3, [pc, #36]	@ (8002270 <Board2_Stop_B_Pressed+0x38>)
 800224c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8002250:	2b00      	cmp	r3, #0
 8002252:	d006      	beq.n	8002262 <Board2_Stop_B_Pressed+0x2a>
    (Board2_DW.global_state.stateB2.controller_battery >
 8002254:	4b06      	ldr	r3, [pc, #24]	@ (8002270 <Board2_Stop_B_Pressed+0x38>)
 8002256:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
    Board2_DW.global_state.stateB2.button3 &&
 800225a:	2b05      	cmp	r3, #5
 800225c:	d901      	bls.n	8002262 <Board2_Stop_B_Pressed+0x2a>
 800225e:	2301      	movs	r3, #1
 8002260:	e000      	b.n	8002264 <Board2_Stop_B_Pressed+0x2c>
 8002262:	2300      	movs	r3, #0
 8002264:	b2db      	uxtb	r3, r3
     Board2_LOW_CONTROLLER_BATTERY);
}
 8002266:	4618      	mov	r0, r3
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr
 8002270:	200001f8 	.word	0x200001f8

08002274 <Board2_Process_Evasive_Commands>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Process_Evasive_Commands(boolean_T turn_right, boolean_T
  opn_loop)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b088      	sub	sp, #32
 8002278:	af00      	add	r7, sp, #0
 800227a:	4603      	mov	r3, r0
 800227c:	460a      	mov	r2, r1
 800227e:	71fb      	strb	r3, [r7, #7]
 8002280:	4613      	mov	r3, r2
 8002282:	71bb      	strb	r3, [r7, #6]
  int32_T MAX_SPEED;
  int32_T tmp;
  real32_T forward;
  real32_T throttle;
  real32_T turn;
  if (opn_loop) {
 8002284:	79bb      	ldrb	r3, [r7, #6]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d002      	beq.n	8002290 <Board2_Process_Evasive_Commands+0x1c>
    MAX_SPEED = 80;
 800228a:	2350      	movs	r3, #80	@ 0x50
 800228c:	61fb      	str	r3, [r7, #28]
 800228e:	e003      	b.n	8002298 <Board2_Process_Evasive_Commands+0x24>
  } else {
    MAX_SPEED = Board2_DW.max_velocity;
 8002290:	4b6f      	ldr	r3, [pc, #444]	@ (8002450 <Board2_Process_Evasive_Commands+0x1dc>)
 8002292:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 8002296:	61fb      	str	r3, [r7, #28]
  }

  throttle = ((real32_T)Board2_DW.global_state.stateB2.controller_y -
 8002298:	4b6d      	ldr	r3, [pc, #436]	@ (8002450 <Board2_Process_Evasive_Commands+0x1dc>)
 800229a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800229e:	ee07 3a90 	vmov	s15, r3
 80022a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022a6:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 8002454 <Board2_Process_Evasive_Commands+0x1e0>
 80022aa:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80022ae:	eddf 6a69 	vldr	s13, [pc, #420]	@ 8002454 <Board2_Process_Evasive_Commands+0x1e0>
 80022b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022b6:	edc7 7a04 	vstr	s15, [r7, #16]
              Board2_CENTER) / Board2_CENTER;
  forward = throttle * (real32_T)MAX_SPEED;
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	ee07 3a90 	vmov	s15, r3
 80022c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022c4:	ed97 7a04 	vldr	s14, [r7, #16]
 80022c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022cc:	edc7 7a05 	vstr	s15, [r7, #20]
  throttle = fabsf(throttle);
 80022d0:	edd7 7a04 	vldr	s15, [r7, #16]
 80022d4:	eef0 7ae7 	vabs.f32	s15, s15
 80022d8:	edc7 7a04 	vstr	s15, [r7, #16]
  if (turn_right) {
 80022dc:	79fb      	ldrb	r3, [r7, #7]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d002      	beq.n	80022e8 <Board2_Process_Evasive_Commands+0x74>
    tmp = 1;
 80022e2:	2301      	movs	r3, #1
 80022e4:	61bb      	str	r3, [r7, #24]
 80022e6:	e002      	b.n	80022ee <Board2_Process_Evasive_Commands+0x7a>
  } else {
    tmp = -1;
 80022e8:	f04f 33ff 	mov.w	r3, #4294967295
 80022ec:	61bb      	str	r3, [r7, #24]
  }

  turn = (0.3F * throttle + Board2_MIN_TURN_SCALE_EVASIVE) * (real32_T)(tmp *
 80022ee:	edd7 7a04 	vldr	s15, [r7, #16]
 80022f2:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8002458 <Board2_Process_Evasive_Commands+0x1e4>
 80022f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022fa:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800245c <Board2_Process_Evasive_Commands+0x1e8>
 80022fe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002302:	69bb      	ldr	r3, [r7, #24]
 8002304:	69fa      	ldr	r2, [r7, #28]
 8002306:	fb02 f303 	mul.w	r3, r2, r3
 800230a:	ee07 3a90 	vmov	s15, r3
 800230e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002312:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002316:	edc7 7a03 	vstr	s15, [r7, #12]
    MAX_SPEED);
  if (throttle >= Board2_PURE_TURN_EPS) {
 800231a:	edd7 7a04 	vldr	s15, [r7, #16]
 800231e:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8002460 <Board2_Process_Evasive_Commands+0x1ec>
 8002322:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800232a:	db35      	blt.n	8002398 <Board2_Process_Evasive_Commands+0x124>
    throttle = fabsf(forward) * Board2_TURN_RATIO;
 800232c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002330:	eef0 7ae7 	vabs.f32	s15, s15
 8002334:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8002464 <Board2_Process_Evasive_Commands+0x1f0>
 8002338:	ee67 7a87 	vmul.f32	s15, s15, s14
 800233c:	edc7 7a04 	vstr	s15, [r7, #16]
    if (fabsf(turn) > throttle) {
 8002340:	edd7 7a03 	vldr	s15, [r7, #12]
 8002344:	eef0 7ae7 	vabs.f32	s15, s15
 8002348:	ed97 7a04 	vldr	s14, [r7, #16]
 800234c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002354:	d520      	bpl.n	8002398 <Board2_Process_Evasive_Commands+0x124>
      if (turn < 0.0F) {
 8002356:	edd7 7a03 	vldr	s15, [r7, #12]
 800235a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800235e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002362:	d503      	bpl.n	800236c <Board2_Process_Evasive_Commands+0xf8>
        tmp = -1;
 8002364:	f04f 33ff 	mov.w	r3, #4294967295
 8002368:	61bb      	str	r3, [r7, #24]
 800236a:	e00a      	b.n	8002382 <Board2_Process_Evasive_Commands+0x10e>
      } else {
        tmp = (turn > 0.0F);
 800236c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002370:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002374:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002378:	bfcc      	ite	gt
 800237a:	2301      	movgt	r3, #1
 800237c:	2300      	movle	r3, #0
 800237e:	b2db      	uxtb	r3, r3
 8002380:	61bb      	str	r3, [r7, #24]
      }

      turn = (real32_T)tmp * throttle;
 8002382:	69bb      	ldr	r3, [r7, #24]
 8002384:	ee07 3a90 	vmov	s15, r3
 8002388:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800238c:	ed97 7a04 	vldr	s14, [r7, #16]
 8002390:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002394:	edc7 7a03 	vstr	s15, [r7, #12]
    }
  }

  throttle = forward + turn;
 8002398:	ed97 7a05 	vldr	s14, [r7, #20]
 800239c:	edd7 7a03 	vldr	s15, [r7, #12]
 80023a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023a4:	edc7 7a04 	vstr	s15, [r7, #16]
  forward -= turn;
 80023a8:	ed97 7a05 	vldr	s14, [r7, #20]
 80023ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80023b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023b4:	edc7 7a05 	vstr	s15, [r7, #20]
  turn = fmaxf(fabsf(throttle), fabsf(forward));
 80023b8:	edd7 7a04 	vldr	s15, [r7, #16]
 80023bc:	eeb0 7ae7 	vabs.f32	s14, s15
 80023c0:	edd7 7a05 	vldr	s15, [r7, #20]
 80023c4:	eef0 7ae7 	vabs.f32	s15, s15
 80023c8:	eef0 0a67 	vmov.f32	s1, s15
 80023cc:	eeb0 0a47 	vmov.f32	s0, s14
 80023d0:	f013 fde0 	bl	8015f94 <fmaxf>
 80023d4:	ed87 0a03 	vstr	s0, [r7, #12]
  if (turn > MAX_SPEED) {
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	ee07 3a90 	vmov	s15, r3
 80023de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023e2:	ed97 7a03 	vldr	s14, [r7, #12]
 80023e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ee:	dd1a      	ble.n	8002426 <Board2_Process_Evasive_Commands+0x1b2>
    turn = (real32_T)MAX_SPEED / turn;
 80023f0:	69fb      	ldr	r3, [r7, #28]
 80023f2:	ee07 3a90 	vmov	s15, r3
 80023f6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80023fa:	ed97 7a03 	vldr	s14, [r7, #12]
 80023fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002402:	edc7 7a03 	vstr	s15, [r7, #12]
    throttle *= turn;
 8002406:	ed97 7a04 	vldr	s14, [r7, #16]
 800240a:	edd7 7a03 	vldr	s15, [r7, #12]
 800240e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002412:	edc7 7a04 	vstr	s15, [r7, #16]
    forward *= turn;
 8002416:	ed97 7a05 	vldr	s14, [r7, #20]
 800241a:	edd7 7a03 	vldr	s15, [r7, #12]
 800241e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002422:	edc7 7a05 	vstr	s15, [r7, #20]
  }

  Board2_DW.decision.rif_FA = throttle;
 8002426:	4a0a      	ldr	r2, [pc, #40]	@ (8002450 <Board2_Process_Evasive_Commands+0x1dc>)
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  Board2_DW.decision.rif_BA = throttle;
 800242e:	4a08      	ldr	r2, [pc, #32]	@ (8002450 <Board2_Process_Evasive_Commands+0x1dc>)
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  Board2_DW.decision.rif_FB = forward;
 8002436:	4a06      	ldr	r2, [pc, #24]	@ (8002450 <Board2_Process_Evasive_Commands+0x1dc>)
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  Board2_DW.decision.rif_BB = forward;
 800243e:	4a04      	ldr	r2, [pc, #16]	@ (8002450 <Board2_Process_Evasive_Commands+0x1dc>)
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002446:	bf00      	nop
 8002448:	3720      	adds	r7, #32
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	200001f8 	.word	0x200001f8
 8002454:	437f0000 	.word	0x437f0000
 8002458:	3e99999a 	.word	0x3e99999a
 800245c:	3e4ccccd 	.word	0x3e4ccccd
 8002460:	3c23d70a 	.word	0x3c23d70a
 8002464:	3eb33333 	.word	0x3eb33333

08002468 <Moving_obstacle_from_right_rout>:

/* Function for Chart: '<Root>/Board2' */
static void Moving_obstacle_from_right_rout(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
  uint32_T tmp;
  boolean_T b;
  b = Board2_Emergency_B_Pressed();
 800246e:	f7ff fc0f 	bl	8001c90 <Board2_Emergency_B_Pressed>
 8002472:	4603      	mov	r3, r0
 8002474:	70fb      	strb	r3, [r7, #3]
  if (b) {
 8002476:	78fb      	ldrb	r3, [r7, #3]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d012      	beq.n	80024a2 <Moving_obstacle_from_right_rout+0x3a>
    Board2_DW.is_Moving_obstacle_from_right_r = Board2_IN_NO_ACTIVE_CHILD;
 800247c:	4b74      	ldr	r3, [pc, #464]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800247e:	2200      	movs	r2, #0
 8002480:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    Board2_DW.is_Normal_routine = Boa_IN_Emergency_button_routine;
 8002484:	4b72      	ldr	r3, [pc, #456]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 8002486:	2202      	movs	r2, #2
 8002488:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
    Board2_DW.is_Emergency_button_routine = Board2_IN_Emergency_button;
 800248c:	4b70      	ldr	r3, [pc, #448]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800248e:	2201      	movs	r2, #1
 8002490:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
    Board2_Stop_Motors();
 8002494:	f7ff fc80 	bl	8001d98 <Board2_Stop_Motors>
    Board2_DW.decision.brk_mode = EMERGENCY;
 8002498:	4b6d      	ldr	r3, [pc, #436]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800249a:	2202      	movs	r2, #2
 800249c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          break;
        }
      }
    }
  }
}
 80024a0:	e0d2      	b.n	8002648 <Moving_obstacle_from_right_rout+0x1e0>
    b = Board2_Near_Obstacle();
 80024a2:	f7ff fe8f 	bl	80021c4 <Board2_Near_Obstacle>
 80024a6:	4603      	mov	r3, r0
 80024a8:	70fb      	strb	r3, [r7, #3]
    if (b) {
 80024aa:	78fb      	ldrb	r3, [r7, #3]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d012      	beq.n	80024d6 <Moving_obstacle_from_right_rout+0x6e>
      Board2_DW.is_Moving_obstacle_from_right_r = Board2_IN_NO_ACTIVE_CHILD;
 80024b0:	4b67      	ldr	r3, [pc, #412]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
      Board2_DW.is_Normal_routine = Boar_IN_Emergency_sonar_routine;
 80024b8:	4b65      	ldr	r3, [pc, #404]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80024ba:	2203      	movs	r2, #3
 80024bc:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
      Board2_DW.is_Emergency_sonar_routine = Board2_IN_Emergency_sonar;
 80024c0:	4b63      	ldr	r3, [pc, #396]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80024c2:	2201      	movs	r2, #1
 80024c4:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
      Board2_Stop_Motors();
 80024c8:	f7ff fc66 	bl	8001d98 <Board2_Stop_Motors>
      Board2_DW.decision.brk_mode = EMERGENCY;
 80024cc:	4b60      	ldr	r3, [pc, #384]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80024ce:	2202      	movs	r2, #2
 80024d0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80024d4:	e0b8      	b.n	8002648 <Moving_obstacle_from_right_rout+0x1e0>
      b = Board2_Stop_B_Pressed();
 80024d6:	f7ff feaf 	bl	8002238 <Board2_Stop_B_Pressed>
 80024da:	4603      	mov	r3, r0
 80024dc:	70fb      	strb	r3, [r7, #3]
      if (b) {
 80024de:	78fb      	ldrb	r3, [r7, #3]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d012      	beq.n	800250a <Moving_obstacle_from_right_rout+0xa2>
        Board2_DW.is_Moving_obstacle_from_right_r = Board2_IN_NO_ACTIVE_CHILD;
 80024e4:	4b5a      	ldr	r3, [pc, #360]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
        Board2_DW.is_Normal_routine = Board2_IN_Stop_slow_routine;
 80024ec:	4b58      	ldr	r3, [pc, #352]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80024ee:	220a      	movs	r2, #10
 80024f0:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
        Board2_DW.is_Stop_slow_routine = Board2_IN_Stop_slow;
 80024f4:	4b56      	ldr	r3, [pc, #344]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80024f6:	2201      	movs	r2, #1
 80024f8:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
        Board2_Stop_Motors();
 80024fc:	f7ff fc4c 	bl	8001d98 <Board2_Stop_Motors>
        Board2_DW.decision.brk_mode = NORMAL;
 8002500:	4b53      	ldr	r3, [pc, #332]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 8002502:	2201      	movs	r2, #1
 8002504:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002508:	e09e      	b.n	8002648 <Moving_obstacle_from_right_rout+0x1e0>
        switch (Board2_DW.is_Moving_obstacle_from_right_r) {
 800250a:	4b51      	ldr	r3, [pc, #324]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800250c:	f893 312b 	ldrb.w	r3, [r3, #299]	@ 0x12b
 8002510:	2b01      	cmp	r3, #1
 8002512:	d002      	beq.n	800251a <Moving_obstacle_from_right_rout+0xb2>
 8002514:	2b02      	cmp	r3, #2
 8002516:	d059      	beq.n	80025cc <Moving_obstacle_from_right_rout+0x164>
}
 8002518:	e096      	b.n	8002648 <Moving_obstacle_from_right_rout+0x1e0>
          if (Board2_DW.sfEvent == Board2_event_STEP) {
 800251a:	4b4d      	ldr	r3, [pc, #308]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800251c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002520:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002524:	4293      	cmp	r3, r2
 8002526:	f040 808c 	bne.w	8002642 <Moving_obstacle_from_right_rout+0x1da>
            Board2_Update_Angle(Board2_DW.global_state.stateB2.gyroYaw);
 800252a:	4b49      	ldr	r3, [pc, #292]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800252c:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8002530:	eeb0 0a67 	vmov.f32	s0, s15
 8002534:	f7ff fc06 	bl	8001d44 <Board2_Update_Angle>
            tmp = Board2_DW.turn_counter + 1U;
 8002538:	4b45      	ldr	r3, [pc, #276]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800253a:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 800253e:	3301      	adds	r3, #1
 8002540:	607b      	str	r3, [r7, #4]
            if (Board2_DW.turn_counter + 1U > 255U) {
 8002542:	4b43      	ldr	r3, [pc, #268]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 8002544:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8002548:	3301      	adds	r3, #1
 800254a:	2bff      	cmp	r3, #255	@ 0xff
 800254c:	d901      	bls.n	8002552 <Moving_obstacle_from_right_rout+0xea>
              tmp = 255U;
 800254e:	23ff      	movs	r3, #255	@ 0xff
 8002550:	607b      	str	r3, [r7, #4]
            Board2_DW.turn_counter = (uint8_T)tmp;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	b2da      	uxtb	r2, r3
 8002556:	4b3e      	ldr	r3, [pc, #248]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 8002558:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
            if ((fabsf(Board2_DW.angle) >= Board2_TURN_ANGLE) ||
 800255c:	4b3c      	ldr	r3, [pc, #240]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800255e:	edd3 7a34 	vldr	s15, [r3, #208]	@ 0xd0
 8002562:	eef0 7ae7 	vabs.f32	s15, s15
 8002566:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8002654 <Moving_obstacle_from_right_rout+0x1ec>
 800256a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800256e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002572:	da04      	bge.n	800257e <Moving_obstacle_from_right_rout+0x116>
                (Board2_DW.turn_counter >= Board2_TURN_LIMIT_COUNT)) {
 8002574:	4b36      	ldr	r3, [pc, #216]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 8002576:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
            if ((fabsf(Board2_DW.angle) >= Board2_TURN_ANGLE) ||
 800257a:	2b1d      	cmp	r3, #29
 800257c:	d916      	bls.n	80025ac <Moving_obstacle_from_right_rout+0x144>
              Board2_DW.angle = 0.0F;
 800257e:	4b34      	ldr	r3, [pc, #208]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 8002580:	f04f 0200 	mov.w	r2, #0
 8002584:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
              Board2_DW.prevYaw = 0.0F;
 8002588:	4b31      	ldr	r3, [pc, #196]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800258a:	f04f 0200 	mov.w	r2, #0
 800258e:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
              Board2_DW.turn_counter = 0U;
 8002592:	4b2f      	ldr	r3, [pc, #188]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 8002594:	2200      	movs	r2, #0
 8002596:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
              Board2_DW.is_Moving_obstacle_from_right_r =
 800259a:	4b2d      	ldr	r3, [pc, #180]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800259c:	2200      	movs	r2, #0
 800259e:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
              Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 80025a2:	4b2b      	ldr	r3, [pc, #172]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80025a4:	2208      	movs	r2, #8
 80025a6:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
          break;
 80025aa:	e04a      	b.n	8002642 <Moving_obstacle_from_right_rout+0x1da>
              Board2_DW.is_Moving_obstacle_from_right_r =
 80025ac:	4b28      	ldr	r3, [pc, #160]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80025ae:	2201      	movs	r2, #1
 80025b0:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
              Board2_Process_Evasive_Commands(true, Board2_DW.open_loop);
 80025b4:	4b26      	ldr	r3, [pc, #152]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80025b6:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 80025ba:	4619      	mov	r1, r3
 80025bc:	2001      	movs	r0, #1
 80025be:	f7ff fe59 	bl	8002274 <Board2_Process_Evasive_Commands>
              Board2_DW.decision.brk_mode = NONE;
 80025c2:	4b23      	ldr	r3, [pc, #140]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          break;
 80025ca:	e03a      	b.n	8002642 <Moving_obstacle_from_right_rout+0x1da>
          if (Board2_DW.sfEvent == Board2_event_STEP) {
 80025cc:	4b20      	ldr	r3, [pc, #128]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80025ce:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80025d2:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d135      	bne.n	8002646 <Moving_obstacle_from_right_rout+0x1de>
            tmp = Board2_DW.turn_counter + 1U;
 80025da:	4b1d      	ldr	r3, [pc, #116]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80025dc:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 80025e0:	3301      	adds	r3, #1
 80025e2:	607b      	str	r3, [r7, #4]
            if (Board2_DW.turn_counter + 1U > 255U) {
 80025e4:	4b1a      	ldr	r3, [pc, #104]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80025e6:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 80025ea:	3301      	adds	r3, #1
 80025ec:	2bff      	cmp	r3, #255	@ 0xff
 80025ee:	d901      	bls.n	80025f4 <Moving_obstacle_from_right_rout+0x18c>
              tmp = 255U;
 80025f0:	23ff      	movs	r3, #255	@ 0xff
 80025f2:	607b      	str	r3, [r7, #4]
            Board2_DW.turn_counter = (uint8_T)tmp;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	b2da      	uxtb	r2, r3
 80025f8:	4b15      	ldr	r3, [pc, #84]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 80025fa:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
            if (Board2_DW.turn_counter >= Board2_TURN_COUNT) {
 80025fe:	4b14      	ldr	r3, [pc, #80]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 8002600:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8002604:	2b13      	cmp	r3, #19
 8002606:	d90c      	bls.n	8002622 <Moving_obstacle_from_right_rout+0x1ba>
              Board2_DW.turn_counter = 0U;
 8002608:	4b11      	ldr	r3, [pc, #68]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800260a:	2200      	movs	r2, #0
 800260c:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
              Board2_DW.is_Moving_obstacle_from_right_r =
 8002610:	4b0f      	ldr	r3, [pc, #60]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 8002612:	2200      	movs	r2, #0
 8002614:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
              Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 8002618:	4b0d      	ldr	r3, [pc, #52]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800261a:	2208      	movs	r2, #8
 800261c:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
          break;
 8002620:	e011      	b.n	8002646 <Moving_obstacle_from_right_rout+0x1de>
              Board2_DW.is_Moving_obstacle_from_right_r =
 8002622:	4b0b      	ldr	r3, [pc, #44]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 8002624:	2202      	movs	r2, #2
 8002626:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
              Board2_Process_Evasive_Commands(true, Board2_DW.open_loop);
 800262a:	4b09      	ldr	r3, [pc, #36]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800262c:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 8002630:	4619      	mov	r1, r3
 8002632:	2001      	movs	r0, #1
 8002634:	f7ff fe1e 	bl	8002274 <Board2_Process_Evasive_Commands>
              Board2_DW.decision.brk_mode = NONE;
 8002638:	4b05      	ldr	r3, [pc, #20]	@ (8002650 <Moving_obstacle_from_right_rout+0x1e8>)
 800263a:	2200      	movs	r2, #0
 800263c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          break;
 8002640:	e001      	b.n	8002646 <Moving_obstacle_from_right_rout+0x1de>
          break;
 8002642:	bf00      	nop
 8002644:	e000      	b.n	8002648 <Moving_obstacle_from_right_rout+0x1e0>
          break;
 8002646:	bf00      	nop
}
 8002648:	bf00      	nop
 800264a:	3708      	adds	r7, #8
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	200001f8 	.word	0x200001f8
 8002654:	42340000 	.word	0x42340000

08002658 <Board2_Is_Rover_Moving_Forward>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Is_Rover_Moving_Forward(void)
{
 8002658:	b480      	push	{r7}
 800265a:	b085      	sub	sp, #20
 800265c:	af00      	add	r7, sp, #0
  int32_T k;
  boolean_T x[4];
  boolean_T exitg1;
  boolean_T y;
  x[0] = (Board2_DW.global_state.stateB1.velocity_FA > Board2_STOP_THRESHOLD);
 800265e:	4b23      	ldr	r3, [pc, #140]	@ (80026ec <Board2_Is_Rover_Moving_Forward+0x94>)
 8002660:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8002664:	2b01      	cmp	r3, #1
 8002666:	bfcc      	ite	gt
 8002668:	2301      	movgt	r3, #1
 800266a:	2300      	movle	r3, #0
 800266c:	b2db      	uxtb	r3, r3
 800266e:	713b      	strb	r3, [r7, #4]
  x[1] = (Board2_DW.global_state.stateB1.velocity_FB > Board2_STOP_THRESHOLD);
 8002670:	4b1e      	ldr	r3, [pc, #120]	@ (80026ec <Board2_Is_Rover_Moving_Forward+0x94>)
 8002672:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8002676:	2b01      	cmp	r3, #1
 8002678:	bfcc      	ite	gt
 800267a:	2301      	movgt	r3, #1
 800267c:	2300      	movle	r3, #0
 800267e:	b2db      	uxtb	r3, r3
 8002680:	717b      	strb	r3, [r7, #5]
  x[2] = (Board2_DW.global_state.stateB1.velocity_BA > Board2_STOP_THRESHOLD);
 8002682:	4b1a      	ldr	r3, [pc, #104]	@ (80026ec <Board2_Is_Rover_Moving_Forward+0x94>)
 8002684:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8002688:	2b01      	cmp	r3, #1
 800268a:	bfcc      	ite	gt
 800268c:	2301      	movgt	r3, #1
 800268e:	2300      	movle	r3, #0
 8002690:	b2db      	uxtb	r3, r3
 8002692:	71bb      	strb	r3, [r7, #6]
  x[3] = (Board2_DW.global_state.stateB1.velocity_BB > Board2_STOP_THRESHOLD);
 8002694:	4b15      	ldr	r3, [pc, #84]	@ (80026ec <Board2_Is_Rover_Moving_Forward+0x94>)
 8002696:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 800269a:	2b01      	cmp	r3, #1
 800269c:	bfcc      	ite	gt
 800269e:	2301      	movgt	r3, #1
 80026a0:	2300      	movle	r3, #0
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	71fb      	strb	r3, [r7, #7]
  y = true;
 80026a6:	2301      	movs	r3, #1
 80026a8:	72bb      	strb	r3, [r7, #10]
  k = 0;
 80026aa:	2300      	movs	r3, #0
 80026ac:	60fb      	str	r3, [r7, #12]
  exitg1 = false;
 80026ae:	2300      	movs	r3, #0
 80026b0:	72fb      	strb	r3, [r7, #11]
  while ((!exitg1) && (k < 4)) {
 80026b2:	e00d      	b.n	80026d0 <Board2_Is_Rover_Moving_Forward+0x78>
    if (!x[k]) {
 80026b4:	1d3a      	adds	r2, r7, #4
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	4413      	add	r3, r2
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d104      	bne.n	80026ca <Board2_Is_Rover_Moving_Forward+0x72>
      y = false;
 80026c0:	2300      	movs	r3, #0
 80026c2:	72bb      	strb	r3, [r7, #10]
      exitg1 = true;
 80026c4:	2301      	movs	r3, #1
 80026c6:	72fb      	strb	r3, [r7, #11]
 80026c8:	e002      	b.n	80026d0 <Board2_Is_Rover_Moving_Forward+0x78>
    } else {
      k++;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	3301      	adds	r3, #1
 80026ce:	60fb      	str	r3, [r7, #12]
  while ((!exitg1) && (k < 4)) {
 80026d0:	7afb      	ldrb	r3, [r7, #11]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d102      	bne.n	80026dc <Board2_Is_Rover_Moving_Forward+0x84>
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	2b03      	cmp	r3, #3
 80026da:	ddeb      	ble.n	80026b4 <Board2_Is_Rover_Moving_Forward+0x5c>
    }
  }

  return y;
 80026dc:	7abb      	ldrb	r3, [r7, #10]
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3714      	adds	r7, #20
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	200001f8 	.word	0x200001f8

080026f0 <Board2_Emergency_S_Routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Emergency_S_Routine(void)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.global_state.obs_detection) {
 80026f6:	4b1c      	ldr	r3, [pc, #112]	@ (8002768 <Board2_Emergency_S_Routine+0x78>)
 80026f8:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d004      	beq.n	800270a <Board2_Emergency_S_Routine+0x1a>
    Board2_DW.distance_threshold = Board2_IMM_DISTANCE;
 8002700:	4b19      	ldr	r3, [pc, #100]	@ (8002768 <Board2_Emergency_S_Routine+0x78>)
 8002702:	2246      	movs	r2, #70	@ 0x46
 8002704:	f8a3 20f6 	strh.w	r2, [r3, #246]	@ 0xf6
 8002708:	e003      	b.n	8002712 <Board2_Emergency_S_Routine+0x22>
  } else {
    Board2_DW.distance_threshold = Board2_PROTECTION_DISTANCE;
 800270a:	4b17      	ldr	r3, [pc, #92]	@ (8002768 <Board2_Emergency_S_Routine+0x78>)
 800270c:	2228      	movs	r2, #40	@ 0x28
 800270e:	f8a3 20f6 	strh.w	r2, [r3, #246]	@ 0xf6
  }

  if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8002712:	4b15      	ldr	r3, [pc, #84]	@ (8002768 <Board2_Emergency_S_Routine+0x78>)
 8002714:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002718:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800271c:	4293      	cmp	r3, r2
 800271e:	d11c      	bne.n	800275a <Board2_Emergency_S_Routine+0x6a>
      ((Board2_DW.global_state.stateB2.sonar1 <= Board2_DW.distance_threshold) ||
 8002720:	4b11      	ldr	r3, [pc, #68]	@ (8002768 <Board2_Emergency_S_Routine+0x78>)
 8002722:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8002726:	4b10      	ldr	r3, [pc, #64]	@ (8002768 <Board2_Emergency_S_Routine+0x78>)
 8002728:	f8b3 30f6 	ldrh.w	r3, [r3, #246]	@ 0xf6
  if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 800272c:	429a      	cmp	r2, r3
 800272e:	d90f      	bls.n	8002750 <Board2_Emergency_S_Routine+0x60>
       (Board2_DW.global_state.stateB2.sonar2 <= Board2_DW.distance_threshold) ||
 8002730:	4b0d      	ldr	r3, [pc, #52]	@ (8002768 <Board2_Emergency_S_Routine+0x78>)
 8002732:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
 8002736:	4b0c      	ldr	r3, [pc, #48]	@ (8002768 <Board2_Emergency_S_Routine+0x78>)
 8002738:	f8b3 30f6 	ldrh.w	r3, [r3, #246]	@ 0xf6
      ((Board2_DW.global_state.stateB2.sonar1 <= Board2_DW.distance_threshold) ||
 800273c:	429a      	cmp	r2, r3
 800273e:	d907      	bls.n	8002750 <Board2_Emergency_S_Routine+0x60>
       (Board2_DW.global_state.stateB2.sonar3 <= Board2_DW.distance_threshold)))
 8002740:	4b09      	ldr	r3, [pc, #36]	@ (8002768 <Board2_Emergency_S_Routine+0x78>)
 8002742:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 8002746:	4b08      	ldr	r3, [pc, #32]	@ (8002768 <Board2_Emergency_S_Routine+0x78>)
 8002748:	f8b3 30f6 	ldrh.w	r3, [r3, #246]	@ 0xf6
       (Board2_DW.global_state.stateB2.sonar2 <= Board2_DW.distance_threshold) ||
 800274c:	429a      	cmp	r2, r3
 800274e:	d804      	bhi.n	800275a <Board2_Emergency_S_Routine+0x6a>
  {
    y = Board2_Is_Rover_Moving_Forward();
 8002750:	f7ff ff82 	bl	8002658 <Board2_Is_Rover_Moving_Forward>
 8002754:	4603      	mov	r3, r0
 8002756:	71fb      	strb	r3, [r7, #7]
 8002758:	e001      	b.n	800275e <Board2_Emergency_S_Routine+0x6e>
  } else {
    y = false;
 800275a:	2300      	movs	r3, #0
 800275c:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 800275e:	79fb      	ldrb	r3, [r7, #7]
}
 8002760:	4618      	mov	r0, r3
 8002762:	3708      	adds	r7, #8
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	200001f8 	.word	0x200001f8

0800276c <Board2_Mov_Obs_R_Routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Mov_Obs_R_Routine(void)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
  boolean_T y;
  if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8002772:	4b11      	ldr	r3, [pc, #68]	@ (80027b8 <Board2_Mov_Obs_R_Routine+0x4c>)
 8002774:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002778:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800277c:	4293      	cmp	r3, r2
 800277e:	d113      	bne.n	80027a8 <Board2_Mov_Obs_R_Routine+0x3c>
      (Board2_DW.global_state.mov_obs == MOVING_FROM_RIGHT)) {
 8002780:	4b0d      	ldr	r3, [pc, #52]	@ (80027b8 <Board2_Mov_Obs_R_Routine+0x4c>)
 8002782:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
  if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8002786:	2b02      	cmp	r3, #2
 8002788:	d10e      	bne.n	80027a8 <Board2_Mov_Obs_R_Routine+0x3c>
    y = (Board2_Is_Rover_Moving_Forward() &&
 800278a:	f7ff ff65 	bl	8002658 <Board2_Is_Rover_Moving_Forward>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d006      	beq.n	80027a2 <Board2_Mov_Obs_R_Routine+0x36>
         Board2_DW.global_state.obs_detection);
 8002794:	4b08      	ldr	r3, [pc, #32]	@ (80027b8 <Board2_Mov_Obs_R_Routine+0x4c>)
 8002796:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
    y = (Board2_Is_Rover_Moving_Forward() &&
 800279a:	2b00      	cmp	r3, #0
 800279c:	d001      	beq.n	80027a2 <Board2_Mov_Obs_R_Routine+0x36>
 800279e:	2301      	movs	r3, #1
 80027a0:	e000      	b.n	80027a4 <Board2_Mov_Obs_R_Routine+0x38>
 80027a2:	2300      	movs	r3, #0
 80027a4:	71fb      	strb	r3, [r7, #7]
 80027a6:	e001      	b.n	80027ac <Board2_Mov_Obs_R_Routine+0x40>
  } else {
    y = false;
 80027a8:	2300      	movs	r3, #0
 80027aa:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 80027ac:	79fb      	ldrb	r3, [r7, #7]
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3708      	adds	r7, #8
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	200001f8 	.word	0x200001f8

080027bc <Board2_Mov_Obs_L_Routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Mov_Obs_L_Routine(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
  boolean_T y;
  if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 80027c2:	4b11      	ldr	r3, [pc, #68]	@ (8002808 <Board2_Mov_Obs_L_Routine+0x4c>)
 80027c4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80027c8:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d113      	bne.n	80027f8 <Board2_Mov_Obs_L_Routine+0x3c>
      (Board2_DW.global_state.mov_obs == MOVING_FROM_LEFT)) {
 80027d0:	4b0d      	ldr	r3, [pc, #52]	@ (8002808 <Board2_Mov_Obs_L_Routine+0x4c>)
 80027d2:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
  if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d10e      	bne.n	80027f8 <Board2_Mov_Obs_L_Routine+0x3c>
    y = (Board2_Is_Rover_Moving_Forward() &&
 80027da:	f7ff ff3d 	bl	8002658 <Board2_Is_Rover_Moving_Forward>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d006      	beq.n	80027f2 <Board2_Mov_Obs_L_Routine+0x36>
         Board2_DW.global_state.obs_detection);
 80027e4:	4b08      	ldr	r3, [pc, #32]	@ (8002808 <Board2_Mov_Obs_L_Routine+0x4c>)
 80027e6:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
    y = (Board2_Is_Rover_Moving_Forward() &&
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d001      	beq.n	80027f2 <Board2_Mov_Obs_L_Routine+0x36>
 80027ee:	2301      	movs	r3, #1
 80027f0:	e000      	b.n	80027f4 <Board2_Mov_Obs_L_Routine+0x38>
 80027f2:	2300      	movs	r3, #0
 80027f4:	71fb      	strb	r3, [r7, #7]
 80027f6:	e001      	b.n	80027fc <Board2_Mov_Obs_L_Routine+0x40>
  } else {
    y = false;
 80027f8:	2300      	movs	r3, #0
 80027fa:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 80027fc:	79fb      	ldrb	r3, [r7, #7]
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3708      	adds	r7, #8
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	200001f8 	.word	0x200001f8

0800280c <Board2_Stop_Slow_Routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Stop_Slow_Routine(void)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent == Board2_event_STEP) {
 8002812:	4b1d      	ldr	r3, [pc, #116]	@ (8002888 <Board2_Stop_Slow_Routine+0x7c>)
 8002814:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002818:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800281c:	4293      	cmp	r3, r2
 800281e:	d12b      	bne.n	8002878 <Board2_Stop_Slow_Routine+0x6c>
    if (((Board2_DW.global_state.stateB2.sonar2 <= Board2_MAX_DISTANCE) ||
 8002820:	4b19      	ldr	r3, [pc, #100]	@ (8002888 <Board2_Stop_Slow_Routine+0x7c>)
 8002822:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002826:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800282a:	d904      	bls.n	8002836 <Board2_Stop_Slow_Routine+0x2a>
         (Board2_DW.global_state.mov_obs == MOVING_FROM_BOTH)) &&
 800282c:	4b16      	ldr	r3, [pc, #88]	@ (8002888 <Board2_Stop_Slow_Routine+0x7c>)
 800282e:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
    if (((Board2_DW.global_state.stateB2.sonar2 <= Board2_MAX_DISTANCE) ||
 8002832:	2b03      	cmp	r3, #3
 8002834:	d10c      	bne.n	8002850 <Board2_Stop_Slow_Routine+0x44>
        Board2_Is_Rover_Moving_Forward() && Board2_DW.global_state.obs_detection)
 8002836:	f7ff ff0f 	bl	8002658 <Board2_Is_Rover_Moving_Forward>
 800283a:	4603      	mov	r3, r0
         (Board2_DW.global_state.mov_obs == MOVING_FROM_BOTH)) &&
 800283c:	2b00      	cmp	r3, #0
 800283e:	d007      	beq.n	8002850 <Board2_Stop_Slow_Routine+0x44>
        Board2_Is_Rover_Moving_Forward() && Board2_DW.global_state.obs_detection)
 8002840:	4b11      	ldr	r3, [pc, #68]	@ (8002888 <Board2_Stop_Slow_Routine+0x7c>)
 8002842:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8002846:	2b00      	cmp	r3, #0
 8002848:	d002      	beq.n	8002850 <Board2_Stop_Slow_Routine+0x44>
    {
      y = true;
 800284a:	2301      	movs	r3, #1
 800284c:	71fb      	strb	r3, [r7, #7]
 800284e:	e015      	b.n	800287c <Board2_Stop_Slow_Routine+0x70>
    } else {
      y = ((Board2_DW.global_state.stateB2.button3 &&
 8002850:	4b0d      	ldr	r3, [pc, #52]	@ (8002888 <Board2_Stop_Slow_Routine+0x7c>)
 8002852:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
            (Board2_DW.global_state.stateB2.controller_battery >
             Board2_LOW_CONTROLLER_BATTERY)) ||
 8002856:	2b00      	cmp	r3, #0
 8002858:	d004      	beq.n	8002864 <Board2_Stop_Slow_Routine+0x58>
            (Board2_DW.global_state.stateB2.controller_battery >
 800285a:	4b0b      	ldr	r3, [pc, #44]	@ (8002888 <Board2_Stop_Slow_Routine+0x7c>)
 800285c:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
      y = ((Board2_DW.global_state.stateB2.button3 &&
 8002860:	2b05      	cmp	r3, #5
 8002862:	d804      	bhi.n	800286e <Board2_Stop_Slow_Routine+0x62>
           Board2_DW.global_state.stateB2.controllerError);
 8002864:	4b08      	ldr	r3, [pc, #32]	@ (8002888 <Board2_Stop_Slow_Routine+0x7c>)
 8002866:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
             Board2_LOW_CONTROLLER_BATTERY)) ||
 800286a:	2b00      	cmp	r3, #0
 800286c:	d001      	beq.n	8002872 <Board2_Stop_Slow_Routine+0x66>
 800286e:	2301      	movs	r3, #1
 8002870:	e000      	b.n	8002874 <Board2_Stop_Slow_Routine+0x68>
 8002872:	2300      	movs	r3, #0
      y = ((Board2_DW.global_state.stateB2.button3 &&
 8002874:	71fb      	strb	r3, [r7, #7]
 8002876:	e001      	b.n	800287c <Board2_Stop_Slow_Routine+0x70>
    }
  } else {
    y = false;
 8002878:	2300      	movs	r3, #0
 800287a:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 800287c:	79fb      	ldrb	r3, [r7, #7]
}
 800287e:	4618      	mov	r0, r3
 8002880:	3708      	adds	r7, #8
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	200001f8 	.word	0x200001f8

0800288c <Low_Controller_Battery_Routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Low_Controller_Battery_Routine(void)
{
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8002890:	4b0a      	ldr	r3, [pc, #40]	@ (80028bc <Low_Controller_Battery_Routine+0x30>)
 8002892:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002896:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800289a:	4293      	cmp	r3, r2
 800289c:	d106      	bne.n	80028ac <Low_Controller_Battery_Routine+0x20>
    (Board2_DW.global_state.stateB2.controller_battery <=
 800289e:	4b07      	ldr	r3, [pc, #28]	@ (80028bc <Low_Controller_Battery_Routine+0x30>)
 80028a0:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 80028a4:	2b05      	cmp	r3, #5
 80028a6:	d801      	bhi.n	80028ac <Low_Controller_Battery_Routine+0x20>
 80028a8:	2301      	movs	r3, #1
 80028aa:	e000      	b.n	80028ae <Low_Controller_Battery_Routine+0x22>
 80028ac:	2300      	movs	r3, #0
 80028ae:	b2db      	uxtb	r3, r3
     Board2_LOW_CONTROLLER_BATTERY);
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	200001f8 	.word	0x200001f8

080028c0 <Board2_Spec_Retro_Routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Spec_Retro_Routine(void)
{
 80028c0:	b480      	push	{r7}
 80028c2:	af00      	add	r7, sp, #0
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 80028c4:	4b0f      	ldr	r3, [pc, #60]	@ (8002904 <Board2_Spec_Retro_Routine+0x44>)
 80028c6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    (Board2_DW.global_state.stateB2.controller_y < Board2_CONTROLLER_ZERO) &&
    Board2_DW.global_state.spc_retro && (!Board2_DW.open_loop);
 80028ca:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d110      	bne.n	80028f4 <Board2_Spec_Retro_Routine+0x34>
    (Board2_DW.global_state.stateB2.controller_y < Board2_CONTROLLER_ZERO) &&
 80028d2:	4b0c      	ldr	r3, [pc, #48]	@ (8002904 <Board2_Spec_Retro_Routine+0x44>)
 80028d4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 80028d8:	2bfe      	cmp	r3, #254	@ 0xfe
 80028da:	d80b      	bhi.n	80028f4 <Board2_Spec_Retro_Routine+0x34>
    Board2_DW.global_state.spc_retro && (!Board2_DW.open_loop);
 80028dc:	4b09      	ldr	r3, [pc, #36]	@ (8002904 <Board2_Spec_Retro_Routine+0x44>)
 80028de:	f893 3065 	ldrb.w	r3, [r3, #101]	@ 0x65
    (Board2_DW.global_state.stateB2.controller_y < Board2_CONTROLLER_ZERO) &&
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d006      	beq.n	80028f4 <Board2_Spec_Retro_Routine+0x34>
    Board2_DW.global_state.spc_retro && (!Board2_DW.open_loop);
 80028e6:	4b07      	ldr	r3, [pc, #28]	@ (8002904 <Board2_Spec_Retro_Routine+0x44>)
 80028e8:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d101      	bne.n	80028f4 <Board2_Spec_Retro_Routine+0x34>
 80028f0:	2301      	movs	r3, #1
 80028f2:	e000      	b.n	80028f6 <Board2_Spec_Retro_Routine+0x36>
 80028f4:	2300      	movs	r3, #0
 80028f6:	b2db      	uxtb	r3, r3
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr
 8002902:	bf00      	nop
 8002904:	200001f8 	.word	0x200001f8

08002908 <Board2_Stationary_Obs_Routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Stationary_Obs_Routine(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b082      	sub	sp, #8
 800290c:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent == Board2_event_STEP) {
 800290e:	4b14      	ldr	r3, [pc, #80]	@ (8002960 <Board2_Stationary_Obs_Routine+0x58>)
 8002910:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002914:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002918:	4293      	cmp	r3, r2
 800291a:	d119      	bne.n	8002950 <Board2_Stationary_Obs_Routine+0x48>
    y = (Board2_Is_Rover_Stationary() && ((Board2_DW.global_state.stateB2.sonar2
 800291c:	f7ff f872 	bl	8001a04 <Board2_Is_Rover_Stationary>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d011      	beq.n	800294a <Board2_Stationary_Obs_Routine+0x42>
 8002926:	4b0e      	ldr	r3, [pc, #56]	@ (8002960 <Board2_Stationary_Obs_Routine+0x58>)
 8002928:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800292c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002930:	d80b      	bhi.n	800294a <Board2_Stationary_Obs_Routine+0x42>
           <= Board2_MAX_DISTANCE) &&
          (Board2_DW.global_state.stateB2.controller_y > Board2_CONTROLLER_ZERO)
 8002932:	4b0b      	ldr	r3, [pc, #44]	@ (8002960 <Board2_Stationary_Obs_Routine+0x58>)
 8002934:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
           <= Board2_MAX_DISTANCE) &&
 8002938:	2bff      	cmp	r3, #255	@ 0xff
 800293a:	d906      	bls.n	800294a <Board2_Stationary_Obs_Routine+0x42>
          && Board2_DW.global_state.obs_detection));
 800293c:	4b08      	ldr	r3, [pc, #32]	@ (8002960 <Board2_Stationary_Obs_Routine+0x58>)
 800293e:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8002942:	2b00      	cmp	r3, #0
 8002944:	d001      	beq.n	800294a <Board2_Stationary_Obs_Routine+0x42>
    y = (Board2_Is_Rover_Stationary() && ((Board2_DW.global_state.stateB2.sonar2
 8002946:	2301      	movs	r3, #1
 8002948:	e000      	b.n	800294c <Board2_Stationary_Obs_Routine+0x44>
 800294a:	2300      	movs	r3, #0
 800294c:	71fb      	strb	r3, [r7, #7]
 800294e:	e001      	b.n	8002954 <Board2_Stationary_Obs_Routine+0x4c>
  } else {
    y = false;
 8002950:	2300      	movs	r3, #0
 8002952:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 8002954:	79fb      	ldrb	r3, [r7, #7]
}
 8002956:	4618      	mov	r0, r3
 8002958:	3708      	adds	r7, #8
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	200001f8 	.word	0x200001f8

08002964 <Board2_Process_User_Commands>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Process_User_Commands(boolean_T opn_loop)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b088      	sub	sp, #32
 8002968:	af00      	add	r7, sp, #0
 800296a:	4603      	mov	r3, r0
 800296c:	71fb      	strb	r3, [r7, #7]
  int32_T MAX_SPEED;
  real32_T forward;
  real32_T throttle;
  real32_T turn;
  if (opn_loop) {
 800296e:	79fb      	ldrb	r3, [r7, #7]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d002      	beq.n	800297a <Board2_Process_User_Commands+0x16>
    MAX_SPEED = 80;
 8002974:	2350      	movs	r3, #80	@ 0x50
 8002976:	61fb      	str	r3, [r7, #28]
 8002978:	e003      	b.n	8002982 <Board2_Process_User_Commands+0x1e>
  } else {
    MAX_SPEED = Board2_DW.max_velocity;
 800297a:	4b6c      	ldr	r3, [pc, #432]	@ (8002b2c <Board2_Process_User_Commands+0x1c8>)
 800297c:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 8002980:	61fb      	str	r3, [r7, #28]
  }

  throttle = ((real32_T)Board2_DW.global_state.stateB2.controller_y -
 8002982:	4b6a      	ldr	r3, [pc, #424]	@ (8002b2c <Board2_Process_User_Commands+0x1c8>)
 8002984:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002988:	ee07 3a90 	vmov	s15, r3
 800298c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002990:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8002b30 <Board2_Process_User_Commands+0x1cc>
 8002994:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002998:	eddf 6a65 	vldr	s13, [pc, #404]	@ 8002b30 <Board2_Process_User_Commands+0x1cc>
 800299c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029a0:	edc7 7a05 	vstr	s15, [r7, #20]
              Board2_CENTER) / Board2_CENTER;
  forward = throttle * (real32_T)MAX_SPEED;
 80029a4:	69fb      	ldr	r3, [r7, #28]
 80029a6:	ee07 3a90 	vmov	s15, r3
 80029aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029ae:	ed97 7a05 	vldr	s14, [r7, #20]
 80029b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029b6:	edc7 7a06 	vstr	s15, [r7, #24]
  turn = ((real32_T)Board2_DW.global_state.stateB2.controller_x - Board2_CENTER)
 80029ba:	4b5c      	ldr	r3, [pc, #368]	@ (8002b2c <Board2_Process_User_Commands+0x1c8>)
 80029bc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80029c0:	ee07 3a90 	vmov	s15, r3
 80029c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029c8:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8002b30 <Board2_Process_User_Commands+0x1cc>
 80029cc:	ee77 7ac7 	vsub.f32	s15, s15, s14
    / Board2_CENTER * (real32_T)MAX_SPEED;
 80029d0:	eddf 6a57 	vldr	s13, [pc, #348]	@ 8002b30 <Board2_Process_User_Commands+0x1cc>
 80029d4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	ee07 3a90 	vmov	s15, r3
 80029de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  turn = ((real32_T)Board2_DW.global_state.stateB2.controller_x - Board2_CENTER)
 80029e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029e6:	edc7 7a04 	vstr	s15, [r7, #16]
  if (fabsf(throttle) < Board2_PURE_TURN_EPS) {
 80029ea:	edd7 7a05 	vldr	s15, [r7, #20]
 80029ee:	eef0 7ae7 	vabs.f32	s15, s15
 80029f2:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8002b34 <Board2_Process_User_Commands+0x1d0>
 80029f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029fe:	d503      	bpl.n	8002a08 <Board2_Process_User_Commands+0xa4>
    forward = 0.0F;
 8002a00:	f04f 0300 	mov.w	r3, #0
 8002a04:	61bb      	str	r3, [r7, #24]
 8002a06:	e035      	b.n	8002a74 <Board2_Process_User_Commands+0x110>
  } else {
    throttle = fabsf(forward) * Board2_TURN_RATIO;
 8002a08:	edd7 7a06 	vldr	s15, [r7, #24]
 8002a0c:	eef0 7ae7 	vabs.f32	s15, s15
 8002a10:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8002b38 <Board2_Process_User_Commands+0x1d4>
 8002a14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a18:	edc7 7a05 	vstr	s15, [r7, #20]
    if (fabsf(turn) > throttle) {
 8002a1c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002a20:	eef0 7ae7 	vabs.f32	s15, s15
 8002a24:	ed97 7a05 	vldr	s14, [r7, #20]
 8002a28:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a30:	d520      	bpl.n	8002a74 <Board2_Process_User_Commands+0x110>
      int32_T tmp;
      if (turn < 0.0F) {
 8002a32:	edd7 7a04 	vldr	s15, [r7, #16]
 8002a36:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a3e:	d503      	bpl.n	8002a48 <Board2_Process_User_Commands+0xe4>
        tmp = -1;
 8002a40:	f04f 33ff 	mov.w	r3, #4294967295
 8002a44:	60fb      	str	r3, [r7, #12]
 8002a46:	e00a      	b.n	8002a5e <Board2_Process_User_Commands+0xfa>
      } else {
        tmp = (turn > 0.0F);
 8002a48:	edd7 7a04 	vldr	s15, [r7, #16]
 8002a4c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a54:	bfcc      	ite	gt
 8002a56:	2301      	movgt	r3, #1
 8002a58:	2300      	movle	r3, #0
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	60fb      	str	r3, [r7, #12]
      }

      turn = (real32_T)tmp * throttle;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	ee07 3a90 	vmov	s15, r3
 8002a64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a68:	ed97 7a05 	vldr	s14, [r7, #20]
 8002a6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a70:	edc7 7a04 	vstr	s15, [r7, #16]
    }
  }

  throttle = forward + turn;
 8002a74:	ed97 7a06 	vldr	s14, [r7, #24]
 8002a78:	edd7 7a04 	vldr	s15, [r7, #16]
 8002a7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a80:	edc7 7a05 	vstr	s15, [r7, #20]
  forward -= turn;
 8002a84:	ed97 7a06 	vldr	s14, [r7, #24]
 8002a88:	edd7 7a04 	vldr	s15, [r7, #16]
 8002a8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a90:	edc7 7a06 	vstr	s15, [r7, #24]
  turn = fmaxf(fabsf(throttle), fabsf(forward));
 8002a94:	edd7 7a05 	vldr	s15, [r7, #20]
 8002a98:	eeb0 7ae7 	vabs.f32	s14, s15
 8002a9c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002aa0:	eef0 7ae7 	vabs.f32	s15, s15
 8002aa4:	eef0 0a67 	vmov.f32	s1, s15
 8002aa8:	eeb0 0a47 	vmov.f32	s0, s14
 8002aac:	f013 fa72 	bl	8015f94 <fmaxf>
 8002ab0:	ed87 0a04 	vstr	s0, [r7, #16]
  if (turn > MAX_SPEED) {
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	ee07 3a90 	vmov	s15, r3
 8002aba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002abe:	ed97 7a04 	vldr	s14, [r7, #16]
 8002ac2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ac6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aca:	dd1a      	ble.n	8002b02 <Board2_Process_User_Commands+0x19e>
    turn = (real32_T)MAX_SPEED / turn;
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	ee07 3a90 	vmov	s15, r3
 8002ad2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002ad6:	ed97 7a04 	vldr	s14, [r7, #16]
 8002ada:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ade:	edc7 7a04 	vstr	s15, [r7, #16]
    throttle *= turn;
 8002ae2:	ed97 7a05 	vldr	s14, [r7, #20]
 8002ae6:	edd7 7a04 	vldr	s15, [r7, #16]
 8002aea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002aee:	edc7 7a05 	vstr	s15, [r7, #20]
    forward *= turn;
 8002af2:	ed97 7a06 	vldr	s14, [r7, #24]
 8002af6:	edd7 7a04 	vldr	s15, [r7, #16]
 8002afa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002afe:	edc7 7a06 	vstr	s15, [r7, #24]
  }

  Board2_DW.decision.rif_FA = throttle;
 8002b02:	4a0a      	ldr	r2, [pc, #40]	@ (8002b2c <Board2_Process_User_Commands+0x1c8>)
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  Board2_DW.decision.rif_BA = throttle;
 8002b0a:	4a08      	ldr	r2, [pc, #32]	@ (8002b2c <Board2_Process_User_Commands+0x1c8>)
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  Board2_DW.decision.rif_FB = forward;
 8002b12:	4a06      	ldr	r2, [pc, #24]	@ (8002b2c <Board2_Process_User_Commands+0x1c8>)
 8002b14:	69bb      	ldr	r3, [r7, #24]
 8002b16:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  Board2_DW.decision.rif_BB = forward;
 8002b1a:	4a04      	ldr	r2, [pc, #16]	@ (8002b2c <Board2_Process_User_Commands+0x1c8>)
 8002b1c:	69bb      	ldr	r3, [r7, #24]
 8002b1e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002b22:	bf00      	nop
 8002b24:	3720      	adds	r7, #32
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	200001f8 	.word	0x200001f8
 8002b30:	437f0000 	.word	0x437f0000
 8002b34:	3c23d70a 	.word	0x3c23d70a
 8002b38:	3eb33333 	.word	0x3eb33333

08002b3c <Board2_Turn_Back>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Turn_Back(void)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	af00      	add	r7, sp, #0
  Board2_DW.decision.rif_FA = Board2_TURN_BACK_RPM;
 8002b40:	4b0a      	ldr	r3, [pc, #40]	@ (8002b6c <Board2_Turn_Back+0x30>)
 8002b42:	4a0b      	ldr	r2, [pc, #44]	@ (8002b70 <Board2_Turn_Back+0x34>)
 8002b44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board2_DW.decision.rif_FB = -40.0F;
 8002b48:	4b08      	ldr	r3, [pc, #32]	@ (8002b6c <Board2_Turn_Back+0x30>)
 8002b4a:	4a0a      	ldr	r2, [pc, #40]	@ (8002b74 <Board2_Turn_Back+0x38>)
 8002b4c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board2_DW.decision.rif_BA = Board2_TURN_BACK_RPM;
 8002b50:	4b06      	ldr	r3, [pc, #24]	@ (8002b6c <Board2_Turn_Back+0x30>)
 8002b52:	4a07      	ldr	r2, [pc, #28]	@ (8002b70 <Board2_Turn_Back+0x34>)
 8002b54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board2_DW.decision.rif_BB = -40.0F;
 8002b58:	4b04      	ldr	r3, [pc, #16]	@ (8002b6c <Board2_Turn_Back+0x30>)
 8002b5a:	4a06      	ldr	r2, [pc, #24]	@ (8002b74 <Board2_Turn_Back+0x38>)
 8002b5c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8002b60:	bf00      	nop
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	200001f8 	.word	0x200001f8
 8002b70:	42200000 	.word	0x42200000
 8002b74:	c2200000 	.word	0xc2200000

08002b78 <enter_internal_Moving_obstacle_>:

/* Function for Chart: '<Root>/Board2' */
static void enter_internal_Moving_obstacle_(void)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	af00      	add	r7, sp, #0
  Board2_DW.turn_counter = 0U;
 8002b7c:	4b19      	ldr	r3, [pc, #100]	@ (8002be4 <enter_internal_Moving_obstacle_+0x6c>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
  if (!Board2_DW.global_state.stateB2.gyroError) {
 8002b84:	4b17      	ldr	r3, [pc, #92]	@ (8002be4 <enter_internal_Moving_obstacle_+0x6c>)
 8002b86:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d119      	bne.n	8002bc2 <enter_internal_Moving_obstacle_+0x4a>
    Board2_DW.angle = 0.0F;
 8002b8e:	4b15      	ldr	r3, [pc, #84]	@ (8002be4 <enter_internal_Moving_obstacle_+0x6c>)
 8002b90:	f04f 0200 	mov.w	r2, #0
 8002b94:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
    Board2_DW.prevYaw = 0.0F;
 8002b98:	4b12      	ldr	r3, [pc, #72]	@ (8002be4 <enter_internal_Moving_obstacle_+0x6c>)
 8002b9a:	f04f 0200 	mov.w	r2, #0
 8002b9e:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    Board2_DW.is_Moving_obstacle_from_left_ro = Board2_IN_Turn_moving_left_gyro;
 8002ba2:	4b10      	ldr	r3, [pc, #64]	@ (8002be4 <enter_internal_Moving_obstacle_+0x6c>)
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
    Board2_Process_Evasive_Commands(false, Board2_DW.open_loop);
 8002baa:	4b0e      	ldr	r3, [pc, #56]	@ (8002be4 <enter_internal_Moving_obstacle_+0x6c>)
 8002bac:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	2000      	movs	r0, #0
 8002bb4:	f7ff fb5e 	bl	8002274 <Board2_Process_Evasive_Commands>
    Board2_DW.decision.brk_mode = NONE;
 8002bb8:	4b0a      	ldr	r3, [pc, #40]	@ (8002be4 <enter_internal_Moving_obstacle_+0x6c>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
  } else {
    Board2_DW.is_Moving_obstacle_from_left_ro = Boa_IN_Turn_moving_left_no_gyro;
    Board2_Process_Evasive_Commands(false, Board2_DW.open_loop);
    Board2_DW.decision.brk_mode = NONE;
  }
}
 8002bc0:	e00e      	b.n	8002be0 <enter_internal_Moving_obstacle_+0x68>
    Board2_DW.is_Moving_obstacle_from_left_ro = Boa_IN_Turn_moving_left_no_gyro;
 8002bc2:	4b08      	ldr	r3, [pc, #32]	@ (8002be4 <enter_internal_Moving_obstacle_+0x6c>)
 8002bc4:	2202      	movs	r2, #2
 8002bc6:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
    Board2_Process_Evasive_Commands(false, Board2_DW.open_loop);
 8002bca:	4b06      	ldr	r3, [pc, #24]	@ (8002be4 <enter_internal_Moving_obstacle_+0x6c>)
 8002bcc:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	2000      	movs	r0, #0
 8002bd4:	f7ff fb4e 	bl	8002274 <Board2_Process_Evasive_Commands>
    Board2_DW.decision.brk_mode = NONE;
 8002bd8:	4b02      	ldr	r3, [pc, #8]	@ (8002be4 <enter_internal_Moving_obstacle_+0x6c>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002be0:	bf00      	nop
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	200001f8 	.word	0x200001f8

08002be8 <enter_internal_Moving_obstacl_h>:

/* Function for Chart: '<Root>/Board2' */
static void enter_internal_Moving_obstacl_h(void)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	af00      	add	r7, sp, #0
  Board2_DW.turn_counter = 0U;
 8002bec:	4b19      	ldr	r3, [pc, #100]	@ (8002c54 <enter_internal_Moving_obstacl_h+0x6c>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
  if (!Board2_DW.global_state.stateB2.gyroError) {
 8002bf4:	4b17      	ldr	r3, [pc, #92]	@ (8002c54 <enter_internal_Moving_obstacl_h+0x6c>)
 8002bf6:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d119      	bne.n	8002c32 <enter_internal_Moving_obstacl_h+0x4a>
    Board2_DW.angle = 0.0F;
 8002bfe:	4b15      	ldr	r3, [pc, #84]	@ (8002c54 <enter_internal_Moving_obstacl_h+0x6c>)
 8002c00:	f04f 0200 	mov.w	r2, #0
 8002c04:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
    Board2_DW.prevYaw = 0.0F;
 8002c08:	4b12      	ldr	r3, [pc, #72]	@ (8002c54 <enter_internal_Moving_obstacl_h+0x6c>)
 8002c0a:	f04f 0200 	mov.w	r2, #0
 8002c0e:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    Board2_DW.is_Moving_obstacle_from_right_r = Board_IN_Turn_moving_right_gyro;
 8002c12:	4b10      	ldr	r3, [pc, #64]	@ (8002c54 <enter_internal_Moving_obstacl_h+0x6c>)
 8002c14:	2201      	movs	r2, #1
 8002c16:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    Board2_Process_Evasive_Commands(true, Board2_DW.open_loop);
 8002c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8002c54 <enter_internal_Moving_obstacl_h+0x6c>)
 8002c1c:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 8002c20:	4619      	mov	r1, r3
 8002c22:	2001      	movs	r0, #1
 8002c24:	f7ff fb26 	bl	8002274 <Board2_Process_Evasive_Commands>
    Board2_DW.decision.brk_mode = NONE;
 8002c28:	4b0a      	ldr	r3, [pc, #40]	@ (8002c54 <enter_internal_Moving_obstacl_h+0x6c>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
  } else {
    Board2_DW.is_Moving_obstacle_from_right_r = Bo_IN_Turn_moving_right_no_gyro;
    Board2_Process_Evasive_Commands(true, Board2_DW.open_loop);
    Board2_DW.decision.brk_mode = NONE;
  }
}
 8002c30:	e00e      	b.n	8002c50 <enter_internal_Moving_obstacl_h+0x68>
    Board2_DW.is_Moving_obstacle_from_right_r = Bo_IN_Turn_moving_right_no_gyro;
 8002c32:	4b08      	ldr	r3, [pc, #32]	@ (8002c54 <enter_internal_Moving_obstacl_h+0x6c>)
 8002c34:	2202      	movs	r2, #2
 8002c36:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    Board2_Process_Evasive_Commands(true, Board2_DW.open_loop);
 8002c3a:	4b06      	ldr	r3, [pc, #24]	@ (8002c54 <enter_internal_Moving_obstacl_h+0x6c>)
 8002c3c:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 8002c40:	4619      	mov	r1, r3
 8002c42:	2001      	movs	r0, #1
 8002c44:	f7ff fb16 	bl	8002274 <Board2_Process_Evasive_Commands>
    Board2_DW.decision.brk_mode = NONE;
 8002c48:	4b02      	ldr	r3, [pc, #8]	@ (8002c54 <enter_internal_Moving_obstacl_h+0x6c>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002c50:	bf00      	nop
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	200001f8 	.word	0x200001f8

08002c58 <Board2_Select_routine>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Select_routine(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board2_Emergency_B_Pressed();
 8002c5e:	f7ff f817 	bl	8001c90 <Board2_Emergency_B_Pressed>
 8002c62:	4603      	mov	r3, r0
 8002c64:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8002c66:	79fb      	ldrb	r3, [r7, #7]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d00e      	beq.n	8002c8a <Board2_Select_routine+0x32>
    Board2_DW.is_Normal_routine = Boa_IN_Emergency_button_routine;
 8002c6c:	4b6b      	ldr	r3, [pc, #428]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002c6e:	2202      	movs	r2, #2
 8002c70:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
    Board2_DW.is_Emergency_button_routine = Board2_IN_Emergency_button;
 8002c74:	4b69      	ldr	r3, [pc, #420]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002c76:	2201      	movs	r2, #1
 8002c78:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
    Board2_Stop_Motors();
 8002c7c:	f7ff f88c 	bl	8001d98 <Board2_Stop_Motors>
    Board2_DW.decision.brk_mode = EMERGENCY;
 8002c80:	4b66      	ldr	r3, [pc, #408]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002c82:	2202      	movs	r2, #2
 8002c84:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          }
        }
      }
    }
  }
}
 8002c88:	e0c4      	b.n	8002e14 <Board2_Select_routine+0x1bc>
    b = Board2_Emergency_S_Routine();
 8002c8a:	f7ff fd31 	bl	80026f0 <Board2_Emergency_S_Routine>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8002c92:	79fb      	ldrb	r3, [r7, #7]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d00e      	beq.n	8002cb6 <Board2_Select_routine+0x5e>
      Board2_DW.is_Normal_routine = Boar_IN_Emergency_sonar_routine;
 8002c98:	4b60      	ldr	r3, [pc, #384]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002c9a:	2203      	movs	r2, #3
 8002c9c:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
      Board2_DW.is_Emergency_sonar_routine = Board2_IN_Emergency_sonar;
 8002ca0:	4b5e      	ldr	r3, [pc, #376]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
      Board2_Stop_Motors();
 8002ca8:	f7ff f876 	bl	8001d98 <Board2_Stop_Motors>
      Board2_DW.decision.brk_mode = EMERGENCY;
 8002cac:	4b5b      	ldr	r3, [pc, #364]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002cae:	2202      	movs	r2, #2
 8002cb0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002cb4:	e0ae      	b.n	8002e14 <Board2_Select_routine+0x1bc>
      b = Board2_Mov_Obs_R_Routine();
 8002cb6:	f7ff fd59 	bl	800276c <Board2_Mov_Obs_R_Routine>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8002cbe:	79fb      	ldrb	r3, [r7, #7]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d006      	beq.n	8002cd2 <Board2_Select_routine+0x7a>
        Board2_DW.is_Normal_routine = IN_Moving_obstacle_from_right_r;
 8002cc4:	4b55      	ldr	r3, [pc, #340]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002cc6:	2206      	movs	r2, #6
 8002cc8:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
        enter_internal_Moving_obstacl_h();
 8002ccc:	f7ff ff8c 	bl	8002be8 <enter_internal_Moving_obstacl_h>
}
 8002cd0:	e0a0      	b.n	8002e14 <Board2_Select_routine+0x1bc>
        b = Board2_Mov_Obs_L_Routine();
 8002cd2:	f7ff fd73 	bl	80027bc <Board2_Mov_Obs_L_Routine>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8002cda:	79fb      	ldrb	r3, [r7, #7]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d006      	beq.n	8002cee <Board2_Select_routine+0x96>
          Board2_DW.is_Normal_routine = IN_Moving_obstacle_from_left_ro;
 8002ce0:	4b4e      	ldr	r3, [pc, #312]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002ce2:	2205      	movs	r2, #5
 8002ce4:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
          enter_internal_Moving_obstacle_();
 8002ce8:	f7ff ff46 	bl	8002b78 <enter_internal_Moving_obstacle_>
}
 8002cec:	e092      	b.n	8002e14 <Board2_Select_routine+0x1bc>
          b = Board2_Stop_Slow_Routine();
 8002cee:	f7ff fd8d 	bl	800280c <Board2_Stop_Slow_Routine>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002cf6:	79fb      	ldrb	r3, [r7, #7]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d00e      	beq.n	8002d1a <Board2_Select_routine+0xc2>
            Board2_DW.is_Normal_routine = Board2_IN_Stop_slow_routine;
 8002cfc:	4b47      	ldr	r3, [pc, #284]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002cfe:	220a      	movs	r2, #10
 8002d00:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
            Board2_DW.is_Stop_slow_routine = Board2_IN_Stop_slow;
 8002d04:	4b45      	ldr	r3, [pc, #276]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002d06:	2201      	movs	r2, #1
 8002d08:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
            Board2_Stop_Motors();
 8002d0c:	f7ff f844 	bl	8001d98 <Board2_Stop_Motors>
            Board2_DW.decision.brk_mode = NORMAL;
 8002d10:	4b42      	ldr	r3, [pc, #264]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002d12:	2201      	movs	r2, #1
 8002d14:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002d18:	e07c      	b.n	8002e14 <Board2_Select_routine+0x1bc>
            b = Low_Controller_Battery_Routine();
 8002d1a:	f7ff fdb7 	bl	800288c <Low_Controller_Battery_Routine>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8002d22:	79fb      	ldrb	r3, [r7, #7]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d00e      	beq.n	8002d46 <Board2_Select_routine+0xee>
              Board2_DW.is_Normal_routine = IN_Low_controller_battery_routi;
 8002d28:	4b3c      	ldr	r3, [pc, #240]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002d2a:	2204      	movs	r2, #4
 8002d2c:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
              Board2_DW.is_Low_controller_battery_routi =
 8002d30:	4b3a      	ldr	r3, [pc, #232]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002d32:	2201      	movs	r2, #1
 8002d34:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
              Board2_Stop_Motors();
 8002d38:	f7ff f82e 	bl	8001d98 <Board2_Stop_Motors>
              Board2_DW.decision.brk_mode = NORMAL;
 8002d3c:	4b37      	ldr	r3, [pc, #220]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002d3e:	2201      	movs	r2, #1
 8002d40:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002d44:	e066      	b.n	8002e14 <Board2_Select_routine+0x1bc>
              b = Board2_Spec_Retro_Routine();
 8002d46:	f7ff fdbb 	bl	80028c0 <Board2_Spec_Retro_Routine>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8002d4e:	79fb      	ldrb	r3, [r7, #7]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d030      	beq.n	8002db6 <Board2_Select_routine+0x15e>
                Board2_DW.is_Normal_routine = Board2_IN_Special_retro_routine;
 8002d54:	4b31      	ldr	r3, [pc, #196]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002d56:	2209      	movs	r2, #9
 8002d58:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                Board2_DW.special_retro_rotating = true;
 8002d5c:	4b2f      	ldr	r3, [pc, #188]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002d5e:	2201      	movs	r2, #1
 8002d60:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
                Board2_DW.turn_counter = 0U;
 8002d64:	4b2d      	ldr	r3, [pc, #180]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
                if (!Board2_DW.global_state.stateB2.gyroError) {
 8002d6c:	4b2b      	ldr	r3, [pc, #172]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002d6e:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d114      	bne.n	8002da0 <Board2_Select_routine+0x148>
                  Board2_DW.angle = 0.0F;
 8002d76:	4b29      	ldr	r3, [pc, #164]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002d78:	f04f 0200 	mov.w	r2, #0
 8002d7c:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
                  Board2_DW.prevYaw = 0.0F;
 8002d80:	4b26      	ldr	r3, [pc, #152]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002d82:	f04f 0200 	mov.w	r2, #0
 8002d86:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                  Board2_DW.is_Special_retro_routine = Board2_IN_Turn_back_gyro;
 8002d8a:	4b24      	ldr	r3, [pc, #144]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002d8c:	2202      	movs	r2, #2
 8002d8e:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
                  Board2_Turn_Back();
 8002d92:	f7ff fed3 	bl	8002b3c <Board2_Turn_Back>
                  Board2_DW.decision.brk_mode = NONE;
 8002d96:	4b21      	ldr	r3, [pc, #132]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002d9e:	e039      	b.n	8002e14 <Board2_Select_routine+0x1bc>
                  Board2_DW.is_Special_retro_routine =
 8002da0:	4b1e      	ldr	r3, [pc, #120]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002da2:	2203      	movs	r2, #3
 8002da4:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
                  Board2_Turn_Back();
 8002da8:	f7ff fec8 	bl	8002b3c <Board2_Turn_Back>
                  Board2_DW.decision.brk_mode = NONE;
 8002dac:	4b1b      	ldr	r3, [pc, #108]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002dae:	2200      	movs	r2, #0
 8002db0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002db4:	e02e      	b.n	8002e14 <Board2_Select_routine+0x1bc>
                b = Board2_Stationary_Obs_Routine();
 8002db6:	f7ff fda7 	bl	8002908 <Board2_Stationary_Obs_Routine>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	71fb      	strb	r3, [r7, #7]
                if (b) {
 8002dbe:	79fb      	ldrb	r3, [r7, #7]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d00e      	beq.n	8002de2 <Board2_Select_routine+0x18a>
                  Board2_DW.is_Normal_routine = Board2_IN_Not_moving_routine;
 8002dc4:	4b15      	ldr	r3, [pc, #84]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002dc6:	2207      	movs	r2, #7
 8002dc8:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                  Board2_DW.is_Not_moving_routine = Board2_IN_Not_moving;
 8002dcc:	4b13      	ldr	r3, [pc, #76]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002dce:	2201      	movs	r2, #1
 8002dd0:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
                  Board2_Stop_Motors();
 8002dd4:	f7fe ffe0 	bl	8001d98 <Board2_Stop_Motors>
                  Board2_DW.decision.brk_mode = NORMAL;
 8002dd8:	4b10      	ldr	r3, [pc, #64]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002de0:	e018      	b.n	8002e14 <Board2_Select_routine+0x1bc>
                } else if (Board2_DW.sfEvent == Board2_event_STEP) {
 8002de2:	4b0e      	ldr	r3, [pc, #56]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002de4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002de8:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d111      	bne.n	8002e14 <Board2_Select_routine+0x1bc>
                  Board2_DW.is_Normal_routine = B_IN_Control_controller_routine;
 8002df0:	4b0a      	ldr	r3, [pc, #40]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002df2:	2201      	movs	r2, #1
 8002df4:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                  Board2_DW.is_Control_controller_routine =
 8002df8:	4b08      	ldr	r3, [pc, #32]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
                  Board2_Process_User_Commands(Board2_DW.open_loop);
 8002e00:	4b06      	ldr	r3, [pc, #24]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002e02:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 8002e06:	4618      	mov	r0, r3
 8002e08:	f7ff fdac 	bl	8002964 <Board2_Process_User_Commands>
                  Board2_DW.decision.brk_mode = NONE;
 8002e0c:	4b03      	ldr	r3, [pc, #12]	@ (8002e1c <Board2_Select_routine+0x1c4>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002e14:	bf00      	nop
 8002e16:	3708      	adds	r7, #8
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}
 8002e1c:	200001f8 	.word	0x200001f8

08002e20 <Board2_Special_retro_routine>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Special_retro_routine(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b082      	sub	sp, #8
 8002e24:	af00      	add	r7, sp, #0
  uint32_T tmp;
  boolean_T b;
  b = Board2_Emergency_B_Pressed();
 8002e26:	f7fe ff33 	bl	8001c90 <Board2_Emergency_B_Pressed>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	70fb      	strb	r3, [r7, #3]
  if (b) {
 8002e2e:	78fb      	ldrb	r3, [r7, #3]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d016      	beq.n	8002e62 <Board2_Special_retro_routine+0x42>
    Board2_DW.is_Special_retro_routine = Board2_IN_NO_ACTIVE_CHILD;
 8002e34:	4b75      	ldr	r3, [pc, #468]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
    Board2_DW.special_retro_rotating = false;
 8002e3c:	4b73      	ldr	r3, [pc, #460]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
    Board2_DW.is_Normal_routine = Boa_IN_Emergency_button_routine;
 8002e44:	4b71      	ldr	r3, [pc, #452]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002e46:	2202      	movs	r2, #2
 8002e48:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
    Board2_DW.is_Emergency_button_routine = Board2_IN_Emergency_button;
 8002e4c:	4b6f      	ldr	r3, [pc, #444]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002e4e:	2201      	movs	r2, #1
 8002e50:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
    Board2_Stop_Motors();
 8002e54:	f7fe ffa0 	bl	8001d98 <Board2_Stop_Motors>
    Board2_DW.decision.brk_mode = EMERGENCY;
 8002e58:	4b6c      	ldr	r3, [pc, #432]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002e5a:	2202      	movs	r2, #2
 8002e5c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        }
        break;
      }
    }
  }
}
 8002e60:	e0d0      	b.n	8003004 <Board2_Special_retro_routine+0x1e4>
    b = Board2_Stop_B_Pressed();
 8002e62:	f7ff f9e9 	bl	8002238 <Board2_Stop_B_Pressed>
 8002e66:	4603      	mov	r3, r0
 8002e68:	70fb      	strb	r3, [r7, #3]
    if (b) {
 8002e6a:	78fb      	ldrb	r3, [r7, #3]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d016      	beq.n	8002e9e <Board2_Special_retro_routine+0x7e>
      Board2_DW.is_Special_retro_routine = Board2_IN_NO_ACTIVE_CHILD;
 8002e70:	4b66      	ldr	r3, [pc, #408]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002e72:	2200      	movs	r2, #0
 8002e74:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
      Board2_DW.special_retro_rotating = false;
 8002e78:	4b64      	ldr	r3, [pc, #400]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
      Board2_DW.is_Normal_routine = Board2_IN_Stop_slow_routine;
 8002e80:	4b62      	ldr	r3, [pc, #392]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002e82:	220a      	movs	r2, #10
 8002e84:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
      Board2_DW.is_Stop_slow_routine = Board2_IN_Stop_slow;
 8002e88:	4b60      	ldr	r3, [pc, #384]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
      Board2_Stop_Motors();
 8002e90:	f7fe ff82 	bl	8001d98 <Board2_Stop_Motors>
      Board2_DW.decision.brk_mode = NORMAL;
 8002e94:	4b5d      	ldr	r3, [pc, #372]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002e96:	2201      	movs	r2, #1
 8002e98:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002e9c:	e0b2      	b.n	8003004 <Board2_Special_retro_routine+0x1e4>
      switch (Board2_DW.is_Special_retro_routine) {
 8002e9e:	4b5b      	ldr	r3, [pc, #364]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002ea0:	f893 312d 	ldrb.w	r3, [r3, #301]	@ 0x12d
 8002ea4:	2b03      	cmp	r3, #3
 8002ea6:	d070      	beq.n	8002f8a <Board2_Special_retro_routine+0x16a>
 8002ea8:	2b03      	cmp	r3, #3
 8002eaa:	f300 80ab 	bgt.w	8003004 <Board2_Special_retro_routine+0x1e4>
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d002      	beq.n	8002eb8 <Board2_Special_retro_routine+0x98>
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	d013      	beq.n	8002ede <Board2_Special_retro_routine+0xbe>
}
 8002eb6:	e0a5      	b.n	8003004 <Board2_Special_retro_routine+0x1e4>
        if (Board2_DW.global_state.stateB2.controller_y >=
 8002eb8:	4b54      	ldr	r3, [pc, #336]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002eba:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002ebe:	2bfe      	cmp	r3, #254	@ 0xfe
 8002ec0:	f240 809b 	bls.w	8002ffa <Board2_Special_retro_routine+0x1da>
          Board2_DW.is_Special_retro_routine = Board2_IN_NO_ACTIVE_CHILD;
 8002ec4:	4b51      	ldr	r3, [pc, #324]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
          Board2_DW.special_retro_rotating = false;
 8002ecc:	4b4f      	ldr	r3, [pc, #316]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002ece:	2200      	movs	r2, #0
 8002ed0:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
          Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 8002ed4:	4b4d      	ldr	r3, [pc, #308]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002ed6:	2208      	movs	r2, #8
 8002ed8:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
        break;
 8002edc:	e08d      	b.n	8002ffa <Board2_Special_retro_routine+0x1da>
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 8002ede:	4b4b      	ldr	r3, [pc, #300]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002ee0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002ee4:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	f040 8088 	bne.w	8002ffe <Board2_Special_retro_routine+0x1de>
          Board2_Update_Angle(Board2_DW.global_state.stateB2.gyroYaw);
 8002eee:	4b47      	ldr	r3, [pc, #284]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002ef0:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8002ef4:	eeb0 0a67 	vmov.f32	s0, s15
 8002ef8:	f7fe ff24 	bl	8001d44 <Board2_Update_Angle>
          tmp = Board2_DW.turn_counter + 1U;
 8002efc:	4b43      	ldr	r3, [pc, #268]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002efe:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8002f02:	3301      	adds	r3, #1
 8002f04:	607b      	str	r3, [r7, #4]
          if (Board2_DW.turn_counter + 1U > 255U) {
 8002f06:	4b41      	ldr	r3, [pc, #260]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002f08:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8002f0c:	3301      	adds	r3, #1
 8002f0e:	2bff      	cmp	r3, #255	@ 0xff
 8002f10:	d901      	bls.n	8002f16 <Board2_Special_retro_routine+0xf6>
            tmp = 255U;
 8002f12:	23ff      	movs	r3, #255	@ 0xff
 8002f14:	607b      	str	r3, [r7, #4]
          Board2_DW.turn_counter = (uint8_T)tmp;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	b2da      	uxtb	r2, r3
 8002f1a:	4b3c      	ldr	r3, [pc, #240]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002f1c:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
          if ((fabsf(Board2_DW.angle) >= Board2_TURN_BACK_ANGLE) ||
 8002f20:	4b3a      	ldr	r3, [pc, #232]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002f22:	edd3 7a34 	vldr	s15, [r3, #208]	@ 0xd0
 8002f26:	eef0 7ae7 	vabs.f32	s15, s15
 8002f2a:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8003010 <Board2_Special_retro_routine+0x1f0>
 8002f2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f36:	da04      	bge.n	8002f42 <Board2_Special_retro_routine+0x122>
              (Board2_DW.turn_counter >= Board2_TURN_BACK_LIMIT_COUNT)) {
 8002f38:	4b34      	ldr	r3, [pc, #208]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002f3a:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
          if ((fabsf(Board2_DW.angle) >= Board2_TURN_BACK_ANGLE) ||
 8002f3e:	2b31      	cmp	r3, #49	@ 0x31
 8002f40:	d918      	bls.n	8002f74 <Board2_Special_retro_routine+0x154>
            Board2_DW.angle = 0.0F;
 8002f42:	4b32      	ldr	r3, [pc, #200]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002f44:	f04f 0200 	mov.w	r2, #0
 8002f48:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            Board2_DW.prevYaw = 0.0F;
 8002f4c:	4b2f      	ldr	r3, [pc, #188]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002f4e:	f04f 0200 	mov.w	r2, #0
 8002f52:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board2_DW.turn_counter = 0U;
 8002f56:	4b2d      	ldr	r3, [pc, #180]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
            Board2_DW.is_Special_retro_routine = Board2_IN_Stop_back_rotation;
 8002f5e:	4b2b      	ldr	r3, [pc, #172]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002f60:	2201      	movs	r2, #1
 8002f62:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
            Board2_Stop_Motors();
 8002f66:	f7fe ff17 	bl	8001d98 <Board2_Stop_Motors>
            Board2_DW.decision.brk_mode = NONE;
 8002f6a:	4b28      	ldr	r3, [pc, #160]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002f72:	e044      	b.n	8002ffe <Board2_Special_retro_routine+0x1de>
            Board2_DW.is_Special_retro_routine = Board2_IN_Turn_back_gyro;
 8002f74:	4b25      	ldr	r3, [pc, #148]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002f76:	2202      	movs	r2, #2
 8002f78:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
            Board2_Turn_Back();
 8002f7c:	f7ff fdde 	bl	8002b3c <Board2_Turn_Back>
            Board2_DW.decision.brk_mode = NONE;
 8002f80:	4b22      	ldr	r3, [pc, #136]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002f88:	e039      	b.n	8002ffe <Board2_Special_retro_routine+0x1de>
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 8002f8a:	4b20      	ldr	r3, [pc, #128]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002f8c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002f90:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d134      	bne.n	8003002 <Board2_Special_retro_routine+0x1e2>
          tmp = Board2_DW.turn_counter + 1U;
 8002f98:	4b1c      	ldr	r3, [pc, #112]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002f9a:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8002f9e:	3301      	adds	r3, #1
 8002fa0:	607b      	str	r3, [r7, #4]
          if (Board2_DW.turn_counter + 1U > 255U) {
 8002fa2:	4b1a      	ldr	r3, [pc, #104]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002fa4:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8002fa8:	3301      	adds	r3, #1
 8002faa:	2bff      	cmp	r3, #255	@ 0xff
 8002fac:	d901      	bls.n	8002fb2 <Board2_Special_retro_routine+0x192>
            tmp = 255U;
 8002fae:	23ff      	movs	r3, #255	@ 0xff
 8002fb0:	607b      	str	r3, [r7, #4]
          Board2_DW.turn_counter = (uint8_T)tmp;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	b2da      	uxtb	r2, r3
 8002fb6:	4b15      	ldr	r3, [pc, #84]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002fb8:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
          if (Board2_DW.turn_counter >= 40) {
 8002fbc:	4b13      	ldr	r3, [pc, #76]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002fbe:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8002fc2:	2b27      	cmp	r3, #39	@ 0x27
 8002fc4:	d90e      	bls.n	8002fe4 <Board2_Special_retro_routine+0x1c4>
            Board2_DW.turn_counter = 0U;
 8002fc6:	4b11      	ldr	r3, [pc, #68]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
            Board2_DW.is_Special_retro_routine = Board2_IN_Stop_back_rotation;
 8002fce:	4b0f      	ldr	r3, [pc, #60]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
            Board2_Stop_Motors();
 8002fd6:	f7fe fedf 	bl	8001d98 <Board2_Stop_Motors>
            Board2_DW.decision.brk_mode = NONE;
 8002fda:	4b0c      	ldr	r3, [pc, #48]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002fdc:	2200      	movs	r2, #0
 8002fde:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002fe2:	e00e      	b.n	8003002 <Board2_Special_retro_routine+0x1e2>
            Board2_DW.is_Special_retro_routine = Board2_IN_Turn_back_no_gyro;
 8002fe4:	4b09      	ldr	r3, [pc, #36]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002fe6:	2203      	movs	r2, #3
 8002fe8:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
            Board2_Turn_Back();
 8002fec:	f7ff fda6 	bl	8002b3c <Board2_Turn_Back>
            Board2_DW.decision.brk_mode = NONE;
 8002ff0:	4b06      	ldr	r3, [pc, #24]	@ (800300c <Board2_Special_retro_routine+0x1ec>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002ff8:	e003      	b.n	8003002 <Board2_Special_retro_routine+0x1e2>
        break;
 8002ffa:	bf00      	nop
 8002ffc:	e002      	b.n	8003004 <Board2_Special_retro_routine+0x1e4>
        break;
 8002ffe:	bf00      	nop
 8003000:	e000      	b.n	8003004 <Board2_Special_retro_routine+0x1e4>
        break;
 8003002:	bf00      	nop
}
 8003004:	bf00      	nop
 8003006:	3708      	adds	r7, #8
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}
 800300c:	200001f8 	.word	0x200001f8
 8003010:	43340000 	.word	0x43340000

08003014 <Board2_Mov_Obs_Right>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Mov_Obs_Right(void)
{
 8003014:	b480      	push	{r7}
 8003016:	af00      	add	r7, sp, #0
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8003018:	4b0c      	ldr	r3, [pc, #48]	@ (800304c <Board2_Mov_Obs_Right+0x38>)
 800301a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    (Board2_DW.global_state.mov_obs == MOVING_FROM_RIGHT) &&
 800301e:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003022:	4293      	cmp	r3, r2
 8003024:	d10b      	bne.n	800303e <Board2_Mov_Obs_Right+0x2a>
 8003026:	4b09      	ldr	r3, [pc, #36]	@ (800304c <Board2_Mov_Obs_Right+0x38>)
 8003028:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 800302c:	2b02      	cmp	r3, #2
 800302e:	d106      	bne.n	800303e <Board2_Mov_Obs_Right+0x2a>
    Board2_DW.global_state.obs_detection;
 8003030:	4b06      	ldr	r3, [pc, #24]	@ (800304c <Board2_Mov_Obs_Right+0x38>)
 8003032:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
    (Board2_DW.global_state.mov_obs == MOVING_FROM_RIGHT) &&
 8003036:	2b00      	cmp	r3, #0
 8003038:	d001      	beq.n	800303e <Board2_Mov_Obs_Right+0x2a>
 800303a:	2301      	movs	r3, #1
 800303c:	e000      	b.n	8003040 <Board2_Mov_Obs_Right+0x2c>
 800303e:	2300      	movs	r3, #0
 8003040:	b2db      	uxtb	r3, r3
}
 8003042:	4618      	mov	r0, r3
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr
 800304c:	200001f8 	.word	0x200001f8

08003050 <Board2_Mov_Obs_Left>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Mov_Obs_Left(void)
{
 8003050:	b480      	push	{r7}
 8003052:	af00      	add	r7, sp, #0
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8003054:	4b0c      	ldr	r3, [pc, #48]	@ (8003088 <Board2_Mov_Obs_Left+0x38>)
 8003056:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    (Board2_DW.global_state.mov_obs == MOVING_FROM_LEFT) &&
 800305a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800305e:	4293      	cmp	r3, r2
 8003060:	d10b      	bne.n	800307a <Board2_Mov_Obs_Left+0x2a>
 8003062:	4b09      	ldr	r3, [pc, #36]	@ (8003088 <Board2_Mov_Obs_Left+0x38>)
 8003064:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8003068:	2b01      	cmp	r3, #1
 800306a:	d106      	bne.n	800307a <Board2_Mov_Obs_Left+0x2a>
    Board2_DW.global_state.obs_detection;
 800306c:	4b06      	ldr	r3, [pc, #24]	@ (8003088 <Board2_Mov_Obs_Left+0x38>)
 800306e:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
    (Board2_DW.global_state.mov_obs == MOVING_FROM_LEFT) &&
 8003072:	2b00      	cmp	r3, #0
 8003074:	d001      	beq.n	800307a <Board2_Mov_Obs_Left+0x2a>
 8003076:	2301      	movs	r3, #1
 8003078:	e000      	b.n	800307c <Board2_Mov_Obs_Left+0x2c>
 800307a:	2300      	movs	r3, #0
 800307c:	b2db      	uxtb	r3, r3
}
 800307e:	4618      	mov	r0, r3
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr
 8003088:	200001f8 	.word	0x200001f8

0800308c <Bo_exit_internal_Normal_routine>:

/* Function for Chart: '<Root>/Board2' */
static void Bo_exit_internal_Normal_routine(void)
{
 800308c:	b480      	push	{r7}
 800308e:	af00      	add	r7, sp, #0
  if (Board2_DW.is_Normal_routine == Board2_IN_Special_retro_routine) {
 8003090:	4b1d      	ldr	r3, [pc, #116]	@ (8003108 <Bo_exit_internal_Normal_routine+0x7c>)
 8003092:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8003096:	2b09      	cmp	r3, #9
 8003098:	d10c      	bne.n	80030b4 <Bo_exit_internal_Normal_routine+0x28>
    Board2_DW.is_Special_retro_routine = Board2_IN_NO_ACTIVE_CHILD;
 800309a:	4b1b      	ldr	r3, [pc, #108]	@ (8003108 <Bo_exit_internal_Normal_routine+0x7c>)
 800309c:	2200      	movs	r2, #0
 800309e:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
    Board2_DW.special_retro_rotating = false;
 80030a2:	4b19      	ldr	r3, [pc, #100]	@ (8003108 <Bo_exit_internal_Normal_routine+0x7c>)
 80030a4:	2200      	movs	r2, #0
 80030a6:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
    Board2_DW.is_Normal_routine = Board2_IN_NO_ACTIVE_CHILD;
 80030aa:	4b17      	ldr	r3, [pc, #92]	@ (8003108 <Bo_exit_internal_Normal_routine+0x7c>)
 80030ac:	2200      	movs	r2, #0
 80030ae:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
    Board2_DW.is_Moving_obstacle_from_right_r = Board2_IN_NO_ACTIVE_CHILD;
    Board2_DW.is_Not_moving_routine = Board2_IN_NO_ACTIVE_CHILD;
    Board2_DW.is_Stop_slow_routine = Board2_IN_NO_ACTIVE_CHILD;
    Board2_DW.is_Normal_routine = Board2_IN_NO_ACTIVE_CHILD;
  }
}
 80030b2:	e023      	b.n	80030fc <Bo_exit_internal_Normal_routine+0x70>
    Board2_DW.is_Control_controller_routine = Board2_IN_NO_ACTIVE_CHILD;
 80030b4:	4b14      	ldr	r3, [pc, #80]	@ (8003108 <Bo_exit_internal_Normal_routine+0x7c>)
 80030b6:	2200      	movs	r2, #0
 80030b8:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
    Board2_DW.is_Emergency_button_routine = Board2_IN_NO_ACTIVE_CHILD;
 80030bc:	4b12      	ldr	r3, [pc, #72]	@ (8003108 <Bo_exit_internal_Normal_routine+0x7c>)
 80030be:	2200      	movs	r2, #0
 80030c0:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
    Board2_DW.is_Emergency_sonar_routine = Board2_IN_NO_ACTIVE_CHILD;
 80030c4:	4b10      	ldr	r3, [pc, #64]	@ (8003108 <Bo_exit_internal_Normal_routine+0x7c>)
 80030c6:	2200      	movs	r2, #0
 80030c8:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    Board2_DW.is_Low_controller_battery_routi = Board2_IN_NO_ACTIVE_CHILD;
 80030cc:	4b0e      	ldr	r3, [pc, #56]	@ (8003108 <Bo_exit_internal_Normal_routine+0x7c>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
    Board2_DW.is_Moving_obstacle_from_left_ro = Board2_IN_NO_ACTIVE_CHILD;
 80030d4:	4b0c      	ldr	r3, [pc, #48]	@ (8003108 <Bo_exit_internal_Normal_routine+0x7c>)
 80030d6:	2200      	movs	r2, #0
 80030d8:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
    Board2_DW.is_Moving_obstacle_from_right_r = Board2_IN_NO_ACTIVE_CHILD;
 80030dc:	4b0a      	ldr	r3, [pc, #40]	@ (8003108 <Bo_exit_internal_Normal_routine+0x7c>)
 80030de:	2200      	movs	r2, #0
 80030e0:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    Board2_DW.is_Not_moving_routine = Board2_IN_NO_ACTIVE_CHILD;
 80030e4:	4b08      	ldr	r3, [pc, #32]	@ (8003108 <Bo_exit_internal_Normal_routine+0x7c>)
 80030e6:	2200      	movs	r2, #0
 80030e8:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
    Board2_DW.is_Stop_slow_routine = Board2_IN_NO_ACTIVE_CHILD;
 80030ec:	4b06      	ldr	r3, [pc, #24]	@ (8003108 <Bo_exit_internal_Normal_routine+0x7c>)
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
    Board2_DW.is_Normal_routine = Board2_IN_NO_ACTIVE_CHILD;
 80030f4:	4b04      	ldr	r3, [pc, #16]	@ (8003108 <Bo_exit_internal_Normal_routine+0x7c>)
 80030f6:	2200      	movs	r2, #0
 80030f8:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
}
 80030fc:	bf00      	nop
 80030fe:	46bd      	mov	sp, r7
 8003100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003104:	4770      	bx	lr
 8003106:	bf00      	nop
 8003108:	200001f8 	.word	0x200001f8

0800310c <Board2_Compute_routine>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Compute_routine(void)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b082      	sub	sp, #8
 8003110:	af00      	add	r7, sp, #0
  uint32_T tmp;
  boolean_T b;
  if (Board2_DW.is_Compute_routine == Board2_IN_Routine_state_normal) {
 8003112:	4bb7      	ldr	r3, [pc, #732]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 8003114:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 8003118:	2b01      	cmp	r3, #1
 800311a:	f040 824e 	bne.w	80035ba <Board2_Compute_routine+0x4ae>
    if (Board2_DW.is_Board_state == Board2_IN_Degraded) {
 800311e:	4bb4      	ldr	r3, [pc, #720]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 8003120:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 8003124:	2b01      	cmp	r3, #1
 8003126:	d10f      	bne.n	8003148 <Board2_Compute_routine+0x3c>
      if (Board2_DW.is_Routine_state_normal == Board2_IN_Normal_routine) {
 8003128:	4bb1      	ldr	r3, [pc, #708]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 800312a:	f893 3124 	ldrb.w	r3, [r3, #292]	@ 0x124
 800312e:	2b03      	cmp	r3, #3
 8003130:	d101      	bne.n	8003136 <Board2_Compute_routine+0x2a>
        Bo_exit_internal_Normal_routine();
 8003132:	f7ff ffab 	bl	800308c <Bo_exit_internal_Normal_routine>
      }

      Board2_DW.is_Routine_state_normal = Board2_IN_Normal_routine;
 8003136:	4bae      	ldr	r3, [pc, #696]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 8003138:	2203      	movs	r2, #3
 800313a:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
      Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 800313e:	4bac      	ldr	r3, [pc, #688]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 8003140:	2208      	movs	r2, #8
 8003142:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
        }
        break;
      }
    }
  }
}
 8003146:	e238      	b.n	80035ba <Board2_Compute_routine+0x4ae>
      switch (Board2_DW.is_Routine_state_normal) {
 8003148:	4ba9      	ldr	r3, [pc, #676]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 800314a:	f893 3124 	ldrb.w	r3, [r3, #292]	@ 0x124
 800314e:	2b03      	cmp	r3, #3
 8003150:	d01c      	beq.n	800318c <Board2_Compute_routine+0x80>
 8003152:	2b03      	cmp	r3, #3
 8003154:	f300 8231 	bgt.w	80035ba <Board2_Compute_routine+0x4ae>
 8003158:	2b01      	cmp	r3, #1
 800315a:	d001      	beq.n	8003160 <Board2_Compute_routine+0x54>
 800315c:	2b02      	cmp	r3, #2
        break;
 800315e:	e22c      	b.n	80035ba <Board2_Compute_routine+0x4ae>
        b = !Board2_Critical_Voltage_Occured();
 8003160:	f7fe fc2c 	bl	80019bc <Board2_Critical_Voltage_Occured>
 8003164:	4603      	mov	r3, r0
 8003166:	2b00      	cmp	r3, #0
 8003168:	bf0c      	ite	eq
 800316a:	2301      	moveq	r3, #1
 800316c:	2300      	movne	r3, #0
 800316e:	b2db      	uxtb	r3, r3
 8003170:	70fb      	strb	r3, [r7, #3]
        if (b) {
 8003172:	78fb      	ldrb	r3, [r7, #3]
 8003174:	2b00      	cmp	r3, #0
 8003176:	f000 821d 	beq.w	80035b4 <Board2_Compute_routine+0x4a8>
          Board2_DW.is_Routine_state_normal = Board2_IN_Normal_routine;
 800317a:	4b9d      	ldr	r3, [pc, #628]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 800317c:	2203      	movs	r2, #3
 800317e:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
          Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 8003182:	4b9b      	ldr	r3, [pc, #620]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 8003184:	2208      	movs	r2, #8
 8003186:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
        break;
 800318a:	e213      	b.n	80035b4 <Board2_Compute_routine+0x4a8>
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 800318c:	4b98      	ldr	r3, [pc, #608]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 800318e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003192:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003196:	4293      	cmp	r3, r2
 8003198:	d104      	bne.n	80031a4 <Board2_Compute_routine+0x98>
          b = Board2_Motor_Error_Occured();
 800319a:	f7fe fc21 	bl	80019e0 <Board2_Motor_Error_Occured>
 800319e:	4603      	mov	r3, r0
 80031a0:	70fb      	strb	r3, [r7, #3]
 80031a2:	e001      	b.n	80031a8 <Board2_Compute_routine+0x9c>
          b = false;
 80031a4:	2300      	movs	r3, #0
 80031a6:	70fb      	strb	r3, [r7, #3]
        if (b) {
 80031a8:	78fb      	ldrb	r3, [r7, #3]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d00c      	beq.n	80031c8 <Board2_Compute_routine+0xbc>
          Bo_exit_internal_Normal_routine();
 80031ae:	f7ff ff6d 	bl	800308c <Bo_exit_internal_Normal_routine>
          Board2_DW.is_Routine_state_normal = Board2_IN_Motor_error_routine;
 80031b2:	4b8f      	ldr	r3, [pc, #572]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 80031b4:	2202      	movs	r2, #2
 80031b6:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
          Board2_Stop_Motors();
 80031ba:	f7fe fded 	bl	8001d98 <Board2_Stop_Motors>
          Board2_DW.decision.brk_mode = EMERGENCY;
 80031be:	4b8c      	ldr	r3, [pc, #560]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 80031c0:	2202      	movs	r2, #2
 80031c2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 80031c6:	e1f7      	b.n	80035b8 <Board2_Compute_routine+0x4ac>
          if (Board2_DW.sfEvent == Board2_event_STEP) {
 80031c8:	4b89      	ldr	r3, [pc, #548]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 80031ca:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80031ce:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d104      	bne.n	80031e0 <Board2_Compute_routine+0xd4>
            b = Board2_Critical_Voltage_Occured();
 80031d6:	f7fe fbf1 	bl	80019bc <Board2_Critical_Voltage_Occured>
 80031da:	4603      	mov	r3, r0
 80031dc:	70fb      	strb	r3, [r7, #3]
 80031de:	e001      	b.n	80031e4 <Board2_Compute_routine+0xd8>
            b = false;
 80031e0:	2300      	movs	r3, #0
 80031e2:	70fb      	strb	r3, [r7, #3]
          if (b) {
 80031e4:	78fb      	ldrb	r3, [r7, #3]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d00c      	beq.n	8003204 <Board2_Compute_routine+0xf8>
            Bo_exit_internal_Normal_routine();
 80031ea:	f7ff ff4f 	bl	800308c <Bo_exit_internal_Normal_routine>
            Board2_DW.is_Routine_state_normal = Boa_IN_Critical_voltage_routine;
 80031ee:	4b80      	ldr	r3, [pc, #512]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 80031f0:	2201      	movs	r2, #1
 80031f2:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
            Board2_Stop_Motors();
 80031f6:	f7fe fdcf 	bl	8001d98 <Board2_Stop_Motors>
            Board2_DW.decision.brk_mode = EMERGENCY;
 80031fa:	4b7d      	ldr	r3, [pc, #500]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 80031fc:	2202      	movs	r2, #2
 80031fe:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8003202:	e1d9      	b.n	80035b8 <Board2_Compute_routine+0x4ac>
            switch (Board2_DW.is_Normal_routine) {
 8003204:	4b7a      	ldr	r3, [pc, #488]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 8003206:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 800320a:	3b01      	subs	r3, #1
 800320c:	2b09      	cmp	r3, #9
 800320e:	f200 81d3 	bhi.w	80035b8 <Board2_Compute_routine+0x4ac>
 8003212:	a201      	add	r2, pc, #4	@ (adr r2, 8003218 <Board2_Compute_routine+0x10c>)
 8003214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003218:	08003241 	.word	0x08003241
 800321c:	0800325f 	.word	0x0800325f
 8003220:	0800328d 	.word	0x0800328d
 8003224:	08003293 	.word	0x08003293
 8003228:	080032b1 	.word	0x080032b1
 800322c:	08003497 	.word	0x08003497
 8003230:	0800349d 	.word	0x0800349d
 8003234:	080034bb 	.word	0x080034bb
 8003238:	080034c1 	.word	0x080034c1
 800323c:	080034c7 	.word	0x080034c7
              if (Board2_DW.is_Control_controller_routine ==
 8003240:	4b6b      	ldr	r3, [pc, #428]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 8003242:	f893 3126 	ldrb.w	r3, [r3, #294]	@ 0x126
 8003246:	2b01      	cmp	r3, #1
 8003248:	f040 81aa 	bne.w	80035a0 <Board2_Compute_routine+0x494>
                Board2_DW.is_Control_controller_routine =
 800324c:	4b68      	ldr	r3, [pc, #416]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 800324e:	2200      	movs	r2, #0
 8003250:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
                Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 8003254:	4b66      	ldr	r3, [pc, #408]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 8003256:	2208      	movs	r2, #8
 8003258:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
              break;
 800325c:	e1a0      	b.n	80035a0 <Board2_Compute_routine+0x494>
              if (Board2_DW.is_Emergency_button_routine ==
 800325e:	4b64      	ldr	r3, [pc, #400]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 8003260:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 8003264:	2b01      	cmp	r3, #1
 8003266:	f040 819d 	bne.w	80035a4 <Board2_Compute_routine+0x498>
                b = Board2_Is_Rover_Stationary();
 800326a:	f7fe fbcb 	bl	8001a04 <Board2_Is_Rover_Stationary>
 800326e:	4603      	mov	r3, r0
 8003270:	70fb      	strb	r3, [r7, #3]
                if (b) {
 8003272:	78fb      	ldrb	r3, [r7, #3]
 8003274:	2b00      	cmp	r3, #0
 8003276:	f000 8195 	beq.w	80035a4 <Board2_Compute_routine+0x498>
                  Board2_DW.is_Emergency_button_routine =
 800327a:	4b5d      	ldr	r3, [pc, #372]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 800327c:	2200      	movs	r2, #0
 800327e:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
                  Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 8003282:	4b5b      	ldr	r3, [pc, #364]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 8003284:	2208      	movs	r2, #8
 8003286:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
              break;
 800328a:	e18b      	b.n	80035a4 <Board2_Compute_routine+0x498>
              Board2_Emergency_sonar_routine();
 800328c:	f7fe fda2 	bl	8001dd4 <Board2_Emergency_sonar_routine>
              break;
 8003290:	e18f      	b.n	80035b2 <Board2_Compute_routine+0x4a6>
              if (Board2_DW.is_Low_controller_battery_routi ==
 8003292:	4b57      	ldr	r3, [pc, #348]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 8003294:	f893 3129 	ldrb.w	r3, [r3, #297]	@ 0x129
 8003298:	2b01      	cmp	r3, #1
 800329a:	f040 8185 	bne.w	80035a8 <Board2_Compute_routine+0x49c>
                Board2_DW.is_Low_controller_battery_routi =
 800329e:	4b54      	ldr	r3, [pc, #336]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
                Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 80032a6:	4b52      	ldr	r3, [pc, #328]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 80032a8:	2208      	movs	r2, #8
 80032aa:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
              break;
 80032ae:	e17b      	b.n	80035a8 <Board2_Compute_routine+0x49c>
              b = Board2_Emergency_B_Pressed();
 80032b0:	f7fe fcee 	bl	8001c90 <Board2_Emergency_B_Pressed>
 80032b4:	4603      	mov	r3, r0
 80032b6:	70fb      	strb	r3, [r7, #3]
              if (b) {
 80032b8:	78fb      	ldrb	r3, [r7, #3]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d012      	beq.n	80032e4 <Board2_Compute_routine+0x1d8>
                Board2_DW.is_Moving_obstacle_from_left_ro =
 80032be:	4b4c      	ldr	r3, [pc, #304]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 80032c0:	2200      	movs	r2, #0
 80032c2:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
                Board2_DW.is_Normal_routine = Boa_IN_Emergency_button_routine;
 80032c6:	4b4a      	ldr	r3, [pc, #296]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 80032c8:	2202      	movs	r2, #2
 80032ca:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                Board2_DW.is_Emergency_button_routine =
 80032ce:	4b48      	ldr	r3, [pc, #288]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 80032d0:	2201      	movs	r2, #1
 80032d2:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
                Board2_Stop_Motors();
 80032d6:	f7fe fd5f 	bl	8001d98 <Board2_Stop_Motors>
                Board2_DW.decision.brk_mode = EMERGENCY;
 80032da:	4b45      	ldr	r3, [pc, #276]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 80032dc:	2202      	movs	r2, #2
 80032de:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 80032e2:	e166      	b.n	80035b2 <Board2_Compute_routine+0x4a6>
                b = Board2_Near_Obstacle();
 80032e4:	f7fe ff6e 	bl	80021c4 <Board2_Near_Obstacle>
 80032e8:	4603      	mov	r3, r0
 80032ea:	70fb      	strb	r3, [r7, #3]
                if (b) {
 80032ec:	78fb      	ldrb	r3, [r7, #3]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d012      	beq.n	8003318 <Board2_Compute_routine+0x20c>
                  Board2_DW.is_Moving_obstacle_from_left_ro =
 80032f2:	4b3f      	ldr	r3, [pc, #252]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 80032f4:	2200      	movs	r2, #0
 80032f6:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
                  Board2_DW.is_Normal_routine = Boar_IN_Emergency_sonar_routine;
 80032fa:	4b3d      	ldr	r3, [pc, #244]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 80032fc:	2203      	movs	r2, #3
 80032fe:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                  Board2_DW.is_Emergency_sonar_routine =
 8003302:	4b3b      	ldr	r3, [pc, #236]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 8003304:	2201      	movs	r2, #1
 8003306:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
                  Board2_Stop_Motors();
 800330a:	f7fe fd45 	bl	8001d98 <Board2_Stop_Motors>
                  Board2_DW.decision.brk_mode = EMERGENCY;
 800330e:	4b38      	ldr	r3, [pc, #224]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 8003310:	2202      	movs	r2, #2
 8003312:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 8003316:	e14c      	b.n	80035b2 <Board2_Compute_routine+0x4a6>
                  b = Board2_Stop_B_Pressed();
 8003318:	f7fe ff8e 	bl	8002238 <Board2_Stop_B_Pressed>
 800331c:	4603      	mov	r3, r0
 800331e:	70fb      	strb	r3, [r7, #3]
                  if (b) {
 8003320:	78fb      	ldrb	r3, [r7, #3]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d012      	beq.n	800334c <Board2_Compute_routine+0x240>
                    Board2_DW.is_Moving_obstacle_from_left_ro =
 8003326:	4b32      	ldr	r3, [pc, #200]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 8003328:	2200      	movs	r2, #0
 800332a:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
                    Board2_DW.is_Normal_routine = Board2_IN_Stop_slow_routine;
 800332e:	4b30      	ldr	r3, [pc, #192]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 8003330:	220a      	movs	r2, #10
 8003332:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                    Board2_DW.is_Stop_slow_routine = Board2_IN_Stop_slow;
 8003336:	4b2e      	ldr	r3, [pc, #184]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 8003338:	2201      	movs	r2, #1
 800333a:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
                    Board2_Stop_Motors();
 800333e:	f7fe fd2b 	bl	8001d98 <Board2_Stop_Motors>
                    Board2_DW.decision.brk_mode = NORMAL;
 8003342:	4b2b      	ldr	r3, [pc, #172]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 8003344:	2201      	movs	r2, #1
 8003346:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 800334a:	e132      	b.n	80035b2 <Board2_Compute_routine+0x4a6>
                    switch (Board2_DW.is_Moving_obstacle_from_left_ro) {
 800334c:	4b28      	ldr	r3, [pc, #160]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 800334e:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8003352:	2b01      	cmp	r3, #1
 8003354:	d002      	beq.n	800335c <Board2_Compute_routine+0x250>
 8003356:	2b02      	cmp	r3, #2
 8003358:	d05e      	beq.n	8003418 <Board2_Compute_routine+0x30c>
              break;
 800335a:	e12a      	b.n	80035b2 <Board2_Compute_routine+0x4a6>
                      if (Board2_DW.sfEvent == Board2_event_STEP) {
 800335c:	4b24      	ldr	r3, [pc, #144]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 800335e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003362:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003366:	4293      	cmp	r3, r2
 8003368:	f040 8091 	bne.w	800348e <Board2_Compute_routine+0x382>
                        Board2_Update_Angle
 800336c:	4b20      	ldr	r3, [pc, #128]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 800336e:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8003372:	eeb0 0a67 	vmov.f32	s0, s15
 8003376:	f7fe fce5 	bl	8001d44 <Board2_Update_Angle>
                        tmp = Board2_DW.turn_counter + 1U;
 800337a:	4b1d      	ldr	r3, [pc, #116]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 800337c:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8003380:	3301      	adds	r3, #1
 8003382:	607b      	str	r3, [r7, #4]
                        if (Board2_DW.turn_counter + 1U > 255U) {
 8003384:	4b1a      	ldr	r3, [pc, #104]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 8003386:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 800338a:	3301      	adds	r3, #1
 800338c:	2bff      	cmp	r3, #255	@ 0xff
 800338e:	d901      	bls.n	8003394 <Board2_Compute_routine+0x288>
                          tmp = 255U;
 8003390:	23ff      	movs	r3, #255	@ 0xff
 8003392:	607b      	str	r3, [r7, #4]
                        Board2_DW.turn_counter = (uint8_T)tmp;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	b2da      	uxtb	r2, r3
 8003398:	4b15      	ldr	r3, [pc, #84]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 800339a:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
                        if ((fabsf(Board2_DW.angle) >= Board2_TURN_ANGLE) ||
 800339e:	4b14      	ldr	r3, [pc, #80]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 80033a0:	edd3 7a34 	vldr	s15, [r3, #208]	@ 0xd0
 80033a4:	eef0 7ae7 	vabs.f32	s15, s15
 80033a8:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80033f4 <Board2_Compute_routine+0x2e8>
 80033ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033b4:	da04      	bge.n	80033c0 <Board2_Compute_routine+0x2b4>
                            (Board2_DW.turn_counter >= Board2_TURN_LIMIT_COUNT))
 80033b6:	4b0e      	ldr	r3, [pc, #56]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 80033b8:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
                        if ((fabsf(Board2_DW.angle) >= Board2_TURN_ANGLE) ||
 80033bc:	2b1d      	cmp	r3, #29
 80033be:	d91b      	bls.n	80033f8 <Board2_Compute_routine+0x2ec>
                          Board2_DW.angle = 0.0F;
 80033c0:	4b0b      	ldr	r3, [pc, #44]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 80033c2:	f04f 0200 	mov.w	r2, #0
 80033c6:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
                          Board2_DW.prevYaw = 0.0F;
 80033ca:	4b09      	ldr	r3, [pc, #36]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 80033cc:	f04f 0200 	mov.w	r2, #0
 80033d0:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                          Board2_DW.turn_counter = 0U;
 80033d4:	4b06      	ldr	r3, [pc, #24]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 80033d6:	2200      	movs	r2, #0
 80033d8:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
                          Board2_DW.is_Moving_obstacle_from_left_ro =
 80033dc:	4b04      	ldr	r3, [pc, #16]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 80033de:	2200      	movs	r2, #0
 80033e0:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
                          Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 80033e4:	4b02      	ldr	r3, [pc, #8]	@ (80033f0 <Board2_Compute_routine+0x2e4>)
 80033e6:	2208      	movs	r2, #8
 80033e8:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                      break;
 80033ec:	e04f      	b.n	800348e <Board2_Compute_routine+0x382>
 80033ee:	bf00      	nop
 80033f0:	200001f8 	.word	0x200001f8
 80033f4:	42340000 	.word	0x42340000
                          Board2_DW.is_Moving_obstacle_from_left_ro =
 80033f8:	4b72      	ldr	r3, [pc, #456]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 80033fa:	2201      	movs	r2, #1
 80033fc:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
                          Board2_Process_Evasive_Commands(false,
 8003400:	4b70      	ldr	r3, [pc, #448]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 8003402:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 8003406:	4619      	mov	r1, r3
 8003408:	2000      	movs	r0, #0
 800340a:	f7fe ff33 	bl	8002274 <Board2_Process_Evasive_Commands>
                          Board2_DW.decision.brk_mode = NONE;
 800340e:	4b6d      	ldr	r3, [pc, #436]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 8003410:	2200      	movs	r2, #0
 8003412:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
                      break;
 8003416:	e03a      	b.n	800348e <Board2_Compute_routine+0x382>
                      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003418:	4b6a      	ldr	r3, [pc, #424]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 800341a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800341e:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003422:	4293      	cmp	r3, r2
 8003424:	d135      	bne.n	8003492 <Board2_Compute_routine+0x386>
                        tmp = Board2_DW.turn_counter + 1U;
 8003426:	4b67      	ldr	r3, [pc, #412]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 8003428:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 800342c:	3301      	adds	r3, #1
 800342e:	607b      	str	r3, [r7, #4]
                        if (Board2_DW.turn_counter + 1U > 255U) {
 8003430:	4b64      	ldr	r3, [pc, #400]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 8003432:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8003436:	3301      	adds	r3, #1
 8003438:	2bff      	cmp	r3, #255	@ 0xff
 800343a:	d901      	bls.n	8003440 <Board2_Compute_routine+0x334>
                          tmp = 255U;
 800343c:	23ff      	movs	r3, #255	@ 0xff
 800343e:	607b      	str	r3, [r7, #4]
                        Board2_DW.turn_counter = (uint8_T)tmp;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	b2da      	uxtb	r2, r3
 8003444:	4b5f      	ldr	r3, [pc, #380]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 8003446:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
                        if (Board2_DW.turn_counter >= Board2_TURN_COUNT) {
 800344a:	4b5e      	ldr	r3, [pc, #376]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 800344c:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8003450:	2b13      	cmp	r3, #19
 8003452:	d90c      	bls.n	800346e <Board2_Compute_routine+0x362>
                          Board2_DW.turn_counter = 0U;
 8003454:	4b5b      	ldr	r3, [pc, #364]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 8003456:	2200      	movs	r2, #0
 8003458:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
                          Board2_DW.is_Moving_obstacle_from_left_ro =
 800345c:	4b59      	ldr	r3, [pc, #356]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 800345e:	2200      	movs	r2, #0
 8003460:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
                          Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 8003464:	4b57      	ldr	r3, [pc, #348]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 8003466:	2208      	movs	r2, #8
 8003468:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                      break;
 800346c:	e011      	b.n	8003492 <Board2_Compute_routine+0x386>
                          Board2_DW.is_Moving_obstacle_from_left_ro =
 800346e:	4b55      	ldr	r3, [pc, #340]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 8003470:	2202      	movs	r2, #2
 8003472:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
                          Board2_Process_Evasive_Commands(false,
 8003476:	4b53      	ldr	r3, [pc, #332]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 8003478:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 800347c:	4619      	mov	r1, r3
 800347e:	2000      	movs	r0, #0
 8003480:	f7fe fef8 	bl	8002274 <Board2_Process_Evasive_Commands>
                          Board2_DW.decision.brk_mode = NONE;
 8003484:	4b4f      	ldr	r3, [pc, #316]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 8003486:	2200      	movs	r2, #0
 8003488:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
                      break;
 800348c:	e001      	b.n	8003492 <Board2_Compute_routine+0x386>
                      break;
 800348e:	bf00      	nop
 8003490:	e08f      	b.n	80035b2 <Board2_Compute_routine+0x4a6>
                      break;
 8003492:	bf00      	nop
              break;
 8003494:	e08d      	b.n	80035b2 <Board2_Compute_routine+0x4a6>
              Moving_obstacle_from_right_rout();
 8003496:	f7fe ffe7 	bl	8002468 <Moving_obstacle_from_right_rout>
              break;
 800349a:	e08a      	b.n	80035b2 <Board2_Compute_routine+0x4a6>
              if (Board2_DW.is_Not_moving_routine == Board2_IN_Not_moving) {
 800349c:	4b49      	ldr	r3, [pc, #292]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 800349e:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	f040 8082 	bne.w	80035ac <Board2_Compute_routine+0x4a0>
                Board2_DW.is_Not_moving_routine = Board2_IN_NO_ACTIVE_CHILD;
 80034a8:	4b46      	ldr	r3, [pc, #280]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 80034aa:	2200      	movs	r2, #0
 80034ac:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
                Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 80034b0:	4b44      	ldr	r3, [pc, #272]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 80034b2:	2208      	movs	r2, #8
 80034b4:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
              break;
 80034b8:	e078      	b.n	80035ac <Board2_Compute_routine+0x4a0>
              Board2_Select_routine();
 80034ba:	f7ff fbcd 	bl	8002c58 <Board2_Select_routine>
              break;
 80034be:	e078      	b.n	80035b2 <Board2_Compute_routine+0x4a6>
              Board2_Special_retro_routine();
 80034c0:	f7ff fcae 	bl	8002e20 <Board2_Special_retro_routine>
              break;
 80034c4:	e075      	b.n	80035b2 <Board2_Compute_routine+0x4a6>
              b = Board2_Emergency_B_Pressed();
 80034c6:	f7fe fbe3 	bl	8001c90 <Board2_Emergency_B_Pressed>
 80034ca:	4603      	mov	r3, r0
 80034cc:	70fb      	strb	r3, [r7, #3]
              if (b) {
 80034ce:	78fb      	ldrb	r3, [r7, #3]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d012      	beq.n	80034fa <Board2_Compute_routine+0x3ee>
                Board2_DW.is_Stop_slow_routine = Board2_IN_NO_ACTIVE_CHILD;
 80034d4:	4b3b      	ldr	r3, [pc, #236]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 80034d6:	2200      	movs	r2, #0
 80034d8:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
                Board2_DW.is_Normal_routine = Boa_IN_Emergency_button_routine;
 80034dc:	4b39      	ldr	r3, [pc, #228]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 80034de:	2202      	movs	r2, #2
 80034e0:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                Board2_DW.is_Emergency_button_routine =
 80034e4:	4b37      	ldr	r3, [pc, #220]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 80034e6:	2201      	movs	r2, #1
 80034e8:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
                Board2_Stop_Motors();
 80034ec:	f7fe fc54 	bl	8001d98 <Board2_Stop_Motors>
                Board2_DW.decision.brk_mode = EMERGENCY;
 80034f0:	4b34      	ldr	r3, [pc, #208]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 80034f2:	2202      	movs	r2, #2
 80034f4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 80034f8:	e05a      	b.n	80035b0 <Board2_Compute_routine+0x4a4>
                b = Board2_Near_Obstacle();
 80034fa:	f7fe fe63 	bl	80021c4 <Board2_Near_Obstacle>
 80034fe:	4603      	mov	r3, r0
 8003500:	70fb      	strb	r3, [r7, #3]
                if (b) {
 8003502:	78fb      	ldrb	r3, [r7, #3]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d012      	beq.n	800352e <Board2_Compute_routine+0x422>
                  Board2_DW.is_Stop_slow_routine = Board2_IN_NO_ACTIVE_CHILD;
 8003508:	4b2e      	ldr	r3, [pc, #184]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 800350a:	2200      	movs	r2, #0
 800350c:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
                  Board2_DW.is_Normal_routine = Boar_IN_Emergency_sonar_routine;
 8003510:	4b2c      	ldr	r3, [pc, #176]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 8003512:	2203      	movs	r2, #3
 8003514:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                  Board2_DW.is_Emergency_sonar_routine =
 8003518:	4b2a      	ldr	r3, [pc, #168]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 800351a:	2201      	movs	r2, #1
 800351c:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
                  Board2_Stop_Motors();
 8003520:	f7fe fc3a 	bl	8001d98 <Board2_Stop_Motors>
                  Board2_DW.decision.brk_mode = EMERGENCY;
 8003524:	4b27      	ldr	r3, [pc, #156]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 8003526:	2202      	movs	r2, #2
 8003528:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 800352c:	e040      	b.n	80035b0 <Board2_Compute_routine+0x4a4>
                  b = Board2_Mov_Obs_Right();
 800352e:	f7ff fd71 	bl	8003014 <Board2_Mov_Obs_Right>
 8003532:	4603      	mov	r3, r0
 8003534:	70fb      	strb	r3, [r7, #3]
                  if (b) {
 8003536:	78fb      	ldrb	r3, [r7, #3]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d00a      	beq.n	8003552 <Board2_Compute_routine+0x446>
                    Board2_DW.is_Stop_slow_routine = Board2_IN_NO_ACTIVE_CHILD;
 800353c:	4b21      	ldr	r3, [pc, #132]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 800353e:	2200      	movs	r2, #0
 8003540:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
                    Board2_DW.is_Normal_routine =
 8003544:	4b1f      	ldr	r3, [pc, #124]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 8003546:	2206      	movs	r2, #6
 8003548:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                    enter_internal_Moving_obstacl_h();
 800354c:	f7ff fb4c 	bl	8002be8 <enter_internal_Moving_obstacl_h>
              break;
 8003550:	e02e      	b.n	80035b0 <Board2_Compute_routine+0x4a4>
                    b = Board2_Mov_Obs_Left();
 8003552:	f7ff fd7d 	bl	8003050 <Board2_Mov_Obs_Left>
 8003556:	4603      	mov	r3, r0
 8003558:	70fb      	strb	r3, [r7, #3]
                    if (b) {
 800355a:	78fb      	ldrb	r3, [r7, #3]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d00a      	beq.n	8003576 <Board2_Compute_routine+0x46a>
                      Board2_DW.is_Stop_slow_routine = Board2_IN_NO_ACTIVE_CHILD;
 8003560:	4b18      	ldr	r3, [pc, #96]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 8003562:	2200      	movs	r2, #0
 8003564:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
                      Board2_DW.is_Normal_routine =
 8003568:	4b16      	ldr	r3, [pc, #88]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 800356a:	2205      	movs	r2, #5
 800356c:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                      enter_internal_Moving_obstacle_();
 8003570:	f7ff fb02 	bl	8002b78 <enter_internal_Moving_obstacle_>
              break;
 8003574:	e01c      	b.n	80035b0 <Board2_Compute_routine+0x4a4>
                    } else if (Board2_DW.is_Stop_slow_routine ==
 8003576:	4b13      	ldr	r3, [pc, #76]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 8003578:	f893 312e 	ldrb.w	r3, [r3, #302]	@ 0x12e
 800357c:	2b01      	cmp	r3, #1
 800357e:	d117      	bne.n	80035b0 <Board2_Compute_routine+0x4a4>
                      b = Board2_Is_Rover_Stationary();
 8003580:	f7fe fa40 	bl	8001a04 <Board2_Is_Rover_Stationary>
 8003584:	4603      	mov	r3, r0
 8003586:	70fb      	strb	r3, [r7, #3]
                      if (b) {
 8003588:	78fb      	ldrb	r3, [r7, #3]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d010      	beq.n	80035b0 <Board2_Compute_routine+0x4a4>
                        Board2_DW.is_Stop_slow_routine =
 800358e:	4b0d      	ldr	r3, [pc, #52]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 8003590:	2200      	movs	r2, #0
 8003592:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
                        Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 8003596:	4b0b      	ldr	r3, [pc, #44]	@ (80035c4 <Board2_Compute_routine+0x4b8>)
 8003598:	2208      	movs	r2, #8
 800359a:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
              break;
 800359e:	e007      	b.n	80035b0 <Board2_Compute_routine+0x4a4>
              break;
 80035a0:	bf00      	nop
 80035a2:	e009      	b.n	80035b8 <Board2_Compute_routine+0x4ac>
              break;
 80035a4:	bf00      	nop
 80035a6:	e007      	b.n	80035b8 <Board2_Compute_routine+0x4ac>
              break;
 80035a8:	bf00      	nop
 80035aa:	e005      	b.n	80035b8 <Board2_Compute_routine+0x4ac>
              break;
 80035ac:	bf00      	nop
 80035ae:	e003      	b.n	80035b8 <Board2_Compute_routine+0x4ac>
              break;
 80035b0:	bf00      	nop
        break;
 80035b2:	e001      	b.n	80035b8 <Board2_Compute_routine+0x4ac>
        break;
 80035b4:	bf00      	nop
 80035b6:	e000      	b.n	80035ba <Board2_Compute_routine+0x4ae>
        break;
 80035b8:	bf00      	nop
}
 80035ba:	bf00      	nop
 80035bc:	3708      	adds	r7, #8
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	bf00      	nop
 80035c4:	200001f8 	.word	0x200001f8

080035c8 <Board2_Mode_B_Pressed>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Mode_B_Pressed(void)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b083      	sub	sp, #12
 80035cc:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent != Board2_event_STEP) {
 80035ce:	4b12      	ldr	r3, [pc, #72]	@ (8003618 <Board2_Mode_B_Pressed+0x50>)
 80035d0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80035d4:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80035d8:	4293      	cmp	r3, r2
 80035da:	d002      	beq.n	80035e2 <Board2_Mode_B_Pressed+0x1a>
    y = false;
 80035dc:	2300      	movs	r3, #0
 80035de:	71fb      	strb	r3, [r7, #7]
 80035e0:	e013      	b.n	800360a <Board2_Mode_B_Pressed+0x42>
  } else {
    y = (Board2_DW.global_state.stateB2.l_stick_button &&
 80035e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003618 <Board2_Mode_B_Pressed+0x50>)
 80035e4:	f893 305f 	ldrb.w	r3, [r3, #95]	@ 0x5f
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d006      	beq.n	80035fa <Board2_Mode_B_Pressed+0x32>
         (!Board2_DW.prev_l_stick_button));
 80035ec:	4b0a      	ldr	r3, [pc, #40]	@ (8003618 <Board2_Mode_B_Pressed+0x50>)
 80035ee:	f893 3140 	ldrb.w	r3, [r3, #320]	@ 0x140
    y = (Board2_DW.global_state.stateB2.l_stick_button &&
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d101      	bne.n	80035fa <Board2_Mode_B_Pressed+0x32>
 80035f6:	2301      	movs	r3, #1
 80035f8:	e000      	b.n	80035fc <Board2_Mode_B_Pressed+0x34>
 80035fa:	2300      	movs	r3, #0
 80035fc:	71fb      	strb	r3, [r7, #7]
    Board2_DW.prev_l_stick_button =
      Board2_DW.global_state.stateB2.l_stick_button;
 80035fe:	4b06      	ldr	r3, [pc, #24]	@ (8003618 <Board2_Mode_B_Pressed+0x50>)
 8003600:	f893 205f 	ldrb.w	r2, [r3, #95]	@ 0x5f
    Board2_DW.prev_l_stick_button =
 8003604:	4b04      	ldr	r3, [pc, #16]	@ (8003618 <Board2_Mode_B_Pressed+0x50>)
 8003606:	f883 2140 	strb.w	r2, [r3, #320]	@ 0x140
  }

  return y;
 800360a:	79fb      	ldrb	r3, [r7, #7]
}
 800360c:	4618      	mov	r0, r3
 800360e:	370c      	adds	r7, #12
 8003610:	46bd      	mov	sp, r7
 8003612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003616:	4770      	bx	lr
 8003618:	200001f8 	.word	0x200001f8

0800361c <Board2_Rover_Lights_OFF>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Rover_Lights_OFF(void)
{
 800361c:	b480      	push	{r7}
 800361e:	af00      	add	r7, sp, #0
  Board2_DW.decision.led_A = OFF;
 8003620:	4b0a      	ldr	r3, [pc, #40]	@ (800364c <Board2_Rover_Lights_OFF+0x30>)
 8003622:	2200      	movs	r2, #0
 8003624:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
  Board2_DW.decision.led_B = OFF;
 8003628:	4b08      	ldr	r3, [pc, #32]	@ (800364c <Board2_Rover_Lights_OFF+0x30>)
 800362a:	2200      	movs	r2, #0
 800362c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  Board2_DW.decision.rear_led = IDLE;
 8003630:	4b06      	ldr	r3, [pc, #24]	@ (800364c <Board2_Rover_Lights_OFF+0x30>)
 8003632:	2200      	movs	r2, #0
 8003634:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  Board2_DW.decision.rear_sign = SIGN_OFF;
 8003638:	4b04      	ldr	r3, [pc, #16]	@ (800364c <Board2_Rover_Lights_OFF+0x30>)
 800363a:	2200      	movs	r2, #0
 800363c:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
}
 8003640:	bf00      	nop
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr
 800364a:	bf00      	nop
 800364c:	200001f8 	.word	0x200001f8

08003650 <Board2_Lights_B_Pressed>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Lights_B_Pressed(void)
{
 8003650:	b480      	push	{r7}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent != Board2_event_STEP) {
 8003656:	4b12      	ldr	r3, [pc, #72]	@ (80036a0 <Board2_Lights_B_Pressed+0x50>)
 8003658:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800365c:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003660:	4293      	cmp	r3, r2
 8003662:	d002      	beq.n	800366a <Board2_Lights_B_Pressed+0x1a>
    y = false;
 8003664:	2300      	movs	r3, #0
 8003666:	71fb      	strb	r3, [r7, #7]
 8003668:	e013      	b.n	8003692 <Board2_Lights_B_Pressed+0x42>
  } else {
    y = (Board2_DW.global_state.stateB2.r_stick_button &&
 800366a:	4b0d      	ldr	r3, [pc, #52]	@ (80036a0 <Board2_Lights_B_Pressed+0x50>)
 800366c:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 8003670:	2b00      	cmp	r3, #0
 8003672:	d006      	beq.n	8003682 <Board2_Lights_B_Pressed+0x32>
         (!Board2_DW.prev_r_stick_button));
 8003674:	4b0a      	ldr	r3, [pc, #40]	@ (80036a0 <Board2_Lights_B_Pressed+0x50>)
 8003676:	f893 3141 	ldrb.w	r3, [r3, #321]	@ 0x141
    y = (Board2_DW.global_state.stateB2.r_stick_button &&
 800367a:	2b00      	cmp	r3, #0
 800367c:	d101      	bne.n	8003682 <Board2_Lights_B_Pressed+0x32>
 800367e:	2301      	movs	r3, #1
 8003680:	e000      	b.n	8003684 <Board2_Lights_B_Pressed+0x34>
 8003682:	2300      	movs	r3, #0
 8003684:	71fb      	strb	r3, [r7, #7]
    Board2_DW.prev_r_stick_button =
      Board2_DW.global_state.stateB2.r_stick_button;
 8003686:	4b06      	ldr	r3, [pc, #24]	@ (80036a0 <Board2_Lights_B_Pressed+0x50>)
 8003688:	f893 205e 	ldrb.w	r2, [r3, #94]	@ 0x5e
    Board2_DW.prev_r_stick_button =
 800368c:	4b04      	ldr	r3, [pc, #16]	@ (80036a0 <Board2_Lights_B_Pressed+0x50>)
 800368e:	f883 2141 	strb.w	r2, [r3, #321]	@ 0x141
  }

  return y;
 8003692:	79fb      	ldrb	r3, [r7, #7]
}
 8003694:	4618      	mov	r0, r3
 8003696:	370c      	adds	r7, #12
 8003698:	46bd      	mov	sp, r7
 800369a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369e:	4770      	bx	lr
 80036a0:	200001f8 	.word	0x200001f8

080036a4 <Board2_Update_Rover_Lights>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Update_Rover_Lights(boolean_T white_led_when_stopped)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b089      	sub	sp, #36	@ 0x24
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	4603      	mov	r3, r0
 80036ac:	71fb      	strb	r3, [r7, #7]
  boolean_T x[4];
  if (Board2_DW.special_retro_rotating) {
 80036ae:	4bb2      	ldr	r3, [pc, #712]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 80036b0:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d00c      	beq.n	80036d2 <Board2_Update_Rover_Lights+0x2e>
    Board2_DW.decision.led_A = BLINKING_WHITE;
 80036b8:	4baf      	ldr	r3, [pc, #700]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 80036ba:	2203      	movs	r2, #3
 80036bc:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board2_DW.decision.led_B = BLINKING_WHITE;
 80036c0:	4bad      	ldr	r3, [pc, #692]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 80036c2:	2203      	movs	r2, #3
 80036c4:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board2_DW.decision.rear_led = SPECIAL_LIGHTS;
 80036c8:	4bab      	ldr	r3, [pc, #684]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 80036ca:	2206      	movs	r2, #6
 80036cc:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 80036d0:	e1f1      	b.n	8003ab6 <Board2_Update_Rover_Lights+0x412>
  } else if (Board2_DW.decision.brk_mode != NONE) {
 80036d2:	4ba9      	ldr	r3, [pc, #676]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 80036d4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d00c      	beq.n	80036f6 <Board2_Update_Rover_Lights+0x52>
    Board2_DW.decision.led_A = WHITE;
 80036dc:	4ba6      	ldr	r3, [pc, #664]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 80036de:	2201      	movs	r2, #1
 80036e0:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board2_DW.decision.led_B = WHITE;
 80036e4:	4ba4      	ldr	r3, [pc, #656]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 80036e6:	2201      	movs	r2, #1
 80036e8:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board2_DW.decision.rear_led = BRAKING_LIGHTS;
 80036ec:	4ba2      	ldr	r3, [pc, #648]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 80036ee:	2202      	movs	r2, #2
 80036f0:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 80036f4:	e1df      	b.n	8003ab6 <Board2_Update_Rover_Lights+0x412>
  } else if (((Board2_DW.decision.rif_FA + Board2_DW.decision.rif_BA) / 2.0F <
 80036f6:	4ba0      	ldr	r3, [pc, #640]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 80036f8:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 80036fc:	4b9e      	ldr	r3, [pc, #632]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 80036fe:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003702:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003706:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800370a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800370e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003712:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003716:	d51f      	bpl.n	8003758 <Board2_Update_Rover_Lights+0xb4>
              0.0F) && ((Board2_DW.decision.rif_FB + Board2_DW.decision.rif_BB) /
 8003718:	4b97      	ldr	r3, [pc, #604]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 800371a:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 800371e:	4b96      	ldr	r3, [pc, #600]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 8003720:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8003724:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003728:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800372c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003730:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003734:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800373c:	dd0c      	ble.n	8003758 <Board2_Update_Rover_Lights+0xb4>
                        2.0F > 1.0F)) {
    Board2_DW.decision.led_A = BLINKING_RED;
 800373e:	4b8e      	ldr	r3, [pc, #568]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 8003740:	2204      	movs	r2, #4
 8003742:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board2_DW.decision.led_B = WHITE;
 8003746:	4b8c      	ldr	r3, [pc, #560]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 8003748:	2201      	movs	r2, #1
 800374a:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board2_DW.decision.rear_led = ARROW_LEFT;
 800374e:	4b8a      	ldr	r3, [pc, #552]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 8003750:	2204      	movs	r2, #4
 8003752:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003756:	e1ae      	b.n	8003ab6 <Board2_Update_Rover_Lights+0x412>
  } else if (((Board2_DW.decision.rif_FA + Board2_DW.decision.rif_BA) / 2.0F >
 8003758:	4b87      	ldr	r3, [pc, #540]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 800375a:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 800375e:	4b86      	ldr	r3, [pc, #536]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 8003760:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003764:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003768:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800376c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003770:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003774:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800377c:	dd1d      	ble.n	80037ba <Board2_Update_Rover_Lights+0x116>
              1.0F) && ((Board2_DW.decision.rif_FB + Board2_DW.decision.rif_BB) /
 800377e:	4b7e      	ldr	r3, [pc, #504]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 8003780:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8003784:	4b7c      	ldr	r3, [pc, #496]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 8003786:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 800378a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800378e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003792:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003796:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800379a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800379e:	d50c      	bpl.n	80037ba <Board2_Update_Rover_Lights+0x116>
                        2.0F < 0.0F)) {
    Board2_DW.decision.led_A = WHITE;
 80037a0:	4b75      	ldr	r3, [pc, #468]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 80037a2:	2201      	movs	r2, #1
 80037a4:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board2_DW.decision.led_B = BLINKING_RED;
 80037a8:	4b73      	ldr	r3, [pc, #460]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 80037aa:	2204      	movs	r2, #4
 80037ac:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board2_DW.decision.rear_led = ARROW_RIGHT;
 80037b0:	4b71      	ldr	r3, [pc, #452]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 80037b2:	2205      	movs	r2, #5
 80037b4:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 80037b8:	e17d      	b.n	8003ab6 <Board2_Update_Rover_Lights+0x412>
  } else {
    real32_T left_ref;
    real32_T right_ref;
    boolean_T e_y;
    left_ref = (Board2_DW.decision.rif_FA + Board2_DW.decision.rif_BA) / 2.0F;
 80037ba:	4b6f      	ldr	r3, [pc, #444]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 80037bc:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 80037c0:	4b6d      	ldr	r3, [pc, #436]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 80037c2:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 80037c6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037ca:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80037ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80037d2:	edc7 7a04 	vstr	s15, [r7, #16]
    right_ref = (Board2_DW.decision.rif_FB + Board2_DW.decision.rif_BB) / 2.0F;
 80037d6:	4b68      	ldr	r3, [pc, #416]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 80037d8:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 80037dc:	4b66      	ldr	r3, [pc, #408]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 80037de:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 80037e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037e6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80037ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80037ee:	edc7 7a03 	vstr	s15, [r7, #12]
    e_y = ((left_ref > 1.0F) && (right_ref > 1.0F));
 80037f2:	edd7 7a04 	vldr	s15, [r7, #16]
 80037f6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80037fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80037fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003802:	dd0a      	ble.n	800381a <Board2_Update_Rover_Lights+0x176>
 8003804:	edd7 7a03 	vldr	s15, [r7, #12]
 8003808:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800380c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003810:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003814:	dd01      	ble.n	800381a <Board2_Update_Rover_Lights+0x176>
 8003816:	2301      	movs	r3, #1
 8003818:	e000      	b.n	800381c <Board2_Update_Rover_Lights+0x178>
 800381a:	2300      	movs	r3, #0
 800381c:	77fb      	strb	r3, [r7, #31]
    if (e_y && (right_ref - left_ref > Board2_DW.TURN_THRESHOLD)) {
 800381e:	7ffb      	ldrb	r3, [r7, #31]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d01a      	beq.n	800385a <Board2_Update_Rover_Lights+0x1b6>
 8003824:	ed97 7a03 	vldr	s14, [r7, #12]
 8003828:	edd7 7a04 	vldr	s15, [r7, #16]
 800382c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003830:	4b51      	ldr	r3, [pc, #324]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 8003832:	edd3 7a36 	vldr	s15, [r3, #216]	@ 0xd8
 8003836:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800383a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800383e:	dd0c      	ble.n	800385a <Board2_Update_Rover_Lights+0x1b6>
      Board2_DW.decision.led_A = BLINKING_RED;
 8003840:	4b4d      	ldr	r3, [pc, #308]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 8003842:	2204      	movs	r2, #4
 8003844:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      Board2_DW.decision.led_B = WHITE;
 8003848:	4b4b      	ldr	r3, [pc, #300]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 800384a:	2201      	movs	r2, #1
 800384c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
      Board2_DW.decision.rear_led = ARROW_LEFT;
 8003850:	4b49      	ldr	r3, [pc, #292]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 8003852:	2204      	movs	r2, #4
 8003854:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003858:	e12d      	b.n	8003ab6 <Board2_Update_Rover_Lights+0x412>
    } else if (e_y && ((Board2_DW.decision.rif_FA + Board2_DW.decision.rif_BA) /
 800385a:	7ffb      	ldrb	r3, [r7, #31]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d02e      	beq.n	80038be <Board2_Update_Rover_Lights+0x21a>
 8003860:	4b45      	ldr	r3, [pc, #276]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 8003862:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003866:	4b44      	ldr	r3, [pc, #272]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 8003868:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 800386c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003870:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003874:	ee87 7aa6 	vdiv.f32	s14, s15, s13
                       2.0F - (Board2_DW.decision.rif_FB +
 8003878:	4b3f      	ldr	r3, [pc, #252]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 800387a:	edd3 6a23 	vldr	s13, [r3, #140]	@ 0x8c
                 Board2_DW.decision.rif_BB) / 2.0F > Board2_DW.TURN_THRESHOLD))
 800387e:	4b3e      	ldr	r3, [pc, #248]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 8003880:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
                       2.0F - (Board2_DW.decision.rif_FB +
 8003884:	ee76 6aa7 	vadd.f32	s13, s13, s15
                 Board2_DW.decision.rif_BB) / 2.0F > Board2_DW.TURN_THRESHOLD))
 8003888:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800388c:	eec6 7a86 	vdiv.f32	s15, s13, s12
                       2.0F - (Board2_DW.decision.rif_FB +
 8003890:	ee37 7a67 	vsub.f32	s14, s14, s15
                 Board2_DW.decision.rif_BB) / 2.0F > Board2_DW.TURN_THRESHOLD))
 8003894:	4b38      	ldr	r3, [pc, #224]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 8003896:	edd3 7a36 	vldr	s15, [r3, #216]	@ 0xd8
    } else if (e_y && ((Board2_DW.decision.rif_FA + Board2_DW.decision.rif_BA) /
 800389a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800389e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038a2:	dd0c      	ble.n	80038be <Board2_Update_Rover_Lights+0x21a>
    {
      Board2_DW.decision.led_A = WHITE;
 80038a4:	4b34      	ldr	r3, [pc, #208]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 80038a6:	2201      	movs	r2, #1
 80038a8:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      Board2_DW.decision.led_B = BLINKING_RED;
 80038ac:	4b32      	ldr	r3, [pc, #200]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 80038ae:	2204      	movs	r2, #4
 80038b0:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
      Board2_DW.decision.rear_led = ARROW_RIGHT;
 80038b4:	4b30      	ldr	r3, [pc, #192]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 80038b6:	2205      	movs	r2, #5
 80038b8:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 80038bc:	e0fb      	b.n	8003ab6 <Board2_Update_Rover_Lights+0x412>
    } else {
      int32_T k;
      boolean_T exitg1;
      x[0] = (Board2_DW.decision.rif_FA < 0.0F);
 80038be:	4b2e      	ldr	r3, [pc, #184]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 80038c0:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 80038c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80038c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038cc:	bf4c      	ite	mi
 80038ce:	2301      	movmi	r3, #1
 80038d0:	2300      	movpl	r3, #0
 80038d2:	b2db      	uxtb	r3, r3
 80038d4:	723b      	strb	r3, [r7, #8]
      x[1] = (Board2_DW.decision.rif_FB < 0.0F);
 80038d6:	4b28      	ldr	r3, [pc, #160]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 80038d8:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 80038dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80038e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038e4:	bf4c      	ite	mi
 80038e6:	2301      	movmi	r3, #1
 80038e8:	2300      	movpl	r3, #0
 80038ea:	b2db      	uxtb	r3, r3
 80038ec:	727b      	strb	r3, [r7, #9]
      x[2] = (Board2_DW.decision.rif_BA < 0.0F);
 80038ee:	4b22      	ldr	r3, [pc, #136]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 80038f0:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 80038f4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80038f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038fc:	bf4c      	ite	mi
 80038fe:	2301      	movmi	r3, #1
 8003900:	2300      	movpl	r3, #0
 8003902:	b2db      	uxtb	r3, r3
 8003904:	72bb      	strb	r3, [r7, #10]
      x[3] = (Board2_DW.decision.rif_BB < 0.0F);
 8003906:	4b1c      	ldr	r3, [pc, #112]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 8003908:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 800390c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003914:	bf4c      	ite	mi
 8003916:	2301      	movmi	r3, #1
 8003918:	2300      	movpl	r3, #0
 800391a:	b2db      	uxtb	r3, r3
 800391c:	72fb      	strb	r3, [r7, #11]
      e_y = true;
 800391e:	2301      	movs	r3, #1
 8003920:	77fb      	strb	r3, [r7, #31]
      k = 0;
 8003922:	2300      	movs	r3, #0
 8003924:	61bb      	str	r3, [r7, #24]
      exitg1 = false;
 8003926:	2300      	movs	r3, #0
 8003928:	75fb      	strb	r3, [r7, #23]
      while ((!exitg1) && (k < 4)) {
 800392a:	e00e      	b.n	800394a <Board2_Update_Rover_Lights+0x2a6>
        if (!x[k]) {
 800392c:	f107 0208 	add.w	r2, r7, #8
 8003930:	69bb      	ldr	r3, [r7, #24]
 8003932:	4413      	add	r3, r2
 8003934:	781b      	ldrb	r3, [r3, #0]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d104      	bne.n	8003944 <Board2_Update_Rover_Lights+0x2a0>
          e_y = false;
 800393a:	2300      	movs	r3, #0
 800393c:	77fb      	strb	r3, [r7, #31]
          exitg1 = true;
 800393e:	2301      	movs	r3, #1
 8003940:	75fb      	strb	r3, [r7, #23]
 8003942:	e002      	b.n	800394a <Board2_Update_Rover_Lights+0x2a6>
        } else {
          k++;
 8003944:	69bb      	ldr	r3, [r7, #24]
 8003946:	3301      	adds	r3, #1
 8003948:	61bb      	str	r3, [r7, #24]
      while ((!exitg1) && (k < 4)) {
 800394a:	7dfb      	ldrb	r3, [r7, #23]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d102      	bne.n	8003956 <Board2_Update_Rover_Lights+0x2b2>
 8003950:	69bb      	ldr	r3, [r7, #24]
 8003952:	2b03      	cmp	r3, #3
 8003954:	ddea      	ble.n	800392c <Board2_Update_Rover_Lights+0x288>
        }
      }

      if (e_y) {
 8003956:	7ffb      	ldrb	r3, [r7, #31]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d00f      	beq.n	800397c <Board2_Update_Rover_Lights+0x2d8>
        Board2_DW.decision.led_A = WHITE;
 800395c:	4b06      	ldr	r3, [pc, #24]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 800395e:	2201      	movs	r2, #1
 8003960:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
        Board2_DW.decision.led_B = WHITE;
 8003964:	4b04      	ldr	r3, [pc, #16]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 8003966:	2201      	movs	r2, #1
 8003968:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
        Board2_DW.decision.rear_led = BACKWARD_LIGHTS;
 800396c:	4b02      	ldr	r3, [pc, #8]	@ (8003978 <Board2_Update_Rover_Lights+0x2d4>)
 800396e:	2203      	movs	r2, #3
 8003970:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003974:	e09f      	b.n	8003ab6 <Board2_Update_Rover_Lights+0x412>
 8003976:	bf00      	nop
 8003978:	200001f8 	.word	0x200001f8
      } else {
        x[0] = (Board2_DW.decision.rif_FA > 1.0F);
 800397c:	4b5c      	ldr	r3, [pc, #368]	@ (8003af0 <Board2_Update_Rover_Lights+0x44c>)
 800397e:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 8003982:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003986:	eef4 7ac7 	vcmpe.f32	s15, s14
 800398a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800398e:	bfcc      	ite	gt
 8003990:	2301      	movgt	r3, #1
 8003992:	2300      	movle	r3, #0
 8003994:	b2db      	uxtb	r3, r3
 8003996:	723b      	strb	r3, [r7, #8]
        x[1] = (Board2_DW.decision.rif_FB > 1.0F);
 8003998:	4b55      	ldr	r3, [pc, #340]	@ (8003af0 <Board2_Update_Rover_Lights+0x44c>)
 800399a:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 800399e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80039a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039aa:	bfcc      	ite	gt
 80039ac:	2301      	movgt	r3, #1
 80039ae:	2300      	movle	r3, #0
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	727b      	strb	r3, [r7, #9]
        x[2] = (Board2_DW.decision.rif_BA > 1.0F);
 80039b4:	4b4e      	ldr	r3, [pc, #312]	@ (8003af0 <Board2_Update_Rover_Lights+0x44c>)
 80039b6:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 80039ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80039be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039c6:	bfcc      	ite	gt
 80039c8:	2301      	movgt	r3, #1
 80039ca:	2300      	movle	r3, #0
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	72bb      	strb	r3, [r7, #10]
        x[3] = (Board2_DW.decision.rif_BB > 1.0F);
 80039d0:	4b47      	ldr	r3, [pc, #284]	@ (8003af0 <Board2_Update_Rover_Lights+0x44c>)
 80039d2:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 80039d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80039da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039e2:	bfcc      	ite	gt
 80039e4:	2301      	movgt	r3, #1
 80039e6:	2300      	movle	r3, #0
 80039e8:	b2db      	uxtb	r3, r3
 80039ea:	72fb      	strb	r3, [r7, #11]
        e_y = true;
 80039ec:	2301      	movs	r3, #1
 80039ee:	77fb      	strb	r3, [r7, #31]
        k = 0;
 80039f0:	2300      	movs	r3, #0
 80039f2:	61bb      	str	r3, [r7, #24]
        exitg1 = false;
 80039f4:	2300      	movs	r3, #0
 80039f6:	75fb      	strb	r3, [r7, #23]
        while ((!exitg1) && (k < 4)) {
 80039f8:	e00e      	b.n	8003a18 <Board2_Update_Rover_Lights+0x374>
          if (!x[k]) {
 80039fa:	f107 0208 	add.w	r2, r7, #8
 80039fe:	69bb      	ldr	r3, [r7, #24]
 8003a00:	4413      	add	r3, r2
 8003a02:	781b      	ldrb	r3, [r3, #0]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d104      	bne.n	8003a12 <Board2_Update_Rover_Lights+0x36e>
            e_y = false;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	77fb      	strb	r3, [r7, #31]
            exitg1 = true;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	75fb      	strb	r3, [r7, #23]
 8003a10:	e002      	b.n	8003a18 <Board2_Update_Rover_Lights+0x374>
          } else {
            k++;
 8003a12:	69bb      	ldr	r3, [r7, #24]
 8003a14:	3301      	adds	r3, #1
 8003a16:	61bb      	str	r3, [r7, #24]
        while ((!exitg1) && (k < 4)) {
 8003a18:	7dfb      	ldrb	r3, [r7, #23]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d102      	bne.n	8003a24 <Board2_Update_Rover_Lights+0x380>
 8003a1e:	69bb      	ldr	r3, [r7, #24]
 8003a20:	2b03      	cmp	r3, #3
 8003a22:	ddea      	ble.n	80039fa <Board2_Update_Rover_Lights+0x356>
          }
        }

        if (e_y && (Board2_DW.decision.rif_FA == Board2_DW.decision.rif_FB) &&
 8003a24:	7ffb      	ldrb	r3, [r7, #31]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d02d      	beq.n	8003a86 <Board2_Update_Rover_Lights+0x3e2>
 8003a2a:	4b31      	ldr	r3, [pc, #196]	@ (8003af0 <Board2_Update_Rover_Lights+0x44c>)
 8003a2c:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003a30:	4b2f      	ldr	r3, [pc, #188]	@ (8003af0 <Board2_Update_Rover_Lights+0x44c>)
 8003a32:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 8003a36:	eeb4 7a67 	vcmp.f32	s14, s15
 8003a3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a3e:	d122      	bne.n	8003a86 <Board2_Update_Rover_Lights+0x3e2>
            (Board2_DW.decision.rif_FA == Board2_DW.decision.rif_BA) &&
 8003a40:	4b2b      	ldr	r3, [pc, #172]	@ (8003af0 <Board2_Update_Rover_Lights+0x44c>)
 8003a42:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003a46:	4b2a      	ldr	r3, [pc, #168]	@ (8003af0 <Board2_Update_Rover_Lights+0x44c>)
 8003a48:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
        if (e_y && (Board2_DW.decision.rif_FA == Board2_DW.decision.rif_FB) &&
 8003a4c:	eeb4 7a67 	vcmp.f32	s14, s15
 8003a50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a54:	d117      	bne.n	8003a86 <Board2_Update_Rover_Lights+0x3e2>
            (Board2_DW.decision.rif_FA == Board2_DW.decision.rif_BB)) {
 8003a56:	4b26      	ldr	r3, [pc, #152]	@ (8003af0 <Board2_Update_Rover_Lights+0x44c>)
 8003a58:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003a5c:	4b24      	ldr	r3, [pc, #144]	@ (8003af0 <Board2_Update_Rover_Lights+0x44c>)
 8003a5e:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
            (Board2_DW.decision.rif_FA == Board2_DW.decision.rif_BA) &&
 8003a62:	eeb4 7a67 	vcmp.f32	s14, s15
 8003a66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a6a:	d10c      	bne.n	8003a86 <Board2_Update_Rover_Lights+0x3e2>
          Board2_DW.decision.led_A = WHITE;
 8003a6c:	4b20      	ldr	r3, [pc, #128]	@ (8003af0 <Board2_Update_Rover_Lights+0x44c>)
 8003a6e:	2201      	movs	r2, #1
 8003a70:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
          Board2_DW.decision.led_B = WHITE;
 8003a74:	4b1e      	ldr	r3, [pc, #120]	@ (8003af0 <Board2_Update_Rover_Lights+0x44c>)
 8003a76:	2201      	movs	r2, #1
 8003a78:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
          Board2_DW.decision.rear_led = BACKLIGHTS;
 8003a7c:	4b1c      	ldr	r3, [pc, #112]	@ (8003af0 <Board2_Update_Rover_Lights+0x44c>)
 8003a7e:	2201      	movs	r2, #1
 8003a80:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003a84:	e017      	b.n	8003ab6 <Board2_Update_Rover_Lights+0x412>
        } else {
          if (white_led_when_stopped) {
 8003a86:	79fb      	ldrb	r3, [r7, #7]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d008      	beq.n	8003a9e <Board2_Update_Rover_Lights+0x3fa>
            Board2_DW.decision.led_A = WHITE;
 8003a8c:	4b18      	ldr	r3, [pc, #96]	@ (8003af0 <Board2_Update_Rover_Lights+0x44c>)
 8003a8e:	2201      	movs	r2, #1
 8003a90:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
            Board2_DW.decision.led_B = WHITE;
 8003a94:	4b16      	ldr	r3, [pc, #88]	@ (8003af0 <Board2_Update_Rover_Lights+0x44c>)
 8003a96:	2201      	movs	r2, #1
 8003a98:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
 8003a9c:	e007      	b.n	8003aae <Board2_Update_Rover_Lights+0x40a>
          } else {
            Board2_DW.decision.led_A = OFF;
 8003a9e:	4b14      	ldr	r3, [pc, #80]	@ (8003af0 <Board2_Update_Rover_Lights+0x44c>)
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
            Board2_DW.decision.led_B = OFF;
 8003aa6:	4b12      	ldr	r3, [pc, #72]	@ (8003af0 <Board2_Update_Rover_Lights+0x44c>)
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
          }

          Board2_DW.decision.rear_led = BACKLIGHTS;
 8003aae:	4b10      	ldr	r3, [pc, #64]	@ (8003af0 <Board2_Update_Rover_Lights+0x44c>)
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
        }
      }
    }
  }

  switch (Board2_DW.decision.mode) {
 8003ab6:	4b0e      	ldr	r3, [pc, #56]	@ (8003af0 <Board2_Update_Rover_Lights+0x44c>)
 8003ab8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d002      	beq.n	8003ac6 <Board2_Update_Rover_Lights+0x422>
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d005      	beq.n	8003ad0 <Board2_Update_Rover_Lights+0x42c>
 8003ac4:	e009      	b.n	8003ada <Board2_Update_Rover_Lights+0x436>
   case DEFAULT:
    Board2_DW.decision.rear_sign = SIGN_WHITE;
 8003ac6:	4b0a      	ldr	r3, [pc, #40]	@ (8003af0 <Board2_Update_Rover_Lights+0x44c>)
 8003ac8:	2201      	movs	r2, #1
 8003aca:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
    break;
 8003ace:	e009      	b.n	8003ae4 <Board2_Update_Rover_Lights+0x440>

   case SPORT:
    Board2_DW.decision.rear_sign = SIGN_ORANGE;
 8003ad0:	4b07      	ldr	r3, [pc, #28]	@ (8003af0 <Board2_Update_Rover_Lights+0x44c>)
 8003ad2:	2203      	movs	r2, #3
 8003ad4:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
    break;
 8003ad8:	e004      	b.n	8003ae4 <Board2_Update_Rover_Lights+0x440>

   default:
    Board2_DW.decision.rear_sign = SIGN_GREEN;
 8003ada:	4b05      	ldr	r3, [pc, #20]	@ (8003af0 <Board2_Update_Rover_Lights+0x44c>)
 8003adc:	2202      	movs	r2, #2
 8003ade:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
    break;
 8003ae2:	bf00      	nop
  }
}
 8003ae4:	bf00      	nop
 8003ae6:	3724      	adds	r7, #36	@ 0x24
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aee:	4770      	bx	lr
 8003af0:	200001f8 	.word	0x200001f8

08003af4 <Board2_Rover_Lights_Motor_Error>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Rover_Lights_Motor_Error(void)
{
 8003af4:	b480      	push	{r7}
 8003af6:	af00      	add	r7, sp, #0
  Board2_DW.decision.led_A = BLINKING_RED_SLOW;
 8003af8:	4b0a      	ldr	r3, [pc, #40]	@ (8003b24 <Board2_Rover_Lights_Motor_Error+0x30>)
 8003afa:	2205      	movs	r2, #5
 8003afc:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
  Board2_DW.decision.led_B = BLINKING_RED_SLOW;
 8003b00:	4b08      	ldr	r3, [pc, #32]	@ (8003b24 <Board2_Rover_Lights_Motor_Error+0x30>)
 8003b02:	2205      	movs	r2, #5
 8003b04:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  Board2_DW.decision.rear_led = EMERGENCY_LIGHTS;
 8003b08:	4b06      	ldr	r3, [pc, #24]	@ (8003b24 <Board2_Rover_Lights_Motor_Error+0x30>)
 8003b0a:	2207      	movs	r2, #7
 8003b0c:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  Board2_DW.decision.rear_sign = SIGN_RED;
 8003b10:	4b04      	ldr	r3, [pc, #16]	@ (8003b24 <Board2_Rover_Lights_Motor_Error+0x30>)
 8003b12:	2204      	movs	r2, #4
 8003b14:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
}
 8003b18:	bf00      	nop
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b20:	4770      	bx	lr
 8003b22:	bf00      	nop
 8003b24:	200001f8 	.word	0x200001f8

08003b28 <Board2_Lights_manager>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Lights_manager(void)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	af00      	add	r7, sp, #0
  boolean_T b;
  switch (Board2_DW.is_Lights_manager) {
 8003b2e:	4b5f      	ldr	r3, [pc, #380]	@ (8003cac <Board2_Lights_manager+0x184>)
 8003b30:	f893 3133 	ldrb.w	r3, [r3, #307]	@ 0x133
 8003b34:	2b03      	cmp	r3, #3
 8003b36:	d01e      	beq.n	8003b76 <Board2_Lights_manager+0x4e>
 8003b38:	2b03      	cmp	r3, #3
 8003b3a:	f300 80b3 	bgt.w	8003ca4 <Board2_Lights_manager+0x17c>
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d001      	beq.n	8003b46 <Board2_Lights_manager+0x1e>
 8003b42:	2b02      	cmp	r3, #2
      Board2_Rover_Lights_OFF();
    }
    break;

   case Board2_IN_Motor_error_lights:
    break;
 8003b44:	e0ae      	b.n	8003ca4 <Board2_Lights_manager+0x17c>
    b = !Board2_Critical_Voltage_Occured();
 8003b46:	f7fd ff39 	bl	80019bc <Board2_Critical_Voltage_Occured>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	bf0c      	ite	eq
 8003b50:	2301      	moveq	r3, #1
 8003b52:	2300      	movne	r3, #0
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8003b58:	79fb      	ldrb	r3, [r7, #7]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	f000 809f 	beq.w	8003c9e <Board2_Lights_manager+0x176>
      Board2_DW.is_Lights_manager = Board2_IN_Normal_lights;
 8003b60:	4b52      	ldr	r3, [pc, #328]	@ (8003cac <Board2_Lights_manager+0x184>)
 8003b62:	2203      	movs	r2, #3
 8003b64:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
      Board2_DW.is_Normal_lights = Board2_IN_Lights_OFF;
 8003b68:	4b50      	ldr	r3, [pc, #320]	@ (8003cac <Board2_Lights_manager+0x184>)
 8003b6a:	2202      	movs	r2, #2
 8003b6c:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
      Board2_Rover_Lights_OFF();
 8003b70:	f7ff fd54 	bl	800361c <Board2_Rover_Lights_OFF>
    break;
 8003b74:	e093      	b.n	8003c9e <Board2_Lights_manager+0x176>

   case Board2_IN_Normal_lights:
    if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003b76:	4b4d      	ldr	r3, [pc, #308]	@ (8003cac <Board2_Lights_manager+0x184>)
 8003b78:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003b7c:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d104      	bne.n	8003b8e <Board2_Lights_manager+0x66>
      b = Board2_Motor_Error_Occured();
 8003b84:	f7fd ff2c 	bl	80019e0 <Board2_Motor_Error_Occured>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	71fb      	strb	r3, [r7, #7]
 8003b8c:	e001      	b.n	8003b92 <Board2_Lights_manager+0x6a>
    } else {
      b = false;
 8003b8e:	2300      	movs	r3, #0
 8003b90:	71fb      	strb	r3, [r7, #7]
    }

    if (b) {
 8003b92:	79fb      	ldrb	r3, [r7, #7]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d00a      	beq.n	8003bae <Board2_Lights_manager+0x86>
      Board2_DW.is_Normal_lights = Board2_IN_NO_ACTIVE_CHILD;
 8003b98:	4b44      	ldr	r3, [pc, #272]	@ (8003cac <Board2_Lights_manager+0x184>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
      Board2_DW.is_Lights_manager = Board2_IN_Motor_error_lights;
 8003ba0:	4b42      	ldr	r3, [pc, #264]	@ (8003cac <Board2_Lights_manager+0x184>)
 8003ba2:	2202      	movs	r2, #2
 8003ba4:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
      Board2_Rover_Lights_Motor_Error();
 8003ba8:	f7ff ffa4 	bl	8003af4 <Board2_Rover_Lights_Motor_Error>
          }
          break;
        }
      }
    }
    break;
 8003bac:	e079      	b.n	8003ca2 <Board2_Lights_manager+0x17a>
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003bae:	4b3f      	ldr	r3, [pc, #252]	@ (8003cac <Board2_Lights_manager+0x184>)
 8003bb0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003bb4:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d104      	bne.n	8003bc6 <Board2_Lights_manager+0x9e>
        b = Board2_Critical_Voltage_Occured();
 8003bbc:	f7fd fefe 	bl	80019bc <Board2_Critical_Voltage_Occured>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	71fb      	strb	r3, [r7, #7]
 8003bc4:	e001      	b.n	8003bca <Board2_Lights_manager+0xa2>
        b = false;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003bca:	79fb      	ldrb	r3, [r7, #7]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d00a      	beq.n	8003be6 <Board2_Lights_manager+0xbe>
        Board2_DW.is_Normal_lights = Board2_IN_NO_ACTIVE_CHILD;
 8003bd0:	4b36      	ldr	r3, [pc, #216]	@ (8003cac <Board2_Lights_manager+0x184>)
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
        Board2_DW.is_Lights_manager = Boar_IN_Critical_voltage_lights;
 8003bd8:	4b34      	ldr	r3, [pc, #208]	@ (8003cac <Board2_Lights_manager+0x184>)
 8003bda:	2201      	movs	r2, #1
 8003bdc:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
        Board2_Rover_Lights_OFF();
 8003be0:	f7ff fd1c 	bl	800361c <Board2_Rover_Lights_OFF>
    break;
 8003be4:	e05d      	b.n	8003ca2 <Board2_Lights_manager+0x17a>
        switch (Board2_DW.is_Normal_lights) {
 8003be6:	4b31      	ldr	r3, [pc, #196]	@ (8003cac <Board2_Lights_manager+0x184>)
 8003be8:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8003bec:	2b03      	cmp	r3, #3
 8003bee:	d032      	beq.n	8003c56 <Board2_Lights_manager+0x12e>
 8003bf0:	2b03      	cmp	r3, #3
 8003bf2:	dc56      	bgt.n	8003ca2 <Board2_Lights_manager+0x17a>
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d002      	beq.n	8003bfe <Board2_Lights_manager+0xd6>
 8003bf8:	2b02      	cmp	r3, #2
 8003bfa:	d01d      	beq.n	8003c38 <Board2_Lights_manager+0x110>
    break;
 8003bfc:	e051      	b.n	8003ca2 <Board2_Lights_manager+0x17a>
          b = Board2_Lights_B_Pressed();
 8003bfe:	f7ff fd27 	bl	8003650 <Board2_Lights_B_Pressed>
 8003c02:	4603      	mov	r3, r0
 8003c04:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003c06:	79fb      	ldrb	r3, [r7, #7]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d006      	beq.n	8003c1a <Board2_Lights_manager+0xf2>
            Board2_DW.is_Normal_lights = Board2_IN_Lights_OFF;
 8003c0c:	4b27      	ldr	r3, [pc, #156]	@ (8003cac <Board2_Lights_manager+0x184>)
 8003c0e:	2202      	movs	r2, #2
 8003c10:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
            Board2_Rover_Lights_OFF();
 8003c14:	f7ff fd02 	bl	800361c <Board2_Rover_Lights_OFF>
          break;
 8003c18:	e03b      	b.n	8003c92 <Board2_Lights_manager+0x16a>
          } else if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003c1a:	4b24      	ldr	r3, [pc, #144]	@ (8003cac <Board2_Lights_manager+0x184>)
 8003c1c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003c20:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d134      	bne.n	8003c92 <Board2_Lights_manager+0x16a>
            Board2_DW.is_Normal_lights = Board2_IN_Lights_AUTO;
 8003c28:	4b20      	ldr	r3, [pc, #128]	@ (8003cac <Board2_Lights_manager+0x184>)
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
            Board2_Update_Rover_Lights(false);
 8003c30:	2000      	movs	r0, #0
 8003c32:	f7ff fd37 	bl	80036a4 <Board2_Update_Rover_Lights>
          break;
 8003c36:	e02c      	b.n	8003c92 <Board2_Lights_manager+0x16a>
          b = Board2_Lights_B_Pressed();
 8003c38:	f7ff fd0a 	bl	8003650 <Board2_Lights_B_Pressed>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003c40:	79fb      	ldrb	r3, [r7, #7]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d027      	beq.n	8003c96 <Board2_Lights_manager+0x16e>
            Board2_DW.is_Normal_lights = Board2_IN_Lights_ON;
 8003c46:	4b19      	ldr	r3, [pc, #100]	@ (8003cac <Board2_Lights_manager+0x184>)
 8003c48:	2203      	movs	r2, #3
 8003c4a:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
            Board2_Update_Rover_Lights(true);
 8003c4e:	2001      	movs	r0, #1
 8003c50:	f7ff fd28 	bl	80036a4 <Board2_Update_Rover_Lights>
          break;
 8003c54:	e01f      	b.n	8003c96 <Board2_Lights_manager+0x16e>
          b = Board2_Lights_B_Pressed();
 8003c56:	f7ff fcfb 	bl	8003650 <Board2_Lights_B_Pressed>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003c5e:	79fb      	ldrb	r3, [r7, #7]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d007      	beq.n	8003c74 <Board2_Lights_manager+0x14c>
            Board2_DW.is_Normal_lights = Board2_IN_Lights_AUTO;
 8003c64:	4b11      	ldr	r3, [pc, #68]	@ (8003cac <Board2_Lights_manager+0x184>)
 8003c66:	2201      	movs	r2, #1
 8003c68:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
            Board2_Update_Rover_Lights(false);
 8003c6c:	2000      	movs	r0, #0
 8003c6e:	f7ff fd19 	bl	80036a4 <Board2_Update_Rover_Lights>
          break;
 8003c72:	e012      	b.n	8003c9a <Board2_Lights_manager+0x172>
          } else if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003c74:	4b0d      	ldr	r3, [pc, #52]	@ (8003cac <Board2_Lights_manager+0x184>)
 8003c76:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003c7a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d10b      	bne.n	8003c9a <Board2_Lights_manager+0x172>
            Board2_DW.is_Normal_lights = Board2_IN_Lights_ON;
 8003c82:	4b0a      	ldr	r3, [pc, #40]	@ (8003cac <Board2_Lights_manager+0x184>)
 8003c84:	2203      	movs	r2, #3
 8003c86:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
            Board2_Update_Rover_Lights(true);
 8003c8a:	2001      	movs	r0, #1
 8003c8c:	f7ff fd0a 	bl	80036a4 <Board2_Update_Rover_Lights>
          break;
 8003c90:	e003      	b.n	8003c9a <Board2_Lights_manager+0x172>
          break;
 8003c92:	bf00      	nop
 8003c94:	e005      	b.n	8003ca2 <Board2_Lights_manager+0x17a>
          break;
 8003c96:	bf00      	nop
 8003c98:	e003      	b.n	8003ca2 <Board2_Lights_manager+0x17a>
          break;
 8003c9a:	bf00      	nop
    break;
 8003c9c:	e001      	b.n	8003ca2 <Board2_Lights_manager+0x17a>
    break;
 8003c9e:	bf00      	nop
 8003ca0:	e000      	b.n	8003ca4 <Board2_Lights_manager+0x17c>
    break;
 8003ca2:	bf00      	nop
  }
}
 8003ca4:	bf00      	nop
 8003ca6:	3708      	adds	r7, #8
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}
 8003cac:	200001f8 	.word	0x200001f8

08003cb0 <Board2_Board_decision>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Board_decision(void)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b082      	sub	sp, #8
 8003cb4:	af00      	add	r7, sp, #0
  uint32_T tmp;
  boolean_T b;
  if (Board2_DW.is_active_Working_status_manage != 0) {
 8003cb6:	4baa      	ldr	r3, [pc, #680]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003cb8:	f893 3119 	ldrb.w	r3, [r3, #281]	@ 0x119
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	f000 80ae 	beq.w	8003e1e <Board2_Board_decision+0x16e>
    switch (Board2_DW.is_Working_status_manager) {
 8003cc2:	4ba7      	ldr	r3, [pc, #668]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003cc4:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8003cc8:	3b01      	subs	r3, #1
 8003cca:	2b03      	cmp	r3, #3
 8003ccc:	f200 80a7 	bhi.w	8003e1e <Board2_Board_decision+0x16e>
 8003cd0:	a201      	add	r2, pc, #4	@ (adr r2, 8003cd8 <Board2_Board_decision+0x28>)
 8003cd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cd6:	bf00      	nop
 8003cd8:	08003ce9 	.word	0x08003ce9
 8003cdc:	08003d15 	.word	0x08003d15
 8003ce0:	08003e1f 	.word	0x08003e1f
 8003ce4:	08003dad 	.word	0x08003dad
     case Boa_IN_Critical_voltage_working:
      b = !Board2_Critical_Voltage();
 8003ce8:	f7fd fe18 	bl	800191c <Board2_Critical_Voltage>
 8003cec:	4603      	mov	r3, r0
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	bf0c      	ite	eq
 8003cf2:	2301      	moveq	r3, #1
 8003cf4:	2300      	movne	r3, #0
 8003cf6:	b2db      	uxtb	r3, r3
 8003cf8:	70fb      	strb	r3, [r7, #3]
      if (b) {
 8003cfa:	78fb      	ldrb	r3, [r7, #3]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	f000 8089 	beq.w	8003e14 <Board2_Board_decision+0x164>
        Board2_DW.is_Working_status_manager = Board2_IN_Normal_working;
 8003d02:	4b97      	ldr	r3, [pc, #604]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003d04:	2204      	movs	r2, #4
 8003d06:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
        Board2_DW.working_status = NORMAL_WORKING;
 8003d0a:	4b95      	ldr	r3, [pc, #596]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
      }
      break;
 8003d12:	e07f      	b.n	8003e14 <Board2_Board_decision+0x164>

     case Board2_IN_Init_working:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003d14:	4b92      	ldr	r3, [pc, #584]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003d16:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003d1a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d17a      	bne.n	8003e18 <Board2_Board_decision+0x168>
        tmp = Board2_DW.init_count + 1U;
 8003d22:	4b8f      	ldr	r3, [pc, #572]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003d24:	f893 30fd 	ldrb.w	r3, [r3, #253]	@ 0xfd
 8003d28:	3301      	adds	r3, #1
 8003d2a:	607b      	str	r3, [r7, #4]
        if (Board2_DW.init_count + 1U > 255U) {
 8003d2c:	4b8c      	ldr	r3, [pc, #560]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003d2e:	f893 30fd 	ldrb.w	r3, [r3, #253]	@ 0xfd
 8003d32:	3301      	adds	r3, #1
 8003d34:	2bff      	cmp	r3, #255	@ 0xff
 8003d36:	d901      	bls.n	8003d3c <Board2_Board_decision+0x8c>
          tmp = 255U;
 8003d38:	23ff      	movs	r3, #255	@ 0xff
 8003d3a:	607b      	str	r3, [r7, #4]
        }

        Board2_DW.init_count = (uint8_T)tmp;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	b2da      	uxtb	r2, r3
 8003d40:	4b87      	ldr	r3, [pc, #540]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003d42:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
        if (Board2_DW.init_count >= Board2_INIT_COUNTER) {
 8003d46:	4b86      	ldr	r3, [pc, #536]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003d48:	f893 30fd 	ldrb.w	r3, [r3, #253]	@ 0xfd
 8003d4c:	2b22      	cmp	r3, #34	@ 0x22
 8003d4e:	d928      	bls.n	8003da2 <Board2_Board_decision+0xf2>
          b = Board2_Motor_Error();
 8003d50:	f7fd fdfa 	bl	8001948 <Board2_Motor_Error>
 8003d54:	4603      	mov	r3, r0
 8003d56:	70fb      	strb	r3, [r7, #3]
          if (b) {
 8003d58:	78fb      	ldrb	r3, [r7, #3]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d008      	beq.n	8003d70 <Board2_Board_decision+0xc0>
            Board2_DW.is_Working_status_manager = Board2_IN_Motor_error_working;
 8003d5e:	4b80      	ldr	r3, [pc, #512]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003d60:	2203      	movs	r2, #3
 8003d62:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
            Board2_DW.working_status = MOTOR_ERROR_WORKING;
 8003d66:	4b7e      	ldr	r3, [pc, #504]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003d68:	2202      	movs	r2, #2
 8003d6a:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
          }
        } else {
          Board2_DW.is_Working_status_manager = Board2_IN_Init_working;
        }
      }
      break;
 8003d6e:	e053      	b.n	8003e18 <Board2_Board_decision+0x168>
            b = Board2_Critical_Voltage();
 8003d70:	f7fd fdd4 	bl	800191c <Board2_Critical_Voltage>
 8003d74:	4603      	mov	r3, r0
 8003d76:	70fb      	strb	r3, [r7, #3]
            if (b) {
 8003d78:	78fb      	ldrb	r3, [r7, #3]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d008      	beq.n	8003d90 <Board2_Board_decision+0xe0>
              Board2_DW.is_Working_status_manager =
 8003d7e:	4b78      	ldr	r3, [pc, #480]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003d80:	2201      	movs	r2, #1
 8003d82:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
              Board2_DW.working_status = CRITICAL_VOLTAGE_WORKING;
 8003d86:	4b76      	ldr	r3, [pc, #472]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003d88:	2201      	movs	r2, #1
 8003d8a:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
      break;
 8003d8e:	e043      	b.n	8003e18 <Board2_Board_decision+0x168>
              Board2_DW.is_Working_status_manager = Board2_IN_Normal_working;
 8003d90:	4b73      	ldr	r3, [pc, #460]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003d92:	2204      	movs	r2, #4
 8003d94:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
              Board2_DW.working_status = NORMAL_WORKING;
 8003d98:	4b71      	ldr	r3, [pc, #452]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
      break;
 8003da0:	e03a      	b.n	8003e18 <Board2_Board_decision+0x168>
          Board2_DW.is_Working_status_manager = Board2_IN_Init_working;
 8003da2:	4b6f      	ldr	r3, [pc, #444]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003da4:	2202      	movs	r2, #2
 8003da6:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
      break;
 8003daa:	e035      	b.n	8003e18 <Board2_Board_decision+0x168>

     case Board2_IN_Motor_error_working:
      break;

     case Board2_IN_Normal_working:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003dac:	4b6c      	ldr	r3, [pc, #432]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003dae:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003db2:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d104      	bne.n	8003dc4 <Board2_Board_decision+0x114>
        b = Board2_Motor_Error();
 8003dba:	f7fd fdc5 	bl	8001948 <Board2_Motor_Error>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	70fb      	strb	r3, [r7, #3]
 8003dc2:	e001      	b.n	8003dc8 <Board2_Board_decision+0x118>
      } else {
        b = false;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	70fb      	strb	r3, [r7, #3]
      }

      if (b) {
 8003dc8:	78fb      	ldrb	r3, [r7, #3]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d008      	beq.n	8003de0 <Board2_Board_decision+0x130>
        Board2_DW.is_Working_status_manager = Board2_IN_Motor_error_working;
 8003dce:	4b64      	ldr	r3, [pc, #400]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003dd0:	2203      	movs	r2, #3
 8003dd2:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
        Board2_DW.working_status = MOTOR_ERROR_WORKING;
 8003dd6:	4b62      	ldr	r3, [pc, #392]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003dd8:	2202      	movs	r2, #2
 8003dda:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
        if (b) {
          Board2_DW.is_Working_status_manager = Boa_IN_Critical_voltage_working;
          Board2_DW.working_status = CRITICAL_VOLTAGE_WORKING;
        }
      }
      break;
 8003dde:	e01d      	b.n	8003e1c <Board2_Board_decision+0x16c>
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003de0:	4b5f      	ldr	r3, [pc, #380]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003de2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003de6:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d104      	bne.n	8003df8 <Board2_Board_decision+0x148>
          b = Board2_Critical_Voltage();
 8003dee:	f7fd fd95 	bl	800191c <Board2_Critical_Voltage>
 8003df2:	4603      	mov	r3, r0
 8003df4:	70fb      	strb	r3, [r7, #3]
 8003df6:	e001      	b.n	8003dfc <Board2_Board_decision+0x14c>
          b = false;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	70fb      	strb	r3, [r7, #3]
        if (b) {
 8003dfc:	78fb      	ldrb	r3, [r7, #3]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d00c      	beq.n	8003e1c <Board2_Board_decision+0x16c>
          Board2_DW.is_Working_status_manager = Boa_IN_Critical_voltage_working;
 8003e02:	4b57      	ldr	r3, [pc, #348]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003e04:	2201      	movs	r2, #1
 8003e06:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
          Board2_DW.working_status = CRITICAL_VOLTAGE_WORKING;
 8003e0a:	4b55      	ldr	r3, [pc, #340]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
      break;
 8003e12:	e003      	b.n	8003e1c <Board2_Board_decision+0x16c>
      break;
 8003e14:	bf00      	nop
 8003e16:	e002      	b.n	8003e1e <Board2_Board_decision+0x16e>
      break;
 8003e18:	bf00      	nop
 8003e1a:	e000      	b.n	8003e1e <Board2_Board_decision+0x16e>
      break;
 8003e1c:	bf00      	nop
    }
  }

  if (Board2_DW.is_active_Relay_manager != 0) {
 8003e1e:	4b50      	ldr	r3, [pc, #320]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003e20:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d056      	beq.n	8003ed6 <Board2_Board_decision+0x226>
    switch (Board2_DW.is_Relay_manager) {
 8003e28:	4b4d      	ldr	r3, [pc, #308]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003e2a:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8003e2e:	2b03      	cmp	r3, #3
 8003e30:	d01a      	beq.n	8003e68 <Board2_Board_decision+0x1b8>
 8003e32:	2b03      	cmp	r3, #3
 8003e34:	dc4f      	bgt.n	8003ed6 <Board2_Board_decision+0x226>
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d001      	beq.n	8003e3e <Board2_Board_decision+0x18e>
 8003e3a:	2b02      	cmp	r3, #2
        Board2_DW.decision.relay = true;
      }
      break;

     case Board2_IN_Motor_error_relay:
      break;
 8003e3c:	e04b      	b.n	8003ed6 <Board2_Board_decision+0x226>
      b = !Board2_Critical_Voltage_Occured();
 8003e3e:	f7fd fdbd 	bl	80019bc <Board2_Critical_Voltage_Occured>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	bf0c      	ite	eq
 8003e48:	2301      	moveq	r3, #1
 8003e4a:	2300      	movne	r3, #0
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	70fb      	strb	r3, [r7, #3]
      if (b) {
 8003e50:	78fb      	ldrb	r3, [r7, #3]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d03c      	beq.n	8003ed0 <Board2_Board_decision+0x220>
        Board2_DW.is_Relay_manager = Board2_IN_Normal_relay;
 8003e56:	4b42      	ldr	r3, [pc, #264]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003e58:	2203      	movs	r2, #3
 8003e5a:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
        Board2_DW.decision.relay = true;
 8003e5e:	4b40      	ldr	r3, [pc, #256]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003e60:	2201      	movs	r2, #1
 8003e62:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
      break;
 8003e66:	e033      	b.n	8003ed0 <Board2_Board_decision+0x220>

     case Board2_IN_Normal_relay:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003e68:	4b3d      	ldr	r3, [pc, #244]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003e6a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003e6e:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d104      	bne.n	8003e80 <Board2_Board_decision+0x1d0>
        b = Board2_Motor_Error_Occured();
 8003e76:	f7fd fdb3 	bl	80019e0 <Board2_Motor_Error_Occured>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	70fb      	strb	r3, [r7, #3]
 8003e7e:	e001      	b.n	8003e84 <Board2_Board_decision+0x1d4>
      } else {
        b = false;
 8003e80:	2300      	movs	r3, #0
 8003e82:	70fb      	strb	r3, [r7, #3]
      }

      if (b) {
 8003e84:	78fb      	ldrb	r3, [r7, #3]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d008      	beq.n	8003e9c <Board2_Board_decision+0x1ec>
        Board2_DW.is_Relay_manager = Board2_IN_Motor_error_relay;
 8003e8a:	4b35      	ldr	r3, [pc, #212]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003e8c:	2202      	movs	r2, #2
 8003e8e:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
        Board2_DW.decision.relay = false;
 8003e92:	4b33      	ldr	r3, [pc, #204]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003e94:	2200      	movs	r2, #0
 8003e96:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
        if (b) {
          Board2_DW.is_Relay_manager = Board_IN_Critical_voltage_relay;
          Board2_DW.decision.relay = false;
        }
      }
      break;
 8003e9a:	e01b      	b.n	8003ed4 <Board2_Board_decision+0x224>
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003e9c:	4b30      	ldr	r3, [pc, #192]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003e9e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003ea2:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d104      	bne.n	8003eb4 <Board2_Board_decision+0x204>
          b = Board2_Critical_Voltage_Occured();
 8003eaa:	f7fd fd87 	bl	80019bc <Board2_Critical_Voltage_Occured>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	70fb      	strb	r3, [r7, #3]
 8003eb2:	e001      	b.n	8003eb8 <Board2_Board_decision+0x208>
          b = false;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	70fb      	strb	r3, [r7, #3]
        if (b) {
 8003eb8:	78fb      	ldrb	r3, [r7, #3]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d00a      	beq.n	8003ed4 <Board2_Board_decision+0x224>
          Board2_DW.is_Relay_manager = Board_IN_Critical_voltage_relay;
 8003ebe:	4b28      	ldr	r3, [pc, #160]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
          Board2_DW.decision.relay = false;
 8003ec6:	4b26      	ldr	r3, [pc, #152]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003ec8:	2200      	movs	r2, #0
 8003eca:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
      break;
 8003ece:	e001      	b.n	8003ed4 <Board2_Board_decision+0x224>
      break;
 8003ed0:	bf00      	nop
 8003ed2:	e000      	b.n	8003ed6 <Board2_Board_decision+0x226>
      break;
 8003ed4:	bf00      	nop
    }
  }

  if (Board2_DW.is_active_Mux_manager != 0) {
 8003ed6:	4b22      	ldr	r3, [pc, #136]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003ed8:	f893 311d 	ldrb.w	r3, [r3, #285]	@ 0x11d
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d042      	beq.n	8003f66 <Board2_Board_decision+0x2b6>
    switch (Board2_DW.is_Mux_manager) {
 8003ee0:	4b1f      	ldr	r3, [pc, #124]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003ee2:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d002      	beq.n	8003ef0 <Board2_Board_decision+0x240>
 8003eea:	2b02      	cmp	r3, #2
 8003eec:	d023      	beq.n	8003f36 <Board2_Board_decision+0x286>
 8003eee:	e03a      	b.n	8003f66 <Board2_Board_decision+0x2b6>
     case Board2_IN_Degraded_mux:
      if ((Board2_DW.sfEvent == Board2_event_STEP) && (Board2_DW.is_Board_state ==
 8003ef0:	4b1b      	ldr	r3, [pc, #108]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003ef2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003ef6:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d109      	bne.n	8003f12 <Board2_Board_decision+0x262>
 8003efe:	4b18      	ldr	r3, [pc, #96]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003f00:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 8003f04:	2b02      	cmp	r3, #2
 8003f06:	d104      	bne.n	8003f12 <Board2_Board_decision+0x262>
           Board2_IN_Normal)) {
        b = Board2_Is_Rover_Stationary();
 8003f08:	f7fd fd7c 	bl	8001a04 <Board2_Is_Rover_Stationary>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	70fb      	strb	r3, [r7, #3]
 8003f10:	e001      	b.n	8003f16 <Board2_Board_decision+0x266>
      } else {
        b = false;
 8003f12:	2300      	movs	r3, #0
 8003f14:	70fb      	strb	r3, [r7, #3]
      }

      if (b) {
 8003f16:	78fb      	ldrb	r3, [r7, #3]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d01e      	beq.n	8003f5a <Board2_Board_decision+0x2aa>
        Board2_DW.open_loop = false;
 8003f1c:	4b10      	ldr	r3, [pc, #64]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003f1e:	2200      	movs	r2, #0
 8003f20:	f883 213b 	strb.w	r2, [r3, #315]	@ 0x13b
        Board2_DW.is_Mux_manager = Board2_IN_Normal_mux;
 8003f24:	4b0e      	ldr	r3, [pc, #56]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003f26:	2202      	movs	r2, #2
 8003f28:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
        Board2_DW.decision.mux = false;
 8003f2c:	4b0c      	ldr	r3, [pc, #48]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f883 209f 	strb.w	r2, [r3, #159]	@ 0x9f
      }
      break;
 8003f34:	e011      	b.n	8003f5a <Board2_Board_decision+0x2aa>

     case Board2_IN_Normal_mux:
      if (Board2_DW.is_Board_state == Board2_IN_Degraded) {
 8003f36:	4b0a      	ldr	r3, [pc, #40]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003f38:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d111      	bne.n	8003f64 <Board2_Board_decision+0x2b4>
        Board2_DW.is_Mux_manager = Board2_IN_Degraded_mux;
 8003f40:	4b07      	ldr	r3, [pc, #28]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
        Board2_DW.decision.mux = true;
 8003f48:	4b05      	ldr	r3, [pc, #20]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 209f 	strb.w	r2, [r3, #159]	@ 0x9f
        Board2_DW.open_loop = true;
 8003f50:	4b03      	ldr	r3, [pc, #12]	@ (8003f60 <Board2_Board_decision+0x2b0>)
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 213b 	strb.w	r2, [r3, #315]	@ 0x13b
      }
      break;
 8003f58:	e004      	b.n	8003f64 <Board2_Board_decision+0x2b4>
      break;
 8003f5a:	bf00      	nop
 8003f5c:	e003      	b.n	8003f66 <Board2_Board_decision+0x2b6>
 8003f5e:	bf00      	nop
 8003f60:	200001f8 	.word	0x200001f8
      break;
 8003f64:	bf00      	nop
    }
  }

  if (Board2_DW.is_active_Routine_manager != 0) {
 8003f66:	4b79      	ldr	r3, [pc, #484]	@ (800414c <Board2_Board_decision+0x49c>)
 8003f68:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d035      	beq.n	8003fdc <Board2_Board_decision+0x32c>
    if ((Board2_DW.is_active_Max_velocity_handler != 0) &&
 8003f70:	4b76      	ldr	r3, [pc, #472]	@ (800414c <Board2_Board_decision+0x49c>)
 8003f72:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d029      	beq.n	8003fce <Board2_Board_decision+0x31e>
        (Board2_DW.is_Max_velocity_handler == Board_IN_Waiting_change_max_vel))
 8003f7a:	4b74      	ldr	r3, [pc, #464]	@ (800414c <Board2_Board_decision+0x49c>)
 8003f7c:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
    if ((Board2_DW.is_active_Max_velocity_handler != 0) &&
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d124      	bne.n	8003fce <Board2_Board_decision+0x31e>
    {
      b = Board2_Detect_Limit_Activation();
 8003f84:	f7fd fdee 	bl	8001b64 <Board2_Detect_Limit_Activation>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	70fb      	strb	r3, [r7, #3]
      if (!b) {
 8003f8c:	78fb      	ldrb	r3, [r7, #3]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d11d      	bne.n	8003fce <Board2_Board_decision+0x31e>
        if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8003f92:	4b6e      	ldr	r3, [pc, #440]	@ (800414c <Board2_Board_decision+0x49c>)
 8003f94:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003f98:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d107      	bne.n	8003fb0 <Board2_Board_decision+0x300>
            (Board2_DW.global_state.change_vel == Board2_VEL_CHANGE)) {
 8003fa0:	4b6a      	ldr	r3, [pc, #424]	@ (800414c <Board2_Board_decision+0x49c>)
 8003fa2:	f993 3067 	ldrsb.w	r3, [r3, #103]	@ 0x67
        if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8003fa6:	2b0a      	cmp	r3, #10
 8003fa8:	d102      	bne.n	8003fb0 <Board2_Board_decision+0x300>
          Board2_Increase_Max_Vel();
 8003faa:	f7fd fe3f 	bl	8001c2c <Board2_Increase_Max_Vel>
 8003fae:	e00e      	b.n	8003fce <Board2_Board_decision+0x31e>
        } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8003fb0:	4b66      	ldr	r3, [pc, #408]	@ (800414c <Board2_Board_decision+0x49c>)
 8003fb2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003fb6:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d107      	bne.n	8003fce <Board2_Board_decision+0x31e>
                   (Board2_DW.global_state.change_vel == -10)) {
 8003fbe:	4b63      	ldr	r3, [pc, #396]	@ (800414c <Board2_Board_decision+0x49c>)
 8003fc0:	f993 3067 	ldrsb.w	r3, [r3, #103]	@ 0x67
        } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8003fc4:	f113 0f0a 	cmn.w	r3, #10
 8003fc8:	d101      	bne.n	8003fce <Board2_Board_decision+0x31e>
          Board2_Decrease_Max_Vel();
 8003fca:	f7fd fe05 	bl	8001bd8 <Board2_Decrease_Max_Vel>
        }
      }
    }

    if (Board2_DW.is_active_Compute_routine != 0) {
 8003fce:	4b5f      	ldr	r3, [pc, #380]	@ (800414c <Board2_Board_decision+0x49c>)
 8003fd0:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d001      	beq.n	8003fdc <Board2_Board_decision+0x32c>
      Board2_Compute_routine();
 8003fd8:	f7ff f898 	bl	800310c <Board2_Compute_routine>
    }
  }

  if (Board2_DW.is_active_Mode_manager != 0) {
 8003fdc:	4b5b      	ldr	r3, [pc, #364]	@ (800414c <Board2_Board_decision+0x49c>)
 8003fde:	f893 312f 	ldrb.w	r3, [r3, #303]	@ 0x12f
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	f000 80a7 	beq.w	8004136 <Board2_Board_decision+0x486>
    switch (Board2_DW.is_Mode_manager) {
 8003fe8:	4b58      	ldr	r3, [pc, #352]	@ (800414c <Board2_Board_decision+0x49c>)
 8003fea:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8003fee:	2b03      	cmp	r3, #3
 8003ff0:	d020      	beq.n	8004034 <Board2_Board_decision+0x384>
 8003ff2:	2b03      	cmp	r3, #3
 8003ff4:	f300 809f 	bgt.w	8004136 <Board2_Board_decision+0x486>
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	d001      	beq.n	8004000 <Board2_Board_decision+0x350>
 8003ffc:	2b02      	cmp	r3, #2
        Board2_DW.decision.mode = DEFAULT;
      }
      break;

     case Board2_IN_Motor_error_driving:
      break;
 8003ffe:	e09a      	b.n	8004136 <Board2_Board_decision+0x486>
      b = !Board2_Critical_Voltage_Occured();
 8004000:	f7fd fcdc 	bl	80019bc <Board2_Critical_Voltage_Occured>
 8004004:	4603      	mov	r3, r0
 8004006:	2b00      	cmp	r3, #0
 8004008:	bf0c      	ite	eq
 800400a:	2301      	moveq	r3, #1
 800400c:	2300      	movne	r3, #0
 800400e:	b2db      	uxtb	r3, r3
 8004010:	70fb      	strb	r3, [r7, #3]
      if (b) {
 8004012:	78fb      	ldrb	r3, [r7, #3]
 8004014:	2b00      	cmp	r3, #0
 8004016:	f000 808b 	beq.w	8004130 <Board2_Board_decision+0x480>
        Board2_DW.is_Mode_manager = Board2_IN_Normal_driving;
 800401a:	4b4c      	ldr	r3, [pc, #304]	@ (800414c <Board2_Board_decision+0x49c>)
 800401c:	2203      	movs	r2, #3
 800401e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
        Board2_DW.is_Normal_driving = Board2_IN_Mode_DEFAULT;
 8004022:	4b4a      	ldr	r3, [pc, #296]	@ (800414c <Board2_Board_decision+0x49c>)
 8004024:	2201      	movs	r2, #1
 8004026:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
        Board2_DW.decision.mode = DEFAULT;
 800402a:	4b48      	ldr	r3, [pc, #288]	@ (800414c <Board2_Board_decision+0x49c>)
 800402c:	2200      	movs	r2, #0
 800402e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
      break;
 8004032:	e07d      	b.n	8004130 <Board2_Board_decision+0x480>

     case Board2_IN_Normal_driving:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8004034:	4b45      	ldr	r3, [pc, #276]	@ (800414c <Board2_Board_decision+0x49c>)
 8004036:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800403a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800403e:	4293      	cmp	r3, r2
 8004040:	d104      	bne.n	800404c <Board2_Board_decision+0x39c>
        b = Board2_Motor_Error_Occured();
 8004042:	f7fd fccd 	bl	80019e0 <Board2_Motor_Error_Occured>
 8004046:	4603      	mov	r3, r0
 8004048:	70fb      	strb	r3, [r7, #3]
 800404a:	e001      	b.n	8004050 <Board2_Board_decision+0x3a0>
      } else {
        b = false;
 800404c:	2300      	movs	r3, #0
 800404e:	70fb      	strb	r3, [r7, #3]
      }

      if (b) {
 8004050:	78fb      	ldrb	r3, [r7, #3]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d00c      	beq.n	8004070 <Board2_Board_decision+0x3c0>
        Board2_DW.is_Normal_driving = Board2_IN_NO_ACTIVE_CHILD;
 8004056:	4b3d      	ldr	r3, [pc, #244]	@ (800414c <Board2_Board_decision+0x49c>)
 8004058:	2200      	movs	r2, #0
 800405a:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
        Board2_DW.is_Mode_manager = Board2_IN_Motor_error_driving;
 800405e:	4b3b      	ldr	r3, [pc, #236]	@ (800414c <Board2_Board_decision+0x49c>)
 8004060:	2202      	movs	r2, #2
 8004062:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
        Board2_DW.decision.mode = DEFAULT;
 8004066:	4b39      	ldr	r3, [pc, #228]	@ (800414c <Board2_Board_decision+0x49c>)
 8004068:	2200      	movs	r2, #0
 800406a:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
            }
            break;
          }
        }
      }
      break;
 800406e:	e061      	b.n	8004134 <Board2_Board_decision+0x484>
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 8004070:	4b36      	ldr	r3, [pc, #216]	@ (800414c <Board2_Board_decision+0x49c>)
 8004072:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004076:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800407a:	4293      	cmp	r3, r2
 800407c:	d104      	bne.n	8004088 <Board2_Board_decision+0x3d8>
          b = Board2_Critical_Voltage_Occured();
 800407e:	f7fd fc9d 	bl	80019bc <Board2_Critical_Voltage_Occured>
 8004082:	4603      	mov	r3, r0
 8004084:	70fb      	strb	r3, [r7, #3]
 8004086:	e001      	b.n	800408c <Board2_Board_decision+0x3dc>
          b = false;
 8004088:	2300      	movs	r3, #0
 800408a:	70fb      	strb	r3, [r7, #3]
        if (b) {
 800408c:	78fb      	ldrb	r3, [r7, #3]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d00c      	beq.n	80040ac <Board2_Board_decision+0x3fc>
          Board2_DW.is_Normal_driving = Board2_IN_NO_ACTIVE_CHILD;
 8004092:	4b2e      	ldr	r3, [pc, #184]	@ (800414c <Board2_Board_decision+0x49c>)
 8004094:	2200      	movs	r2, #0
 8004096:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
          Board2_DW.is_Mode_manager = Boa_IN_Critical_voltage_driving;
 800409a:	4b2c      	ldr	r3, [pc, #176]	@ (800414c <Board2_Board_decision+0x49c>)
 800409c:	2201      	movs	r2, #1
 800409e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
          Board2_DW.decision.mode = ECO;
 80040a2:	4b2a      	ldr	r3, [pc, #168]	@ (800414c <Board2_Board_decision+0x49c>)
 80040a4:	2202      	movs	r2, #2
 80040a6:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
      break;
 80040aa:	e043      	b.n	8004134 <Board2_Board_decision+0x484>
          switch (Board2_DW.is_Normal_driving) {
 80040ac:	4b27      	ldr	r3, [pc, #156]	@ (800414c <Board2_Board_decision+0x49c>)
 80040ae:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 80040b2:	2b03      	cmp	r3, #3
 80040b4:	d026      	beq.n	8004104 <Board2_Board_decision+0x454>
 80040b6:	2b03      	cmp	r3, #3
 80040b8:	dc3c      	bgt.n	8004134 <Board2_Board_decision+0x484>
 80040ba:	2b01      	cmp	r3, #1
 80040bc:	d002      	beq.n	80040c4 <Board2_Board_decision+0x414>
 80040be:	2b02      	cmp	r3, #2
 80040c0:	d010      	beq.n	80040e4 <Board2_Board_decision+0x434>
      break;
 80040c2:	e037      	b.n	8004134 <Board2_Board_decision+0x484>
            b = Board2_Mode_B_Pressed();
 80040c4:	f7ff fa80 	bl	80035c8 <Board2_Mode_B_Pressed>
 80040c8:	4603      	mov	r3, r0
 80040ca:	70fb      	strb	r3, [r7, #3]
            if (b) {
 80040cc:	78fb      	ldrb	r3, [r7, #3]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d028      	beq.n	8004124 <Board2_Board_decision+0x474>
              Board2_DW.is_Normal_driving = Board2_IN_Mode_SPORT;
 80040d2:	4b1e      	ldr	r3, [pc, #120]	@ (800414c <Board2_Board_decision+0x49c>)
 80040d4:	2203      	movs	r2, #3
 80040d6:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
              Board2_DW.decision.mode = SPORT;
 80040da:	4b1c      	ldr	r3, [pc, #112]	@ (800414c <Board2_Board_decision+0x49c>)
 80040dc:	2201      	movs	r2, #1
 80040de:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
            break;
 80040e2:	e01f      	b.n	8004124 <Board2_Board_decision+0x474>
            b = Board2_Mode_B_Pressed();
 80040e4:	f7ff fa70 	bl	80035c8 <Board2_Mode_B_Pressed>
 80040e8:	4603      	mov	r3, r0
 80040ea:	70fb      	strb	r3, [r7, #3]
            if (b) {
 80040ec:	78fb      	ldrb	r3, [r7, #3]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d01a      	beq.n	8004128 <Board2_Board_decision+0x478>
              Board2_DW.is_Normal_driving = Board2_IN_Mode_DEFAULT;
 80040f2:	4b16      	ldr	r3, [pc, #88]	@ (800414c <Board2_Board_decision+0x49c>)
 80040f4:	2201      	movs	r2, #1
 80040f6:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
              Board2_DW.decision.mode = DEFAULT;
 80040fa:	4b14      	ldr	r3, [pc, #80]	@ (800414c <Board2_Board_decision+0x49c>)
 80040fc:	2200      	movs	r2, #0
 80040fe:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
            break;
 8004102:	e011      	b.n	8004128 <Board2_Board_decision+0x478>
            b = Board2_Mode_B_Pressed();
 8004104:	f7ff fa60 	bl	80035c8 <Board2_Mode_B_Pressed>
 8004108:	4603      	mov	r3, r0
 800410a:	70fb      	strb	r3, [r7, #3]
            if (b) {
 800410c:	78fb      	ldrb	r3, [r7, #3]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d00c      	beq.n	800412c <Board2_Board_decision+0x47c>
              Board2_DW.is_Normal_driving = Board2_IN_Mode_ECO;
 8004112:	4b0e      	ldr	r3, [pc, #56]	@ (800414c <Board2_Board_decision+0x49c>)
 8004114:	2202      	movs	r2, #2
 8004116:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
              Board2_DW.decision.mode = ECO;
 800411a:	4b0c      	ldr	r3, [pc, #48]	@ (800414c <Board2_Board_decision+0x49c>)
 800411c:	2202      	movs	r2, #2
 800411e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
            break;
 8004122:	e003      	b.n	800412c <Board2_Board_decision+0x47c>
            break;
 8004124:	bf00      	nop
 8004126:	e005      	b.n	8004134 <Board2_Board_decision+0x484>
            break;
 8004128:	bf00      	nop
 800412a:	e003      	b.n	8004134 <Board2_Board_decision+0x484>
            break;
 800412c:	bf00      	nop
      break;
 800412e:	e001      	b.n	8004134 <Board2_Board_decision+0x484>
      break;
 8004130:	bf00      	nop
 8004132:	e000      	b.n	8004136 <Board2_Board_decision+0x486>
      break;
 8004134:	bf00      	nop
    }
  }

  if (Board2_DW.is_active_Lights_manager != 0) {
 8004136:	4b05      	ldr	r3, [pc, #20]	@ (800414c <Board2_Board_decision+0x49c>)
 8004138:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 800413c:	2b00      	cmp	r3, #0
 800413e:	d001      	beq.n	8004144 <Board2_Board_decision+0x494>
    Board2_Lights_manager();
 8004140:	f7ff fcf2 	bl	8003b28 <Board2_Lights_manager>
  }
}
 8004144:	bf00      	nop
 8004146:	3708      	adds	r7, #8
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}
 800414c:	200001f8 	.word	0x200001f8

08004150 <Board2_isequal_n>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_isequal_n(MOVING_OBSTACLE_TYPE varargin_1,
  MOVING_OBSTACLE_TYPE varargin_2)
{
 8004150:	b480      	push	{r7}
 8004152:	b085      	sub	sp, #20
 8004154:	af00      	add	r7, sp, #0
 8004156:	4603      	mov	r3, r0
 8004158:	460a      	mov	r2, r1
 800415a:	71fb      	strb	r3, [r7, #7]
 800415c:	4613      	mov	r3, r2
 800415e:	71bb      	strb	r3, [r7, #6]
  boolean_T p;
  p = false;
 8004160:	2300      	movs	r3, #0
 8004162:	73fb      	strb	r3, [r7, #15]
  if ((int32_T)varargin_1 == (int32_T)varargin_2) {
 8004164:	79fa      	ldrb	r2, [r7, #7]
 8004166:	79bb      	ldrb	r3, [r7, #6]
 8004168:	429a      	cmp	r2, r3
 800416a:	d101      	bne.n	8004170 <Board2_isequal_n+0x20>
    p = true;
 800416c:	2301      	movs	r3, #1
 800416e:	73fb      	strb	r3, [r7, #15]
  }

  return p;
 8004170:	7bfb      	ldrb	r3, [r7, #15]
}
 8004172:	4618      	mov	r0, r3
 8004174:	3714      	adds	r7, #20
 8004176:	46bd      	mov	sp, r7
 8004178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417c:	4770      	bx	lr

0800417e <Board2_isequal>:
  boolean_T varargin_1_limit_vel, int8_T varargin_1_change_vel, boolean_T
  varargin_1_obs_detection, const StateBusB1 varargin_2_stateB1, const
  StateBusB2 varargin_2_stateB2, MOVING_OBSTACLE_TYPE varargin_2_mov_obs,
  boolean_T varargin_2_spc_retro, boolean_T varargin_2_limit_vel, int8_T
  varargin_2_change_vel, boolean_T varargin_2_obs_detection)
{
 800417e:	b590      	push	{r4, r7, lr}
 8004180:	b087      	sub	sp, #28
 8004182:	af00      	add	r7, sp, #0
 8004184:	ed87 0a03 	vstr	s0, [r7, #12]
 8004188:	edc7 0a02 	vstr	s1, [r7, #8]
 800418c:	4604      	mov	r4, r0
 800418e:	4608      	mov	r0, r1
 8004190:	4611      	mov	r1, r2
 8004192:	461a      	mov	r2, r3
 8004194:	4623      	mov	r3, r4
 8004196:	80fb      	strh	r3, [r7, #6]
 8004198:	4603      	mov	r3, r0
 800419a:	80bb      	strh	r3, [r7, #4]
 800419c:	460b      	mov	r3, r1
 800419e:	807b      	strh	r3, [r7, #2]
 80041a0:	4613      	mov	r3, r2
 80041a2:	803b      	strh	r3, [r7, #0]
  boolean_T e_p;
  boolean_T p;
  p = false;
 80041a4:	2300      	movs	r3, #0
 80041a6:	75bb      	strb	r3, [r7, #22]
  if (varargin_1_obs_detection == varargin_2_obs_detection) {
 80041a8:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 80041ac:	f897 30a0 	ldrb.w	r3, [r7, #160]	@ 0xa0
 80041b0:	429a      	cmp	r2, r3
 80041b2:	f040 8118 	bne.w	80043e6 <Board2_isequal+0x268>
    if (varargin_1_change_vel == varargin_2_change_vel) {
 80041b6:	f997 205c 	ldrsb.w	r2, [r7, #92]	@ 0x5c
 80041ba:	f997 309c 	ldrsb.w	r3, [r7, #156]	@ 0x9c
 80041be:	429a      	cmp	r2, r3
 80041c0:	f040 810e 	bne.w	80043e0 <Board2_isequal+0x262>
      if (varargin_1_limit_vel == varargin_2_limit_vel) {
 80041c4:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 80041c8:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 80041cc:	429a      	cmp	r2, r3
 80041ce:	f040 8104 	bne.w	80043da <Board2_isequal+0x25c>
        if (varargin_1_spc_retro == varargin_2_spc_retro) {
 80041d2:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 80041d6:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 80041da:	429a      	cmp	r2, r3
 80041dc:	f040 80fa 	bne.w	80043d4 <Board2_isequal+0x256>
          if (Board2_isequal_n(varargin_1_mov_obs, varargin_2_mov_obs)) {
 80041e0:	f897 2090 	ldrb.w	r2, [r7, #144]	@ 0x90
 80041e4:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80041e8:	4611      	mov	r1, r2
 80041ea:	4618      	mov	r0, r3
 80041ec:	f7ff ffb0 	bl	8004150 <Board2_isequal_n>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	f000 80eb 	beq.w	80043ce <Board2_isequal+0x250>
            if (varargin_1_stateB2.gyroError == varargin_2_stateB2.gyroError) {
 80041f8:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 80041fc:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8004200:	429a      	cmp	r2, r3
 8004202:	d17d      	bne.n	8004300 <Board2_isequal+0x182>
              if (varargin_1_stateB2.controllerError ==
 8004204:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
                  varargin_2_stateB2.controllerError) {
 8004208:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
              if (varargin_1_stateB2.controllerError ==
 800420c:	429a      	cmp	r2, r3
 800420e:	d174      	bne.n	80042fa <Board2_isequal+0x17c>
                if (varargin_1_stateB2.controller_battery ==
 8004210:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
                    varargin_2_stateB2.controller_battery) {
 8004214:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
                if (varargin_1_stateB2.controller_battery ==
 8004218:	429a      	cmp	r2, r3
 800421a:	d16b      	bne.n	80042f4 <Board2_isequal+0x176>
                  if (varargin_1_stateB2.l_stick_button ==
 800421c:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
                      varargin_2_stateB2.l_stick_button) {
 8004220:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
                  if (varargin_1_stateB2.l_stick_button ==
 8004224:	429a      	cmp	r2, r3
 8004226:	d162      	bne.n	80042ee <Board2_isequal+0x170>
                    if (varargin_1_stateB2.r_stick_button ==
 8004228:	f897 204a 	ldrb.w	r2, [r7, #74]	@ 0x4a
                        varargin_2_stateB2.r_stick_button) {
 800422c:	f897 308a 	ldrb.w	r3, [r7, #138]	@ 0x8a
                    if (varargin_1_stateB2.r_stick_button ==
 8004230:	429a      	cmp	r2, r3
 8004232:	d159      	bne.n	80042e8 <Board2_isequal+0x16a>
                      if (varargin_1_stateB2.button4 ==
 8004234:	f897 2049 	ldrb.w	r2, [r7, #73]	@ 0x49
                          varargin_2_stateB2.button4) {
 8004238:	f897 3089 	ldrb.w	r3, [r7, #137]	@ 0x89
                      if (varargin_1_stateB2.button4 ==
 800423c:	429a      	cmp	r2, r3
 800423e:	d150      	bne.n	80042e2 <Board2_isequal+0x164>
                        if (varargin_1_stateB2.button3 ==
 8004240:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
                            varargin_2_stateB2.button3) {
 8004244:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
                        if (varargin_1_stateB2.button3 ==
 8004248:	429a      	cmp	r2, r3
 800424a:	d147      	bne.n	80042dc <Board2_isequal+0x15e>
                          if (varargin_1_stateB2.button2 ==
 800424c:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
                              varargin_2_stateB2.button2) {
 8004250:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
                          if (varargin_1_stateB2.button2 ==
 8004254:	429a      	cmp	r2, r3
 8004256:	d13e      	bne.n	80042d6 <Board2_isequal+0x158>
                            if (varargin_1_stateB2.button1 ==
 8004258:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
                                varargin_2_stateB2.button1) {
 800425c:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
                            if (varargin_1_stateB2.button1 ==
 8004260:	429a      	cmp	r2, r3
 8004262:	d135      	bne.n	80042d0 <Board2_isequal+0x152>
                              if (varargin_1_stateB2.controller_x ==
 8004264:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
                                  varargin_2_stateB2.controller_x) {
 8004268:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
                              if (varargin_1_stateB2.controller_x ==
 800426c:	429a      	cmp	r2, r3
 800426e:	d12c      	bne.n	80042ca <Board2_isequal+0x14c>
                                if (varargin_1_stateB2.controller_y ==
 8004270:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
                                    varargin_2_stateB2.controller_y) {
 8004274:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
                                if (varargin_1_stateB2.controller_y ==
 8004278:	429a      	cmp	r2, r3
 800427a:	d123      	bne.n	80042c4 <Board2_isequal+0x146>
                                  if (varargin_1_stateB2.sonar3 ==
 800427c:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
                                      varargin_2_stateB2.sonar3) {
 8004280:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
                                  if (varargin_1_stateB2.sonar3 ==
 8004284:	429a      	cmp	r2, r3
 8004286:	d11a      	bne.n	80042be <Board2_isequal+0x140>
                                    if (varargin_1_stateB2.sonar2 ==
 8004288:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
                                        varargin_2_stateB2.sonar2) {
 800428a:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
                                    if (varargin_1_stateB2.sonar2 ==
 800428e:	429a      	cmp	r2, r3
 8004290:	d112      	bne.n	80042b8 <Board2_isequal+0x13a>
                                      e_p = ((varargin_1_stateB2.sonar1 ==
 8004292:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
                                              varargin_2_stateB2.sonar1) &&
 8004294:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 8004298:	429a      	cmp	r2, r3
 800429a:	d10a      	bne.n	80042b2 <Board2_isequal+0x134>
                                             (varargin_1_stateB2.gyroYaw ==
 800429c:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
                                              varargin_2_stateB2.gyroYaw));
 80042a0:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
                                              varargin_2_stateB2.sonar1) &&
 80042a4:	eeb4 7a67 	vcmp.f32	s14, s15
 80042a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042ac:	d101      	bne.n	80042b2 <Board2_isequal+0x134>
 80042ae:	2301      	movs	r3, #1
 80042b0:	e000      	b.n	80042b4 <Board2_isequal+0x136>
 80042b2:	2300      	movs	r3, #0
                                      e_p = ((varargin_1_stateB2.sonar1 ==
 80042b4:	75fb      	strb	r3, [r7, #23]
 80042b6:	e025      	b.n	8004304 <Board2_isequal+0x186>
                                    } else {
                                      e_p = false;
 80042b8:	2300      	movs	r3, #0
 80042ba:	75fb      	strb	r3, [r7, #23]
 80042bc:	e022      	b.n	8004304 <Board2_isequal+0x186>
                                    }
                                  } else {
                                    e_p = false;
 80042be:	2300      	movs	r3, #0
 80042c0:	75fb      	strb	r3, [r7, #23]
 80042c2:	e01f      	b.n	8004304 <Board2_isequal+0x186>
                                  }
                                } else {
                                  e_p = false;
 80042c4:	2300      	movs	r3, #0
 80042c6:	75fb      	strb	r3, [r7, #23]
 80042c8:	e01c      	b.n	8004304 <Board2_isequal+0x186>
                                }
                              } else {
                                e_p = false;
 80042ca:	2300      	movs	r3, #0
 80042cc:	75fb      	strb	r3, [r7, #23]
 80042ce:	e019      	b.n	8004304 <Board2_isequal+0x186>
                              }
                            } else {
                              e_p = false;
 80042d0:	2300      	movs	r3, #0
 80042d2:	75fb      	strb	r3, [r7, #23]
 80042d4:	e016      	b.n	8004304 <Board2_isequal+0x186>
                            }
                          } else {
                            e_p = false;
 80042d6:	2300      	movs	r3, #0
 80042d8:	75fb      	strb	r3, [r7, #23]
 80042da:	e013      	b.n	8004304 <Board2_isequal+0x186>
                          }
                        } else {
                          e_p = false;
 80042dc:	2300      	movs	r3, #0
 80042de:	75fb      	strb	r3, [r7, #23]
 80042e0:	e010      	b.n	8004304 <Board2_isequal+0x186>
                        }
                      } else {
                        e_p = false;
 80042e2:	2300      	movs	r3, #0
 80042e4:	75fb      	strb	r3, [r7, #23]
 80042e6:	e00d      	b.n	8004304 <Board2_isequal+0x186>
                      }
                    } else {
                      e_p = false;
 80042e8:	2300      	movs	r3, #0
 80042ea:	75fb      	strb	r3, [r7, #23]
 80042ec:	e00a      	b.n	8004304 <Board2_isequal+0x186>
                    }
                  } else {
                    e_p = false;
 80042ee:	2300      	movs	r3, #0
 80042f0:	75fb      	strb	r3, [r7, #23]
 80042f2:	e007      	b.n	8004304 <Board2_isequal+0x186>
                  }
                } else {
                  e_p = false;
 80042f4:	2300      	movs	r3, #0
 80042f6:	75fb      	strb	r3, [r7, #23]
 80042f8:	e004      	b.n	8004304 <Board2_isequal+0x186>
                }
              } else {
                e_p = false;
 80042fa:	2300      	movs	r3, #0
 80042fc:	75fb      	strb	r3, [r7, #23]
 80042fe:	e001      	b.n	8004304 <Board2_isequal+0x186>
              }
            } else {
              e_p = false;
 8004300:	2300      	movs	r3, #0
 8004302:	75fb      	strb	r3, [r7, #23]
            }

            if (e_p) {
 8004304:	7dfb      	ldrb	r3, [r7, #23]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d05e      	beq.n	80043c8 <Board2_isequal+0x24a>
              if (varargin_1_stateB1_motorError_1 ==
                  varargin_2_stateB1.motorError_BB) {
 800430a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
              if (varargin_1_stateB1_motorError_1 ==
 800430e:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8004312:	429a      	cmp	r2, r3
 8004314:	d155      	bne.n	80043c2 <Board2_isequal+0x244>
                if (varargin_1_stateB1_motorError_B ==
                    varargin_2_stateB1.motorError_BA) {
 8004316:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
                if (varargin_1_stateB1_motorError_B ==
 800431a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800431e:	429a      	cmp	r2, r3
 8004320:	d14c      	bne.n	80043bc <Board2_isequal+0x23e>
                  if (varargin_1_stateB1_motorError_0 ==
                      varargin_2_stateB1.motorError_FB) {
 8004322:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
                  if (varargin_1_stateB1_motorError_0 ==
 8004326:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800432a:	429a      	cmp	r2, r3
 800432c:	d143      	bne.n	80043b6 <Board2_isequal+0x238>
                    if (varargin_1_stateB1_motorError_F ==
                        varargin_2_stateB1.motorError_FA) {
 800432e:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
                    if (varargin_1_stateB1_motorError_F ==
 8004332:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8004336:	429a      	cmp	r2, r3
 8004338:	d13a      	bne.n	80043b0 <Board2_isequal+0x232>
                      if (varargin_1_stateB1_velocity_BB ==
                          varargin_2_stateB1.velocity_BB) {
 800433a:	f9b7 3072 	ldrsh.w	r3, [r7, #114]	@ 0x72
                      if (varargin_1_stateB1_velocity_BB ==
 800433e:	f9b7 2000 	ldrsh.w	r2, [r7]
 8004342:	429a      	cmp	r2, r3
 8004344:	d131      	bne.n	80043aa <Board2_isequal+0x22c>
                        if (varargin_1_stateB1_velocity_BA ==
                            varargin_2_stateB1.velocity_BA) {
 8004346:	f9b7 3070 	ldrsh.w	r3, [r7, #112]	@ 0x70
                        if (varargin_1_stateB1_velocity_BA ==
 800434a:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800434e:	429a      	cmp	r2, r3
 8004350:	d128      	bne.n	80043a4 <Board2_isequal+0x226>
                          if (varargin_1_stateB1_velocity_FB ==
                              varargin_2_stateB1.velocity_FB) {
 8004352:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	@ 0x6e
                          if (varargin_1_stateB1_velocity_FB ==
 8004356:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800435a:	429a      	cmp	r2, r3
 800435c:	d11f      	bne.n	800439e <Board2_isequal+0x220>
                            if (varargin_1_stateB1_velocity_FA ==
                                varargin_2_stateB1.velocity_FA) {
 800435e:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	@ 0x6c
                            if (varargin_1_stateB1_velocity_FA ==
 8004362:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004366:	429a      	cmp	r2, r3
 8004368:	d116      	bne.n	8004398 <Board2_isequal+0x21a>
                              e_p = ((varargin_1_stateB1_temperature ==
                                      varargin_2_stateB1.temperature) &&
 800436a:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 800436e:	ed97 7a02 	vldr	s14, [r7, #8]
 8004372:	eeb4 7a67 	vcmp.f32	s14, s15
 8004376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800437a:	d10a      	bne.n	8004392 <Board2_isequal+0x214>
                                     (varargin_1_stateB1_battery_volt ==
                                      varargin_2_stateB1.battery_voltage));
 800437c:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
                                      varargin_2_stateB1.temperature) &&
 8004380:	ed97 7a03 	vldr	s14, [r7, #12]
 8004384:	eeb4 7a67 	vcmp.f32	s14, s15
 8004388:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800438c:	d101      	bne.n	8004392 <Board2_isequal+0x214>
 800438e:	2301      	movs	r3, #1
 8004390:	e000      	b.n	8004394 <Board2_isequal+0x216>
 8004392:	2300      	movs	r3, #0
                              e_p = ((varargin_1_stateB1_temperature ==
 8004394:	75fb      	strb	r3, [r7, #23]
 8004396:	e028      	b.n	80043ea <Board2_isequal+0x26c>
                            } else {
                              e_p = false;
 8004398:	2300      	movs	r3, #0
 800439a:	75fb      	strb	r3, [r7, #23]
 800439c:	e025      	b.n	80043ea <Board2_isequal+0x26c>
                            }
                          } else {
                            e_p = false;
 800439e:	2300      	movs	r3, #0
 80043a0:	75fb      	strb	r3, [r7, #23]
 80043a2:	e022      	b.n	80043ea <Board2_isequal+0x26c>
                          }
                        } else {
                          e_p = false;
 80043a4:	2300      	movs	r3, #0
 80043a6:	75fb      	strb	r3, [r7, #23]
 80043a8:	e01f      	b.n	80043ea <Board2_isequal+0x26c>
                        }
                      } else {
                        e_p = false;
 80043aa:	2300      	movs	r3, #0
 80043ac:	75fb      	strb	r3, [r7, #23]
 80043ae:	e01c      	b.n	80043ea <Board2_isequal+0x26c>
                      }
                    } else {
                      e_p = false;
 80043b0:	2300      	movs	r3, #0
 80043b2:	75fb      	strb	r3, [r7, #23]
 80043b4:	e019      	b.n	80043ea <Board2_isequal+0x26c>
                    }
                  } else {
                    e_p = false;
 80043b6:	2300      	movs	r3, #0
 80043b8:	75fb      	strb	r3, [r7, #23]
 80043ba:	e016      	b.n	80043ea <Board2_isequal+0x26c>
                  }
                } else {
                  e_p = false;
 80043bc:	2300      	movs	r3, #0
 80043be:	75fb      	strb	r3, [r7, #23]
 80043c0:	e013      	b.n	80043ea <Board2_isequal+0x26c>
                }
              } else {
                e_p = false;
 80043c2:	2300      	movs	r3, #0
 80043c4:	75fb      	strb	r3, [r7, #23]
 80043c6:	e010      	b.n	80043ea <Board2_isequal+0x26c>
              }
            } else {
              e_p = false;
 80043c8:	2300      	movs	r3, #0
 80043ca:	75fb      	strb	r3, [r7, #23]
 80043cc:	e00d      	b.n	80043ea <Board2_isequal+0x26c>
            }
          } else {
            e_p = false;
 80043ce:	2300      	movs	r3, #0
 80043d0:	75fb      	strb	r3, [r7, #23]
 80043d2:	e00a      	b.n	80043ea <Board2_isequal+0x26c>
          }
        } else {
          e_p = false;
 80043d4:	2300      	movs	r3, #0
 80043d6:	75fb      	strb	r3, [r7, #23]
 80043d8:	e007      	b.n	80043ea <Board2_isequal+0x26c>
        }
      } else {
        e_p = false;
 80043da:	2300      	movs	r3, #0
 80043dc:	75fb      	strb	r3, [r7, #23]
 80043de:	e004      	b.n	80043ea <Board2_isequal+0x26c>
      }
    } else {
      e_p = false;
 80043e0:	2300      	movs	r3, #0
 80043e2:	75fb      	strb	r3, [r7, #23]
 80043e4:	e001      	b.n	80043ea <Board2_isequal+0x26c>
    }
  } else {
    e_p = false;
 80043e6:	2300      	movs	r3, #0
 80043e8:	75fb      	strb	r3, [r7, #23]
  }

  if (e_p) {
 80043ea:	7dfb      	ldrb	r3, [r7, #23]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d001      	beq.n	80043f4 <Board2_isequal+0x276>
    p = true;
 80043f0:	2301      	movs	r3, #1
 80043f2:	75bb      	strb	r3, [r7, #22]
  }

  return p;
 80043f4:	7dbb      	ldrb	r3, [r7, #22]
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	371c      	adds	r7, #28
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd90      	pop	{r4, r7, pc}
	...

08004400 <Board2_Receive_global_state>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Receive_global_state(void)
{
 8004400:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004404:	b0ab      	sub	sp, #172	@ 0xac
 8004406:	af20      	add	r7, sp, #128	@ 0x80
  int32_T b_previousEvent;
  boolean_T b;
  b = Board2_Is_Rx_Finished();
 8004408:	f7fc fe9a 	bl	8001140 <Board2_Is_Rx_Finished>
 800440c:	4603      	mov	r3, r0
 800440e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (b) {
 8004412:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004416:	2b00      	cmp	r3, #0
 8004418:	f000 80cf 	beq.w	80045ba <Board2_Receive_global_state+0x1ba>
    b = Board2_Verify_Global_Integrity();
 800441c:	f7fd fa74 	bl	8001908 <Board2_Verify_Global_Integrity>
 8004420:	4603      	mov	r3, r0
 8004422:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (b) {
 8004426:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800442a:	2b00      	cmp	r3, #0
 800442c:	f000 80b6 	beq.w	800459c <Board2_Receive_global_state+0x19c>
      b_previousEvent = Board2_DW.sfEvent;
 8004430:	4b75      	ldr	r3, [pc, #468]	@ (8004608 <Board2_Receive_global_state+0x208>)
 8004432:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004436:	623b      	str	r3, [r7, #32]
      Board2_DW.sfEvent = Board2_event_STEP;
 8004438:	4b73      	ldr	r3, [pc, #460]	@ (8004608 <Board2_Receive_global_state+0x208>)
 800443a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800443e:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
      if (Board2_DW.is_active_Board_decision != 0) {
 8004442:	4b71      	ldr	r3, [pc, #452]	@ (8004608 <Board2_Receive_global_state+0x208>)
 8004444:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8004448:	2b00      	cmp	r3, #0
 800444a:	d001      	beq.n	8004450 <Board2_Receive_global_state+0x50>
        Board2_Board_decision();
 800444c:	f7ff fc30 	bl	8003cb0 <Board2_Board_decision>
      }

      Board2_DW.sfEvent = b_previousEvent;
 8004450:	4a6d      	ldr	r2, [pc, #436]	@ (8004608 <Board2_Receive_global_state+0x208>)
 8004452:	6a3b      	ldr	r3, [r7, #32]
 8004454:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
      Board2_Raise_MTalk();
 8004458:	f7fc fdc2 	bl	8000fe0 <Board2_Raise_MTalk>
      if (Board2_isequal(Board2_DW.global_state.stateB1.battery_voltage,
 800445c:	4b6a      	ldr	r3, [pc, #424]	@ (8004608 <Board2_Receive_global_state+0x208>)
 800445e:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8004462:	4b69      	ldr	r3, [pc, #420]	@ (8004608 <Board2_Receive_global_state+0x208>)
 8004464:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8004468:	4b67      	ldr	r3, [pc, #412]	@ (8004608 <Board2_Receive_global_state+0x208>)
 800446a:	f9b3 c040 	ldrsh.w	ip, [r3, #64]	@ 0x40
 800446e:	4b66      	ldr	r3, [pc, #408]	@ (8004608 <Board2_Receive_global_state+0x208>)
 8004470:	f9b3 e042 	ldrsh.w	lr, [r3, #66]	@ 0x42
 8004474:	4b64      	ldr	r3, [pc, #400]	@ (8004608 <Board2_Receive_global_state+0x208>)
 8004476:	f9b3 8044 	ldrsh.w	r8, [r3, #68]	@ 0x44
 800447a:	4b63      	ldr	r3, [pc, #396]	@ (8004608 <Board2_Receive_global_state+0x208>)
 800447c:	f9b3 9046 	ldrsh.w	r9, [r3, #70]	@ 0x46
 8004480:	4b61      	ldr	r3, [pc, #388]	@ (8004608 <Board2_Receive_global_state+0x208>)
 8004482:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8004486:	61fb      	str	r3, [r7, #28]
 8004488:	4b5f      	ldr	r3, [pc, #380]	@ (8004608 <Board2_Receive_global_state+0x208>)
 800448a:	f893 2049 	ldrb.w	r2, [r3, #73]	@ 0x49
 800448e:	61ba      	str	r2, [r7, #24]
 8004490:	4b5d      	ldr	r3, [pc, #372]	@ (8004608 <Board2_Receive_global_state+0x208>)
 8004492:	f893 104a 	ldrb.w	r1, [r3, #74]	@ 0x4a
 8004496:	6179      	str	r1, [r7, #20]
 8004498:	4b5b      	ldr	r3, [pc, #364]	@ (8004608 <Board2_Receive_global_state+0x208>)
 800449a:	f893 004b 	ldrb.w	r0, [r3, #75]	@ 0x4b
 800449e:	6138      	str	r0, [r7, #16]
 80044a0:	4b59      	ldr	r3, [pc, #356]	@ (8004608 <Board2_Receive_global_state+0x208>)
 80044a2:	f893 6064 	ldrb.w	r6, [r3, #100]	@ 0x64
 80044a6:	4b58      	ldr	r3, [pc, #352]	@ (8004608 <Board2_Receive_global_state+0x208>)
 80044a8:	f893 4065 	ldrb.w	r4, [r3, #101]	@ 0x65
 80044ac:	60fc      	str	r4, [r7, #12]
 80044ae:	4b56      	ldr	r3, [pc, #344]	@ (8004608 <Board2_Receive_global_state+0x208>)
 80044b0:	f893 5066 	ldrb.w	r5, [r3, #102]	@ 0x66
 80044b4:	60bd      	str	r5, [r7, #8]
 80044b6:	4b54      	ldr	r3, [pc, #336]	@ (8004608 <Board2_Receive_global_state+0x208>)
 80044b8:	f993 3067 	ldrsb.w	r3, [r3, #103]	@ 0x67
 80044bc:	607b      	str	r3, [r7, #4]
 80044be:	4b52      	ldr	r3, [pc, #328]	@ (8004608 <Board2_Receive_global_state+0x208>)
 80044c0:	f893 2068 	ldrb.w	r2, [r3, #104]	@ 0x68
 80044c4:	603a      	str	r2, [r7, #0]
 80044c6:	4b50      	ldr	r3, [pc, #320]	@ (8004608 <Board2_Receive_global_state+0x208>)
 80044c8:	f893 402c 	ldrb.w	r4, [r3, #44]	@ 0x2c
 80044cc:	4b4e      	ldr	r3, [pc, #312]	@ (8004608 <Board2_Receive_global_state+0x208>)
 80044ce:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
 80044d2:	4b4d      	ldr	r3, [pc, #308]	@ (8004608 <Board2_Receive_global_state+0x208>)
 80044d4:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 80044d8:	4b4b      	ldr	r3, [pc, #300]	@ (8004608 <Board2_Receive_global_state+0x208>)
 80044da:	f993 202f 	ldrsb.w	r2, [r3, #47]	@ 0x2f
 80044de:	4b4a      	ldr	r3, [pc, #296]	@ (8004608 <Board2_Receive_global_state+0x208>)
 80044e0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80044e4:	931e      	str	r3, [sp, #120]	@ 0x78
 80044e6:	921d      	str	r2, [sp, #116]	@ 0x74
 80044e8:	911c      	str	r1, [sp, #112]	@ 0x70
 80044ea:	901b      	str	r0, [sp, #108]	@ 0x6c
 80044ec:	941a      	str	r4, [sp, #104]	@ 0x68
 80044ee:	4b46      	ldr	r3, [pc, #280]	@ (8004608 <Board2_Receive_global_state+0x208>)
 80044f0:	ad14      	add	r5, sp, #80	@ 0x50
 80044f2:	f103 0414 	add.w	r4, r3, #20
 80044f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80044f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80044fa:	e894 0003 	ldmia.w	r4, {r0, r1}
 80044fe:	e885 0003 	stmia.w	r5, {r0, r1}
 8004502:	4b41      	ldr	r3, [pc, #260]	@ (8004608 <Board2_Receive_global_state+0x208>)
 8004504:	ad0f      	add	r5, sp, #60	@ 0x3c
 8004506:	461c      	mov	r4, r3
 8004508:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800450a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800450c:	6823      	ldr	r3, [r4, #0]
 800450e:	602b      	str	r3, [r5, #0]
 8004510:	683a      	ldr	r2, [r7, #0]
 8004512:	920e      	str	r2, [sp, #56]	@ 0x38
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	930d      	str	r3, [sp, #52]	@ 0x34
 8004518:	68bd      	ldr	r5, [r7, #8]
 800451a:	950c      	str	r5, [sp, #48]	@ 0x30
 800451c:	68fc      	ldr	r4, [r7, #12]
 800451e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004520:	960a      	str	r6, [sp, #40]	@ 0x28
 8004522:	4b39      	ldr	r3, [pc, #228]	@ (8004608 <Board2_Receive_global_state+0x208>)
 8004524:	ad04      	add	r5, sp, #16
 8004526:	f103 044c 	add.w	r4, r3, #76	@ 0x4c
 800452a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800452c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800452e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004532:	e885 0003 	stmia.w	r5, {r0, r1}
 8004536:	6938      	ldr	r0, [r7, #16]
 8004538:	9003      	str	r0, [sp, #12]
 800453a:	6979      	ldr	r1, [r7, #20]
 800453c:	9102      	str	r1, [sp, #8]
 800453e:	69ba      	ldr	r2, [r7, #24]
 8004540:	9201      	str	r2, [sp, #4]
 8004542:	69fb      	ldr	r3, [r7, #28]
 8004544:	9300      	str	r3, [sp, #0]
 8004546:	464b      	mov	r3, r9
 8004548:	4642      	mov	r2, r8
 800454a:	4671      	mov	r1, lr
 800454c:	4660      	mov	r0, ip
 800454e:	eef0 0a47 	vmov.f32	s1, s14
 8004552:	eeb0 0a67 	vmov.f32	s0, s15
 8004556:	f7ff fe12 	bl	800417e <Board2_isequal>
 800455a:	4603      	mov	r3, r0
 800455c:	2b00      	cmp	r3, #0
 800455e:	d00a      	beq.n	8004576 <Board2_Receive_global_state+0x176>
                         Board2_DW.receivedGlobalStatePacket.global_state.spc_retro,
                         Board2_DW.receivedGlobalStatePacket.global_state.limit_vel,
                         Board2_DW.receivedGlobalStatePacket.global_state.change_vel,
                         Board2_DW.receivedGlobalStatePacket.global_state.obs_detection))
      {
        Board2_DW.is_Supervisor = Board2_IN_Global_state_received;
 8004560:	4b29      	ldr	r3, [pc, #164]	@ (8004608 <Board2_Receive_global_state+0x208>)
 8004562:	2203      	movs	r2, #3
 8004564:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board2_DW.time_comm = Board2_Get_Timestamp();
 8004568:	f7fc fd40 	bl	8000fec <Board2_Get_Timestamp>
 800456c:	4603      	mov	r3, r0
 800456e:	4a26      	ldr	r2, [pc, #152]	@ (8004608 <Board2_Receive_global_state+0x208>)
 8004570:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
      Board2_Abort_Communication();
      Board2_DW.is_Board_state = Board2_IN_Degraded;
      Board2_DW.is_Degraded = Board2_IN_Restarting;
    }
  }
}
 8004574:	e042      	b.n	80045fc <Board2_Receive_global_state+0x1fc>
        Board2_exit_internal_Normal();
 8004576:	f7fc ff97 	bl	80014a8 <Board2_exit_internal_Normal>
        Board2_Close_Session();
 800457a:	f7fc fdc4 	bl	8001106 <Board2_Close_Session>
        Board2_Lower_MTalk();
 800457e:	f7fc fdc8 	bl	8001112 <Board2_Lower_MTalk>
        Board2_Abort_Communication();
 8004582:	f7fc fdba 	bl	80010fa <Board2_Abort_Communication>
        Board2_DW.is_Board_state = Board2_IN_Single_Board;
 8004586:	4b20      	ldr	r3, [pc, #128]	@ (8004608 <Board2_Receive_global_state+0x208>)
 8004588:	2203      	movs	r2, #3
 800458a:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        Board2_DW.is_Single_Board = Board2_IN_Other_board_failure;
 800458e:	4b1e      	ldr	r3, [pc, #120]	@ (8004608 <Board2_Receive_global_state+0x208>)
 8004590:	2201      	movs	r2, #1
 8004592:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
        Board2_Compute_Degraded_Actions();
 8004596:	f7fc fdf1 	bl	800117c <Board2_Compute_Degraded_Actions>
}
 800459a:	e02f      	b.n	80045fc <Board2_Receive_global_state+0x1fc>
      Board2_DW.is_Supervisor = Board2_IN_Receive_global_state;
 800459c:	4b1a      	ldr	r3, [pc, #104]	@ (8004608 <Board2_Receive_global_state+0x208>)
 800459e:	2206      	movs	r2, #6
 80045a0:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
      Board2_Wait_Global_State();
 80045a4:	f7fc fff4 	bl	8001590 <Board2_Wait_Global_State>
      Board2_Lower_MTalk();
 80045a8:	f7fc fdb3 	bl	8001112 <Board2_Lower_MTalk>
      Board2_DW.time_comm = Board2_Get_Timestamp();
 80045ac:	f7fc fd1e 	bl	8000fec <Board2_Get_Timestamp>
 80045b0:	4603      	mov	r3, r0
 80045b2:	4a15      	ldr	r2, [pc, #84]	@ (8004608 <Board2_Receive_global_state+0x208>)
 80045b4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
}
 80045b8:	e020      	b.n	80045fc <Board2_Receive_global_state+0x1fc>
    b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 80045ba:	4b13      	ldr	r3, [pc, #76]	@ (8004608 <Board2_Receive_global_state+0x208>)
 80045bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80045c0:	f241 710c 	movw	r1, #5900	@ 0x170c
 80045c4:	4618      	mov	r0, r3
 80045c6:	f7fc fd8a 	bl	80010de <Board2_Check_Timeout_Us>
 80045ca:	4603      	mov	r3, r0
 80045cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (b) {
 80045d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d011      	beq.n	80045fc <Board2_Receive_global_state+0x1fc>
      Board2_Compute_Degraded_Actions();
 80045d8:	f7fc fdd0 	bl	800117c <Board2_Compute_Degraded_Actions>
      Board2_exit_internal_Normal();
 80045dc:	f7fc ff64 	bl	80014a8 <Board2_exit_internal_Normal>
      Board2_Close_Session();
 80045e0:	f7fc fd91 	bl	8001106 <Board2_Close_Session>
      Board2_Lower_MTalk();
 80045e4:	f7fc fd95 	bl	8001112 <Board2_Lower_MTalk>
      Board2_Abort_Communication();
 80045e8:	f7fc fd87 	bl	80010fa <Board2_Abort_Communication>
      Board2_DW.is_Board_state = Board2_IN_Degraded;
 80045ec:	4b06      	ldr	r3, [pc, #24]	@ (8004608 <Board2_Receive_global_state+0x208>)
 80045ee:	2201      	movs	r2, #1
 80045f0:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
      Board2_DW.is_Degraded = Board2_IN_Restarting;
 80045f4:	4b04      	ldr	r3, [pc, #16]	@ (8004608 <Board2_Receive_global_state+0x208>)
 80045f6:	2202      	movs	r2, #2
 80045f8:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
}
 80045fc:	bf00      	nop
 80045fe:	372c      	adds	r7, #44	@ 0x2c
 8004600:	46bd      	mov	sp, r7
 8004602:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004606:	bf00      	nop
 8004608:	200001f8 	.word	0x200001f8

0800460c <Board2_Verify_State_Integrity>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Verify_State_Integrity(void)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	af00      	add	r7, sp, #0
  return CRC_Check_State(&Board2_DW.receivedStatePacket);
 8004610:	4802      	ldr	r0, [pc, #8]	@ (800461c <Board2_Verify_State_Integrity+0x10>)
 8004612:	f002 fbbb 	bl	8006d8c <CRC_Check_State>
 8004616:	4603      	mov	r3, r0
}
 8004618:	4618      	mov	r0, r3
 800461a:	bd80      	pop	{r7, pc}
 800461c:	20000298 	.word	0x20000298

08004620 <Board2_Obs_Sonar2>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Obs_Sonar2(void)
{
 8004620:	b480      	push	{r7}
 8004622:	af00      	add	r7, sp, #0
  return (Board2_DW.state.sonar2 >= Board2_MIN_DISTANCE) &&
 8004624:	4b09      	ldr	r3, [pc, #36]	@ (800464c <Board2_Obs_Sonar2+0x2c>)
 8004626:	f8b3 30be 	ldrh.w	r3, [r3, #190]	@ 0xbe
 800462a:	2b95      	cmp	r3, #149	@ 0x95
 800462c:	d907      	bls.n	800463e <Board2_Obs_Sonar2+0x1e>
    (Board2_DW.state.sonar2 <= Board2_MAX_DISTANCE);
 800462e:	4b07      	ldr	r3, [pc, #28]	@ (800464c <Board2_Obs_Sonar2+0x2c>)
 8004630:	f8b3 30be 	ldrh.w	r3, [r3, #190]	@ 0xbe
  return (Board2_DW.state.sonar2 >= Board2_MIN_DISTANCE) &&
 8004634:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8004638:	d801      	bhi.n	800463e <Board2_Obs_Sonar2+0x1e>
 800463a:	2301      	movs	r3, #1
 800463c:	e000      	b.n	8004640 <Board2_Obs_Sonar2+0x20>
 800463e:	2300      	movs	r3, #0
 8004640:	b2db      	uxtb	r3, r3
}
 8004642:	4618      	mov	r0, r3
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr
 800464c:	200001f8 	.word	0x200001f8

08004650 <Board2_Check_Timeout_Ms>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Check_Timeout_Ms(uint32_T b_start_time, uint32_T
  b_min_elapsed_time)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b082      	sub	sp, #8
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
 8004658:	6039      	str	r1, [r7, #0]
  return Time_Check_Elapsed_ms(b_start_time, b_min_elapsed_time);
 800465a:	6839      	ldr	r1, [r7, #0]
 800465c:	6878      	ldr	r0, [r7, #4]
 800465e:	f002 fca5 	bl	8006fac <Time_Check_Elapsed_ms>
 8004662:	4603      	mov	r3, r0
}
 8004664:	4618      	mov	r0, r3
 8004666:	3708      	adds	r7, #8
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}

0800466c <Board2_Obs_Sonar1>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Obs_Sonar1(void)
{
 800466c:	b480      	push	{r7}
 800466e:	af00      	add	r7, sp, #0
  return (Board2_DW.state.sonar1 >= Board2_MIN_DISTANCE) &&
 8004670:	4b09      	ldr	r3, [pc, #36]	@ (8004698 <Board2_Obs_Sonar1+0x2c>)
 8004672:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
 8004676:	2b95      	cmp	r3, #149	@ 0x95
 8004678:	d907      	bls.n	800468a <Board2_Obs_Sonar1+0x1e>
    (Board2_DW.state.sonar1 <= Board2_MAX_DISTANCE);
 800467a:	4b07      	ldr	r3, [pc, #28]	@ (8004698 <Board2_Obs_Sonar1+0x2c>)
 800467c:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
  return (Board2_DW.state.sonar1 >= Board2_MIN_DISTANCE) &&
 8004680:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8004684:	d801      	bhi.n	800468a <Board2_Obs_Sonar1+0x1e>
 8004686:	2301      	movs	r3, #1
 8004688:	e000      	b.n	800468c <Board2_Obs_Sonar1+0x20>
 800468a:	2300      	movs	r3, #0
 800468c:	b2db      	uxtb	r3, r3
}
 800468e:	4618      	mov	r0, r3
 8004690:	46bd      	mov	sp, r7
 8004692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004696:	4770      	bx	lr
 8004698:	200001f8 	.word	0x200001f8

0800469c <Board2_Obs_Sonar3>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Obs_Sonar3(void)
{
 800469c:	b480      	push	{r7}
 800469e:	af00      	add	r7, sp, #0
  return (Board2_DW.state.sonar3 >= Board2_MIN_DISTANCE) &&
 80046a0:	4b09      	ldr	r3, [pc, #36]	@ (80046c8 <Board2_Obs_Sonar3+0x2c>)
 80046a2:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	@ 0xc0
 80046a6:	2b95      	cmp	r3, #149	@ 0x95
 80046a8:	d907      	bls.n	80046ba <Board2_Obs_Sonar3+0x1e>
    (Board2_DW.state.sonar3 <= Board2_MAX_DISTANCE);
 80046aa:	4b07      	ldr	r3, [pc, #28]	@ (80046c8 <Board2_Obs_Sonar3+0x2c>)
 80046ac:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	@ 0xc0
  return (Board2_DW.state.sonar3 >= Board2_MIN_DISTANCE) &&
 80046b0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80046b4:	d801      	bhi.n	80046ba <Board2_Obs_Sonar3+0x1e>
 80046b6:	2301      	movs	r3, #1
 80046b8:	e000      	b.n	80046bc <Board2_Obs_Sonar3+0x20>
 80046ba:	2300      	movs	r3, #0
 80046bc:	b2db      	uxtb	r3, r3
}
 80046be:	4618      	mov	r0, r3
 80046c0:	46bd      	mov	sp, r7
 80046c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c6:	4770      	bx	lr
 80046c8:	200001f8 	.word	0x200001f8

080046cc <Board2_Low_Voltage>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Low_Voltage(void)
{
 80046cc:	b480      	push	{r7}
 80046ce:	af00      	add	r7, sp, #0
  return Board2_DW.receivedStatePacket.state.battery_voltage <=
 80046d0:	4b08      	ldr	r3, [pc, #32]	@ (80046f4 <Board2_Low_Voltage+0x28>)
 80046d2:	edd3 7a28 	vldr	s15, [r3, #160]	@ 0xa0
 80046d6:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80046f8 <Board2_Low_Voltage+0x2c>
 80046da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046e2:	bf94      	ite	ls
 80046e4:	2301      	movls	r3, #1
 80046e6:	2300      	movhi	r3, #0
 80046e8:	b2db      	uxtb	r3, r3
    Board2_LOW_VOLTAGE;
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr
 80046f4:	200001f8 	.word	0x200001f8
 80046f8:	411d47ae 	.word	0x411d47ae

080046fc <Board2_High_Temp>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_High_Temp(void)
{
 80046fc:	b480      	push	{r7}
 80046fe:	af00      	add	r7, sp, #0
  return Board2_DW.receivedStatePacket.state.temperature >=
 8004700:	4b08      	ldr	r3, [pc, #32]	@ (8004724 <Board2_High_Temp+0x28>)
 8004702:	edd3 7a29 	vldr	s15, [r3, #164]	@ 0xa4
 8004706:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8004728 <Board2_High_Temp+0x2c>
 800470a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800470e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004712:	bfac      	ite	ge
 8004714:	2301      	movge	r3, #1
 8004716:	2300      	movlt	r3, #0
 8004718:	b2db      	uxtb	r3, r3
    Board2_HIGH_TEMPERATURE;
}
 800471a:	4618      	mov	r0, r3
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr
 8004724:	200001f8 	.word	0x200001f8
 8004728:	42c80000 	.word	0x42c80000

0800472c <Boa_Battery_temperature_manager>:

/* Function for Chart: '<Root>/Board2' */
static void Boa_Battery_temperature_manager(void)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b082      	sub	sp, #8
 8004730:	af00      	add	r7, sp, #0
  boolean_T b;
  if ((Board2_DW.is_active_Normal_velocity != 0) &&
 8004732:	4b81      	ldr	r3, [pc, #516]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 8004734:	f893 310f 	ldrb.w	r3, [r3, #271]	@ 0x10f
 8004738:	2b00      	cmp	r3, #0
 800473a:	d00f      	beq.n	800475c <Boa_Battery_temperature_manager+0x30>
      (Board2_DW.is_Normal_velocity == Board2_IN_No_limitation) &&
 800473c:	4b7e      	ldr	r3, [pc, #504]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 800473e:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
  if ((Board2_DW.is_active_Normal_velocity != 0) &&
 8004742:	2b01      	cmp	r3, #1
 8004744:	d10a      	bne.n	800475c <Boa_Battery_temperature_manager+0x30>
      (Board2_DW.sfEvent == Board2_event_STEP)) {
 8004746:	4b7c      	ldr	r3, [pc, #496]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 8004748:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
      (Board2_DW.is_Normal_velocity == Board2_IN_No_limitation) &&
 800474c:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004750:	4293      	cmp	r3, r2
 8004752:	d103      	bne.n	800475c <Boa_Battery_temperature_manager+0x30>
    Board2_DW.limit_velocity = false;
 8004754:	4b78      	ldr	r3, [pc, #480]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 8004756:	2200      	movs	r2, #0
 8004758:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
  }

  if (Board2_DW.is_active_Battery_manager != 0) {
 800475c:	4b76      	ldr	r3, [pc, #472]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 800475e:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 8004762:	2b00      	cmp	r3, #0
 8004764:	d04f      	beq.n	8004806 <Boa_Battery_temperature_manager+0xda>
    switch (Board2_DW.is_Battery_manager) {
 8004766:	4b74      	ldr	r3, [pc, #464]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 8004768:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 800476c:	2b01      	cmp	r3, #1
 800476e:	d002      	beq.n	8004776 <Boa_Battery_temperature_manager+0x4a>
 8004770:	2b02      	cmp	r3, #2
 8004772:	d02b      	beq.n	80047cc <Boa_Battery_temperature_manager+0xa0>
 8004774:	e047      	b.n	8004806 <Boa_Battery_temperature_manager+0xda>
     case Board2_IN_Limited:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8004776:	4b70      	ldr	r3, [pc, #448]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 8004778:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800477c:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004780:	4293      	cmp	r3, r2
 8004782:	d109      	bne.n	8004798 <Boa_Battery_temperature_manager+0x6c>
        b = !Board2_Low_Voltage();
 8004784:	f7ff ffa2 	bl	80046cc <Board2_Low_Voltage>
 8004788:	4603      	mov	r3, r0
 800478a:	2b00      	cmp	r3, #0
 800478c:	bf0c      	ite	eq
 800478e:	2301      	moveq	r3, #1
 8004790:	2300      	movne	r3, #0
 8004792:	b2db      	uxtb	r3, r3
 8004794:	71fb      	strb	r3, [r7, #7]
 8004796:	e001      	b.n	800479c <Boa_Battery_temperature_manager+0x70>
      } else {
        b = false;
 8004798:	2300      	movs	r3, #0
 800479a:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 800479c:	79fb      	ldrb	r3, [r7, #7]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d004      	beq.n	80047ac <Boa_Battery_temperature_manager+0x80>
        Board2_DW.is_Battery_manager = Board2_IN_Normal;
 80047a2:	4b65      	ldr	r3, [pc, #404]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 80047a4:	2202      	movs	r2, #2
 80047a6:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
      } else if (Board2_DW.sfEvent == Board2_event_STEP) {
        Board2_DW.is_Battery_manager = Board2_IN_Limited;
        Board2_DW.limit_velocity = true;
      }
      break;
 80047aa:	e029      	b.n	8004800 <Boa_Battery_temperature_manager+0xd4>
      } else if (Board2_DW.sfEvent == Board2_event_STEP) {
 80047ac:	4b62      	ldr	r3, [pc, #392]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 80047ae:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80047b2:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d122      	bne.n	8004800 <Boa_Battery_temperature_manager+0xd4>
        Board2_DW.is_Battery_manager = Board2_IN_Limited;
 80047ba:	4b5f      	ldr	r3, [pc, #380]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 80047bc:	2201      	movs	r2, #1
 80047be:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
        Board2_DW.limit_velocity = true;
 80047c2:	4b5d      	ldr	r3, [pc, #372]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 80047c4:	2201      	movs	r2, #1
 80047c6:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
      break;
 80047ca:	e019      	b.n	8004800 <Boa_Battery_temperature_manager+0xd4>

     case Board2_IN_Normal:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 80047cc:	4b5a      	ldr	r3, [pc, #360]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 80047ce:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80047d2:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d104      	bne.n	80047e4 <Boa_Battery_temperature_manager+0xb8>
        b = Board2_Low_Voltage();
 80047da:	f7ff ff77 	bl	80046cc <Board2_Low_Voltage>
 80047de:	4603      	mov	r3, r0
 80047e0:	71fb      	strb	r3, [r7, #7]
 80047e2:	e001      	b.n	80047e8 <Boa_Battery_temperature_manager+0xbc>
      } else {
        b = false;
 80047e4:	2300      	movs	r3, #0
 80047e6:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 80047e8:	79fb      	ldrb	r3, [r7, #7]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d00a      	beq.n	8004804 <Boa_Battery_temperature_manager+0xd8>
        Board2_DW.is_Battery_manager = Board2_IN_Limited;
 80047ee:	4b52      	ldr	r3, [pc, #328]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 80047f0:	2201      	movs	r2, #1
 80047f2:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
        Board2_DW.limit_velocity = true;
 80047f6:	4b50      	ldr	r3, [pc, #320]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 80047f8:	2201      	movs	r2, #1
 80047fa:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
      }
      break;
 80047fe:	e001      	b.n	8004804 <Boa_Battery_temperature_manager+0xd8>
      break;
 8004800:	bf00      	nop
 8004802:	e000      	b.n	8004806 <Boa_Battery_temperature_manager+0xda>
      break;
 8004804:	bf00      	nop
    }
  }

  if (Board2_DW.is_active_Temperature_manager != 0) {
 8004806:	4b4c      	ldr	r3, [pc, #304]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 8004808:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 800480c:	2b00      	cmp	r3, #0
 800480e:	f000 808f 	beq.w	8004930 <Boa_Battery_temperature_manager+0x204>
    switch (Board2_DW.is_Temperature_manager) {
 8004812:	4b49      	ldr	r3, [pc, #292]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 8004814:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8004818:	2b03      	cmp	r3, #3
 800481a:	d068      	beq.n	80048ee <Boa_Battery_temperature_manager+0x1c2>
 800481c:	2b03      	cmp	r3, #3
 800481e:	f300 8087 	bgt.w	8004930 <Boa_Battery_temperature_manager+0x204>
 8004822:	2b01      	cmp	r3, #1
 8004824:	d002      	beq.n	800482c <Boa_Battery_temperature_manager+0x100>
 8004826:	2b02      	cmp	r3, #2
 8004828:	d036      	beq.n	8004898 <Boa_Battery_temperature_manager+0x16c>
        Board2_DW.time_temp = Board2_Get_Timestamp();
      }
      break;
    }
  }
}
 800482a:	e081      	b.n	8004930 <Boa_Battery_temperature_manager+0x204>
      if ((Board2_DW.sfEvent == Board2_event_STEP) && Board2_Check_Timeout_Ms
 800482c:	4b42      	ldr	r3, [pc, #264]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 800482e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004832:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004836:	4293      	cmp	r3, r2
 8004838:	d113      	bne.n	8004862 <Boa_Battery_temperature_manager+0x136>
 800483a:	4b3f      	ldr	r3, [pc, #252]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 800483c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004840:	f242 7110 	movw	r1, #10000	@ 0x2710
 8004844:	4618      	mov	r0, r3
 8004846:	f7ff ff03 	bl	8004650 <Board2_Check_Timeout_Ms>
 800484a:	4603      	mov	r3, r0
 800484c:	2b00      	cmp	r3, #0
 800484e:	d008      	beq.n	8004862 <Boa_Battery_temperature_manager+0x136>
        Board2_DW.is_Temperature_manager = Board2_IN_Limited_l;
 8004850:	4b39      	ldr	r3, [pc, #228]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 8004852:	2202      	movs	r2, #2
 8004854:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
        Board2_DW.limit_velocity = true;
 8004858:	4b37      	ldr	r3, [pc, #220]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 800485a:	2201      	movs	r2, #1
 800485c:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
      break;
 8004860:	e061      	b.n	8004926 <Boa_Battery_temperature_manager+0x1fa>
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 8004862:	4b35      	ldr	r3, [pc, #212]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 8004864:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004868:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800486c:	4293      	cmp	r3, r2
 800486e:	d109      	bne.n	8004884 <Boa_Battery_temperature_manager+0x158>
          b = !Board2_High_Temp();
 8004870:	f7ff ff44 	bl	80046fc <Board2_High_Temp>
 8004874:	4603      	mov	r3, r0
 8004876:	2b00      	cmp	r3, #0
 8004878:	bf0c      	ite	eq
 800487a:	2301      	moveq	r3, #1
 800487c:	2300      	movne	r3, #0
 800487e:	b2db      	uxtb	r3, r3
 8004880:	71fb      	strb	r3, [r7, #7]
 8004882:	e001      	b.n	8004888 <Boa_Battery_temperature_manager+0x15c>
          b = false;
 8004884:	2300      	movs	r3, #0
 8004886:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8004888:	79fb      	ldrb	r3, [r7, #7]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d04b      	beq.n	8004926 <Boa_Battery_temperature_manager+0x1fa>
          Board2_DW.is_Temperature_manager = Board2_IN_Normal_d;
 800488e:	4b2a      	ldr	r3, [pc, #168]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 8004890:	2203      	movs	r2, #3
 8004892:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
      break;
 8004896:	e046      	b.n	8004926 <Boa_Battery_temperature_manager+0x1fa>
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8004898:	4b27      	ldr	r3, [pc, #156]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 800489a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800489e:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d109      	bne.n	80048ba <Boa_Battery_temperature_manager+0x18e>
        b = !Board2_High_Temp();
 80048a6:	f7ff ff29 	bl	80046fc <Board2_High_Temp>
 80048aa:	4603      	mov	r3, r0
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	bf0c      	ite	eq
 80048b0:	2301      	moveq	r3, #1
 80048b2:	2300      	movne	r3, #0
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	71fb      	strb	r3, [r7, #7]
 80048b8:	e001      	b.n	80048be <Boa_Battery_temperature_manager+0x192>
        b = false;
 80048ba:	2300      	movs	r3, #0
 80048bc:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80048be:	79fb      	ldrb	r3, [r7, #7]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d004      	beq.n	80048ce <Boa_Battery_temperature_manager+0x1a2>
        Board2_DW.is_Temperature_manager = Board2_IN_Normal_d;
 80048c4:	4b1c      	ldr	r3, [pc, #112]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 80048c6:	2203      	movs	r2, #3
 80048c8:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
      break;
 80048cc:	e02d      	b.n	800492a <Boa_Battery_temperature_manager+0x1fe>
      } else if (Board2_DW.sfEvent == Board2_event_STEP) {
 80048ce:	4b1a      	ldr	r3, [pc, #104]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 80048d0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80048d4:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80048d8:	4293      	cmp	r3, r2
 80048da:	d126      	bne.n	800492a <Boa_Battery_temperature_manager+0x1fe>
        Board2_DW.is_Temperature_manager = Board2_IN_Limited_l;
 80048dc:	4b16      	ldr	r3, [pc, #88]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 80048de:	2202      	movs	r2, #2
 80048e0:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
        Board2_DW.limit_velocity = true;
 80048e4:	4b14      	ldr	r3, [pc, #80]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
      break;
 80048ec:	e01d      	b.n	800492a <Boa_Battery_temperature_manager+0x1fe>
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 80048ee:	4b12      	ldr	r3, [pc, #72]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 80048f0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80048f4:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d104      	bne.n	8004906 <Boa_Battery_temperature_manager+0x1da>
        b = Board2_High_Temp();
 80048fc:	f7ff fefe 	bl	80046fc <Board2_High_Temp>
 8004900:	4603      	mov	r3, r0
 8004902:	71fb      	strb	r3, [r7, #7]
 8004904:	e001      	b.n	800490a <Boa_Battery_temperature_manager+0x1de>
        b = false;
 8004906:	2300      	movs	r3, #0
 8004908:	71fb      	strb	r3, [r7, #7]
      if (b) {
 800490a:	79fb      	ldrb	r3, [r7, #7]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d00e      	beq.n	800492e <Boa_Battery_temperature_manager+0x202>
        Board2_DW.is_Temperature_manager = Board2_IN_High_temperature;
 8004910:	4b09      	ldr	r3, [pc, #36]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 8004912:	2201      	movs	r2, #1
 8004914:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
        Board2_DW.time_temp = Board2_Get_Timestamp();
 8004918:	f7fc fb68 	bl	8000fec <Board2_Get_Timestamp>
 800491c:	4603      	mov	r3, r0
 800491e:	4a06      	ldr	r2, [pc, #24]	@ (8004938 <Boa_Battery_temperature_manager+0x20c>)
 8004920:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8004924:	e003      	b.n	800492e <Boa_Battery_temperature_manager+0x202>
      break;
 8004926:	bf00      	nop
 8004928:	e002      	b.n	8004930 <Boa_Battery_temperature_manager+0x204>
      break;
 800492a:	bf00      	nop
 800492c:	e000      	b.n	8004930 <Boa_Battery_temperature_manager+0x204>
      break;
 800492e:	bf00      	nop
}
 8004930:	bf00      	nop
 8004932:	3708      	adds	r7, #8
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}
 8004938:	200001f8 	.word	0x200001f8

0800493c <Board2_Button2_Pressed>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Button2_Pressed(void)
{
 800493c:	b480      	push	{r7}
 800493e:	b083      	sub	sp, #12
 8004940:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent != Board2_event_STEP) {
 8004942:	4b12      	ldr	r3, [pc, #72]	@ (800498c <Board2_Button2_Pressed+0x50>)
 8004944:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004948:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800494c:	4293      	cmp	r3, r2
 800494e:	d002      	beq.n	8004956 <Board2_Button2_Pressed+0x1a>
    y = false;
 8004950:	2300      	movs	r3, #0
 8004952:	71fb      	strb	r3, [r7, #7]
 8004954:	e013      	b.n	800497e <Board2_Button2_Pressed+0x42>
  } else {
    y = (Board2_DW.state.button2 && (!Board2_DW.prev_button2));
 8004956:	4b0d      	ldr	r3, [pc, #52]	@ (800498c <Board2_Button2_Pressed+0x50>)
 8004958:	f893 30c7 	ldrb.w	r3, [r3, #199]	@ 0xc7
 800495c:	2b00      	cmp	r3, #0
 800495e:	d006      	beq.n	800496e <Board2_Button2_Pressed+0x32>
 8004960:	4b0a      	ldr	r3, [pc, #40]	@ (800498c <Board2_Button2_Pressed+0x50>)
 8004962:	f893 313e 	ldrb.w	r3, [r3, #318]	@ 0x13e
 8004966:	2b00      	cmp	r3, #0
 8004968:	d101      	bne.n	800496e <Board2_Button2_Pressed+0x32>
 800496a:	2301      	movs	r3, #1
 800496c:	e000      	b.n	8004970 <Board2_Button2_Pressed+0x34>
 800496e:	2300      	movs	r3, #0
 8004970:	71fb      	strb	r3, [r7, #7]
    Board2_DW.prev_button2 = Board2_DW.state.button2;
 8004972:	4b06      	ldr	r3, [pc, #24]	@ (800498c <Board2_Button2_Pressed+0x50>)
 8004974:	f893 20c7 	ldrb.w	r2, [r3, #199]	@ 0xc7
 8004978:	4b04      	ldr	r3, [pc, #16]	@ (800498c <Board2_Button2_Pressed+0x50>)
 800497a:	f883 213e 	strb.w	r2, [r3, #318]	@ 0x13e
  }

  return y;
 800497e:	79fb      	ldrb	r3, [r7, #7]
}
 8004980:	4618      	mov	r0, r3
 8004982:	370c      	adds	r7, #12
 8004984:	46bd      	mov	sp, r7
 8004986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498a:	4770      	bx	lr
 800498c:	200001f8 	.word	0x200001f8

08004990 <Board2_Button1_Pressed>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Button1_Pressed(void)
{
 8004990:	b480      	push	{r7}
 8004992:	b083      	sub	sp, #12
 8004994:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent != Board2_event_STEP) {
 8004996:	4b12      	ldr	r3, [pc, #72]	@ (80049e0 <Board2_Button1_Pressed+0x50>)
 8004998:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800499c:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d002      	beq.n	80049aa <Board2_Button1_Pressed+0x1a>
    y = false;
 80049a4:	2300      	movs	r3, #0
 80049a6:	71fb      	strb	r3, [r7, #7]
 80049a8:	e013      	b.n	80049d2 <Board2_Button1_Pressed+0x42>
  } else {
    y = (Board2_DW.state.button1 && (!Board2_DW.prev_button1));
 80049aa:	4b0d      	ldr	r3, [pc, #52]	@ (80049e0 <Board2_Button1_Pressed+0x50>)
 80049ac:	f893 30c6 	ldrb.w	r3, [r3, #198]	@ 0xc6
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d006      	beq.n	80049c2 <Board2_Button1_Pressed+0x32>
 80049b4:	4b0a      	ldr	r3, [pc, #40]	@ (80049e0 <Board2_Button1_Pressed+0x50>)
 80049b6:	f893 313d 	ldrb.w	r3, [r3, #317]	@ 0x13d
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d101      	bne.n	80049c2 <Board2_Button1_Pressed+0x32>
 80049be:	2301      	movs	r3, #1
 80049c0:	e000      	b.n	80049c4 <Board2_Button1_Pressed+0x34>
 80049c2:	2300      	movs	r3, #0
 80049c4:	71fb      	strb	r3, [r7, #7]
    Board2_DW.prev_button1 = Board2_DW.state.button1;
 80049c6:	4b06      	ldr	r3, [pc, #24]	@ (80049e0 <Board2_Button1_Pressed+0x50>)
 80049c8:	f893 20c6 	ldrb.w	r2, [r3, #198]	@ 0xc6
 80049cc:	4b04      	ldr	r3, [pc, #16]	@ (80049e0 <Board2_Button1_Pressed+0x50>)
 80049ce:	f883 213d 	strb.w	r2, [r3, #317]	@ 0x13d
  }

  return y;
 80049d2:	79fb      	ldrb	r3, [r7, #7]
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	370c      	adds	r7, #12
 80049d8:	46bd      	mov	sp, r7
 80049da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049de:	4770      	bx	lr
 80049e0:	200001f8 	.word	0x200001f8

080049e4 <Board2_Global_state_compute>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Global_state_compute(void)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b082      	sub	sp, #8
 80049e8:	af00      	add	r7, sp, #0
  boolean_T j;
  if (Board2_DW.is_active_Moving_obstacle != 0) {
 80049ea:	4ba9      	ldr	r3, [pc, #676]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 80049ec:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	f000 80ff 	beq.w	8004bf4 <Board2_Global_state_compute+0x210>
    if ((Board2_DW.is_active_No_obstacle != 0) && (Board2_DW.is_No_obstacle ==
 80049f6:	4ba6      	ldr	r3, [pc, #664]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 80049f8:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d013      	beq.n	8004a28 <Board2_Global_state_compute+0x44>
 8004a00:	4ba3      	ldr	r3, [pc, #652]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004a02:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d10e      	bne.n	8004a28 <Board2_Global_state_compute+0x44>
         Board2_IN_No_movements) && (Board2_DW.sfEvent == Board2_event_STEP)) {
 8004a0a:	4ba1      	ldr	r3, [pc, #644]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004a0c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004a10:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d107      	bne.n	8004a28 <Board2_Global_state_compute+0x44>
      Board2_DW.moving_from_left = false;
 8004a18:	4b9d      	ldr	r3, [pc, #628]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
      Board2_DW.moving_from_right = false;
 8004a20:	4b9b      	ldr	r3, [pc, #620]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004a22:	2200      	movs	r2, #0
 8004a24:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
    }

    if (Board2_DW.is_active_Obstacle_from_left != 0) {
 8004a28:	4b99      	ldr	r3, [pc, #612]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004a2a:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d06d      	beq.n	8004b0e <Board2_Global_state_compute+0x12a>
      switch (Board2_DW.is_Obstacle_from_left) {
 8004a32:	4b97      	ldr	r3, [pc, #604]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004a34:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
 8004a38:	2b03      	cmp	r3, #3
 8004a3a:	d03c      	beq.n	8004ab6 <Board2_Global_state_compute+0xd2>
 8004a3c:	2b03      	cmp	r3, #3
 8004a3e:	dc66      	bgt.n	8004b0e <Board2_Global_state_compute+0x12a>
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d002      	beq.n	8004a4a <Board2_Global_state_compute+0x66>
 8004a44:	2b02      	cmp	r3, #2
 8004a46:	d005      	beq.n	8004a54 <Board2_Global_state_compute+0x70>
 8004a48:	e061      	b.n	8004b0e <Board2_Global_state_compute+0x12a>
       case Bo_IN_Moving_obstacle_from_left:
        Board2_DW.is_Obstacle_from_left = Board2_IN_Waiting;
 8004a4a:	4b91      	ldr	r3, [pc, #580]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004a4c:	2203      	movs	r2, #3
 8004a4e:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
        break;
 8004a52:	e05c      	b.n	8004b0e <Board2_Global_state_compute+0x12a>

       case Board2_IN_Obstacle_left:
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 8004a54:	4b8e      	ldr	r3, [pc, #568]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004a56:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004a5a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d104      	bne.n	8004a6c <Board2_Global_state_compute+0x88>
          j = Board2_Obs_Sonar2();
 8004a62:	f7ff fddd 	bl	8004620 <Board2_Obs_Sonar2>
 8004a66:	4603      	mov	r3, r0
 8004a68:	71fb      	strb	r3, [r7, #7]
 8004a6a:	e001      	b.n	8004a70 <Board2_Global_state_compute+0x8c>
        } else {
          j = false;
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	71fb      	strb	r3, [r7, #7]
        }

        if (j) {
 8004a70:	79fb      	ldrb	r3, [r7, #7]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d008      	beq.n	8004a88 <Board2_Global_state_compute+0xa4>
          Board2_DW.is_Obstacle_from_left = Bo_IN_Moving_obstacle_from_left;
 8004a76:	4b86      	ldr	r3, [pc, #536]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004a78:	2201      	movs	r2, #1
 8004a7a:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
          Board2_DW.moving_from_left = true;
 8004a7e:	4b84      	ldr	r3, [pc, #528]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004a80:	2201      	movs	r2, #1
 8004a82:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
        } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
                   Board2_Check_Timeout_Ms(Board2_DW.time_obs_s1,
                    Board2_OBS_TIMEOUT)) {
          Board2_DW.is_Obstacle_from_left = Board2_IN_Waiting;
        }
        break;
 8004a86:	e03f      	b.n	8004b08 <Board2_Global_state_compute+0x124>
        } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8004a88:	4b81      	ldr	r3, [pc, #516]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004a8a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004a8e:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d138      	bne.n	8004b08 <Board2_Global_state_compute+0x124>
                   Board2_Check_Timeout_Ms(Board2_DW.time_obs_s1,
 8004a96:	4b7e      	ldr	r3, [pc, #504]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004a98:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004a9c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	f7ff fdd5 	bl	8004650 <Board2_Check_Timeout_Ms>
 8004aa6:	4603      	mov	r3, r0
        } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d02d      	beq.n	8004b08 <Board2_Global_state_compute+0x124>
          Board2_DW.is_Obstacle_from_left = Board2_IN_Waiting;
 8004aac:	4b78      	ldr	r3, [pc, #480]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004aae:	2203      	movs	r2, #3
 8004ab0:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
        break;
 8004ab4:	e028      	b.n	8004b08 <Board2_Global_state_compute+0x124>

       case Board2_IN_Waiting:
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 8004ab6:	4b76      	ldr	r3, [pc, #472]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004ab8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004abc:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d111      	bne.n	8004ae8 <Board2_Global_state_compute+0x104>
          if (Board2_Obs_Sonar1()) {
 8004ac4:	f7ff fdd2 	bl	800466c <Board2_Obs_Sonar1>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d009      	beq.n	8004ae2 <Board2_Global_state_compute+0xfe>
            j = !Board2_Obs_Sonar2();
 8004ace:	f7ff fda7 	bl	8004620 <Board2_Obs_Sonar2>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	bf0c      	ite	eq
 8004ad8:	2301      	moveq	r3, #1
 8004ada:	2300      	movne	r3, #0
 8004adc:	b2db      	uxtb	r3, r3
 8004ade:	71fb      	strb	r3, [r7, #7]
 8004ae0:	e004      	b.n	8004aec <Board2_Global_state_compute+0x108>
          } else {
            j = false;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	71fb      	strb	r3, [r7, #7]
 8004ae6:	e001      	b.n	8004aec <Board2_Global_state_compute+0x108>
          }
        } else {
          j = false;
 8004ae8:	2300      	movs	r3, #0
 8004aea:	71fb      	strb	r3, [r7, #7]
        }

        if (j) {
 8004aec:	79fb      	ldrb	r3, [r7, #7]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d00c      	beq.n	8004b0c <Board2_Global_state_compute+0x128>
          Board2_DW.is_Obstacle_from_left = Board2_IN_Obstacle_left;
 8004af2:	4b67      	ldr	r3, [pc, #412]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004af4:	2202      	movs	r2, #2
 8004af6:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
          Board2_DW.time_obs_s1 = Board2_Get_Timestamp();
 8004afa:	f7fc fa77 	bl	8000fec <Board2_Get_Timestamp>
 8004afe:	4603      	mov	r3, r0
 8004b00:	4a63      	ldr	r2, [pc, #396]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004b02:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
        }
        break;
 8004b06:	e001      	b.n	8004b0c <Board2_Global_state_compute+0x128>
        break;
 8004b08:	bf00      	nop
 8004b0a:	e000      	b.n	8004b0e <Board2_Global_state_compute+0x12a>
        break;
 8004b0c:	bf00      	nop
      }
    }

    if (Board2_DW.is_active_Obstacle_from_right != 0) {
 8004b0e:	4b60      	ldr	r3, [pc, #384]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004b10:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d06d      	beq.n	8004bf4 <Board2_Global_state_compute+0x210>
      switch (Board2_DW.is_Obstacle_from_right) {
 8004b18:	4b5d      	ldr	r3, [pc, #372]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004b1a:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 8004b1e:	2b03      	cmp	r3, #3
 8004b20:	d03c      	beq.n	8004b9c <Board2_Global_state_compute+0x1b8>
 8004b22:	2b03      	cmp	r3, #3
 8004b24:	dc66      	bgt.n	8004bf4 <Board2_Global_state_compute+0x210>
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	d002      	beq.n	8004b30 <Board2_Global_state_compute+0x14c>
 8004b2a:	2b02      	cmp	r3, #2
 8004b2c:	d005      	beq.n	8004b3a <Board2_Global_state_compute+0x156>
 8004b2e:	e061      	b.n	8004bf4 <Board2_Global_state_compute+0x210>
       case B_IN_Moving_obstacle_from_right:
        Board2_DW.is_Obstacle_from_right = Board2_IN_Waiting;
 8004b30:	4b57      	ldr	r3, [pc, #348]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004b32:	2203      	movs	r2, #3
 8004b34:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
        break;
 8004b38:	e05c      	b.n	8004bf4 <Board2_Global_state_compute+0x210>

       case Board2_IN_Obstacle_right:
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 8004b3a:	4b55      	ldr	r3, [pc, #340]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004b3c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004b40:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d104      	bne.n	8004b52 <Board2_Global_state_compute+0x16e>
          j = Board2_Obs_Sonar2();
 8004b48:	f7ff fd6a 	bl	8004620 <Board2_Obs_Sonar2>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	71fb      	strb	r3, [r7, #7]
 8004b50:	e001      	b.n	8004b56 <Board2_Global_state_compute+0x172>
        } else {
          j = false;
 8004b52:	2300      	movs	r3, #0
 8004b54:	71fb      	strb	r3, [r7, #7]
        }

        if (j) {
 8004b56:	79fb      	ldrb	r3, [r7, #7]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d008      	beq.n	8004b6e <Board2_Global_state_compute+0x18a>
          Board2_DW.is_Obstacle_from_right = B_IN_Moving_obstacle_from_right;
 8004b5c:	4b4c      	ldr	r3, [pc, #304]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
          Board2_DW.moving_from_right = true;
 8004b64:	4b4a      	ldr	r3, [pc, #296]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
        } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
                   Board2_Check_Timeout_Ms(Board2_DW.time_obs_s3,
                    Board2_OBS_TIMEOUT)) {
          Board2_DW.is_Obstacle_from_right = Board2_IN_Waiting;
        }
        break;
 8004b6c:	e03f      	b.n	8004bee <Board2_Global_state_compute+0x20a>
        } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8004b6e:	4b48      	ldr	r3, [pc, #288]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004b70:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004b74:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d138      	bne.n	8004bee <Board2_Global_state_compute+0x20a>
                   Board2_Check_Timeout_Ms(Board2_DW.time_obs_s3,
 8004b7c:	4b44      	ldr	r3, [pc, #272]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004b7e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004b82:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004b86:	4618      	mov	r0, r3
 8004b88:	f7ff fd62 	bl	8004650 <Board2_Check_Timeout_Ms>
 8004b8c:	4603      	mov	r3, r0
        } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d02d      	beq.n	8004bee <Board2_Global_state_compute+0x20a>
          Board2_DW.is_Obstacle_from_right = Board2_IN_Waiting;
 8004b92:	4b3f      	ldr	r3, [pc, #252]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004b94:	2203      	movs	r2, #3
 8004b96:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
        break;
 8004b9a:	e028      	b.n	8004bee <Board2_Global_state_compute+0x20a>

       case Board2_IN_Waiting:
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 8004b9c:	4b3c      	ldr	r3, [pc, #240]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004b9e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004ba2:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d111      	bne.n	8004bce <Board2_Global_state_compute+0x1ea>
          if (Board2_Obs_Sonar3()) {
 8004baa:	f7ff fd77 	bl	800469c <Board2_Obs_Sonar3>
 8004bae:	4603      	mov	r3, r0
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d009      	beq.n	8004bc8 <Board2_Global_state_compute+0x1e4>
            j = !Board2_Obs_Sonar2();
 8004bb4:	f7ff fd34 	bl	8004620 <Board2_Obs_Sonar2>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	bf0c      	ite	eq
 8004bbe:	2301      	moveq	r3, #1
 8004bc0:	2300      	movne	r3, #0
 8004bc2:	b2db      	uxtb	r3, r3
 8004bc4:	71fb      	strb	r3, [r7, #7]
 8004bc6:	e004      	b.n	8004bd2 <Board2_Global_state_compute+0x1ee>
          } else {
            j = false;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	71fb      	strb	r3, [r7, #7]
 8004bcc:	e001      	b.n	8004bd2 <Board2_Global_state_compute+0x1ee>
          }
        } else {
          j = false;
 8004bce:	2300      	movs	r3, #0
 8004bd0:	71fb      	strb	r3, [r7, #7]
        }

        if (j) {
 8004bd2:	79fb      	ldrb	r3, [r7, #7]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d00c      	beq.n	8004bf2 <Board2_Global_state_compute+0x20e>
          Board2_DW.is_Obstacle_from_right = Board2_IN_Obstacle_right;
 8004bd8:	4b2d      	ldr	r3, [pc, #180]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004bda:	2202      	movs	r2, #2
 8004bdc:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
          Board2_DW.time_obs_s3 = Board2_Get_Timestamp();
 8004be0:	f7fc fa04 	bl	8000fec <Board2_Get_Timestamp>
 8004be4:	4603      	mov	r3, r0
 8004be6:	4a2a      	ldr	r2, [pc, #168]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004be8:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        }
        break;
 8004bec:	e001      	b.n	8004bf2 <Board2_Global_state_compute+0x20e>
        break;
 8004bee:	bf00      	nop
 8004bf0:	e000      	b.n	8004bf4 <Board2_Global_state_compute+0x210>
        break;
 8004bf2:	bf00      	nop
      }
    }
  }

  if (Board2_DW.is_active_Battery_temperature_m != 0) {
 8004bf4:	4b26      	ldr	r3, [pc, #152]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004bf6:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d001      	beq.n	8004c02 <Board2_Global_state_compute+0x21e>
    Boa_Battery_temperature_manager();
 8004bfe:	f7ff fd95 	bl	800472c <Boa_Battery_temperature_manager>
  }

  if (Board2_DW.is_active_Combo != 0) {
 8004c02:	4b23      	ldr	r3, [pc, #140]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004c04:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	f000 80d7 	beq.w	8004dbc <Board2_Global_state_compute+0x3d8>
    switch (Board2_DW.is_Combo) {
 8004c0e:	4b20      	ldr	r3, [pc, #128]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004c10:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 8004c14:	3b01      	subs	r3, #1
 8004c16:	2b06      	cmp	r3, #6
 8004c18:	f200 80d0 	bhi.w	8004dbc <Board2_Global_state_compute+0x3d8>
 8004c1c:	a201      	add	r2, pc, #4	@ (adr r2, 8004c24 <Board2_Global_state_compute+0x240>)
 8004c1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c22:	bf00      	nop
 8004c24:	08004c41 	.word	0x08004c41
 8004c28:	08004cc5 	.word	0x08004cc5
 8004c2c:	08004d43 	.word	0x08004d43
 8004c30:	08004d4d 	.word	0x08004d4d
 8004c34:	08004d57 	.word	0x08004d57
 8004c38:	08004d61 	.word	0x08004d61
 8004c3c:	08004d6b 	.word	0x08004d6b
     case Board2_IN_Button1_pressed_combo:
      j = Board2_Button2_Pressed();
 8004c40:	f7ff fe7c 	bl	800493c <Board2_Button2_Pressed>
 8004c44:	4603      	mov	r3, r0
 8004c46:	71fb      	strb	r3, [r7, #7]
      if (j) {
 8004c48:	79fb      	ldrb	r3, [r7, #7]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d010      	beq.n	8004c70 <Board2_Global_state_compute+0x28c>
        Board2_DW.is_Combo = Board2_IN_Special_retro_change;
 8004c4e:	4b10      	ldr	r3, [pc, #64]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004c50:	2206      	movs	r2, #6
 8004c52:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
        Board2_DW.special_retro = !Board2_DW.special_retro;
 8004c56:	4b0e      	ldr	r3, [pc, #56]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004c58:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	bf0c      	ite	eq
 8004c60:	2301      	moveq	r3, #1
 8004c62:	2300      	movne	r3, #0
 8004c64:	b2db      	uxtb	r3, r3
 8004c66:	461a      	mov	r2, r3
 8004c68:	4b09      	ldr	r3, [pc, #36]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004c6a:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
                   Board2_Check_Timeout_Ms(Board2_DW.time_button,
                    Board2_BUTTON_TIMEOUT)) {
          Board2_DW.is_Combo = Board2_IN_Waiting_combo;
        }
      }
      break;
 8004c6e:	e0a0      	b.n	8004db2 <Board2_Global_state_compute+0x3ce>
        j = Board2_Button1_Pressed();
 8004c70:	f7ff fe8e 	bl	8004990 <Board2_Button1_Pressed>
 8004c74:	4603      	mov	r3, r0
 8004c76:	71fb      	strb	r3, [r7, #7]
        if (j) {
 8004c78:	79fb      	ldrb	r3, [r7, #7]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d00a      	beq.n	8004c94 <Board2_Global_state_compute+0x2b0>
          Board2_DW.is_Combo = Board2_IN_Max_velocity_decrease;
 8004c7e:	4b04      	ldr	r3, [pc, #16]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004c80:	2203      	movs	r2, #3
 8004c82:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
          Board2_DW.change_velocity = -10;
 8004c86:	4b02      	ldr	r3, [pc, #8]	@ (8004c90 <Board2_Global_state_compute+0x2ac>)
 8004c88:	22f6      	movs	r2, #246	@ 0xf6
 8004c8a:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
      break;
 8004c8e:	e090      	b.n	8004db2 <Board2_Global_state_compute+0x3ce>
 8004c90:	200001f8 	.word	0x200001f8
        } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8004c94:	4b4b      	ldr	r3, [pc, #300]	@ (8004dc4 <Board2_Global_state_compute+0x3e0>)
 8004c96:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004c9a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	f040 8087 	bne.w	8004db2 <Board2_Global_state_compute+0x3ce>
                   Board2_Check_Timeout_Ms(Board2_DW.time_button,
 8004ca4:	4b47      	ldr	r3, [pc, #284]	@ (8004dc4 <Board2_Global_state_compute+0x3e0>)
 8004ca6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004caa:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f7ff fcce 	bl	8004650 <Board2_Check_Timeout_Ms>
 8004cb4:	4603      	mov	r3, r0
        } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d07b      	beq.n	8004db2 <Board2_Global_state_compute+0x3ce>
          Board2_DW.is_Combo = Board2_IN_Waiting_combo;
 8004cba:	4b42      	ldr	r3, [pc, #264]	@ (8004dc4 <Board2_Global_state_compute+0x3e0>)
 8004cbc:	2207      	movs	r2, #7
 8004cbe:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
      break;
 8004cc2:	e076      	b.n	8004db2 <Board2_Global_state_compute+0x3ce>

     case Board2_IN_Button2_pressed_combo:
      j = Board2_Button1_Pressed();
 8004cc4:	f7ff fe64 	bl	8004990 <Board2_Button1_Pressed>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	71fb      	strb	r3, [r7, #7]
      if (j) {
 8004ccc:	79fb      	ldrb	r3, [r7, #7]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d010      	beq.n	8004cf4 <Board2_Global_state_compute+0x310>
        Board2_DW.is_Combo = Board2_IN_Obs_detection_change;
 8004cd2:	4b3c      	ldr	r3, [pc, #240]	@ (8004dc4 <Board2_Global_state_compute+0x3e0>)
 8004cd4:	2205      	movs	r2, #5
 8004cd6:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
        Board2_DW.obs_detection = !Board2_DW.obs_detection;
 8004cda:	4b3a      	ldr	r3, [pc, #232]	@ (8004dc4 <Board2_Global_state_compute+0x3e0>)
 8004cdc:	f893 3137 	ldrb.w	r3, [r3, #311]	@ 0x137
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	bf0c      	ite	eq
 8004ce4:	2301      	moveq	r3, #1
 8004ce6:	2300      	movne	r3, #0
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	461a      	mov	r2, r3
 8004cec:	4b35      	ldr	r3, [pc, #212]	@ (8004dc4 <Board2_Global_state_compute+0x3e0>)
 8004cee:	f883 2137 	strb.w	r2, [r3, #311]	@ 0x137
                   Board2_Check_Timeout_Ms(Board2_DW.time_button,
                    Board2_BUTTON_TIMEOUT)) {
          Board2_DW.is_Combo = Board2_IN_Waiting_combo;
        }
      }
      break;
 8004cf2:	e060      	b.n	8004db6 <Board2_Global_state_compute+0x3d2>
        j = Board2_Button2_Pressed();
 8004cf4:	f7ff fe22 	bl	800493c <Board2_Button2_Pressed>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	71fb      	strb	r3, [r7, #7]
        if (j) {
 8004cfc:	79fb      	ldrb	r3, [r7, #7]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d008      	beq.n	8004d14 <Board2_Global_state_compute+0x330>
          Board2_DW.is_Combo = Board2_IN_Max_velocity_increase;
 8004d02:	4b30      	ldr	r3, [pc, #192]	@ (8004dc4 <Board2_Global_state_compute+0x3e0>)
 8004d04:	2204      	movs	r2, #4
 8004d06:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
          Board2_DW.change_velocity = (int8_T)Board2_VEL_CHANGE;
 8004d0a:	4b2e      	ldr	r3, [pc, #184]	@ (8004dc4 <Board2_Global_state_compute+0x3e0>)
 8004d0c:	220a      	movs	r2, #10
 8004d0e:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
      break;
 8004d12:	e050      	b.n	8004db6 <Board2_Global_state_compute+0x3d2>
        } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8004d14:	4b2b      	ldr	r3, [pc, #172]	@ (8004dc4 <Board2_Global_state_compute+0x3e0>)
 8004d16:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004d1a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d149      	bne.n	8004db6 <Board2_Global_state_compute+0x3d2>
                   Board2_Check_Timeout_Ms(Board2_DW.time_button,
 8004d22:	4b28      	ldr	r3, [pc, #160]	@ (8004dc4 <Board2_Global_state_compute+0x3e0>)
 8004d24:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004d28:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f7ff fc8f 	bl	8004650 <Board2_Check_Timeout_Ms>
 8004d32:	4603      	mov	r3, r0
        } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d03e      	beq.n	8004db6 <Board2_Global_state_compute+0x3d2>
          Board2_DW.is_Combo = Board2_IN_Waiting_combo;
 8004d38:	4b22      	ldr	r3, [pc, #136]	@ (8004dc4 <Board2_Global_state_compute+0x3e0>)
 8004d3a:	2207      	movs	r2, #7
 8004d3c:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
      break;
 8004d40:	e039      	b.n	8004db6 <Board2_Global_state_compute+0x3d2>

     case Board2_IN_Max_velocity_decrease:
      Board2_DW.is_Combo = Board2_IN_Waiting_combo;
 8004d42:	4b20      	ldr	r3, [pc, #128]	@ (8004dc4 <Board2_Global_state_compute+0x3e0>)
 8004d44:	2207      	movs	r2, #7
 8004d46:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
      break;
 8004d4a:	e037      	b.n	8004dbc <Board2_Global_state_compute+0x3d8>

     case Board2_IN_Max_velocity_increase:
      Board2_DW.is_Combo = Board2_IN_Waiting_combo;
 8004d4c:	4b1d      	ldr	r3, [pc, #116]	@ (8004dc4 <Board2_Global_state_compute+0x3e0>)
 8004d4e:	2207      	movs	r2, #7
 8004d50:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
      break;
 8004d54:	e032      	b.n	8004dbc <Board2_Global_state_compute+0x3d8>

     case Board2_IN_Obs_detection_change:
      Board2_DW.is_Combo = Board2_IN_Waiting_combo;
 8004d56:	4b1b      	ldr	r3, [pc, #108]	@ (8004dc4 <Board2_Global_state_compute+0x3e0>)
 8004d58:	2207      	movs	r2, #7
 8004d5a:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
      break;
 8004d5e:	e02d      	b.n	8004dbc <Board2_Global_state_compute+0x3d8>

     case Board2_IN_Special_retro_change:
      Board2_DW.is_Combo = Board2_IN_Waiting_combo;
 8004d60:	4b18      	ldr	r3, [pc, #96]	@ (8004dc4 <Board2_Global_state_compute+0x3e0>)
 8004d62:	2207      	movs	r2, #7
 8004d64:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
      break;
 8004d68:	e028      	b.n	8004dbc <Board2_Global_state_compute+0x3d8>

     case Board2_IN_Waiting_combo:
      j = Board2_Button1_Pressed();
 8004d6a:	f7ff fe11 	bl	8004990 <Board2_Button1_Pressed>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	71fb      	strb	r3, [r7, #7]
      if (j) {
 8004d72:	79fb      	ldrb	r3, [r7, #7]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d00a      	beq.n	8004d8e <Board2_Global_state_compute+0x3aa>
        Board2_DW.is_Combo = Board2_IN_Button1_pressed_combo;
 8004d78:	4b12      	ldr	r3, [pc, #72]	@ (8004dc4 <Board2_Global_state_compute+0x3e0>)
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
        Board2_DW.time_button = Board2_Get_Timestamp();
 8004d80:	f7fc f934 	bl	8000fec <Board2_Get_Timestamp>
 8004d84:	4603      	mov	r3, r0
 8004d86:	4a0f      	ldr	r2, [pc, #60]	@ (8004dc4 <Board2_Global_state_compute+0x3e0>)
 8004d88:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        if (j) {
          Board2_DW.is_Combo = Board2_IN_Button2_pressed_combo;
          Board2_DW.time_button = Board2_Get_Timestamp();
        }
      }
      break;
 8004d8c:	e015      	b.n	8004dba <Board2_Global_state_compute+0x3d6>
        j = Board2_Button2_Pressed();
 8004d8e:	f7ff fdd5 	bl	800493c <Board2_Button2_Pressed>
 8004d92:	4603      	mov	r3, r0
 8004d94:	71fb      	strb	r3, [r7, #7]
        if (j) {
 8004d96:	79fb      	ldrb	r3, [r7, #7]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d00e      	beq.n	8004dba <Board2_Global_state_compute+0x3d6>
          Board2_DW.is_Combo = Board2_IN_Button2_pressed_combo;
 8004d9c:	4b09      	ldr	r3, [pc, #36]	@ (8004dc4 <Board2_Global_state_compute+0x3e0>)
 8004d9e:	2202      	movs	r2, #2
 8004da0:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
          Board2_DW.time_button = Board2_Get_Timestamp();
 8004da4:	f7fc f922 	bl	8000fec <Board2_Get_Timestamp>
 8004da8:	4603      	mov	r3, r0
 8004daa:	4a06      	ldr	r2, [pc, #24]	@ (8004dc4 <Board2_Global_state_compute+0x3e0>)
 8004dac:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      break;
 8004db0:	e003      	b.n	8004dba <Board2_Global_state_compute+0x3d6>
      break;
 8004db2:	bf00      	nop
 8004db4:	e002      	b.n	8004dbc <Board2_Global_state_compute+0x3d8>
      break;
 8004db6:	bf00      	nop
 8004db8:	e000      	b.n	8004dbc <Board2_Global_state_compute+0x3d8>
      break;
 8004dba:	bf00      	nop
    }
  }
}
 8004dbc:	bf00      	nop
 8004dbe:	3708      	adds	r7, #8
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd80      	pop	{r7, pc}
 8004dc4:	200001f8 	.word	0x200001f8

08004dc8 <Board2_Update_Global_State>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Update_Global_State(void)
{
 8004dc8:	b4b0      	push	{r4, r5, r7}
 8004dca:	af00      	add	r7, sp, #0
  Board2_DW.global_state.stateB1 = Board2_DW.receivedStatePacket.state;
 8004dcc:	4a2c      	ldr	r2, [pc, #176]	@ (8004e80 <Board2_Update_Global_State+0xb8>)
 8004dce:	4b2c      	ldr	r3, [pc, #176]	@ (8004e80 <Board2_Update_Global_State+0xb8>)
 8004dd0:	f102 0438 	add.w	r4, r2, #56	@ 0x38
 8004dd4:	f103 05a0 	add.w	r5, r3, #160	@ 0xa0
 8004dd8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004dda:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ddc:	682b      	ldr	r3, [r5, #0]
 8004dde:	6023      	str	r3, [r4, #0]
  Board2_DW.global_state.stateB2 = Board2_DW.state;
 8004de0:	4a27      	ldr	r2, [pc, #156]	@ (8004e80 <Board2_Update_Global_State+0xb8>)
 8004de2:	4b27      	ldr	r3, [pc, #156]	@ (8004e80 <Board2_Update_Global_State+0xb8>)
 8004de4:	f102 044c 	add.w	r4, r2, #76	@ 0x4c
 8004de8:	f103 05b8 	add.w	r5, r3, #184	@ 0xb8
 8004dec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004dee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004df0:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004df4:	e884 0003 	stmia.w	r4, {r0, r1}
  if (Board2_DW.moving_from_left && Board2_DW.moving_from_right) {
 8004df8:	4b21      	ldr	r3, [pc, #132]	@ (8004e80 <Board2_Update_Global_State+0xb8>)
 8004dfa:	f893 3139 	ldrb.w	r3, [r3, #313]	@ 0x139
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d009      	beq.n	8004e16 <Board2_Update_Global_State+0x4e>
 8004e02:	4b1f      	ldr	r3, [pc, #124]	@ (8004e80 <Board2_Update_Global_State+0xb8>)
 8004e04:	f893 313a 	ldrb.w	r3, [r3, #314]	@ 0x13a
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d004      	beq.n	8004e16 <Board2_Update_Global_State+0x4e>
    Board2_DW.global_state.mov_obs = MOVING_FROM_BOTH;
 8004e0c:	4b1c      	ldr	r3, [pc, #112]	@ (8004e80 <Board2_Update_Global_State+0xb8>)
 8004e0e:	2203      	movs	r2, #3
 8004e10:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
 8004e14:	e017      	b.n	8004e46 <Board2_Update_Global_State+0x7e>
  } else if (Board2_DW.moving_from_left) {
 8004e16:	4b1a      	ldr	r3, [pc, #104]	@ (8004e80 <Board2_Update_Global_State+0xb8>)
 8004e18:	f893 3139 	ldrb.w	r3, [r3, #313]	@ 0x139
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d004      	beq.n	8004e2a <Board2_Update_Global_State+0x62>
    Board2_DW.global_state.mov_obs = MOVING_FROM_LEFT;
 8004e20:	4b17      	ldr	r3, [pc, #92]	@ (8004e80 <Board2_Update_Global_State+0xb8>)
 8004e22:	2201      	movs	r2, #1
 8004e24:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
 8004e28:	e00d      	b.n	8004e46 <Board2_Update_Global_State+0x7e>
  } else if (Board2_DW.moving_from_right) {
 8004e2a:	4b15      	ldr	r3, [pc, #84]	@ (8004e80 <Board2_Update_Global_State+0xb8>)
 8004e2c:	f893 313a 	ldrb.w	r3, [r3, #314]	@ 0x13a
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d004      	beq.n	8004e3e <Board2_Update_Global_State+0x76>
    Board2_DW.global_state.mov_obs = MOVING_FROM_RIGHT;
 8004e34:	4b12      	ldr	r3, [pc, #72]	@ (8004e80 <Board2_Update_Global_State+0xb8>)
 8004e36:	2202      	movs	r2, #2
 8004e38:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
 8004e3c:	e003      	b.n	8004e46 <Board2_Update_Global_State+0x7e>
  } else {
    Board2_DW.global_state.mov_obs = NO_OBSTACLE;
 8004e3e:	4b10      	ldr	r3, [pc, #64]	@ (8004e80 <Board2_Update_Global_State+0xb8>)
 8004e40:	2200      	movs	r2, #0
 8004e42:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
  }

  Board2_DW.global_state.spc_retro = Board2_DW.special_retro;
 8004e46:	4b0e      	ldr	r3, [pc, #56]	@ (8004e80 <Board2_Update_Global_State+0xb8>)
 8004e48:	f893 2135 	ldrb.w	r2, [r3, #309]	@ 0x135
 8004e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8004e80 <Board2_Update_Global_State+0xb8>)
 8004e4e:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
  Board2_DW.global_state.limit_vel = Board2_DW.limit_velocity;
 8004e52:	4b0b      	ldr	r3, [pc, #44]	@ (8004e80 <Board2_Update_Global_State+0xb8>)
 8004e54:	f893 2136 	ldrb.w	r2, [r3, #310]	@ 0x136
 8004e58:	4b09      	ldr	r3, [pc, #36]	@ (8004e80 <Board2_Update_Global_State+0xb8>)
 8004e5a:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
  Board2_DW.global_state.change_vel = Board2_DW.change_velocity;
 8004e5e:	4b08      	ldr	r3, [pc, #32]	@ (8004e80 <Board2_Update_Global_State+0xb8>)
 8004e60:	f993 20f8 	ldrsb.w	r2, [r3, #248]	@ 0xf8
 8004e64:	4b06      	ldr	r3, [pc, #24]	@ (8004e80 <Board2_Update_Global_State+0xb8>)
 8004e66:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
  Board2_DW.global_state.obs_detection = Board2_DW.obs_detection;
 8004e6a:	4b05      	ldr	r3, [pc, #20]	@ (8004e80 <Board2_Update_Global_State+0xb8>)
 8004e6c:	f893 2137 	ldrb.w	r2, [r3, #311]	@ 0x137
 8004e70:	4b03      	ldr	r3, [pc, #12]	@ (8004e80 <Board2_Update_Global_State+0xb8>)
 8004e72:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
}
 8004e76:	bf00      	nop
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bcb0      	pop	{r4, r5, r7}
 8004e7c:	4770      	bx	lr
 8004e7e:	bf00      	nop
 8004e80:	200001f8 	.word	0x200001f8

08004e84 <Board2_Receive_state>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Receive_state(void)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b082      	sub	sp, #8
 8004e88:	af00      	add	r7, sp, #0
  int32_T b_previousEvent;
  boolean_T b;
  b = Board2_Is_Rx_Finished();
 8004e8a:	f7fc f959 	bl	8001140 <Board2_Is_Rx_Finished>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8004e92:	79fb      	ldrb	r3, [r7, #7]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d038      	beq.n	8004f0a <Board2_Receive_state+0x86>
    b = Board2_Verify_State_Integrity();
 8004e98:	f7ff fbb8 	bl	800460c <Board2_Verify_State_Integrity>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004ea0:	79fb      	ldrb	r3, [r7, #7]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d022      	beq.n	8004eec <Board2_Receive_state+0x68>
      b_previousEvent = Board2_DW.sfEvent;
 8004ea6:	4b2a      	ldr	r3, [pc, #168]	@ (8004f50 <Board2_Receive_state+0xcc>)
 8004ea8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004eac:	603b      	str	r3, [r7, #0]
      Board2_DW.sfEvent = Board2_event_STEP;
 8004eae:	4b28      	ldr	r3, [pc, #160]	@ (8004f50 <Board2_Receive_state+0xcc>)
 8004eb0:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004eb4:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
      if (Board2_DW.is_active_Global_state_compute != 0) {
 8004eb8:	4b25      	ldr	r3, [pc, #148]	@ (8004f50 <Board2_Receive_state+0xcc>)
 8004eba:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d001      	beq.n	8004ec6 <Board2_Receive_state+0x42>
        Board2_Global_state_compute();
 8004ec2:	f7ff fd8f 	bl	80049e4 <Board2_Global_state_compute>
      }

      Board2_DW.sfEvent = b_previousEvent;
 8004ec6:	4a22      	ldr	r2, [pc, #136]	@ (8004f50 <Board2_Receive_state+0xcc>)
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
      Board2_Update_Global_State();
 8004ece:	f7ff ff7b 	bl	8004dc8 <Board2_Update_Global_State>
      Board2_DW.is_Supervisor = Board2_IN_State_received;
 8004ed2:	4b1f      	ldr	r3, [pc, #124]	@ (8004f50 <Board2_Receive_state+0xcc>)
 8004ed4:	2209      	movs	r2, #9
 8004ed6:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
      Board2_Raise_MTalk();
 8004eda:	f7fc f881 	bl	8000fe0 <Board2_Raise_MTalk>
      Board2_DW.time_comm = Board2_Get_Timestamp();
 8004ede:	f7fc f885 	bl	8000fec <Board2_Get_Timestamp>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	4a1a      	ldr	r2, [pc, #104]	@ (8004f50 <Board2_Receive_state+0xcc>)
 8004ee6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
      Board2_Abort_Communication();
      Board2_DW.is_Board_state = Board2_IN_Degraded;
      Board2_DW.is_Degraded = Board2_IN_Restarting;
    }
  }
}
 8004eea:	e02d      	b.n	8004f48 <Board2_Receive_state+0xc4>
      Board2_DW.is_Supervisor = Board2_IN_Receive_state;
 8004eec:	4b18      	ldr	r3, [pc, #96]	@ (8004f50 <Board2_Receive_state+0xcc>)
 8004eee:	2207      	movs	r2, #7
 8004ef0:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
      Board2_Wait_State();
 8004ef4:	f7fc fb60 	bl	80015b8 <Board2_Wait_State>
      Board2_Lower_MTalk();
 8004ef8:	f7fc f90b 	bl	8001112 <Board2_Lower_MTalk>
      Board2_DW.time_comm = Board2_Get_Timestamp();
 8004efc:	f7fc f876 	bl	8000fec <Board2_Get_Timestamp>
 8004f00:	4603      	mov	r3, r0
 8004f02:	4a13      	ldr	r2, [pc, #76]	@ (8004f50 <Board2_Receive_state+0xcc>)
 8004f04:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
}
 8004f08:	e01e      	b.n	8004f48 <Board2_Receive_state+0xc4>
    b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 8004f0a:	4b11      	ldr	r3, [pc, #68]	@ (8004f50 <Board2_Receive_state+0xcc>)
 8004f0c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004f10:	f640 411c 	movw	r1, #3100	@ 0xc1c
 8004f14:	4618      	mov	r0, r3
 8004f16:	f7fc f8e2 	bl	80010de <Board2_Check_Timeout_Us>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004f1e:	79fb      	ldrb	r3, [r7, #7]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d011      	beq.n	8004f48 <Board2_Receive_state+0xc4>
      Board2_Compute_Degraded_Actions();
 8004f24:	f7fc f92a 	bl	800117c <Board2_Compute_Degraded_Actions>
      Board2_exit_internal_Normal();
 8004f28:	f7fc fabe 	bl	80014a8 <Board2_exit_internal_Normal>
      Board2_Close_Session();
 8004f2c:	f7fc f8eb 	bl	8001106 <Board2_Close_Session>
      Board2_Lower_MTalk();
 8004f30:	f7fc f8ef 	bl	8001112 <Board2_Lower_MTalk>
      Board2_Abort_Communication();
 8004f34:	f7fc f8e1 	bl	80010fa <Board2_Abort_Communication>
      Board2_DW.is_Board_state = Board2_IN_Degraded;
 8004f38:	4b05      	ldr	r3, [pc, #20]	@ (8004f50 <Board2_Receive_state+0xcc>)
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
      Board2_DW.is_Degraded = Board2_IN_Restarting;
 8004f40:	4b03      	ldr	r3, [pc, #12]	@ (8004f50 <Board2_Receive_state+0xcc>)
 8004f42:	2202      	movs	r2, #2
 8004f44:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
}
 8004f48:	bf00      	nop
 8004f4a:	3708      	adds	r7, #8
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bd80      	pop	{r7, pc}
 8004f50:	200001f8 	.word	0x200001f8

08004f54 <Board2_Normal>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Normal(void)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b082      	sub	sp, #8
 8004f58:	af00      	add	r7, sp, #0
  boolean_T b;
  if (Board2_DW.is_active_Supervisor != 0) {
 8004f5a:	4bc4      	ldr	r3, [pc, #784]	@ (800526c <Board2_Normal+0x318>)
 8004f5c:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	f000 8236 	beq.w	80053d2 <Board2_Normal+0x47e>
    switch (Board2_DW.is_Supervisor) {
 8004f66:	4bc1      	ldr	r3, [pc, #772]	@ (800526c <Board2_Normal+0x318>)
 8004f68:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8004f6c:	3b01      	subs	r3, #1
 8004f6e:	2b0c      	cmp	r3, #12
 8004f70:	f200 822f 	bhi.w	80053d2 <Board2_Normal+0x47e>
 8004f74:	a201      	add	r2, pc, #4	@ (adr r2, 8004f7c <Board2_Normal+0x28>)
 8004f76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f7a:	bf00      	nop
 8004f7c:	08004fb1 	.word	0x08004fb1
 8004f80:	0800504b 	.word	0x0800504b
 8004f84:	080050e5 	.word	0x080050e5
 8004f88:	08005159 	.word	0x08005159
 8004f8c:	0800515f 	.word	0x0800515f
 8004f90:	08005165 	.word	0x08005165
 8004f94:	0800516b 	.word	0x0800516b
 8004f98:	08005171 	.word	0x08005171
 8004f9c:	08005193 	.word	0x08005193
 8004fa0:	08005207 	.word	0x08005207
 8004fa4:	08005271 	.word	0x08005271
 8004fa8:	080052d7 	.word	0x080052d7
 8004fac:	0800533b 	.word	0x0800533b
     case Board2_IN_Decision_transmitted:
      b = Board2_Is_STalk_High();
 8004fb0:	f7fc f88e 	bl	80010d0 <Board2_Is_STalk_High>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004fb8:	79fb      	ldrb	r3, [r7, #7]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d00e      	beq.n	8004fdc <Board2_Normal+0x88>
        Board2_DW.is_Supervisor = Board2_IN_Receive_decision;
 8004fbe:	4bab      	ldr	r3, [pc, #684]	@ (800526c <Board2_Normal+0x318>)
 8004fc0:	2205      	movs	r2, #5
 8004fc2:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board2_Wait_Decision();
 8004fc6:	f7fc facf 	bl	8001568 <Board2_Wait_Decision>
        Board2_Lower_MTalk();
 8004fca:	f7fc f8a2 	bl	8001112 <Board2_Lower_MTalk>
        Board2_DW.time_comm = Board2_Get_Timestamp();
 8004fce:	f7fc f80d 	bl	8000fec <Board2_Get_Timestamp>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	4aa5      	ldr	r2, [pc, #660]	@ (800526c <Board2_Normal+0x318>)
 8004fd6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
            Board2_DW.is_Board_state = Board2_IN_Degraded;
            Board2_DW.is_Degraded = Board2_IN_Restarting;
          }
        }
      }
      break;
 8004fda:	e1eb      	b.n	80053b4 <Board2_Normal+0x460>
        b = Board2_Check_Timeout_Us(Board2_DW.time_comm, Board2_WAIT_TIMEOUT);
 8004fdc:	4ba3      	ldr	r3, [pc, #652]	@ (800526c <Board2_Normal+0x318>)
 8004fde:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004fe2:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f7fc f879 	bl	80010de <Board2_Check_Timeout_Us>
 8004fec:	4603      	mov	r3, r0
 8004fee:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8004ff0:	79fb      	ldrb	r3, [r7, #7]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	f000 81de 	beq.w	80053b4 <Board2_Normal+0x460>
          if (Board2_DW.retransmitted < Board2_MAX_RETRANSMIT) {
 8004ff8:	4b9c      	ldr	r3, [pc, #624]	@ (800526c <Board2_Normal+0x318>)
 8004ffa:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d110      	bne.n	8005024 <Board2_Normal+0xd0>
            Board2_DW.retransmitted = 1U;
 8005002:	4b9a      	ldr	r3, [pc, #616]	@ (800526c <Board2_Normal+0x318>)
 8005004:	2201      	movs	r2, #1
 8005006:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
            Board2_DW.is_Supervisor = Board2_IN_Transmit_Decision;
 800500a:	4b98      	ldr	r3, [pc, #608]	@ (800526c <Board2_Normal+0x318>)
 800500c:	220a      	movs	r2, #10
 800500e:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
            Board2_Send_Decision();
 8005012:	f7fc fa9f 	bl	8001554 <Board2_Send_Decision>
            Board2_DW.time_comm = Board2_Get_Timestamp();
 8005016:	f7fb ffe9 	bl	8000fec <Board2_Get_Timestamp>
 800501a:	4603      	mov	r3, r0
 800501c:	4a93      	ldr	r2, [pc, #588]	@ (800526c <Board2_Normal+0x318>)
 800501e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
      break;
 8005022:	e1c7      	b.n	80053b4 <Board2_Normal+0x460>
            Board2_Compute_Degraded_Actions();
 8005024:	f7fc f8aa 	bl	800117c <Board2_Compute_Degraded_Actions>
            Board2_exit_internal_Normal();
 8005028:	f7fc fa3e 	bl	80014a8 <Board2_exit_internal_Normal>
            Board2_Close_Session();
 800502c:	f7fc f86b 	bl	8001106 <Board2_Close_Session>
            Board2_Lower_MTalk();
 8005030:	f7fc f86f 	bl	8001112 <Board2_Lower_MTalk>
            Board2_Abort_Communication();
 8005034:	f7fc f861 	bl	80010fa <Board2_Abort_Communication>
            Board2_DW.is_Board_state = Board2_IN_Degraded;
 8005038:	4b8c      	ldr	r3, [pc, #560]	@ (800526c <Board2_Normal+0x318>)
 800503a:	2201      	movs	r2, #1
 800503c:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
            Board2_DW.is_Degraded = Board2_IN_Restarting;
 8005040:	4b8a      	ldr	r3, [pc, #552]	@ (800526c <Board2_Normal+0x318>)
 8005042:	2202      	movs	r2, #2
 8005044:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      break;
 8005048:	e1b4      	b.n	80053b4 <Board2_Normal+0x460>

     case IN_Global_Local_state_transmitt:
      b = Board2_Is_STalk_High();
 800504a:	f7fc f841 	bl	80010d0 <Board2_Is_STalk_High>
 800504e:	4603      	mov	r3, r0
 8005050:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8005052:	79fb      	ldrb	r3, [r7, #7]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d00e      	beq.n	8005076 <Board2_Normal+0x122>
        Board2_DW.is_Supervisor = Board2_IN_Receive_global_state;
 8005058:	4b84      	ldr	r3, [pc, #528]	@ (800526c <Board2_Normal+0x318>)
 800505a:	2206      	movs	r2, #6
 800505c:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board2_Wait_Global_State();
 8005060:	f7fc fa96 	bl	8001590 <Board2_Wait_Global_State>
        Board2_Lower_MTalk();
 8005064:	f7fc f855 	bl	8001112 <Board2_Lower_MTalk>
        Board2_DW.time_comm = Board2_Get_Timestamp();
 8005068:	f7fb ffc0 	bl	8000fec <Board2_Get_Timestamp>
 800506c:	4603      	mov	r3, r0
 800506e:	4a7f      	ldr	r2, [pc, #508]	@ (800526c <Board2_Normal+0x318>)
 8005070:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
            Board2_DW.is_Board_state = Board2_IN_Degraded;
            Board2_DW.is_Degraded = Board2_IN_Restarting;
          }
        }
      }
      break;
 8005074:	e1a0      	b.n	80053b8 <Board2_Normal+0x464>
        b = Board2_Check_Timeout_Us(Board2_DW.time_comm, Board2_WAIT_TIMEOUT);
 8005076:	4b7d      	ldr	r3, [pc, #500]	@ (800526c <Board2_Normal+0x318>)
 8005078:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800507c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8005080:	4618      	mov	r0, r3
 8005082:	f7fc f82c 	bl	80010de <Board2_Check_Timeout_Us>
 8005086:	4603      	mov	r3, r0
 8005088:	71fb      	strb	r3, [r7, #7]
        if (b) {
 800508a:	79fb      	ldrb	r3, [r7, #7]
 800508c:	2b00      	cmp	r3, #0
 800508e:	f000 8193 	beq.w	80053b8 <Board2_Normal+0x464>
          if (Board2_DW.retransmitted < Board2_MAX_RETRANSMIT) {
 8005092:	4b76      	ldr	r3, [pc, #472]	@ (800526c <Board2_Normal+0x318>)
 8005094:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8005098:	2b00      	cmp	r3, #0
 800509a:	d110      	bne.n	80050be <Board2_Normal+0x16a>
            Board2_DW.retransmitted = 1U;
 800509c:	4b73      	ldr	r3, [pc, #460]	@ (800526c <Board2_Normal+0x318>)
 800509e:	2201      	movs	r2, #1
 80050a0:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
            Board2_DW.is_Supervisor = Board2_IN_Transmit_Global_State;
 80050a4:	4b71      	ldr	r3, [pc, #452]	@ (800526c <Board2_Normal+0x318>)
 80050a6:	220b      	movs	r2, #11
 80050a8:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
            Board2_Send_Global_State();
 80050ac:	f7fc fa66 	bl	800157c <Board2_Send_Global_State>
            Board2_DW.time_comm = Board2_Get_Timestamp();
 80050b0:	f7fb ff9c 	bl	8000fec <Board2_Get_Timestamp>
 80050b4:	4603      	mov	r3, r0
 80050b6:	4a6d      	ldr	r2, [pc, #436]	@ (800526c <Board2_Normal+0x318>)
 80050b8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
      break;
 80050bc:	e17c      	b.n	80053b8 <Board2_Normal+0x464>
            Board2_Compute_Degraded_Actions();
 80050be:	f7fc f85d 	bl	800117c <Board2_Compute_Degraded_Actions>
            Board2_exit_internal_Normal();
 80050c2:	f7fc f9f1 	bl	80014a8 <Board2_exit_internal_Normal>
            Board2_Close_Session();
 80050c6:	f7fc f81e 	bl	8001106 <Board2_Close_Session>
            Board2_Lower_MTalk();
 80050ca:	f7fc f822 	bl	8001112 <Board2_Lower_MTalk>
            Board2_Abort_Communication();
 80050ce:	f7fc f814 	bl	80010fa <Board2_Abort_Communication>
            Board2_DW.is_Board_state = Board2_IN_Degraded;
 80050d2:	4b66      	ldr	r3, [pc, #408]	@ (800526c <Board2_Normal+0x318>)
 80050d4:	2201      	movs	r2, #1
 80050d6:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
            Board2_DW.is_Degraded = Board2_IN_Restarting;
 80050da:	4b64      	ldr	r3, [pc, #400]	@ (800526c <Board2_Normal+0x318>)
 80050dc:	2202      	movs	r2, #2
 80050de:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      break;
 80050e2:	e169      	b.n	80053b8 <Board2_Normal+0x464>

     case Board2_IN_Global_state_received:
      b = !Board2_Is_STalk_High();
 80050e4:	f7fb fff4 	bl	80010d0 <Board2_Is_STalk_High>
 80050e8:	4603      	mov	r3, r0
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	bf0c      	ite	eq
 80050ee:	2301      	moveq	r3, #1
 80050f0:	2300      	movne	r3, #0
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80050f6:	79fb      	ldrb	r3, [r7, #7]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d00c      	beq.n	8005116 <Board2_Normal+0x1c2>
        Board2_DW.is_Supervisor = Board2_IN_Transmit_Decision;
 80050fc:	4b5b      	ldr	r3, [pc, #364]	@ (800526c <Board2_Normal+0x318>)
 80050fe:	220a      	movs	r2, #10
 8005100:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board2_Send_Decision();
 8005104:	f7fc fa26 	bl	8001554 <Board2_Send_Decision>
        Board2_DW.time_comm = Board2_Get_Timestamp();
 8005108:	f7fb ff70 	bl	8000fec <Board2_Get_Timestamp>
 800510c:	4603      	mov	r3, r0
 800510e:	4a57      	ldr	r2, [pc, #348]	@ (800526c <Board2_Normal+0x318>)
 8005110:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
          Board2_Abort_Communication();
          Board2_DW.is_Board_state = Board2_IN_Degraded;
          Board2_DW.is_Degraded = Board2_IN_Restarting;
        }
      }
      break;
 8005114:	e152      	b.n	80053bc <Board2_Normal+0x468>
        b = Board2_Check_Timeout_Us(Board2_DW.time_comm, Board2_WAIT_TIMEOUT);
 8005116:	4b55      	ldr	r3, [pc, #340]	@ (800526c <Board2_Normal+0x318>)
 8005118:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800511c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8005120:	4618      	mov	r0, r3
 8005122:	f7fb ffdc 	bl	80010de <Board2_Check_Timeout_Us>
 8005126:	4603      	mov	r3, r0
 8005128:	71fb      	strb	r3, [r7, #7]
        if (b) {
 800512a:	79fb      	ldrb	r3, [r7, #7]
 800512c:	2b00      	cmp	r3, #0
 800512e:	f000 8145 	beq.w	80053bc <Board2_Normal+0x468>
          Board2_Compute_Degraded_Actions();
 8005132:	f7fc f823 	bl	800117c <Board2_Compute_Degraded_Actions>
          Board2_exit_internal_Normal();
 8005136:	f7fc f9b7 	bl	80014a8 <Board2_exit_internal_Normal>
          Board2_Close_Session();
 800513a:	f7fb ffe4 	bl	8001106 <Board2_Close_Session>
          Board2_Lower_MTalk();
 800513e:	f7fb ffe8 	bl	8001112 <Board2_Lower_MTalk>
          Board2_Abort_Communication();
 8005142:	f7fb ffda 	bl	80010fa <Board2_Abort_Communication>
          Board2_DW.is_Board_state = Board2_IN_Degraded;
 8005146:	4b49      	ldr	r3, [pc, #292]	@ (800526c <Board2_Normal+0x318>)
 8005148:	2201      	movs	r2, #1
 800514a:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
          Board2_DW.is_Degraded = Board2_IN_Restarting;
 800514e:	4b47      	ldr	r3, [pc, #284]	@ (800526c <Board2_Normal+0x318>)
 8005150:	2202      	movs	r2, #2
 8005152:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      break;
 8005156:	e131      	b.n	80053bc <Board2_Normal+0x468>

     case Boar_IN_Local_state_transmitted:
      Board2_Local_state_transmitted();
 8005158:	f7fc fa38 	bl	80015cc <Board2_Local_state_transmitted>
      break;
 800515c:	e139      	b.n	80053d2 <Board2_Normal+0x47e>

     case Board2_IN_Receive_decision:
      Board2_Receive_decision();
 800515e:	f7fc faab 	bl	80016b8 <Board2_Receive_decision>
      break;
 8005162:	e136      	b.n	80053d2 <Board2_Normal+0x47e>

     case Board2_IN_Receive_global_state:
      Board2_Receive_global_state();
 8005164:	f7ff f94c 	bl	8004400 <Board2_Receive_global_state>
      break;
 8005168:	e133      	b.n	80053d2 <Board2_Normal+0x47e>

     case Board2_IN_Receive_state:
      Board2_Receive_state();
 800516a:	f7ff fe8b 	bl	8004e84 <Board2_Receive_state>
      break;
 800516e:	e130      	b.n	80053d2 <Board2_Normal+0x47e>

     case Board2_IN_Same_decision:
      Board2_DW.is_Supervisor = Board2_IN_Waiting_comunication;
 8005170:	4b3e      	ldr	r3, [pc, #248]	@ (800526c <Board2_Normal+0x318>)
 8005172:	220d      	movs	r2, #13
 8005174:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
      Board2_Update_Local_State();
 8005178:	f7fb fed4 	bl	8000f24 <Board2_Update_Local_State>
      Board2_Open_Session();
 800517c:	f7fb ff2a 	bl	8000fd4 <Board2_Open_Session>
      Board2_Raise_MTalk();
 8005180:	f7fb ff2e 	bl	8000fe0 <Board2_Raise_MTalk>
      Board2_DW.time_comm = Board2_Get_Timestamp();
 8005184:	f7fb ff32 	bl	8000fec <Board2_Get_Timestamp>
 8005188:	4603      	mov	r3, r0
 800518a:	4a38      	ldr	r2, [pc, #224]	@ (800526c <Board2_Normal+0x318>)
 800518c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
      break;
 8005190:	e11f      	b.n	80053d2 <Board2_Normal+0x47e>

     case Board2_IN_State_received:
      b = !Board2_Is_STalk_High();
 8005192:	f7fb ff9d 	bl	80010d0 <Board2_Is_STalk_High>
 8005196:	4603      	mov	r3, r0
 8005198:	2b00      	cmp	r3, #0
 800519a:	bf0c      	ite	eq
 800519c:	2301      	moveq	r3, #1
 800519e:	2300      	movne	r3, #0
 80051a0:	b2db      	uxtb	r3, r3
 80051a2:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80051a4:	79fb      	ldrb	r3, [r7, #7]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d00c      	beq.n	80051c4 <Board2_Normal+0x270>
        Board2_DW.is_Supervisor = Board2_IN_Transmit_Global_State;
 80051aa:	4b30      	ldr	r3, [pc, #192]	@ (800526c <Board2_Normal+0x318>)
 80051ac:	220b      	movs	r2, #11
 80051ae:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board2_Send_Global_State();
 80051b2:	f7fc f9e3 	bl	800157c <Board2_Send_Global_State>
        Board2_DW.time_comm = Board2_Get_Timestamp();
 80051b6:	f7fb ff19 	bl	8000fec <Board2_Get_Timestamp>
 80051ba:	4603      	mov	r3, r0
 80051bc:	4a2b      	ldr	r2, [pc, #172]	@ (800526c <Board2_Normal+0x318>)
 80051be:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
          Board2_Abort_Communication();
          Board2_DW.is_Board_state = Board2_IN_Degraded;
          Board2_DW.is_Degraded = Board2_IN_Restarting;
        }
      }
      break;
 80051c2:	e0fd      	b.n	80053c0 <Board2_Normal+0x46c>
        b = Board2_Check_Timeout_Us(Board2_DW.time_comm, Board2_WAIT_TIMEOUT);
 80051c4:	4b29      	ldr	r3, [pc, #164]	@ (800526c <Board2_Normal+0x318>)
 80051c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80051ca:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80051ce:	4618      	mov	r0, r3
 80051d0:	f7fb ff85 	bl	80010de <Board2_Check_Timeout_Us>
 80051d4:	4603      	mov	r3, r0
 80051d6:	71fb      	strb	r3, [r7, #7]
        if (b) {
 80051d8:	79fb      	ldrb	r3, [r7, #7]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	f000 80f0 	beq.w	80053c0 <Board2_Normal+0x46c>
          Board2_Compute_Degraded_Actions();
 80051e0:	f7fb ffcc 	bl	800117c <Board2_Compute_Degraded_Actions>
          Board2_exit_internal_Normal();
 80051e4:	f7fc f960 	bl	80014a8 <Board2_exit_internal_Normal>
          Board2_Close_Session();
 80051e8:	f7fb ff8d 	bl	8001106 <Board2_Close_Session>
          Board2_Lower_MTalk();
 80051ec:	f7fb ff91 	bl	8001112 <Board2_Lower_MTalk>
          Board2_Abort_Communication();
 80051f0:	f7fb ff83 	bl	80010fa <Board2_Abort_Communication>
          Board2_DW.is_Board_state = Board2_IN_Degraded;
 80051f4:	4b1d      	ldr	r3, [pc, #116]	@ (800526c <Board2_Normal+0x318>)
 80051f6:	2201      	movs	r2, #1
 80051f8:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
          Board2_DW.is_Degraded = Board2_IN_Restarting;
 80051fc:	4b1b      	ldr	r3, [pc, #108]	@ (800526c <Board2_Normal+0x318>)
 80051fe:	2202      	movs	r2, #2
 8005200:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      break;
 8005204:	e0dc      	b.n	80053c0 <Board2_Normal+0x46c>

     case Board2_IN_Transmit_Decision:
      b = Board2_Is_Tx_Finished();
 8005206:	f7fb ffb1 	bl	800116c <Board2_Is_Tx_Finished>
 800520a:	4603      	mov	r3, r0
 800520c:	71fb      	strb	r3, [r7, #7]
      if (b) {
 800520e:	79fb      	ldrb	r3, [r7, #7]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d00a      	beq.n	800522a <Board2_Normal+0x2d6>
        Board2_DW.is_Supervisor = Board2_IN_Decision_transmitted;
 8005214:	4b15      	ldr	r3, [pc, #84]	@ (800526c <Board2_Normal+0x318>)
 8005216:	2201      	movs	r2, #1
 8005218:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board2_DW.time_comm = Board2_Get_Timestamp();
 800521c:	f7fb fee6 	bl	8000fec <Board2_Get_Timestamp>
 8005220:	4603      	mov	r3, r0
 8005222:	4a12      	ldr	r2, [pc, #72]	@ (800526c <Board2_Normal+0x318>)
 8005224:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
          Board2_Abort_Communication();
          Board2_DW.is_Board_state = Board2_IN_Degraded;
          Board2_DW.is_Degraded = Board2_IN_Restarting;
        }
      }
      break;
 8005228:	e0cc      	b.n	80053c4 <Board2_Normal+0x470>
        b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 800522a:	4b10      	ldr	r3, [pc, #64]	@ (800526c <Board2_Normal+0x318>)
 800522c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005230:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8005234:	4618      	mov	r0, r3
 8005236:	f7fb ff52 	bl	80010de <Board2_Check_Timeout_Us>
 800523a:	4603      	mov	r3, r0
 800523c:	71fb      	strb	r3, [r7, #7]
        if (b) {
 800523e:	79fb      	ldrb	r3, [r7, #7]
 8005240:	2b00      	cmp	r3, #0
 8005242:	f000 80bf 	beq.w	80053c4 <Board2_Normal+0x470>
          Board2_Compute_Degraded_Actions();
 8005246:	f7fb ff99 	bl	800117c <Board2_Compute_Degraded_Actions>
          Board2_exit_internal_Normal();
 800524a:	f7fc f92d 	bl	80014a8 <Board2_exit_internal_Normal>
          Board2_Close_Session();
 800524e:	f7fb ff5a 	bl	8001106 <Board2_Close_Session>
          Board2_Lower_MTalk();
 8005252:	f7fb ff5e 	bl	8001112 <Board2_Lower_MTalk>
          Board2_Abort_Communication();
 8005256:	f7fb ff50 	bl	80010fa <Board2_Abort_Communication>
          Board2_DW.is_Board_state = Board2_IN_Degraded;
 800525a:	4b04      	ldr	r3, [pc, #16]	@ (800526c <Board2_Normal+0x318>)
 800525c:	2201      	movs	r2, #1
 800525e:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
          Board2_DW.is_Degraded = Board2_IN_Restarting;
 8005262:	4b02      	ldr	r3, [pc, #8]	@ (800526c <Board2_Normal+0x318>)
 8005264:	2202      	movs	r2, #2
 8005266:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      break;
 800526a:	e0ab      	b.n	80053c4 <Board2_Normal+0x470>
 800526c:	200001f8 	.word	0x200001f8

     case Board2_IN_Transmit_Global_State:
      b = Board2_Is_Tx_Finished();
 8005270:	f7fb ff7c 	bl	800116c <Board2_Is_Tx_Finished>
 8005274:	4603      	mov	r3, r0
 8005276:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8005278:	79fb      	ldrb	r3, [r7, #7]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d00a      	beq.n	8005294 <Board2_Normal+0x340>
        Board2_DW.is_Supervisor = IN_Global_Local_state_transmitt;
 800527e:	4b5d      	ldr	r3, [pc, #372]	@ (80053f4 <Board2_Normal+0x4a0>)
 8005280:	2202      	movs	r2, #2
 8005282:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board2_DW.time_comm = Board2_Get_Timestamp();
 8005286:	f7fb feb1 	bl	8000fec <Board2_Get_Timestamp>
 800528a:	4603      	mov	r3, r0
 800528c:	4a59      	ldr	r2, [pc, #356]	@ (80053f4 <Board2_Normal+0x4a0>)
 800528e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
          Board2_Abort_Communication();
          Board2_DW.is_Board_state = Board2_IN_Degraded;
          Board2_DW.is_Degraded = Board2_IN_Restarting;
        }
      }
      break;
 8005292:	e099      	b.n	80053c8 <Board2_Normal+0x474>
        b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 8005294:	4b57      	ldr	r3, [pc, #348]	@ (80053f4 <Board2_Normal+0x4a0>)
 8005296:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800529a:	f241 5118 	movw	r1, #5400	@ 0x1518
 800529e:	4618      	mov	r0, r3
 80052a0:	f7fb ff1d 	bl	80010de <Board2_Check_Timeout_Us>
 80052a4:	4603      	mov	r3, r0
 80052a6:	71fb      	strb	r3, [r7, #7]
        if (b) {
 80052a8:	79fb      	ldrb	r3, [r7, #7]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	f000 808c 	beq.w	80053c8 <Board2_Normal+0x474>
          Board2_Compute_Degraded_Actions();
 80052b0:	f7fb ff64 	bl	800117c <Board2_Compute_Degraded_Actions>
          Board2_exit_internal_Normal();
 80052b4:	f7fc f8f8 	bl	80014a8 <Board2_exit_internal_Normal>
          Board2_Close_Session();
 80052b8:	f7fb ff25 	bl	8001106 <Board2_Close_Session>
          Board2_Lower_MTalk();
 80052bc:	f7fb ff29 	bl	8001112 <Board2_Lower_MTalk>
          Board2_Abort_Communication();
 80052c0:	f7fb ff1b 	bl	80010fa <Board2_Abort_Communication>
          Board2_DW.is_Board_state = Board2_IN_Degraded;
 80052c4:	4b4b      	ldr	r3, [pc, #300]	@ (80053f4 <Board2_Normal+0x4a0>)
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
          Board2_DW.is_Degraded = Board2_IN_Restarting;
 80052cc:	4b49      	ldr	r3, [pc, #292]	@ (80053f4 <Board2_Normal+0x4a0>)
 80052ce:	2202      	movs	r2, #2
 80052d0:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      break;
 80052d4:	e078      	b.n	80053c8 <Board2_Normal+0x474>

     case Board2_IN_Transmit_Local_State:
      b = Board2_Is_Tx_Finished();
 80052d6:	f7fb ff49 	bl	800116c <Board2_Is_Tx_Finished>
 80052da:	4603      	mov	r3, r0
 80052dc:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80052de:	79fb      	ldrb	r3, [r7, #7]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d00a      	beq.n	80052fa <Board2_Normal+0x3a6>
        Board2_DW.is_Supervisor = Boar_IN_Local_state_transmitted;
 80052e4:	4b43      	ldr	r3, [pc, #268]	@ (80053f4 <Board2_Normal+0x4a0>)
 80052e6:	2204      	movs	r2, #4
 80052e8:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board2_DW.time_comm = Board2_Get_Timestamp();
 80052ec:	f7fb fe7e 	bl	8000fec <Board2_Get_Timestamp>
 80052f0:	4603      	mov	r3, r0
 80052f2:	4a40      	ldr	r2, [pc, #256]	@ (80053f4 <Board2_Normal+0x4a0>)
 80052f4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
          Board2_Abort_Communication();
          Board2_DW.is_Board_state = Board2_IN_Degraded;
          Board2_DW.is_Degraded = Board2_IN_Restarting;
        }
      }
      break;
 80052f8:	e068      	b.n	80053cc <Board2_Normal+0x478>
        b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 80052fa:	4b3e      	ldr	r3, [pc, #248]	@ (80053f4 <Board2_Normal+0x4a0>)
 80052fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005300:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8005304:	4618      	mov	r0, r3
 8005306:	f7fb feea 	bl	80010de <Board2_Check_Timeout_Us>
 800530a:	4603      	mov	r3, r0
 800530c:	71fb      	strb	r3, [r7, #7]
        if (b) {
 800530e:	79fb      	ldrb	r3, [r7, #7]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d05b      	beq.n	80053cc <Board2_Normal+0x478>
          Board2_Compute_Degraded_Actions();
 8005314:	f7fb ff32 	bl	800117c <Board2_Compute_Degraded_Actions>
          Board2_exit_internal_Normal();
 8005318:	f7fc f8c6 	bl	80014a8 <Board2_exit_internal_Normal>
          Board2_Close_Session();
 800531c:	f7fb fef3 	bl	8001106 <Board2_Close_Session>
          Board2_Lower_MTalk();
 8005320:	f7fb fef7 	bl	8001112 <Board2_Lower_MTalk>
          Board2_Abort_Communication();
 8005324:	f7fb fee9 	bl	80010fa <Board2_Abort_Communication>
          Board2_DW.is_Board_state = Board2_IN_Degraded;
 8005328:	4b32      	ldr	r3, [pc, #200]	@ (80053f4 <Board2_Normal+0x4a0>)
 800532a:	2201      	movs	r2, #1
 800532c:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
          Board2_DW.is_Degraded = Board2_IN_Restarting;
 8005330:	4b30      	ldr	r3, [pc, #192]	@ (80053f4 <Board2_Normal+0x4a0>)
 8005332:	2202      	movs	r2, #2
 8005334:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      break;
 8005338:	e048      	b.n	80053cc <Board2_Normal+0x478>

     case Board2_IN_Waiting_comunication:
      b = !Board2_Is_STalk_High();
 800533a:	f7fb fec9 	bl	80010d0 <Board2_Is_STalk_High>
 800533e:	4603      	mov	r3, r0
 8005340:	2b00      	cmp	r3, #0
 8005342:	bf0c      	ite	eq
 8005344:	2301      	moveq	r3, #1
 8005346:	2300      	movne	r3, #0
 8005348:	b2db      	uxtb	r3, r3
 800534a:	71fb      	strb	r3, [r7, #7]
      if (b) {
 800534c:	79fb      	ldrb	r3, [r7, #7]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d010      	beq.n	8005374 <Board2_Normal+0x420>
        Board2_DW.retransmitted = 0U;
 8005352:	4b28      	ldr	r3, [pc, #160]	@ (80053f4 <Board2_Normal+0x4a0>)
 8005354:	2200      	movs	r2, #0
 8005356:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board2_DW.is_Supervisor = Board2_IN_Transmit_Local_State;
 800535a:	4b26      	ldr	r3, [pc, #152]	@ (80053f4 <Board2_Normal+0x4a0>)
 800535c:	220c      	movs	r2, #12
 800535e:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board2_Send_Local_State();
 8005362:	f7fc f91f 	bl	80015a4 <Board2_Send_Local_State>
        Board2_DW.time_comm = Board2_Get_Timestamp();
 8005366:	f7fb fe41 	bl	8000fec <Board2_Get_Timestamp>
 800536a:	4603      	mov	r3, r0
 800536c:	4a21      	ldr	r2, [pc, #132]	@ (80053f4 <Board2_Normal+0x4a0>)
 800536e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
          Board2_Abort_Communication();
          Board2_DW.is_Board_state = Board2_IN_Degraded;
          Board2_DW.is_Degraded = Board2_IN_Restarting;
        }
      }
      break;
 8005372:	e02d      	b.n	80053d0 <Board2_Normal+0x47c>
        b = Board2_Check_Timeout_Us(Board2_DW.time_comm, Board2_INITIAL_TIMEOUT);
 8005374:	4b1f      	ldr	r3, [pc, #124]	@ (80053f4 <Board2_Normal+0x4a0>)
 8005376:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800537a:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800537e:	4618      	mov	r0, r3
 8005380:	f7fb fead 	bl	80010de <Board2_Check_Timeout_Us>
 8005384:	4603      	mov	r3, r0
 8005386:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8005388:	79fb      	ldrb	r3, [r7, #7]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d020      	beq.n	80053d0 <Board2_Normal+0x47c>
          Board2_Compute_Degraded_Actions();
 800538e:	f7fb fef5 	bl	800117c <Board2_Compute_Degraded_Actions>
          Board2_exit_internal_Normal();
 8005392:	f7fc f889 	bl	80014a8 <Board2_exit_internal_Normal>
          Board2_Close_Session();
 8005396:	f7fb feb6 	bl	8001106 <Board2_Close_Session>
          Board2_Lower_MTalk();
 800539a:	f7fb feba 	bl	8001112 <Board2_Lower_MTalk>
          Board2_Abort_Communication();
 800539e:	f7fb feac 	bl	80010fa <Board2_Abort_Communication>
          Board2_DW.is_Board_state = Board2_IN_Degraded;
 80053a2:	4b14      	ldr	r3, [pc, #80]	@ (80053f4 <Board2_Normal+0x4a0>)
 80053a4:	2201      	movs	r2, #1
 80053a6:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
          Board2_DW.is_Degraded = Board2_IN_Restarting;
 80053aa:	4b12      	ldr	r3, [pc, #72]	@ (80053f4 <Board2_Normal+0x4a0>)
 80053ac:	2202      	movs	r2, #2
 80053ae:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      break;
 80053b2:	e00d      	b.n	80053d0 <Board2_Normal+0x47c>
      break;
 80053b4:	bf00      	nop
 80053b6:	e00c      	b.n	80053d2 <Board2_Normal+0x47e>
      break;
 80053b8:	bf00      	nop
 80053ba:	e00a      	b.n	80053d2 <Board2_Normal+0x47e>
      break;
 80053bc:	bf00      	nop
 80053be:	e008      	b.n	80053d2 <Board2_Normal+0x47e>
      break;
 80053c0:	bf00      	nop
 80053c2:	e006      	b.n	80053d2 <Board2_Normal+0x47e>
      break;
 80053c4:	bf00      	nop
 80053c6:	e004      	b.n	80053d2 <Board2_Normal+0x47e>
      break;
 80053c8:	bf00      	nop
 80053ca:	e002      	b.n	80053d2 <Board2_Normal+0x47e>
      break;
 80053cc:	bf00      	nop
 80053ce:	e000      	b.n	80053d2 <Board2_Normal+0x47e>
      break;
 80053d0:	bf00      	nop
    }
  }

  if ((Board2_DW.is_Board_state == Board2_IN_Normal) &&
 80053d2:	4b08      	ldr	r3, [pc, #32]	@ (80053f4 <Board2_Normal+0x4a0>)
 80053d4:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 80053d8:	2b02      	cmp	r3, #2
 80053da:	d106      	bne.n	80053ea <Board2_Normal+0x496>
      (Board2_DW.is_active_Global_state_compute != 0)) {
 80053dc:	4b05      	ldr	r3, [pc, #20]	@ (80053f4 <Board2_Normal+0x4a0>)
 80053de:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
  if ((Board2_DW.is_Board_state == Board2_IN_Normal) &&
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d001      	beq.n	80053ea <Board2_Normal+0x496>
    Board2_Global_state_compute();
 80053e6:	f7ff fafd 	bl	80049e4 <Board2_Global_state_compute>
  }
}
 80053ea:	bf00      	nop
 80053ec:	3708      	adds	r7, #8
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}
 80053f2:	bf00      	nop
 80053f4:	200001f8 	.word	0x200001f8

080053f8 <Board2_Init_Data>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Init_Data(void)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	af00      	add	r7, sp, #0
      false                            /* mux */
    },                                 /* decision */
    0U                                 /* crc */
  };

  Board2_DW.state = tmp;
 80053fc:	4b24      	ldr	r3, [pc, #144]	@ (8005490 <Board2_Init_Data+0x98>)
 80053fe:	33b8      	adds	r3, #184	@ 0xb8
 8005400:	2200      	movs	r2, #0
 8005402:	601a      	str	r2, [r3, #0]
 8005404:	605a      	str	r2, [r3, #4]
 8005406:	609a      	str	r2, [r3, #8]
 8005408:	60da      	str	r2, [r3, #12]
 800540a:	611a      	str	r2, [r3, #16]
 800540c:	615a      	str	r2, [r3, #20]
  Board2_DW.global_state = tmp_0;
 800540e:	4b20      	ldr	r3, [pc, #128]	@ (8005490 <Board2_Init_Data+0x98>)
 8005410:	3338      	adds	r3, #56	@ 0x38
 8005412:	2234      	movs	r2, #52	@ 0x34
 8005414:	2100      	movs	r1, #0
 8005416:	4618      	mov	r0, r3
 8005418:	f00e fe39 	bl	801408e <memset>
 800541c:	4b1c      	ldr	r3, [pc, #112]	@ (8005490 <Board2_Init_Data+0x98>)
 800541e:	2201      	movs	r2, #1
 8005420:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
  Board2_DW.decision = tmp_1;
 8005424:	4b1a      	ldr	r3, [pc, #104]	@ (8005490 <Board2_Init_Data+0x98>)
 8005426:	3388      	adds	r3, #136	@ 0x88
 8005428:	2200      	movs	r2, #0
 800542a:	601a      	str	r2, [r3, #0]
 800542c:	605a      	str	r2, [r3, #4]
 800542e:	609a      	str	r2, [r3, #8]
 8005430:	60da      	str	r2, [r3, #12]
 8005432:	611a      	str	r2, [r3, #16]
 8005434:	615a      	str	r2, [r3, #20]
  Board2_DW.receivedStatePacket = tmp_2;
 8005436:	4b16      	ldr	r3, [pc, #88]	@ (8005490 <Board2_Init_Data+0x98>)
 8005438:	33a0      	adds	r3, #160	@ 0xa0
 800543a:	2200      	movs	r2, #0
 800543c:	601a      	str	r2, [r3, #0]
 800543e:	605a      	str	r2, [r3, #4]
 8005440:	609a      	str	r2, [r3, #8]
 8005442:	60da      	str	r2, [r3, #12]
 8005444:	611a      	str	r2, [r3, #16]
 8005446:	615a      	str	r2, [r3, #20]
  Board2_DW.receivedGlobalStatePacket = tmp_3;
 8005448:	4b11      	ldr	r3, [pc, #68]	@ (8005490 <Board2_Init_Data+0x98>)
 800544a:	4618      	mov	r0, r3
 800544c:	2338      	movs	r3, #56	@ 0x38
 800544e:	461a      	mov	r2, r3
 8005450:	2100      	movs	r1, #0
 8005452:	f00e fe1c 	bl	801408e <memset>
 8005456:	4b0e      	ldr	r3, [pc, #56]	@ (8005490 <Board2_Init_Data+0x98>)
 8005458:	2201      	movs	r2, #1
 800545a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  Board2_DW.receivedDecisionPacket = tmp_4;
 800545e:	4b0c      	ldr	r3, [pc, #48]	@ (8005490 <Board2_Init_Data+0x98>)
 8005460:	336c      	adds	r3, #108	@ 0x6c
 8005462:	2200      	movs	r2, #0
 8005464:	601a      	str	r2, [r3, #0]
 8005466:	605a      	str	r2, [r3, #4]
 8005468:	609a      	str	r2, [r3, #8]
 800546a:	60da      	str	r2, [r3, #12]
 800546c:	611a      	str	r2, [r3, #16]
 800546e:	615a      	str	r2, [r3, #20]
 8005470:	619a      	str	r2, [r3, #24]
  Board2_DW.special_retro = true;
 8005472:	4b07      	ldr	r3, [pc, #28]	@ (8005490 <Board2_Init_Data+0x98>)
 8005474:	2201      	movs	r2, #1
 8005476:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
  Board2_DW.obs_detection = true;
 800547a:	4b05      	ldr	r3, [pc, #20]	@ (8005490 <Board2_Init_Data+0x98>)
 800547c:	2201      	movs	r2, #1
 800547e:	f883 2137 	strb.w	r2, [r3, #311]	@ 0x137
  Board2_DW.max_velocity = Board2_MAX_RPM;
 8005482:	4b03      	ldr	r3, [pc, #12]	@ (8005490 <Board2_Init_Data+0x98>)
 8005484:	2296      	movs	r2, #150	@ 0x96
 8005486:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
}
 800548a:	bf00      	nop
 800548c:	bd80      	pop	{r7, pc}
 800548e:	bf00      	nop
 8005490:	200001f8 	.word	0x200001f8

08005494 <Board2_step>:

/* Model step function */
void Board2_step(void)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b082      	sub	sp, #8
 8005498:	af00      	add	r7, sp, #0
  boolean_T b;

  /* Chart: '<Root>/Board2' */
  Board2_DW.sfEvent = Board2_CALL_EVENT;
 800549a:	4bc6      	ldr	r3, [pc, #792]	@ (80057b4 <Board2_step+0x320>)
 800549c:	f04f 32ff 	mov.w	r2, #4294967295
 80054a0:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
  if (Board2_DW.is_active_c1_Board2 == 0) {
 80054a4:	4bc3      	ldr	r3, [pc, #780]	@ (80057b4 <Board2_step+0x320>)
 80054a6:	f893 30fe 	ldrb.w	r3, [r3, #254]	@ 0xfe
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d178      	bne.n	80055a0 <Board2_step+0x10c>
    Board2_DW.is_active_c1_Board2 = 1U;
 80054ae:	4bc1      	ldr	r3, [pc, #772]	@ (80057b4 <Board2_step+0x320>)
 80054b0:	2201      	movs	r2, #1
 80054b2:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
    Board2_Init_Data();
 80054b6:	f7ff ff9f 	bl	80053f8 <Board2_Init_Data>
    Board2_Lower_MTalk();
 80054ba:	f7fb fe2a 	bl	8001112 <Board2_Lower_MTalk>
    Board2_DW.is_c1_Board2 = Board2_IN_Supervision_task;
 80054be:	4bbd      	ldr	r3, [pc, #756]	@ (80057b4 <Board2_step+0x320>)
 80054c0:	2201      	movs	r2, #1
 80054c2:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
    Board2_DW.is_active_Board_state = 1U;
 80054c6:	4bbb      	ldr	r3, [pc, #748]	@ (80057b4 <Board2_step+0x320>)
 80054c8:	2201      	movs	r2, #1
 80054ca:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
    Board2_DW.is_Board_state = Board2_IN_Normal;
 80054ce:	4bb9      	ldr	r3, [pc, #740]	@ (80057b4 <Board2_step+0x320>)
 80054d0:	2202      	movs	r2, #2
 80054d2:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
    Board2_enter_internal_Normal();
 80054d6:	f7fb fd91 	bl	8000ffc <Board2_enter_internal_Normal>
    Board2_DW.is_active_Board_decision = 1U;
 80054da:	4bb6      	ldr	r3, [pc, #728]	@ (80057b4 <Board2_step+0x320>)
 80054dc:	2201      	movs	r2, #1
 80054de:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
    Board2_DW.is_active_Working_status_manage = 1U;
 80054e2:	4bb4      	ldr	r3, [pc, #720]	@ (80057b4 <Board2_step+0x320>)
 80054e4:	2201      	movs	r2, #1
 80054e6:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
    Board2_DW.init_count = 0U;
 80054ea:	4bb2      	ldr	r3, [pc, #712]	@ (80057b4 <Board2_step+0x320>)
 80054ec:	2200      	movs	r2, #0
 80054ee:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
    Board2_DW.is_Working_status_manager = Board2_IN_Init_working;
 80054f2:	4bb0      	ldr	r3, [pc, #704]	@ (80057b4 <Board2_step+0x320>)
 80054f4:	2202      	movs	r2, #2
 80054f6:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
    Board2_DW.is_active_Relay_manager = 1U;
 80054fa:	4bae      	ldr	r3, [pc, #696]	@ (80057b4 <Board2_step+0x320>)
 80054fc:	2201      	movs	r2, #1
 80054fe:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
    Board2_DW.is_Relay_manager = Board2_IN_Normal_relay;
 8005502:	4bac      	ldr	r3, [pc, #688]	@ (80057b4 <Board2_step+0x320>)
 8005504:	2203      	movs	r2, #3
 8005506:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
    Board2_DW.decision.relay = true;
 800550a:	4baa      	ldr	r3, [pc, #680]	@ (80057b4 <Board2_step+0x320>)
 800550c:	2201      	movs	r2, #1
 800550e:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
    Board2_DW.is_active_Mux_manager = 1U;
 8005512:	4ba8      	ldr	r3, [pc, #672]	@ (80057b4 <Board2_step+0x320>)
 8005514:	2201      	movs	r2, #1
 8005516:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
    Board2_DW.is_Mux_manager = Board2_IN_Normal_mux;
 800551a:	4ba6      	ldr	r3, [pc, #664]	@ (80057b4 <Board2_step+0x320>)
 800551c:	2202      	movs	r2, #2
 800551e:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
    Board2_DW.decision.mux = false;
 8005522:	4ba4      	ldr	r3, [pc, #656]	@ (80057b4 <Board2_step+0x320>)
 8005524:	2200      	movs	r2, #0
 8005526:	f883 209f 	strb.w	r2, [r3, #159]	@ 0x9f
    Board2_DW.is_active_Routine_manager = 1U;
 800552a:	4ba2      	ldr	r3, [pc, #648]	@ (80057b4 <Board2_step+0x320>)
 800552c:	2201      	movs	r2, #1
 800552e:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
    Board2_DW.is_active_Max_velocity_handler = 1U;
 8005532:	4ba0      	ldr	r3, [pc, #640]	@ (80057b4 <Board2_step+0x320>)
 8005534:	2201      	movs	r2, #1
 8005536:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
    Board2_DW.is_Max_velocity_handler = Board_IN_Waiting_change_max_vel;
 800553a:	4b9e      	ldr	r3, [pc, #632]	@ (80057b4 <Board2_step+0x320>)
 800553c:	2201      	movs	r2, #1
 800553e:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
    Board2_DW.is_active_Compute_routine = 1U;
 8005542:	4b9c      	ldr	r3, [pc, #624]	@ (80057b4 <Board2_step+0x320>)
 8005544:	2201      	movs	r2, #1
 8005546:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    Board2_DW.is_Compute_routine = Board2_IN_Routine_state_normal;
 800554a:	4b9a      	ldr	r3, [pc, #616]	@ (80057b4 <Board2_step+0x320>)
 800554c:	2201      	movs	r2, #1
 800554e:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
    Board2_DW.is_Routine_state_normal = Board2_IN_Normal_routine;
 8005552:	4b98      	ldr	r3, [pc, #608]	@ (80057b4 <Board2_step+0x320>)
 8005554:	2203      	movs	r2, #3
 8005556:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
    Board2_DW.is_Normal_routine = Board2_IN_Select_routine;
 800555a:	4b96      	ldr	r3, [pc, #600]	@ (80057b4 <Board2_step+0x320>)
 800555c:	2208      	movs	r2, #8
 800555e:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
    Board2_DW.is_active_Mode_manager = 1U;
 8005562:	4b94      	ldr	r3, [pc, #592]	@ (80057b4 <Board2_step+0x320>)
 8005564:	2201      	movs	r2, #1
 8005566:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
    Board2_DW.is_Mode_manager = Board2_IN_Normal_driving;
 800556a:	4b92      	ldr	r3, [pc, #584]	@ (80057b4 <Board2_step+0x320>)
 800556c:	2203      	movs	r2, #3
 800556e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    Board2_DW.is_Normal_driving = Board2_IN_Mode_DEFAULT;
 8005572:	4b90      	ldr	r3, [pc, #576]	@ (80057b4 <Board2_step+0x320>)
 8005574:	2201      	movs	r2, #1
 8005576:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
    Board2_DW.decision.mode = DEFAULT;
 800557a:	4b8e      	ldr	r3, [pc, #568]	@ (80057b4 <Board2_step+0x320>)
 800557c:	2200      	movs	r2, #0
 800557e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
    Board2_DW.is_active_Lights_manager = 1U;
 8005582:	4b8c      	ldr	r3, [pc, #560]	@ (80057b4 <Board2_step+0x320>)
 8005584:	2201      	movs	r2, #1
 8005586:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
    Board2_DW.is_Lights_manager = Board2_IN_Normal_lights;
 800558a:	4b8a      	ldr	r3, [pc, #552]	@ (80057b4 <Board2_step+0x320>)
 800558c:	2203      	movs	r2, #3
 800558e:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
    Board2_DW.is_Normal_lights = Board2_IN_Lights_OFF;
 8005592:	4b88      	ldr	r3, [pc, #544]	@ (80057b4 <Board2_step+0x320>)
 8005594:	2202      	movs	r2, #2
 8005596:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
    Board2_Rover_Lights_OFF();
 800559a:	f7fe f83f 	bl	800361c <Board2_Rover_Lights_OFF>
      Board2_Board_decision();
    }
  }

  /* End of Chart: '<Root>/Board2' */
}
 800559e:	e16a      	b.n	8005876 <Board2_step+0x3e2>
  } else if (Board2_DW.is_c1_Board2 == Board2_IN_Supervision_task) {
 80055a0:	4b84      	ldr	r3, [pc, #528]	@ (80057b4 <Board2_step+0x320>)
 80055a2:	f893 30ff 	ldrb.w	r3, [r3, #255]	@ 0xff
 80055a6:	2b01      	cmp	r3, #1
 80055a8:	f040 8165 	bne.w	8005876 <Board2_step+0x3e2>
    if (Board2_DW.is_active_Board_state != 0) {
 80055ac:	4b81      	ldr	r3, [pc, #516]	@ (80057b4 <Board2_step+0x320>)
 80055ae:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	f000 8158 	beq.w	8005868 <Board2_step+0x3d4>
      switch (Board2_DW.is_Board_state) {
 80055b8:	4b7e      	ldr	r3, [pc, #504]	@ (80057b4 <Board2_step+0x320>)
 80055ba:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 80055be:	2b03      	cmp	r3, #3
 80055c0:	f000 814a 	beq.w	8005858 <Board2_step+0x3c4>
 80055c4:	2b03      	cmp	r3, #3
 80055c6:	f300 814f 	bgt.w	8005868 <Board2_step+0x3d4>
 80055ca:	2b01      	cmp	r3, #1
 80055cc:	d003      	beq.n	80055d6 <Board2_step+0x142>
 80055ce:	2b02      	cmp	r3, #2
 80055d0:	f000 813f 	beq.w	8005852 <Board2_step+0x3be>
 80055d4:	e148      	b.n	8005868 <Board2_step+0x3d4>
        switch (Board2_DW.is_Degraded) {
 80055d6:	4b77      	ldr	r3, [pc, #476]	@ (80057b4 <Board2_step+0x320>)
 80055d8:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80055dc:	2b01      	cmp	r3, #1
 80055de:	d003      	beq.n	80055e8 <Board2_step+0x154>
 80055e0:	2b02      	cmp	r3, #2
 80055e2:	f000 811f 	beq.w	8005824 <Board2_step+0x390>
        break;
 80055e6:	e13f      	b.n	8005868 <Board2_step+0x3d4>
          switch (Board2_DW.is_Restablish) {
 80055e8:	4b72      	ldr	r3, [pc, #456]	@ (80057b4 <Board2_step+0x320>)
 80055ea:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
 80055ee:	3b01      	subs	r3, #1
 80055f0:	2b04      	cmp	r3, #4
 80055f2:	f200 812c 	bhi.w	800584e <Board2_step+0x3ba>
 80055f6:	a201      	add	r2, pc, #4	@ (adr r2, 80055fc <Board2_step+0x168>)
 80055f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055fc:	08005611 	.word	0x08005611
 8005600:	0800562f 	.word	0x0800562f
 8005604:	080056c1 	.word	0x080056c1
 8005608:	08005741 	.word	0x08005741
 800560c:	080057b9 	.word	0x080057b9
            Board2_DW.is_Restablish = Board2_IN_NO_ACTIVE_CHILD;
 8005610:	4b68      	ldr	r3, [pc, #416]	@ (80057b4 <Board2_step+0x320>)
 8005612:	2200      	movs	r2, #0
 8005614:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
            Board2_DW.is_Degraded = Board2_IN_NO_ACTIVE_CHILD;
 8005618:	4b66      	ldr	r3, [pc, #408]	@ (80057b4 <Board2_step+0x320>)
 800561a:	2200      	movs	r2, #0
 800561c:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
            Board2_DW.is_Board_state = Board2_IN_Normal;
 8005620:	4b64      	ldr	r3, [pc, #400]	@ (80057b4 <Board2_step+0x320>)
 8005622:	2202      	movs	r2, #2
 8005624:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
            Board2_enter_internal_Normal();
 8005628:	f7fb fce8 	bl	8000ffc <Board2_enter_internal_Normal>
            break;
 800562c:	e0f9      	b.n	8005822 <Board2_step+0x38e>
            b = Board2_Is_STalk_High();
 800562e:	f7fb fd4f 	bl	80010d0 <Board2_Is_STalk_High>
 8005632:	4603      	mov	r3, r0
 8005634:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8005636:	79fb      	ldrb	r3, [r7, #7]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d00e      	beq.n	800565a <Board2_step+0x1c6>
              Board2_DW.is_Restablish = Board2_IN_Receive_ping;
 800563c:	4b5d      	ldr	r3, [pc, #372]	@ (80057b4 <Board2_step+0x320>)
 800563e:	2203      	movs	r2, #3
 8005640:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
              Board2_Wait_Ping();
 8005644:	f7fb fd72 	bl	800112c <Board2_Wait_Ping>
              Board2_Lower_MTalk();
 8005648:	f7fb fd63 	bl	8001112 <Board2_Lower_MTalk>
              Board2_DW.time_comm = Board2_Get_Timestamp();
 800564c:	f7fb fcce 	bl	8000fec <Board2_Get_Timestamp>
 8005650:	4603      	mov	r3, r0
 8005652:	4a58      	ldr	r2, [pc, #352]	@ (80057b4 <Board2_step+0x320>)
 8005654:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
            break;
 8005658:	e0dc      	b.n	8005814 <Board2_step+0x380>
              b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 800565a:	4b56      	ldr	r3, [pc, #344]	@ (80057b4 <Board2_step+0x320>)
 800565c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005660:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8005664:	4618      	mov	r0, r3
 8005666:	f7fb fd3a 	bl	80010de <Board2_Check_Timeout_Us>
 800566a:	4603      	mov	r3, r0
 800566c:	71fb      	strb	r3, [r7, #7]
              if (b) {
 800566e:	79fb      	ldrb	r3, [r7, #7]
 8005670:	2b00      	cmp	r3, #0
 8005672:	f000 80cf 	beq.w	8005814 <Board2_step+0x380>
                if (Board2_DW.retransmitted < Board2_MAX_RETRANSMIT) {
 8005676:	4b4f      	ldr	r3, [pc, #316]	@ (80057b4 <Board2_step+0x320>)
 8005678:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 800567c:	2b00      	cmp	r3, #0
 800567e:	d110      	bne.n	80056a2 <Board2_step+0x20e>
                  Board2_DW.retransmitted = 1U;
 8005680:	4b4c      	ldr	r3, [pc, #304]	@ (80057b4 <Board2_step+0x320>)
 8005682:	2201      	movs	r2, #1
 8005684:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
                  Board2_DW.is_Restablish = Board2_IN_Transmit_ping;
 8005688:	4b4a      	ldr	r3, [pc, #296]	@ (80057b4 <Board2_step+0x320>)
 800568a:	2205      	movs	r2, #5
 800568c:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
                  Board2_Send_Ping();
 8005690:	f7fb fd45 	bl	800111e <Board2_Send_Ping>
                  Board2_DW.time_comm = Board2_Get_Timestamp();
 8005694:	f7fb fcaa 	bl	8000fec <Board2_Get_Timestamp>
 8005698:	4603      	mov	r3, r0
 800569a:	4a46      	ldr	r2, [pc, #280]	@ (80057b4 <Board2_step+0x320>)
 800569c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
            break;
 80056a0:	e0b8      	b.n	8005814 <Board2_step+0x380>
                  Board2_Abort_Communication();
 80056a2:	f7fb fd2a 	bl	80010fa <Board2_Abort_Communication>
                  Board2_Close_Session();
 80056a6:	f7fb fd2e 	bl	8001106 <Board2_Close_Session>
                  Board2_Lower_MTalk();
 80056aa:	f7fb fd32 	bl	8001112 <Board2_Lower_MTalk>
                  Board2_DW.is_Restablish = Board2_IN_NO_ACTIVE_CHILD;
 80056ae:	4b41      	ldr	r3, [pc, #260]	@ (80057b4 <Board2_step+0x320>)
 80056b0:	2200      	movs	r2, #0
 80056b2:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
                  Board2_DW.is_Degraded = Board2_IN_Restarting;
 80056b6:	4b3f      	ldr	r3, [pc, #252]	@ (80057b4 <Board2_step+0x320>)
 80056b8:	2202      	movs	r2, #2
 80056ba:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
            break;
 80056be:	e0a9      	b.n	8005814 <Board2_step+0x380>
            b = Board2_Is_Rx_Finished();
 80056c0:	f7fb fd3e 	bl	8001140 <Board2_Is_Rx_Finished>
 80056c4:	4603      	mov	r3, r0
 80056c6:	71fb      	strb	r3, [r7, #7]
            if (b) {
 80056c8:	79fb      	ldrb	r3, [r7, #7]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d01c      	beq.n	8005708 <Board2_step+0x274>
              b = Board2_Verify_Ping();
 80056ce:	f7fb fd3f 	bl	8001150 <Board2_Verify_Ping>
 80056d2:	4603      	mov	r3, r0
 80056d4:	71fb      	strb	r3, [r7, #7]
              if (b) {
 80056d6:	79fb      	ldrb	r3, [r7, #7]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d006      	beq.n	80056ea <Board2_step+0x256>
                Board2_Close_Session();
 80056dc:	f7fb fd13 	bl	8001106 <Board2_Close_Session>
                Board2_DW.is_Restablish = Boar_IN_Connection_restablished;
 80056e0:	4b34      	ldr	r3, [pc, #208]	@ (80057b4 <Board2_step+0x320>)
 80056e2:	2201      	movs	r2, #1
 80056e4:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
            break;
 80056e8:	e096      	b.n	8005818 <Board2_step+0x384>
                Board2_DW.is_Restablish = Board2_IN_Receive_ping;
 80056ea:	4b32      	ldr	r3, [pc, #200]	@ (80057b4 <Board2_step+0x320>)
 80056ec:	2203      	movs	r2, #3
 80056ee:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
                Board2_Wait_Ping();
 80056f2:	f7fb fd1b 	bl	800112c <Board2_Wait_Ping>
                Board2_Lower_MTalk();
 80056f6:	f7fb fd0c 	bl	8001112 <Board2_Lower_MTalk>
                Board2_DW.time_comm = Board2_Get_Timestamp();
 80056fa:	f7fb fc77 	bl	8000fec <Board2_Get_Timestamp>
 80056fe:	4603      	mov	r3, r0
 8005700:	4a2c      	ldr	r2, [pc, #176]	@ (80057b4 <Board2_step+0x320>)
 8005702:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
            break;
 8005706:	e087      	b.n	8005818 <Board2_step+0x384>
              b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 8005708:	4b2a      	ldr	r3, [pc, #168]	@ (80057b4 <Board2_step+0x320>)
 800570a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800570e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8005712:	4618      	mov	r0, r3
 8005714:	f7fb fce3 	bl	80010de <Board2_Check_Timeout_Us>
 8005718:	4603      	mov	r3, r0
 800571a:	71fb      	strb	r3, [r7, #7]
              if (b) {
 800571c:	79fb      	ldrb	r3, [r7, #7]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d07a      	beq.n	8005818 <Board2_step+0x384>
                Board2_Abort_Communication();
 8005722:	f7fb fcea 	bl	80010fa <Board2_Abort_Communication>
                Board2_Close_Session();
 8005726:	f7fb fcee 	bl	8001106 <Board2_Close_Session>
                Board2_Lower_MTalk();
 800572a:	f7fb fcf2 	bl	8001112 <Board2_Lower_MTalk>
                Board2_DW.is_Restablish = Board2_IN_NO_ACTIVE_CHILD;
 800572e:	4b21      	ldr	r3, [pc, #132]	@ (80057b4 <Board2_step+0x320>)
 8005730:	2200      	movs	r2, #0
 8005732:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
                Board2_DW.is_Degraded = Board2_IN_Restarting;
 8005736:	4b1f      	ldr	r3, [pc, #124]	@ (80057b4 <Board2_step+0x320>)
 8005738:	2202      	movs	r2, #2
 800573a:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
            break;
 800573e:	e06b      	b.n	8005818 <Board2_step+0x384>
            b = !Board2_Is_STalk_High();
 8005740:	f7fb fcc6 	bl	80010d0 <Board2_Is_STalk_High>
 8005744:	4603      	mov	r3, r0
 8005746:	2b00      	cmp	r3, #0
 8005748:	bf0c      	ite	eq
 800574a:	2301      	moveq	r3, #1
 800574c:	2300      	movne	r3, #0
 800574e:	b2db      	uxtb	r3, r3
 8005750:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8005752:	79fb      	ldrb	r3, [r7, #7]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d010      	beq.n	800577a <Board2_step+0x2e6>
              Board2_DW.retransmitted = 0U;
 8005758:	4b16      	ldr	r3, [pc, #88]	@ (80057b4 <Board2_step+0x320>)
 800575a:	2200      	movs	r2, #0
 800575c:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
              Board2_DW.is_Restablish = Board2_IN_Transmit_ping;
 8005760:	4b14      	ldr	r3, [pc, #80]	@ (80057b4 <Board2_step+0x320>)
 8005762:	2205      	movs	r2, #5
 8005764:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
              Board2_Send_Ping();
 8005768:	f7fb fcd9 	bl	800111e <Board2_Send_Ping>
              Board2_DW.time_comm = Board2_Get_Timestamp();
 800576c:	f7fb fc3e 	bl	8000fec <Board2_Get_Timestamp>
 8005770:	4603      	mov	r3, r0
 8005772:	4a10      	ldr	r2, [pc, #64]	@ (80057b4 <Board2_step+0x320>)
 8005774:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
            break;
 8005778:	e050      	b.n	800581c <Board2_step+0x388>
              b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 800577a:	4b0e      	ldr	r3, [pc, #56]	@ (80057b4 <Board2_step+0x320>)
 800577c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005780:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 8005784:	4618      	mov	r0, r3
 8005786:	f7fb fcaa 	bl	80010de <Board2_Check_Timeout_Us>
 800578a:	4603      	mov	r3, r0
 800578c:	71fb      	strb	r3, [r7, #7]
              if (b) {
 800578e:	79fb      	ldrb	r3, [r7, #7]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d043      	beq.n	800581c <Board2_step+0x388>
                Board2_Abort_Communication();
 8005794:	f7fb fcb1 	bl	80010fa <Board2_Abort_Communication>
                Board2_Close_Session();
 8005798:	f7fb fcb5 	bl	8001106 <Board2_Close_Session>
                Board2_Lower_MTalk();
 800579c:	f7fb fcb9 	bl	8001112 <Board2_Lower_MTalk>
                Board2_DW.is_Restablish = Board2_IN_NO_ACTIVE_CHILD;
 80057a0:	4b04      	ldr	r3, [pc, #16]	@ (80057b4 <Board2_step+0x320>)
 80057a2:	2200      	movs	r2, #0
 80057a4:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
                Board2_DW.is_Degraded = Board2_IN_Restarting;
 80057a8:	4b02      	ldr	r3, [pc, #8]	@ (80057b4 <Board2_step+0x320>)
 80057aa:	2202      	movs	r2, #2
 80057ac:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
            break;
 80057b0:	e034      	b.n	800581c <Board2_step+0x388>
 80057b2:	bf00      	nop
 80057b4:	200001f8 	.word	0x200001f8
            b = Board2_Is_Tx_Finished();
 80057b8:	f7fb fcd8 	bl	800116c <Board2_Is_Tx_Finished>
 80057bc:	4603      	mov	r3, r0
 80057be:	71fb      	strb	r3, [r7, #7]
            if (b) {
 80057c0:	79fb      	ldrb	r3, [r7, #7]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d00a      	beq.n	80057dc <Board2_step+0x348>
              Board2_DW.is_Restablish = Board2_IN_Ping_transmitted;
 80057c6:	4b2e      	ldr	r3, [pc, #184]	@ (8005880 <Board2_step+0x3ec>)
 80057c8:	2202      	movs	r2, #2
 80057ca:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
              Board2_DW.time_comm = Board2_Get_Timestamp();
 80057ce:	f7fb fc0d 	bl	8000fec <Board2_Get_Timestamp>
 80057d2:	4603      	mov	r3, r0
 80057d4:	4a2a      	ldr	r2, [pc, #168]	@ (8005880 <Board2_step+0x3ec>)
 80057d6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
            break;
 80057da:	e021      	b.n	8005820 <Board2_step+0x38c>
              b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 80057dc:	4b28      	ldr	r3, [pc, #160]	@ (8005880 <Board2_step+0x3ec>)
 80057de:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80057e2:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80057e6:	4618      	mov	r0, r3
 80057e8:	f7fb fc79 	bl	80010de <Board2_Check_Timeout_Us>
 80057ec:	4603      	mov	r3, r0
 80057ee:	71fb      	strb	r3, [r7, #7]
              if (b) {
 80057f0:	79fb      	ldrb	r3, [r7, #7]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d014      	beq.n	8005820 <Board2_step+0x38c>
                Board2_Abort_Communication();
 80057f6:	f7fb fc80 	bl	80010fa <Board2_Abort_Communication>
                Board2_Close_Session();
 80057fa:	f7fb fc84 	bl	8001106 <Board2_Close_Session>
                Board2_Lower_MTalk();
 80057fe:	f7fb fc88 	bl	8001112 <Board2_Lower_MTalk>
                Board2_DW.is_Restablish = Board2_IN_NO_ACTIVE_CHILD;
 8005802:	4b1f      	ldr	r3, [pc, #124]	@ (8005880 <Board2_step+0x3ec>)
 8005804:	2200      	movs	r2, #0
 8005806:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
                Board2_DW.is_Degraded = Board2_IN_Restarting;
 800580a:	4b1d      	ldr	r3, [pc, #116]	@ (8005880 <Board2_step+0x3ec>)
 800580c:	2202      	movs	r2, #2
 800580e:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
            break;
 8005812:	e005      	b.n	8005820 <Board2_step+0x38c>
            break;
 8005814:	bf00      	nop
 8005816:	e01a      	b.n	800584e <Board2_step+0x3ba>
            break;
 8005818:	bf00      	nop
 800581a:	e018      	b.n	800584e <Board2_step+0x3ba>
            break;
 800581c:	bf00      	nop
 800581e:	e016      	b.n	800584e <Board2_step+0x3ba>
            break;
 8005820:	bf00      	nop
          break;
 8005822:	e014      	b.n	800584e <Board2_step+0x3ba>
          Board2_DW.is_Degraded = Board2_IN_Restablish;
 8005824:	4b16      	ldr	r3, [pc, #88]	@ (8005880 <Board2_step+0x3ec>)
 8005826:	2201      	movs	r2, #1
 8005828:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
          Board2_Compute_Degraded_Actions();
 800582c:	f7fb fca6 	bl	800117c <Board2_Compute_Degraded_Actions>
          Board2_DW.is_Restablish = Board_IN_Starting_to_restablish;
 8005830:	4b13      	ldr	r3, [pc, #76]	@ (8005880 <Board2_step+0x3ec>)
 8005832:	2204      	movs	r2, #4
 8005834:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
          Board2_Open_Session();
 8005838:	f7fb fbcc 	bl	8000fd4 <Board2_Open_Session>
          Board2_Raise_MTalk();
 800583c:	f7fb fbd0 	bl	8000fe0 <Board2_Raise_MTalk>
          Board2_DW.time_comm = Board2_Get_Timestamp();
 8005840:	f7fb fbd4 	bl	8000fec <Board2_Get_Timestamp>
 8005844:	4603      	mov	r3, r0
 8005846:	4a0e      	ldr	r2, [pc, #56]	@ (8005880 <Board2_step+0x3ec>)
 8005848:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
          break;
 800584c:	e000      	b.n	8005850 <Board2_step+0x3bc>
          break;
 800584e:	bf00      	nop
        break;
 8005850:	e00a      	b.n	8005868 <Board2_step+0x3d4>
        Board2_Normal();
 8005852:	f7ff fb7f 	bl	8004f54 <Board2_Normal>
        break;
 8005856:	e007      	b.n	8005868 <Board2_step+0x3d4>
        if (Board2_DW.is_Single_Board == Board2_IN_Other_board_failure) {
 8005858:	4b09      	ldr	r3, [pc, #36]	@ (8005880 <Board2_step+0x3ec>)
 800585a:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 800585e:	2b01      	cmp	r3, #1
 8005860:	d101      	bne.n	8005866 <Board2_step+0x3d2>
          Board2_Compute_Degraded_Actions();
 8005862:	f7fb fc8b 	bl	800117c <Board2_Compute_Degraded_Actions>
        break;
 8005866:	bf00      	nop
    if (Board2_DW.is_active_Board_decision != 0) {
 8005868:	4b05      	ldr	r3, [pc, #20]	@ (8005880 <Board2_step+0x3ec>)
 800586a:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800586e:	2b00      	cmp	r3, #0
 8005870:	d001      	beq.n	8005876 <Board2_step+0x3e2>
      Board2_Board_decision();
 8005872:	f7fe fa1d 	bl	8003cb0 <Board2_Board_decision>
}
 8005876:	bf00      	nop
 8005878:	3708      	adds	r7, #8
 800587a:	46bd      	mov	sp, r7
 800587c:	bd80      	pop	{r7, pc}
 800587e:	bf00      	nop
 8005880:	200001f8 	.word	0x200001f8

08005884 <Board2_initialize>:

/* Model initialize function */
void Board2_initialize(void)
{
 8005884:	b480      	push	{r7}
 8005886:	af00      	add	r7, sp, #0
  /* SystemInitialize for Chart: '<Root>/Board2' */
  Board2_DW.sfEvent = Board2_CALL_EVENT;
 8005888:	4b06      	ldr	r3, [pc, #24]	@ (80058a4 <Board2_initialize+0x20>)
 800588a:	f04f 32ff 	mov.w	r2, #4294967295
 800588e:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
  Board2_DW.TURN_THRESHOLD = 5.0F;
 8005892:	4b04      	ldr	r3, [pc, #16]	@ (80058a4 <Board2_initialize+0x20>)
 8005894:	4a04      	ldr	r2, [pc, #16]	@ (80058a8 <Board2_initialize+0x24>)
 8005896:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
}
 800589a:	bf00      	nop
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr
 80058a4:	200001f8 	.word	0x200001f8
 80058a8:	40a00000 	.word	0x40a00000

080058ac <get_telecontrol_bx>:
ControllerStatus_t telecontrol_send_telemetry(Controller_t *telecontrol, Telemetry_t *telemetry);

/* ===================== GETTERS (INLINE) ===================== */

static inline ControllerStatus_t get_telecontrol_bx(const Controller_t *telecontrol, uint16_t *bx)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b085      	sub	sp, #20
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
 80058b4:	6039      	str	r1, [r7, #0]
    ControllerStatus_t status = CONTROLLER_ERR;
 80058b6:	2301      	movs	r3, #1
 80058b8:	73fb      	strb	r3, [r7, #15]

    if ((telecontrol != NULL) && (bx != NULL))
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d00a      	beq.n	80058d6 <get_telecontrol_bx+0x2a>
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d007      	beq.n	80058d6 <get_telecontrol_bx+0x2a>
    {
        *bx = telecontrol->controller_information.controller_data.bx;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 80058cc:	b29a      	uxth	r2, r3
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	801a      	strh	r2, [r3, #0]
        status = CONTROLLER_OK;
 80058d2:	2300      	movs	r3, #0
 80058d4:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 80058d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80058d8:	4618      	mov	r0, r3
 80058da:	3714      	adds	r7, #20
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr

080058e4 <get_telecontrol_ay>:

static inline ControllerStatus_t get_telecontrol_ay(const Controller_t *telecontrol, uint16_t *ay)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b085      	sub	sp, #20
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
 80058ec:	6039      	str	r1, [r7, #0]
    ControllerStatus_t status = CONTROLLER_ERR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	73fb      	strb	r3, [r7, #15]

    if ((telecontrol != NULL) && (ay != NULL))
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d008      	beq.n	800590a <get_telecontrol_ay+0x26>
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d005      	beq.n	800590a <get_telecontrol_ay+0x26>
    {
        *ay = telecontrol->controller_information.controller_data.ay;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	895a      	ldrh	r2, [r3, #10]
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	801a      	strh	r2, [r3, #0]
        status = CONTROLLER_OK;
 8005906:	2300      	movs	r3, #0
 8005908:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800590a:	7bfb      	ldrb	r3, [r7, #15]
}
 800590c:	4618      	mov	r0, r3
 800590e:	3714      	adds	r7, #20
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr

08005918 <get_telecontrol_button_btn1>:

static inline ControllerStatus_t get_telecontrol_button_btn1(const Controller_t *telecontrol, uint8_t *btn)
{
 8005918:	b480      	push	{r7}
 800591a:	b085      	sub	sp, #20
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
 8005920:	6039      	str	r1, [r7, #0]
    ControllerStatus_t status = CONTROLLER_ERR;
 8005922:	2301      	movs	r3, #1
 8005924:	73fb      	strb	r3, [r7, #15]

    if ((telecontrol != NULL) && (btn != NULL))
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d008      	beq.n	800593e <get_telecontrol_button_btn1+0x26>
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d005      	beq.n	800593e <get_telecontrol_button_btn1+0x26>
    {
        *btn = telecontrol->controller_information.controller_data.btn1;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	7c9a      	ldrb	r2, [r3, #18]
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	701a      	strb	r2, [r3, #0]
        status = CONTROLLER_OK;
 800593a:	2300      	movs	r3, #0
 800593c:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800593e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005940:	4618      	mov	r0, r3
 8005942:	3714      	adds	r7, #20
 8005944:	46bd      	mov	sp, r7
 8005946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594a:	4770      	bx	lr

0800594c <get_telecontrol_button_btn2>:

static inline ControllerStatus_t get_telecontrol_button_btn2(const Controller_t *telecontrol, uint8_t *btn)
{
 800594c:	b480      	push	{r7}
 800594e:	b085      	sub	sp, #20
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
 8005954:	6039      	str	r1, [r7, #0]
    ControllerStatus_t status = CONTROLLER_ERR;
 8005956:	2301      	movs	r3, #1
 8005958:	73fb      	strb	r3, [r7, #15]

    if ((telecontrol != NULL) && (btn != NULL))
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d008      	beq.n	8005972 <get_telecontrol_button_btn2+0x26>
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d005      	beq.n	8005972 <get_telecontrol_button_btn2+0x26>
    {
        *btn = telecontrol->controller_information.controller_data.btn2;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	7cda      	ldrb	r2, [r3, #19]
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	701a      	strb	r2, [r3, #0]
        status = CONTROLLER_OK;
 800596e:	2300      	movs	r3, #0
 8005970:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8005972:	7bfb      	ldrb	r3, [r7, #15]
}
 8005974:	4618      	mov	r0, r3
 8005976:	3714      	adds	r7, #20
 8005978:	46bd      	mov	sp, r7
 800597a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597e:	4770      	bx	lr

08005980 <get_telecontrol_button_btn3>:

static inline ControllerStatus_t get_telecontrol_button_btn3(const Controller_t *telecontrol, uint8_t *btn)
{
 8005980:	b480      	push	{r7}
 8005982:	b085      	sub	sp, #20
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
 8005988:	6039      	str	r1, [r7, #0]
    ControllerStatus_t status = CONTROLLER_ERR;
 800598a:	2301      	movs	r3, #1
 800598c:	73fb      	strb	r3, [r7, #15]

    if ((telecontrol != NULL) && (btn != NULL))
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d008      	beq.n	80059a6 <get_telecontrol_button_btn3+0x26>
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d005      	beq.n	80059a6 <get_telecontrol_button_btn3+0x26>
    {
        *btn = telecontrol->controller_information.controller_data.btn3;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	7d1a      	ldrb	r2, [r3, #20]
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	701a      	strb	r2, [r3, #0]
        status = CONTROLLER_OK;
 80059a2:	2300      	movs	r3, #0
 80059a4:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 80059a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	3714      	adds	r7, #20
 80059ac:	46bd      	mov	sp, r7
 80059ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b2:	4770      	bx	lr

080059b4 <get_telecontrol_button_btn4>:

static inline ControllerStatus_t get_telecontrol_button_btn4(const Controller_t *telecontrol, uint8_t *btn)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b085      	sub	sp, #20
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
 80059bc:	6039      	str	r1, [r7, #0]
    ControllerStatus_t status = CONTROLLER_ERR;
 80059be:	2301      	movs	r3, #1
 80059c0:	73fb      	strb	r3, [r7, #15]

    if ((telecontrol != NULL) && (btn != NULL))
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d008      	beq.n	80059da <get_telecontrol_button_btn4+0x26>
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d005      	beq.n	80059da <get_telecontrol_button_btn4+0x26>
    {
        *btn = telecontrol->controller_information.controller_data.btn4;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	7d5a      	ldrb	r2, [r3, #21]
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	701a      	strb	r2, [r3, #0]
        status = CONTROLLER_OK;
 80059d6:	2300      	movs	r3, #0
 80059d8:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 80059da:	7bfb      	ldrb	r3, [r7, #15]
}
 80059dc:	4618      	mov	r0, r3
 80059de:	3714      	adds	r7, #20
 80059e0:	46bd      	mov	sp, r7
 80059e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e6:	4770      	bx	lr

080059e8 <get_telecontrol_b_btn>:

static inline ControllerStatus_t get_telecontrol_b_btn(const Controller_t *telecontrol, uint8_t *b_btn)
{
 80059e8:	b480      	push	{r7}
 80059ea:	b085      	sub	sp, #20
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
 80059f0:	6039      	str	r1, [r7, #0]
    ControllerStatus_t status = CONTROLLER_ERR;
 80059f2:	2301      	movs	r3, #1
 80059f4:	73fb      	strb	r3, [r7, #15]

    if ((telecontrol != NULL) && (b_btn != NULL))
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d008      	beq.n	8005a0e <get_telecontrol_b_btn+0x26>
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d005      	beq.n	8005a0e <get_telecontrol_b_btn+0x26>
    {
        *b_btn = telecontrol->controller_information.controller_data.b_btn;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	7c5a      	ldrb	r2, [r3, #17]
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	701a      	strb	r2, [r3, #0]
        status = CONTROLLER_OK;
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8005a0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a10:	4618      	mov	r0, r3
 8005a12:	3714      	adds	r7, #20
 8005a14:	46bd      	mov	sp, r7
 8005a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1a:	4770      	bx	lr

08005a1c <get_telecontrol_a_btn>:

static inline ControllerStatus_t get_telecontrol_a_btn(const Controller_t *telecontrol, uint8_t *a_btn)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b085      	sub	sp, #20
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
 8005a24:	6039      	str	r1, [r7, #0]
    ControllerStatus_t status = CONTROLLER_ERR;
 8005a26:	2301      	movs	r3, #1
 8005a28:	73fb      	strb	r3, [r7, #15]

    if ((telecontrol != NULL) && (a_btn != NULL))
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d008      	beq.n	8005a42 <get_telecontrol_a_btn+0x26>
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d005      	beq.n	8005a42 <get_telecontrol_a_btn+0x26>
    {
        *a_btn = telecontrol->controller_information.controller_data.a_btn;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	7b1a      	ldrb	r2, [r3, #12]
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	701a      	strb	r2, [r3, #0]
        status = CONTROLLER_OK;
 8005a3e:	2300      	movs	r3, #0
 8005a40:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8005a42:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a44:	4618      	mov	r0, r3
 8005a46:	3714      	adds	r7, #20
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4e:	4770      	bx	lr

08005a50 <get_telecontrol_percentage>:

static inline ControllerStatus_t get_telecontrol_percentage(const Controller_t *telecontrol, uint8_t *percentage)
{
 8005a50:	b480      	push	{r7}
 8005a52:	b085      	sub	sp, #20
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
 8005a58:	6039      	str	r1, [r7, #0]
    ControllerStatus_t status = CONTROLLER_ERR;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	73fb      	strb	r3, [r7, #15]

    if ((telecontrol != NULL) && (percentage != NULL))
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d008      	beq.n	8005a76 <get_telecontrol_percentage+0x26>
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d005      	beq.n	8005a76 <get_telecontrol_percentage+0x26>
    {
        *percentage = telecontrol->controller_information.controller_percentage;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	79da      	ldrb	r2, [r3, #7]
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	701a      	strb	r2, [r3, #0]
        status = CONTROLLER_OK;
 8005a72:	2300      	movs	r3, #0
 8005a74:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8005a76:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3714      	adds	r7, #20
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a82:	4770      	bx	lr

08005a84 <ramp>:
#define NORMAL_BRK_COEFF      (0.5f)

/* ===================== RAMP FUNCTION ===================== */

static inline real32_T ramp(real32_T current, real32_T target, real32_T step)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b087      	sub	sp, #28
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	ed87 0a03 	vstr	s0, [r7, #12]
 8005a8e:	edc7 0a02 	vstr	s1, [r7, #8]
 8005a92:	ed87 1a01 	vstr	s2, [r7, #4]
    real32_T next_value;

    if (current < (target - step))
 8005a96:	ed97 7a02 	vldr	s14, [r7, #8]
 8005a9a:	edd7 7a01 	vldr	s15, [r7, #4]
 8005a9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005aa2:	ed97 7a03 	vldr	s14, [r7, #12]
 8005aa6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005aaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005aae:	d508      	bpl.n	8005ac2 <ramp+0x3e>
    {
        next_value = current + step;
 8005ab0:	ed97 7a03 	vldr	s14, [r7, #12]
 8005ab4:	edd7 7a01 	vldr	s15, [r7, #4]
 8005ab8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005abc:	edc7 7a05 	vstr	s15, [r7, #20]
 8005ac0:	e017      	b.n	8005af2 <ramp+0x6e>
    }
    else if (current > (target + step))
 8005ac2:	ed97 7a02 	vldr	s14, [r7, #8]
 8005ac6:	edd7 7a01 	vldr	s15, [r7, #4]
 8005aca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ace:	ed97 7a03 	vldr	s14, [r7, #12]
 8005ad2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005ad6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ada:	dd08      	ble.n	8005aee <ramp+0x6a>
    {
        next_value = current - step;
 8005adc:	ed97 7a03 	vldr	s14, [r7, #12]
 8005ae0:	edd7 7a01 	vldr	s15, [r7, #4]
 8005ae4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005ae8:	edc7 7a05 	vstr	s15, [r7, #20]
 8005aec:	e001      	b.n	8005af2 <ramp+0x6e>
    }
    else
    {
        next_value = target;
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	617b      	str	r3, [r7, #20]
    }

    return next_value;
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	ee07 3a90 	vmov	s15, r3
}
 8005af8:	eeb0 0a67 	vmov.f32	s0, s15
 8005afc:	371c      	adds	r7, #28
 8005afe:	46bd      	mov	sp, r7
 8005b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b04:	4770      	bx	lr
	...

08005b08 <calculate_battery_percent>:

/* ===================== TELEMETRY HELPERS ===================== */

static inline uint8_T calculate_battery_percent(real32_T voltage)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b085      	sub	sp, #20
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	ed87 0a01 	vstr	s0, [r7, #4]
    uint8_T percent;

    if (voltage <= 9.0f)
 8005b12:	edd7 7a01 	vldr	s15, [r7, #4]
 8005b16:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 8005b1a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b22:	d802      	bhi.n	8005b2a <calculate_battery_percent+0x22>
    {
        percent = 0U;
 8005b24:	2300      	movs	r3, #0
 8005b26:	73fb      	strb	r3, [r7, #15]
 8005b28:	e027      	b.n	8005b7a <calculate_battery_percent+0x72>
    }
    else if (voltage >= 12.6f)
 8005b2a:	edd7 7a01 	vldr	s15, [r7, #4]
 8005b2e:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8005b88 <calculate_battery_percent+0x80>
 8005b32:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b3a:	db02      	blt.n	8005b42 <calculate_battery_percent+0x3a>
    {
        percent = 100U;
 8005b3c:	2364      	movs	r3, #100	@ 0x64
 8005b3e:	73fb      	strb	r3, [r7, #15]
 8005b40:	e01b      	b.n	8005b7a <calculate_battery_percent+0x72>
    }
    else
    {
        real32_T result = (((voltage - 9.0f) / 3.6f) * 100.0f) + 0.5f;
 8005b42:	edd7 7a01 	vldr	s15, [r7, #4]
 8005b46:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 8005b4a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8005b4e:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8005b8c <calculate_battery_percent+0x84>
 8005b52:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005b56:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8005b90 <calculate_battery_percent+0x88>
 8005b5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b5e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005b62:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005b66:	edc7 7a02 	vstr	s15, [r7, #8]
        percent = (uint8_T)result;
 8005b6a:	edd7 7a02 	vldr	s15, [r7, #8]
 8005b6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b72:	edc7 7a00 	vstr	s15, [r7]
 8005b76:	783b      	ldrb	r3, [r7, #0]
 8005b78:	73fb      	strb	r3, [r7, #15]
    }

    return percent;
 8005b7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	3714      	adds	r7, #20
 8005b80:	46bd      	mov	sp, r7
 8005b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b86:	4770      	bx	lr
 8005b88:	4149999a 	.word	0x4149999a
 8005b8c:	40666666 	.word	0x40666666
 8005b90:	42c80000 	.word	0x42c80000

08005b94 <saturate_temperature>:

static inline int8_T saturate_temperature(real32_T temp)
{
 8005b94:	b480      	push	{r7}
 8005b96:	b087      	sub	sp, #28
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	ed87 0a01 	vstr	s0, [r7, #4]
    int8_T result;

    if (temp > 127.0f)
 8005b9e:	edd7 7a01 	vldr	s15, [r7, #4]
 8005ba2:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8005c18 <saturate_temperature+0x84>
 8005ba6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005baa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bae:	dd02      	ble.n	8005bb6 <saturate_temperature+0x22>
    {
        result = 127;
 8005bb0:	237f      	movs	r3, #127	@ 0x7f
 8005bb2:	75fb      	strb	r3, [r7, #23]
 8005bb4:	e028      	b.n	8005c08 <saturate_temperature+0x74>
    }
    else if (temp < -128.0f)
 8005bb6:	edd7 7a01 	vldr	s15, [r7, #4]
 8005bba:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8005c1c <saturate_temperature+0x88>
 8005bbe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005bc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bc6:	d502      	bpl.n	8005bce <saturate_temperature+0x3a>
    {
        result = -128;
 8005bc8:	2380      	movs	r3, #128	@ 0x80
 8005bca:	75fb      	strb	r3, [r7, #23]
 8005bcc:	e01c      	b.n	8005c08 <saturate_temperature+0x74>
    }
    else
    {
    	real32_T rounding_offset = (temp >= 0.0f) ? 0.5f : -0.5f;
 8005bce:	edd7 7a01 	vldr	s15, [r7, #4]
 8005bd2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005bd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bda:	db02      	blt.n	8005be2 <saturate_temperature+0x4e>
 8005bdc:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8005be0:	e001      	b.n	8005be6 <saturate_temperature+0x52>
 8005be2:	f04f 433f 	mov.w	r3, #3204448256	@ 0xbf000000
 8005be6:	613b      	str	r3, [r7, #16]
    	real32_T rounded_val = temp + rounding_offset;
 8005be8:	ed97 7a01 	vldr	s14, [r7, #4]
 8005bec:	edd7 7a04 	vldr	s15, [r7, #16]
 8005bf0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005bf4:	edc7 7a03 	vstr	s15, [r7, #12]
    	result = (int8_T)rounded_val;
 8005bf8:	edd7 7a03 	vldr	s15, [r7, #12]
 8005bfc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005c00:	edc7 7a00 	vstr	s15, [r7]
 8005c04:	783b      	ldrb	r3, [r7, #0]
 8005c06:	75fb      	strb	r3, [r7, #23]
    }

    return result;
 8005c08:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	371c      	adds	r7, #28
 8005c10:	46bd      	mov	sp, r7
 8005c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c16:	4770      	bx	lr
 8005c18:	42fe0000 	.word	0x42fe0000
 8005c1c:	c3000000 	.word	0xc3000000

08005c20 <get_light_mode>:

static inline LightOperatingMode get_light_mode(uint32_T state)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b085      	sub	sp, #20
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
    LightOperatingMode mode;

    if (state == Board2_IN_Lights_AUTO)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2b01      	cmp	r3, #1
 8005c2c:	d102      	bne.n	8005c34 <get_light_mode+0x14>
    {
        mode = LIGHT_AUTO;
 8005c2e:	2302      	movs	r3, #2
 8005c30:	73fb      	strb	r3, [r7, #15]
 8005c32:	e007      	b.n	8005c44 <get_light_mode+0x24>
    }
    else if (state == Board2_IN_Lights_ON)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2b03      	cmp	r3, #3
 8005c38:	d102      	bne.n	8005c40 <get_light_mode+0x20>
    {
        mode = LIGHT_ON;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	73fb      	strb	r3, [r7, #15]
 8005c3e:	e001      	b.n	8005c44 <get_light_mode+0x24>
    }
    else
    {
        mode = LIGHT_OFF;
 8005c40:	2300      	movs	r3, #0
 8005c42:	73fb      	strb	r3, [r7, #15]
    }

    return mode;
 8005c44:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3714      	adds	r7, #20
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c50:	4770      	bx	lr

08005c52 <get_driving_mode>:

static inline DrivingMode get_driving_mode(uint32_T state)
{
 8005c52:	b480      	push	{r7}
 8005c54:	b085      	sub	sp, #20
 8005c56:	af00      	add	r7, sp, #0
 8005c58:	6078      	str	r0, [r7, #4]
    DrivingMode mode;

    if (state == Board2_IN_Mode_SPORT)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2b03      	cmp	r3, #3
 8005c5e:	d102      	bne.n	8005c66 <get_driving_mode+0x14>
    {
        mode = DM_SPORT;
 8005c60:	2301      	movs	r3, #1
 8005c62:	73fb      	strb	r3, [r7, #15]
 8005c64:	e007      	b.n	8005c76 <get_driving_mode+0x24>
    }
    else if (state == Board2_IN_Mode_ECO)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2b02      	cmp	r3, #2
 8005c6a:	d102      	bne.n	8005c72 <get_driving_mode+0x20>
    {
        mode = DM_ECO;
 8005c6c:	2302      	movs	r3, #2
 8005c6e:	73fb      	strb	r3, [r7, #15]
 8005c70:	e001      	b.n	8005c76 <get_driving_mode+0x24>
    }
    else
    {
        mode = DM_DEFAULT;
 8005c72:	2300      	movs	r3, #0
 8005c74:	73fb      	strb	r3, [r7, #15]
    }

    return mode;
 8005c76:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c78:	4618      	mov	r0, r3
 8005c7a:	3714      	adds	r7, #20
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c82:	4770      	bx	lr

08005c84 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b082      	sub	sp, #8
 8005c88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
	DWD_Init(&hard_rt_deadline_wd, &htim4, SYSTEM_ALIVE_MASK, safety_stop_and_halt);
 8005c8a:	4b4e      	ldr	r3, [pc, #312]	@ (8005dc4 <MX_FREERTOS_Init+0x140>)
 8005c8c:	2203      	movs	r2, #3
 8005c8e:	494e      	ldr	r1, [pc, #312]	@ (8005dc8 <MX_FREERTOS_Init+0x144>)
 8005c90:	484e      	ldr	r0, [pc, #312]	@ (8005dcc <MX_FREERTOS_Init+0x148>)
 8005c92:	f001 fc89 	bl	80075a8 <DWD_Init>

	(void)DWT_Delay_Init();
 8005c96:	f001 fd1d 	bl	80076d4 <DWT_Delay_Init>

	MPU60X0_StatusTypeDef status_mpu;

	if(HCSR04_Init(&us_left,   &ULTRASONIC_HW_CONFIG[US_LEFT]) != HCSR04_OK){
 8005c9a:	494d      	ldr	r1, [pc, #308]	@ (8005dd0 <MX_FREERTOS_Init+0x14c>)
 8005c9c:	484d      	ldr	r0, [pc, #308]	@ (8005dd4 <MX_FREERTOS_Init+0x150>)
 8005c9e:	f001 ff27 	bl	8007af0 <HCSR04_Init>
 8005ca2:	4603      	mov	r3, r0
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d001      	beq.n	8005cac <MX_FREERTOS_Init+0x28>
	    Error_Handler();
 8005ca8:	f002 fb4c 	bl	8008344 <Error_Handler>
	}
	if(HCSR04_Init(&us_center, &ULTRASONIC_HW_CONFIG[US_CENTER]) != HCSR04_OK){
 8005cac:	494a      	ldr	r1, [pc, #296]	@ (8005dd8 <MX_FREERTOS_Init+0x154>)
 8005cae:	484b      	ldr	r0, [pc, #300]	@ (8005ddc <MX_FREERTOS_Init+0x158>)
 8005cb0:	f001 ff1e 	bl	8007af0 <HCSR04_Init>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d001      	beq.n	8005cbe <MX_FREERTOS_Init+0x3a>
	    Error_Handler();
 8005cba:	f002 fb43 	bl	8008344 <Error_Handler>
	}

	if(HCSR04_Init(&us_right,  &ULTRASONIC_HW_CONFIG[US_RIGHT]) != HCSR04_OK){
 8005cbe:	4948      	ldr	r1, [pc, #288]	@ (8005de0 <MX_FREERTOS_Init+0x15c>)
 8005cc0:	4848      	ldr	r0, [pc, #288]	@ (8005de4 <MX_FREERTOS_Init+0x160>)
 8005cc2:	f001 ff15 	bl	8007af0 <HCSR04_Init>
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d001      	beq.n	8005cd0 <MX_FREERTOS_Init+0x4c>
	    Error_Handler();
 8005ccc:	f002 fb3a 	bl	8008344 <Error_Handler>
	}

	if(telecontrol_init(&controller, CONTROLLER_HW_CONFIG[CONTROLLER_MAIN].i2c, CONTROLLER_HW_CONFIG[CONTROLLER_MAIN].address ) != CONTROLLER_OK){
 8005cd0:	4b45      	ldr	r3, [pc, #276]	@ (8005de8 <MX_FREERTOS_Init+0x164>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a44      	ldr	r2, [pc, #272]	@ (8005de8 <MX_FREERTOS_Init+0x164>)
 8005cd6:	8892      	ldrh	r2, [r2, #4]
 8005cd8:	4619      	mov	r1, r3
 8005cda:	4844      	ldr	r0, [pc, #272]	@ (8005dec <MX_FREERTOS_Init+0x168>)
 8005cdc:	f001 f9cd 	bl	800707a <telecontrol_init>
 8005ce0:	4603      	mov	r3, r0
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d001      	beq.n	8005cea <MX_FREERTOS_Init+0x66>
	    Error_Handler();
 8005ce6:	f002 fb2d 	bl	8008344 <Error_Handler>
	}

	status_mpu = mpu6050_init(&mpu_device, MPU_HW_CONFIG[MPU_MAIN].i2c, MPU_HW_CONFIG[MPU_MAIN].address, &MPU_HW_CONFIG[MPU_MAIN].cfg);
 8005cea:	4b41      	ldr	r3, [pc, #260]	@ (8005df0 <MX_FREERTOS_Init+0x16c>)
 8005cec:	6819      	ldr	r1, [r3, #0]
 8005cee:	4b40      	ldr	r3, [pc, #256]	@ (8005df0 <MX_FREERTOS_Init+0x16c>)
 8005cf0:	889a      	ldrh	r2, [r3, #4]
 8005cf2:	4b40      	ldr	r3, [pc, #256]	@ (8005df4 <MX_FREERTOS_Init+0x170>)
 8005cf4:	4840      	ldr	r0, [pc, #256]	@ (8005df8 <MX_FREERTOS_Init+0x174>)
 8005cf6:	f002 fe22 	bl	800893e <mpu6050_init>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	71fb      	strb	r3, [r7, #7]

	if (status_mpu == MPU6050_ERR) {
 8005cfe:	79fb      	ldrb	r3, [r7, #7]
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d102      	bne.n	8005d0a <MX_FREERTOS_Init+0x86>
	    Error_Handler();
 8005d04:	f002 fb1e 	bl	8008344 <Error_Handler>
 8005d08:	e009      	b.n	8005d1e <MX_FREERTOS_Init+0x9a>
	}
	else if (status_mpu == MPU6050_ERR_COMM) {
 8005d0a:	79fb      	ldrb	r3, [r7, #7]
 8005d0c:	2b02      	cmp	r3, #2
 8005d0e:	d103      	bne.n	8005d18 <MX_FREERTOS_Init+0x94>
		Board2_U.gyroError = 1;
 8005d10:	4b3a      	ldr	r3, [pc, #232]	@ (8005dfc <MX_FREERTOS_Init+0x178>)
 8005d12:	2201      	movs	r2, #1
 8005d14:	759a      	strb	r2, [r3, #22]
 8005d16:	e002      	b.n	8005d1e <MX_FREERTOS_Init+0x9a>
	}
	else {
		Board2_U.gyroError = 0;
 8005d18:	4b38      	ldr	r3, [pc, #224]	@ (8005dfc <MX_FREERTOS_Init+0x178>)
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	759a      	strb	r2, [r3, #22]
	}

	if (motor_init(&motor_FA_openLoop, MOTOR_HW_CONFIG[MOTOR_FA].htim, MOTOR_HW_CONFIG[MOTOR_FA].channel, &MOTOR_HW_CONFIG[MOTOR_FA].calib) != MOTOR_OK){
 8005d1e:	4b38      	ldr	r3, [pc, #224]	@ (8005e00 <MX_FREERTOS_Init+0x17c>)
 8005d20:	6819      	ldr	r1, [r3, #0]
 8005d22:	4b37      	ldr	r3, [pc, #220]	@ (8005e00 <MX_FREERTOS_Init+0x17c>)
 8005d24:	685a      	ldr	r2, [r3, #4]
 8005d26:	4b37      	ldr	r3, [pc, #220]	@ (8005e04 <MX_FREERTOS_Init+0x180>)
 8005d28:	4837      	ldr	r0, [pc, #220]	@ (8005e08 <MX_FREERTOS_Init+0x184>)
 8005d2a:	f002 fbcc 	bl	80084c6 <motor_init>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d001      	beq.n	8005d38 <MX_FREERTOS_Init+0xb4>
	    Error_Handler();
 8005d34:	f002 fb06 	bl	8008344 <Error_Handler>
	}

	if (motor_init(&motor_FB_openLoop, MOTOR_HW_CONFIG[MOTOR_FB].htim, MOTOR_HW_CONFIG[MOTOR_FB].channel, &MOTOR_HW_CONFIG[MOTOR_FB].calib) != MOTOR_OK) {
 8005d38:	4b31      	ldr	r3, [pc, #196]	@ (8005e00 <MX_FREERTOS_Init+0x17c>)
 8005d3a:	6919      	ldr	r1, [r3, #16]
 8005d3c:	4b30      	ldr	r3, [pc, #192]	@ (8005e00 <MX_FREERTOS_Init+0x17c>)
 8005d3e:	695a      	ldr	r2, [r3, #20]
 8005d40:	4b32      	ldr	r3, [pc, #200]	@ (8005e0c <MX_FREERTOS_Init+0x188>)
 8005d42:	4833      	ldr	r0, [pc, #204]	@ (8005e10 <MX_FREERTOS_Init+0x18c>)
 8005d44:	f002 fbbf 	bl	80084c6 <motor_init>
 8005d48:	4603      	mov	r3, r0
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d001      	beq.n	8005d52 <MX_FREERTOS_Init+0xce>
	    Error_Handler();
 8005d4e:	f002 faf9 	bl	8008344 <Error_Handler>
	}

	if (motor_init(&motor_BA_openLoop, MOTOR_HW_CONFIG[MOTOR_BA].htim, MOTOR_HW_CONFIG[MOTOR_BA].channel, &MOTOR_HW_CONFIG[MOTOR_BA].calib) != MOTOR_OK){
 8005d52:	4b2b      	ldr	r3, [pc, #172]	@ (8005e00 <MX_FREERTOS_Init+0x17c>)
 8005d54:	6a19      	ldr	r1, [r3, #32]
 8005d56:	4b2a      	ldr	r3, [pc, #168]	@ (8005e00 <MX_FREERTOS_Init+0x17c>)
 8005d58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005d5a:	4b2e      	ldr	r3, [pc, #184]	@ (8005e14 <MX_FREERTOS_Init+0x190>)
 8005d5c:	482e      	ldr	r0, [pc, #184]	@ (8005e18 <MX_FREERTOS_Init+0x194>)
 8005d5e:	f002 fbb2 	bl	80084c6 <motor_init>
 8005d62:	4603      	mov	r3, r0
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d001      	beq.n	8005d6c <MX_FREERTOS_Init+0xe8>
	    Error_Handler();
 8005d68:	f002 faec 	bl	8008344 <Error_Handler>
	}

	if (motor_init(&motor_BB_openLoop, MOTOR_HW_CONFIG[MOTOR_BB].htim, MOTOR_HW_CONFIG[MOTOR_BB].channel, &MOTOR_HW_CONFIG[MOTOR_BB].calib) != MOTOR_OK){
 8005d6c:	4b24      	ldr	r3, [pc, #144]	@ (8005e00 <MX_FREERTOS_Init+0x17c>)
 8005d6e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005d70:	4b23      	ldr	r3, [pc, #140]	@ (8005e00 <MX_FREERTOS_Init+0x17c>)
 8005d72:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d74:	4b29      	ldr	r3, [pc, #164]	@ (8005e1c <MX_FREERTOS_Init+0x198>)
 8005d76:	482a      	ldr	r0, [pc, #168]	@ (8005e20 <MX_FREERTOS_Init+0x19c>)
 8005d78:	f002 fba5 	bl	80084c6 <motor_init>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d001      	beq.n	8005d86 <MX_FREERTOS_Init+0x102>
	    Error_Handler();
 8005d82:	f002 fadf 	bl	8008344 <Error_Handler>
	}


	Board2_initialize();
 8005d86:	f7ff fd7d 	bl	8005884 <Board2_initialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of readSonar */
  readSonarHandle = osThreadNew(readSonarTask, NULL, &readSonar_attributes);
 8005d8a:	4a26      	ldr	r2, [pc, #152]	@ (8005e24 <MX_FREERTOS_Init+0x1a0>)
 8005d8c:	2100      	movs	r1, #0
 8005d8e:	4826      	ldr	r0, [pc, #152]	@ (8005e28 <MX_FREERTOS_Init+0x1a4>)
 8005d90:	f00a fe6a 	bl	8010a68 <osThreadNew>
 8005d94:	4603      	mov	r3, r0
 8005d96:	4a25      	ldr	r2, [pc, #148]	@ (8005e2c <MX_FREERTOS_Init+0x1a8>)
 8005d98:	6013      	str	r3, [r2, #0]

  /* creation of supervision */
  supervisionHandle = osThreadNew(supervisionTask, NULL, &supervision_attributes);
 8005d9a:	4a25      	ldr	r2, [pc, #148]	@ (8005e30 <MX_FREERTOS_Init+0x1ac>)
 8005d9c:	2100      	movs	r1, #0
 8005d9e:	4825      	ldr	r0, [pc, #148]	@ (8005e34 <MX_FREERTOS_Init+0x1b0>)
 8005da0:	f00a fe62 	bl	8010a68 <osThreadNew>
 8005da4:	4603      	mov	r3, r0
 8005da6:	4a24      	ldr	r2, [pc, #144]	@ (8005e38 <MX_FREERTOS_Init+0x1b4>)
 8005da8:	6013      	str	r3, [r2, #0]

  /* creation of telemetryLogger */
  telemetryLoggerHandle = osThreadNew(telemetryLoggerTask, NULL, &telemetryLogger_attributes);
 8005daa:	4a24      	ldr	r2, [pc, #144]	@ (8005e3c <MX_FREERTOS_Init+0x1b8>)
 8005dac:	2100      	movs	r1, #0
 8005dae:	4824      	ldr	r0, [pc, #144]	@ (8005e40 <MX_FREERTOS_Init+0x1bc>)
 8005db0:	f00a fe5a 	bl	8010a68 <osThreadNew>
 8005db4:	4603      	mov	r3, r0
 8005db6:	4a23      	ldr	r2, [pc, #140]	@ (8005e44 <MX_FREERTOS_Init+0x1c0>)
 8005db8:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8005dba:	bf00      	nop
 8005dbc:	3708      	adds	r7, #8
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	bd80      	pop	{r7, pc}
 8005dc2:	bf00      	nop
 8005dc4:	0800693d 	.word	0x0800693d
 8005dc8:	20001edc 	.word	0x20001edc
 8005dcc:	200003fc 	.word	0x200003fc
 8005dd0:	0801616c 	.word	0x0801616c
 8005dd4:	2000036c 	.word	0x2000036c
 8005dd8:	08016188 	.word	0x08016188
 8005ddc:	2000039c 	.word	0x2000039c
 8005de0:	080161a4 	.word	0x080161a4
 8005de4:	200003cc 	.word	0x200003cc
 8005de8:	080161c0 	.word	0x080161c0
 8005dec:	2000040c 	.word	0x2000040c
 8005df0:	08016160 	.word	0x08016160
 8005df4:	08016166 	.word	0x08016166
 8005df8:	20000438 	.word	0x20000438
 8005dfc:	2000033c 	.word	0x2000033c
 8005e00:	08016120 	.word	0x08016120
 8005e04:	08016128 	.word	0x08016128
 8005e08:	20000460 	.word	0x20000460
 8005e0c:	08016138 	.word	0x08016138
 8005e10:	20000470 	.word	0x20000470
 8005e14:	08016148 	.word	0x08016148
 8005e18:	20000480 	.word	0x20000480
 8005e1c:	08016158 	.word	0x08016158
 8005e20:	20000490 	.word	0x20000490
 8005e24:	080160b4 	.word	0x080160b4
 8005e28:	08005e49 	.word	0x08005e49
 8005e2c:	200004a0 	.word	0x200004a0
 8005e30:	080160d8 	.word	0x080160d8
 8005e34:	08005f59 	.word	0x08005f59
 8005e38:	20000b4c 	.word	0x20000b4c
 8005e3c:	080160fc 	.word	0x080160fc
 8005e40:	08005f95 	.word	0x08005f95
 8005e44:	200013f8 	.word	0x200013f8

08005e48 <readSonarTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_readSonarTask */
void readSonarTask(void *argument)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b08c      	sub	sp, #48	@ 0x30
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN readSonarTask */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8005e50:	f00b ffd8 	bl	8011e04 <xTaskGetTickCount>
 8005e54:	4603      	mov	r3, r0
 8005e56:	623b      	str	r3, [r7, #32]
	const TickType_t xFrequency = pdMS_TO_TICKS(SONAR_SCAN_PERIOD);
 8005e58:	2328      	movs	r3, #40	@ 0x28
 8005e5a:	62bb      	str	r3, [r7, #40]	@ 0x28

	hcsr04_t *dev[SONAR_NUMBER] = { &us_left, &us_center, &us_right };
 8005e5c:	4a3b      	ldr	r2, [pc, #236]	@ (8005f4c <readSonarTask+0x104>)
 8005e5e:	f107 0314 	add.w	r3, r7, #20
 8005e62:	ca07      	ldmia	r2, {r0, r1, r2}
 8005e64:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint16_T g_sonar_distances[US_COUNT];
	// Variabili di stato per la gestione ciclica
	uint8_t curr_idx = 0U;      // Indice del sonar da avviare (Start)
 8005e68:	2300      	movs	r3, #0
 8005e6a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	boolean_T first_run = true;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

	for (;;)
	{
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005e74:	f107 0320 	add.w	r3, r7, #32
 8005e78:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	f00b fe26 	bl	8011acc <vTaskDelayUntil>

		if (!first_run)
 8005e80:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d133      	bne.n	8005ef0 <readSonarTask+0xa8>
		{
			uint8_t prev_idx = (curr_idx == 0U) ? (SONAR_NUMBER - 1U) : (curr_idx - 1U);
 8005e88:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d004      	beq.n	8005e9a <readSonarTask+0x52>
 8005e90:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005e94:	3b01      	subs	r3, #1
 8005e96:	b2db      	uxtb	r3, r3
 8005e98:	e000      	b.n	8005e9c <readSonarTask+0x54>
 8005e9a:	2302      	movs	r3, #2
 8005e9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			uint16_T cm = 0;
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	817b      	strh	r3, [r7, #10]

			(void)HCSR04_GetDistanceCm(dev[prev_idx], &cm);
 8005ea4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ea8:	009b      	lsls	r3, r3, #2
 8005eaa:	3330      	adds	r3, #48	@ 0x30
 8005eac:	443b      	add	r3, r7
 8005eae:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8005eb2:	f107 020a 	add.w	r2, r7, #10
 8005eb6:	4611      	mov	r1, r2
 8005eb8:	4618      	mov	r0, r3
 8005eba:	f001 ff61 	bl	8007d80 <HCSR04_GetDistanceCm>

			g_sonar_distances[prev_idx]=cm;
 8005ebe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ec2:	897a      	ldrh	r2, [r7, #10]
 8005ec4:	005b      	lsls	r3, r3, #1
 8005ec6:	3330      	adds	r3, #48	@ 0x30
 8005ec8:	443b      	add	r3, r7
 8005eca:	f823 2c24 	strh.w	r2, [r3, #-36]

			if (prev_idx == (SONAR_NUMBER - 1U))
 8005ece:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ed2:	2b02      	cmp	r3, #2
 8005ed4:	d10c      	bne.n	8005ef0 <readSonarTask+0xa8>
			{
				taskENTER_CRITICAL();
 8005ed6:	f00d f869 	bl	8012fac <vPortEnterCritical>

				Board2_U.sonar1 = g_sonar_distances[US_LEFT];
 8005eda:	89ba      	ldrh	r2, [r7, #12]
 8005edc:	4b1c      	ldr	r3, [pc, #112]	@ (8005f50 <readSonarTask+0x108>)
 8005ede:	801a      	strh	r2, [r3, #0]
				Board2_U.sonar2 = g_sonar_distances[US_CENTER];
 8005ee0:	89fa      	ldrh	r2, [r7, #14]
 8005ee2:	4b1b      	ldr	r3, [pc, #108]	@ (8005f50 <readSonarTask+0x108>)
 8005ee4:	805a      	strh	r2, [r3, #2]
				Board2_U.sonar3 = g_sonar_distances[US_RIGHT];
 8005ee6:	8a3a      	ldrh	r2, [r7, #16]
 8005ee8:	4b19      	ldr	r3, [pc, #100]	@ (8005f50 <readSonarTask+0x108>)
 8005eea:	809a      	strh	r2, [r3, #4]

				taskEXIT_CRITICAL();
 8005eec:	f00d f890 	bl	8013010 <vPortExitCritical>
			}
		}

		hcsr04_status_t st_start = HCSR04_Start(dev[curr_idx]);
 8005ef0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005ef4:	009b      	lsls	r3, r3, #2
 8005ef6:	3330      	adds	r3, #48	@ 0x30
 8005ef8:	443b      	add	r3, r7
 8005efa:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8005efe:	4618      	mov	r0, r3
 8005f00:	f001 feb6 	bl	8007c70 <HCSR04_Start>
 8005f04:	4603      	mov	r3, r0
 8005f06:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		if (st_start != HCSR04_OK) {
 8005f0a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d007      	beq.n	8005f22 <readSonarTask+0xda>
			g_sonar_distances[curr_idx]=0;
 8005f12:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005f16:	005b      	lsls	r3, r3, #1
 8005f18:	3330      	adds	r3, #48	@ 0x30
 8005f1a:	443b      	add	r3, r7
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	f823 2c24 	strh.w	r2, [r3, #-36]
		}

		curr_idx++;
 8005f22:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005f26:	3301      	adds	r3, #1
 8005f28:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		first_run=false;
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

		if (curr_idx >= SONAR_NUMBER) {
 8005f32:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005f36:	2b02      	cmp	r3, #2
 8005f38:	d902      	bls.n	8005f40 <readSonarTask+0xf8>
			curr_idx = 0;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}

		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_SONAR_SENSORS);
 8005f40:	2102      	movs	r1, #2
 8005f42:	4804      	ldr	r0, [pc, #16]	@ (8005f54 <readSonarTask+0x10c>)
 8005f44:	f001 fb57 	bl	80075f6 <DWD_Notify>
	{
 8005f48:	e794      	b.n	8005e74 <readSonarTask+0x2c>
 8005f4a:	bf00      	nop
 8005f4c:	08016090 	.word	0x08016090
 8005f50:	2000033c 	.word	0x2000033c
 8005f54:	200003fc 	.word	0x200003fc

08005f58 <supervisionTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_supervisionTask */
void supervisionTask(void *argument)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b084      	sub	sp, #16
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN supervisionTask */

	TickType_t xLastWakeTime = xTaskGetTickCount();
 8005f60:	f00b ff50 	bl	8011e04 <xTaskGetTickCount>
 8005f64:	4603      	mov	r3, r0
 8005f66:	60bb      	str	r3, [r7, #8]
	const TickType_t xFrequency = pdMS_TO_TICKS(SUPERVISION_PERIOD);
 8005f68:	233c      	movs	r3, #60	@ 0x3c
 8005f6a:	60fb      	str	r3, [r7, #12]

	for(;;){
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005f6c:	f107 0308 	add.w	r3, r7, #8
 8005f70:	68f9      	ldr	r1, [r7, #12]
 8005f72:	4618      	mov	r0, r3
 8005f74:	f00b fdaa 	bl	8011acc <vTaskDelayUntil>

		supervision_read_inputs();
 8005f78:	f000 f9d4 	bl	8006324 <supervision_read_inputs>

		executeSupervision();
 8005f7c:	f000 fac4 	bl	8006508 <executeSupervision>

		supervision_apply_actuation();
 8005f80:	f000 fade 	bl	8006540 <supervision_apply_actuation>

		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_SUPERVISION);
 8005f84:	2101      	movs	r1, #1
 8005f86:	4802      	ldr	r0, [pc, #8]	@ (8005f90 <supervisionTask+0x38>)
 8005f88:	f001 fb35 	bl	80075f6 <DWD_Notify>
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005f8c:	bf00      	nop
 8005f8e:	e7ed      	b.n	8005f6c <supervisionTask+0x14>
 8005f90:	200003fc 	.word	0x200003fc

08005f94 <telemetryLoggerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_telemetryLoggerTask */
void telemetryLoggerTask(void *argument)
{
 8005f94:	b5b0      	push	{r4, r5, r7, lr}
 8005f96:	b096      	sub	sp, #88	@ 0x58
 8005f98:	af02      	add	r7, sp, #8
 8005f9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN telemetryLoggerTask */
    static uint8_t telemetry_tx_failures = 0;
    static ControllerStatus_t status_telemetry;
    TickType_t xLastWakeTime = xTaskGetTickCount();
 8005f9c:	f00b ff32 	bl	8011e04 <xTaskGetTickCount>
 8005fa0:	4603      	mov	r3, r0
 8005fa2:	63bb      	str	r3, [r7, #56]	@ 0x38
    const TickType_t xFrequency = pdMS_TO_TICKS(TELEMETRY_LOGGER_PERIOD);
 8005fa4:	2378      	movs	r3, #120	@ 0x78
 8005fa6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    boolean_T special_retro;
    boolean_T obs_avoidance;
    boolean_T gyro_status;
    boolean_T traction_status;

    if (telemetry_init(&telemetry) != CONTROLLER_OK) {
 8005fa8:	f107 0320 	add.w	r3, r7, #32
 8005fac:	4618      	mov	r0, r3
 8005fae:	f001 f938 	bl	8007222 <telemetry_init>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d001      	beq.n	8005fbc <telemetryLoggerTask+0x28>
        Error_Handler();
 8005fb8:	f002 f9c4 	bl	8008344 <Error_Handler>
    }

    for (;;)
    {
        vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005fbc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005fc0:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	f00b fd82 	bl	8011acc <vTaskDelayUntil>

        /* ===================== SNAPSHOT ATOMICO ===================== */
        taskENTER_CRITICAL();
 8005fc8:	f00c fff0 	bl	8012fac <vPortEnterCritical>

        sonar1 = Board2_U.sonar1;
 8005fcc:	4b9a      	ldr	r3, [pc, #616]	@ (8006238 <telemetryLoggerTask+0x2a4>)
 8005fce:	881b      	ldrh	r3, [r3, #0]
 8005fd0:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
        sonar2 = Board2_U.sonar2;
 8005fd4:	4b98      	ldr	r3, [pc, #608]	@ (8006238 <telemetryLoggerTask+0x2a4>)
 8005fd6:	885b      	ldrh	r3, [r3, #2]
 8005fd8:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
        sonar3 = Board2_U.sonar3;
 8005fdc:	4b96      	ldr	r3, [pc, #600]	@ (8006238 <telemetryLoggerTask+0x2a4>)
 8005fde:	889b      	ldrh	r3, [r3, #4]
 8005fe0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
        gyro_status = Board2_U.gyroError;
 8005fe4:	4b94      	ldr	r3, [pc, #592]	@ (8006238 <telemetryLoggerTask+0x2a4>)
 8005fe6:	7d9b      	ldrb	r3, [r3, #22]
 8005fe8:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

        supervision_state = Board2_DW.is_Board_state;
 8005fec:	4b93      	ldr	r3, [pc, #588]	@ (800623c <telemetryLoggerTask+0x2a8>)
 8005fee:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 8005ff2:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
        light_state       = Board2_DW.is_Normal_lights;
 8005ff6:	4b91      	ldr	r3, [pc, #580]	@ (800623c <telemetryLoggerTask+0x2a8>)
 8005ff8:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8005ffc:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
        special_retro     = Board2_DW.special_retro;
 8006000:	4b8e      	ldr	r3, [pc, #568]	@ (800623c <telemetryLoggerTask+0x2a8>)
 8006002:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 8006006:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        obs_avoidance     = Board2_DW.obs_detection;
 800600a:	4b8c      	ldr	r3, [pc, #560]	@ (800623c <telemetryLoggerTask+0x2a8>)
 800600c:	f893 3137 	ldrb.w	r3, [r3, #311]	@ 0x137
 8006010:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
        driving_mode      = Board2_DW.is_Normal_driving;
 8006014:	4b89      	ldr	r3, [pc, #548]	@ (800623c <telemetryLoggerTask+0x2a8>)
 8006016:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 800601a:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
        max_velocity      = Board2_DW.max_velocity;
 800601e:	4b87      	ldr	r3, [pc, #540]	@ (800623c <telemetryLoggerTask+0x2a8>)
 8006020:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 8006024:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        traction_status   = (Board2_DW.working_status == MOTOR_ERROR_WORKING || Board2_DW.panic_lockdown);
 8006028:	4b84      	ldr	r3, [pc, #528]	@ (800623c <telemetryLoggerTask+0x2a8>)
 800602a:	f893 30f4 	ldrb.w	r3, [r3, #244]	@ 0xf4
 800602e:	2b02      	cmp	r3, #2
 8006030:	d004      	beq.n	800603c <telemetryLoggerTask+0xa8>
 8006032:	4b82      	ldr	r3, [pc, #520]	@ (800623c <telemetryLoggerTask+0x2a8>)
 8006034:	f893 313c 	ldrb.w	r3, [r3, #316]	@ 0x13c
 8006038:	2b00      	cmp	r3, #0
 800603a:	d001      	beq.n	8006040 <telemetryLoggerTask+0xac>
 800603c:	2301      	movs	r3, #1
 800603e:	e000      	b.n	8006042 <telemetryLoggerTask+0xae>
 8006040:	2300      	movs	r3, #0
 8006042:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

        if (supervision_state == Board2_IN_Normal) {
 8006046:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800604a:	2b02      	cmp	r3, #2
 800604c:	d108      	bne.n	8006060 <telemetryLoggerTask+0xcc>
            stateB1 = Board2_DW.global_state.stateB1;
 800604e:	4b7b      	ldr	r3, [pc, #492]	@ (800623c <telemetryLoggerTask+0x2a8>)
 8006050:	f107 040c 	add.w	r4, r7, #12
 8006054:	f103 0538 	add.w	r5, r3, #56	@ 0x38
 8006058:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800605a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800605c:	682b      	ldr	r3, [r5, #0]
 800605e:	6023      	str	r3, [r4, #0]
        }

        taskEXIT_CRITICAL();
 8006060:	f00c ffd6 	bl	8013010 <vPortExitCritical>
        /* ============================================================ */

        /* ===================== NORMAL MODE ===================== */
        if (supervision_state == Board2_IN_Normal)
 8006064:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8006068:	2b02      	cmp	r3, #2
 800606a:	f040 808f 	bne.w	800618c <telemetryLoggerTask+0x1f8>
        {
        	if (telemetry_set_backward_mode(&telemetry, special_retro ? BW_SPECIAL : BW_NORMAL) != CONTROLLER_OK) {
 800606e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8006072:	2b00      	cmp	r3, #0
 8006074:	bf14      	ite	ne
 8006076:	2301      	movne	r3, #1
 8006078:	2300      	moveq	r3, #0
 800607a:	b2db      	uxtb	r3, r3
 800607c:	461a      	mov	r2, r3
 800607e:	f107 0320 	add.w	r3, r7, #32
 8006082:	4611      	mov	r1, r2
 8006084:	4618      	mov	r0, r3
 8006086:	f001 f94a 	bl	800731e <telemetry_set_backward_mode>
 800608a:	4603      	mov	r3, r0
 800608c:	2b00      	cmp	r3, #0
 800608e:	d001      	beq.n	8006094 <telemetryLoggerTask+0x100>
        		safety_stop_and_halt();
 8006090:	f000 fc54 	bl	800693c <safety_stop_and_halt>
        	}

        	if (telemetry_set_battery(&telemetry, calculate_battery_percent(stateB1.battery_voltage)) != CONTROLLER_OK) {
 8006094:	edd7 7a03 	vldr	s15, [r7, #12]
 8006098:	eeb0 0a67 	vmov.f32	s0, s15
 800609c:	f7ff fd34 	bl	8005b08 <calculate_battery_percent>
 80060a0:	4603      	mov	r3, r0
 80060a2:	461a      	mov	r2, r3
 80060a4:	f107 0320 	add.w	r3, r7, #32
 80060a8:	4611      	mov	r1, r2
 80060aa:	4618      	mov	r0, r3
 80060ac:	f001 f97c 	bl	80073a8 <telemetry_set_battery>
 80060b0:	4603      	mov	r3, r0
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d001      	beq.n	80060ba <telemetryLoggerTask+0x126>
        		safety_stop_and_halt();
 80060b6:	f000 fc41 	bl	800693c <safety_stop_and_halt>
        	}

        	if (telemetry_set_temperature(&telemetry, saturate_temperature(stateB1.temperature)) != CONTROLLER_OK) {
 80060ba:	edd7 7a04 	vldr	s15, [r7, #16]
 80060be:	eeb0 0a67 	vmov.f32	s0, s15
 80060c2:	f7ff fd67 	bl	8005b94 <saturate_temperature>
 80060c6:	4603      	mov	r3, r0
 80060c8:	461a      	mov	r2, r3
 80060ca:	f107 0320 	add.w	r3, r7, #32
 80060ce:	4611      	mov	r1, r2
 80060d0:	4618      	mov	r0, r3
 80060d2:	f001 f980 	bl	80073d6 <telemetry_set_temperature>
 80060d6:	4603      	mov	r3, r0
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d001      	beq.n	80060e0 <telemetryLoggerTask+0x14c>
        		safety_stop_and_halt();
 80060dc:	f000 fc2e 	bl	800693c <safety_stop_and_halt>
        	}

        	if (telemetry_set_light_mode(&telemetry, get_light_mode(light_state)) != CONTROLLER_OK) {
 80060e0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80060e4:	4618      	mov	r0, r3
 80060e6:	f7ff fd9b 	bl	8005c20 <get_light_mode>
 80060ea:	4603      	mov	r3, r0
 80060ec:	461a      	mov	r2, r3
 80060ee:	f107 0320 	add.w	r3, r7, #32
 80060f2:	4611      	mov	r1, r2
 80060f4:	4618      	mov	r0, r3
 80060f6:	f001 f8e4 	bl	80072c2 <telemetry_set_light_mode>
 80060fa:	4603      	mov	r3, r0
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d001      	beq.n	8006104 <telemetryLoggerTask+0x170>
        		safety_stop_and_halt();
 8006100:	f000 fc1c 	bl	800693c <safety_stop_and_halt>
        	}

        	if (telemetry_set_obstacle_avoidance_mode(&telemetry, obs_avoidance ? COMPLETE : MINIMAL) != CONTROLLER_OK) {
 8006104:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8006108:	2b00      	cmp	r3, #0
 800610a:	bf0c      	ite	eq
 800610c:	2301      	moveq	r3, #1
 800610e:	2300      	movne	r3, #0
 8006110:	b2db      	uxtb	r3, r3
 8006112:	461a      	mov	r2, r3
 8006114:	f107 0320 	add.w	r3, r7, #32
 8006118:	4611      	mov	r1, r2
 800611a:	4618      	mov	r0, r3
 800611c:	f001 f92d 	bl	800737a <telemetry_set_obstacle_avoidance_mode>
 8006120:	4603      	mov	r3, r0
 8006122:	2b00      	cmp	r3, #0
 8006124:	d001      	beq.n	800612a <telemetryLoggerTask+0x196>
        		safety_stop_and_halt();
 8006126:	f000 fc09 	bl	800693c <safety_stop_and_halt>
        	}

        	if (telemetry_set_driving_mode(&telemetry, get_driving_mode(driving_mode)) != CONTROLLER_OK) {
 800612a:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800612e:	4618      	mov	r0, r3
 8006130:	f7ff fd8f 	bl	8005c52 <get_driving_mode>
 8006134:	4603      	mov	r3, r0
 8006136:	461a      	mov	r2, r3
 8006138:	f107 0320 	add.w	r3, r7, #32
 800613c:	4611      	mov	r1, r2
 800613e:	4618      	mov	r0, r3
 8006140:	f001 f904 	bl	800734c <telemetry_set_driving_mode>
 8006144:	4603      	mov	r3, r0
 8006146:	2b00      	cmp	r3, #0
 8006148:	d001      	beq.n	800614e <telemetryLoggerTask+0x1ba>
        		safety_stop_and_halt();
 800614a:	f000 fbf7 	bl	800693c <safety_stop_and_halt>
        	}

        	if (telemetry_set_rpm(&telemetry, stateB1.velocity_FA, stateB1.velocity_FB, stateB1.velocity_BA, stateB1.velocity_BB) != CONTROLLER_OK) {
 800614e:	f9b7 1014 	ldrsh.w	r1, [r7, #20]
 8006152:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8006156:	f9b7 4018 	ldrsh.w	r4, [r7, #24]
 800615a:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800615e:	f107 0020 	add.w	r0, r7, #32
 8006162:	9300      	str	r3, [sp, #0]
 8006164:	4623      	mov	r3, r4
 8006166:	f001 f94d 	bl	8007404 <telemetry_set_rpm>
 800616a:	4603      	mov	r3, r0
 800616c:	2b00      	cmp	r3, #0
 800616e:	d001      	beq.n	8006174 <telemetryLoggerTask+0x1e0>
        		safety_stop_and_halt();
 8006170:	f000 fbe4 	bl	800693c <safety_stop_and_halt>
        	}

        	if (telemetry_set_operating_mode(&telemetry, OM_NORMAL) != CONTROLLER_OK) {
 8006174:	f107 0320 	add.w	r3, r7, #32
 8006178:	2100      	movs	r1, #0
 800617a:	4618      	mov	r0, r3
 800617c:	f001 f8b8 	bl	80072f0 <telemetry_set_operating_mode>
 8006180:	4603      	mov	r3, r0
 8006182:	2b00      	cmp	r3, #0
 8006184:	d068      	beq.n	8006258 <telemetryLoggerTask+0x2c4>
        		safety_stop_and_halt();
 8006186:	f000 fbd9 	bl	800693c <safety_stop_and_halt>
 800618a:	e065      	b.n	8006258 <telemetryLoggerTask+0x2c4>
        	}
        }
        /* ===================== NON-NORMAL MODES ===================== */
        else
        {
        	if (telemetry_set_backward_mode(&telemetry, BW_NORMAL) != CONTROLLER_OK)
 800618c:	f107 0320 	add.w	r3, r7, #32
 8006190:	2100      	movs	r1, #0
 8006192:	4618      	mov	r0, r3
 8006194:	f001 f8c3 	bl	800731e <telemetry_set_backward_mode>
 8006198:	4603      	mov	r3, r0
 800619a:	2b00      	cmp	r3, #0
 800619c:	d001      	beq.n	80061a2 <telemetryLoggerTask+0x20e>
        		safety_stop_and_halt();
 800619e:	f000 fbcd 	bl	800693c <safety_stop_and_halt>

        	if (telemetry_set_battery(&telemetry, 0) != CONTROLLER_OK)
 80061a2:	f107 0320 	add.w	r3, r7, #32
 80061a6:	2100      	movs	r1, #0
 80061a8:	4618      	mov	r0, r3
 80061aa:	f001 f8fd 	bl	80073a8 <telemetry_set_battery>
 80061ae:	4603      	mov	r3, r0
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d001      	beq.n	80061b8 <telemetryLoggerTask+0x224>
        		safety_stop_and_halt();
 80061b4:	f000 fbc2 	bl	800693c <safety_stop_and_halt>

        	if (telemetry_set_temperature(&telemetry, 0) != CONTROLLER_OK)
 80061b8:	f107 0320 	add.w	r3, r7, #32
 80061bc:	2100      	movs	r1, #0
 80061be:	4618      	mov	r0, r3
 80061c0:	f001 f909 	bl	80073d6 <telemetry_set_temperature>
 80061c4:	4603      	mov	r3, r0
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d001      	beq.n	80061ce <telemetryLoggerTask+0x23a>
        		safety_stop_and_halt();
 80061ca:	f000 fbb7 	bl	800693c <safety_stop_and_halt>

        	if (telemetry_set_light_mode(&telemetry, LIGHT_OFF) != CONTROLLER_OK)
 80061ce:	f107 0320 	add.w	r3, r7, #32
 80061d2:	2100      	movs	r1, #0
 80061d4:	4618      	mov	r0, r3
 80061d6:	f001 f874 	bl	80072c2 <telemetry_set_light_mode>
 80061da:	4603      	mov	r3, r0
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d001      	beq.n	80061e4 <telemetryLoggerTask+0x250>
        		safety_stop_and_halt();
 80061e0:	f000 fbac 	bl	800693c <safety_stop_and_halt>

        	if (telemetry_set_obstacle_avoidance_mode(&telemetry, COMPLETE) != CONTROLLER_OK)
 80061e4:	f107 0320 	add.w	r3, r7, #32
 80061e8:	2100      	movs	r1, #0
 80061ea:	4618      	mov	r0, r3
 80061ec:	f001 f8c5 	bl	800737a <telemetry_set_obstacle_avoidance_mode>
 80061f0:	4603      	mov	r3, r0
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d001      	beq.n	80061fa <telemetryLoggerTask+0x266>
        		safety_stop_and_halt();
 80061f6:	f000 fba1 	bl	800693c <safety_stop_and_halt>

        	if (telemetry_set_driving_mode(&telemetry, DEFAULT) != CONTROLLER_OK)
 80061fa:	f107 0320 	add.w	r3, r7, #32
 80061fe:	2100      	movs	r1, #0
 8006200:	4618      	mov	r0, r3
 8006202:	f001 f8a3 	bl	800734c <telemetry_set_driving_mode>
 8006206:	4603      	mov	r3, r0
 8006208:	2b00      	cmp	r3, #0
 800620a:	d001      	beq.n	8006210 <telemetryLoggerTask+0x27c>
        		safety_stop_and_halt();
 800620c:	f000 fb96 	bl	800693c <safety_stop_and_halt>

        	if (telemetry_set_rpm(&telemetry, 0, 0, 0, 0) != CONTROLLER_OK)
 8006210:	f107 0020 	add.w	r0, r7, #32
 8006214:	2300      	movs	r3, #0
 8006216:	9300      	str	r3, [sp, #0]
 8006218:	2300      	movs	r3, #0
 800621a:	2200      	movs	r2, #0
 800621c:	2100      	movs	r1, #0
 800621e:	f001 f8f1 	bl	8007404 <telemetry_set_rpm>
 8006222:	4603      	mov	r3, r0
 8006224:	2b00      	cmp	r3, #0
 8006226:	d001      	beq.n	800622c <telemetryLoggerTask+0x298>
        		safety_stop_and_halt();
 8006228:	f000 fb88 	bl	800693c <safety_stop_and_halt>

        	if (telemetry_set_operating_mode(&telemetry, (supervision_state == Board2_IN_Degraded) ? OM_DEGRADED : OM_SINGLE_BOARD) != CONTROLLER_OK) {
 800622c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8006230:	2b01      	cmp	r3, #1
 8006232:	d105      	bne.n	8006240 <telemetryLoggerTask+0x2ac>
 8006234:	2202      	movs	r2, #2
 8006236:	e004      	b.n	8006242 <telemetryLoggerTask+0x2ae>
 8006238:	2000033c 	.word	0x2000033c
 800623c:	200001f8 	.word	0x200001f8
 8006240:	2201      	movs	r2, #1
 8006242:	f107 0320 	add.w	r3, r7, #32
 8006246:	4611      	mov	r1, r2
 8006248:	4618      	mov	r0, r3
 800624a:	f001 f851 	bl	80072f0 <telemetry_set_operating_mode>
 800624e:	4603      	mov	r3, r0
 8006250:	2b00      	cmp	r3, #0
 8006252:	d001      	beq.n	8006258 <telemetryLoggerTask+0x2c4>
        		safety_stop_and_halt();
 8006254:	f000 fb72 	bl	800693c <safety_stop_and_halt>
        	}
        }

        /* ===================== COMMON FIELDS ===================== */

        if (telemetry_set_sonars(&telemetry, sonar1, sonar2, sonar3) != CONTROLLER_OK) {
 8006258:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800625c:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8006260:	f8b7 104a 	ldrh.w	r1, [r7, #74]	@ 0x4a
 8006264:	f107 0020 	add.w	r0, r7, #32
 8006268:	f001 f90a 	bl	8007480 <telemetry_set_sonars>
 800626c:	4603      	mov	r3, r0
 800626e:	2b00      	cmp	r3, #0
 8006270:	d001      	beq.n	8006276 <telemetryLoggerTask+0x2e2>
        	safety_stop_and_halt();
 8006272:	f000 fb63 	bl	800693c <safety_stop_and_halt>
        }

        
        if	(telemetry_set_gyro_status(&telemetry, gyro_status ? GYRO_STATUS_DEGRADED : GYRO_STATUS_READY) != CONTROLLER_OK) {
 8006276:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800627a:	2b00      	cmp	r3, #0
 800627c:	bf0c      	ite	eq
 800627e:	2301      	moveq	r3, #1
 8006280:	2300      	movne	r3, #0
 8006282:	b2db      	uxtb	r3, r3
 8006284:	461a      	mov	r2, r3
 8006286:	f107 0320 	add.w	r3, r7, #32
 800628a:	4611      	mov	r1, r2
 800628c:	4618      	mov	r0, r3
 800628e:	f001 f91b 	bl	80074c8 <telemetry_set_gyro_status>
 8006292:	4603      	mov	r3, r0
 8006294:	2b00      	cmp	r3, #0
 8006296:	d001      	beq.n	800629c <telemetryLoggerTask+0x308>
        	safety_stop_and_halt();
 8006298:	f000 fb50 	bl	800693c <safety_stop_and_halt>
		}

        if (telemetry_set_traction_health(&telemetry, traction_status ? T_UNHEALTHY : T_HEALTHY) != CONTROLLER_OK) {
 800629c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	bf0c      	ite	eq
 80062a4:	2301      	moveq	r3, #1
 80062a6:	2300      	movne	r3, #0
 80062a8:	b2db      	uxtb	r3, r3
 80062aa:	461a      	mov	r2, r3
 80062ac:	f107 0320 	add.w	r3, r7, #32
 80062b0:	4611      	mov	r1, r2
 80062b2:	4618      	mov	r0, r3
 80062b4:	f001 f91f 	bl	80074f6 <telemetry_set_traction_health>
 80062b8:	4603      	mov	r3, r0
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d001      	beq.n	80062c2 <telemetryLoggerTask+0x32e>
        	safety_stop_and_halt();
 80062be:	f000 fb3d 	bl	800693c <safety_stop_and_halt>
		}

        if (telemetry_set_max_velocity(&telemetry, max_velocity) != CONTROLLER_OK) {
 80062c2:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80062c6:	f107 0320 	add.w	r3, r7, #32
 80062ca:	4611      	mov	r1, r2
 80062cc:	4618      	mov	r0, r3
 80062ce:	f001 f8c0 	bl	8007452 <telemetry_set_max_velocity>
 80062d2:	4603      	mov	r3, r0
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d001      	beq.n	80062dc <telemetryLoggerTask+0x348>
        	safety_stop_and_halt();
 80062d8:	f000 fb30 	bl	800693c <safety_stop_and_halt>
        }

        /* ===================== TX ===================== */
        status_telemetry = telecontrol_send_telemetry(&controller, &telemetry);
 80062dc:	f107 0320 	add.w	r3, r7, #32
 80062e0:	4619      	mov	r1, r3
 80062e2:	480d      	ldr	r0, [pc, #52]	@ (8006318 <telemetryLoggerTask+0x384>)
 80062e4:	f000 ff74 	bl	80071d0 <telecontrol_send_telemetry>
 80062e8:	4603      	mov	r3, r0
 80062ea:	461a      	mov	r2, r3
 80062ec:	4b0b      	ldr	r3, [pc, #44]	@ (800631c <telemetryLoggerTask+0x388>)
 80062ee:	701a      	strb	r2, [r3, #0]
        if (status_telemetry != CONTROLLER_OK) {
 80062f0:	4b0a      	ldr	r3, [pc, #40]	@ (800631c <telemetryLoggerTask+0x388>)
 80062f2:	781b      	ldrb	r3, [r3, #0]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	f43f ae61 	beq.w	8005fbc <telemetryLoggerTask+0x28>
            if (status_telemetry == CONTROLLER_ERR) {
 80062fa:	4b08      	ldr	r3, [pc, #32]	@ (800631c <telemetryLoggerTask+0x388>)
 80062fc:	781b      	ldrb	r3, [r3, #0]
 80062fe:	2b01      	cmp	r3, #1
 8006300:	d102      	bne.n	8006308 <telemetryLoggerTask+0x374>
            	safety_stop_and_halt();
 8006302:	f000 fb1b 	bl	800693c <safety_stop_and_halt>
 8006306:	e659      	b.n	8005fbc <telemetryLoggerTask+0x28>
            } else {
                telemetry_tx_failures++;
 8006308:	4b05      	ldr	r3, [pc, #20]	@ (8006320 <telemetryLoggerTask+0x38c>)
 800630a:	781b      	ldrb	r3, [r3, #0]
 800630c:	3301      	adds	r3, #1
 800630e:	b2da      	uxtb	r2, r3
 8006310:	4b03      	ldr	r3, [pc, #12]	@ (8006320 <telemetryLoggerTask+0x38c>)
 8006312:	701a      	strb	r2, [r3, #0]
        vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8006314:	e652      	b.n	8005fbc <telemetryLoggerTask+0x28>
 8006316:	bf00      	nop
 8006318:	2000040c 	.word	0x2000040c
 800631c:	20001ca4 	.word	0x20001ca4
 8006320:	20001ca5 	.word	0x20001ca5

08006324 <supervision_read_inputs>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
static void supervision_read_inputs(void)
{
 8006324:	b5b0      	push	{r4, r5, r7, lr}
 8006326:	af00      	add	r7, sp, #0
	static ControllerStatus_t telecontroller_status;
	static MPU60X0_StatusTypeDef mpu_status;
	static uint8_t imu_recovery_attempted = 0;

	telecontroller_status = telecontrol_read(&controller);
 8006328:	4867      	ldr	r0, [pc, #412]	@ (80064c8 <supervision_read_inputs+0x1a4>)
 800632a:	f000 ff02 	bl	8007132 <telecontrol_read>
 800632e:	4603      	mov	r3, r0
 8006330:	461a      	mov	r2, r3
 8006332:	4b66      	ldr	r3, [pc, #408]	@ (80064cc <supervision_read_inputs+0x1a8>)
 8006334:	701a      	strb	r2, [r3, #0]

	
	switch (telecontroller_status){
 8006336:	4b65      	ldr	r3, [pc, #404]	@ (80064cc <supervision_read_inputs+0x1a8>)
 8006338:	781b      	ldrb	r3, [r3, #0]
 800633a:	2b03      	cmp	r3, #3
 800633c:	d849      	bhi.n	80063d2 <supervision_read_inputs+0xae>
 800633e:	a201      	add	r2, pc, #4	@ (adr r2, 8006344 <supervision_read_inputs+0x20>)
 8006340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006344:	08006355 	.word	0x08006355
 8006348:	080063cd 	.word	0x080063cd
 800634c:	080063c5 	.word	0x080063c5
 8006350:	08006381 	.word	0x08006381
	    case CONTROLLER_OK:
	        controller.crc_error_count = 0;
 8006354:	4b5c      	ldr	r3, [pc, #368]	@ (80064c8 <supervision_read_inputs+0x1a4>)
 8006356:	2200      	movs	r2, #0
 8006358:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	        controller.last_valid_information = controller.controller_information;
 800635c:	4b5a      	ldr	r3, [pc, #360]	@ (80064c8 <supervision_read_inputs+0x1a4>)
 800635e:	4a5a      	ldr	r2, [pc, #360]	@ (80064c8 <supervision_read_inputs+0x1a4>)
 8006360:	3317      	adds	r3, #23
 8006362:	3206      	adds	r2, #6
 8006364:	6815      	ldr	r5, [r2, #0]
 8006366:	6854      	ldr	r4, [r2, #4]
 8006368:	6890      	ldr	r0, [r2, #8]
 800636a:	68d1      	ldr	r1, [r2, #12]
 800636c:	601d      	str	r5, [r3, #0]
 800636e:	605c      	str	r4, [r3, #4]
 8006370:	6098      	str	r0, [r3, #8]
 8006372:	60d9      	str	r1, [r3, #12]
 8006374:	7c12      	ldrb	r2, [r2, #16]
 8006376:	741a      	strb	r2, [r3, #16]
	        Board2_U.controllerError = 0;
 8006378:	4b55      	ldr	r3, [pc, #340]	@ (80064d0 <supervision_read_inputs+0x1ac>)
 800637a:	2200      	movs	r2, #0
 800637c:	755a      	strb	r2, [r3, #21]
	        break;
 800637e:	e02c      	b.n	80063da <supervision_read_inputs+0xb6>

	    case CONTROLLER_ERR_CRC:
	    	controller.crc_error_count++;
 8006380:	4b51      	ldr	r3, [pc, #324]	@ (80064c8 <supervision_read_inputs+0x1a4>)
 8006382:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006386:	3301      	adds	r3, #1
 8006388:	b2da      	uxtb	r2, r3
 800638a:	4b4f      	ldr	r3, [pc, #316]	@ (80064c8 <supervision_read_inputs+0x1a4>)
 800638c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	        controller.controller_information = controller.last_valid_information;
 8006390:	4b4d      	ldr	r3, [pc, #308]	@ (80064c8 <supervision_read_inputs+0x1a4>)
 8006392:	4a4d      	ldr	r2, [pc, #308]	@ (80064c8 <supervision_read_inputs+0x1a4>)
 8006394:	3306      	adds	r3, #6
 8006396:	3217      	adds	r2, #23
 8006398:	6815      	ldr	r5, [r2, #0]
 800639a:	6854      	ldr	r4, [r2, #4]
 800639c:	6890      	ldr	r0, [r2, #8]
 800639e:	68d1      	ldr	r1, [r2, #12]
 80063a0:	601d      	str	r5, [r3, #0]
 80063a2:	605c      	str	r4, [r3, #4]
 80063a4:	6098      	str	r0, [r3, #8]
 80063a6:	60d9      	str	r1, [r3, #12]
 80063a8:	7c12      	ldrb	r2, [r2, #16]
 80063aa:	741a      	strb	r2, [r3, #16]

	        Board2_U.controllerError = 1;
 80063ac:	4b48      	ldr	r3, [pc, #288]	@ (80064d0 <supervision_read_inputs+0x1ac>)
 80063ae:	2201      	movs	r2, #1
 80063b0:	755a      	strb	r2, [r3, #21]

	        if (controller.crc_error_count >= CONTROLLER_MAX_CRC_ERRORS) {
 80063b2:	4b45      	ldr	r3, [pc, #276]	@ (80064c8 <supervision_read_inputs+0x1a4>)
 80063b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80063b8:	2b02      	cmp	r3, #2
 80063ba:	d90d      	bls.n	80063d8 <supervision_read_inputs+0xb4>
	        	Board2_U.controllerError = 1;
 80063bc:	4b44      	ldr	r3, [pc, #272]	@ (80064d0 <supervision_read_inputs+0x1ac>)
 80063be:	2201      	movs	r2, #1
 80063c0:	755a      	strb	r2, [r3, #21]
	        }
	        break;
 80063c2:	e009      	b.n	80063d8 <supervision_read_inputs+0xb4>

	    case CONTROLLER_ERR_COMM:
	        Board2_U.controllerError = 1;
 80063c4:	4b42      	ldr	r3, [pc, #264]	@ (80064d0 <supervision_read_inputs+0x1ac>)
 80063c6:	2201      	movs	r2, #1
 80063c8:	755a      	strb	r2, [r3, #21]
	        break;
 80063ca:	e006      	b.n	80063da <supervision_read_inputs+0xb6>

	    case CONTROLLER_ERR:
	    	safety_stop_and_halt();
 80063cc:	f000 fab6 	bl	800693c <safety_stop_and_halt>
	    	break;
 80063d0:	e003      	b.n	80063da <supervision_read_inputs+0xb6>

	    default:
	    	safety_stop_and_halt();
 80063d2:	f000 fab3 	bl	800693c <safety_stop_and_halt>
	        break;
 80063d6:	e000      	b.n	80063da <supervision_read_inputs+0xb6>
	        break;
 80063d8:	bf00      	nop
	}

	if (get_telecontrol_bx(&controller, &Board2_U.controller_x) != CONTROLLER_OK){
 80063da:	493e      	ldr	r1, [pc, #248]	@ (80064d4 <supervision_read_inputs+0x1b0>)
 80063dc:	483a      	ldr	r0, [pc, #232]	@ (80064c8 <supervision_read_inputs+0x1a4>)
 80063de:	f7ff fa65 	bl	80058ac <get_telecontrol_bx>
 80063e2:	4603      	mov	r3, r0
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d001      	beq.n	80063ec <supervision_read_inputs+0xc8>
		safety_stop_and_halt();
 80063e8:	f000 faa8 	bl	800693c <safety_stop_and_halt>
	}

	if (get_telecontrol_ay(&controller, &Board2_U.controller_y) != CONTROLLER_OK){
 80063ec:	493a      	ldr	r1, [pc, #232]	@ (80064d8 <supervision_read_inputs+0x1b4>)
 80063ee:	4836      	ldr	r0, [pc, #216]	@ (80064c8 <supervision_read_inputs+0x1a4>)
 80063f0:	f7ff fa78 	bl	80058e4 <get_telecontrol_ay>
 80063f4:	4603      	mov	r3, r0
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d001      	beq.n	80063fe <supervision_read_inputs+0xda>
		safety_stop_and_halt();
 80063fa:	f000 fa9f 	bl	800693c <safety_stop_and_halt>
	}

	if (get_telecontrol_button_btn1(&controller, &Board2_U.B1) != CONTROLLER_OK){
 80063fe:	4937      	ldr	r1, [pc, #220]	@ (80064dc <supervision_read_inputs+0x1b8>)
 8006400:	4831      	ldr	r0, [pc, #196]	@ (80064c8 <supervision_read_inputs+0x1a4>)
 8006402:	f7ff fa89 	bl	8005918 <get_telecontrol_button_btn1>
 8006406:	4603      	mov	r3, r0
 8006408:	2b00      	cmp	r3, #0
 800640a:	d001      	beq.n	8006410 <supervision_read_inputs+0xec>
		safety_stop_and_halt();
 800640c:	f000 fa96 	bl	800693c <safety_stop_and_halt>
	}

	if (get_telecontrol_button_btn2(&controller, &Board2_U.B2) != CONTROLLER_OK){
 8006410:	4933      	ldr	r1, [pc, #204]	@ (80064e0 <supervision_read_inputs+0x1bc>)
 8006412:	482d      	ldr	r0, [pc, #180]	@ (80064c8 <supervision_read_inputs+0x1a4>)
 8006414:	f7ff fa9a 	bl	800594c <get_telecontrol_button_btn2>
 8006418:	4603      	mov	r3, r0
 800641a:	2b00      	cmp	r3, #0
 800641c:	d001      	beq.n	8006422 <supervision_read_inputs+0xfe>
		safety_stop_and_halt();
 800641e:	f000 fa8d 	bl	800693c <safety_stop_and_halt>
	}

	if (get_telecontrol_button_btn3(&controller, &Board2_U.B3) != CONTROLLER_OK){
 8006422:	4930      	ldr	r1, [pc, #192]	@ (80064e4 <supervision_read_inputs+0x1c0>)
 8006424:	4828      	ldr	r0, [pc, #160]	@ (80064c8 <supervision_read_inputs+0x1a4>)
 8006426:	f7ff faab 	bl	8005980 <get_telecontrol_button_btn3>
 800642a:	4603      	mov	r3, r0
 800642c:	2b00      	cmp	r3, #0
 800642e:	d001      	beq.n	8006434 <supervision_read_inputs+0x110>
		safety_stop_and_halt();
 8006430:	f000 fa84 	bl	800693c <safety_stop_and_halt>
	}

	if (get_telecontrol_button_btn4(&controller, &Board2_U.B4) != CONTROLLER_OK){
 8006434:	492c      	ldr	r1, [pc, #176]	@ (80064e8 <supervision_read_inputs+0x1c4>)
 8006436:	4824      	ldr	r0, [pc, #144]	@ (80064c8 <supervision_read_inputs+0x1a4>)
 8006438:	f7ff fabc 	bl	80059b4 <get_telecontrol_button_btn4>
 800643c:	4603      	mov	r3, r0
 800643e:	2b00      	cmp	r3, #0
 8006440:	d001      	beq.n	8006446 <supervision_read_inputs+0x122>
		safety_stop_and_halt();
 8006442:	f000 fa7b 	bl	800693c <safety_stop_and_halt>
	}

	if (get_telecontrol_b_btn(&controller, &Board2_U.B_r_stick) != CONTROLLER_OK){
 8006446:	4929      	ldr	r1, [pc, #164]	@ (80064ec <supervision_read_inputs+0x1c8>)
 8006448:	481f      	ldr	r0, [pc, #124]	@ (80064c8 <supervision_read_inputs+0x1a4>)
 800644a:	f7ff facd 	bl	80059e8 <get_telecontrol_b_btn>
 800644e:	4603      	mov	r3, r0
 8006450:	2b00      	cmp	r3, #0
 8006452:	d001      	beq.n	8006458 <supervision_read_inputs+0x134>
		safety_stop_and_halt();
 8006454:	f000 fa72 	bl	800693c <safety_stop_and_halt>
	}

	if (get_telecontrol_a_btn(&controller, &Board2_U.B_l_stick) != CONTROLLER_OK){
 8006458:	4925      	ldr	r1, [pc, #148]	@ (80064f0 <supervision_read_inputs+0x1cc>)
 800645a:	481b      	ldr	r0, [pc, #108]	@ (80064c8 <supervision_read_inputs+0x1a4>)
 800645c:	f7ff fade 	bl	8005a1c <get_telecontrol_a_btn>
 8006460:	4603      	mov	r3, r0
 8006462:	2b00      	cmp	r3, #0
 8006464:	d001      	beq.n	800646a <supervision_read_inputs+0x146>
		safety_stop_and_halt();
 8006466:	f000 fa69 	bl	800693c <safety_stop_and_halt>
	}

	if (get_telecontrol_percentage(&controller, &Board2_U.controller_battery) != CONTROLLER_OK){
 800646a:	4922      	ldr	r1, [pc, #136]	@ (80064f4 <supervision_read_inputs+0x1d0>)
 800646c:	4816      	ldr	r0, [pc, #88]	@ (80064c8 <supervision_read_inputs+0x1a4>)
 800646e:	f7ff faef 	bl	8005a50 <get_telecontrol_percentage>
 8006472:	4603      	mov	r3, r0
 8006474:	2b00      	cmp	r3, #0
 8006476:	d001      	beq.n	800647c <supervision_read_inputs+0x158>
		safety_stop_and_halt();
 8006478:	f000 fa60 	bl	800693c <safety_stop_and_halt>
	}

	mpu_status = mpu6050_get_gyro_z(&mpu_device, &gyroyaw);
 800647c:	491e      	ldr	r1, [pc, #120]	@ (80064f8 <supervision_read_inputs+0x1d4>)
 800647e:	481f      	ldr	r0, [pc, #124]	@ (80064fc <supervision_read_inputs+0x1d8>)
 8006480:	f002 fb9c 	bl	8008bbc <mpu6050_get_gyro_z>
 8006484:	4603      	mov	r3, r0
 8006486:	461a      	mov	r2, r3
 8006488:	4b1d      	ldr	r3, [pc, #116]	@ (8006500 <supervision_read_inputs+0x1dc>)
 800648a:	701a      	strb	r2, [r3, #0]

	if (mpu_status == MPU6050_OK) {
 800648c:	4b1c      	ldr	r3, [pc, #112]	@ (8006500 <supervision_read_inputs+0x1dc>)
 800648e:	781b      	ldrb	r3, [r3, #0]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d10a      	bne.n	80064aa <supervision_read_inputs+0x186>
	    Board2_U.gyroError = 0;
 8006494:	4b0e      	ldr	r3, [pc, #56]	@ (80064d0 <supervision_read_inputs+0x1ac>)
 8006496:	2200      	movs	r2, #0
 8006498:	759a      	strb	r2, [r3, #22]
	    Board2_U.gyroYaw = gyroyaw;
 800649a:	4b17      	ldr	r3, [pc, #92]	@ (80064f8 <supervision_read_inputs+0x1d4>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a0c      	ldr	r2, [pc, #48]	@ (80064d0 <supervision_read_inputs+0x1ac>)
 80064a0:	60d3      	str	r3, [r2, #12]
	    imu_recovery_attempted = 0;
 80064a2:	4b18      	ldr	r3, [pc, #96]	@ (8006504 <supervision_read_inputs+0x1e0>)
 80064a4:	2200      	movs	r2, #0
 80064a6:	701a      	strb	r2, [r3, #0]
	    	mpu6050_recovery_init(&mpu_device);
	        imu_recovery_attempted = 1;
	    }
	}

}
 80064a8:	e00c      	b.n	80064c4 <supervision_read_inputs+0x1a0>
	    Board2_U.gyroError = 1;
 80064aa:	4b09      	ldr	r3, [pc, #36]	@ (80064d0 <supervision_read_inputs+0x1ac>)
 80064ac:	2201      	movs	r2, #1
 80064ae:	759a      	strb	r2, [r3, #22]
	    if (!imu_recovery_attempted) {
 80064b0:	4b14      	ldr	r3, [pc, #80]	@ (8006504 <supervision_read_inputs+0x1e0>)
 80064b2:	781b      	ldrb	r3, [r3, #0]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d105      	bne.n	80064c4 <supervision_read_inputs+0x1a0>
	    	mpu6050_recovery_init(&mpu_device);
 80064b8:	4810      	ldr	r0, [pc, #64]	@ (80064fc <supervision_read_inputs+0x1d8>)
 80064ba:	f002 fa86 	bl	80089ca <mpu6050_recovery_init>
	        imu_recovery_attempted = 1;
 80064be:	4b11      	ldr	r3, [pc, #68]	@ (8006504 <supervision_read_inputs+0x1e0>)
 80064c0:	2201      	movs	r2, #1
 80064c2:	701a      	strb	r2, [r3, #0]
}
 80064c4:	bf00      	nop
 80064c6:	bdb0      	pop	{r4, r5, r7, pc}
 80064c8:	2000040c 	.word	0x2000040c
 80064cc:	20001ca6 	.word	0x20001ca6
 80064d0:	2000033c 	.word	0x2000033c
 80064d4:	20000342 	.word	0x20000342
 80064d8:	20000344 	.word	0x20000344
 80064dc:	20000346 	.word	0x20000346
 80064e0:	20000347 	.word	0x20000347
 80064e4:	2000034c 	.word	0x2000034c
 80064e8:	2000034d 	.word	0x2000034d
 80064ec:	2000034e 	.word	0x2000034e
 80064f0:	20000350 	.word	0x20000350
 80064f4:	2000034f 	.word	0x2000034f
 80064f8:	2000045c 	.word	0x2000045c
 80064fc:	20000438 	.word	0x20000438
 8006500:	20001ca7 	.word	0x20001ca7
 8006504:	20001ca8 	.word	0x20001ca8

08006508 <executeSupervision>:

void executeSupervision(){
 8006508:	b580      	push	{r7, lr}
 800650a:	af00      	add	r7, sp, #0
	do{
		Board2_step();
 800650c:	f7fe ffc2 	bl	8005494 <Board2_step>
	}
	while((Board2_DW.is_Supervisor != Board2_IN_Same_decision) &&
 8006510:	4b0a      	ldr	r3, [pc, #40]	@ (800653c <executeSupervision+0x34>)
 8006512:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
			(Board2_DW.is_Single_Board != Board2_IN_Other_board_failure) &&
				(Board2_DW.is_Degraded != Board2_IN_Restarting) &&
 8006516:	2b08      	cmp	r3, #8
 8006518:	d00e      	beq.n	8006538 <executeSupervision+0x30>
			(Board2_DW.is_Single_Board != Board2_IN_Other_board_failure) &&
 800651a:	4b08      	ldr	r3, [pc, #32]	@ (800653c <executeSupervision+0x34>)
 800651c:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
	while((Board2_DW.is_Supervisor != Board2_IN_Same_decision) &&
 8006520:	2b01      	cmp	r3, #1
 8006522:	d009      	beq.n	8006538 <executeSupervision+0x30>
				(Board2_DW.is_Degraded != Board2_IN_Restarting) &&
 8006524:	4b05      	ldr	r3, [pc, #20]	@ (800653c <executeSupervision+0x34>)
 8006526:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
			(Board2_DW.is_Single_Board != Board2_IN_Other_board_failure) &&
 800652a:	2b02      	cmp	r3, #2
 800652c:	d004      	beq.n	8006538 <executeSupervision+0x30>
					(Board2_DW.is_Restablish != Boar_IN_Connection_restablished));
 800652e:	4b03      	ldr	r3, [pc, #12]	@ (800653c <executeSupervision+0x34>)
 8006530:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
				(Board2_DW.is_Degraded != Board2_IN_Restarting) &&
 8006534:	2b01      	cmp	r3, #1
 8006536:	d1e9      	bne.n	800650c <executeSupervision+0x4>
}
 8006538:	bf00      	nop
 800653a:	bd80      	pop	{r7, pc}
 800653c:	200001f8 	.word	0x200001f8

08006540 <supervision_apply_actuation>:

static void supervision_apply_actuation(void)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b08a      	sub	sp, #40	@ 0x28
 8006544:	af00      	add	r7, sp, #0
    uint8_T duty_FA, duty_FB, duty_BA, duty_BB;

    real32_T calc_duty;

    HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin,
                      Board2_Y.output.relay ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8006546:	4bc9      	ldr	r3, [pc, #804]	@ (800686c <supervision_apply_actuation+0x32c>)
 8006548:	7d9b      	ldrb	r3, [r3, #22]
    HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin,
 800654a:	2b00      	cmp	r3, #0
 800654c:	bf14      	ite	ne
 800654e:	2301      	movne	r3, #1
 8006550:	2300      	moveq	r3, #0
 8006552:	b2db      	uxtb	r3, r3
 8006554:	461a      	mov	r2, r3
 8006556:	2180      	movs	r1, #128	@ 0x80
 8006558:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800655c:	f004 f970 	bl	800a840 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(SELECT_GPIO_Port, SELECT_Pin,
					  Board2_Y.output.mux ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8006560:	4bc2      	ldr	r3, [pc, #776]	@ (800686c <supervision_apply_actuation+0x32c>)
 8006562:	7ddb      	ldrb	r3, [r3, #23]
	HAL_GPIO_WritePin(SELECT_GPIO_Port, SELECT_Pin,
 8006564:	2b00      	cmp	r3, #0
 8006566:	bf14      	ite	ne
 8006568:	2301      	movne	r3, #1
 800656a:	2300      	moveq	r3, #0
 800656c:	b2db      	uxtb	r3, r3
 800656e:	461a      	mov	r2, r3
 8006570:	2140      	movs	r1, #64	@ 0x40
 8006572:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006576:	f004 f963 	bl	800a840 <HAL_GPIO_WritePin>

    rif_FA = Board2_Y.output.rif_FA;
 800657a:	4bbc      	ldr	r3, [pc, #752]	@ (800686c <supervision_apply_actuation+0x32c>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	623b      	str	r3, [r7, #32]
    rif_FB = Board2_Y.output.rif_FB;
 8006580:	4bba      	ldr	r3, [pc, #744]	@ (800686c <supervision_apply_actuation+0x32c>)
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	61fb      	str	r3, [r7, #28]
    rif_BA = Board2_Y.output.rif_BA;
 8006586:	4bb9      	ldr	r3, [pc, #740]	@ (800686c <supervision_apply_actuation+0x32c>)
 8006588:	689b      	ldr	r3, [r3, #8]
 800658a:	61bb      	str	r3, [r7, #24]
    rif_BB = Board2_Y.output.rif_BB;
 800658c:	4bb7      	ldr	r3, [pc, #732]	@ (800686c <supervision_apply_actuation+0x32c>)
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	617b      	str	r3, [r7, #20]
    braking_mode = Board2_Y.output.brk_mode;
 8006592:	4bb6      	ldr	r3, [pc, #728]	@ (800686c <supervision_apply_actuation+0x32c>)
 8006594:	7c1b      	ldrb	r3, [r3, #16]
 8006596:	74fb      	strb	r3, [r7, #19]

    if (braking_mode == EMERGENCY &&
 8006598:	7cfb      	ldrb	r3, [r7, #19]
 800659a:	2b02      	cmp	r3, #2
 800659c:	d128      	bne.n	80065f0 <supervision_apply_actuation+0xb0>
 800659e:	edd7 7a08 	vldr	s15, [r7, #32]
 80065a2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80065a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065aa:	d121      	bne.n	80065f0 <supervision_apply_actuation+0xb0>
        rif_FA == 0.0 && rif_FB == 0.0 && rif_BA == 0.0 && rif_BB == 0.0) {
 80065ac:	edd7 7a07 	vldr	s15, [r7, #28]
 80065b0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80065b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065b8:	d11a      	bne.n	80065f0 <supervision_apply_actuation+0xb0>
 80065ba:	edd7 7a06 	vldr	s15, [r7, #24]
 80065be:	eef5 7a40 	vcmp.f32	s15, #0.0
 80065c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065c6:	d113      	bne.n	80065f0 <supervision_apply_actuation+0xb0>
 80065c8:	edd7 7a05 	vldr	s15, [r7, #20]
 80065cc:	eef5 7a40 	vcmp.f32	s15, #0.0
 80065d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065d4:	d10c      	bne.n	80065f0 <supervision_apply_actuation+0xb0>
        rif_FA_r = rif_FA;
 80065d6:	4aa6      	ldr	r2, [pc, #664]	@ (8006870 <supervision_apply_actuation+0x330>)
 80065d8:	6a3b      	ldr	r3, [r7, #32]
 80065da:	6013      	str	r3, [r2, #0]
        rif_FB_r = rif_FB;
 80065dc:	4aa5      	ldr	r2, [pc, #660]	@ (8006874 <supervision_apply_actuation+0x334>)
 80065de:	69fb      	ldr	r3, [r7, #28]
 80065e0:	6013      	str	r3, [r2, #0]
        rif_BA_r = rif_BA;
 80065e2:	4aa5      	ldr	r2, [pc, #660]	@ (8006878 <supervision_apply_actuation+0x338>)
 80065e4:	69bb      	ldr	r3, [r7, #24]
 80065e6:	6013      	str	r3, [r2, #0]
        rif_BB_r = rif_BB;
 80065e8:	4aa4      	ldr	r2, [pc, #656]	@ (800687c <supervision_apply_actuation+0x33c>)
 80065ea:	697b      	ldr	r3, [r7, #20]
 80065ec:	6013      	str	r3, [r2, #0]
 80065ee:	e09f      	b.n	8006730 <supervision_apply_actuation+0x1f0>
    }
    else if (braking_mode == NORMAL &&
 80065f0:	7cfb      	ldrb	r3, [r7, #19]
 80065f2:	2b01      	cmp	r3, #1
 80065f4:	d15c      	bne.n	80066b0 <supervision_apply_actuation+0x170>
 80065f6:	edd7 7a08 	vldr	s15, [r7, #32]
 80065fa:	eef5 7a40 	vcmp.f32	s15, #0.0
 80065fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006602:	d155      	bne.n	80066b0 <supervision_apply_actuation+0x170>
             rif_FA == 0.0 && rif_FB == 0.0 && rif_BA == 0.0 && rif_BB == 0.0) {
 8006604:	edd7 7a07 	vldr	s15, [r7, #28]
 8006608:	eef5 7a40 	vcmp.f32	s15, #0.0
 800660c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006610:	d14e      	bne.n	80066b0 <supervision_apply_actuation+0x170>
 8006612:	edd7 7a06 	vldr	s15, [r7, #24]
 8006616:	eef5 7a40 	vcmp.f32	s15, #0.0
 800661a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800661e:	d147      	bne.n	80066b0 <supervision_apply_actuation+0x170>
 8006620:	edd7 7a05 	vldr	s15, [r7, #20]
 8006624:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006628:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800662c:	d140      	bne.n	80066b0 <supervision_apply_actuation+0x170>
        rif_FA_r = ramp(rif_FA_r, rif_FA, OPENLOOP_STEP * NORMAL_BRK_COEFF);
 800662e:	4b90      	ldr	r3, [pc, #576]	@ (8006870 <supervision_apply_actuation+0x330>)
 8006630:	edd3 7a00 	vldr	s15, [r3]
 8006634:	eeb3 1a02 	vmov.f32	s2, #50	@ 0x41900000  18.0
 8006638:	edd7 0a08 	vldr	s1, [r7, #32]
 800663c:	eeb0 0a67 	vmov.f32	s0, s15
 8006640:	f7ff fa20 	bl	8005a84 <ramp>
 8006644:	eef0 7a40 	vmov.f32	s15, s0
 8006648:	4b89      	ldr	r3, [pc, #548]	@ (8006870 <supervision_apply_actuation+0x330>)
 800664a:	edc3 7a00 	vstr	s15, [r3]
        rif_FB_r = ramp(rif_FB_r, rif_FB, OPENLOOP_STEP * NORMAL_BRK_COEFF);
 800664e:	4b89      	ldr	r3, [pc, #548]	@ (8006874 <supervision_apply_actuation+0x334>)
 8006650:	edd3 7a00 	vldr	s15, [r3]
 8006654:	eeb3 1a02 	vmov.f32	s2, #50	@ 0x41900000  18.0
 8006658:	edd7 0a07 	vldr	s1, [r7, #28]
 800665c:	eeb0 0a67 	vmov.f32	s0, s15
 8006660:	f7ff fa10 	bl	8005a84 <ramp>
 8006664:	eef0 7a40 	vmov.f32	s15, s0
 8006668:	4b82      	ldr	r3, [pc, #520]	@ (8006874 <supervision_apply_actuation+0x334>)
 800666a:	edc3 7a00 	vstr	s15, [r3]
        rif_BA_r = ramp(rif_BA_r, rif_BA, OPENLOOP_STEP * NORMAL_BRK_COEFF);
 800666e:	4b82      	ldr	r3, [pc, #520]	@ (8006878 <supervision_apply_actuation+0x338>)
 8006670:	edd3 7a00 	vldr	s15, [r3]
 8006674:	eeb3 1a02 	vmov.f32	s2, #50	@ 0x41900000  18.0
 8006678:	edd7 0a06 	vldr	s1, [r7, #24]
 800667c:	eeb0 0a67 	vmov.f32	s0, s15
 8006680:	f7ff fa00 	bl	8005a84 <ramp>
 8006684:	eef0 7a40 	vmov.f32	s15, s0
 8006688:	4b7b      	ldr	r3, [pc, #492]	@ (8006878 <supervision_apply_actuation+0x338>)
 800668a:	edc3 7a00 	vstr	s15, [r3]
        rif_BB_r = ramp(rif_BB_r, rif_BB, OPENLOOP_STEP * NORMAL_BRK_COEFF);
 800668e:	4b7b      	ldr	r3, [pc, #492]	@ (800687c <supervision_apply_actuation+0x33c>)
 8006690:	edd3 7a00 	vldr	s15, [r3]
 8006694:	eeb3 1a02 	vmov.f32	s2, #50	@ 0x41900000  18.0
 8006698:	edd7 0a05 	vldr	s1, [r7, #20]
 800669c:	eeb0 0a67 	vmov.f32	s0, s15
 80066a0:	f7ff f9f0 	bl	8005a84 <ramp>
 80066a4:	eef0 7a40 	vmov.f32	s15, s0
 80066a8:	4b74      	ldr	r3, [pc, #464]	@ (800687c <supervision_apply_actuation+0x33c>)
 80066aa:	edc3 7a00 	vstr	s15, [r3]
 80066ae:	e03f      	b.n	8006730 <supervision_apply_actuation+0x1f0>
    }
    else {
        rif_FA_r = ramp(rif_FA_r, rif_FA, OPENLOOP_STEP);
 80066b0:	4b6f      	ldr	r3, [pc, #444]	@ (8006870 <supervision_apply_actuation+0x330>)
 80066b2:	edd3 7a00 	vldr	s15, [r3]
 80066b6:	ed9f 1a72 	vldr	s2, [pc, #456]	@ 8006880 <supervision_apply_actuation+0x340>
 80066ba:	edd7 0a08 	vldr	s1, [r7, #32]
 80066be:	eeb0 0a67 	vmov.f32	s0, s15
 80066c2:	f7ff f9df 	bl	8005a84 <ramp>
 80066c6:	eef0 7a40 	vmov.f32	s15, s0
 80066ca:	4b69      	ldr	r3, [pc, #420]	@ (8006870 <supervision_apply_actuation+0x330>)
 80066cc:	edc3 7a00 	vstr	s15, [r3]
        rif_FB_r = ramp(rif_FB_r, rif_FB, OPENLOOP_STEP);
 80066d0:	4b68      	ldr	r3, [pc, #416]	@ (8006874 <supervision_apply_actuation+0x334>)
 80066d2:	edd3 7a00 	vldr	s15, [r3]
 80066d6:	ed9f 1a6a 	vldr	s2, [pc, #424]	@ 8006880 <supervision_apply_actuation+0x340>
 80066da:	edd7 0a07 	vldr	s1, [r7, #28]
 80066de:	eeb0 0a67 	vmov.f32	s0, s15
 80066e2:	f7ff f9cf 	bl	8005a84 <ramp>
 80066e6:	eef0 7a40 	vmov.f32	s15, s0
 80066ea:	4b62      	ldr	r3, [pc, #392]	@ (8006874 <supervision_apply_actuation+0x334>)
 80066ec:	edc3 7a00 	vstr	s15, [r3]
        rif_BA_r = ramp(rif_BA_r, rif_BA, OPENLOOP_STEP);
 80066f0:	4b61      	ldr	r3, [pc, #388]	@ (8006878 <supervision_apply_actuation+0x338>)
 80066f2:	edd3 7a00 	vldr	s15, [r3]
 80066f6:	ed9f 1a62 	vldr	s2, [pc, #392]	@ 8006880 <supervision_apply_actuation+0x340>
 80066fa:	edd7 0a06 	vldr	s1, [r7, #24]
 80066fe:	eeb0 0a67 	vmov.f32	s0, s15
 8006702:	f7ff f9bf 	bl	8005a84 <ramp>
 8006706:	eef0 7a40 	vmov.f32	s15, s0
 800670a:	4b5b      	ldr	r3, [pc, #364]	@ (8006878 <supervision_apply_actuation+0x338>)
 800670c:	edc3 7a00 	vstr	s15, [r3]
        rif_BB_r = ramp(rif_BB_r, rif_BB, OPENLOOP_STEP);
 8006710:	4b5a      	ldr	r3, [pc, #360]	@ (800687c <supervision_apply_actuation+0x33c>)
 8006712:	edd3 7a00 	vldr	s15, [r3]
 8006716:	ed9f 1a5a 	vldr	s2, [pc, #360]	@ 8006880 <supervision_apply_actuation+0x340>
 800671a:	edd7 0a05 	vldr	s1, [r7, #20]
 800671e:	eeb0 0a67 	vmov.f32	s0, s15
 8006722:	f7ff f9af 	bl	8005a84 <ramp>
 8006726:	eef0 7a40 	vmov.f32	s15, s0
 800672a:	4b54      	ldr	r3, [pc, #336]	@ (800687c <supervision_apply_actuation+0x33c>)
 800672c:	edc3 7a00 	vstr	s15, [r3]
    }

    /* ====== RPM -> duty % (0-100) ====== */
    calc_duty = (fabsf(rif_FA_r) * (real32_T)MOTOR_MAX_DUTY) / (real32_T)MAX_RPM;
 8006730:	4b4f      	ldr	r3, [pc, #316]	@ (8006870 <supervision_apply_actuation+0x330>)
 8006732:	edd3 7a00 	vldr	s15, [r3]
 8006736:	eef0 7ae7 	vabs.f32	s15, s15
 800673a:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8006884 <supervision_apply_actuation+0x344>
 800673e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006742:	eddf 6a51 	vldr	s13, [pc, #324]	@ 8006888 <supervision_apply_actuation+0x348>
 8006746:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800674a:	edc7 7a03 	vstr	s15, [r7, #12]
    duty_FA = (uint8_T)calc_duty;
 800674e:	edd7 7a03 	vldr	s15, [r7, #12]
 8006752:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006756:	edc7 7a01 	vstr	s15, [r7, #4]
 800675a:	793b      	ldrb	r3, [r7, #4]
 800675c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    calc_duty = (fabsf(rif_FB_r) * (real32_T)MOTOR_MAX_DUTY) / (real32_T)MAX_RPM;
 8006760:	4b44      	ldr	r3, [pc, #272]	@ (8006874 <supervision_apply_actuation+0x334>)
 8006762:	edd3 7a00 	vldr	s15, [r3]
 8006766:	eef0 7ae7 	vabs.f32	s15, s15
 800676a:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8006884 <supervision_apply_actuation+0x344>
 800676e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006772:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8006888 <supervision_apply_actuation+0x348>
 8006776:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800677a:	edc7 7a03 	vstr	s15, [r7, #12]
    duty_FB = (uint8_T)calc_duty;
 800677e:	edd7 7a03 	vldr	s15, [r7, #12]
 8006782:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006786:	edc7 7a01 	vstr	s15, [r7, #4]
 800678a:	793b      	ldrb	r3, [r7, #4]
 800678c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    calc_duty = (fabsf(rif_BA_r) * (real32_T)MOTOR_MAX_DUTY) / (real32_T)MAX_RPM;
 8006790:	4b39      	ldr	r3, [pc, #228]	@ (8006878 <supervision_apply_actuation+0x338>)
 8006792:	edd3 7a00 	vldr	s15, [r3]
 8006796:	eef0 7ae7 	vabs.f32	s15, s15
 800679a:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8006884 <supervision_apply_actuation+0x344>
 800679e:	ee27 7a87 	vmul.f32	s14, s15, s14
 80067a2:	eddf 6a39 	vldr	s13, [pc, #228]	@ 8006888 <supervision_apply_actuation+0x348>
 80067a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80067aa:	edc7 7a03 	vstr	s15, [r7, #12]
    duty_BA = (uint8_T)calc_duty;
 80067ae:	edd7 7a03 	vldr	s15, [r7, #12]
 80067b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80067b6:	edc7 7a01 	vstr	s15, [r7, #4]
 80067ba:	793b      	ldrb	r3, [r7, #4]
 80067bc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

    calc_duty = (fabsf(rif_BB_r) * (real32_T)MOTOR_MAX_DUTY) / (real32_T)MAX_RPM;
 80067c0:	4b2e      	ldr	r3, [pc, #184]	@ (800687c <supervision_apply_actuation+0x33c>)
 80067c2:	edd3 7a00 	vldr	s15, [r3]
 80067c6:	eef0 7ae7 	vabs.f32	s15, s15
 80067ca:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8006884 <supervision_apply_actuation+0x344>
 80067ce:	ee27 7a87 	vmul.f32	s14, s15, s14
 80067d2:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 8006888 <supervision_apply_actuation+0x348>
 80067d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80067da:	edc7 7a03 	vstr	s15, [r7, #12]
    duty_BB = (uint8_T)calc_duty;
 80067de:	edd7 7a03 	vldr	s15, [r7, #12]
 80067e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80067e6:	edc7 7a01 	vstr	s15, [r7, #4]
 80067ea:	793b      	ldrb	r3, [r7, #4]
 80067ec:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    /* ====== SATURAZIONE ====== */
    if (duty_FA > MOTOR_MAX_DUTY) duty_FA = MOTOR_MAX_DUTY;
 80067f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80067f4:	2b64      	cmp	r3, #100	@ 0x64
 80067f6:	d902      	bls.n	80067fe <supervision_apply_actuation+0x2be>
 80067f8:	2364      	movs	r3, #100	@ 0x64
 80067fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (duty_FB > MOTOR_MAX_DUTY) duty_FB = MOTOR_MAX_DUTY;
 80067fe:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006802:	2b64      	cmp	r3, #100	@ 0x64
 8006804:	d902      	bls.n	800680c <supervision_apply_actuation+0x2cc>
 8006806:	2364      	movs	r3, #100	@ 0x64
 8006808:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (duty_BA > MOTOR_MAX_DUTY) duty_BA = MOTOR_MAX_DUTY;
 800680c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006810:	2b64      	cmp	r3, #100	@ 0x64
 8006812:	d902      	bls.n	800681a <supervision_apply_actuation+0x2da>
 8006814:	2364      	movs	r3, #100	@ 0x64
 8006816:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    if (duty_BB > MOTOR_MAX_DUTY) duty_BB = MOTOR_MAX_DUTY;
 800681a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800681e:	2b64      	cmp	r3, #100	@ 0x64
 8006820:	d902      	bls.n	8006828 <supervision_apply_actuation+0x2e8>
 8006822:	2364      	movs	r3, #100	@ 0x64
 8006824:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    /* ====== COMANDO MOTORI ====== */
    if (motor_set(&motor_FA_openLoop, duty_FA,
                  (rif_FA_r >= 0.0) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 8006828:	4b11      	ldr	r3, [pc, #68]	@ (8006870 <supervision_apply_actuation+0x330>)
 800682a:	edd3 7a00 	vldr	s15, [r3]
    if (motor_set(&motor_FA_openLoop, duty_FA,
 800682e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006836:	db01      	blt.n	800683c <supervision_apply_actuation+0x2fc>
 8006838:	2201      	movs	r2, #1
 800683a:	e001      	b.n	8006840 <supervision_apply_actuation+0x300>
 800683c:	f04f 32ff 	mov.w	r2, #4294967295
 8006840:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006844:	4619      	mov	r1, r3
 8006846:	4811      	ldr	r0, [pc, #68]	@ (800688c <supervision_apply_actuation+0x34c>)
 8006848:	f001 fe6e 	bl	8008528 <motor_set>
 800684c:	4603      	mov	r3, r0
 800684e:	2b00      	cmp	r3, #0
 8006850:	d001      	beq.n	8006856 <supervision_apply_actuation+0x316>
    	safety_stop_and_halt();
 8006852:	f000 f873 	bl	800693c <safety_stop_and_halt>
    }

    if (motor_set(&motor_FB_openLoop, duty_FB,
                  (rif_FB_r >= 0.0) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 8006856:	4b07      	ldr	r3, [pc, #28]	@ (8006874 <supervision_apply_actuation+0x334>)
 8006858:	edd3 7a00 	vldr	s15, [r3]
    if (motor_set(&motor_FB_openLoop, duty_FB,
 800685c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006864:	db14      	blt.n	8006890 <supervision_apply_actuation+0x350>
 8006866:	2201      	movs	r2, #1
 8006868:	e014      	b.n	8006894 <supervision_apply_actuation+0x354>
 800686a:	bf00      	nop
 800686c:	20000354 	.word	0x20000354
 8006870:	20001cac 	.word	0x20001cac
 8006874:	20001cb0 	.word	0x20001cb0
 8006878:	20001cb4 	.word	0x20001cb4
 800687c:	20001cb8 	.word	0x20001cb8
 8006880:	42100000 	.word	0x42100000
 8006884:	42c80000 	.word	0x42c80000
 8006888:	43160000 	.word	0x43160000
 800688c:	20000460 	.word	0x20000460
 8006890:	f04f 32ff 	mov.w	r2, #4294967295
 8006894:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006898:	4619      	mov	r1, r3
 800689a:	481d      	ldr	r0, [pc, #116]	@ (8006910 <supervision_apply_actuation+0x3d0>)
 800689c:	f001 fe44 	bl	8008528 <motor_set>
 80068a0:	4603      	mov	r3, r0
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d001      	beq.n	80068aa <supervision_apply_actuation+0x36a>
    	safety_stop_and_halt();
 80068a6:	f000 f849 	bl	800693c <safety_stop_and_halt>
    }

    if (motor_set(&motor_BA_openLoop, duty_BA,
                  (rif_BA_r >= 0.0) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 80068aa:	4b1a      	ldr	r3, [pc, #104]	@ (8006914 <supervision_apply_actuation+0x3d4>)
 80068ac:	edd3 7a00 	vldr	s15, [r3]
    if (motor_set(&motor_BA_openLoop, duty_BA,
 80068b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80068b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068b8:	db01      	blt.n	80068be <supervision_apply_actuation+0x37e>
 80068ba:	2201      	movs	r2, #1
 80068bc:	e001      	b.n	80068c2 <supervision_apply_actuation+0x382>
 80068be:	f04f 32ff 	mov.w	r2, #4294967295
 80068c2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80068c6:	4619      	mov	r1, r3
 80068c8:	4813      	ldr	r0, [pc, #76]	@ (8006918 <supervision_apply_actuation+0x3d8>)
 80068ca:	f001 fe2d 	bl	8008528 <motor_set>
 80068ce:	4603      	mov	r3, r0
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d001      	beq.n	80068d8 <supervision_apply_actuation+0x398>
    	safety_stop_and_halt();
 80068d4:	f000 f832 	bl	800693c <safety_stop_and_halt>
    }

    if (motor_set(&motor_BB_openLoop, duty_BB,
                  (rif_BB_r >= 0.0) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 80068d8:	4b10      	ldr	r3, [pc, #64]	@ (800691c <supervision_apply_actuation+0x3dc>)
 80068da:	edd3 7a00 	vldr	s15, [r3]
    if (motor_set(&motor_BB_openLoop, duty_BB,
 80068de:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80068e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068e6:	db01      	blt.n	80068ec <supervision_apply_actuation+0x3ac>
 80068e8:	2201      	movs	r2, #1
 80068ea:	e001      	b.n	80068f0 <supervision_apply_actuation+0x3b0>
 80068ec:	f04f 32ff 	mov.w	r2, #4294967295
 80068f0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80068f4:	4619      	mov	r1, r3
 80068f6:	480a      	ldr	r0, [pc, #40]	@ (8006920 <supervision_apply_actuation+0x3e0>)
 80068f8:	f001 fe16 	bl	8008528 <motor_set>
 80068fc:	4603      	mov	r3, r0
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d001      	beq.n	8006906 <supervision_apply_actuation+0x3c6>
    	safety_stop_and_halt();
 8006902:	f000 f81b 	bl	800693c <safety_stop_and_halt>
    }
}
 8006906:	bf00      	nop
 8006908:	3728      	adds	r7, #40	@ 0x28
 800690a:	46bd      	mov	sp, r7
 800690c:	bd80      	pop	{r7, pc}
 800690e:	bf00      	nop
 8006910:	20000470 	.word	0x20000470
 8006914:	20001cb4 	.word	0x20001cb4
 8006918:	20000480 	.word	0x20000480
 800691c:	20001cb8 	.word	0x20001cb8
 8006920:	20000490 	.word	0x20000490

08006924 <vApplicationStackOverflowHook>:

void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b082      	sub	sp, #8
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
 800692c:	6039      	str	r1, [r7, #0]
    safety_stop_and_halt();
 800692e:	f000 f805 	bl	800693c <safety_stop_and_halt>
}
 8006932:	bf00      	nop
 8006934:	3708      	adds	r7, #8
 8006936:	46bd      	mov	sp, r7
 8006938:	bd80      	pop	{r7, pc}
	...

0800693c <safety_stop_and_halt>:

void safety_stop_and_halt(){
 800693c:	b580      	push	{r7, lr}
 800693e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006940:	b672      	cpsid	i
}
 8006942:	bf00      	nop
	__disable_irq(); // Disabilitazione di ogni ulteriore Interrupt

	// ARRESTO DEL ROVER IN CONDIZIONI DI SICUREZZA

    // Disabilita il rel
    HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_RESET);
 8006944:	2200      	movs	r2, #0
 8006946:	2180      	movs	r1, #128	@ 0x80
 8006948:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800694c:	f003 ff78 	bl	800a840 <HAL_GPIO_WritePin>

    // Ferma tutti i PWM dei motori
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8006950:	2100      	movs	r1, #0
 8006952:	4808      	ldr	r0, [pc, #32]	@ (8006974 <safety_stop_and_halt+0x38>)
 8006954:	f006 fb84 	bl	800d060 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8006958:	2104      	movs	r1, #4
 800695a:	4806      	ldr	r0, [pc, #24]	@ (8006974 <safety_stop_and_halt+0x38>)
 800695c:	f006 fb80 	bl	800d060 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8006960:	2108      	movs	r1, #8
 8006962:	4804      	ldr	r0, [pc, #16]	@ (8006974 <safety_stop_and_halt+0x38>)
 8006964:	f006 fb7c 	bl	800d060 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_4);
 8006968:	210c      	movs	r1, #12
 800696a:	4802      	ldr	r0, [pc, #8]	@ (8006974 <safety_stop_and_halt+0x38>)
 800696c:	f006 fb78 	bl	800d060 <HAL_TIM_PWM_Stop>

    while(1) {
 8006970:	bf00      	nop
 8006972:	e7fd      	b.n	8006970 <safety_stop_and_halt+0x34>
 8006974:	20001e44 	.word	0x20001e44

08006978 <Copy_StateBusB1>:

/**
 * @brief Copia sicura campo per campo di StateBusB1.
 * @details Utilizzata quando si riceve lo stato dallo Slave.
 */
static void Copy_StateBusB1(StateBusB1* dest, const StateBusB1* src) {
 8006978:	b480      	push	{r7}
 800697a:	b083      	sub	sp, #12
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
 8006980:	6039      	str	r1, [r7, #0]
    dest->battery_voltage = src->battery_voltage;
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	681a      	ldr	r2, [r3, #0]
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	601a      	str	r2, [r3, #0]
    dest->temperature = src->temperature;
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	685a      	ldr	r2, [r3, #4]
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	605a      	str	r2, [r3, #4]
    dest->velocity_FA = src->velocity_FA;
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	811a      	strh	r2, [r3, #8]
    dest->velocity_FB = src->velocity_FB;
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	815a      	strh	r2, [r3, #10]
    dest->velocity_BA = src->velocity_BA;
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	819a      	strh	r2, [r3, #12]
    dest->velocity_BB = src->velocity_BB;
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	81da      	strh	r2, [r3, #14]
    dest->motorError_FA = src->motorError_FA;
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	7c1a      	ldrb	r2, [r3, #16]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	741a      	strb	r2, [r3, #16]
    dest->motorError_FB = src->motorError_FB;
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	7c5a      	ldrb	r2, [r3, #17]
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	745a      	strb	r2, [r3, #17]
    dest->motorError_BA = src->motorError_BA;
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	7c9a      	ldrb	r2, [r3, #18]
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	749a      	strb	r2, [r3, #18]
    dest->motorError_BB = src->motorError_BB;
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	7cda      	ldrb	r2, [r3, #19]
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	74da      	strb	r2, [r3, #19]
}
 80069da:	bf00      	nop
 80069dc:	370c      	adds	r7, #12
 80069de:	46bd      	mov	sp, r7
 80069e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e4:	4770      	bx	lr

080069e6 <Copy_StateBusB2>:

/**
 * @brief Copia sicura campo per campo di StateBusB2.
 * @details Necessaria per serializzare lo stato del Master prima dell'invio.
 */
static void Copy_StateBusB2(StateBusB2* dest, const StateBusB2* src) {
 80069e6:	b480      	push	{r7}
 80069e8:	b083      	sub	sp, #12
 80069ea:	af00      	add	r7, sp, #0
 80069ec:	6078      	str	r0, [r7, #4]
 80069ee:	6039      	str	r1, [r7, #0]
    dest->gyroYaw = src->gyroYaw;
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	681a      	ldr	r2, [r3, #0]
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	601a      	str	r2, [r3, #0]
    dest->sonar1 = src->sonar1;
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	889a      	ldrh	r2, [r3, #4]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	809a      	strh	r2, [r3, #4]
    dest->sonar2 = src->sonar2;
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	88da      	ldrh	r2, [r3, #6]
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	80da      	strh	r2, [r3, #6]
    dest->sonar3 = src->sonar3;
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	891a      	ldrh	r2, [r3, #8]
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	811a      	strh	r2, [r3, #8]
    dest->controller_y = src->controller_y;
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	895a      	ldrh	r2, [r3, #10]
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	815a      	strh	r2, [r3, #10]
    dest->controller_x = src->controller_x;
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	899a      	ldrh	r2, [r3, #12]
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	819a      	strh	r2, [r3, #12]
    dest->button1 = src->button1;
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	7b9a      	ldrb	r2, [r3, #14]
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	739a      	strb	r2, [r3, #14]
    dest->button2 = src->button2;
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	7bda      	ldrb	r2, [r3, #15]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	73da      	strb	r2, [r3, #15]
    dest->button3 = src->button3;
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	7c1a      	ldrb	r2, [r3, #16]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	741a      	strb	r2, [r3, #16]
    dest->button4 = src->button4;
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	7c5a      	ldrb	r2, [r3, #17]
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	745a      	strb	r2, [r3, #17]
    dest->r_stick_button = src->r_stick_button;
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	7c9a      	ldrb	r2, [r3, #18]
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	749a      	strb	r2, [r3, #18]
    dest->l_stick_button = src->l_stick_button;
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	7cda      	ldrb	r2, [r3, #19]
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	74da      	strb	r2, [r3, #19]
    dest->controller_battery = src->controller_battery;
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	7d1a      	ldrb	r2, [r3, #20]
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	751a      	strb	r2, [r3, #20]
    dest->controllerError = src->controllerError;
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	7d5a      	ldrb	r2, [r3, #21]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	755a      	strb	r2, [r3, #21]
    dest->gyroError = src->gyroError;
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	7d9a      	ldrb	r2, [r3, #22]
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	759a      	strb	r2, [r3, #22]
}
 8006a68:	bf00      	nop
 8006a6a:	370c      	adds	r7, #12
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a72:	4770      	bx	lr

08006a74 <Copy_GSBus>:

/**
 * @brief Copia sicura per la struttura Global State.
 */
static void Copy_GSBus(GSBus* dest, const GSBus* src) {
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b082      	sub	sp, #8
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
 8006a7c:	6039      	str	r1, [r7, #0]
    Copy_StateBusB1(&dest->stateB1, &src->stateB1);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	683a      	ldr	r2, [r7, #0]
 8006a82:	4611      	mov	r1, r2
 8006a84:	4618      	mov	r0, r3
 8006a86:	f7ff ff77 	bl	8006978 <Copy_StateBusB1>
    Copy_StateBusB2(&dest->stateB2, &src->stateB2);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	f103 0214 	add.w	r2, r3, #20
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	3314      	adds	r3, #20
 8006a94:	4619      	mov	r1, r3
 8006a96:	4610      	mov	r0, r2
 8006a98:	f7ff ffa5 	bl	80069e6 <Copy_StateBusB2>
    dest->mov_obs = src->mov_obs;
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    dest->spc_retro = src->spc_retro;
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    dest->limit_vel = src->limit_vel;
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    dest->change_vel = src->change_vel;
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	f993 202f 	ldrsb.w	r2, [r3, #47]	@ 0x2f
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    dest->obs_detection = src->obs_detection;
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
}
 8006ad8:	bf00      	nop
 8006ada:	3708      	adds	r7, #8
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bd80      	pop	{r7, pc}

08006ae0 <Copy_DecBus>:

/**
 * @brief Copia sicura per la struttura Decision.
 */
static void Copy_DecBus(DecBus* dest, const DecBus* src) {
 8006ae0:	b480      	push	{r7}
 8006ae2:	b083      	sub	sp, #12
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
 8006ae8:	6039      	str	r1, [r7, #0]
    dest->rif_FA = src->rif_FA;
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	681a      	ldr	r2, [r3, #0]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	601a      	str	r2, [r3, #0]
    dest->rif_FB = src->rif_FB;
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	685a      	ldr	r2, [r3, #4]
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	605a      	str	r2, [r3, #4]
    dest->rif_BA = src->rif_BA;
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	689a      	ldr	r2, [r3, #8]
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	609a      	str	r2, [r3, #8]
    dest->rif_BB = src->rif_BB;
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	68da      	ldr	r2, [r3, #12]
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	60da      	str	r2, [r3, #12]
    dest->brk_mode = src->brk_mode;
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	7c1a      	ldrb	r2, [r3, #16]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	741a      	strb	r2, [r3, #16]
    dest->led_A = src->led_A;
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	7c5a      	ldrb	r2, [r3, #17]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	745a      	strb	r2, [r3, #17]
    dest->led_B = src->led_B;
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	7c9a      	ldrb	r2, [r3, #18]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	749a      	strb	r2, [r3, #18]
    dest->rear_led = src->rear_led;
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	7cda      	ldrb	r2, [r3, #19]
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	74da      	strb	r2, [r3, #19]
    dest->rear_sign = src->rear_sign;
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	7d1a      	ldrb	r2, [r3, #20]
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	751a      	strb	r2, [r3, #20]
    dest->mode = src->mode;
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	7d5a      	ldrb	r2, [r3, #21]
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	755a      	strb	r2, [r3, #21]
    dest->relay = src->relay;
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	7d9a      	ldrb	r2, [r3, #22]
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	759a      	strb	r2, [r3, #22]
    dest->mux = src->mux;
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	7dda      	ldrb	r2, [r3, #23]
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	75da      	strb	r2, [r3, #23]
}
 8006b4a:	bf00      	nop
 8006b4c:	370c      	adds	r7, #12
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b54:	4770      	bx	lr
	...

08006b58 <UART_Is_Tx_Complete>:
/* ========================================================================== */
/* 							   UART FUNCTIONS                                 */
/* ========================================================================== */

boolean_T UART_Is_Tx_Complete(void)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	af00      	add	r7, sp, #0
    if (tx_complete) {
 8006b5c:	4b07      	ldr	r3, [pc, #28]	@ (8006b7c <UART_Is_Tx_Complete+0x24>)
 8006b5e:	781b      	ldrb	r3, [r3, #0]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d004      	beq.n	8006b6e <UART_Is_Tx_Complete+0x16>
        tx_complete = 0; /* Reset flag dopo la lettura */
 8006b64:	4b05      	ldr	r3, [pc, #20]	@ (8006b7c <UART_Is_Tx_Complete+0x24>)
 8006b66:	2200      	movs	r2, #0
 8006b68:	701a      	strb	r2, [r3, #0]
        return 1;
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	e000      	b.n	8006b70 <UART_Is_Tx_Complete+0x18>
    }
    return 0;
 8006b6e:	2300      	movs	r3, #0
}
 8006b70:	4618      	mov	r0, r3
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr
 8006b7a:	bf00      	nop
 8006b7c:	20001cbc 	.word	0x20001cbc

08006b80 <UART_Is_Rx_Complete>:

boolean_T UART_Is_Rx_Complete(void)
{
 8006b80:	b480      	push	{r7}
 8006b82:	af00      	add	r7, sp, #0
    if (rx_complete) {
 8006b84:	4b07      	ldr	r3, [pc, #28]	@ (8006ba4 <UART_Is_Rx_Complete+0x24>)
 8006b86:	781b      	ldrb	r3, [r3, #0]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d004      	beq.n	8006b96 <UART_Is_Rx_Complete+0x16>
        rx_complete = 0; /* Reset flag dopo la lettura */
 8006b8c:	4b05      	ldr	r3, [pc, #20]	@ (8006ba4 <UART_Is_Rx_Complete+0x24>)
 8006b8e:	2200      	movs	r2, #0
 8006b90:	701a      	strb	r2, [r3, #0]
        return 1;
 8006b92:	2301      	movs	r3, #1
 8006b94:	e000      	b.n	8006b98 <UART_Is_Rx_Complete+0x18>
    }
    return 0;
 8006b96:	2300      	movs	r3, #0
}
 8006b98:	4618      	mov	r0, r3
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba0:	4770      	bx	lr
 8006ba2:	bf00      	nop
 8006ba4:	20001cbd 	.word	0x20001cbd

08006ba8 <UART_Stop_DMA>:

void UART_Stop_DMA(void)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	af00      	add	r7, sp, #0
    HAL_UART_DMAStop(&huart3);
 8006bac:	4802      	ldr	r0, [pc, #8]	@ (8006bb8 <UART_Stop_DMA+0x10>)
 8006bae:	f008 f971 	bl	800ee94 <HAL_UART_DMAStop>
}
 8006bb2:	bf00      	nop
 8006bb4:	bd80      	pop	{r7, pc}
 8006bb6:	bf00      	nop
 8006bb8:	20001f74 	.word	0x20001f74

08006bbc <UART_Send_Local_State>:

void UART_Send_Local_State(const void* s)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b082      	sub	sp, #8
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
    /* * NOTA: 'packet' deve essere static per persistenza DMA. */
    static PacketStateB2 packet;

    /* 1. Pulizia memoria */
    memset(&packet, 0, sizeof(packet));
 8006bc4:	221c      	movs	r2, #28
 8006bc6:	2100      	movs	r1, #0
 8006bc8:	4811      	ldr	r0, [pc, #68]	@ (8006c10 <UART_Send_Local_State+0x54>)
 8006bca:	f00d fa60 	bl	801408e <memset>

    /* 2. Copia dati (Invia stato Board 2) */
    Copy_StateBusB2(&packet.state, (const StateBusB2*)s);
 8006bce:	6879      	ldr	r1, [r7, #4]
 8006bd0:	480f      	ldr	r0, [pc, #60]	@ (8006c10 <UART_Send_Local_State+0x54>)
 8006bd2:	f7ff ff08 	bl	80069e6 <Copy_StateBusB2>

    /* 3. Calcolo CRC */
    __HAL_CRC_DR_RESET(&hcrc);
 8006bd6:	4b0f      	ldr	r3, [pc, #60]	@ (8006c14 <UART_Send_Local_State+0x58>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	689a      	ldr	r2, [r3, #8]
 8006bdc:	4b0d      	ldr	r3, [pc, #52]	@ (8006c14 <UART_Send_Local_State+0x58>)
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f042 0201 	orr.w	r2, r2, #1
 8006be4:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8006be6:	2218      	movs	r2, #24
 8006be8:	4909      	ldr	r1, [pc, #36]	@ (8006c10 <UART_Send_Local_State+0x54>)
 8006bea:	480a      	ldr	r0, [pc, #40]	@ (8006c14 <UART_Send_Local_State+0x58>)
 8006bec:	f002 ffac 	bl	8009b48 <HAL_CRC_Calculate>
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	4a07      	ldr	r2, [pc, #28]	@ (8006c10 <UART_Send_Local_State+0x54>)
 8006bf4:	6193      	str	r3, [r2, #24]
                                  (uint32_t*)&packet.state,
                                  sizeof(packet.state));

    /* 4. Trasmissione DMA */
    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8006bf6:	4808      	ldr	r0, [pc, #32]	@ (8006c18 <UART_Send_Local_State+0x5c>)
 8006bf8:	f008 fd4e 	bl	800f698 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8006bfc:	221c      	movs	r2, #28
 8006bfe:	4904      	ldr	r1, [pc, #16]	@ (8006c10 <UART_Send_Local_State+0x54>)
 8006c00:	4805      	ldr	r0, [pc, #20]	@ (8006c18 <UART_Send_Local_State+0x5c>)
 8006c02:	f008 f87b 	bl	800ecfc <HAL_UART_Transmit_DMA>
}
 8006c06:	bf00      	nop
 8006c08:	3708      	adds	r7, #8
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bd80      	pop	{r7, pc}
 8006c0e:	bf00      	nop
 8006c10:	20001cc0 	.word	0x20001cc0
 8006c14:	20001d30 	.word	0x20001d30
 8006c18:	20001f74 	.word	0x20001f74

08006c1c <UART_Send_GlobalState>:

void UART_Send_GlobalState(const void* gs)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b082      	sub	sp, #8
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
    static PacketGstate packet; /* Static per persistenza DMA */

    memset(&packet, 0, sizeof(packet));
 8006c24:	2238      	movs	r2, #56	@ 0x38
 8006c26:	2100      	movs	r1, #0
 8006c28:	4811      	ldr	r0, [pc, #68]	@ (8006c70 <UART_Send_GlobalState+0x54>)
 8006c2a:	f00d fa30 	bl	801408e <memset>
    Copy_GSBus(&packet.global_state, (const GSBus*)gs);
 8006c2e:	6879      	ldr	r1, [r7, #4]
 8006c30:	480f      	ldr	r0, [pc, #60]	@ (8006c70 <UART_Send_GlobalState+0x54>)
 8006c32:	f7ff ff1f 	bl	8006a74 <Copy_GSBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8006c36:	4b0f      	ldr	r3, [pc, #60]	@ (8006c74 <UART_Send_GlobalState+0x58>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	689a      	ldr	r2, [r3, #8]
 8006c3c:	4b0d      	ldr	r3, [pc, #52]	@ (8006c74 <UART_Send_GlobalState+0x58>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	f042 0201 	orr.w	r2, r2, #1
 8006c44:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8006c46:	2234      	movs	r2, #52	@ 0x34
 8006c48:	4909      	ldr	r1, [pc, #36]	@ (8006c70 <UART_Send_GlobalState+0x54>)
 8006c4a:	480a      	ldr	r0, [pc, #40]	@ (8006c74 <UART_Send_GlobalState+0x58>)
 8006c4c:	f002 ff7c 	bl	8009b48 <HAL_CRC_Calculate>
 8006c50:	4603      	mov	r3, r0
 8006c52:	4a07      	ldr	r2, [pc, #28]	@ (8006c70 <UART_Send_GlobalState+0x54>)
 8006c54:	6353      	str	r3, [r2, #52]	@ 0x34
                                  (uint32_t*)&packet.global_state,
                                  sizeof(packet.global_state));

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8006c56:	4808      	ldr	r0, [pc, #32]	@ (8006c78 <UART_Send_GlobalState+0x5c>)
 8006c58:	f008 fd1e 	bl	800f698 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8006c5c:	2238      	movs	r2, #56	@ 0x38
 8006c5e:	4904      	ldr	r1, [pc, #16]	@ (8006c70 <UART_Send_GlobalState+0x54>)
 8006c60:	4805      	ldr	r0, [pc, #20]	@ (8006c78 <UART_Send_GlobalState+0x5c>)
 8006c62:	f008 f84b 	bl	800ecfc <HAL_UART_Transmit_DMA>
}
 8006c66:	bf00      	nop
 8006c68:	3708      	adds	r7, #8
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	bd80      	pop	{r7, pc}
 8006c6e:	bf00      	nop
 8006c70:	20001cdc 	.word	0x20001cdc
 8006c74:	20001d30 	.word	0x20001d30
 8006c78:	20001f74 	.word	0x20001f74

08006c7c <UART_Send_Decision>:

void UART_Send_Decision(const void* dec)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b082      	sub	sp, #8
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
    static PacketDecision packet; /* Static per persistenza DMA */

    memset(&packet, 0, sizeof(packet));
 8006c84:	221c      	movs	r2, #28
 8006c86:	2100      	movs	r1, #0
 8006c88:	4811      	ldr	r0, [pc, #68]	@ (8006cd0 <UART_Send_Decision+0x54>)
 8006c8a:	f00d fa00 	bl	801408e <memset>
    Copy_DecBus(&packet.decision, (const DecBus*)dec);
 8006c8e:	6879      	ldr	r1, [r7, #4]
 8006c90:	480f      	ldr	r0, [pc, #60]	@ (8006cd0 <UART_Send_Decision+0x54>)
 8006c92:	f7ff ff25 	bl	8006ae0 <Copy_DecBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8006c96:	4b0f      	ldr	r3, [pc, #60]	@ (8006cd4 <UART_Send_Decision+0x58>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	689a      	ldr	r2, [r3, #8]
 8006c9c:	4b0d      	ldr	r3, [pc, #52]	@ (8006cd4 <UART_Send_Decision+0x58>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f042 0201 	orr.w	r2, r2, #1
 8006ca4:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8006ca6:	2218      	movs	r2, #24
 8006ca8:	4909      	ldr	r1, [pc, #36]	@ (8006cd0 <UART_Send_Decision+0x54>)
 8006caa:	480a      	ldr	r0, [pc, #40]	@ (8006cd4 <UART_Send_Decision+0x58>)
 8006cac:	f002 ff4c 	bl	8009b48 <HAL_CRC_Calculate>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	4a07      	ldr	r2, [pc, #28]	@ (8006cd0 <UART_Send_Decision+0x54>)
 8006cb4:	6193      	str	r3, [r2, #24]
                                  (uint32_t*)&packet.decision,
                                  sizeof(packet.decision));

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8006cb6:	4808      	ldr	r0, [pc, #32]	@ (8006cd8 <UART_Send_Decision+0x5c>)
 8006cb8:	f008 fcee 	bl	800f698 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8006cbc:	221c      	movs	r2, #28
 8006cbe:	4904      	ldr	r1, [pc, #16]	@ (8006cd0 <UART_Send_Decision+0x54>)
 8006cc0:	4805      	ldr	r0, [pc, #20]	@ (8006cd8 <UART_Send_Decision+0x5c>)
 8006cc2:	f008 f81b 	bl	800ecfc <HAL_UART_Transmit_DMA>
}
 8006cc6:	bf00      	nop
 8006cc8:	3708      	adds	r7, #8
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}
 8006cce:	bf00      	nop
 8006cd0:	20001d14 	.word	0x20001d14
 8006cd4:	20001d30 	.word	0x20001d30
 8006cd8:	20001f74 	.word	0x20001f74

08006cdc <UART_Send_Ping>:

void UART_Send_Ping(void)
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	af00      	add	r7, sp, #0
    static uint8_t ping = PING; /* Static per persistenza DMA */

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8006ce0:	4804      	ldr	r0, [pc, #16]	@ (8006cf4 <UART_Send_Ping+0x18>)
 8006ce2:	f008 fcd9 	bl	800f698 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, &ping, sizeof(ping));
 8006ce6:	2201      	movs	r2, #1
 8006ce8:	4903      	ldr	r1, [pc, #12]	@ (8006cf8 <UART_Send_Ping+0x1c>)
 8006cea:	4802      	ldr	r0, [pc, #8]	@ (8006cf4 <UART_Send_Ping+0x18>)
 8006cec:	f008 f806 	bl	800ecfc <HAL_UART_Transmit_DMA>
}
 8006cf0:	bf00      	nop
 8006cf2:	bd80      	pop	{r7, pc}
 8006cf4:	20001f74 	.word	0x20001f74
 8006cf8:	20000000 	.word	0x20000000

08006cfc <UART_Wait_State>:

void UART_Wait_State(void* s)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b082      	sub	sp, #8
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
    /* Master attende lo stato della Board 1 (Slave) */
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8006d04:	4805      	ldr	r0, [pc, #20]	@ (8006d1c <UART_Wait_State+0x20>)
 8006d06:	f008 fd1b 	bl	800f740 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3, (uint8_t*)s, sizeof(PacketStateB1));
 8006d0a:	2218      	movs	r2, #24
 8006d0c:	6879      	ldr	r1, [r7, #4]
 8006d0e:	4803      	ldr	r0, [pc, #12]	@ (8006d1c <UART_Wait_State+0x20>)
 8006d10:	f008 f874 	bl	800edfc <HAL_UART_Receive_DMA>
}
 8006d14:	bf00      	nop
 8006d16:	3708      	adds	r7, #8
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	bd80      	pop	{r7, pc}
 8006d1c:	20001f74 	.word	0x20001f74

08006d20 <UART_Wait_GlobalState>:

void UART_Wait_GlobalState(void* gs)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b082      	sub	sp, #8
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8006d28:	4805      	ldr	r0, [pc, #20]	@ (8006d40 <UART_Wait_GlobalState+0x20>)
 8006d2a:	f008 fd09 	bl	800f740 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3, (uint8_t*)gs, sizeof(PacketGstate));
 8006d2e:	2238      	movs	r2, #56	@ 0x38
 8006d30:	6879      	ldr	r1, [r7, #4]
 8006d32:	4803      	ldr	r0, [pc, #12]	@ (8006d40 <UART_Wait_GlobalState+0x20>)
 8006d34:	f008 f862 	bl	800edfc <HAL_UART_Receive_DMA>
}
 8006d38:	bf00      	nop
 8006d3a:	3708      	adds	r7, #8
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bd80      	pop	{r7, pc}
 8006d40:	20001f74 	.word	0x20001f74

08006d44 <UART_Wait_Decision>:

void UART_Wait_Decision(void* dec)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b082      	sub	sp, #8
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8006d4c:	4805      	ldr	r0, [pc, #20]	@ (8006d64 <UART_Wait_Decision+0x20>)
 8006d4e:	f008 fcf7 	bl	800f740 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3, (uint8_t*)dec, sizeof(PacketDecision));
 8006d52:	221c      	movs	r2, #28
 8006d54:	6879      	ldr	r1, [r7, #4]
 8006d56:	4803      	ldr	r0, [pc, #12]	@ (8006d64 <UART_Wait_Decision+0x20>)
 8006d58:	f008 f850 	bl	800edfc <HAL_UART_Receive_DMA>
}
 8006d5c:	bf00      	nop
 8006d5e:	3708      	adds	r7, #8
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}
 8006d64:	20001f74 	.word	0x20001f74

08006d68 <UART_Wait_Ping>:

void UART_Wait_Ping(void* ping)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b082      	sub	sp, #8
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8006d70:	4805      	ldr	r0, [pc, #20]	@ (8006d88 <UART_Wait_Ping+0x20>)
 8006d72:	f008 fce5 	bl	800f740 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3, (uint8_t*)ping, sizeof(uint8_t));
 8006d76:	2201      	movs	r2, #1
 8006d78:	6879      	ldr	r1, [r7, #4]
 8006d7a:	4803      	ldr	r0, [pc, #12]	@ (8006d88 <UART_Wait_Ping+0x20>)
 8006d7c:	f008 f83e 	bl	800edfc <HAL_UART_Receive_DMA>
}
 8006d80:	bf00      	nop
 8006d82:	3708      	adds	r7, #8
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd80      	pop	{r7, pc}
 8006d88:	20001f74 	.word	0x20001f74

08006d8c <CRC_Check_State>:
/* ========================================================================== */
/* 							   CRC & VALIDATION                               */
/* ========================================================================== */

boolean_T CRC_Check_State(const void* s_packet)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b08a      	sub	sp, #40	@ 0x28
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
    /* Verifica CRC su pacchetto Board 1 ricevuto */
    const PacketStateB1* packet = (const PacketStateB1*)s_packet;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	627b      	str	r3, [r7, #36]	@ 0x24

    StateBusB1 clean_state;
    memset(&clean_state, 0, sizeof(clean_state));
 8006d98:	f107 030c 	add.w	r3, r7, #12
 8006d9c:	2214      	movs	r2, #20
 8006d9e:	2100      	movs	r1, #0
 8006da0:	4618      	mov	r0, r3
 8006da2:	f00d f974 	bl	801408e <memset>
    Copy_StateBusB1(&clean_state, &packet->state);
 8006da6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006da8:	f107 030c 	add.w	r3, r7, #12
 8006dac:	4611      	mov	r1, r2
 8006dae:	4618      	mov	r0, r3
 8006db0:	f7ff fde2 	bl	8006978 <Copy_StateBusB1>

    __HAL_CRC_DR_RESET(&hcrc);
 8006db4:	4b0d      	ldr	r3, [pc, #52]	@ (8006dec <CRC_Check_State+0x60>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	689a      	ldr	r2, [r3, #8]
 8006dba:	4b0c      	ldr	r3, [pc, #48]	@ (8006dec <CRC_Check_State+0x60>)
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f042 0201 	orr.w	r2, r2, #1
 8006dc2:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc, (uint32_t*)&clean_state, sizeof(clean_state));
 8006dc4:	f107 030c 	add.w	r3, r7, #12
 8006dc8:	2214      	movs	r2, #20
 8006dca:	4619      	mov	r1, r3
 8006dcc:	4807      	ldr	r0, [pc, #28]	@ (8006dec <CRC_Check_State+0x60>)
 8006dce:	f002 febb 	bl	8009b48 <HAL_CRC_Calculate>
 8006dd2:	6238      	str	r0, [r7, #32]

    return (crc_calc == packet->crc);
 8006dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd6:	695b      	ldr	r3, [r3, #20]
 8006dd8:	6a3a      	ldr	r2, [r7, #32]
 8006dda:	429a      	cmp	r2, r3
 8006ddc:	bf0c      	ite	eq
 8006dde:	2301      	moveq	r3, #1
 8006de0:	2300      	movne	r3, #0
 8006de2:	b2db      	uxtb	r3, r3
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3728      	adds	r7, #40	@ 0x28
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}
 8006dec:	20001d30 	.word	0x20001d30

08006df0 <CRC_Check_GlobalState>:

boolean_T CRC_Check_GlobalState(const void* gs_packet)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b092      	sub	sp, #72	@ 0x48
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
    const PacketGstate* packet = (const PacketGstate*)gs_packet;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	647b      	str	r3, [r7, #68]	@ 0x44

    GSBus clean_state;
    memset(&clean_state, 0, sizeof(clean_state));
 8006dfc:	f107 030c 	add.w	r3, r7, #12
 8006e00:	2234      	movs	r2, #52	@ 0x34
 8006e02:	2100      	movs	r1, #0
 8006e04:	4618      	mov	r0, r3
 8006e06:	f00d f942 	bl	801408e <memset>
    Copy_GSBus(&clean_state, &packet->global_state);
 8006e0a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e0c:	f107 030c 	add.w	r3, r7, #12
 8006e10:	4611      	mov	r1, r2
 8006e12:	4618      	mov	r0, r3
 8006e14:	f7ff fe2e 	bl	8006a74 <Copy_GSBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8006e18:	4b0d      	ldr	r3, [pc, #52]	@ (8006e50 <CRC_Check_GlobalState+0x60>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	689a      	ldr	r2, [r3, #8]
 8006e1e:	4b0c      	ldr	r3, [pc, #48]	@ (8006e50 <CRC_Check_GlobalState+0x60>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f042 0201 	orr.w	r2, r2, #1
 8006e26:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc, (uint32_t*)&clean_state, sizeof(clean_state));
 8006e28:	f107 030c 	add.w	r3, r7, #12
 8006e2c:	2234      	movs	r2, #52	@ 0x34
 8006e2e:	4619      	mov	r1, r3
 8006e30:	4807      	ldr	r0, [pc, #28]	@ (8006e50 <CRC_Check_GlobalState+0x60>)
 8006e32:	f002 fe89 	bl	8009b48 <HAL_CRC_Calculate>
 8006e36:	6438      	str	r0, [r7, #64]	@ 0x40

    return (crc_calc == packet->crc);
 8006e38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e3c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006e3e:	429a      	cmp	r2, r3
 8006e40:	bf0c      	ite	eq
 8006e42:	2301      	moveq	r3, #1
 8006e44:	2300      	movne	r3, #0
 8006e46:	b2db      	uxtb	r3, r3
}
 8006e48:	4618      	mov	r0, r3
 8006e4a:	3748      	adds	r7, #72	@ 0x48
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bd80      	pop	{r7, pc}
 8006e50:	20001d30 	.word	0x20001d30

08006e54 <CRC_Check_Decision>:

boolean_T CRC_Check_Decision(const void* dec_packet)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b08a      	sub	sp, #40	@ 0x28
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
    const PacketDecision* packet = (const PacketDecision*)dec_packet;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	627b      	str	r3, [r7, #36]	@ 0x24

    DecBus clean_decision;
    memset(&clean_decision, 0, sizeof(clean_decision));
 8006e60:	f107 0308 	add.w	r3, r7, #8
 8006e64:	2218      	movs	r2, #24
 8006e66:	2100      	movs	r1, #0
 8006e68:	4618      	mov	r0, r3
 8006e6a:	f00d f910 	bl	801408e <memset>
    Copy_DecBus(&clean_decision, &packet->decision);
 8006e6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e70:	f107 0308 	add.w	r3, r7, #8
 8006e74:	4611      	mov	r1, r2
 8006e76:	4618      	mov	r0, r3
 8006e78:	f7ff fe32 	bl	8006ae0 <Copy_DecBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8006e7c:	4b0d      	ldr	r3, [pc, #52]	@ (8006eb4 <CRC_Check_Decision+0x60>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	689a      	ldr	r2, [r3, #8]
 8006e82:	4b0c      	ldr	r3, [pc, #48]	@ (8006eb4 <CRC_Check_Decision+0x60>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f042 0201 	orr.w	r2, r2, #1
 8006e8a:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc, (uint32_t*)&clean_decision,
 8006e8c:	f107 0308 	add.w	r3, r7, #8
 8006e90:	2218      	movs	r2, #24
 8006e92:	4619      	mov	r1, r3
 8006e94:	4807      	ldr	r0, [pc, #28]	@ (8006eb4 <CRC_Check_Decision+0x60>)
 8006e96:	f002 fe57 	bl	8009b48 <HAL_CRC_Calculate>
 8006e9a:	6238      	str	r0, [r7, #32]
                          sizeof(clean_decision));

    return (crc_calc == packet->crc);
 8006e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e9e:	699b      	ldr	r3, [r3, #24]
 8006ea0:	6a3a      	ldr	r2, [r7, #32]
 8006ea2:	429a      	cmp	r2, r3
 8006ea4:	bf0c      	ite	eq
 8006ea6:	2301      	moveq	r3, #1
 8006ea8:	2300      	movne	r3, #0
 8006eaa:	b2db      	uxtb	r3, r3
}
 8006eac:	4618      	mov	r0, r3
 8006eae:	3728      	adds	r7, #40	@ 0x28
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	bd80      	pop	{r7, pc}
 8006eb4:	20001d30 	.word	0x20001d30

08006eb8 <UART_Check_Ping>:

boolean_T UART_Check_Ping(uint8_t rec_ping)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b083      	sub	sp, #12
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	4603      	mov	r3, r0
 8006ec0:	71fb      	strb	r3, [r7, #7]
    return (rec_ping == PING);
 8006ec2:	79fb      	ldrb	r3, [r7, #7]
 8006ec4:	2baa      	cmp	r3, #170	@ 0xaa
 8006ec6:	bf0c      	ite	eq
 8006ec8:	2301      	moveq	r3, #1
 8006eca:	2300      	movne	r3, #0
 8006ecc:	b2db      	uxtb	r3, r3
}
 8006ece:	4618      	mov	r0, r3
 8006ed0:	370c      	adds	r7, #12
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed8:	4770      	bx	lr
	...

08006edc <IO_Set_Session>:
/* ========================================================================== */
/* 							   GPIO & SIGNALS                                 */
/* ========================================================================== */

void IO_Set_Session(void)
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	af00      	add	r7, sp, #0
    /* Output: Master attiva la sessione */
    HAL_GPIO_WritePin(SESSION_GPIO_Port, SESSION_Pin, GPIO_PIN_SET);
 8006ee0:	2201      	movs	r2, #1
 8006ee2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006ee6:	4802      	ldr	r0, [pc, #8]	@ (8006ef0 <IO_Set_Session+0x14>)
 8006ee8:	f003 fcaa 	bl	800a840 <HAL_GPIO_WritePin>
}
 8006eec:	bf00      	nop
 8006eee:	bd80      	pop	{r7, pc}
 8006ef0:	48000800 	.word	0x48000800

08006ef4 <IO_Reset_Session>:

void IO_Reset_Session(void)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SESSION_GPIO_Port, SESSION_Pin, GPIO_PIN_RESET);
 8006ef8:	2200      	movs	r2, #0
 8006efa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006efe:	4802      	ldr	r0, [pc, #8]	@ (8006f08 <IO_Reset_Session+0x14>)
 8006f00:	f003 fc9e 	bl	800a840 <HAL_GPIO_WritePin>
}
 8006f04:	bf00      	nop
 8006f06:	bd80      	pop	{r7, pc}
 8006f08:	48000800 	.word	0x48000800

08006f0c <IO_Set_MasterTalk>:

void IO_Set_MasterTalk(void)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	af00      	add	r7, sp, #0
    /* Output: Master richiede la linea */
    HAL_GPIO_WritePin(MTALK_GPIO_Port, MTALK_Pin, GPIO_PIN_SET);
 8006f10:	2201      	movs	r2, #1
 8006f12:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006f16:	4802      	ldr	r0, [pc, #8]	@ (8006f20 <IO_Set_MasterTalk+0x14>)
 8006f18:	f003 fc92 	bl	800a840 <HAL_GPIO_WritePin>
}
 8006f1c:	bf00      	nop
 8006f1e:	bd80      	pop	{r7, pc}
 8006f20:	48000800 	.word	0x48000800

08006f24 <IO_Reset_MasterTalk>:

void IO_Reset_MasterTalk(void)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(MTALK_GPIO_Port, MTALK_Pin, GPIO_PIN_RESET);
 8006f28:	2200      	movs	r2, #0
 8006f2a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006f2e:	4802      	ldr	r0, [pc, #8]	@ (8006f38 <IO_Reset_MasterTalk+0x14>)
 8006f30:	f003 fc86 	bl	800a840 <HAL_GPIO_WritePin>
}
 8006f34:	bf00      	nop
 8006f36:	bd80      	pop	{r7, pc}
 8006f38:	48000800 	.word	0x48000800

08006f3c <IO_Read_SlaveTalk>:

boolean_T IO_Read_SlaveTalk(void)
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	af00      	add	r7, sp, #0
    /* Input: Legge lo stato dello Slave */
    return (HAL_GPIO_ReadPin(STALK_GPIO_Port, STALK_Pin) == GPIO_PIN_SET);
 8006f40:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006f44:	4805      	ldr	r0, [pc, #20]	@ (8006f5c <IO_Read_SlaveTalk+0x20>)
 8006f46:	f003 fc63 	bl	800a810 <HAL_GPIO_ReadPin>
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	2b01      	cmp	r3, #1
 8006f4e:	bf0c      	ite	eq
 8006f50:	2301      	moveq	r3, #1
 8006f52:	2300      	movne	r3, #0
 8006f54:	b2db      	uxtb	r3, r3
}
 8006f56:	4618      	mov	r0, r3
 8006f58:	bd80      	pop	{r7, pc}
 8006f5a:	bf00      	nop
 8006f5c:	48000800 	.word	0x48000800

08006f60 <Time_Get_Tick>:
/* ========================================================================== */
/* 							   TIMING & OS                                    */
/* ========================================================================== */

uint32_t Time_Get_Tick(void)
{
 8006f60:	b480      	push	{r7}
 8006f62:	af00      	add	r7, sp, #0
    /* Restituisce il valore corrente del Timer 5 */
    return __HAL_TIM_GET_COUNTER(&htim5);
 8006f64:	4b03      	ldr	r3, [pc, #12]	@ (8006f74 <Time_Get_Tick+0x14>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f72:	4770      	bx	lr
 8006f74:	20001f28 	.word	0x20001f28

08006f78 <Time_Check_Elapsed_us>:

boolean_T Time_Check_Elapsed_us(uint32_T start_time_us,
                                uint32_T min_elapsed_us)
{
 8006f78:	b480      	push	{r7}
 8006f7a:	b085      	sub	sp, #20
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
 8006f80:	6039      	str	r1, [r7, #0]
    uint32_t current_us = __HAL_TIM_GET_COUNTER(&htim5);
 8006f82:	4b09      	ldr	r3, [pc, #36]	@ (8006fa8 <Time_Check_Elapsed_us+0x30>)
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f88:	60fb      	str	r3, [r7, #12]
    return ((current_us - start_time_us) >= min_elapsed_us);
 8006f8a:	68fa      	ldr	r2, [r7, #12]
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	1ad3      	subs	r3, r2, r3
 8006f90:	683a      	ldr	r2, [r7, #0]
 8006f92:	429a      	cmp	r2, r3
 8006f94:	bf94      	ite	ls
 8006f96:	2301      	movls	r3, #1
 8006f98:	2300      	movhi	r3, #0
 8006f9a:	b2db      	uxtb	r3, r3
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	3714      	adds	r7, #20
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa6:	4770      	bx	lr
 8006fa8:	20001f28 	.word	0x20001f28

08006fac <Time_Check_Elapsed_ms>:

boolean_T Time_Check_Elapsed_ms(uint32_T start_time,
                                uint32_T min_elapsed_time_ms)
{
 8006fac:	b480      	push	{r7}
 8006fae:	b085      	sub	sp, #20
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
 8006fb4:	6039      	str	r1, [r7, #0]
    /* Conversione ms -> us per confronto con Timer 5 */
    uint32_t current_us = __HAL_TIM_GET_COUNTER(&htim5);
 8006fb6:	4b0c      	ldr	r3, [pc, #48]	@ (8006fe8 <Time_Check_Elapsed_ms+0x3c>)
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fbc:	60fb      	str	r3, [r7, #12]
    uint32_t elapsed_us = current_us - start_time;
 8006fbe:	68fa      	ldr	r2, [r7, #12]
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	1ad3      	subs	r3, r2, r3
 8006fc4:	60bb      	str	r3, [r7, #8]

    return (elapsed_us >= (min_elapsed_time_ms * 1000U));
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006fcc:	fb02 f303 	mul.w	r3, r2, r3
 8006fd0:	68ba      	ldr	r2, [r7, #8]
 8006fd2:	429a      	cmp	r2, r3
 8006fd4:	bf2c      	ite	cs
 8006fd6:	2301      	movcs	r3, #1
 8006fd8:	2300      	movcc	r3, #0
 8006fda:	b2db      	uxtb	r3, r3
}
 8006fdc:	4618      	mov	r0, r3
 8006fde:	3714      	adds	r7, #20
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe6:	4770      	bx	lr
 8006fe8:	20001f28 	.word	0x20001f28

08006fec <OS_Enter_Critical>:

void OS_Enter_Critical(void)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	af00      	add	r7, sp, #0
    /* Disabilita interrupt/context switch */
    taskENTER_CRITICAL();
 8006ff0:	f00b ffdc 	bl	8012fac <vPortEnterCritical>
}
 8006ff4:	bf00      	nop
 8006ff6:	bd80      	pop	{r7, pc}

08006ff8 <OS_Exit_Critical>:

void OS_Exit_Critical(void)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	af00      	add	r7, sp, #0
    /* Riabilita interrupt */
    taskEXIT_CRITICAL();
 8006ffc:	f00c f808 	bl	8013010 <vPortExitCritical>
}
 8007000:	bf00      	nop
 8007002:	bd80      	pop	{r7, pc}

08007004 <crc8_le>:
#include "controller.h"

static inline uint8_t crc8_le(uint8_t crc, const uint8_t *data, uint16_t len){
 8007004:	b480      	push	{r7}
 8007006:	b085      	sub	sp, #20
 8007008:	af00      	add	r7, sp, #0
 800700a:	4603      	mov	r3, r0
 800700c:	6039      	str	r1, [r7, #0]
 800700e:	71fb      	strb	r3, [r7, #7]
 8007010:	4613      	mov	r3, r2
 8007012:	80bb      	strh	r3, [r7, #4]
        crc = ~crc;
 8007014:	79fb      	ldrb	r3, [r7, #7]
 8007016:	43db      	mvns	r3, r3
 8007018:	71fb      	strb	r3, [r7, #7]

        while (len > 0U) {
 800701a:	e022      	b.n	8007062 <crc8_le+0x5e>
            crc ^= *data++;
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	1c5a      	adds	r2, r3, #1
 8007020:	603a      	str	r2, [r7, #0]
 8007022:	781a      	ldrb	r2, [r3, #0]
 8007024:	79fb      	ldrb	r3, [r7, #7]
 8007026:	4053      	eors	r3, r2
 8007028:	71fb      	strb	r3, [r7, #7]
            for (uint8_t i = 0; i < 8U; i++) {
 800702a:	2300      	movs	r3, #0
 800702c:	73fb      	strb	r3, [r7, #15]
 800702e:	e012      	b.n	8007056 <crc8_le+0x52>
                if ((crc & 0x01U) != 0U) {
 8007030:	79fb      	ldrb	r3, [r7, #7]
 8007032:	f003 0301 	and.w	r3, r3, #1
 8007036:	2b00      	cmp	r3, #0
 8007038:	d007      	beq.n	800704a <crc8_le+0x46>
                    crc = (crc >> 1) ^ 0xE0;
 800703a:	79fb      	ldrb	r3, [r7, #7]
 800703c:	085b      	lsrs	r3, r3, #1
 800703e:	b2db      	uxtb	r3, r3
 8007040:	f083 031f 	eor.w	r3, r3, #31
 8007044:	43db      	mvns	r3, r3
 8007046:	71fb      	strb	r3, [r7, #7]
 8007048:	e002      	b.n	8007050 <crc8_le+0x4c>
                } else {
                    crc >>= 1;
 800704a:	79fb      	ldrb	r3, [r7, #7]
 800704c:	085b      	lsrs	r3, r3, #1
 800704e:	71fb      	strb	r3, [r7, #7]
            for (uint8_t i = 0; i < 8U; i++) {
 8007050:	7bfb      	ldrb	r3, [r7, #15]
 8007052:	3301      	adds	r3, #1
 8007054:	73fb      	strb	r3, [r7, #15]
 8007056:	7bfb      	ldrb	r3, [r7, #15]
 8007058:	2b07      	cmp	r3, #7
 800705a:	d9e9      	bls.n	8007030 <crc8_le+0x2c>
                }
            }
            len--;
 800705c:	88bb      	ldrh	r3, [r7, #4]
 800705e:	3b01      	subs	r3, #1
 8007060:	80bb      	strh	r3, [r7, #4]
        while (len > 0U) {
 8007062:	88bb      	ldrh	r3, [r7, #4]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d1d9      	bne.n	800701c <crc8_le+0x18>
        }

        return ~crc;
 8007068:	79fb      	ldrb	r3, [r7, #7]
 800706a:	43db      	mvns	r3, r3
 800706c:	b2db      	uxtb	r3, r3
}
 800706e:	4618      	mov	r0, r3
 8007070:	3714      	adds	r7, #20
 8007072:	46bd      	mov	sp, r7
 8007074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007078:	4770      	bx	lr

0800707a <telecontrol_init>:

/* ===================== INIT ===================== */

ControllerStatus_t telecontrol_init(Controller_t *telecontrol, I2C_HandleTypeDef* i2c, uint16_t address)
{
 800707a:	b4b0      	push	{r4, r5, r7}
 800707c:	b087      	sub	sp, #28
 800707e:	af00      	add	r7, sp, #0
 8007080:	60f8      	str	r0, [r7, #12]
 8007082:	60b9      	str	r1, [r7, #8]
 8007084:	4613      	mov	r3, r2
 8007086:	80fb      	strh	r3, [r7, #6]
    ControllerStatus_t status = CONTROLLER_ERR;
 8007088:	2301      	movs	r3, #1
 800708a:	75fb      	strb	r3, [r7, #23]

    if ((telecontrol != NULL) && (i2c != NULL))
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d049      	beq.n	8007126 <telecontrol_init+0xac>
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d046      	beq.n	8007126 <telecontrol_init+0xac>
    {
        telecontrol->i2c = i2c;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	68ba      	ldr	r2, [r7, #8]
 800709c:	601a      	str	r2, [r3, #0]
        telecontrol->address = address;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	88fa      	ldrh	r2, [r7, #6]
 80070a2:	809a      	strh	r2, [r3, #4]

        telecontrol->controller_information.alive = 0U;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	2200      	movs	r2, #0
 80070a8:	719a      	strb	r2, [r3, #6]
        telecontrol->controller_information.controller_percentage = 0U;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2200      	movs	r2, #0
 80070ae:	71da      	strb	r2, [r3, #7]
        telecontrol->controller_information.crc_value = 0U;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	2200      	movs	r2, #0
 80070b4:	759a      	strb	r2, [r3, #22]

        telecontrol->controller_information.controller_data.a_btn = 0U;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	2200      	movs	r2, #0
 80070ba:	731a      	strb	r2, [r3, #12]
        telecontrol->controller_information.controller_data.ax = CONTROLLERZERO;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	22ff      	movs	r2, #255	@ 0xff
 80070c0:	811a      	strh	r2, [r3, #8]
        telecontrol->controller_information.controller_data.ay = CONTROLLERZERO;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	22ff      	movs	r2, #255	@ 0xff
 80070c6:	815a      	strh	r2, [r3, #10]

        telecontrol->controller_information.controller_data.b_btn = 0U;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	2200      	movs	r2, #0
 80070cc:	745a      	strb	r2, [r3, #17]
        telecontrol->controller_information.controller_data.bx = CONTROLLERZERO;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	f04f 32ff 	mov.w	r2, #4294967295
 80070d4:	735a      	strb	r2, [r3, #13]
 80070d6:	2200      	movs	r2, #0
 80070d8:	739a      	strb	r2, [r3, #14]
        telecontrol->controller_information.controller_data.by = CONTROLLERZERO;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	f04f 32ff 	mov.w	r2, #4294967295
 80070e0:	73da      	strb	r2, [r3, #15]
 80070e2:	2200      	movs	r2, #0
 80070e4:	741a      	strb	r2, [r3, #16]

        telecontrol->controller_information.controller_data.btn1 = 0U;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2200      	movs	r2, #0
 80070ea:	749a      	strb	r2, [r3, #18]
        telecontrol->controller_information.controller_data.btn2 = 0U;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	2200      	movs	r2, #0
 80070f0:	74da      	strb	r2, [r3, #19]
        telecontrol->controller_information.controller_data.btn3 = 0U;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	2200      	movs	r2, #0
 80070f6:	751a      	strb	r2, [r3, #20]
        telecontrol->controller_information.controller_data.btn4 = 0U;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	2200      	movs	r2, #0
 80070fc:	755a      	strb	r2, [r3, #21]

        telecontrol->crc_error_count = 0U;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2200      	movs	r2, #0
 8007102:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        telecontrol->last_valid_information = telecontrol->controller_information;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	68fa      	ldr	r2, [r7, #12]
 800710a:	3317      	adds	r3, #23
 800710c:	3206      	adds	r2, #6
 800710e:	6815      	ldr	r5, [r2, #0]
 8007110:	6854      	ldr	r4, [r2, #4]
 8007112:	6890      	ldr	r0, [r2, #8]
 8007114:	68d1      	ldr	r1, [r2, #12]
 8007116:	601d      	str	r5, [r3, #0]
 8007118:	605c      	str	r4, [r3, #4]
 800711a:	6098      	str	r0, [r3, #8]
 800711c:	60d9      	str	r1, [r3, #12]
 800711e:	7c12      	ldrb	r2, [r2, #16]
 8007120:	741a      	strb	r2, [r3, #16]

        status = CONTROLLER_OK;
 8007122:	2300      	movs	r3, #0
 8007124:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 8007126:	7dfb      	ldrb	r3, [r7, #23]
}
 8007128:	4618      	mov	r0, r3
 800712a:	371c      	adds	r7, #28
 800712c:	46bd      	mov	sp, r7
 800712e:	bcb0      	pop	{r4, r5, r7}
 8007130:	4770      	bx	lr

08007132 <telecontrol_read>:
/* ===================== READ ===================== */

ControllerStatus_t telecontrol_read(Controller_t *telecontrol)
{
 8007132:	b580      	push	{r7, lr}
 8007134:	b086      	sub	sp, #24
 8007136:	af02      	add	r7, sp, #8
 8007138:	6078      	str	r0, [r7, #4]
    ControllerStatus_t status = CONTROLLER_ERR;
 800713a:	2301      	movs	r3, #1
 800713c:	73fb      	strb	r3, [r7, #15]

    if ((telecontrol != NULL) && (telecontrol->i2c != NULL))
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2b00      	cmp	r3, #0
 8007142:	d040      	beq.n	80071c6 <telecontrol_read+0x94>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d03c      	beq.n	80071c6 <telecontrol_read+0x94>
    {
        HAL_StatusTypeDef hal_status = HAL_I2C_Master_Receive(
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6818      	ldr	r0, [r3, #0]
            telecontrol->i2c,
            (uint16_t)(telecontrol->address << 1U),
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	889b      	ldrh	r3, [r3, #4]
        HAL_StatusTypeDef hal_status = HAL_I2C_Master_Receive(
 8007154:	005b      	lsls	r3, r3, #1
 8007156:	b299      	uxth	r1, r3
            (uint8_t *)&telecontrol->controller_information,
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	1d9a      	adds	r2, r3, #6
        HAL_StatusTypeDef hal_status = HAL_I2C_Master_Receive(
 800715c:	2314      	movs	r3, #20
 800715e:	9300      	str	r3, [sp, #0]
 8007160:	2311      	movs	r3, #17
 8007162:	f003 fd39 	bl	800abd8 <HAL_I2C_Master_Receive>
 8007166:	4603      	mov	r3, r0
 8007168:	73bb      	strb	r3, [r7, #14]
            (uint16_t)sizeof(controller_information_t),
            20U
        );

        if (hal_status == HAL_OK)
 800716a:	7bbb      	ldrb	r3, [r7, #14]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d128      	bne.n	80071c2 <telecontrol_read+0x90>
        {
            uint8_t crc = 0U;
 8007170:	2300      	movs	r3, #0
 8007172:	737b      	strb	r3, [r7, #13]

            crc = crc8_le(
                crc,
                (uint8_t *)&telecontrol->controller_information.controller_data,
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	f103 0108 	add.w	r1, r3, #8
            crc = crc8_le(
 800717a:	7b7b      	ldrb	r3, [r7, #13]
 800717c:	220e      	movs	r2, #14
 800717e:	4618      	mov	r0, r3
 8007180:	f7ff ff40 	bl	8007004 <crc8_le>
 8007184:	4603      	mov	r3, r0
 8007186:	737b      	strb	r3, [r7, #13]
                (size_t)sizeof(controller_data_t)
            );

            crc = crc8_le(
                crc,
                &telecontrol->controller_information.controller_percentage,
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	1dd9      	adds	r1, r3, #7
            crc = crc8_le(
 800718c:	7b7b      	ldrb	r3, [r7, #13]
 800718e:	2201      	movs	r2, #1
 8007190:	4618      	mov	r0, r3
 8007192:	f7ff ff37 	bl	8007004 <crc8_le>
 8007196:	4603      	mov	r3, r0
 8007198:	737b      	strb	r3, [r7, #13]
                (size_t)sizeof(uint8_t)
            );

            crc = crc8_le(
                crc,
                &telecontrol->controller_information.alive,
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	1d99      	adds	r1, r3, #6
            crc = crc8_le(
 800719e:	7b7b      	ldrb	r3, [r7, #13]
 80071a0:	2201      	movs	r2, #1
 80071a2:	4618      	mov	r0, r3
 80071a4:	f7ff ff2e 	bl	8007004 <crc8_le>
 80071a8:	4603      	mov	r3, r0
 80071aa:	737b      	strb	r3, [r7, #13]
                (size_t)sizeof(uint8_t)
            );

            if (crc == telecontrol->controller_information.crc_value)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	7d9b      	ldrb	r3, [r3, #22]
 80071b0:	7b7a      	ldrb	r2, [r7, #13]
 80071b2:	429a      	cmp	r2, r3
 80071b4:	d102      	bne.n	80071bc <telecontrol_read+0x8a>
            {
                status = CONTROLLER_OK;
 80071b6:	2300      	movs	r3, #0
 80071b8:	73fb      	strb	r3, [r7, #15]
 80071ba:	e004      	b.n	80071c6 <telecontrol_read+0x94>
            }
            else
            {
                status = CONTROLLER_ERR_CRC;
 80071bc:	2303      	movs	r3, #3
 80071be:	73fb      	strb	r3, [r7, #15]
 80071c0:	e001      	b.n	80071c6 <telecontrol_read+0x94>
            }
        }
        else
        {
            status = CONTROLLER_ERR_COMM;
 80071c2:	2302      	movs	r3, #2
 80071c4:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 80071c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80071c8:	4618      	mov	r0, r3
 80071ca:	3710      	adds	r7, #16
 80071cc:	46bd      	mov	sp, r7
 80071ce:	bd80      	pop	{r7, pc}

080071d0 <telecontrol_send_telemetry>:

/* ===================== TELEMETRY TX ===================== */

ControllerStatus_t telecontrol_send_telemetry(Controller_t *telecontrol, Telemetry_t *telemetry)
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b086      	sub	sp, #24
 80071d4:	af02      	add	r7, sp, #8
 80071d6:	6078      	str	r0, [r7, #4]
 80071d8:	6039      	str	r1, [r7, #0]
    ControllerStatus_t status = CONTROLLER_ERR;
 80071da:	2301      	movs	r3, #1
 80071dc:	73fb      	strb	r3, [r7, #15]

    if ((telecontrol != NULL) && (telecontrol->i2c != NULL) && (telemetry != NULL))
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d019      	beq.n	8007218 <telecontrol_send_telemetry+0x48>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d015      	beq.n	8007218 <telecontrol_send_telemetry+0x48>
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d012      	beq.n	8007218 <telecontrol_send_telemetry+0x48>
    {
        HAL_StatusTypeDef hal_status = HAL_I2C_Master_Transmit(
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6818      	ldr	r0, [r3, #0]
 80071f6:	2364      	movs	r3, #100	@ 0x64
 80071f8:	9300      	str	r3, [sp, #0]
 80071fa:	2318      	movs	r3, #24
 80071fc:	683a      	ldr	r2, [r7, #0]
 80071fe:	21aa      	movs	r1, #170	@ 0xaa
 8007200:	f003 fbd2 	bl	800a9a8 <HAL_I2C_Master_Transmit>
 8007204:	4603      	mov	r3, r0
 8007206:	73bb      	strb	r3, [r7, #14]
            (uint8_t *)telemetry,
            (uint16_t)sizeof(Telemetry_t),
            100U
        );

        if (hal_status == HAL_OK)
 8007208:	7bbb      	ldrb	r3, [r7, #14]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d102      	bne.n	8007214 <telecontrol_send_telemetry+0x44>
        {
            status = CONTROLLER_OK;
 800720e:	2300      	movs	r3, #0
 8007210:	73fb      	strb	r3, [r7, #15]
 8007212:	e001      	b.n	8007218 <telecontrol_send_telemetry+0x48>
        }
        else
        {
            status = CONTROLLER_ERR_COMM;
 8007214:	2302      	movs	r3, #2
 8007216:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 8007218:	7bfb      	ldrb	r3, [r7, #15]
}
 800721a:	4618      	mov	r0, r3
 800721c:	3710      	adds	r7, #16
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}

08007222 <telemetry_init>:

/* ===================== TELEMETRY ===================== */

ControllerStatus_t telemetry_init(Telemetry_t *telemetry)
{
 8007222:	b480      	push	{r7}
 8007224:	b085      	sub	sp, #20
 8007226:	af00      	add	r7, sp, #0
 8007228:	6078      	str	r0, [r7, #4]
    ControllerStatus_t status = CONTROLLER_ERR;
 800722a:	2301      	movs	r3, #1
 800722c:	73fb      	strb	r3, [r7, #15]

    if (telemetry != NULL)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d03f      	beq.n	80072b4 <telemetry_init+0x92>
    {
        telemetry->rpm_FL = 0U;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2200      	movs	r2, #0
 8007238:	719a      	strb	r2, [r3, #6]
 800723a:	2200      	movs	r2, #0
 800723c:	71da      	strb	r2, [r3, #7]
        telemetry->rpm_FR = 0U;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2200      	movs	r2, #0
 8007242:	721a      	strb	r2, [r3, #8]
 8007244:	2200      	movs	r2, #0
 8007246:	725a      	strb	r2, [r3, #9]
        telemetry->rpm_RL = 0U;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2200      	movs	r2, #0
 800724c:	729a      	strb	r2, [r3, #10]
 800724e:	2200      	movs	r2, #0
 8007250:	72da      	strb	r2, [r3, #11]
        telemetry->rpm_RR = 0U;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2200      	movs	r2, #0
 8007256:	731a      	strb	r2, [r3, #12]
 8007258:	2200      	movs	r2, #0
 800725a:	735a      	strb	r2, [r3, #13]

        telemetry->battery_percent = 0U;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2200      	movs	r2, #0
 8007260:	73da      	strb	r2, [r3, #15]
        telemetry->temperature = 0;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2200      	movs	r2, #0
 8007266:	741a      	strb	r2, [r3, #16]

        telemetry->sonar_l = 0U;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2200      	movs	r2, #0
 800726c:	701a      	strb	r2, [r3, #0]
 800726e:	2200      	movs	r2, #0
 8007270:	705a      	strb	r2, [r3, #1]
        telemetry->sonar_c = 0U;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2200      	movs	r2, #0
 8007276:	709a      	strb	r2, [r3, #2]
 8007278:	2200      	movs	r2, #0
 800727a:	70da      	strb	r2, [r3, #3]
        telemetry->sonar_r = 0U;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2200      	movs	r2, #0
 8007280:	711a      	strb	r2, [r3, #4]
 8007282:	2200      	movs	r2, #0
 8007284:	715a      	strb	r2, [r3, #5]

        telemetry->backward_mode = BW_NORMAL;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2200      	movs	r2, #0
 800728a:	745a      	strb	r2, [r3, #17]
        telemetry->operating_mode = OM_NORMAL;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2200      	movs	r2, #0
 8007290:	749a      	strb	r2, [r3, #18]
        telemetry->light_mode = LIGHT_OFF;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2200      	movs	r2, #0
 8007296:	74da      	strb	r2, [r3, #19]
        telemetry->driving_mode = DEFAULT;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2200      	movs	r2, #0
 800729c:	751a      	strb	r2, [r3, #20]
        telemetry->obstacle_mode = COMPLETE;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2200      	movs	r2, #0
 80072a2:	755a      	strb	r2, [r3, #21]
        telemetry->gyro_status = GYRO_STATUS_READY;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2201      	movs	r2, #1
 80072a8:	759a      	strb	r2, [r3, #22]
        telemetry->traction_status = T_HEALTHY;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2201      	movs	r2, #1
 80072ae:	75da      	strb	r2, [r3, #23]

        status = CONTROLLER_OK;
 80072b0:	2300      	movs	r3, #0
 80072b2:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 80072b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80072b6:	4618      	mov	r0, r3
 80072b8:	3714      	adds	r7, #20
 80072ba:	46bd      	mov	sp, r7
 80072bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c0:	4770      	bx	lr

080072c2 <telemetry_set_light_mode>:

ControllerStatus_t telemetry_set_light_mode(Telemetry_t *telemetry, LightOperatingMode mode)
{
 80072c2:	b480      	push	{r7}
 80072c4:	b085      	sub	sp, #20
 80072c6:	af00      	add	r7, sp, #0
 80072c8:	6078      	str	r0, [r7, #4]
 80072ca:	460b      	mov	r3, r1
 80072cc:	70fb      	strb	r3, [r7, #3]
    ControllerStatus_t status = CONTROLLER_ERR;
 80072ce:	2301      	movs	r3, #1
 80072d0:	73fb      	strb	r3, [r7, #15]

    if (telemetry != NULL)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d004      	beq.n	80072e2 <telemetry_set_light_mode+0x20>
    {
        telemetry->light_mode = mode;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	78fa      	ldrb	r2, [r7, #3]
 80072dc:	74da      	strb	r2, [r3, #19]
        status = CONTROLLER_OK;
 80072de:	2300      	movs	r3, #0
 80072e0:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 80072e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80072e4:	4618      	mov	r0, r3
 80072e6:	3714      	adds	r7, #20
 80072e8:	46bd      	mov	sp, r7
 80072ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ee:	4770      	bx	lr

080072f0 <telemetry_set_operating_mode>:

ControllerStatus_t telemetry_set_operating_mode(Telemetry_t *telemetry, OperatingMode mode)
{
 80072f0:	b480      	push	{r7}
 80072f2:	b085      	sub	sp, #20
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
 80072f8:	460b      	mov	r3, r1
 80072fa:	70fb      	strb	r3, [r7, #3]
    ControllerStatus_t status = CONTROLLER_ERR;
 80072fc:	2301      	movs	r3, #1
 80072fe:	73fb      	strb	r3, [r7, #15]

    if (telemetry != NULL)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d004      	beq.n	8007310 <telemetry_set_operating_mode+0x20>
    {
        telemetry->operating_mode = mode;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	78fa      	ldrb	r2, [r7, #3]
 800730a:	749a      	strb	r2, [r3, #18]
        status = CONTROLLER_OK;
 800730c:	2300      	movs	r3, #0
 800730e:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8007310:	7bfb      	ldrb	r3, [r7, #15]
}
 8007312:	4618      	mov	r0, r3
 8007314:	3714      	adds	r7, #20
 8007316:	46bd      	mov	sp, r7
 8007318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731c:	4770      	bx	lr

0800731e <telemetry_set_backward_mode>:

ControllerStatus_t telemetry_set_backward_mode(Telemetry_t *telemetry, BackwardMode mode)
{
 800731e:	b480      	push	{r7}
 8007320:	b085      	sub	sp, #20
 8007322:	af00      	add	r7, sp, #0
 8007324:	6078      	str	r0, [r7, #4]
 8007326:	460b      	mov	r3, r1
 8007328:	70fb      	strb	r3, [r7, #3]
    ControllerStatus_t status = CONTROLLER_ERR;
 800732a:	2301      	movs	r3, #1
 800732c:	73fb      	strb	r3, [r7, #15]

    if (telemetry != NULL)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d004      	beq.n	800733e <telemetry_set_backward_mode+0x20>
    {
        telemetry->backward_mode = mode;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	78fa      	ldrb	r2, [r7, #3]
 8007338:	745a      	strb	r2, [r3, #17]
        status = CONTROLLER_OK;
 800733a:	2300      	movs	r3, #0
 800733c:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800733e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007340:	4618      	mov	r0, r3
 8007342:	3714      	adds	r7, #20
 8007344:	46bd      	mov	sp, r7
 8007346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734a:	4770      	bx	lr

0800734c <telemetry_set_driving_mode>:

ControllerStatus_t telemetry_set_driving_mode(Telemetry_t *telemetry, DrivingMode mode)
{
 800734c:	b480      	push	{r7}
 800734e:	b085      	sub	sp, #20
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
 8007354:	460b      	mov	r3, r1
 8007356:	70fb      	strb	r3, [r7, #3]
    ControllerStatus_t status = CONTROLLER_ERR;
 8007358:	2301      	movs	r3, #1
 800735a:	73fb      	strb	r3, [r7, #15]

    if (telemetry != NULL)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d004      	beq.n	800736c <telemetry_set_driving_mode+0x20>
    {
        telemetry->driving_mode = mode;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	78fa      	ldrb	r2, [r7, #3]
 8007366:	751a      	strb	r2, [r3, #20]
        status = CONTROLLER_OK;
 8007368:	2300      	movs	r3, #0
 800736a:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800736c:	7bfb      	ldrb	r3, [r7, #15]
}
 800736e:	4618      	mov	r0, r3
 8007370:	3714      	adds	r7, #20
 8007372:	46bd      	mov	sp, r7
 8007374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007378:	4770      	bx	lr

0800737a <telemetry_set_obstacle_avoidance_mode>:

ControllerStatus_t telemetry_set_obstacle_avoidance_mode(Telemetry_t *telemetry, ObstacleAvoidanceMode mode)
{
 800737a:	b480      	push	{r7}
 800737c:	b085      	sub	sp, #20
 800737e:	af00      	add	r7, sp, #0
 8007380:	6078      	str	r0, [r7, #4]
 8007382:	460b      	mov	r3, r1
 8007384:	70fb      	strb	r3, [r7, #3]
    ControllerStatus_t status = CONTROLLER_ERR;
 8007386:	2301      	movs	r3, #1
 8007388:	73fb      	strb	r3, [r7, #15]

    if (telemetry != NULL)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d004      	beq.n	800739a <telemetry_set_obstacle_avoidance_mode+0x20>
    {
        telemetry->obstacle_mode = mode;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	78fa      	ldrb	r2, [r7, #3]
 8007394:	755a      	strb	r2, [r3, #21]
        status = CONTROLLER_OK;
 8007396:	2300      	movs	r3, #0
 8007398:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800739a:	7bfb      	ldrb	r3, [r7, #15]
}
 800739c:	4618      	mov	r0, r3
 800739e:	3714      	adds	r7, #20
 80073a0:	46bd      	mov	sp, r7
 80073a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a6:	4770      	bx	lr

080073a8 <telemetry_set_battery>:

ControllerStatus_t telemetry_set_battery(Telemetry_t *telemetry, uint8_t percent)
{
 80073a8:	b480      	push	{r7}
 80073aa:	b085      	sub	sp, #20
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
 80073b0:	460b      	mov	r3, r1
 80073b2:	70fb      	strb	r3, [r7, #3]
    ControllerStatus_t status = CONTROLLER_ERR;
 80073b4:	2301      	movs	r3, #1
 80073b6:	73fb      	strb	r3, [r7, #15]

    if (telemetry != NULL)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d004      	beq.n	80073c8 <telemetry_set_battery+0x20>
    {
        telemetry->battery_percent = percent;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	78fa      	ldrb	r2, [r7, #3]
 80073c2:	73da      	strb	r2, [r3, #15]
        status = CONTROLLER_OK;
 80073c4:	2300      	movs	r3, #0
 80073c6:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 80073c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80073ca:	4618      	mov	r0, r3
 80073cc:	3714      	adds	r7, #20
 80073ce:	46bd      	mov	sp, r7
 80073d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d4:	4770      	bx	lr

080073d6 <telemetry_set_temperature>:

ControllerStatus_t telemetry_set_temperature(Telemetry_t *telemetry, int8_t temp)
{
 80073d6:	b480      	push	{r7}
 80073d8:	b085      	sub	sp, #20
 80073da:	af00      	add	r7, sp, #0
 80073dc:	6078      	str	r0, [r7, #4]
 80073de:	460b      	mov	r3, r1
 80073e0:	70fb      	strb	r3, [r7, #3]
    ControllerStatus_t status = CONTROLLER_ERR;
 80073e2:	2301      	movs	r3, #1
 80073e4:	73fb      	strb	r3, [r7, #15]

    if (telemetry != NULL)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d004      	beq.n	80073f6 <telemetry_set_temperature+0x20>
    {
        telemetry->temperature = temp;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	78fa      	ldrb	r2, [r7, #3]
 80073f0:	741a      	strb	r2, [r3, #16]
        status = CONTROLLER_OK;
 80073f2:	2300      	movs	r3, #0
 80073f4:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 80073f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80073f8:	4618      	mov	r0, r3
 80073fa:	3714      	adds	r7, #20
 80073fc:	46bd      	mov	sp, r7
 80073fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007402:	4770      	bx	lr

08007404 <telemetry_set_rpm>:

ControllerStatus_t telemetry_set_rpm(Telemetry_t *telemetry, int16_t fL, int16_t fR, int16_t rL, int16_t rR)
{
 8007404:	b480      	push	{r7}
 8007406:	b087      	sub	sp, #28
 8007408:	af00      	add	r7, sp, #0
 800740a:	60f8      	str	r0, [r7, #12]
 800740c:	4608      	mov	r0, r1
 800740e:	4611      	mov	r1, r2
 8007410:	461a      	mov	r2, r3
 8007412:	4603      	mov	r3, r0
 8007414:	817b      	strh	r3, [r7, #10]
 8007416:	460b      	mov	r3, r1
 8007418:	813b      	strh	r3, [r7, #8]
 800741a:	4613      	mov	r3, r2
 800741c:	80fb      	strh	r3, [r7, #6]
    ControllerStatus_t status = CONTROLLER_ERR;
 800741e:	2301      	movs	r3, #1
 8007420:	75fb      	strb	r3, [r7, #23]

    if (telemetry != NULL)
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d00d      	beq.n	8007444 <telemetry_set_rpm+0x40>
    {
        telemetry->rpm_FL = fL;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	897a      	ldrh	r2, [r7, #10]
 800742c:	80da      	strh	r2, [r3, #6]
        telemetry->rpm_FR = fR;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	893a      	ldrh	r2, [r7, #8]
 8007432:	811a      	strh	r2, [r3, #8]
        telemetry->rpm_RL = rL;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	88fa      	ldrh	r2, [r7, #6]
 8007438:	815a      	strh	r2, [r3, #10]
        telemetry->rpm_RR = rR;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	8c3a      	ldrh	r2, [r7, #32]
 800743e:	819a      	strh	r2, [r3, #12]

        status = CONTROLLER_OK;
 8007440:	2300      	movs	r3, #0
 8007442:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 8007444:	7dfb      	ldrb	r3, [r7, #23]
}
 8007446:	4618      	mov	r0, r3
 8007448:	371c      	adds	r7, #28
 800744a:	46bd      	mov	sp, r7
 800744c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007450:	4770      	bx	lr

08007452 <telemetry_set_max_velocity>:

ControllerStatus_t telemetry_set_max_velocity(Telemetry_t *telemetry, uint8_t max_vel)
{
 8007452:	b480      	push	{r7}
 8007454:	b085      	sub	sp, #20
 8007456:	af00      	add	r7, sp, #0
 8007458:	6078      	str	r0, [r7, #4]
 800745a:	460b      	mov	r3, r1
 800745c:	70fb      	strb	r3, [r7, #3]
    ControllerStatus_t status = CONTROLLER_ERR;
 800745e:	2301      	movs	r3, #1
 8007460:	73fb      	strb	r3, [r7, #15]

    if (telemetry != NULL)
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d004      	beq.n	8007472 <telemetry_set_max_velocity+0x20>
    {
        telemetry->max_velocity = max_vel;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	78fa      	ldrb	r2, [r7, #3]
 800746c:	739a      	strb	r2, [r3, #14]
        status = CONTROLLER_OK;
 800746e:	2300      	movs	r3, #0
 8007470:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8007472:	7bfb      	ldrb	r3, [r7, #15]
}
 8007474:	4618      	mov	r0, r3
 8007476:	3714      	adds	r7, #20
 8007478:	46bd      	mov	sp, r7
 800747a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747e:	4770      	bx	lr

08007480 <telemetry_set_sonars>:

ControllerStatus_t telemetry_set_sonars(Telemetry_t *telemetry, uint16_t left, uint16_t center, uint16_t right)
{
 8007480:	b480      	push	{r7}
 8007482:	b087      	sub	sp, #28
 8007484:	af00      	add	r7, sp, #0
 8007486:	60f8      	str	r0, [r7, #12]
 8007488:	4608      	mov	r0, r1
 800748a:	4611      	mov	r1, r2
 800748c:	461a      	mov	r2, r3
 800748e:	4603      	mov	r3, r0
 8007490:	817b      	strh	r3, [r7, #10]
 8007492:	460b      	mov	r3, r1
 8007494:	813b      	strh	r3, [r7, #8]
 8007496:	4613      	mov	r3, r2
 8007498:	80fb      	strh	r3, [r7, #6]
    ControllerStatus_t status = CONTROLLER_ERR;
 800749a:	2301      	movs	r3, #1
 800749c:	75fb      	strb	r3, [r7, #23]

    if (telemetry != NULL)
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d00a      	beq.n	80074ba <telemetry_set_sonars+0x3a>
    {
        telemetry->sonar_l = left;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	897a      	ldrh	r2, [r7, #10]
 80074a8:	801a      	strh	r2, [r3, #0]
        telemetry->sonar_c = center;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	893a      	ldrh	r2, [r7, #8]
 80074ae:	805a      	strh	r2, [r3, #2]
        telemetry->sonar_r = right;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	88fa      	ldrh	r2, [r7, #6]
 80074b4:	809a      	strh	r2, [r3, #4]

        status = CONTROLLER_OK;
 80074b6:	2300      	movs	r3, #0
 80074b8:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 80074ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80074bc:	4618      	mov	r0, r3
 80074be:	371c      	adds	r7, #28
 80074c0:	46bd      	mov	sp, r7
 80074c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c6:	4770      	bx	lr

080074c8 <telemetry_set_gyro_status>:

ControllerStatus_t telemetry_set_gyro_status(Telemetry_t *telemetry, GyroAvailability gyro_status)
{
 80074c8:	b480      	push	{r7}
 80074ca:	b085      	sub	sp, #20
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
 80074d0:	460b      	mov	r3, r1
 80074d2:	70fb      	strb	r3, [r7, #3]
    ControllerStatus_t status = CONTROLLER_ERR;
 80074d4:	2301      	movs	r3, #1
 80074d6:	73fb      	strb	r3, [r7, #15]

    if (telemetry != NULL)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d004      	beq.n	80074e8 <telemetry_set_gyro_status+0x20>
    {
        telemetry->gyro_status = gyro_status;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	78fa      	ldrb	r2, [r7, #3]
 80074e2:	759a      	strb	r2, [r3, #22]

        status = CONTROLLER_OK;
 80074e4:	2300      	movs	r3, #0
 80074e6:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 80074e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80074ea:	4618      	mov	r0, r3
 80074ec:	3714      	adds	r7, #20
 80074ee:	46bd      	mov	sp, r7
 80074f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f4:	4770      	bx	lr

080074f6 <telemetry_set_traction_health>:

ControllerStatus_t telemetry_set_traction_health(Telemetry_t *telemetry, Traction_Health traction_status)
{
 80074f6:	b480      	push	{r7}
 80074f8:	b085      	sub	sp, #20
 80074fa:	af00      	add	r7, sp, #0
 80074fc:	6078      	str	r0, [r7, #4]
 80074fe:	460b      	mov	r3, r1
 8007500:	70fb      	strb	r3, [r7, #3]
    ControllerStatus_t status = CONTROLLER_ERR;
 8007502:	2301      	movs	r3, #1
 8007504:	73fb      	strb	r3, [r7, #15]

    if (telemetry != NULL)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	2b00      	cmp	r3, #0
 800750a:	d004      	beq.n	8007516 <telemetry_set_traction_health+0x20>
    {
        telemetry->traction_status = traction_status;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	78fa      	ldrb	r2, [r7, #3]
 8007510:	75da      	strb	r2, [r3, #23]

        status = CONTROLLER_OK;
 8007512:	2300      	movs	r3, #0
 8007514:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8007516:	7bfb      	ldrb	r3, [r7, #15]
}
 8007518:	4618      	mov	r0, r3
 800751a:	3714      	adds	r7, #20
 800751c:	46bd      	mov	sp, r7
 800751e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007522:	4770      	bx	lr

08007524 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8007524:	b580      	push	{r7, lr}
 8007526:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8007528:	4b0d      	ldr	r3, [pc, #52]	@ (8007560 <MX_CRC_Init+0x3c>)
 800752a:	4a0e      	ldr	r2, [pc, #56]	@ (8007564 <MX_CRC_Init+0x40>)
 800752c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800752e:	4b0c      	ldr	r3, [pc, #48]	@ (8007560 <MX_CRC_Init+0x3c>)
 8007530:	2200      	movs	r2, #0
 8007532:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8007534:	4b0a      	ldr	r3, [pc, #40]	@ (8007560 <MX_CRC_Init+0x3c>)
 8007536:	2200      	movs	r2, #0
 8007538:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800753a:	4b09      	ldr	r3, [pc, #36]	@ (8007560 <MX_CRC_Init+0x3c>)
 800753c:	2200      	movs	r2, #0
 800753e:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8007540:	4b07      	ldr	r3, [pc, #28]	@ (8007560 <MX_CRC_Init+0x3c>)
 8007542:	2200      	movs	r2, #0
 8007544:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8007546:	4b06      	ldr	r3, [pc, #24]	@ (8007560 <MX_CRC_Init+0x3c>)
 8007548:	2201      	movs	r2, #1
 800754a:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800754c:	4804      	ldr	r0, [pc, #16]	@ (8007560 <MX_CRC_Init+0x3c>)
 800754e:	f002 fa97 	bl	8009a80 <HAL_CRC_Init>
 8007552:	4603      	mov	r3, r0
 8007554:	2b00      	cmp	r3, #0
 8007556:	d001      	beq.n	800755c <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8007558:	f000 fef4 	bl	8008344 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800755c:	bf00      	nop
 800755e:	bd80      	pop	{r7, pc}
 8007560:	20001d30 	.word	0x20001d30
 8007564:	40023000 	.word	0x40023000

08007568 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8007568:	b480      	push	{r7}
 800756a:	b085      	sub	sp, #20
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	4a0a      	ldr	r2, [pc, #40]	@ (80075a0 <HAL_CRC_MspInit+0x38>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d10b      	bne.n	8007592 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800757a:	4b0a      	ldr	r3, [pc, #40]	@ (80075a4 <HAL_CRC_MspInit+0x3c>)
 800757c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800757e:	4a09      	ldr	r2, [pc, #36]	@ (80075a4 <HAL_CRC_MspInit+0x3c>)
 8007580:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007584:	6493      	str	r3, [r2, #72]	@ 0x48
 8007586:	4b07      	ldr	r3, [pc, #28]	@ (80075a4 <HAL_CRC_MspInit+0x3c>)
 8007588:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800758a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800758e:	60fb      	str	r3, [r7, #12]
 8007590:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8007592:	bf00      	nop
 8007594:	3714      	adds	r7, #20
 8007596:	46bd      	mov	sp, r7
 8007598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759c:	4770      	bx	lr
 800759e:	bf00      	nop
 80075a0:	40023000 	.word	0x40023000
 80075a4:	40021000 	.word	0x40021000

080075a8 <DWD_Init>:
#include "deadline_watchdog.h"
#include "FreeRTOS.h"
#include "task.h"

void DWD_Init(Deadline_Watchdog_t *hwd, TIM_HandleTypeDef *htim, uint32_t target_mask, DWD_Callback_t callback)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b084      	sub	sp, #16
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	60f8      	str	r0, [r7, #12]
 80075b0:	60b9      	str	r1, [r7, #8]
 80075b2:	607a      	str	r2, [r7, #4]
 80075b4:	603b      	str	r3, [r7, #0]
    hwd->htim = htim;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	68ba      	ldr	r2, [r7, #8]
 80075ba:	601a      	str	r2, [r3, #0]
    hwd->target_mask = target_mask;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	687a      	ldr	r2, [r7, #4]
 80075c0:	605a      	str	r2, [r3, #4]
    hwd->on_deadline_cb = callback;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	683a      	ldr	r2, [r7, #0]
 80075c6:	60da      	str	r2, [r3, #12]

    hwd->current_mask = 0;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	2200      	movs	r2, #0
 80075cc:	609a      	str	r2, [r3, #8]

    __HAL_TIM_SET_COUNTER(hwd->htim, 0);
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	2200      	movs	r2, #0
 80075d6:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_CLEAR_FLAG(hwd->htim, TIM_FLAG_UPDATE);
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f06f 0201 	mvn.w	r2, #1
 80075e2:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Start_IT(hwd->htim);
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4618      	mov	r0, r3
 80075ea:	f005 fb29 	bl	800cc40 <HAL_TIM_Base_Start_IT>
}
 80075ee:	bf00      	nop
 80075f0:	3710      	adds	r7, #16
 80075f2:	46bd      	mov	sp, r7
 80075f4:	bd80      	pop	{r7, pc}

080075f6 <DWD_Notify>:

void DWD_Notify(Deadline_Watchdog_t *hwd, uint32_t flag)
{
 80075f6:	b580      	push	{r7, lr}
 80075f8:	b082      	sub	sp, #8
 80075fa:	af00      	add	r7, sp, #0
 80075fc:	6078      	str	r0, [r7, #4]
 80075fe:	6039      	str	r1, [r7, #0]
    taskENTER_CRITICAL();
 8007600:	f00b fcd4 	bl	8012fac <vPortEnterCritical>
    hwd->current_mask |= flag;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	689a      	ldr	r2, [r3, #8]
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	431a      	orrs	r2, r3
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	609a      	str	r2, [r3, #8]
    if (hwd->current_mask == hwd->target_mask)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	689a      	ldr	r2, [r3, #8]
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	685b      	ldr	r3, [r3, #4]
 8007618:	429a      	cmp	r2, r3
 800761a:	d107      	bne.n	800762c <DWD_Notify+0x36>
    {
        hwd->current_mask = 0;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2200      	movs	r2, #0
 8007620:	609a      	str	r2, [r3, #8]
        __HAL_TIM_SET_COUNTER(hwd->htim, 0);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	2200      	movs	r2, #0
 800762a:	625a      	str	r2, [r3, #36]	@ 0x24
    }
    taskEXIT_CRITICAL();
 800762c:	f00b fcf0 	bl	8013010 <vPortExitCritical>
}
 8007630:	bf00      	nop
 8007632:	3708      	adds	r7, #8
 8007634:	46bd      	mov	sp, r7
 8007636:	bd80      	pop	{r7, pc}

08007638 <DWD_CheckStatus>:

void DWD_CheckStatus(Deadline_Watchdog_t *hwd,const TIM_HandleTypeDef *htim_irq)
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b082      	sub	sp, #8
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
 8007640:	6039      	str	r1, [r7, #0]
    if (htim_irq->Instance == hwd->htim->Instance)
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	681a      	ldr	r2, [r3, #0]
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	429a      	cmp	r2, r3
 800764e:	d10b      	bne.n	8007668 <DWD_CheckStatus+0x30>
    {
        HAL_TIM_Base_Stop_IT(hwd->htim);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	4618      	mov	r0, r3
 8007656:	f005 fb6b 	bl	800cd30 <HAL_TIM_Base_Stop_IT>

        if (hwd->on_deadline_cb != NULL)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	68db      	ldr	r3, [r3, #12]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d002      	beq.n	8007668 <DWD_CheckStatus+0x30>
        {
            hwd->on_deadline_cb();
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	68db      	ldr	r3, [r3, #12]
 8007666:	4798      	blx	r3
        }
    }
}
 8007668:	bf00      	nop
 800766a:	3708      	adds	r7, #8
 800766c:	46bd      	mov	sp, r7
 800766e:	bd80      	pop	{r7, pc}

08007670 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8007670:	b580      	push	{r7, lr}
 8007672:	b082      	sub	sp, #8
 8007674:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8007676:	4b16      	ldr	r3, [pc, #88]	@ (80076d0 <MX_DMA_Init+0x60>)
 8007678:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800767a:	4a15      	ldr	r2, [pc, #84]	@ (80076d0 <MX_DMA_Init+0x60>)
 800767c:	f043 0304 	orr.w	r3, r3, #4
 8007680:	6493      	str	r3, [r2, #72]	@ 0x48
 8007682:	4b13      	ldr	r3, [pc, #76]	@ (80076d0 <MX_DMA_Init+0x60>)
 8007684:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007686:	f003 0304 	and.w	r3, r3, #4
 800768a:	607b      	str	r3, [r7, #4]
 800768c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800768e:	4b10      	ldr	r3, [pc, #64]	@ (80076d0 <MX_DMA_Init+0x60>)
 8007690:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007692:	4a0f      	ldr	r2, [pc, #60]	@ (80076d0 <MX_DMA_Init+0x60>)
 8007694:	f043 0301 	orr.w	r3, r3, #1
 8007698:	6493      	str	r3, [r2, #72]	@ 0x48
 800769a:	4b0d      	ldr	r3, [pc, #52]	@ (80076d0 <MX_DMA_Init+0x60>)
 800769c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800769e:	f003 0301 	and.w	r3, r3, #1
 80076a2:	603b      	str	r3, [r7, #0]
 80076a4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80076a6:	2200      	movs	r2, #0
 80076a8:	2105      	movs	r1, #5
 80076aa:	200b      	movs	r0, #11
 80076ac:	f002 f9c0 	bl	8009a30 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80076b0:	200b      	movs	r0, #11
 80076b2:	f002 f9d7 	bl	8009a64 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 80076b6:	2200      	movs	r2, #0
 80076b8:	2105      	movs	r1, #5
 80076ba:	200c      	movs	r0, #12
 80076bc:	f002 f9b8 	bl	8009a30 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80076c0:	200c      	movs	r0, #12
 80076c2:	f002 f9cf 	bl	8009a64 <HAL_NVIC_EnableIRQ>

}
 80076c6:	bf00      	nop
 80076c8:	3708      	adds	r7, #8
 80076ca:	46bd      	mov	sp, r7
 80076cc:	bd80      	pop	{r7, pc}
 80076ce:	bf00      	nop
 80076d0:	40021000 	.word	0x40021000

080076d4 <DWT_Delay_Init>:
#include "dwt_delay.h"

static uint8_t s_ready = 0U;

dwt_status_t DWT_Delay_Init(void)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b085      	sub	sp, #20
 80076d8:	af00      	add	r7, sp, #0
    dwt_status_t status = DWT_ERR_UNSUPPORTED;
 80076da:	2301      	movs	r3, #1
 80076dc:	73fb      	strb	r3, [r7, #15]
#if defined(DWT) && defined(CoreDebug) && defined(CoreDebug_DEMCR_TRCENA_Msk) && defined(DWT_CTRL_CYCCNTENA_Msk)
    uint32_t before;
    uint32_t after;
    volatile int32_t i;

    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80076de:	4b1a      	ldr	r3, [pc, #104]	@ (8007748 <DWT_Delay_Init+0x74>)
 80076e0:	68db      	ldr	r3, [r3, #12]
 80076e2:	4a19      	ldr	r2, [pc, #100]	@ (8007748 <DWT_Delay_Init+0x74>)
 80076e4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80076e8:	60d3      	str	r3, [r2, #12]

    DWT->CYCCNT = 0U;
 80076ea:	4b18      	ldr	r3, [pc, #96]	@ (800774c <DWT_Delay_Init+0x78>)
 80076ec:	2200      	movs	r2, #0
 80076ee:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80076f0:	4b16      	ldr	r3, [pc, #88]	@ (800774c <DWT_Delay_Init+0x78>)
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	4a15      	ldr	r2, [pc, #84]	@ (800774c <DWT_Delay_Init+0x78>)
 80076f6:	f043 0301 	orr.w	r3, r3, #1
 80076fa:	6013      	str	r3, [r2, #0]

    before = DWT->CYCCNT;
 80076fc:	4b13      	ldr	r3, [pc, #76]	@ (800774c <DWT_Delay_Init+0x78>)
 80076fe:	685b      	ldr	r3, [r3, #4]
 8007700:	60bb      	str	r3, [r7, #8]
    for (i = 0; i < 64; i++)
 8007702:	2300      	movs	r3, #0
 8007704:	603b      	str	r3, [r7, #0]
 8007706:	e003      	b.n	8007710 <DWT_Delay_Init+0x3c>
    {
        __NOP();
 8007708:	bf00      	nop
    for (i = 0; i < 64; i++)
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	3301      	adds	r3, #1
 800770e:	603b      	str	r3, [r7, #0]
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	2b3f      	cmp	r3, #63	@ 0x3f
 8007714:	ddf8      	ble.n	8007708 <DWT_Delay_Init+0x34>
    }
    after = DWT->CYCCNT;
 8007716:	4b0d      	ldr	r3, [pc, #52]	@ (800774c <DWT_Delay_Init+0x78>)
 8007718:	685b      	ldr	r3, [r3, #4]
 800771a:	607b      	str	r3, [r7, #4]

    if (after != before)
 800771c:	687a      	ldr	r2, [r7, #4]
 800771e:	68bb      	ldr	r3, [r7, #8]
 8007720:	429a      	cmp	r2, r3
 8007722:	d005      	beq.n	8007730 <DWT_Delay_Init+0x5c>
    {
        s_ready = 1U;
 8007724:	4b0a      	ldr	r3, [pc, #40]	@ (8007750 <DWT_Delay_Init+0x7c>)
 8007726:	2201      	movs	r2, #1
 8007728:	701a      	strb	r2, [r3, #0]
        status = DWT_OK;
 800772a:	2300      	movs	r3, #0
 800772c:	73fb      	strb	r3, [r7, #15]
 800772e:	e004      	b.n	800773a <DWT_Delay_Init+0x66>
    }
    else
    {
        s_ready = 0U;
 8007730:	4b07      	ldr	r3, [pc, #28]	@ (8007750 <DWT_Delay_Init+0x7c>)
 8007732:	2200      	movs	r2, #0
 8007734:	701a      	strb	r2, [r3, #0]
        status = DWT_ERR_UNSUPPORTED;
 8007736:	2301      	movs	r3, #1
 8007738:	73fb      	strb	r3, [r7, #15]
    }
#endif

    return status;
 800773a:	7bfb      	ldrb	r3, [r7, #15]
}
 800773c:	4618      	mov	r0, r3
 800773e:	3714      	adds	r7, #20
 8007740:	46bd      	mov	sp, r7
 8007742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007746:	4770      	bx	lr
 8007748:	e000edf0 	.word	0xe000edf0
 800774c:	e0001000 	.word	0xe0001000
 8007750:	20001d54 	.word	0x20001d54

08007754 <DWT_Delay_IsReady>:

uint8_t DWT_Delay_IsReady(void)
{
 8007754:	b480      	push	{r7}
 8007756:	b083      	sub	sp, #12
 8007758:	af00      	add	r7, sp, #0
    uint8_t ready_flag = 0U;
 800775a:	2300      	movs	r3, #0
 800775c:	71fb      	strb	r3, [r7, #7]

#if defined(DWT) && defined(DWT_CTRL_CYCCNTENA_Msk)
    if ((s_ready != 0U) && ((DWT->CTRL & DWT_CTRL_CYCCNTENA_Msk) != 0U))
 800775e:	4b09      	ldr	r3, [pc, #36]	@ (8007784 <DWT_Delay_IsReady+0x30>)
 8007760:	781b      	ldrb	r3, [r3, #0]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d007      	beq.n	8007776 <DWT_Delay_IsReady+0x22>
 8007766:	4b08      	ldr	r3, [pc, #32]	@ (8007788 <DWT_Delay_IsReady+0x34>)
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f003 0301 	and.w	r3, r3, #1
 800776e:	2b00      	cmp	r3, #0
 8007770:	d001      	beq.n	8007776 <DWT_Delay_IsReady+0x22>
    {
        ready_flag = 1U;
 8007772:	2301      	movs	r3, #1
 8007774:	71fb      	strb	r3, [r7, #7]
    }
#endif

    return ready_flag;
 8007776:	79fb      	ldrb	r3, [r7, #7]
}
 8007778:	4618      	mov	r0, r3
 800777a:	370c      	adds	r7, #12
 800777c:	46bd      	mov	sp, r7
 800777e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007782:	4770      	bx	lr
 8007784:	20001d54 	.word	0x20001d54
 8007788:	e0001000 	.word	0xe0001000

0800778c <dwt_delay_cycles>:

static inline void dwt_delay_cycles(uint32_t cycles)
{
 800778c:	b480      	push	{r7}
 800778e:	b085      	sub	sp, #20
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 8007794:	4b08      	ldr	r3, [pc, #32]	@ (80077b8 <dwt_delay_cycles+0x2c>)
 8007796:	685b      	ldr	r3, [r3, #4]
 8007798:	60fb      	str	r3, [r7, #12]

    while ((DWT->CYCCNT - start) < cycles)
 800779a:	bf00      	nop
 800779c:	4b06      	ldr	r3, [pc, #24]	@ (80077b8 <dwt_delay_cycles+0x2c>)
 800779e:	685a      	ldr	r2, [r3, #4]
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	1ad3      	subs	r3, r2, r3
 80077a4:	687a      	ldr	r2, [r7, #4]
 80077a6:	429a      	cmp	r2, r3
 80077a8:	d8f8      	bhi.n	800779c <dwt_delay_cycles+0x10>
    {

    }
}
 80077aa:	bf00      	nop
 80077ac:	bf00      	nop
 80077ae:	3714      	adds	r7, #20
 80077b0:	46bd      	mov	sp, r7
 80077b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b6:	4770      	bx	lr
 80077b8:	e0001000 	.word	0xe0001000

080077bc <DWT_Delay_us>:

dwt_status_t DWT_Delay_us(uint32_t us)
{
 80077bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80077c0:	b086      	sub	sp, #24
 80077c2:	af00      	add	r7, sp, #0
 80077c4:	6078      	str	r0, [r7, #4]
    dwt_status_t status = DWT_ERR_NOT_READY;
 80077c6:	2302      	movs	r3, #2
 80077c8:	75fb      	strb	r3, [r7, #23]
    uint64_t cycles;

    if (DWT_Delay_IsReady() != 0U)
 80077ca:	f7ff ffc3 	bl	8007754 <DWT_Delay_IsReady>
 80077ce:	4603      	mov	r3, r0
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d02c      	beq.n	800782e <DWT_Delay_us+0x72>
    {

        cycles = ((uint64_t)SystemCoreClock * (uint64_t)us) / 1000000ULL;
 80077d4:	4b19      	ldr	r3, [pc, #100]	@ (800783c <DWT_Delay_us+0x80>)
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	2200      	movs	r2, #0
 80077da:	469a      	mov	sl, r3
 80077dc:	4693      	mov	fp, r2
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2200      	movs	r2, #0
 80077e2:	4698      	mov	r8, r3
 80077e4:	4691      	mov	r9, r2
 80077e6:	fb08 f20b 	mul.w	r2, r8, fp
 80077ea:	fb0a f309 	mul.w	r3, sl, r9
 80077ee:	4413      	add	r3, r2
 80077f0:	fbaa 4508 	umull	r4, r5, sl, r8
 80077f4:	442b      	add	r3, r5
 80077f6:	461d      	mov	r5, r3
 80077f8:	4a11      	ldr	r2, [pc, #68]	@ (8007840 <DWT_Delay_us+0x84>)
 80077fa:	f04f 0300 	mov.w	r3, #0
 80077fe:	4620      	mov	r0, r4
 8007800:	4629      	mov	r1, r5
 8007802:	f7f9 f9f9 	bl	8000bf8 <__aeabi_uldivmod>
 8007806:	4602      	mov	r2, r0
 8007808:	460b      	mov	r3, r1
 800780a:	e9c7 2302 	strd	r2, r3, [r7, #8]

        if (cycles == 0ULL)
 800780e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007812:	4313      	orrs	r3, r2
 8007814:	d105      	bne.n	8007822 <DWT_Delay_us+0x66>
        {
            cycles = 1ULL;
 8007816:	f04f 0201 	mov.w	r2, #1
 800781a:	f04f 0300 	mov.w	r3, #0
 800781e:	e9c7 2302 	strd	r2, r3, [r7, #8]
        }

        dwt_delay_cycles((uint32_t)cycles);
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	4618      	mov	r0, r3
 8007826:	f7ff ffb1 	bl	800778c <dwt_delay_cycles>
        status = DWT_OK;
 800782a:	2300      	movs	r3, #0
 800782c:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 800782e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007830:	4618      	mov	r0, r3
 8007832:	3718      	adds	r7, #24
 8007834:	46bd      	mov	sp, r7
 8007836:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800783a:	bf00      	nop
 800783c:	20000004 	.word	0x20000004
 8007840:	000f4240 	.word	0x000f4240

08007844 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b088      	sub	sp, #32
 8007848:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800784a:	f107 030c 	add.w	r3, r7, #12
 800784e:	2200      	movs	r2, #0
 8007850:	601a      	str	r2, [r3, #0]
 8007852:	605a      	str	r2, [r3, #4]
 8007854:	609a      	str	r2, [r3, #8]
 8007856:	60da      	str	r2, [r3, #12]
 8007858:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800785a:	4b2f      	ldr	r3, [pc, #188]	@ (8007918 <MX_GPIO_Init+0xd4>)
 800785c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800785e:	4a2e      	ldr	r2, [pc, #184]	@ (8007918 <MX_GPIO_Init+0xd4>)
 8007860:	f043 0304 	orr.w	r3, r3, #4
 8007864:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007866:	4b2c      	ldr	r3, [pc, #176]	@ (8007918 <MX_GPIO_Init+0xd4>)
 8007868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800786a:	f003 0304 	and.w	r3, r3, #4
 800786e:	60bb      	str	r3, [r7, #8]
 8007870:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007872:	4b29      	ldr	r3, [pc, #164]	@ (8007918 <MX_GPIO_Init+0xd4>)
 8007874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007876:	4a28      	ldr	r2, [pc, #160]	@ (8007918 <MX_GPIO_Init+0xd4>)
 8007878:	f043 0301 	orr.w	r3, r3, #1
 800787c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800787e:	4b26      	ldr	r3, [pc, #152]	@ (8007918 <MX_GPIO_Init+0xd4>)
 8007880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007882:	f003 0301 	and.w	r3, r3, #1
 8007886:	607b      	str	r3, [r7, #4]
 8007888:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800788a:	4b23      	ldr	r3, [pc, #140]	@ (8007918 <MX_GPIO_Init+0xd4>)
 800788c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800788e:	4a22      	ldr	r2, [pc, #136]	@ (8007918 <MX_GPIO_Init+0xd4>)
 8007890:	f043 0302 	orr.w	r3, r3, #2
 8007894:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007896:	4b20      	ldr	r3, [pc, #128]	@ (8007918 <MX_GPIO_Init+0xd4>)
 8007898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800789a:	f003 0302 	and.w	r3, r3, #2
 800789e:	603b      	str	r3, [r7, #0]
 80078a0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TRIG_LEFT_Pin|TRIG_CENTER_Pin|TRIG_RIGHT_Pin|SELECT_Pin
 80078a2:	2200      	movs	r2, #0
 80078a4:	21d3      	movs	r1, #211	@ 0xd3
 80078a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80078aa:	f002 ffc9 	bl	800a840 <HAL_GPIO_WritePin>
                          |RELAY_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MTALK_Pin|SESSION_Pin, GPIO_PIN_RESET);
 80078ae:	2200      	movs	r2, #0
 80078b0:	f44f 6120 	mov.w	r1, #2560	@ 0xa00
 80078b4:	4819      	ldr	r0, [pc, #100]	@ (800791c <MX_GPIO_Init+0xd8>)
 80078b6:	f002 ffc3 	bl	800a840 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : TRIG_LEFT_Pin TRIG_CENTER_Pin TRIG_RIGHT_Pin SELECT_Pin
                           RELAY_Pin */
  GPIO_InitStruct.Pin = TRIG_LEFT_Pin|TRIG_CENTER_Pin|TRIG_RIGHT_Pin|SELECT_Pin
 80078ba:	23d3      	movs	r3, #211	@ 0xd3
 80078bc:	60fb      	str	r3, [r7, #12]
                          |RELAY_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80078be:	2301      	movs	r3, #1
 80078c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80078c2:	2300      	movs	r3, #0
 80078c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80078c6:	2300      	movs	r3, #0
 80078c8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80078ca:	f107 030c 	add.w	r3, r7, #12
 80078ce:	4619      	mov	r1, r3
 80078d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80078d4:	f002 fe1a 	bl	800a50c <HAL_GPIO_Init>

  /*Configure GPIO pin : STALK_Pin */
  GPIO_InitStruct.Pin = STALK_Pin;
 80078d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80078dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80078de:	2300      	movs	r3, #0
 80078e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80078e2:	2302      	movs	r3, #2
 80078e4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(STALK_GPIO_Port, &GPIO_InitStruct);
 80078e6:	f107 030c 	add.w	r3, r7, #12
 80078ea:	4619      	mov	r1, r3
 80078ec:	480b      	ldr	r0, [pc, #44]	@ (800791c <MX_GPIO_Init+0xd8>)
 80078ee:	f002 fe0d 	bl	800a50c <HAL_GPIO_Init>

  /*Configure GPIO pins : MTALK_Pin SESSION_Pin */
  GPIO_InitStruct.Pin = MTALK_Pin|SESSION_Pin;
 80078f2:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 80078f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80078f8:	2301      	movs	r3, #1
 80078fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80078fc:	2300      	movs	r3, #0
 80078fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007900:	2300      	movs	r3, #0
 8007902:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007904:	f107 030c 	add.w	r3, r7, #12
 8007908:	4619      	mov	r1, r3
 800790a:	4804      	ldr	r0, [pc, #16]	@ (800791c <MX_GPIO_Init+0xd8>)
 800790c:	f002 fdfe 	bl	800a50c <HAL_GPIO_Init>

}
 8007910:	bf00      	nop
 8007912:	3720      	adds	r7, #32
 8007914:	46bd      	mov	sp, r7
 8007916:	bd80      	pop	{r7, pc}
 8007918:	40021000 	.word	0x40021000
 800791c:	48000800 	.word	0x48000800

08007920 <tim_to_active>:
static hcsr04_t *ic_map[16];



static uint32_t tim_to_active(uint32_t ch)
{
 8007920:	b480      	push	{r7}
 8007922:	b085      	sub	sp, #20
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
    uint32_t active;

    switch (ch)
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2b0c      	cmp	r3, #12
 800792c:	d828      	bhi.n	8007980 <tim_to_active+0x60>
 800792e:	a201      	add	r2, pc, #4	@ (adr r2, 8007934 <tim_to_active+0x14>)
 8007930:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007934:	08007969 	.word	0x08007969
 8007938:	08007981 	.word	0x08007981
 800793c:	08007981 	.word	0x08007981
 8007940:	08007981 	.word	0x08007981
 8007944:	0800796f 	.word	0x0800796f
 8007948:	08007981 	.word	0x08007981
 800794c:	08007981 	.word	0x08007981
 8007950:	08007981 	.word	0x08007981
 8007954:	08007975 	.word	0x08007975
 8007958:	08007981 	.word	0x08007981
 800795c:	08007981 	.word	0x08007981
 8007960:	08007981 	.word	0x08007981
 8007964:	0800797b 	.word	0x0800797b
    {
        case TIM_CHANNEL_1:
            active = (uint32_t)HAL_TIM_ACTIVE_CHANNEL_1;
 8007968:	2301      	movs	r3, #1
 800796a:	60fb      	str	r3, [r7, #12]
            break;
 800796c:	e00b      	b.n	8007986 <tim_to_active+0x66>
        case TIM_CHANNEL_2:
            active = (uint32_t)HAL_TIM_ACTIVE_CHANNEL_2;
 800796e:	2302      	movs	r3, #2
 8007970:	60fb      	str	r3, [r7, #12]
            break;
 8007972:	e008      	b.n	8007986 <tim_to_active+0x66>
        case TIM_CHANNEL_3:
            active = (uint32_t)HAL_TIM_ACTIVE_CHANNEL_3;
 8007974:	2304      	movs	r3, #4
 8007976:	60fb      	str	r3, [r7, #12]
            break;
 8007978:	e005      	b.n	8007986 <tim_to_active+0x66>
        case TIM_CHANNEL_4:
            active = (uint32_t)HAL_TIM_ACTIVE_CHANNEL_4;
 800797a:	2308      	movs	r3, #8
 800797c:	60fb      	str	r3, [r7, #12]
            break;
 800797e:	e002      	b.n	8007986 <tim_to_active+0x66>
        default:
            active = 0U;
 8007980:	2300      	movs	r3, #0
 8007982:	60fb      	str	r3, [r7, #12]
            break;
 8007984:	bf00      	nop
    }

    return active;
 8007986:	68fb      	ldr	r3, [r7, #12]
}
 8007988:	4618      	mov	r0, r3
 800798a:	3714      	adds	r7, #20
 800798c:	46bd      	mov	sp, r7
 800798e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007992:	4770      	bx	lr

08007994 <pulse_ticks>:

static inline uint32_t pulse_ticks(const hcsr04_t *s)
{
 8007994:	b480      	push	{r7}
 8007996:	b087      	sub	sp, #28
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
    uint32_t ticks;
    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(s->cfg.htim);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079a4:	613b      	str	r3, [r7, #16]

    if (s->t_fall >= s->t_rise)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6a1b      	ldr	r3, [r3, #32]
 80079ae:	429a      	cmp	r2, r3
 80079b0:	d306      	bcc.n	80079c0 <pulse_ticks+0x2c>
    {
        ticks = s->t_fall - s->t_rise;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6a1b      	ldr	r3, [r3, #32]
 80079ba:	1ad3      	subs	r3, r2, r3
 80079bc:	617b      	str	r3, [r7, #20]
 80079be:	e00a      	b.n	80079d6 <pulse_ticks+0x42>
    }
    else
    {
        uint32_t diff_to_arr = (arr + 1U) - s->t_rise;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6a1b      	ldr	r3, [r3, #32]
 80079c4:	693a      	ldr	r2, [r7, #16]
 80079c6:	1ad3      	subs	r3, r2, r3
 80079c8:	3301      	adds	r3, #1
 80079ca:	60fb      	str	r3, [r7, #12]
        ticks = diff_to_arr + s->t_fall;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079d0:	68fa      	ldr	r2, [r7, #12]
 80079d2:	4413      	add	r3, r2
 80079d4:	617b      	str	r3, [r7, #20]
    }

    return ticks;
 80079d6:	697b      	ldr	r3, [r7, #20]
}
 80079d8:	4618      	mov	r0, r3
 80079da:	371c      	adds	r7, #28
 80079dc:	46bd      	mov	sp, r7
 80079de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e2:	4770      	bx	lr

080079e4 <ticks_to_us>:

static inline uint32_t ticks_to_us(const hcsr04_t *s, uint32_t ticks)
{
 80079e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80079e8:	b088      	sub	sp, #32
 80079ea:	af00      	add	r7, sp, #0
 80079ec:	61f8      	str	r0, [r7, #28]
 80079ee:	61b9      	str	r1, [r7, #24]

    return (uint32_t)((uint64_t)ticks * 1000000ULL / (uint64_t)s->cfg.timer_hz);
 80079f0:	69bb      	ldr	r3, [r7, #24]
 80079f2:	2200      	movs	r2, #0
 80079f4:	469a      	mov	sl, r3
 80079f6:	4693      	mov	fp, r2
 80079f8:	4652      	mov	r2, sl
 80079fa:	465b      	mov	r3, fp
 80079fc:	f04f 0000 	mov.w	r0, #0
 8007a00:	f04f 0100 	mov.w	r1, #0
 8007a04:	0159      	lsls	r1, r3, #5
 8007a06:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007a0a:	0150      	lsls	r0, r2, #5
 8007a0c:	4602      	mov	r2, r0
 8007a0e:	460b      	mov	r3, r1
 8007a10:	ebb2 040a 	subs.w	r4, r2, sl
 8007a14:	eb63 050b 	sbc.w	r5, r3, fp
 8007a18:	f04f 0200 	mov.w	r2, #0
 8007a1c:	f04f 0300 	mov.w	r3, #0
 8007a20:	026b      	lsls	r3, r5, #9
 8007a22:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8007a26:	0262      	lsls	r2, r4, #9
 8007a28:	4614      	mov	r4, r2
 8007a2a:	461d      	mov	r5, r3
 8007a2c:	eb14 080a 	adds.w	r8, r4, sl
 8007a30:	eb45 090b 	adc.w	r9, r5, fp
 8007a34:	f04f 0200 	mov.w	r2, #0
 8007a38:	f04f 0300 	mov.w	r3, #0
 8007a3c:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007a40:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007a44:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007a48:	ebb2 0108 	subs.w	r1, r2, r8
 8007a4c:	6039      	str	r1, [r7, #0]
 8007a4e:	eb63 0309 	sbc.w	r3, r3, r9
 8007a52:	607b      	str	r3, [r7, #4]
 8007a54:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007a58:	460b      	mov	r3, r1
 8007a5a:	eb13 030a 	adds.w	r3, r3, sl
 8007a5e:	613b      	str	r3, [r7, #16]
 8007a60:	4613      	mov	r3, r2
 8007a62:	eb43 030b 	adc.w	r3, r3, fp
 8007a66:	617b      	str	r3, [r7, #20]
 8007a68:	69fb      	ldr	r3, [r7, #28]
 8007a6a:	691b      	ldr	r3, [r3, #16]
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	60bb      	str	r3, [r7, #8]
 8007a70:	60fa      	str	r2, [r7, #12]
 8007a72:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007a76:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007a7a:	f7f9 f8bd 	bl	8000bf8 <__aeabi_uldivmod>
 8007a7e:	4602      	mov	r2, r0
 8007a80:	460b      	mov	r3, r1
 8007a82:	4613      	mov	r3, r2
}
 8007a84:	4618      	mov	r0, r3
 8007a86:	3720      	adds	r7, #32
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08007a90 <us_to_cm>:

static inline uint16_t us_to_cm(uint32_t us)
{
 8007a90:	b480      	push	{r7}
 8007a92:	b083      	sub	sp, #12
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]

    return (uint16_t)((us + 29U) / 58U);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	331d      	adds	r3, #29
 8007a9c:	4a05      	ldr	r2, [pc, #20]	@ (8007ab4 <us_to_cm+0x24>)
 8007a9e:	fba2 2303 	umull	r2, r3, r2, r3
 8007aa2:	095b      	lsrs	r3, r3, #5
 8007aa4:	b29b      	uxth	r3, r3
}
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	370c      	adds	r7, #12
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab0:	4770      	bx	lr
 8007ab2:	bf00      	nop
 8007ab4:	8d3dcb09 	.word	0x8d3dcb09

08007ab8 <trigger_pulse_10us>:

static inline void trigger_pulse_10us(const hcsr04_t *s)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b082      	sub	sp, #8
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(s->cfg.trig_port, s->cfg.trig_pin, GPIO_PIN_SET);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6898      	ldr	r0, [r3, #8]
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	899b      	ldrh	r3, [r3, #12]
 8007ac8:	2201      	movs	r2, #1
 8007aca:	4619      	mov	r1, r3
 8007acc:	f002 feb8 	bl	800a840 <HAL_GPIO_WritePin>
    s->cfg.delay_us(10);
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	699b      	ldr	r3, [r3, #24]
 8007ad4:	200a      	movs	r0, #10
 8007ad6:	4798      	blx	r3
    HAL_GPIO_WritePin(s->cfg.trig_port, s->cfg.trig_pin, GPIO_PIN_RESET);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	6898      	ldr	r0, [r3, #8]
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	899b      	ldrh	r3, [r3, #12]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	4619      	mov	r1, r3
 8007ae4:	f002 feac 	bl	800a840 <HAL_GPIO_WritePin>
}
 8007ae8:	bf00      	nop
 8007aea:	3708      	adds	r7, #8
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bd80      	pop	{r7, pc}

08007af0 <HCSR04_Init>:



hcsr04_status_t HCSR04_Init(hcsr04_t *s, const hcsr04_cfg_t *cfg)
{
 8007af0:	b5b0      	push	{r4, r5, r7, lr}
 8007af2:	b084      	sub	sp, #16
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
 8007af8:	6039      	str	r1, [r7, #0]
    hcsr04_status_t status = HCSR04_ERR_BAD_PARAM;
 8007afa:	2301      	movs	r3, #1
 8007afc:	73fb      	strb	r3, [r7, #15]

    if ((s != NULL) && (cfg != NULL) && (cfg->htim != NULL) &&
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	f000 80ad 	beq.w	8007c60 <HCSR04_Init+0x170>
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	f000 80a9 	beq.w	8007c60 <HCSR04_Init+0x170>
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	f000 80a4 	beq.w	8007c60 <HCSR04_Init+0x170>
        (cfg->trig_port != NULL) && (cfg->delay_us != NULL) && (cfg->timer_hz != 0U))
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	689b      	ldr	r3, [r3, #8]
    if ((s != NULL) && (cfg != NULL) && (cfg->htim != NULL) &&
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	f000 809f 	beq.w	8007c60 <HCSR04_Init+0x170>
        (cfg->trig_port != NULL) && (cfg->delay_us != NULL) && (cfg->timer_hz != 0U))
 8007b22:	683b      	ldr	r3, [r7, #0]
 8007b24:	699b      	ldr	r3, [r3, #24]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	f000 809a 	beq.w	8007c60 <HCSR04_Init+0x170>
 8007b2c:	683b      	ldr	r3, [r7, #0]
 8007b2e:	691b      	ldr	r3, [r3, #16]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	f000 8095 	beq.w	8007c60 <HCSR04_Init+0x170>
    {
        s->cfg = *cfg;
 8007b36:	687a      	ldr	r2, [r7, #4]
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	4614      	mov	r4, r2
 8007b3c:	461d      	mov	r5, r3
 8007b3e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007b40:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007b42:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8007b46:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        s->state = HCSR04_IDLE;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	771a      	strb	r2, [r3, #28]
        s->t_rise = 0U;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2200      	movs	r2, #0
 8007b54:	621a      	str	r2, [r3, #32]
        s->t_fall = 0U;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	625a      	str	r2, [r3, #36]	@ 0x24
        s->last_status = HCSR04_ERR_NOT_READY;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2204      	movs	r2, #4
 8007b60:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e

        uint32_t active = tim_to_active(cfg->channel);
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	685b      	ldr	r3, [r3, #4]
 8007b68:	4618      	mov	r0, r3
 8007b6a:	f7ff fed9 	bl	8007920 <tim_to_active>
 8007b6e:	60b8      	str	r0, [r7, #8]

        if (active != 0U)
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d074      	beq.n	8007c60 <HCSR04_Init+0x170>
        {
            ic_map[active] = s;
 8007b76:	493d      	ldr	r1, [pc, #244]	@ (8007c6c <HCSR04_Init+0x17c>)
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	687a      	ldr	r2, [r7, #4]
 8007b7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

            (void)HAL_TIM_IC_Start_IT(cfg->htim, cfg->channel);
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	681a      	ldr	r2, [r3, #0]
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	685b      	ldr	r3, [r3, #4]
 8007b88:	4619      	mov	r1, r3
 8007b8a:	4610      	mov	r0, r2
 8007b8c:	f005 fb5c 	bl	800d248 <HAL_TIM_IC_Start_IT>
            __HAL_TIM_SET_CAPTUREPOLARITY(cfg->htim, cfg->channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8007b90:	683b      	ldr	r3, [r7, #0]
 8007b92:	685b      	ldr	r3, [r3, #4]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d10a      	bne.n	8007bae <HCSR04_Init+0xbe>
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	6a1a      	ldr	r2, [r3, #32]
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f022 020a 	bic.w	r2, r2, #10
 8007baa:	621a      	str	r2, [r3, #32]
 8007bac:	e027      	b.n	8007bfe <HCSR04_Init+0x10e>
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	685b      	ldr	r3, [r3, #4]
 8007bb2:	2b04      	cmp	r3, #4
 8007bb4:	d10a      	bne.n	8007bcc <HCSR04_Init+0xdc>
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	6a1b      	ldr	r3, [r3, #32]
 8007bbe:	683a      	ldr	r2, [r7, #0]
 8007bc0:	6812      	ldr	r2, [r2, #0]
 8007bc2:	6812      	ldr	r2, [r2, #0]
 8007bc4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007bc8:	6213      	str	r3, [r2, #32]
 8007bca:	e018      	b.n	8007bfe <HCSR04_Init+0x10e>
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	685b      	ldr	r3, [r3, #4]
 8007bd0:	2b08      	cmp	r3, #8
 8007bd2:	d10a      	bne.n	8007bea <HCSR04_Init+0xfa>
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	6a1b      	ldr	r3, [r3, #32]
 8007bdc:	683a      	ldr	r2, [r7, #0]
 8007bde:	6812      	ldr	r2, [r2, #0]
 8007be0:	6812      	ldr	r2, [r2, #0]
 8007be2:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007be6:	6213      	str	r3, [r2, #32]
 8007be8:	e009      	b.n	8007bfe <HCSR04_Init+0x10e>
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	6a1b      	ldr	r3, [r3, #32]
 8007bf2:	683a      	ldr	r2, [r7, #0]
 8007bf4:	6812      	ldr	r2, [r2, #0]
 8007bf6:	6812      	ldr	r2, [r2, #0]
 8007bf8:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8007bfc:	6213      	str	r3, [r2, #32]
 8007bfe:	683b      	ldr	r3, [r7, #0]
 8007c00:	685b      	ldr	r3, [r3, #4]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d108      	bne.n	8007c18 <HCSR04_Init+0x128>
 8007c06:	683b      	ldr	r3, [r7, #0]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	681a      	ldr	r2, [r3, #0]
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	6a12      	ldr	r2, [r2, #32]
 8007c14:	621a      	str	r2, [r3, #32]
 8007c16:	e021      	b.n	8007c5c <HCSR04_Init+0x16c>
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	685b      	ldr	r3, [r3, #4]
 8007c1c:	2b04      	cmp	r3, #4
 8007c1e:	d108      	bne.n	8007c32 <HCSR04_Init+0x142>
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	683a      	ldr	r2, [r7, #0]
 8007c28:	6812      	ldr	r2, [r2, #0]
 8007c2a:	6812      	ldr	r2, [r2, #0]
 8007c2c:	6a1b      	ldr	r3, [r3, #32]
 8007c2e:	6213      	str	r3, [r2, #32]
 8007c30:	e014      	b.n	8007c5c <HCSR04_Init+0x16c>
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	685b      	ldr	r3, [r3, #4]
 8007c36:	2b08      	cmp	r3, #8
 8007c38:	d108      	bne.n	8007c4c <HCSR04_Init+0x15c>
 8007c3a:	683b      	ldr	r3, [r7, #0]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	683a      	ldr	r2, [r7, #0]
 8007c42:	6812      	ldr	r2, [r2, #0]
 8007c44:	6812      	ldr	r2, [r2, #0]
 8007c46:	6a1b      	ldr	r3, [r3, #32]
 8007c48:	6213      	str	r3, [r2, #32]
 8007c4a:	e007      	b.n	8007c5c <HCSR04_Init+0x16c>
 8007c4c:	683b      	ldr	r3, [r7, #0]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	683a      	ldr	r2, [r7, #0]
 8007c54:	6812      	ldr	r2, [r2, #0]
 8007c56:	6812      	ldr	r2, [r2, #0]
 8007c58:	6a1b      	ldr	r3, [r3, #32]
 8007c5a:	6213      	str	r3, [r2, #32]

            status = HCSR04_OK;
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 8007c60:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c62:	4618      	mov	r0, r3
 8007c64:	3710      	adds	r7, #16
 8007c66:	46bd      	mov	sp, r7
 8007c68:	bdb0      	pop	{r4, r5, r7, pc}
 8007c6a:	bf00      	nop
 8007c6c:	20001d58 	.word	0x20001d58

08007c70 <HCSR04_Start>:

hcsr04_status_t HCSR04_Start(hcsr04_t *s)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b084      	sub	sp, #16
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
    hcsr04_status_t status = HCSR04_ERR_BAD_PARAM;
 8007c78:	2301      	movs	r3, #1
 8007c7a:	73fb      	strb	r3, [r7, #15]

    if (s != NULL)
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d079      	beq.n	8007d76 <HCSR04_Start+0x106>
    {
        if (s->state != HCSR04_IDLE)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	7f1b      	ldrb	r3, [r3, #28]
 8007c86:	b2db      	uxtb	r3, r3
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d002      	beq.n	8007c92 <HCSR04_Start+0x22>
        {
            status = HCSR04_ERR_BUSY;
 8007c8c:	2302      	movs	r3, #2
 8007c8e:	73fb      	strb	r3, [r7, #15]
 8007c90:	e071      	b.n	8007d76 <HCSR04_Start+0x106>
        }
        else
        {
            s->last_status = HCSR04_ERR_NOT_READY;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2204      	movs	r2, #4
 8007c96:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
            s->state = HCSR04_WAIT_RISE;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2201      	movs	r2, #1
 8007c9e:	771a      	strb	r2, [r3, #28]

            __HAL_TIM_SET_CAPTUREPOLARITY(s->cfg.htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	685b      	ldr	r3, [r3, #4]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d10a      	bne.n	8007cbe <HCSR04_Start+0x4e>
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	6a1a      	ldr	r2, [r3, #32]
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f022 020a 	bic.w	r2, r2, #10
 8007cba:	621a      	str	r2, [r3, #32]
 8007cbc:	e027      	b.n	8007d0e <HCSR04_Start+0x9e>
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	685b      	ldr	r3, [r3, #4]
 8007cc2:	2b04      	cmp	r3, #4
 8007cc4:	d10a      	bne.n	8007cdc <HCSR04_Start+0x6c>
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	6a1b      	ldr	r3, [r3, #32]
 8007cce:	687a      	ldr	r2, [r7, #4]
 8007cd0:	6812      	ldr	r2, [r2, #0]
 8007cd2:	6812      	ldr	r2, [r2, #0]
 8007cd4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007cd8:	6213      	str	r3, [r2, #32]
 8007cda:	e018      	b.n	8007d0e <HCSR04_Start+0x9e>
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	685b      	ldr	r3, [r3, #4]
 8007ce0:	2b08      	cmp	r3, #8
 8007ce2:	d10a      	bne.n	8007cfa <HCSR04_Start+0x8a>
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	6a1b      	ldr	r3, [r3, #32]
 8007cec:	687a      	ldr	r2, [r7, #4]
 8007cee:	6812      	ldr	r2, [r2, #0]
 8007cf0:	6812      	ldr	r2, [r2, #0]
 8007cf2:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007cf6:	6213      	str	r3, [r2, #32]
 8007cf8:	e009      	b.n	8007d0e <HCSR04_Start+0x9e>
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	6a1b      	ldr	r3, [r3, #32]
 8007d02:	687a      	ldr	r2, [r7, #4]
 8007d04:	6812      	ldr	r2, [r2, #0]
 8007d06:	6812      	ldr	r2, [r2, #0]
 8007d08:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8007d0c:	6213      	str	r3, [r2, #32]
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	685b      	ldr	r3, [r3, #4]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d108      	bne.n	8007d28 <HCSR04_Start+0xb8>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	681a      	ldr	r2, [r3, #0]
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	6a12      	ldr	r2, [r2, #32]
 8007d24:	621a      	str	r2, [r3, #32]
 8007d26:	e021      	b.n	8007d6c <HCSR04_Start+0xfc>
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	685b      	ldr	r3, [r3, #4]
 8007d2c:	2b04      	cmp	r3, #4
 8007d2e:	d108      	bne.n	8007d42 <HCSR04_Start+0xd2>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	687a      	ldr	r2, [r7, #4]
 8007d38:	6812      	ldr	r2, [r2, #0]
 8007d3a:	6812      	ldr	r2, [r2, #0]
 8007d3c:	6a1b      	ldr	r3, [r3, #32]
 8007d3e:	6213      	str	r3, [r2, #32]
 8007d40:	e014      	b.n	8007d6c <HCSR04_Start+0xfc>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	685b      	ldr	r3, [r3, #4]
 8007d46:	2b08      	cmp	r3, #8
 8007d48:	d108      	bne.n	8007d5c <HCSR04_Start+0xec>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	687a      	ldr	r2, [r7, #4]
 8007d52:	6812      	ldr	r2, [r2, #0]
 8007d54:	6812      	ldr	r2, [r2, #0]
 8007d56:	6a1b      	ldr	r3, [r3, #32]
 8007d58:	6213      	str	r3, [r2, #32]
 8007d5a:	e007      	b.n	8007d6c <HCSR04_Start+0xfc>
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	687a      	ldr	r2, [r7, #4]
 8007d64:	6812      	ldr	r2, [r2, #0]
 8007d66:	6812      	ldr	r2, [r2, #0]
 8007d68:	6a1b      	ldr	r3, [r3, #32]
 8007d6a:	6213      	str	r3, [r2, #32]

            trigger_pulse_10us(s);
 8007d6c:	6878      	ldr	r0, [r7, #4]
 8007d6e:	f7ff fea3 	bl	8007ab8 <trigger_pulse_10us>
            status = HCSR04_OK;
 8007d72:	2300      	movs	r3, #0
 8007d74:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 8007d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d78:	4618      	mov	r0, r3
 8007d7a:	3710      	adds	r7, #16
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	bd80      	pop	{r7, pc}

08007d80 <HCSR04_GetDistanceCm>:

hcsr04_status_t HCSR04_GetDistanceCm(hcsr04_t *s, uint16_t *cm)
{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b086      	sub	sp, #24
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
 8007d88:	6039      	str	r1, [r7, #0]
    hcsr04_status_t status = HCSR04_ERR_BAD_PARAM;
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	75fb      	strb	r3, [r7, #23]

    if ((s != NULL) && (cm != NULL))
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	f000 80a7 	beq.w	8007ee4 <HCSR04_GetDistanceCm+0x164>
 8007d96:	683b      	ldr	r3, [r7, #0]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	f000 80a3 	beq.w	8007ee4 <HCSR04_GetDistanceCm+0x164>
    {
        if (s->state != HCSR04_IDLE)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	7f1b      	ldrb	r3, [r3, #28]
 8007da2:	b2db      	uxtb	r3, r3
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d073      	beq.n	8007e90 <HCSR04_GetDistanceCm+0x110>
        {
            s->state = HCSR04_IDLE;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	2200      	movs	r2, #0
 8007dac:	771a      	strb	r2, [r3, #28]
            __HAL_TIM_SET_CAPTUREPOLARITY(s->cfg.htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	685b      	ldr	r3, [r3, #4]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d10a      	bne.n	8007dcc <HCSR04_GetDistanceCm+0x4c>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	6a1a      	ldr	r2, [r3, #32]
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f022 020a 	bic.w	r2, r2, #10
 8007dc8:	621a      	str	r2, [r3, #32]
 8007dca:	e027      	b.n	8007e1c <HCSR04_GetDistanceCm+0x9c>
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	685b      	ldr	r3, [r3, #4]
 8007dd0:	2b04      	cmp	r3, #4
 8007dd2:	d10a      	bne.n	8007dea <HCSR04_GetDistanceCm+0x6a>
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	6a1b      	ldr	r3, [r3, #32]
 8007ddc:	687a      	ldr	r2, [r7, #4]
 8007dde:	6812      	ldr	r2, [r2, #0]
 8007de0:	6812      	ldr	r2, [r2, #0]
 8007de2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007de6:	6213      	str	r3, [r2, #32]
 8007de8:	e018      	b.n	8007e1c <HCSR04_GetDistanceCm+0x9c>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	685b      	ldr	r3, [r3, #4]
 8007dee:	2b08      	cmp	r3, #8
 8007df0:	d10a      	bne.n	8007e08 <HCSR04_GetDistanceCm+0x88>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	6a1b      	ldr	r3, [r3, #32]
 8007dfa:	687a      	ldr	r2, [r7, #4]
 8007dfc:	6812      	ldr	r2, [r2, #0]
 8007dfe:	6812      	ldr	r2, [r2, #0]
 8007e00:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007e04:	6213      	str	r3, [r2, #32]
 8007e06:	e009      	b.n	8007e1c <HCSR04_GetDistanceCm+0x9c>
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	6a1b      	ldr	r3, [r3, #32]
 8007e10:	687a      	ldr	r2, [r7, #4]
 8007e12:	6812      	ldr	r2, [r2, #0]
 8007e14:	6812      	ldr	r2, [r2, #0]
 8007e16:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8007e1a:	6213      	str	r3, [r2, #32]
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	685b      	ldr	r3, [r3, #4]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d108      	bne.n	8007e36 <HCSR04_GetDistanceCm+0xb6>
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	681a      	ldr	r2, [r3, #0]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	6a12      	ldr	r2, [r2, #32]
 8007e32:	621a      	str	r2, [r3, #32]
 8007e34:	e021      	b.n	8007e7a <HCSR04_GetDistanceCm+0xfa>
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	685b      	ldr	r3, [r3, #4]
 8007e3a:	2b04      	cmp	r3, #4
 8007e3c:	d108      	bne.n	8007e50 <HCSR04_GetDistanceCm+0xd0>
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	687a      	ldr	r2, [r7, #4]
 8007e46:	6812      	ldr	r2, [r2, #0]
 8007e48:	6812      	ldr	r2, [r2, #0]
 8007e4a:	6a1b      	ldr	r3, [r3, #32]
 8007e4c:	6213      	str	r3, [r2, #32]
 8007e4e:	e014      	b.n	8007e7a <HCSR04_GetDistanceCm+0xfa>
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	685b      	ldr	r3, [r3, #4]
 8007e54:	2b08      	cmp	r3, #8
 8007e56:	d108      	bne.n	8007e6a <HCSR04_GetDistanceCm+0xea>
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	687a      	ldr	r2, [r7, #4]
 8007e60:	6812      	ldr	r2, [r2, #0]
 8007e62:	6812      	ldr	r2, [r2, #0]
 8007e64:	6a1b      	ldr	r3, [r3, #32]
 8007e66:	6213      	str	r3, [r2, #32]
 8007e68:	e007      	b.n	8007e7a <HCSR04_GetDistanceCm+0xfa>
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	687a      	ldr	r2, [r7, #4]
 8007e72:	6812      	ldr	r2, [r2, #0]
 8007e74:	6812      	ldr	r2, [r2, #0]
 8007e76:	6a1b      	ldr	r3, [r3, #32]
 8007e78:	6213      	str	r3, [r2, #32]

            s->last_status = HCSR04_ERR_TIMEOUT;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2203      	movs	r2, #3
 8007e7e:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
            *cm = HCSR04_MAX_DISTANCE;
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8007e88:	801a      	strh	r2, [r3, #0]
            status = HCSR04_ERR_TIMEOUT;
 8007e8a:	2303      	movs	r3, #3
 8007e8c:	75fb      	strb	r3, [r7, #23]
 8007e8e:	e029      	b.n	8007ee4 <HCSR04_GetDistanceCm+0x164>
        }
        else if (s->last_status == HCSR04_OK)
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8007e96:	b2db      	uxtb	r3, r3
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d11c      	bne.n	8007ed6 <HCSR04_GetDistanceCm+0x156>
        {
            uint32_t ticks = pulse_ticks(s);
 8007e9c:	6878      	ldr	r0, [r7, #4]
 8007e9e:	f7ff fd79 	bl	8007994 <pulse_ticks>
 8007ea2:	6138      	str	r0, [r7, #16]
            uint32_t us = ticks_to_us(s, ticks);
 8007ea4:	6939      	ldr	r1, [r7, #16]
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f7ff fd9c 	bl	80079e4 <ticks_to_us>
 8007eac:	60f8      	str	r0, [r7, #12]

            if (us > MAX_ECHO_US)
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	f645 22a0 	movw	r2, #23200	@ 0x5aa0
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	d904      	bls.n	8007ec2 <HCSR04_GetDistanceCm+0x142>
            {
                *cm = HCSR04_MAX_DISTANCE;
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8007ebe:	801a      	strh	r2, [r3, #0]
 8007ec0:	e006      	b.n	8007ed0 <HCSR04_GetDistanceCm+0x150>
            }
            else
            {
                *cm = us_to_cm(us);
 8007ec2:	68f8      	ldr	r0, [r7, #12]
 8007ec4:	f7ff fde4 	bl	8007a90 <us_to_cm>
 8007ec8:	4603      	mov	r3, r0
 8007eca:	461a      	mov	r2, r3
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	801a      	strh	r2, [r3, #0]
            }

            status = HCSR04_OK;
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	75fb      	strb	r3, [r7, #23]
 8007ed4:	e006      	b.n	8007ee4 <HCSR04_GetDistanceCm+0x164>
        }
        else
        {
            *cm = 0U;
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	2200      	movs	r2, #0
 8007eda:	801a      	strh	r2, [r3, #0]
            status = s->last_status;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8007ee2:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 8007ee4:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	3718      	adds	r7, #24
 8007eea:	46bd      	mov	sp, r7
 8007eec:	bd80      	pop	{r7, pc}
	...

08007ef0 <HCSR04_IC_Callback>:


void HCSR04_IC_Callback(TIM_HandleTypeDef *htim)
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b084      	sub	sp, #16
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
    if (htim != NULL)
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	f000 80e8 	beq.w	80080d0 <HCSR04_IC_Callback+0x1e0>
    {
        uint32_t channel_idx = (uint32_t)htim->Channel;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	7f1b      	ldrb	r3, [r3, #28]
 8007f04:	60fb      	str	r3, [r7, #12]
        hcsr04_t *s = ic_map[channel_idx];
 8007f06:	4a74      	ldr	r2, [pc, #464]	@ (80080d8 <HCSR04_IC_Callback+0x1e8>)
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007f0e:	60bb      	str	r3, [r7, #8]

        if (s != NULL)
 8007f10:	68bb      	ldr	r3, [r7, #8]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	f000 80dc 	beq.w	80080d0 <HCSR04_IC_Callback+0x1e0>
        {
            if (s->state == HCSR04_WAIT_RISE)
 8007f18:	68bb      	ldr	r3, [r7, #8]
 8007f1a:	7f1b      	ldrb	r3, [r3, #28]
 8007f1c:	b2db      	uxtb	r3, r3
 8007f1e:	2b01      	cmp	r3, #1
 8007f20:	d16a      	bne.n	8007ff8 <HCSR04_IC_Callback+0x108>
            {
                s->t_rise = (uint32_t)HAL_TIM_ReadCapturedValue(htim, s->cfg.channel);
 8007f22:	68bb      	ldr	r3, [r7, #8]
 8007f24:	685b      	ldr	r3, [r3, #4]
 8007f26:	4619      	mov	r1, r3
 8007f28:	6878      	ldr	r0, [r7, #4]
 8007f2a:	f005 fef3 	bl	800dd14 <HAL_TIM_ReadCapturedValue>
 8007f2e:	4602      	mov	r2, r0
 8007f30:	68bb      	ldr	r3, [r7, #8]
 8007f32:	621a      	str	r2, [r3, #32]
                s->state = HCSR04_WAIT_FALL;
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	2202      	movs	r2, #2
 8007f38:	771a      	strb	r2, [r3, #28]
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8007f3a:	68bb      	ldr	r3, [r7, #8]
 8007f3c:	685b      	ldr	r3, [r3, #4]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d108      	bne.n	8007f54 <HCSR04_IC_Callback+0x64>
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	6a1a      	ldr	r2, [r3, #32]
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	f022 020a 	bic.w	r2, r2, #10
 8007f50:	621a      	str	r2, [r3, #32]
 8007f52:	e021      	b.n	8007f98 <HCSR04_IC_Callback+0xa8>
 8007f54:	68bb      	ldr	r3, [r7, #8]
 8007f56:	685b      	ldr	r3, [r3, #4]
 8007f58:	2b04      	cmp	r3, #4
 8007f5a:	d108      	bne.n	8007f6e <HCSR04_IC_Callback+0x7e>
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	6a1b      	ldr	r3, [r3, #32]
 8007f62:	687a      	ldr	r2, [r7, #4]
 8007f64:	6812      	ldr	r2, [r2, #0]
 8007f66:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007f6a:	6213      	str	r3, [r2, #32]
 8007f6c:	e014      	b.n	8007f98 <HCSR04_IC_Callback+0xa8>
 8007f6e:	68bb      	ldr	r3, [r7, #8]
 8007f70:	685b      	ldr	r3, [r3, #4]
 8007f72:	2b08      	cmp	r3, #8
 8007f74:	d108      	bne.n	8007f88 <HCSR04_IC_Callback+0x98>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	6a1b      	ldr	r3, [r3, #32]
 8007f7c:	687a      	ldr	r2, [r7, #4]
 8007f7e:	6812      	ldr	r2, [r2, #0]
 8007f80:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007f84:	6213      	str	r3, [r2, #32]
 8007f86:	e007      	b.n	8007f98 <HCSR04_IC_Callback+0xa8>
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	6a1b      	ldr	r3, [r3, #32]
 8007f8e:	687a      	ldr	r2, [r7, #4]
 8007f90:	6812      	ldr	r2, [r2, #0]
 8007f92:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8007f96:	6213      	str	r3, [r2, #32]
 8007f98:	68bb      	ldr	r3, [r7, #8]
 8007f9a:	685b      	ldr	r3, [r3, #4]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d108      	bne.n	8007fb2 <HCSR04_IC_Callback+0xc2>
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	6a1a      	ldr	r2, [r3, #32]
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f042 0202 	orr.w	r2, r2, #2
 8007fae:	621a      	str	r2, [r3, #32]
            {
                /*MISRA Default case*/
            }
        }
    }
}
 8007fb0:	e08e      	b.n	80080d0 <HCSR04_IC_Callback+0x1e0>
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	685b      	ldr	r3, [r3, #4]
 8007fb6:	2b04      	cmp	r3, #4
 8007fb8:	d108      	bne.n	8007fcc <HCSR04_IC_Callback+0xdc>
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	6a1b      	ldr	r3, [r3, #32]
 8007fc0:	687a      	ldr	r2, [r7, #4]
 8007fc2:	6812      	ldr	r2, [r2, #0]
 8007fc4:	f043 0320 	orr.w	r3, r3, #32
 8007fc8:	6213      	str	r3, [r2, #32]
 8007fca:	e081      	b.n	80080d0 <HCSR04_IC_Callback+0x1e0>
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	685b      	ldr	r3, [r3, #4]
 8007fd0:	2b08      	cmp	r3, #8
 8007fd2:	d108      	bne.n	8007fe6 <HCSR04_IC_Callback+0xf6>
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	6a1b      	ldr	r3, [r3, #32]
 8007fda:	687a      	ldr	r2, [r7, #4]
 8007fdc:	6812      	ldr	r2, [r2, #0]
 8007fde:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007fe2:	6213      	str	r3, [r2, #32]
 8007fe4:	e074      	b.n	80080d0 <HCSR04_IC_Callback+0x1e0>
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	6a1b      	ldr	r3, [r3, #32]
 8007fec:	687a      	ldr	r2, [r7, #4]
 8007fee:	6812      	ldr	r2, [r2, #0]
 8007ff0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8007ff4:	6213      	str	r3, [r2, #32]
}
 8007ff6:	e06b      	b.n	80080d0 <HCSR04_IC_Callback+0x1e0>
            else if (s->state == HCSR04_WAIT_FALL)
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	7f1b      	ldrb	r3, [r3, #28]
 8007ffc:	b2db      	uxtb	r3, r3
 8007ffe:	2b02      	cmp	r3, #2
 8008000:	d166      	bne.n	80080d0 <HCSR04_IC_Callback+0x1e0>
                s->t_fall = (uint32_t)HAL_TIM_ReadCapturedValue(htim, s->cfg.channel);
 8008002:	68bb      	ldr	r3, [r7, #8]
 8008004:	685b      	ldr	r3, [r3, #4]
 8008006:	4619      	mov	r1, r3
 8008008:	6878      	ldr	r0, [r7, #4]
 800800a:	f005 fe83 	bl	800dd14 <HAL_TIM_ReadCapturedValue>
 800800e:	4602      	mov	r2, r0
 8008010:	68bb      	ldr	r3, [r7, #8]
 8008012:	625a      	str	r2, [r3, #36]	@ 0x24
                s->state = HCSR04_IDLE;
 8008014:	68bb      	ldr	r3, [r7, #8]
 8008016:	2200      	movs	r2, #0
 8008018:	771a      	strb	r2, [r3, #28]
                s->last_status = HCSR04_OK;
 800801a:	68bb      	ldr	r3, [r7, #8]
 800801c:	2200      	movs	r2, #0
 800801e:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	685b      	ldr	r3, [r3, #4]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d108      	bne.n	800803c <HCSR04_IC_Callback+0x14c>
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	6a1a      	ldr	r2, [r3, #32]
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f022 020a 	bic.w	r2, r2, #10
 8008038:	621a      	str	r2, [r3, #32]
 800803a:	e021      	b.n	8008080 <HCSR04_IC_Callback+0x190>
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	685b      	ldr	r3, [r3, #4]
 8008040:	2b04      	cmp	r3, #4
 8008042:	d108      	bne.n	8008056 <HCSR04_IC_Callback+0x166>
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	6a1b      	ldr	r3, [r3, #32]
 800804a:	687a      	ldr	r2, [r7, #4]
 800804c:	6812      	ldr	r2, [r2, #0]
 800804e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008052:	6213      	str	r3, [r2, #32]
 8008054:	e014      	b.n	8008080 <HCSR04_IC_Callback+0x190>
 8008056:	68bb      	ldr	r3, [r7, #8]
 8008058:	685b      	ldr	r3, [r3, #4]
 800805a:	2b08      	cmp	r3, #8
 800805c:	d108      	bne.n	8008070 <HCSR04_IC_Callback+0x180>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	6a1b      	ldr	r3, [r3, #32]
 8008064:	687a      	ldr	r2, [r7, #4]
 8008066:	6812      	ldr	r2, [r2, #0]
 8008068:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800806c:	6213      	str	r3, [r2, #32]
 800806e:	e007      	b.n	8008080 <HCSR04_IC_Callback+0x190>
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	6a1b      	ldr	r3, [r3, #32]
 8008076:	687a      	ldr	r2, [r7, #4]
 8008078:	6812      	ldr	r2, [r2, #0]
 800807a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800807e:	6213      	str	r3, [r2, #32]
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	685b      	ldr	r3, [r3, #4]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d106      	bne.n	8008096 <HCSR04_IC_Callback+0x1a6>
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681a      	ldr	r2, [r3, #0]
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	6a12      	ldr	r2, [r2, #32]
 8008092:	621a      	str	r2, [r3, #32]
}
 8008094:	e01c      	b.n	80080d0 <HCSR04_IC_Callback+0x1e0>
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8008096:	68bb      	ldr	r3, [r7, #8]
 8008098:	685b      	ldr	r3, [r3, #4]
 800809a:	2b04      	cmp	r3, #4
 800809c:	d106      	bne.n	80080ac <HCSR04_IC_Callback+0x1bc>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	687a      	ldr	r2, [r7, #4]
 80080a4:	6812      	ldr	r2, [r2, #0]
 80080a6:	6a1b      	ldr	r3, [r3, #32]
 80080a8:	6213      	str	r3, [r2, #32]
}
 80080aa:	e011      	b.n	80080d0 <HCSR04_IC_Callback+0x1e0>
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_RISING);
 80080ac:	68bb      	ldr	r3, [r7, #8]
 80080ae:	685b      	ldr	r3, [r3, #4]
 80080b0:	2b08      	cmp	r3, #8
 80080b2:	d106      	bne.n	80080c2 <HCSR04_IC_Callback+0x1d2>
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	687a      	ldr	r2, [r7, #4]
 80080ba:	6812      	ldr	r2, [r2, #0]
 80080bc:	6a1b      	ldr	r3, [r3, #32]
 80080be:	6213      	str	r3, [r2, #32]
}
 80080c0:	e006      	b.n	80080d0 <HCSR04_IC_Callback+0x1e0>
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_RISING);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	687a      	ldr	r2, [r7, #4]
 80080c8:	6812      	ldr	r2, [r2, #0]
 80080ca:	6a1b      	ldr	r3, [r3, #32]
 80080cc:	6213      	str	r3, [r2, #32]
}
 80080ce:	e7ff      	b.n	80080d0 <HCSR04_IC_Callback+0x1e0>
 80080d0:	bf00      	nop
 80080d2:	3710      	adds	r7, #16
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bd80      	pop	{r7, pc}
 80080d8:	20001d58 	.word	0x20001d58

080080dc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80080e0:	4b1b      	ldr	r3, [pc, #108]	@ (8008150 <MX_I2C1_Init+0x74>)
 80080e2:	4a1c      	ldr	r2, [pc, #112]	@ (8008154 <MX_I2C1_Init+0x78>)
 80080e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 80080e6:	4b1a      	ldr	r3, [pc, #104]	@ (8008150 <MX_I2C1_Init+0x74>)
 80080e8:	4a1b      	ldr	r2, [pc, #108]	@ (8008158 <MX_I2C1_Init+0x7c>)
 80080ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80080ec:	4b18      	ldr	r3, [pc, #96]	@ (8008150 <MX_I2C1_Init+0x74>)
 80080ee:	2200      	movs	r2, #0
 80080f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80080f2:	4b17      	ldr	r3, [pc, #92]	@ (8008150 <MX_I2C1_Init+0x74>)
 80080f4:	2201      	movs	r2, #1
 80080f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80080f8:	4b15      	ldr	r3, [pc, #84]	@ (8008150 <MX_I2C1_Init+0x74>)
 80080fa:	2200      	movs	r2, #0
 80080fc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80080fe:	4b14      	ldr	r3, [pc, #80]	@ (8008150 <MX_I2C1_Init+0x74>)
 8008100:	2200      	movs	r2, #0
 8008102:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8008104:	4b12      	ldr	r3, [pc, #72]	@ (8008150 <MX_I2C1_Init+0x74>)
 8008106:	2200      	movs	r2, #0
 8008108:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800810a:	4b11      	ldr	r3, [pc, #68]	@ (8008150 <MX_I2C1_Init+0x74>)
 800810c:	2200      	movs	r2, #0
 800810e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8008110:	4b0f      	ldr	r3, [pc, #60]	@ (8008150 <MX_I2C1_Init+0x74>)
 8008112:	2200      	movs	r2, #0
 8008114:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8008116:	480e      	ldr	r0, [pc, #56]	@ (8008150 <MX_I2C1_Init+0x74>)
 8008118:	f002 fbaa 	bl	800a870 <HAL_I2C_Init>
 800811c:	4603      	mov	r3, r0
 800811e:	2b00      	cmp	r3, #0
 8008120:	d001      	beq.n	8008126 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8008122:	f000 f90f 	bl	8008344 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8008126:	2100      	movs	r1, #0
 8008128:	4809      	ldr	r0, [pc, #36]	@ (8008150 <MX_I2C1_Init+0x74>)
 800812a:	f003 fbc7 	bl	800b8bc <HAL_I2CEx_ConfigAnalogFilter>
 800812e:	4603      	mov	r3, r0
 8008130:	2b00      	cmp	r3, #0
 8008132:	d001      	beq.n	8008138 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8008134:	f000 f906 	bl	8008344 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8008138:	2100      	movs	r1, #0
 800813a:	4805      	ldr	r0, [pc, #20]	@ (8008150 <MX_I2C1_Init+0x74>)
 800813c:	f003 fc09 	bl	800b952 <HAL_I2CEx_ConfigDigitalFilter>
 8008140:	4603      	mov	r3, r0
 8008142:	2b00      	cmp	r3, #0
 8008144:	d001      	beq.n	800814a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8008146:	f000 f8fd 	bl	8008344 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800814a:	bf00      	nop
 800814c:	bd80      	pop	{r7, pc}
 800814e:	bf00      	nop
 8008150:	20001d98 	.word	0x20001d98
 8008154:	40005400 	.word	0x40005400
 8008158:	40b285c2 	.word	0x40b285c2

0800815c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800815c:	b580      	push	{r7, lr}
 800815e:	b09e      	sub	sp, #120	@ 0x78
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008164:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8008168:	2200      	movs	r2, #0
 800816a:	601a      	str	r2, [r3, #0]
 800816c:	605a      	str	r2, [r3, #4]
 800816e:	609a      	str	r2, [r3, #8]
 8008170:	60da      	str	r2, [r3, #12]
 8008172:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008174:	f107 0310 	add.w	r3, r7, #16
 8008178:	2254      	movs	r2, #84	@ 0x54
 800817a:	2100      	movs	r1, #0
 800817c:	4618      	mov	r0, r3
 800817e:	f00b ff86 	bl	801408e <memset>
  if(i2cHandle->Instance==I2C1)
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	4a1f      	ldr	r2, [pc, #124]	@ (8008204 <HAL_I2C_MspInit+0xa8>)
 8008188:	4293      	cmp	r3, r2
 800818a:	d136      	bne.n	80081fa <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800818c:	2340      	movs	r3, #64	@ 0x40
 800818e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8008190:	2300      	movs	r3, #0
 8008192:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008194:	f107 0310 	add.w	r3, r7, #16
 8008198:	4618      	mov	r0, r3
 800819a:	f004 fa3b 	bl	800c614 <HAL_RCCEx_PeriphCLKConfig>
 800819e:	4603      	mov	r3, r0
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d001      	beq.n	80081a8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80081a4:	f000 f8ce 	bl	8008344 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80081a8:	4b17      	ldr	r3, [pc, #92]	@ (8008208 <HAL_I2C_MspInit+0xac>)
 80081aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081ac:	4a16      	ldr	r2, [pc, #88]	@ (8008208 <HAL_I2C_MspInit+0xac>)
 80081ae:	f043 0302 	orr.w	r3, r3, #2
 80081b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80081b4:	4b14      	ldr	r3, [pc, #80]	@ (8008208 <HAL_I2C_MspInit+0xac>)
 80081b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081b8:	f003 0302 	and.w	r3, r3, #2
 80081bc:	60fb      	str	r3, [r7, #12]
 80081be:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80081c0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80081c4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80081c6:	2312      	movs	r3, #18
 80081c8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80081ca:	2301      	movs	r3, #1
 80081cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80081ce:	2300      	movs	r3, #0
 80081d0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80081d2:	2304      	movs	r3, #4
 80081d4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80081d6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80081da:	4619      	mov	r1, r3
 80081dc:	480b      	ldr	r0, [pc, #44]	@ (800820c <HAL_I2C_MspInit+0xb0>)
 80081de:	f002 f995 	bl	800a50c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80081e2:	4b09      	ldr	r3, [pc, #36]	@ (8008208 <HAL_I2C_MspInit+0xac>)
 80081e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081e6:	4a08      	ldr	r2, [pc, #32]	@ (8008208 <HAL_I2C_MspInit+0xac>)
 80081e8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80081ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80081ee:	4b06      	ldr	r3, [pc, #24]	@ (8008208 <HAL_I2C_MspInit+0xac>)
 80081f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80081f6:	60bb      	str	r3, [r7, #8]
 80081f8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80081fa:	bf00      	nop
 80081fc:	3778      	adds	r7, #120	@ 0x78
 80081fe:	46bd      	mov	sp, r7
 8008200:	bd80      	pop	{r7, pc}
 8008202:	bf00      	nop
 8008204:	40005400 	.word	0x40005400
 8008208:	40021000 	.word	0x40021000
 800820c:	48000400 	.word	0x48000400

08008210 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008214:	f001 fafb 	bl	800980e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008218:	f000 f820 	bl	800825c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800821c:	f7ff fb12 	bl	8007844 <MX_GPIO_Init>
  MX_DMA_Init();
 8008220:	f7ff fa26 	bl	8007670 <MX_DMA_Init>
  MX_CRC_Init();
 8008224:	f7ff f97e 	bl	8007524 <MX_CRC_Init>
  MX_TIM2_Init();
 8008228:	f000 ff9e 	bl	8009168 <MX_TIM2_Init>
  MX_I2C1_Init();
 800822c:	f7ff ff56 	bl	80080dc <MX_I2C1_Init>
  MX_TIM1_Init();
 8008230:	f000 fee2 	bl	8008ff8 <MX_TIM1_Init>
  MX_USART3_UART_Init();
 8008234:	f001 f9b8 	bl	80095a8 <MX_USART3_UART_Init>
  MX_TIM4_Init();
 8008238:	f001 f800 	bl	800923c <MX_TIM4_Init>
  MX_TIM5_Init();
 800823c:	f001 f84e 	bl	80092dc <MX_TIM5_Init>
      for (int i = 0; i < 9; i++)
      {
          HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);
      }
  }*/
  HAL_TIM_Base_Start(&htim5);
 8008240:	4805      	ldr	r0, [pc, #20]	@ (8008258 <main+0x48>)
 8008242:	f004 fc8d 	bl	800cb60 <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8008246:	f008 fbc5 	bl	80109d4 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800824a:	f7fd fd1b 	bl	8005c84 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800824e:	f008 fbe5 	bl	8010a1c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8008252:	bf00      	nop
 8008254:	e7fd      	b.n	8008252 <main+0x42>
 8008256:	bf00      	nop
 8008258:	20001f28 	.word	0x20001f28

0800825c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800825c:	b580      	push	{r7, lr}
 800825e:	b094      	sub	sp, #80	@ 0x50
 8008260:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8008262:	f107 0318 	add.w	r3, r7, #24
 8008266:	2238      	movs	r2, #56	@ 0x38
 8008268:	2100      	movs	r1, #0
 800826a:	4618      	mov	r0, r3
 800826c:	f00b ff0f 	bl	801408e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008270:	1d3b      	adds	r3, r7, #4
 8008272:	2200      	movs	r2, #0
 8008274:	601a      	str	r2, [r3, #0]
 8008276:	605a      	str	r2, [r3, #4]
 8008278:	609a      	str	r2, [r3, #8]
 800827a:	60da      	str	r2, [r3, #12]
 800827c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800827e:	2000      	movs	r0, #0
 8008280:	f003 fbb4 	bl	800b9ec <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8008284:	2302      	movs	r3, #2
 8008286:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8008288:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800828c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800828e:	2340      	movs	r3, #64	@ 0x40
 8008290:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8008292:	2302      	movs	r3, #2
 8008294:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8008296:	2302      	movs	r3, #2
 8008298:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800829a:	2304      	movs	r3, #4
 800829c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800829e:	2355      	movs	r3, #85	@ 0x55
 80082a0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80082a2:	2302      	movs	r3, #2
 80082a4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80082a6:	2302      	movs	r3, #2
 80082a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80082aa:	2302      	movs	r3, #2
 80082ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80082ae:	f107 0318 	add.w	r3, r7, #24
 80082b2:	4618      	mov	r0, r3
 80082b4:	f003 fc4e 	bl	800bb54 <HAL_RCC_OscConfig>
 80082b8:	4603      	mov	r3, r0
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d001      	beq.n	80082c2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80082be:	f000 f841 	bl	8008344 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80082c2:	230f      	movs	r3, #15
 80082c4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80082c6:	2303      	movs	r3, #3
 80082c8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80082ca:	2300      	movs	r3, #0
 80082cc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80082ce:	2300      	movs	r3, #0
 80082d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80082d2:	2300      	movs	r3, #0
 80082d4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80082d6:	1d3b      	adds	r3, r7, #4
 80082d8:	2104      	movs	r1, #4
 80082da:	4618      	mov	r0, r3
 80082dc:	f003 ff4c 	bl	800c178 <HAL_RCC_ClockConfig>
 80082e0:	4603      	mov	r3, r0
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d001      	beq.n	80082ea <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80082e6:	f000 f82d 	bl	8008344 <Error_Handler>
  }
}
 80082ea:	bf00      	nop
 80082ec:	3750      	adds	r7, #80	@ 0x50
 80082ee:	46bd      	mov	sp, r7
 80082f0:	bd80      	pop	{r7, pc}

080082f2 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80082f2:	b580      	push	{r7, lr}
 80082f4:	b082      	sub	sp, #8
 80082f6:	af00      	add	r7, sp, #0
 80082f8:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008302:	d102      	bne.n	800830a <HAL_TIM_IC_CaptureCallback+0x18>
    {
    	HCSR04_IC_Callback(htim);
 8008304:	6878      	ldr	r0, [r7, #4]
 8008306:	f7ff fdf3 	bl	8007ef0 <HCSR04_IC_Callback>
    }
}
 800830a:	bf00      	nop
 800830c:	3708      	adds	r7, #8
 800830e:	46bd      	mov	sp, r7
 8008310:	bd80      	pop	{r7, pc}
	...

08008314 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b082      	sub	sp, #8
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	4a06      	ldr	r2, [pc, #24]	@ (800833c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d101      	bne.n	800832a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8008326:	f001 fa8b 	bl	8009840 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  DWD_CheckStatus(&hard_rt_deadline_wd, htim);
 800832a:	6879      	ldr	r1, [r7, #4]
 800832c:	4804      	ldr	r0, [pc, #16]	@ (8008340 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800832e:	f7ff f983 	bl	8007638 <DWD_CheckStatus>
  /* USER CODE END Callback 1 */
}
 8008332:	bf00      	nop
 8008334:	3708      	adds	r7, #8
 8008336:	46bd      	mov	sp, r7
 8008338:	bd80      	pop	{r7, pc}
 800833a:	bf00      	nop
 800833c:	40001000 	.word	0x40001000
 8008340:	200003fc 	.word	0x200003fc

08008344 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008344:	b480      	push	{r7}
 8008346:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8008348:	b672      	cpsid	i
}
 800834a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800834c:	bf00      	nop
 800834e:	e7fd      	b.n	800834c <Error_Handler+0x8>

08008350 <clip_duty>:
#include <math.h>

/* -------------------- Helpers -------------------- */

static inline uint8_t clip_duty(uint8_t duty)
{
 8008350:	b480      	push	{r7}
 8008352:	b085      	sub	sp, #20
 8008354:	af00      	add	r7, sp, #0
 8008356:	4603      	mov	r3, r0
 8008358:	71fb      	strb	r3, [r7, #7]
    uint8_t res = duty;
 800835a:	79fb      	ldrb	r3, [r7, #7]
 800835c:	73fb      	strb	r3, [r7, #15]

    if (res > MOTOR_MAX_DUTY)
 800835e:	7bfb      	ldrb	r3, [r7, #15]
 8008360:	2b64      	cmp	r3, #100	@ 0x64
 8008362:	d901      	bls.n	8008368 <clip_duty+0x18>
    {
        res = MOTOR_MAX_DUTY;
 8008364:	2364      	movs	r3, #100	@ 0x64
 8008366:	73fb      	strb	r3, [r7, #15]
    }

    return res;
 8008368:	7bfb      	ldrb	r3, [r7, #15]
}
 800836a:	4618      	mov	r0, r3
 800836c:	3714      	adds	r7, #20
 800836e:	46bd      	mov	sp, r7
 8008370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008374:	4770      	bx	lr
	...

08008378 <compute_pwm>:

static uint16_t compute_pwm(const Motor_t* m, uint8_t duty, Motor_Direction_t dir){
 8008378:	b590      	push	{r4, r7, lr}
 800837a:	b085      	sub	sp, #20
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
 8008380:	460b      	mov	r3, r1
 8008382:	70fb      	strb	r3, [r7, #3]
 8008384:	4613      	mov	r3, r2
 8008386:	70bb      	strb	r3, [r7, #2]
    uint16_t pwm;

    if (duty == MOTOR_MIN_DUTY){
 8008388:	78fb      	ldrb	r3, [r7, #3]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d103      	bne.n	8008396 <compute_pwm+0x1e>
        pwm = m->calib.pwm_stop;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	891b      	ldrh	r3, [r3, #8]
 8008392:	81fb      	strh	r3, [r7, #14]
 8008394:	e04d      	b.n	8008432 <compute_pwm+0xba>
    }

    else if (dir == CLOCKWISE){
 8008396:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800839a:	2b01      	cmp	r3, #1
 800839c:	d120      	bne.n	80083e0 <compute_pwm+0x68>
        pwm = m->calib.pwm_stop + (uint16_t)roundf((float)duty * m->calib.pwm_scale_forward / MOTOR_MAX_DUTY);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	891c      	ldrh	r4, [r3, #8]
 80083a2:	78fb      	ldrb	r3, [r7, #3]
 80083a4:	ee07 3a90 	vmov	s15, r3
 80083a8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	895b      	ldrh	r3, [r3, #10]
 80083b0:	ee07 3a90 	vmov	s15, r3
 80083b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80083b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80083bc:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 800843c <compute_pwm+0xc4>
 80083c0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80083c4:	eeb0 0a47 	vmov.f32	s0, s14
 80083c8:	f00d fe1e 	bl	8016008 <roundf>
 80083cc:	eef0 7a40 	vmov.f32	s15, s0
 80083d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80083d4:	ee17 3a90 	vmov	r3, s15
 80083d8:	b29b      	uxth	r3, r3
 80083da:	4423      	add	r3, r4
 80083dc:	81fb      	strh	r3, [r7, #14]
 80083de:	e028      	b.n	8008432 <compute_pwm+0xba>
    }

    else if (dir == COUNTERCLOCKWISE){
 80083e0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80083e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083e8:	d120      	bne.n	800842c <compute_pwm+0xb4>
        pwm = m->calib.pwm_stop - (uint16_t)roundf((float)duty * m->calib.pwm_scale_backward / MOTOR_MAX_DUTY);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	891c      	ldrh	r4, [r3, #8]
 80083ee:	78fb      	ldrb	r3, [r7, #3]
 80083f0:	ee07 3a90 	vmov	s15, r3
 80083f4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	899b      	ldrh	r3, [r3, #12]
 80083fc:	ee07 3a90 	vmov	s15, r3
 8008400:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008404:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008408:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 800843c <compute_pwm+0xc4>
 800840c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8008410:	eeb0 0a47 	vmov.f32	s0, s14
 8008414:	f00d fdf8 	bl	8016008 <roundf>
 8008418:	eef0 7a40 	vmov.f32	s15, s0
 800841c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008420:	ee17 3a90 	vmov	r3, s15
 8008424:	b29b      	uxth	r3, r3
 8008426:	1ae3      	subs	r3, r4, r3
 8008428:	81fb      	strh	r3, [r7, #14]
 800842a:	e002      	b.n	8008432 <compute_pwm+0xba>
    }

    else{
        pwm = m->calib.pwm_stop;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	891b      	ldrh	r3, [r3, #8]
 8008430:	81fb      	strh	r3, [r7, #14]
    }

    return pwm;
 8008432:	89fb      	ldrh	r3, [r7, #14]
}
 8008434:	4618      	mov	r0, r3
 8008436:	3714      	adds	r7, #20
 8008438:	46bd      	mov	sp, r7
 800843a:	bd90      	pop	{r4, r7, pc}
 800843c:	42c80000 	.word	0x42c80000

08008440 <apply_pwm>:

static inline void apply_pwm(const Motor_t* m, uint16_t value){
 8008440:	b480      	push	{r7}
 8008442:	b083      	sub	sp, #12
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
 8008448:	460b      	mov	r3, r1
 800844a:	807b      	strh	r3, [r7, #2]
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	685b      	ldr	r3, [r3, #4]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d105      	bne.n	8008460 <apply_pwm+0x20>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	887a      	ldrh	r2, [r7, #2]
 800845c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800845e:	e02c      	b.n	80084ba <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	685b      	ldr	r3, [r3, #4]
 8008464:	2b04      	cmp	r3, #4
 8008466:	d105      	bne.n	8008474 <apply_pwm+0x34>
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	681a      	ldr	r2, [r3, #0]
 800846e:	887b      	ldrh	r3, [r7, #2]
 8008470:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8008472:	e022      	b.n	80084ba <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	685b      	ldr	r3, [r3, #4]
 8008478:	2b08      	cmp	r3, #8
 800847a:	d105      	bne.n	8008488 <apply_pwm+0x48>
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	681a      	ldr	r2, [r3, #0]
 8008482:	887b      	ldrh	r3, [r7, #2]
 8008484:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8008486:	e018      	b.n	80084ba <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	685b      	ldr	r3, [r3, #4]
 800848c:	2b0c      	cmp	r3, #12
 800848e:	d105      	bne.n	800849c <apply_pwm+0x5c>
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	681a      	ldr	r2, [r3, #0]
 8008496:	887b      	ldrh	r3, [r7, #2]
 8008498:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800849a:	e00e      	b.n	80084ba <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	685b      	ldr	r3, [r3, #4]
 80084a0:	2b10      	cmp	r3, #16
 80084a2:	d105      	bne.n	80084b0 <apply_pwm+0x70>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	681a      	ldr	r2, [r3, #0]
 80084aa:	887b      	ldrh	r3, [r7, #2]
 80084ac:	6493      	str	r3, [r2, #72]	@ 0x48
}
 80084ae:	e004      	b.n	80084ba <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	681a      	ldr	r2, [r3, #0]
 80084b6:	887b      	ldrh	r3, [r7, #2]
 80084b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80084ba:	bf00      	nop
 80084bc:	370c      	adds	r7, #12
 80084be:	46bd      	mov	sp, r7
 80084c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c4:	4770      	bx	lr

080084c6 <motor_init>:

/* -------------------- API -------------------- */

Motor_Status_t motor_init(Motor_t* motor, TIM_HandleTypeDef* htim, uint32_t channel, const Motor_Calibration_t* calib)
{
 80084c6:	b580      	push	{r7, lr}
 80084c8:	b086      	sub	sp, #24
 80084ca:	af00      	add	r7, sp, #0
 80084cc:	60f8      	str	r0, [r7, #12]
 80084ce:	60b9      	str	r1, [r7, #8]
 80084d0:	607a      	str	r2, [r7, #4]
 80084d2:	603b      	str	r3, [r7, #0]
    Motor_Status_t status = MOTOR_ERR;
 80084d4:	23ff      	movs	r3, #255	@ 0xff
 80084d6:	75fb      	strb	r3, [r7, #23]

    if ((motor != NULL) && (htim != NULL) && (calib != NULL))
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d01e      	beq.n	800851c <motor_init+0x56>
 80084de:	68bb      	ldr	r3, [r7, #8]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d01b      	beq.n	800851c <motor_init+0x56>
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d018      	beq.n	800851c <motor_init+0x56>
    {
        motor->htim = htim;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	68ba      	ldr	r2, [r7, #8]
 80084ee:	601a      	str	r2, [r3, #0]
        motor->channel = channel;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	687a      	ldr	r2, [r7, #4]
 80084f4:	605a      	str	r2, [r3, #4]
        motor->calib = *calib;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	683a      	ldr	r2, [r7, #0]
 80084fa:	3308      	adds	r3, #8
 80084fc:	6810      	ldr	r0, [r2, #0]
 80084fe:	6018      	str	r0, [r3, #0]
 8008500:	8892      	ldrh	r2, [r2, #4]
 8008502:	809a      	strh	r2, [r3, #4]

        apply_pwm(motor, calib->pwm_stop);
 8008504:	683b      	ldr	r3, [r7, #0]
 8008506:	881b      	ldrh	r3, [r3, #0]
 8008508:	4619      	mov	r1, r3
 800850a:	68f8      	ldr	r0, [r7, #12]
 800850c:	f7ff ff98 	bl	8008440 <apply_pwm>
        (void)HAL_TIM_PWM_Start(htim, channel);
 8008510:	6879      	ldr	r1, [r7, #4]
 8008512:	68b8      	ldr	r0, [r7, #8]
 8008514:	f004 fc92 	bl	800ce3c <HAL_TIM_PWM_Start>

        status = MOTOR_OK;
 8008518:	2300      	movs	r3, #0
 800851a:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 800851c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008520:	4618      	mov	r0, r3
 8008522:	3718      	adds	r7, #24
 8008524:	46bd      	mov	sp, r7
 8008526:	bd80      	pop	{r7, pc}

08008528 <motor_set>:

Motor_Status_t motor_set(const Motor_t* motor, uint8_t duty, Motor_Direction_t dir)
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b084      	sub	sp, #16
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
 8008530:	460b      	mov	r3, r1
 8008532:	70fb      	strb	r3, [r7, #3]
 8008534:	4613      	mov	r3, r2
 8008536:	70bb      	strb	r3, [r7, #2]
    Motor_Status_t status = MOTOR_ERR;
 8008538:	23ff      	movs	r3, #255	@ 0xff
 800853a:	73fb      	strb	r3, [r7, #15]

    if (motor != NULL)
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d013      	beq.n	800856a <motor_set+0x42>
    {
        uint8_t safe_duty = clip_duty(duty);
 8008542:	78fb      	ldrb	r3, [r7, #3]
 8008544:	4618      	mov	r0, r3
 8008546:	f7ff ff03 	bl	8008350 <clip_duty>
 800854a:	4603      	mov	r3, r0
 800854c:	73bb      	strb	r3, [r7, #14]

        apply_pwm(motor, compute_pwm(motor, safe_duty, dir));
 800854e:	f997 2002 	ldrsb.w	r2, [r7, #2]
 8008552:	7bbb      	ldrb	r3, [r7, #14]
 8008554:	4619      	mov	r1, r3
 8008556:	6878      	ldr	r0, [r7, #4]
 8008558:	f7ff ff0e 	bl	8008378 <compute_pwm>
 800855c:	4603      	mov	r3, r0
 800855e:	4619      	mov	r1, r3
 8008560:	6878      	ldr	r0, [r7, #4]
 8008562:	f7ff ff6d 	bl	8008440 <apply_pwm>

        status = MOTOR_OK;
 8008566:	2300      	movs	r3, #0
 8008568:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800856a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800856e:	4618      	mov	r0, r3
 8008570:	3710      	adds	r7, #16
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}

08008576 <mpu6050_write_reg>:
#define MPU6050_I2C_TIMEOUT_MS   100u

/* -------------------- Low-level helpers (static) -------------------- */

static MPU60X0_StatusTypeDef mpu6050_write_reg(mpu6050_t* dev, uint8_t reg, uint8_t val)
{
 8008576:	b580      	push	{r7, lr}
 8008578:	b088      	sub	sp, #32
 800857a:	af04      	add	r7, sp, #16
 800857c:	6078      	str	r0, [r7, #4]
 800857e:	460b      	mov	r3, r1
 8008580:	70fb      	strb	r3, [r7, #3]
 8008582:	4613      	mov	r3, r2
 8008584:	70bb      	strb	r3, [r7, #2]
    MPU60X0_StatusTypeDef status = MPU6050_ERR_COMM;
 8008586:	2302      	movs	r3, #2
 8008588:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d015      	beq.n	80085bc <mpu6050_write_reg+0x46>
    {
        HAL_StatusTypeDef hal_status = HAL_I2C_Mem_Write(dev->i2c, dev->address, (uint16_t)reg,
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	6818      	ldr	r0, [r3, #0]
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	8899      	ldrh	r1, [r3, #4]
 8008598:	78fb      	ldrb	r3, [r7, #3]
 800859a:	b29a      	uxth	r2, r3
 800859c:	2364      	movs	r3, #100	@ 0x64
 800859e:	9302      	str	r3, [sp, #8]
 80085a0:	2301      	movs	r3, #1
 80085a2:	9301      	str	r3, [sp, #4]
 80085a4:	1cbb      	adds	r3, r7, #2
 80085a6:	9300      	str	r3, [sp, #0]
 80085a8:	2301      	movs	r3, #1
 80085aa:	f002 fc0b 	bl	800adc4 <HAL_I2C_Mem_Write>
 80085ae:	4603      	mov	r3, r0
 80085b0:	73bb      	strb	r3, [r7, #14]
                                                         I2C_MEMADD_SIZE_8BIT, &val, 1U,
                                                         MPU6050_I2C_TIMEOUT_MS);

        if (hal_status == HAL_OK)
 80085b2:	7bbb      	ldrb	r3, [r7, #14]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d101      	bne.n	80085bc <mpu6050_write_reg+0x46>
        {
            status = MPU6050_OK;
 80085b8:	2300      	movs	r3, #0
 80085ba:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 80085bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80085be:	4618      	mov	r0, r3
 80085c0:	3710      	adds	r7, #16
 80085c2:	46bd      	mov	sp, r7
 80085c4:	bd80      	pop	{r7, pc}

080085c6 <mpu6050_read_reg>:

static MPU60X0_StatusTypeDef mpu6050_read_reg(mpu6050_t* dev, uint8_t reg, uint8_t* val)
{
 80085c6:	b580      	push	{r7, lr}
 80085c8:	b08a      	sub	sp, #40	@ 0x28
 80085ca:	af04      	add	r7, sp, #16
 80085cc:	60f8      	str	r0, [r7, #12]
 80085ce:	460b      	mov	r3, r1
 80085d0:	607a      	str	r2, [r7, #4]
 80085d2:	72fb      	strb	r3, [r7, #11]
    MPU60X0_StatusTypeDef status = MPU6050_ERR_COMM;
 80085d4:	2302      	movs	r3, #2
 80085d6:	75fb      	strb	r3, [r7, #23]

    if ((dev != NULL) && (val != NULL))
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d018      	beq.n	8008610 <mpu6050_read_reg+0x4a>
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d015      	beq.n	8008610 <mpu6050_read_reg+0x4a>
    {
        HAL_StatusTypeDef hal_status = HAL_I2C_Mem_Read(dev->i2c, dev->address, (uint16_t)reg,
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	6818      	ldr	r0, [r3, #0]
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	8899      	ldrh	r1, [r3, #4]
 80085ec:	7afb      	ldrb	r3, [r7, #11]
 80085ee:	b29a      	uxth	r2, r3
 80085f0:	2364      	movs	r3, #100	@ 0x64
 80085f2:	9302      	str	r3, [sp, #8]
 80085f4:	2301      	movs	r3, #1
 80085f6:	9301      	str	r3, [sp, #4]
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	9300      	str	r3, [sp, #0]
 80085fc:	2301      	movs	r3, #1
 80085fe:	f002 fcf5 	bl	800afec <HAL_I2C_Mem_Read>
 8008602:	4603      	mov	r3, r0
 8008604:	75bb      	strb	r3, [r7, #22]
                                                        I2C_MEMADD_SIZE_8BIT, val, 1U,
                                                        MPU6050_I2C_TIMEOUT_MS);

        if (hal_status == HAL_OK)
 8008606:	7dbb      	ldrb	r3, [r7, #22]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d101      	bne.n	8008610 <mpu6050_read_reg+0x4a>
        {
            status = MPU6050_OK;
 800860c:	2300      	movs	r3, #0
 800860e:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 8008610:	7dfb      	ldrb	r3, [r7, #23]
}
 8008612:	4618      	mov	r0, r3
 8008614:	3718      	adds	r7, #24
 8008616:	46bd      	mov	sp, r7
 8008618:	bd80      	pop	{r7, pc}

0800861a <mpu6050_read_bytes>:

static MPU60X0_StatusTypeDef mpu6050_read_bytes(mpu6050_t* dev, uint8_t reg, uint8_t* buf, uint16_t len)
{
 800861a:	b580      	push	{r7, lr}
 800861c:	b08a      	sub	sp, #40	@ 0x28
 800861e:	af04      	add	r7, sp, #16
 8008620:	60f8      	str	r0, [r7, #12]
 8008622:	607a      	str	r2, [r7, #4]
 8008624:	461a      	mov	r2, r3
 8008626:	460b      	mov	r3, r1
 8008628:	72fb      	strb	r3, [r7, #11]
 800862a:	4613      	mov	r3, r2
 800862c:	813b      	strh	r3, [r7, #8]
    MPU60X0_StatusTypeDef status = MPU6050_ERR_COMM;
 800862e:	2302      	movs	r3, #2
 8008630:	75fb      	strb	r3, [r7, #23]

    if ((dev != NULL) && (buf != NULL))
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d018      	beq.n	800866a <mpu6050_read_bytes+0x50>
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d015      	beq.n	800866a <mpu6050_read_bytes+0x50>
    {
        HAL_StatusTypeDef hal_status = HAL_I2C_Mem_Read(dev->i2c, dev->address, (uint16_t)reg,
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	6818      	ldr	r0, [r3, #0]
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	8899      	ldrh	r1, [r3, #4]
 8008646:	7afb      	ldrb	r3, [r7, #11]
 8008648:	b29a      	uxth	r2, r3
 800864a:	2364      	movs	r3, #100	@ 0x64
 800864c:	9302      	str	r3, [sp, #8]
 800864e:	893b      	ldrh	r3, [r7, #8]
 8008650:	9301      	str	r3, [sp, #4]
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	9300      	str	r3, [sp, #0]
 8008656:	2301      	movs	r3, #1
 8008658:	f002 fcc8 	bl	800afec <HAL_I2C_Mem_Read>
 800865c:	4603      	mov	r3, r0
 800865e:	75bb      	strb	r3, [r7, #22]
                                                        I2C_MEMADD_SIZE_8BIT, buf, len,
                                                        MPU6050_I2C_TIMEOUT_MS);

        if (hal_status == HAL_OK)
 8008660:	7dbb      	ldrb	r3, [r7, #22]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d101      	bne.n	800866a <mpu6050_read_bytes+0x50>
        {
            status = MPU6050_OK;
 8008666:	2300      	movs	r3, #0
 8008668:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800866a:	7dfb      	ldrb	r3, [r7, #23]
}
 800866c:	4618      	mov	r0, r3
 800866e:	3718      	adds	r7, #24
 8008670:	46bd      	mov	sp, r7
 8008672:	bd80      	pop	{r7, pc}

08008674 <mpu6050_read_axis>:

static MPU60X0_StatusTypeDef mpu6050_read_axis(mpu6050_t* dev, uint8_t reg_h, float sensitivity, float* out)
{
 8008674:	b580      	push	{r7, lr}
 8008676:	b086      	sub	sp, #24
 8008678:	af00      	add	r7, sp, #0
 800867a:	60f8      	str	r0, [r7, #12]
 800867c:	460b      	mov	r3, r1
 800867e:	ed87 0a01 	vstr	s0, [r7, #4]
 8008682:	603a      	str	r2, [r7, #0]
 8008684:	72fb      	strb	r3, [r7, #11]
    MPU60X0_StatusTypeDef status = MPU6050_ERR;
 8008686:	2301      	movs	r3, #1
 8008688:	75fb      	strb	r3, [r7, #23]
    uint8_t buf[2];

    if ((dev != NULL) && (out != NULL))
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d029      	beq.n	80086e4 <mpu6050_read_axis+0x70>
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d026      	beq.n	80086e4 <mpu6050_read_axis+0x70>
    {
        if (mpu6050_read_bytes(dev, reg_h, buf, 2U) != MPU6050_OK)
 8008696:	f107 0210 	add.w	r2, r7, #16
 800869a:	7af9      	ldrb	r1, [r7, #11]
 800869c:	2302      	movs	r3, #2
 800869e:	68f8      	ldr	r0, [r7, #12]
 80086a0:	f7ff ffbb 	bl	800861a <mpu6050_read_bytes>
 80086a4:	4603      	mov	r3, r0
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d002      	beq.n	80086b0 <mpu6050_read_axis+0x3c>
        {
            status = MPU6050_ERR_COMM;
 80086aa:	2302      	movs	r3, #2
 80086ac:	75fb      	strb	r3, [r7, #23]
 80086ae:	e019      	b.n	80086e4 <mpu6050_read_axis+0x70>
        }
        else
        {
            /* MISRA: Converti in unsigned per l'operazione bitwise, poi casta a signed */
            uint16_t raw_u = ((uint16_t)buf[0] << 8U) | (uint16_t)buf[1];
 80086b0:	7c3b      	ldrb	r3, [r7, #16]
 80086b2:	b21b      	sxth	r3, r3
 80086b4:	021b      	lsls	r3, r3, #8
 80086b6:	b21a      	sxth	r2, r3
 80086b8:	7c7b      	ldrb	r3, [r7, #17]
 80086ba:	b21b      	sxth	r3, r3
 80086bc:	4313      	orrs	r3, r2
 80086be:	b21b      	sxth	r3, r3
 80086c0:	82bb      	strh	r3, [r7, #20]
            int16_t raw_s = (int16_t)raw_u;
 80086c2:	8abb      	ldrh	r3, [r7, #20]
 80086c4:	827b      	strh	r3, [r7, #18]

            *out = (float)raw_s / sensitivity;
 80086c6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80086ca:	ee07 3a90 	vmov	s15, r3
 80086ce:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80086d2:	ed97 7a01 	vldr	s14, [r7, #4]
 80086d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80086da:	683b      	ldr	r3, [r7, #0]
 80086dc:	edc3 7a00 	vstr	s15, [r3]
            status = MPU6050_OK;
 80086e0:	2300      	movs	r3, #0
 80086e2:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 80086e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80086e6:	4618      	mov	r0, r3
 80086e8:	3718      	adds	r7, #24
 80086ea:	46bd      	mov	sp, r7
 80086ec:	bd80      	pop	{r7, pc}
	...

080086f0 <mpu6050_gyro_sensitivity>:

    return sensitivity;
}

static float mpu6050_gyro_sensitivity(mpu6050_gyro_fs_t range)
{
 80086f0:	b480      	push	{r7}
 80086f2:	b085      	sub	sp, #20
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	4603      	mov	r3, r0
 80086f8:	71fb      	strb	r3, [r7, #7]
    float sensitivity;

    switch (range)
 80086fa:	79fb      	ldrb	r3, [r7, #7]
 80086fc:	2b03      	cmp	r3, #3
 80086fe:	d817      	bhi.n	8008730 <mpu6050_gyro_sensitivity+0x40>
 8008700:	a201      	add	r2, pc, #4	@ (adr r2, 8008708 <mpu6050_gyro_sensitivity+0x18>)
 8008702:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008706:	bf00      	nop
 8008708:	08008719 	.word	0x08008719
 800870c:	0800871f 	.word	0x0800871f
 8008710:	08008725 	.word	0x08008725
 8008714:	0800872b 	.word	0x0800872b
    {
        case MPU6050_GYRO_FS_250DPS:
            sensitivity = 131.0f;
 8008718:	4b0c      	ldr	r3, [pc, #48]	@ (800874c <mpu6050_gyro_sensitivity+0x5c>)
 800871a:	60fb      	str	r3, [r7, #12]
            break;
 800871c:	e00b      	b.n	8008736 <mpu6050_gyro_sensitivity+0x46>
        case MPU6050_GYRO_FS_500DPS:
            sensitivity = 65.5f;
 800871e:	4b0c      	ldr	r3, [pc, #48]	@ (8008750 <mpu6050_gyro_sensitivity+0x60>)
 8008720:	60fb      	str	r3, [r7, #12]
            break;
 8008722:	e008      	b.n	8008736 <mpu6050_gyro_sensitivity+0x46>
        case MPU6050_GYRO_FS_1000DPS:
            sensitivity = 32.8f;
 8008724:	4b0b      	ldr	r3, [pc, #44]	@ (8008754 <mpu6050_gyro_sensitivity+0x64>)
 8008726:	60fb      	str	r3, [r7, #12]
            break;
 8008728:	e005      	b.n	8008736 <mpu6050_gyro_sensitivity+0x46>
        case MPU6050_GYRO_FS_2000DPS:
            sensitivity = 16.4f;
 800872a:	4b0b      	ldr	r3, [pc, #44]	@ (8008758 <mpu6050_gyro_sensitivity+0x68>)
 800872c:	60fb      	str	r3, [r7, #12]
            break;
 800872e:	e002      	b.n	8008736 <mpu6050_gyro_sensitivity+0x46>
        default:
            sensitivity = 131.0f;
 8008730:	4b06      	ldr	r3, [pc, #24]	@ (800874c <mpu6050_gyro_sensitivity+0x5c>)
 8008732:	60fb      	str	r3, [r7, #12]
            break;
 8008734:	bf00      	nop
    }

    return sensitivity;
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	ee07 3a90 	vmov	s15, r3
}
 800873c:	eeb0 0a67 	vmov.f32	s0, s15
 8008740:	3714      	adds	r7, #20
 8008742:	46bd      	mov	sp, r7
 8008744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008748:	4770      	bx	lr
 800874a:	bf00      	nop
 800874c:	43030000 	.word	0x43030000
 8008750:	42830000 	.word	0x42830000
 8008754:	42033333 	.word	0x42033333
 8008758:	41833333 	.word	0x41833333

0800875c <mpu6050_reset>:

/* -------------------- Helper configurazione (static) -------------------- */

static MPU60X0_StatusTypeDef mpu6050_reset(mpu6050_t* dev)
{
 800875c:	b580      	push	{r7, lr}
 800875e:	b084      	sub	sp, #16
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
    MPU60X0_StatusTypeDef status = MPU6050_ERR;
 8008764:	2301      	movs	r3, #1
 8008766:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d00f      	beq.n	800878e <mpu6050_reset+0x32>
    {
        if (mpu6050_write_reg(dev, PWR_MGMT_1, DEVICE_RESET) != MPU6050_OK)
 800876e:	2280      	movs	r2, #128	@ 0x80
 8008770:	216b      	movs	r1, #107	@ 0x6b
 8008772:	6878      	ldr	r0, [r7, #4]
 8008774:	f7ff feff 	bl	8008576 <mpu6050_write_reg>
 8008778:	4603      	mov	r3, r0
 800877a:	2b00      	cmp	r3, #0
 800877c:	d002      	beq.n	8008784 <mpu6050_reset+0x28>
        {
            status = MPU6050_ERR_COMM;
 800877e:	2302      	movs	r3, #2
 8008780:	73fb      	strb	r3, [r7, #15]
 8008782:	e004      	b.n	800878e <mpu6050_reset+0x32>
        }
        else
        {
            HAL_Delay(100U);
 8008784:	2064      	movs	r0, #100	@ 0x64
 8008786:	f001 f879 	bl	800987c <HAL_Delay>
            status = MPU6050_OK;
 800878a:	2300      	movs	r3, #0
 800878c:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 800878e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008790:	4618      	mov	r0, r3
 8008792:	3710      	adds	r7, #16
 8008794:	46bd      	mov	sp, r7
 8008796:	bd80      	pop	{r7, pc}

08008798 <mpu6050_wake>:

static MPU60X0_StatusTypeDef mpu6050_wake(mpu6050_t* dev)
{
 8008798:	b580      	push	{r7, lr}
 800879a:	b084      	sub	sp, #16
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
    MPU60X0_StatusTypeDef status = MPU6050_ERR;
 80087a0:	2301      	movs	r3, #1
 80087a2:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d00c      	beq.n	80087c4 <mpu6050_wake+0x2c>
    {
        if (mpu6050_write_reg(dev, PWR_MGMT_1, PWR_MGMT_WAKE) != MPU6050_OK)
 80087aa:	2200      	movs	r2, #0
 80087ac:	216b      	movs	r1, #107	@ 0x6b
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	f7ff fee1 	bl	8008576 <mpu6050_write_reg>
 80087b4:	4603      	mov	r3, r0
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d002      	beq.n	80087c0 <mpu6050_wake+0x28>
        {
            status = MPU6050_ERR_COMM;
 80087ba:	2302      	movs	r3, #2
 80087bc:	73fb      	strb	r3, [r7, #15]
 80087be:	e001      	b.n	80087c4 <mpu6050_wake+0x2c>
        }
        else
        {
            status = MPU6050_OK;
 80087c0:	2300      	movs	r3, #0
 80087c2:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 80087c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80087c6:	4618      	mov	r0, r3
 80087c8:	3710      	adds	r7, #16
 80087ca:	46bd      	mov	sp, r7
 80087cc:	bd80      	pop	{r7, pc}

080087ce <mpu6050_set_accel_range_lowlevel>:

static MPU60X0_StatusTypeDef mpu6050_set_accel_range_lowlevel(mpu6050_t* dev, mpu6050_accel_fs_t range)
{
 80087ce:	b580      	push	{r7, lr}
 80087d0:	b084      	sub	sp, #16
 80087d2:	af00      	add	r7, sp, #0
 80087d4:	6078      	str	r0, [r7, #4]
 80087d6:	460b      	mov	r3, r1
 80087d8:	70fb      	strb	r3, [r7, #3]
    MPU60X0_StatusTypeDef status = MPU6050_ERR;
 80087da:	2301      	movs	r3, #1
 80087dc:	73fb      	strb	r3, [r7, #15]
    uint8_t reg = 0U;
 80087de:	2300      	movs	r3, #0
 80087e0:	73bb      	strb	r3, [r7, #14]

    if (dev != NULL)
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d026      	beq.n	8008836 <mpu6050_set_accel_range_lowlevel+0x68>
    {
        if (mpu6050_read_reg(dev, ACCEL_CONFIG, &reg) != MPU6050_OK)
 80087e8:	f107 030e 	add.w	r3, r7, #14
 80087ec:	461a      	mov	r2, r3
 80087ee:	211c      	movs	r1, #28
 80087f0:	6878      	ldr	r0, [r7, #4]
 80087f2:	f7ff fee8 	bl	80085c6 <mpu6050_read_reg>
 80087f6:	4603      	mov	r3, r0
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d002      	beq.n	8008802 <mpu6050_set_accel_range_lowlevel+0x34>
        {
            status = MPU6050_ERR_COMM;
 80087fc:	2302      	movs	r3, #2
 80087fe:	73fb      	strb	r3, [r7, #15]
 8008800:	e019      	b.n	8008836 <mpu6050_set_accel_range_lowlevel+0x68>
        }
        else
        {
            reg &= (uint8_t)(~0x18U);
 8008802:	7bbb      	ldrb	r3, [r7, #14]
 8008804:	f023 0318 	bic.w	r3, r3, #24
 8008808:	b2db      	uxtb	r3, r3
 800880a:	73bb      	strb	r3, [r7, #14]
            reg |= (uint8_t)((uint8_t)range << 3U);
 800880c:	78fb      	ldrb	r3, [r7, #3]
 800880e:	00db      	lsls	r3, r3, #3
 8008810:	b2da      	uxtb	r2, r3
 8008812:	7bbb      	ldrb	r3, [r7, #14]
 8008814:	4313      	orrs	r3, r2
 8008816:	b2db      	uxtb	r3, r3
 8008818:	73bb      	strb	r3, [r7, #14]

            if (mpu6050_write_reg(dev, ACCEL_CONFIG, reg) != MPU6050_OK)
 800881a:	7bbb      	ldrb	r3, [r7, #14]
 800881c:	461a      	mov	r2, r3
 800881e:	211c      	movs	r1, #28
 8008820:	6878      	ldr	r0, [r7, #4]
 8008822:	f7ff fea8 	bl	8008576 <mpu6050_write_reg>
 8008826:	4603      	mov	r3, r0
 8008828:	2b00      	cmp	r3, #0
 800882a:	d002      	beq.n	8008832 <mpu6050_set_accel_range_lowlevel+0x64>
            {
                status = MPU6050_ERR_COMM;
 800882c:	2302      	movs	r3, #2
 800882e:	73fb      	strb	r3, [r7, #15]
 8008830:	e001      	b.n	8008836 <mpu6050_set_accel_range_lowlevel+0x68>
            }
            else
            {
                status = MPU6050_OK;
 8008832:	2300      	movs	r3, #0
 8008834:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return status;
 8008836:	7bfb      	ldrb	r3, [r7, #15]
}
 8008838:	4618      	mov	r0, r3
 800883a:	3710      	adds	r7, #16
 800883c:	46bd      	mov	sp, r7
 800883e:	bd80      	pop	{r7, pc}

08008840 <mpu6050_set_gyro_range_lowlevel>:

static MPU60X0_StatusTypeDef mpu6050_set_gyro_range_lowlevel(mpu6050_t* dev, mpu6050_gyro_fs_t range)
{
 8008840:	b580      	push	{r7, lr}
 8008842:	b084      	sub	sp, #16
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
 8008848:	460b      	mov	r3, r1
 800884a:	70fb      	strb	r3, [r7, #3]
    MPU60X0_StatusTypeDef status = MPU6050_ERR;
 800884c:	2301      	movs	r3, #1
 800884e:	73fb      	strb	r3, [r7, #15]
    uint8_t reg = 0U;
 8008850:	2300      	movs	r3, #0
 8008852:	73bb      	strb	r3, [r7, #14]

    if (dev != NULL)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d026      	beq.n	80088a8 <mpu6050_set_gyro_range_lowlevel+0x68>
    {
        if (mpu6050_read_reg(dev, GYRO_CONFIG, &reg) != MPU6050_OK)
 800885a:	f107 030e 	add.w	r3, r7, #14
 800885e:	461a      	mov	r2, r3
 8008860:	211b      	movs	r1, #27
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f7ff feaf 	bl	80085c6 <mpu6050_read_reg>
 8008868:	4603      	mov	r3, r0
 800886a:	2b00      	cmp	r3, #0
 800886c:	d002      	beq.n	8008874 <mpu6050_set_gyro_range_lowlevel+0x34>
        {
            status = MPU6050_ERR_COMM;
 800886e:	2302      	movs	r3, #2
 8008870:	73fb      	strb	r3, [r7, #15]
 8008872:	e019      	b.n	80088a8 <mpu6050_set_gyro_range_lowlevel+0x68>
        }
        else
        {
            reg &= (uint8_t)(~0x18U);
 8008874:	7bbb      	ldrb	r3, [r7, #14]
 8008876:	f023 0318 	bic.w	r3, r3, #24
 800887a:	b2db      	uxtb	r3, r3
 800887c:	73bb      	strb	r3, [r7, #14]
            reg |= (uint8_t)((uint8_t)range << 3U);
 800887e:	78fb      	ldrb	r3, [r7, #3]
 8008880:	00db      	lsls	r3, r3, #3
 8008882:	b2da      	uxtb	r2, r3
 8008884:	7bbb      	ldrb	r3, [r7, #14]
 8008886:	4313      	orrs	r3, r2
 8008888:	b2db      	uxtb	r3, r3
 800888a:	73bb      	strb	r3, [r7, #14]

            if (mpu6050_write_reg(dev, GYRO_CONFIG, reg) != MPU6050_OK)
 800888c:	7bbb      	ldrb	r3, [r7, #14]
 800888e:	461a      	mov	r2, r3
 8008890:	211b      	movs	r1, #27
 8008892:	6878      	ldr	r0, [r7, #4]
 8008894:	f7ff fe6f 	bl	8008576 <mpu6050_write_reg>
 8008898:	4603      	mov	r3, r0
 800889a:	2b00      	cmp	r3, #0
 800889c:	d002      	beq.n	80088a4 <mpu6050_set_gyro_range_lowlevel+0x64>
            {
                status = MPU6050_ERR_COMM;
 800889e:	2302      	movs	r3, #2
 80088a0:	73fb      	strb	r3, [r7, #15]
 80088a2:	e001      	b.n	80088a8 <mpu6050_set_gyro_range_lowlevel+0x68>
            }
            else
            {
                status = MPU6050_OK;
 80088a4:	2300      	movs	r3, #0
 80088a6:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return status;
 80088a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3710      	adds	r7, #16
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}

080088b2 <mpu6050_apply_config>:


static MPU60X0_StatusTypeDef mpu6050_apply_config(mpu6050_t* dev, const mpu6050_config_t* cfg)
{
 80088b2:	b580      	push	{r7, lr}
 80088b4:	b084      	sub	sp, #16
 80088b6:	af00      	add	r7, sp, #0
 80088b8:	6078      	str	r0, [r7, #4]
 80088ba:	6039      	str	r1, [r7, #0]
    MPU60X0_StatusTypeDef st = MPU6050_ERR;
 80088bc:	2301      	movs	r3, #1
 80088be:	73fb      	strb	r3, [r7, #15]

    if ((dev != NULL) && (cfg != NULL))
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d036      	beq.n	8008934 <mpu6050_apply_config+0x82>
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d033      	beq.n	8008934 <mpu6050_apply_config+0x82>
    {
        st = mpu6050_set_dlpf(dev, cfg->dlpf_cfg);
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	781b      	ldrb	r3, [r3, #0]
 80088d0:	4619      	mov	r1, r3
 80088d2:	6878      	ldr	r0, [r7, #4]
 80088d4:	f000 f8ac 	bl	8008a30 <mpu6050_set_dlpf>
 80088d8:	4603      	mov	r3, r0
 80088da:	73fb      	strb	r3, [r7, #15]

        if (st == MPU6050_OK)
 80088dc:	7bfb      	ldrb	r3, [r7, #15]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d107      	bne.n	80088f2 <mpu6050_apply_config+0x40>
        {
            st = mpu6050_set_sample_div(dev, cfg->smplrt_div);
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	785b      	ldrb	r3, [r3, #1]
 80088e6:	4619      	mov	r1, r3
 80088e8:	6878      	ldr	r0, [r7, #4]
 80088ea:	f000 f8df 	bl	8008aac <mpu6050_set_sample_div>
 80088ee:	4603      	mov	r3, r0
 80088f0:	73fb      	strb	r3, [r7, #15]
        }

        if (st == MPU6050_OK)
 80088f2:	7bfb      	ldrb	r3, [r7, #15]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d107      	bne.n	8008908 <mpu6050_apply_config+0x56>
        {
            st = mpu6050_set_accel_fs(dev, cfg->accel_range);
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	789b      	ldrb	r3, [r3, #2]
 80088fc:	4619      	mov	r1, r3
 80088fe:	6878      	ldr	r0, [r7, #4]
 8008900:	f000 f8f5 	bl	8008aee <mpu6050_set_accel_fs>
 8008904:	4603      	mov	r3, r0
 8008906:	73fb      	strb	r3, [r7, #15]
        }

        if (st == MPU6050_OK)
 8008908:	7bfb      	ldrb	r3, [r7, #15]
 800890a:	2b00      	cmp	r3, #0
 800890c:	d107      	bne.n	800891e <mpu6050_apply_config+0x6c>
        {
            st = mpu6050_set_gyro_fs(dev, cfg->gyro_range);
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	78db      	ldrb	r3, [r3, #3]
 8008912:	4619      	mov	r1, r3
 8008914:	6878      	ldr	r0, [r7, #4]
 8008916:	f000 f90d 	bl	8008b34 <mpu6050_set_gyro_fs>
 800891a:	4603      	mov	r3, r0
 800891c:	73fb      	strb	r3, [r7, #15]
        }

        if (st == MPU6050_OK)
 800891e:	7bfb      	ldrb	r3, [r7, #15]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d107      	bne.n	8008934 <mpu6050_apply_config+0x82>
        {
            st = mpu6050_set_interrupt_mask(dev, cfg->int_enable);
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	791b      	ldrb	r3, [r3, #4]
 8008928:	4619      	mov	r1, r3
 800892a:	6878      	ldr	r0, [r7, #4]
 800892c:	f000 f925 	bl	8008b7a <mpu6050_set_interrupt_mask>
 8008930:	4603      	mov	r3, r0
 8008932:	73fb      	strb	r3, [r7, #15]
        }
    }

    return st;
 8008934:	7bfb      	ldrb	r3, [r7, #15]
}
 8008936:	4618      	mov	r0, r3
 8008938:	3710      	adds	r7, #16
 800893a:	46bd      	mov	sp, r7
 800893c:	bd80      	pop	{r7, pc}

0800893e <mpu6050_init>:

/* -------------------- API di base -------------------- */

MPU60X0_StatusTypeDef mpu6050_init(mpu6050_t* dev, I2C_HandleTypeDef* i2c, uint16_t address, const mpu6050_config_t* mpu_cfg)
{
 800893e:	b580      	push	{r7, lr}
 8008940:	b086      	sub	sp, #24
 8008942:	af00      	add	r7, sp, #0
 8008944:	60f8      	str	r0, [r7, #12]
 8008946:	60b9      	str	r1, [r7, #8]
 8008948:	603b      	str	r3, [r7, #0]
 800894a:	4613      	mov	r3, r2
 800894c:	80fb      	strh	r3, [r7, #6]
    MPU60X0_StatusTypeDef st = MPU6050_ERR;
 800894e:	2301      	movs	r3, #1
 8008950:	75fb      	strb	r3, [r7, #23]

    if ((dev != NULL) && (i2c != NULL) && (mpu_cfg != NULL))
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	2b00      	cmp	r3, #0
 8008956:	d033      	beq.n	80089c0 <mpu6050_init+0x82>
 8008958:	68bb      	ldr	r3, [r7, #8]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d030      	beq.n	80089c0 <mpu6050_init+0x82>
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d02d      	beq.n	80089c0 <mpu6050_init+0x82>
    {
        dev->i2c = i2c;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	68ba      	ldr	r2, [r7, #8]
 8008968:	601a      	str	r2, [r3, #0]

        if (address != 0U)
 800896a:	88fb      	ldrh	r3, [r7, #6]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d003      	beq.n	8008978 <mpu6050_init+0x3a>
        {
            dev->address = address;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	88fa      	ldrh	r2, [r7, #6]
 8008974:	809a      	strh	r2, [r3, #4]
 8008976:	e002      	b.n	800897e <mpu6050_init+0x40>
        }
        else
        {
            dev->address = MPU60X0_ADDRESS;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	22d0      	movs	r2, #208	@ 0xd0
 800897c:	809a      	strh	r2, [r3, #4]
        }

        if (mpu6050_reset(dev) != MPU6050_OK)
 800897e:	68f8      	ldr	r0, [r7, #12]
 8008980:	f7ff feec 	bl	800875c <mpu6050_reset>
 8008984:	4603      	mov	r3, r0
 8008986:	2b00      	cmp	r3, #0
 8008988:	d002      	beq.n	8008990 <mpu6050_init+0x52>
        {
            st = MPU6050_ERR_COMM;
 800898a:	2302      	movs	r3, #2
 800898c:	75fb      	strb	r3, [r7, #23]
 800898e:	e017      	b.n	80089c0 <mpu6050_init+0x82>
        }
        else if (mpu6050_wake(dev) != MPU6050_OK)
 8008990:	68f8      	ldr	r0, [r7, #12]
 8008992:	f7ff ff01 	bl	8008798 <mpu6050_wake>
 8008996:	4603      	mov	r3, r0
 8008998:	2b00      	cmp	r3, #0
 800899a:	d002      	beq.n	80089a2 <mpu6050_init+0x64>
        {
            st = MPU6050_ERR_COMM;
 800899c:	2302      	movs	r3, #2
 800899e:	75fb      	strb	r3, [r7, #23]
 80089a0:	e00e      	b.n	80089c0 <mpu6050_init+0x82>
        }
        else
        {
            dev->mpu6050_cfg = *mpu_cfg;
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	683a      	ldr	r2, [r7, #0]
 80089a6:	3306      	adds	r3, #6
 80089a8:	6811      	ldr	r1, [r2, #0]
 80089aa:	6019      	str	r1, [r3, #0]
 80089ac:	7912      	ldrb	r2, [r2, #4]
 80089ae:	711a      	strb	r2, [r3, #4]
            st = mpu6050_apply_config(dev, &dev->mpu6050_cfg);
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	3306      	adds	r3, #6
 80089b4:	4619      	mov	r1, r3
 80089b6:	68f8      	ldr	r0, [r7, #12]
 80089b8:	f7ff ff7b 	bl	80088b2 <mpu6050_apply_config>
 80089bc:	4603      	mov	r3, r0
 80089be:	75fb      	strb	r3, [r7, #23]
        }
    }

    return st;
 80089c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80089c2:	4618      	mov	r0, r3
 80089c4:	3718      	adds	r7, #24
 80089c6:	46bd      	mov	sp, r7
 80089c8:	bd80      	pop	{r7, pc}

080089ca <mpu6050_recovery_init>:

MPU60X0_StatusTypeDef mpu6050_recovery_init(mpu6050_t* dev)
{
 80089ca:	b580      	push	{r7, lr}
 80089cc:	b084      	sub	sp, #16
 80089ce:	af00      	add	r7, sp, #0
 80089d0:	6078      	str	r0, [r7, #4]
    MPU60X0_StatusTypeDef st = MPU6050_ERR;
 80089d2:	2301      	movs	r3, #1
 80089d4:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d00f      	beq.n	80089fc <mpu6050_recovery_init+0x32>
    {
        st = mpu6050_signal_path_reset(dev);
 80089dc:	6878      	ldr	r0, [r7, #4]
 80089de:	f000 f812 	bl	8008a06 <mpu6050_signal_path_reset>
 80089e2:	4603      	mov	r3, r0
 80089e4:	73fb      	strb	r3, [r7, #15]

        if (st == MPU6050_OK)
 80089e6:	7bfb      	ldrb	r3, [r7, #15]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d107      	bne.n	80089fc <mpu6050_recovery_init+0x32>
        {
            st = mpu6050_apply_config(dev, &dev->mpu6050_cfg);
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	3306      	adds	r3, #6
 80089f0:	4619      	mov	r1, r3
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	f7ff ff5d 	bl	80088b2 <mpu6050_apply_config>
 80089f8:	4603      	mov	r3, r0
 80089fa:	73fb      	strb	r3, [r7, #15]
        }
    }

    return st;
 80089fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80089fe:	4618      	mov	r0, r3
 8008a00:	3710      	adds	r7, #16
 8008a02:	46bd      	mov	sp, r7
 8008a04:	bd80      	pop	{r7, pc}

08008a06 <mpu6050_signal_path_reset>:
}

/* -------------------- API di configurazione -------------------- */

MPU60X0_StatusTypeDef mpu6050_signal_path_reset(mpu6050_t* dev)
{
 8008a06:	b580      	push	{r7, lr}
 8008a08:	b084      	sub	sp, #16
 8008a0a:	af00      	add	r7, sp, #0
 8008a0c:	6078      	str	r0, [r7, #4]
    MPU60X0_StatusTypeDef status = MPU6050_ERR;
 8008a0e:	2301      	movs	r3, #1
 8008a10:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d006      	beq.n	8008a26 <mpu6050_signal_path_reset+0x20>
    {
        status = mpu6050_write_reg(dev, SIGNAL_PATH_RESET, (uint8_t)(GYRO_RESET | ACCEL_RESET | TEMP_RESET));
 8008a18:	2207      	movs	r2, #7
 8008a1a:	2168      	movs	r1, #104	@ 0x68
 8008a1c:	6878      	ldr	r0, [r7, #4]
 8008a1e:	f7ff fdaa 	bl	8008576 <mpu6050_write_reg>
 8008a22:	4603      	mov	r3, r0
 8008a24:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8008a26:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a28:	4618      	mov	r0, r3
 8008a2a:	3710      	adds	r7, #16
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	bd80      	pop	{r7, pc}

08008a30 <mpu6050_set_dlpf>:

MPU60X0_StatusTypeDef mpu6050_set_dlpf(mpu6050_t* dev, uint8_t dlpf_cfg)
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b084      	sub	sp, #16
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
 8008a38:	460b      	mov	r3, r1
 8008a3a:	70fb      	strb	r3, [r7, #3]
    MPU60X0_StatusTypeDef status = MPU6050_ERR;
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	73fb      	strb	r3, [r7, #15]
    uint8_t reg = 0U;
 8008a40:	2300      	movs	r3, #0
 8008a42:	737b      	strb	r3, [r7, #13]
    uint8_t cfg_masked;

    if (dev != NULL)
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d02b      	beq.n	8008aa2 <mpu6050_set_dlpf+0x72>
    {
        cfg_masked = (dlpf_cfg & 0x07U);
 8008a4a:	78fb      	ldrb	r3, [r7, #3]
 8008a4c:	f003 0307 	and.w	r3, r3, #7
 8008a50:	73bb      	strb	r3, [r7, #14]

        if (mpu6050_read_reg(dev, CONFIG, &reg) != MPU6050_OK)
 8008a52:	f107 030d 	add.w	r3, r7, #13
 8008a56:	461a      	mov	r2, r3
 8008a58:	211a      	movs	r1, #26
 8008a5a:	6878      	ldr	r0, [r7, #4]
 8008a5c:	f7ff fdb3 	bl	80085c6 <mpu6050_read_reg>
 8008a60:	4603      	mov	r3, r0
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d002      	beq.n	8008a6c <mpu6050_set_dlpf+0x3c>
        {
            status = MPU6050_ERR_COMM;
 8008a66:	2302      	movs	r3, #2
 8008a68:	73fb      	strb	r3, [r7, #15]
 8008a6a:	e01a      	b.n	8008aa2 <mpu6050_set_dlpf+0x72>
        }
        else
        {
            reg &= (uint8_t)(~0x07U);
 8008a6c:	7b7b      	ldrb	r3, [r7, #13]
 8008a6e:	f023 0307 	bic.w	r3, r3, #7
 8008a72:	b2db      	uxtb	r3, r3
 8008a74:	737b      	strb	r3, [r7, #13]
            reg |= cfg_masked;
 8008a76:	7b7a      	ldrb	r2, [r7, #13]
 8008a78:	7bbb      	ldrb	r3, [r7, #14]
 8008a7a:	4313      	orrs	r3, r2
 8008a7c:	b2db      	uxtb	r3, r3
 8008a7e:	737b      	strb	r3, [r7, #13]

            if (mpu6050_write_reg(dev, CONFIG, reg) != MPU6050_OK)
 8008a80:	7b7b      	ldrb	r3, [r7, #13]
 8008a82:	461a      	mov	r2, r3
 8008a84:	211a      	movs	r1, #26
 8008a86:	6878      	ldr	r0, [r7, #4]
 8008a88:	f7ff fd75 	bl	8008576 <mpu6050_write_reg>
 8008a8c:	4603      	mov	r3, r0
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d002      	beq.n	8008a98 <mpu6050_set_dlpf+0x68>
            {
                status = MPU6050_ERR_COMM;
 8008a92:	2302      	movs	r3, #2
 8008a94:	73fb      	strb	r3, [r7, #15]
 8008a96:	e004      	b.n	8008aa2 <mpu6050_set_dlpf+0x72>
            }
            else
            {
                dev->mpu6050_cfg.dlpf_cfg = cfg_masked;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	7bba      	ldrb	r2, [r7, #14]
 8008a9c:	719a      	strb	r2, [r3, #6]
                status = MPU6050_OK;
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return status;
 8008aa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	3710      	adds	r7, #16
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	bd80      	pop	{r7, pc}

08008aac <mpu6050_set_sample_div>:

    return status;
}

MPU60X0_StatusTypeDef mpu6050_set_sample_div(mpu6050_t* dev, uint8_t smplrt_div)
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b084      	sub	sp, #16
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]
 8008ab4:	460b      	mov	r3, r1
 8008ab6:	70fb      	strb	r3, [r7, #3]
    MPU60X0_StatusTypeDef status = MPU6050_ERR;
 8008ab8:	2301      	movs	r3, #1
 8008aba:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d010      	beq.n	8008ae4 <mpu6050_set_sample_div+0x38>
    {
        if (mpu6050_write_reg(dev, SMPRT_DIV, smplrt_div) != MPU6050_OK)
 8008ac2:	78fb      	ldrb	r3, [r7, #3]
 8008ac4:	461a      	mov	r2, r3
 8008ac6:	2119      	movs	r1, #25
 8008ac8:	6878      	ldr	r0, [r7, #4]
 8008aca:	f7ff fd54 	bl	8008576 <mpu6050_write_reg>
 8008ace:	4603      	mov	r3, r0
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d002      	beq.n	8008ada <mpu6050_set_sample_div+0x2e>
        {
            status = MPU6050_ERR_COMM;
 8008ad4:	2302      	movs	r3, #2
 8008ad6:	73fb      	strb	r3, [r7, #15]
 8008ad8:	e004      	b.n	8008ae4 <mpu6050_set_sample_div+0x38>
        }
        else
        {
            dev->mpu6050_cfg.smplrt_div = smplrt_div;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	78fa      	ldrb	r2, [r7, #3]
 8008ade:	71da      	strb	r2, [r3, #7]
            status = MPU6050_OK;
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 8008ae4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	3710      	adds	r7, #16
 8008aea:	46bd      	mov	sp, r7
 8008aec:	bd80      	pop	{r7, pc}

08008aee <mpu6050_set_accel_fs>:

    return status;
}

MPU60X0_StatusTypeDef mpu6050_set_accel_fs(mpu6050_t* dev, mpu6050_accel_fs_t fs)
{
 8008aee:	b580      	push	{r7, lr}
 8008af0:	b084      	sub	sp, #16
 8008af2:	af00      	add	r7, sp, #0
 8008af4:	6078      	str	r0, [r7, #4]
 8008af6:	460b      	mov	r3, r1
 8008af8:	70fb      	strb	r3, [r7, #3]
    MPU60X0_StatusTypeDef status = MPU6050_ERR;
 8008afa:	2301      	movs	r3, #1
 8008afc:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d012      	beq.n	8008b2a <mpu6050_set_accel_fs+0x3c>
    {
        if (fs <= MPU6050_ACCEL_FS_16G)
 8008b04:	78fb      	ldrb	r3, [r7, #3]
 8008b06:	2b03      	cmp	r3, #3
 8008b08:	d80f      	bhi.n	8008b2a <mpu6050_set_accel_fs+0x3c>
        {
            if (mpu6050_set_accel_range_lowlevel(dev, fs) != MPU6050_OK)
 8008b0a:	78fb      	ldrb	r3, [r7, #3]
 8008b0c:	4619      	mov	r1, r3
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f7ff fe5d 	bl	80087ce <mpu6050_set_accel_range_lowlevel>
 8008b14:	4603      	mov	r3, r0
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d002      	beq.n	8008b20 <mpu6050_set_accel_fs+0x32>
            {
                status = MPU6050_ERR_COMM;
 8008b1a:	2302      	movs	r3, #2
 8008b1c:	73fb      	strb	r3, [r7, #15]
 8008b1e:	e004      	b.n	8008b2a <mpu6050_set_accel_fs+0x3c>
            }
            else
            {
                dev->mpu6050_cfg.accel_range = fs;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	78fa      	ldrb	r2, [r7, #3]
 8008b24:	721a      	strb	r2, [r3, #8]
                status = MPU6050_OK;
 8008b26:	2300      	movs	r3, #0
 8008b28:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return status;
 8008b2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	3710      	adds	r7, #16
 8008b30:	46bd      	mov	sp, r7
 8008b32:	bd80      	pop	{r7, pc}

08008b34 <mpu6050_set_gyro_fs>:

    return status;
}

MPU60X0_StatusTypeDef mpu6050_set_gyro_fs(mpu6050_t* dev, mpu6050_gyro_fs_t fs)
{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b084      	sub	sp, #16
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
 8008b3c:	460b      	mov	r3, r1
 8008b3e:	70fb      	strb	r3, [r7, #3]
    MPU60X0_StatusTypeDef status = MPU6050_ERR;
 8008b40:	2301      	movs	r3, #1
 8008b42:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d012      	beq.n	8008b70 <mpu6050_set_gyro_fs+0x3c>
    {
        if (fs <= MPU6050_GYRO_FS_2000DPS)
 8008b4a:	78fb      	ldrb	r3, [r7, #3]
 8008b4c:	2b03      	cmp	r3, #3
 8008b4e:	d80f      	bhi.n	8008b70 <mpu6050_set_gyro_fs+0x3c>
        {
            if (mpu6050_set_gyro_range_lowlevel(dev, fs) != MPU6050_OK)
 8008b50:	78fb      	ldrb	r3, [r7, #3]
 8008b52:	4619      	mov	r1, r3
 8008b54:	6878      	ldr	r0, [r7, #4]
 8008b56:	f7ff fe73 	bl	8008840 <mpu6050_set_gyro_range_lowlevel>
 8008b5a:	4603      	mov	r3, r0
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d002      	beq.n	8008b66 <mpu6050_set_gyro_fs+0x32>
            {
                status = MPU6050_ERR_COMM;
 8008b60:	2302      	movs	r3, #2
 8008b62:	73fb      	strb	r3, [r7, #15]
 8008b64:	e004      	b.n	8008b70 <mpu6050_set_gyro_fs+0x3c>
            }
            else
            {
                dev->mpu6050_cfg.gyro_range = fs;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	78fa      	ldrb	r2, [r7, #3]
 8008b6a:	725a      	strb	r2, [r3, #9]
                status = MPU6050_OK;
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return status;
 8008b70:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b72:	4618      	mov	r0, r3
 8008b74:	3710      	adds	r7, #16
 8008b76:	46bd      	mov	sp, r7
 8008b78:	bd80      	pop	{r7, pc}

08008b7a <mpu6050_set_interrupt_mask>:

    return status;
}

MPU60X0_StatusTypeDef mpu6050_set_interrupt_mask(mpu6050_t* dev, uint8_t int_mask)
{
 8008b7a:	b580      	push	{r7, lr}
 8008b7c:	b084      	sub	sp, #16
 8008b7e:	af00      	add	r7, sp, #0
 8008b80:	6078      	str	r0, [r7, #4]
 8008b82:	460b      	mov	r3, r1
 8008b84:	70fb      	strb	r3, [r7, #3]
    MPU60X0_StatusTypeDef status = MPU6050_ERR;
 8008b86:	2301      	movs	r3, #1
 8008b88:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d010      	beq.n	8008bb2 <mpu6050_set_interrupt_mask+0x38>
    {
        if (mpu6050_write_reg(dev, INT_ENABLE, int_mask) != MPU6050_OK)
 8008b90:	78fb      	ldrb	r3, [r7, #3]
 8008b92:	461a      	mov	r2, r3
 8008b94:	2138      	movs	r1, #56	@ 0x38
 8008b96:	6878      	ldr	r0, [r7, #4]
 8008b98:	f7ff fced 	bl	8008576 <mpu6050_write_reg>
 8008b9c:	4603      	mov	r3, r0
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d002      	beq.n	8008ba8 <mpu6050_set_interrupt_mask+0x2e>
        {
            status = MPU6050_ERR_COMM;
 8008ba2:	2302      	movs	r3, #2
 8008ba4:	73fb      	strb	r3, [r7, #15]
 8008ba6:	e004      	b.n	8008bb2 <mpu6050_set_interrupt_mask+0x38>
        }
        else
        {
            dev->mpu6050_cfg.int_enable = int_mask;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	78fa      	ldrb	r2, [r7, #3]
 8008bac:	729a      	strb	r2, [r3, #10]
            status = MPU6050_OK;
 8008bae:	2300      	movs	r3, #0
 8008bb0:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 8008bb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	3710      	adds	r7, #16
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	bd80      	pop	{r7, pc}

08008bbc <mpu6050_get_gyro_z>:
MPU60X0_StatusTypeDef mpu6050_get_gyro_y(mpu6050_t* dev, float* gy){
    float sens = mpu6050_gyro_sensitivity(dev->mpu6050_cfg.gyro_range);
    return mpu6050_read_axis(dev, GYRO_YOUT_H, sens, gy);
}

MPU60X0_StatusTypeDef mpu6050_get_gyro_z(mpu6050_t* dev, float* gz){
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b084      	sub	sp, #16
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
 8008bc4:	6039      	str	r1, [r7, #0]
    float sens = mpu6050_gyro_sensitivity(dev->mpu6050_cfg.gyro_range);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	7a5b      	ldrb	r3, [r3, #9]
 8008bca:	4618      	mov	r0, r3
 8008bcc:	f7ff fd90 	bl	80086f0 <mpu6050_gyro_sensitivity>
 8008bd0:	ed87 0a03 	vstr	s0, [r7, #12]
    return mpu6050_read_axis(dev, GYRO_ZOUT_H, sens, gz);
 8008bd4:	683a      	ldr	r2, [r7, #0]
 8008bd6:	ed97 0a03 	vldr	s0, [r7, #12]
 8008bda:	2147      	movs	r1, #71	@ 0x47
 8008bdc:	6878      	ldr	r0, [r7, #4]
 8008bde:	f7ff fd49 	bl	8008674 <mpu6050_read_axis>
 8008be2:	4603      	mov	r3, r0
}
 8008be4:	4618      	mov	r0, r3
 8008be6:	3710      	adds	r7, #16
 8008be8:	46bd      	mov	sp, r7
 8008bea:	bd80      	pop	{r7, pc}

08008bec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b082      	sub	sp, #8
 8008bf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008bf2:	4b12      	ldr	r3, [pc, #72]	@ (8008c3c <HAL_MspInit+0x50>)
 8008bf4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008bf6:	4a11      	ldr	r2, [pc, #68]	@ (8008c3c <HAL_MspInit+0x50>)
 8008bf8:	f043 0301 	orr.w	r3, r3, #1
 8008bfc:	6613      	str	r3, [r2, #96]	@ 0x60
 8008bfe:	4b0f      	ldr	r3, [pc, #60]	@ (8008c3c <HAL_MspInit+0x50>)
 8008c00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008c02:	f003 0301 	and.w	r3, r3, #1
 8008c06:	607b      	str	r3, [r7, #4]
 8008c08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008c0a:	4b0c      	ldr	r3, [pc, #48]	@ (8008c3c <HAL_MspInit+0x50>)
 8008c0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c0e:	4a0b      	ldr	r2, [pc, #44]	@ (8008c3c <HAL_MspInit+0x50>)
 8008c10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008c14:	6593      	str	r3, [r2, #88]	@ 0x58
 8008c16:	4b09      	ldr	r3, [pc, #36]	@ (8008c3c <HAL_MspInit+0x50>)
 8008c18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008c1e:	603b      	str	r3, [r7, #0]
 8008c20:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8008c22:	2200      	movs	r2, #0
 8008c24:	210f      	movs	r1, #15
 8008c26:	f06f 0001 	mvn.w	r0, #1
 8008c2a:	f000 ff01 	bl	8009a30 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8008c2e:	f002 ff81 	bl	800bb34 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008c32:	bf00      	nop
 8008c34:	3708      	adds	r7, #8
 8008c36:	46bd      	mov	sp, r7
 8008c38:	bd80      	pop	{r7, pc}
 8008c3a:	bf00      	nop
 8008c3c:	40021000 	.word	0x40021000

08008c40 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b08c      	sub	sp, #48	@ 0x30
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8008c48:	2300      	movs	r3, #0
 8008c4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8008c50:	4b2c      	ldr	r3, [pc, #176]	@ (8008d04 <HAL_InitTick+0xc4>)
 8008c52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c54:	4a2b      	ldr	r2, [pc, #172]	@ (8008d04 <HAL_InitTick+0xc4>)
 8008c56:	f043 0310 	orr.w	r3, r3, #16
 8008c5a:	6593      	str	r3, [r2, #88]	@ 0x58
 8008c5c:	4b29      	ldr	r3, [pc, #164]	@ (8008d04 <HAL_InitTick+0xc4>)
 8008c5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c60:	f003 0310 	and.w	r3, r3, #16
 8008c64:	60bb      	str	r3, [r7, #8]
 8008c66:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8008c68:	f107 020c 	add.w	r2, r7, #12
 8008c6c:	f107 0310 	add.w	r3, r7, #16
 8008c70:	4611      	mov	r1, r2
 8008c72:	4618      	mov	r0, r3
 8008c74:	f003 fc56 	bl	800c524 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8008c78:	f003 fc28 	bl	800c4cc <HAL_RCC_GetPCLK1Freq>
 8008c7c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8008c7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c80:	4a21      	ldr	r2, [pc, #132]	@ (8008d08 <HAL_InitTick+0xc8>)
 8008c82:	fba2 2303 	umull	r2, r3, r2, r3
 8008c86:	0c9b      	lsrs	r3, r3, #18
 8008c88:	3b01      	subs	r3, #1
 8008c8a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8008c8c:	4b1f      	ldr	r3, [pc, #124]	@ (8008d0c <HAL_InitTick+0xcc>)
 8008c8e:	4a20      	ldr	r2, [pc, #128]	@ (8008d10 <HAL_InitTick+0xd0>)
 8008c90:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8008c92:	4b1e      	ldr	r3, [pc, #120]	@ (8008d0c <HAL_InitTick+0xcc>)
 8008c94:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8008c98:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8008c9a:	4a1c      	ldr	r2, [pc, #112]	@ (8008d0c <HAL_InitTick+0xcc>)
 8008c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c9e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8008ca0:	4b1a      	ldr	r3, [pc, #104]	@ (8008d0c <HAL_InitTick+0xcc>)
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008ca6:	4b19      	ldr	r3, [pc, #100]	@ (8008d0c <HAL_InitTick+0xcc>)
 8008ca8:	2200      	movs	r2, #0
 8008caa:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8008cac:	4817      	ldr	r0, [pc, #92]	@ (8008d0c <HAL_InitTick+0xcc>)
 8008cae:	f003 feff 	bl	800cab0 <HAL_TIM_Base_Init>
 8008cb2:	4603      	mov	r3, r0
 8008cb4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8008cb8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d11b      	bne.n	8008cf8 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8008cc0:	4812      	ldr	r0, [pc, #72]	@ (8008d0c <HAL_InitTick+0xcc>)
 8008cc2:	f003 ffbd 	bl	800cc40 <HAL_TIM_Base_Start_IT>
 8008cc6:	4603      	mov	r3, r0
 8008cc8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8008ccc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d111      	bne.n	8008cf8 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8008cd4:	2036      	movs	r0, #54	@ 0x36
 8008cd6:	f000 fec5 	bl	8009a64 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2b0f      	cmp	r3, #15
 8008cde:	d808      	bhi.n	8008cf2 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	6879      	ldr	r1, [r7, #4]
 8008ce4:	2036      	movs	r0, #54	@ 0x36
 8008ce6:	f000 fea3 	bl	8009a30 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008cea:	4a0a      	ldr	r2, [pc, #40]	@ (8008d14 <HAL_InitTick+0xd4>)
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	6013      	str	r3, [r2, #0]
 8008cf0:	e002      	b.n	8008cf8 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8008cf2:	2301      	movs	r3, #1
 8008cf4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8008cf8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	3730      	adds	r7, #48	@ 0x30
 8008d00:	46bd      	mov	sp, r7
 8008d02:	bd80      	pop	{r7, pc}
 8008d04:	40021000 	.word	0x40021000
 8008d08:	431bde83 	.word	0x431bde83
 8008d0c:	20001dec 	.word	0x20001dec
 8008d10:	40001000 	.word	0x40001000
 8008d14:	20000008 	.word	0x20000008

08008d18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008d18:	b480      	push	{r7}
 8008d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8008d1c:	bf00      	nop
 8008d1e:	e7fd      	b.n	8008d1c <NMI_Handler+0x4>

08008d20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008d20:	b480      	push	{r7}
 8008d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008d24:	bf00      	nop
 8008d26:	e7fd      	b.n	8008d24 <HardFault_Handler+0x4>

08008d28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008d28:	b480      	push	{r7}
 8008d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008d2c:	bf00      	nop
 8008d2e:	e7fd      	b.n	8008d2c <MemManage_Handler+0x4>

08008d30 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008d30:	b480      	push	{r7}
 8008d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008d34:	bf00      	nop
 8008d36:	e7fd      	b.n	8008d34 <BusFault_Handler+0x4>

08008d38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008d38:	b480      	push	{r7}
 8008d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008d3c:	bf00      	nop
 8008d3e:	e7fd      	b.n	8008d3c <UsageFault_Handler+0x4>

08008d40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008d40:	b480      	push	{r7}
 8008d42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008d44:	bf00      	nop
 8008d46:	46bd      	mov	sp, r7
 8008d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4c:	4770      	bx	lr
	...

08008d50 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8008d54:	4802      	ldr	r0, [pc, #8]	@ (8008d60 <DMA1_Channel1_IRQHandler+0x10>)
 8008d56:	f001 fa7e 	bl	800a256 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8008d5a:	bf00      	nop
 8008d5c:	bd80      	pop	{r7, pc}
 8008d5e:	bf00      	nop
 8008d60:	20002008 	.word	0x20002008

08008d64 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8008d64:	b580      	push	{r7, lr}
 8008d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8008d68:	4802      	ldr	r0, [pc, #8]	@ (8008d74 <DMA1_Channel2_IRQHandler+0x10>)
 8008d6a:	f001 fa74 	bl	800a256 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8008d6e:	bf00      	nop
 8008d70:	bd80      	pop	{r7, pc}
 8008d72:	bf00      	nop
 8008d74:	20002068 	.word	0x20002068

08008d78 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8008d7c:	4802      	ldr	r0, [pc, #8]	@ (8008d88 <TIM2_IRQHandler+0x10>)
 8008d7e:	f004 fbb3 	bl	800d4e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8008d82:	bf00      	nop
 8008d84:	bd80      	pop	{r7, pc}
 8008d86:	bf00      	nop
 8008d88:	20001e90 	.word	0x20001e90

08008d8c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8008d90:	4802      	ldr	r0, [pc, #8]	@ (8008d9c <TIM4_IRQHandler+0x10>)
 8008d92:	f004 fba9 	bl	800d4e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8008d96:	bf00      	nop
 8008d98:	bd80      	pop	{r7, pc}
 8008d9a:	bf00      	nop
 8008d9c:	20001edc 	.word	0x20001edc

08008da0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8008da4:	4802      	ldr	r0, [pc, #8]	@ (8008db0 <USART3_IRQHandler+0x10>)
 8008da6:	f006 f90b 	bl	800efc0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8008daa:	bf00      	nop
 8008dac:	bd80      	pop	{r7, pc}
 8008dae:	bf00      	nop
 8008db0:	20001f74 	.word	0x20001f74

08008db4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8008db4:	b580      	push	{r7, lr}
 8008db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8008db8:	4802      	ldr	r0, [pc, #8]	@ (8008dc4 <TIM6_DAC_IRQHandler+0x10>)
 8008dba:	f004 fb95 	bl	800d4e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8008dbe:	bf00      	nop
 8008dc0:	bd80      	pop	{r7, pc}
 8008dc2:	bf00      	nop
 8008dc4:	20001dec 	.word	0x20001dec

08008dc8 <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 1 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008dc8:	b580      	push	{r7, lr}
 8008dca:	b082      	sub	sp, #8
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	4a08      	ldr	r2, [pc, #32]	@ (8008df8 <HAL_UART_TxCpltCallback+0x30>)
 8008dd6:	4293      	cmp	r3, r2
 8008dd8:	d10a      	bne.n	8008df0 <HAL_UART_TxCpltCallback+0x28>
    {
    	HAL_UART_DMAStop(&huart3);
 8008dda:	4808      	ldr	r0, [pc, #32]	@ (8008dfc <HAL_UART_TxCpltCallback+0x34>)
 8008ddc:	f006 f85a 	bl	800ee94 <HAL_UART_DMAStop>
    	transmitted++;
 8008de0:	4b07      	ldr	r3, [pc, #28]	@ (8008e00 <HAL_UART_TxCpltCallback+0x38>)
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	3301      	adds	r3, #1
 8008de6:	4a06      	ldr	r2, [pc, #24]	@ (8008e00 <HAL_UART_TxCpltCallback+0x38>)
 8008de8:	6013      	str	r3, [r2, #0]
        tx_complete = 1;
 8008dea:	4b06      	ldr	r3, [pc, #24]	@ (8008e04 <HAL_UART_TxCpltCallback+0x3c>)
 8008dec:	2201      	movs	r2, #1
 8008dee:	701a      	strb	r2, [r3, #0]
    }
}
 8008df0:	bf00      	nop
 8008df2:	3708      	adds	r7, #8
 8008df4:	46bd      	mov	sp, r7
 8008df6:	bd80      	pop	{r7, pc}
 8008df8:	40004800 	.word	0x40004800
 8008dfc:	20001f74 	.word	0x20001f74
 8008e00:	20001e3c 	.word	0x20001e3c
 8008e04:	20001cbc 	.word	0x20001cbc

08008e08 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	b082      	sub	sp, #8
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	4a08      	ldr	r2, [pc, #32]	@ (8008e38 <HAL_UART_RxCpltCallback+0x30>)
 8008e16:	4293      	cmp	r3, r2
 8008e18:	d10a      	bne.n	8008e30 <HAL_UART_RxCpltCallback+0x28>
    {
    	HAL_UART_DMAStop(&huart3);
 8008e1a:	4808      	ldr	r0, [pc, #32]	@ (8008e3c <HAL_UART_RxCpltCallback+0x34>)
 8008e1c:	f006 f83a 	bl	800ee94 <HAL_UART_DMAStop>
    	received++;
 8008e20:	4b07      	ldr	r3, [pc, #28]	@ (8008e40 <HAL_UART_RxCpltCallback+0x38>)
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	3301      	adds	r3, #1
 8008e26:	4a06      	ldr	r2, [pc, #24]	@ (8008e40 <HAL_UART_RxCpltCallback+0x38>)
 8008e28:	6013      	str	r3, [r2, #0]
    	rx_complete = 1;
 8008e2a:	4b06      	ldr	r3, [pc, #24]	@ (8008e44 <HAL_UART_RxCpltCallback+0x3c>)
 8008e2c:	2201      	movs	r2, #1
 8008e2e:	701a      	strb	r2, [r3, #0]
    }
}
 8008e30:	bf00      	nop
 8008e32:	3708      	adds	r7, #8
 8008e34:	46bd      	mov	sp, r7
 8008e36:	bd80      	pop	{r7, pc}
 8008e38:	40004800 	.word	0x40004800
 8008e3c:	20001f74 	.word	0x20001f74
 8008e40:	20001e38 	.word	0x20001e38
 8008e44:	20001cbd 	.word	0x20001cbd

08008e48 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8008e48:	b480      	push	{r7}
 8008e4a:	af00      	add	r7, sp, #0
  return 1;
 8008e4c:	2301      	movs	r3, #1
}
 8008e4e:	4618      	mov	r0, r3
 8008e50:	46bd      	mov	sp, r7
 8008e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e56:	4770      	bx	lr

08008e58 <_kill>:

int _kill(int pid, int sig)
{
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	b082      	sub	sp, #8
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
 8008e60:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8008e62:	f00b f9c5 	bl	80141f0 <__errno>
 8008e66:	4603      	mov	r3, r0
 8008e68:	2216      	movs	r2, #22
 8008e6a:	601a      	str	r2, [r3, #0]
  return -1;
 8008e6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008e70:	4618      	mov	r0, r3
 8008e72:	3708      	adds	r7, #8
 8008e74:	46bd      	mov	sp, r7
 8008e76:	bd80      	pop	{r7, pc}

08008e78 <_exit>:

void _exit (int status)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b082      	sub	sp, #8
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8008e80:	f04f 31ff 	mov.w	r1, #4294967295
 8008e84:	6878      	ldr	r0, [r7, #4]
 8008e86:	f7ff ffe7 	bl	8008e58 <_kill>
  while (1) {}    /* Make sure we hang here */
 8008e8a:	bf00      	nop
 8008e8c:	e7fd      	b.n	8008e8a <_exit+0x12>

08008e8e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008e8e:	b580      	push	{r7, lr}
 8008e90:	b086      	sub	sp, #24
 8008e92:	af00      	add	r7, sp, #0
 8008e94:	60f8      	str	r0, [r7, #12]
 8008e96:	60b9      	str	r1, [r7, #8]
 8008e98:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	617b      	str	r3, [r7, #20]
 8008e9e:	e00a      	b.n	8008eb6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8008ea0:	f3af 8000 	nop.w
 8008ea4:	4601      	mov	r1, r0
 8008ea6:	68bb      	ldr	r3, [r7, #8]
 8008ea8:	1c5a      	adds	r2, r3, #1
 8008eaa:	60ba      	str	r2, [r7, #8]
 8008eac:	b2ca      	uxtb	r2, r1
 8008eae:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008eb0:	697b      	ldr	r3, [r7, #20]
 8008eb2:	3301      	adds	r3, #1
 8008eb4:	617b      	str	r3, [r7, #20]
 8008eb6:	697a      	ldr	r2, [r7, #20]
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	429a      	cmp	r2, r3
 8008ebc:	dbf0      	blt.n	8008ea0 <_read+0x12>
  }

  return len;
 8008ebe:	687b      	ldr	r3, [r7, #4]
}
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	3718      	adds	r7, #24
 8008ec4:	46bd      	mov	sp, r7
 8008ec6:	bd80      	pop	{r7, pc}

08008ec8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	b086      	sub	sp, #24
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	60f8      	str	r0, [r7, #12]
 8008ed0:	60b9      	str	r1, [r7, #8]
 8008ed2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	617b      	str	r3, [r7, #20]
 8008ed8:	e009      	b.n	8008eee <_write+0x26>
  {
    __io_putchar(*ptr++);
 8008eda:	68bb      	ldr	r3, [r7, #8]
 8008edc:	1c5a      	adds	r2, r3, #1
 8008ede:	60ba      	str	r2, [r7, #8]
 8008ee0:	781b      	ldrb	r3, [r3, #0]
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008ee8:	697b      	ldr	r3, [r7, #20]
 8008eea:	3301      	adds	r3, #1
 8008eec:	617b      	str	r3, [r7, #20]
 8008eee:	697a      	ldr	r2, [r7, #20]
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	429a      	cmp	r2, r3
 8008ef4:	dbf1      	blt.n	8008eda <_write+0x12>
  }
  return len;
 8008ef6:	687b      	ldr	r3, [r7, #4]
}
 8008ef8:	4618      	mov	r0, r3
 8008efa:	3718      	adds	r7, #24
 8008efc:	46bd      	mov	sp, r7
 8008efe:	bd80      	pop	{r7, pc}

08008f00 <_close>:

int _close(int file)
{
 8008f00:	b480      	push	{r7}
 8008f02:	b083      	sub	sp, #12
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8008f08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	370c      	adds	r7, #12
 8008f10:	46bd      	mov	sp, r7
 8008f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f16:	4770      	bx	lr

08008f18 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8008f18:	b480      	push	{r7}
 8008f1a:	b083      	sub	sp, #12
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
 8008f20:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8008f28:	605a      	str	r2, [r3, #4]
  return 0;
 8008f2a:	2300      	movs	r3, #0
}
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	370c      	adds	r7, #12
 8008f30:	46bd      	mov	sp, r7
 8008f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f36:	4770      	bx	lr

08008f38 <_isatty>:

int _isatty(int file)
{
 8008f38:	b480      	push	{r7}
 8008f3a:	b083      	sub	sp, #12
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8008f40:	2301      	movs	r3, #1
}
 8008f42:	4618      	mov	r0, r3
 8008f44:	370c      	adds	r7, #12
 8008f46:	46bd      	mov	sp, r7
 8008f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4c:	4770      	bx	lr

08008f4e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008f4e:	b480      	push	{r7}
 8008f50:	b085      	sub	sp, #20
 8008f52:	af00      	add	r7, sp, #0
 8008f54:	60f8      	str	r0, [r7, #12]
 8008f56:	60b9      	str	r1, [r7, #8]
 8008f58:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8008f5a:	2300      	movs	r3, #0
}
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	3714      	adds	r7, #20
 8008f60:	46bd      	mov	sp, r7
 8008f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f66:	4770      	bx	lr

08008f68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b086      	sub	sp, #24
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008f70:	4a14      	ldr	r2, [pc, #80]	@ (8008fc4 <_sbrk+0x5c>)
 8008f72:	4b15      	ldr	r3, [pc, #84]	@ (8008fc8 <_sbrk+0x60>)
 8008f74:	1ad3      	subs	r3, r2, r3
 8008f76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8008f78:	697b      	ldr	r3, [r7, #20]
 8008f7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008f7c:	4b13      	ldr	r3, [pc, #76]	@ (8008fcc <_sbrk+0x64>)
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d102      	bne.n	8008f8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8008f84:	4b11      	ldr	r3, [pc, #68]	@ (8008fcc <_sbrk+0x64>)
 8008f86:	4a12      	ldr	r2, [pc, #72]	@ (8008fd0 <_sbrk+0x68>)
 8008f88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008f8a:	4b10      	ldr	r3, [pc, #64]	@ (8008fcc <_sbrk+0x64>)
 8008f8c:	681a      	ldr	r2, [r3, #0]
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	4413      	add	r3, r2
 8008f92:	693a      	ldr	r2, [r7, #16]
 8008f94:	429a      	cmp	r2, r3
 8008f96:	d207      	bcs.n	8008fa8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8008f98:	f00b f92a 	bl	80141f0 <__errno>
 8008f9c:	4603      	mov	r3, r0
 8008f9e:	220c      	movs	r2, #12
 8008fa0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8008fa2:	f04f 33ff 	mov.w	r3, #4294967295
 8008fa6:	e009      	b.n	8008fbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008fa8:	4b08      	ldr	r3, [pc, #32]	@ (8008fcc <_sbrk+0x64>)
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8008fae:	4b07      	ldr	r3, [pc, #28]	@ (8008fcc <_sbrk+0x64>)
 8008fb0:	681a      	ldr	r2, [r3, #0]
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	4413      	add	r3, r2
 8008fb6:	4a05      	ldr	r2, [pc, #20]	@ (8008fcc <_sbrk+0x64>)
 8008fb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8008fba:	68fb      	ldr	r3, [r7, #12]
}
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	3718      	adds	r7, #24
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	bd80      	pop	{r7, pc}
 8008fc4:	20020000 	.word	0x20020000
 8008fc8:	00000400 	.word	0x00000400
 8008fcc:	20001e40 	.word	0x20001e40
 8008fd0:	20006c00 	.word	0x20006c00

08008fd4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8008fd4:	b480      	push	{r7}
 8008fd6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8008fd8:	4b06      	ldr	r3, [pc, #24]	@ (8008ff4 <SystemInit+0x20>)
 8008fda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fde:	4a05      	ldr	r2, [pc, #20]	@ (8008ff4 <SystemInit+0x20>)
 8008fe0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008fe4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8008fe8:	bf00      	nop
 8008fea:	46bd      	mov	sp, r7
 8008fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff0:	4770      	bx	lr
 8008ff2:	bf00      	nop
 8008ff4:	e000ed00 	.word	0xe000ed00

08008ff8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b098      	sub	sp, #96	@ 0x60
 8008ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008ffe:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8009002:	2200      	movs	r2, #0
 8009004:	601a      	str	r2, [r3, #0]
 8009006:	605a      	str	r2, [r3, #4]
 8009008:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800900a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800900e:	2200      	movs	r2, #0
 8009010:	601a      	str	r2, [r3, #0]
 8009012:	605a      	str	r2, [r3, #4]
 8009014:	609a      	str	r2, [r3, #8]
 8009016:	60da      	str	r2, [r3, #12]
 8009018:	611a      	str	r2, [r3, #16]
 800901a:	615a      	str	r2, [r3, #20]
 800901c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800901e:	1d3b      	adds	r3, r7, #4
 8009020:	2234      	movs	r2, #52	@ 0x34
 8009022:	2100      	movs	r1, #0
 8009024:	4618      	mov	r0, r3
 8009026:	f00b f832 	bl	801408e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800902a:	4b4d      	ldr	r3, [pc, #308]	@ (8009160 <MX_TIM1_Init+0x168>)
 800902c:	4a4d      	ldr	r2, [pc, #308]	@ (8009164 <MX_TIM1_Init+0x16c>)
 800902e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 8009030:	4b4b      	ldr	r3, [pc, #300]	@ (8009160 <MX_TIM1_Init+0x168>)
 8009032:	2201      	movs	r2, #1
 8009034:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009036:	4b4a      	ldr	r3, [pc, #296]	@ (8009160 <MX_TIM1_Init+0x168>)
 8009038:	2200      	movs	r2, #0
 800903a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4249;
 800903c:	4b48      	ldr	r3, [pc, #288]	@ (8009160 <MX_TIM1_Init+0x168>)
 800903e:	f241 0299 	movw	r2, #4249	@ 0x1099
 8009042:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009044:	4b46      	ldr	r3, [pc, #280]	@ (8009160 <MX_TIM1_Init+0x168>)
 8009046:	2200      	movs	r2, #0
 8009048:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800904a:	4b45      	ldr	r3, [pc, #276]	@ (8009160 <MX_TIM1_Init+0x168>)
 800904c:	2200      	movs	r2, #0
 800904e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009050:	4b43      	ldr	r3, [pc, #268]	@ (8009160 <MX_TIM1_Init+0x168>)
 8009052:	2200      	movs	r2, #0
 8009054:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8009056:	4842      	ldr	r0, [pc, #264]	@ (8009160 <MX_TIM1_Init+0x168>)
 8009058:	f003 fe99 	bl	800cd8e <HAL_TIM_PWM_Init>
 800905c:	4603      	mov	r3, r0
 800905e:	2b00      	cmp	r3, #0
 8009060:	d001      	beq.n	8009066 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8009062:	f7ff f96f 	bl	8008344 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009066:	2300      	movs	r3, #0
 8009068:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800906a:	2300      	movs	r3, #0
 800906c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800906e:	2300      	movs	r3, #0
 8009070:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8009072:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8009076:	4619      	mov	r1, r3
 8009078:	4839      	ldr	r0, [pc, #228]	@ (8009160 <MX_TIM1_Init+0x168>)
 800907a:	f005 fc77 	bl	800e96c <HAL_TIMEx_MasterConfigSynchronization>
 800907e:	4603      	mov	r3, r0
 8009080:	2b00      	cmp	r3, #0
 8009082:	d001      	beq.n	8009088 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8009084:	f7ff f95e 	bl	8008344 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009088:	2360      	movs	r3, #96	@ 0x60
 800908a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800908c:	2300      	movs	r3, #0
 800908e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009090:	2300      	movs	r3, #0
 8009092:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8009094:	2300      	movs	r3, #0
 8009096:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009098:	2300      	movs	r3, #0
 800909a:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800909c:	2300      	movs	r3, #0
 800909e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80090a0:	2300      	movs	r3, #0
 80090a2:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80090a4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80090a8:	2200      	movs	r2, #0
 80090aa:	4619      	mov	r1, r3
 80090ac:	482c      	ldr	r0, [pc, #176]	@ (8009160 <MX_TIM1_Init+0x168>)
 80090ae:	f004 fc07 	bl	800d8c0 <HAL_TIM_PWM_ConfigChannel>
 80090b2:	4603      	mov	r3, r0
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d001      	beq.n	80090bc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80090b8:	f7ff f944 	bl	8008344 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80090bc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80090c0:	2204      	movs	r2, #4
 80090c2:	4619      	mov	r1, r3
 80090c4:	4826      	ldr	r0, [pc, #152]	@ (8009160 <MX_TIM1_Init+0x168>)
 80090c6:	f004 fbfb 	bl	800d8c0 <HAL_TIM_PWM_ConfigChannel>
 80090ca:	4603      	mov	r3, r0
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d001      	beq.n	80090d4 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 80090d0:	f7ff f938 	bl	8008344 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80090d4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80090d8:	2208      	movs	r2, #8
 80090da:	4619      	mov	r1, r3
 80090dc:	4820      	ldr	r0, [pc, #128]	@ (8009160 <MX_TIM1_Init+0x168>)
 80090de:	f004 fbef 	bl	800d8c0 <HAL_TIM_PWM_ConfigChannel>
 80090e2:	4603      	mov	r3, r0
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d001      	beq.n	80090ec <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 80090e8:	f7ff f92c 	bl	8008344 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80090ec:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80090f0:	220c      	movs	r2, #12
 80090f2:	4619      	mov	r1, r3
 80090f4:	481a      	ldr	r0, [pc, #104]	@ (8009160 <MX_TIM1_Init+0x168>)
 80090f6:	f004 fbe3 	bl	800d8c0 <HAL_TIM_PWM_ConfigChannel>
 80090fa:	4603      	mov	r3, r0
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d001      	beq.n	8009104 <MX_TIM1_Init+0x10c>
  {
    Error_Handler();
 8009100:	f7ff f920 	bl	8008344 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8009104:	2300      	movs	r3, #0
 8009106:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8009108:	2300      	movs	r3, #0
 800910a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800910c:	2300      	movs	r3, #0
 800910e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8009110:	2300      	movs	r3, #0
 8009112:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8009114:	2300      	movs	r3, #0
 8009116:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8009118:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800911c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800911e:	2300      	movs	r3, #0
 8009120:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8009122:	2300      	movs	r3, #0
 8009124:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8009126:	2300      	movs	r3, #0
 8009128:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800912a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800912e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8009130:	2300      	movs	r3, #0
 8009132:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8009134:	2300      	movs	r3, #0
 8009136:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8009138:	2300      	movs	r3, #0
 800913a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800913c:	1d3b      	adds	r3, r7, #4
 800913e:	4619      	mov	r1, r3
 8009140:	4807      	ldr	r0, [pc, #28]	@ (8009160 <MX_TIM1_Init+0x168>)
 8009142:	f005 fca9 	bl	800ea98 <HAL_TIMEx_ConfigBreakDeadTime>
 8009146:	4603      	mov	r3, r0
 8009148:	2b00      	cmp	r3, #0
 800914a:	d001      	beq.n	8009150 <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 800914c:	f7ff f8fa 	bl	8008344 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8009150:	4803      	ldr	r0, [pc, #12]	@ (8009160 <MX_TIM1_Init+0x168>)
 8009152:	f000 f9d3 	bl	80094fc <HAL_TIM_MspPostInit>

}
 8009156:	bf00      	nop
 8009158:	3760      	adds	r7, #96	@ 0x60
 800915a:	46bd      	mov	sp, r7
 800915c:	bd80      	pop	{r7, pc}
 800915e:	bf00      	nop
 8009160:	20001e44 	.word	0x20001e44
 8009164:	40012c00 	.word	0x40012c00

08009168 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8009168:	b580      	push	{r7, lr}
 800916a:	b088      	sub	sp, #32
 800916c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800916e:	f107 0314 	add.w	r3, r7, #20
 8009172:	2200      	movs	r2, #0
 8009174:	601a      	str	r2, [r3, #0]
 8009176:	605a      	str	r2, [r3, #4]
 8009178:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800917a:	1d3b      	adds	r3, r7, #4
 800917c:	2200      	movs	r2, #0
 800917e:	601a      	str	r2, [r3, #0]
 8009180:	605a      	str	r2, [r3, #4]
 8009182:	609a      	str	r2, [r3, #8]
 8009184:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8009186:	4b2c      	ldr	r3, [pc, #176]	@ (8009238 <MX_TIM2_Init+0xd0>)
 8009188:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800918c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 800918e:	4b2a      	ldr	r3, [pc, #168]	@ (8009238 <MX_TIM2_Init+0xd0>)
 8009190:	22a9      	movs	r2, #169	@ 0xa9
 8009192:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009194:	4b28      	ldr	r3, [pc, #160]	@ (8009238 <MX_TIM2_Init+0xd0>)
 8009196:	2200      	movs	r2, #0
 8009198:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800919a:	4b27      	ldr	r3, [pc, #156]	@ (8009238 <MX_TIM2_Init+0xd0>)
 800919c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80091a0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80091a2:	4b25      	ldr	r3, [pc, #148]	@ (8009238 <MX_TIM2_Init+0xd0>)
 80091a4:	2200      	movs	r2, #0
 80091a6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80091a8:	4b23      	ldr	r3, [pc, #140]	@ (8009238 <MX_TIM2_Init+0xd0>)
 80091aa:	2200      	movs	r2, #0
 80091ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80091ae:	4822      	ldr	r0, [pc, #136]	@ (8009238 <MX_TIM2_Init+0xd0>)
 80091b0:	f003 fff2 	bl	800d198 <HAL_TIM_IC_Init>
 80091b4:	4603      	mov	r3, r0
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d001      	beq.n	80091be <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80091ba:	f7ff f8c3 	bl	8008344 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80091be:	2300      	movs	r3, #0
 80091c0:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80091c2:	2300      	movs	r3, #0
 80091c4:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80091c6:	f107 0314 	add.w	r3, r7, #20
 80091ca:	4619      	mov	r1, r3
 80091cc:	481a      	ldr	r0, [pc, #104]	@ (8009238 <MX_TIM2_Init+0xd0>)
 80091ce:	f005 fbcd 	bl	800e96c <HAL_TIMEx_MasterConfigSynchronization>
 80091d2:	4603      	mov	r3, r0
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d001      	beq.n	80091dc <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80091d8:	f7ff f8b4 	bl	8008344 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80091dc:	2300      	movs	r3, #0
 80091de:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80091e0:	2301      	movs	r3, #1
 80091e2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80091e4:	2300      	movs	r3, #0
 80091e6:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80091e8:	2300      	movs	r3, #0
 80091ea:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80091ec:	1d3b      	adds	r3, r7, #4
 80091ee:	2200      	movs	r2, #0
 80091f0:	4619      	mov	r1, r3
 80091f2:	4811      	ldr	r0, [pc, #68]	@ (8009238 <MX_TIM2_Init+0xd0>)
 80091f4:	f004 fac7 	bl	800d786 <HAL_TIM_IC_ConfigChannel>
 80091f8:	4603      	mov	r3, r0
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d001      	beq.n	8009202 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80091fe:	f7ff f8a1 	bl	8008344 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8009202:	1d3b      	adds	r3, r7, #4
 8009204:	2204      	movs	r2, #4
 8009206:	4619      	mov	r1, r3
 8009208:	480b      	ldr	r0, [pc, #44]	@ (8009238 <MX_TIM2_Init+0xd0>)
 800920a:	f004 fabc 	bl	800d786 <HAL_TIM_IC_ConfigChannel>
 800920e:	4603      	mov	r3, r0
 8009210:	2b00      	cmp	r3, #0
 8009212:	d001      	beq.n	8009218 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8009214:	f7ff f896 	bl	8008344 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8009218:	1d3b      	adds	r3, r7, #4
 800921a:	2208      	movs	r2, #8
 800921c:	4619      	mov	r1, r3
 800921e:	4806      	ldr	r0, [pc, #24]	@ (8009238 <MX_TIM2_Init+0xd0>)
 8009220:	f004 fab1 	bl	800d786 <HAL_TIM_IC_ConfigChannel>
 8009224:	4603      	mov	r3, r0
 8009226:	2b00      	cmp	r3, #0
 8009228:	d001      	beq.n	800922e <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 800922a:	f7ff f88b 	bl	8008344 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800922e:	bf00      	nop
 8009230:	3720      	adds	r7, #32
 8009232:	46bd      	mov	sp, r7
 8009234:	bd80      	pop	{r7, pc}
 8009236:	bf00      	nop
 8009238:	20001e90 	.word	0x20001e90

0800923c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b088      	sub	sp, #32
 8009240:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8009242:	f107 0310 	add.w	r3, r7, #16
 8009246:	2200      	movs	r2, #0
 8009248:	601a      	str	r2, [r3, #0]
 800924a:	605a      	str	r2, [r3, #4]
 800924c:	609a      	str	r2, [r3, #8]
 800924e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009250:	1d3b      	adds	r3, r7, #4
 8009252:	2200      	movs	r2, #0
 8009254:	601a      	str	r2, [r3, #0]
 8009256:	605a      	str	r2, [r3, #4]
 8009258:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800925a:	4b1e      	ldr	r3, [pc, #120]	@ (80092d4 <MX_TIM4_Init+0x98>)
 800925c:	4a1e      	ldr	r2, [pc, #120]	@ (80092d8 <MX_TIM4_Init+0x9c>)
 800925e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1699;
 8009260:	4b1c      	ldr	r3, [pc, #112]	@ (80092d4 <MX_TIM4_Init+0x98>)
 8009262:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 8009266:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009268:	4b1a      	ldr	r3, [pc, #104]	@ (80092d4 <MX_TIM4_Init+0x98>)
 800926a:	2200      	movs	r2, #0
 800926c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800926e:	4b19      	ldr	r3, [pc, #100]	@ (80092d4 <MX_TIM4_Init+0x98>)
 8009270:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009274:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009276:	4b17      	ldr	r3, [pc, #92]	@ (80092d4 <MX_TIM4_Init+0x98>)
 8009278:	2200      	movs	r2, #0
 800927a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800927c:	4b15      	ldr	r3, [pc, #84]	@ (80092d4 <MX_TIM4_Init+0x98>)
 800927e:	2200      	movs	r2, #0
 8009280:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8009282:	4814      	ldr	r0, [pc, #80]	@ (80092d4 <MX_TIM4_Init+0x98>)
 8009284:	f003 fc14 	bl	800cab0 <HAL_TIM_Base_Init>
 8009288:	4603      	mov	r3, r0
 800928a:	2b00      	cmp	r3, #0
 800928c:	d001      	beq.n	8009292 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 800928e:	f7ff f859 	bl	8008344 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009292:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009296:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8009298:	f107 0310 	add.w	r3, r7, #16
 800929c:	4619      	mov	r1, r3
 800929e:	480d      	ldr	r0, [pc, #52]	@ (80092d4 <MX_TIM4_Init+0x98>)
 80092a0:	f004 fc22 	bl	800dae8 <HAL_TIM_ConfigClockSource>
 80092a4:	4603      	mov	r3, r0
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d001      	beq.n	80092ae <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 80092aa:	f7ff f84b 	bl	8008344 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80092ae:	2300      	movs	r3, #0
 80092b0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80092b2:	2300      	movs	r3, #0
 80092b4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80092b6:	1d3b      	adds	r3, r7, #4
 80092b8:	4619      	mov	r1, r3
 80092ba:	4806      	ldr	r0, [pc, #24]	@ (80092d4 <MX_TIM4_Init+0x98>)
 80092bc:	f005 fb56 	bl	800e96c <HAL_TIMEx_MasterConfigSynchronization>
 80092c0:	4603      	mov	r3, r0
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d001      	beq.n	80092ca <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 80092c6:	f7ff f83d 	bl	8008344 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80092ca:	bf00      	nop
 80092cc:	3720      	adds	r7, #32
 80092ce:	46bd      	mov	sp, r7
 80092d0:	bd80      	pop	{r7, pc}
 80092d2:	bf00      	nop
 80092d4:	20001edc 	.word	0x20001edc
 80092d8:	40000800 	.word	0x40000800

080092dc <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b088      	sub	sp, #32
 80092e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80092e2:	f107 0310 	add.w	r3, r7, #16
 80092e6:	2200      	movs	r2, #0
 80092e8:	601a      	str	r2, [r3, #0]
 80092ea:	605a      	str	r2, [r3, #4]
 80092ec:	609a      	str	r2, [r3, #8]
 80092ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80092f0:	1d3b      	adds	r3, r7, #4
 80092f2:	2200      	movs	r2, #0
 80092f4:	601a      	str	r2, [r3, #0]
 80092f6:	605a      	str	r2, [r3, #4]
 80092f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80092fa:	4b1d      	ldr	r3, [pc, #116]	@ (8009370 <MX_TIM5_Init+0x94>)
 80092fc:	4a1d      	ldr	r2, [pc, #116]	@ (8009374 <MX_TIM5_Init+0x98>)
 80092fe:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 8009300:	4b1b      	ldr	r3, [pc, #108]	@ (8009370 <MX_TIM5_Init+0x94>)
 8009302:	22a9      	movs	r2, #169	@ 0xa9
 8009304:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009306:	4b1a      	ldr	r3, [pc, #104]	@ (8009370 <MX_TIM5_Init+0x94>)
 8009308:	2200      	movs	r2, #0
 800930a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 800930c:	4b18      	ldr	r3, [pc, #96]	@ (8009370 <MX_TIM5_Init+0x94>)
 800930e:	f04f 32ff 	mov.w	r2, #4294967295
 8009312:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009314:	4b16      	ldr	r3, [pc, #88]	@ (8009370 <MX_TIM5_Init+0x94>)
 8009316:	2200      	movs	r2, #0
 8009318:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800931a:	4b15      	ldr	r3, [pc, #84]	@ (8009370 <MX_TIM5_Init+0x94>)
 800931c:	2200      	movs	r2, #0
 800931e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8009320:	4813      	ldr	r0, [pc, #76]	@ (8009370 <MX_TIM5_Init+0x94>)
 8009322:	f003 fbc5 	bl	800cab0 <HAL_TIM_Base_Init>
 8009326:	4603      	mov	r3, r0
 8009328:	2b00      	cmp	r3, #0
 800932a:	d001      	beq.n	8009330 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 800932c:	f7ff f80a 	bl	8008344 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009330:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009334:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8009336:	f107 0310 	add.w	r3, r7, #16
 800933a:	4619      	mov	r1, r3
 800933c:	480c      	ldr	r0, [pc, #48]	@ (8009370 <MX_TIM5_Init+0x94>)
 800933e:	f004 fbd3 	bl	800dae8 <HAL_TIM_ConfigClockSource>
 8009342:	4603      	mov	r3, r0
 8009344:	2b00      	cmp	r3, #0
 8009346:	d001      	beq.n	800934c <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8009348:	f7fe fffc 	bl	8008344 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800934c:	2300      	movs	r3, #0
 800934e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009350:	2300      	movs	r3, #0
 8009352:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8009354:	1d3b      	adds	r3, r7, #4
 8009356:	4619      	mov	r1, r3
 8009358:	4805      	ldr	r0, [pc, #20]	@ (8009370 <MX_TIM5_Init+0x94>)
 800935a:	f005 fb07 	bl	800e96c <HAL_TIMEx_MasterConfigSynchronization>
 800935e:	4603      	mov	r3, r0
 8009360:	2b00      	cmp	r3, #0
 8009362:	d001      	beq.n	8009368 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8009364:	f7fe ffee 	bl	8008344 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8009368:	bf00      	nop
 800936a:	3720      	adds	r7, #32
 800936c:	46bd      	mov	sp, r7
 800936e:	bd80      	pop	{r7, pc}
 8009370:	20001f28 	.word	0x20001f28
 8009374:	40000c00 	.word	0x40000c00

08009378 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8009378:	b480      	push	{r7}
 800937a:	b085      	sub	sp, #20
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	4a0a      	ldr	r2, [pc, #40]	@ (80093b0 <HAL_TIM_PWM_MspInit+0x38>)
 8009386:	4293      	cmp	r3, r2
 8009388:	d10b      	bne.n	80093a2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800938a:	4b0a      	ldr	r3, [pc, #40]	@ (80093b4 <HAL_TIM_PWM_MspInit+0x3c>)
 800938c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800938e:	4a09      	ldr	r2, [pc, #36]	@ (80093b4 <HAL_TIM_PWM_MspInit+0x3c>)
 8009390:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8009394:	6613      	str	r3, [r2, #96]	@ 0x60
 8009396:	4b07      	ldr	r3, [pc, #28]	@ (80093b4 <HAL_TIM_PWM_MspInit+0x3c>)
 8009398:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800939a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800939e:	60fb      	str	r3, [r7, #12]
 80093a0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80093a2:	bf00      	nop
 80093a4:	3714      	adds	r7, #20
 80093a6:	46bd      	mov	sp, r7
 80093a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ac:	4770      	bx	lr
 80093ae:	bf00      	nop
 80093b0:	40012c00 	.word	0x40012c00
 80093b4:	40021000 	.word	0x40021000

080093b8 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 80093b8:	b580      	push	{r7, lr}
 80093ba:	b08a      	sub	sp, #40	@ 0x28
 80093bc:	af00      	add	r7, sp, #0
 80093be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80093c0:	f107 0314 	add.w	r3, r7, #20
 80093c4:	2200      	movs	r2, #0
 80093c6:	601a      	str	r2, [r3, #0]
 80093c8:	605a      	str	r2, [r3, #4]
 80093ca:	609a      	str	r2, [r3, #8]
 80093cc:	60da      	str	r2, [r3, #12]
 80093ce:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM2)
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80093d8:	d14e      	bne.n	8009478 <HAL_TIM_IC_MspInit+0xc0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80093da:	4b29      	ldr	r3, [pc, #164]	@ (8009480 <HAL_TIM_IC_MspInit+0xc8>)
 80093dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093de:	4a28      	ldr	r2, [pc, #160]	@ (8009480 <HAL_TIM_IC_MspInit+0xc8>)
 80093e0:	f043 0301 	orr.w	r3, r3, #1
 80093e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80093e6:	4b26      	ldr	r3, [pc, #152]	@ (8009480 <HAL_TIM_IC_MspInit+0xc8>)
 80093e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093ea:	f003 0301 	and.w	r3, r3, #1
 80093ee:	613b      	str	r3, [r7, #16]
 80093f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80093f2:	4b23      	ldr	r3, [pc, #140]	@ (8009480 <HAL_TIM_IC_MspInit+0xc8>)
 80093f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80093f6:	4a22      	ldr	r2, [pc, #136]	@ (8009480 <HAL_TIM_IC_MspInit+0xc8>)
 80093f8:	f043 0302 	orr.w	r3, r3, #2
 80093fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80093fe:	4b20      	ldr	r3, [pc, #128]	@ (8009480 <HAL_TIM_IC_MspInit+0xc8>)
 8009400:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009402:	f003 0302 	and.w	r3, r3, #2
 8009406:	60fb      	str	r3, [r7, #12]
 8009408:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800940a:	4b1d      	ldr	r3, [pc, #116]	@ (8009480 <HAL_TIM_IC_MspInit+0xc8>)
 800940c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800940e:	4a1c      	ldr	r2, [pc, #112]	@ (8009480 <HAL_TIM_IC_MspInit+0xc8>)
 8009410:	f043 0301 	orr.w	r3, r3, #1
 8009414:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009416:	4b1a      	ldr	r3, [pc, #104]	@ (8009480 <HAL_TIM_IC_MspInit+0xc8>)
 8009418:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800941a:	f003 0301 	and.w	r3, r3, #1
 800941e:	60bb      	str	r3, [r7, #8]
 8009420:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ECHO_RIGHT_Pin|ECHO_CENTER_Pin;
 8009422:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 8009426:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009428:	2302      	movs	r3, #2
 800942a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800942c:	2302      	movs	r3, #2
 800942e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009430:	2300      	movs	r3, #0
 8009432:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8009434:	2301      	movs	r3, #1
 8009436:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009438:	f107 0314 	add.w	r3, r7, #20
 800943c:	4619      	mov	r1, r3
 800943e:	4811      	ldr	r0, [pc, #68]	@ (8009484 <HAL_TIM_IC_MspInit+0xcc>)
 8009440:	f001 f864 	bl	800a50c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ECHO_LEFT_Pin;
 8009444:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009448:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800944a:	2302      	movs	r3, #2
 800944c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800944e:	2302      	movs	r3, #2
 8009450:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009452:	2300      	movs	r3, #0
 8009454:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8009456:	2301      	movs	r3, #1
 8009458:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ECHO_LEFT_GPIO_Port, &GPIO_InitStruct);
 800945a:	f107 0314 	add.w	r3, r7, #20
 800945e:	4619      	mov	r1, r3
 8009460:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009464:	f001 f852 	bl	800a50c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8009468:	2200      	movs	r2, #0
 800946a:	2105      	movs	r1, #5
 800946c:	201c      	movs	r0, #28
 800946e:	f000 fadf 	bl	8009a30 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8009472:	201c      	movs	r0, #28
 8009474:	f000 faf6 	bl	8009a64 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8009478:	bf00      	nop
 800947a:	3728      	adds	r7, #40	@ 0x28
 800947c:	46bd      	mov	sp, r7
 800947e:	bd80      	pop	{r7, pc}
 8009480:	40021000 	.word	0x40021000
 8009484:	48000400 	.word	0x48000400

08009488 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b084      	sub	sp, #16
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	4a16      	ldr	r2, [pc, #88]	@ (80094f0 <HAL_TIM_Base_MspInit+0x68>)
 8009496:	4293      	cmp	r3, r2
 8009498:	d114      	bne.n	80094c4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800949a:	4b16      	ldr	r3, [pc, #88]	@ (80094f4 <HAL_TIM_Base_MspInit+0x6c>)
 800949c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800949e:	4a15      	ldr	r2, [pc, #84]	@ (80094f4 <HAL_TIM_Base_MspInit+0x6c>)
 80094a0:	f043 0304 	orr.w	r3, r3, #4
 80094a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80094a6:	4b13      	ldr	r3, [pc, #76]	@ (80094f4 <HAL_TIM_Base_MspInit+0x6c>)
 80094a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094aa:	f003 0304 	and.w	r3, r3, #4
 80094ae:	60fb      	str	r3, [r7, #12]
 80094b0:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 80094b2:	2200      	movs	r2, #0
 80094b4:	2105      	movs	r1, #5
 80094b6:	201e      	movs	r0, #30
 80094b8:	f000 faba 	bl	8009a30 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80094bc:	201e      	movs	r0, #30
 80094be:	f000 fad1 	bl	8009a64 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 80094c2:	e010      	b.n	80094e6 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM5)
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	4a0b      	ldr	r2, [pc, #44]	@ (80094f8 <HAL_TIM_Base_MspInit+0x70>)
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d10b      	bne.n	80094e6 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80094ce:	4b09      	ldr	r3, [pc, #36]	@ (80094f4 <HAL_TIM_Base_MspInit+0x6c>)
 80094d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094d2:	4a08      	ldr	r2, [pc, #32]	@ (80094f4 <HAL_TIM_Base_MspInit+0x6c>)
 80094d4:	f043 0308 	orr.w	r3, r3, #8
 80094d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80094da:	4b06      	ldr	r3, [pc, #24]	@ (80094f4 <HAL_TIM_Base_MspInit+0x6c>)
 80094dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094de:	f003 0308 	and.w	r3, r3, #8
 80094e2:	60bb      	str	r3, [r7, #8]
 80094e4:	68bb      	ldr	r3, [r7, #8]
}
 80094e6:	bf00      	nop
 80094e8:	3710      	adds	r7, #16
 80094ea:	46bd      	mov	sp, r7
 80094ec:	bd80      	pop	{r7, pc}
 80094ee:	bf00      	nop
 80094f0:	40000800 	.word	0x40000800
 80094f4:	40021000 	.word	0x40021000
 80094f8:	40000c00 	.word	0x40000c00

080094fc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80094fc:	b580      	push	{r7, lr}
 80094fe:	b08a      	sub	sp, #40	@ 0x28
 8009500:	af00      	add	r7, sp, #0
 8009502:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009504:	f107 0314 	add.w	r3, r7, #20
 8009508:	2200      	movs	r2, #0
 800950a:	601a      	str	r2, [r3, #0]
 800950c:	605a      	str	r2, [r3, #4]
 800950e:	609a      	str	r2, [r3, #8]
 8009510:	60da      	str	r2, [r3, #12]
 8009512:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	4a20      	ldr	r2, [pc, #128]	@ (800959c <HAL_TIM_MspPostInit+0xa0>)
 800951a:	4293      	cmp	r3, r2
 800951c:	d139      	bne.n	8009592 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800951e:	4b20      	ldr	r3, [pc, #128]	@ (80095a0 <HAL_TIM_MspPostInit+0xa4>)
 8009520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009522:	4a1f      	ldr	r2, [pc, #124]	@ (80095a0 <HAL_TIM_MspPostInit+0xa4>)
 8009524:	f043 0304 	orr.w	r3, r3, #4
 8009528:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800952a:	4b1d      	ldr	r3, [pc, #116]	@ (80095a0 <HAL_TIM_MspPostInit+0xa4>)
 800952c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800952e:	f003 0304 	and.w	r3, r3, #4
 8009532:	613b      	str	r3, [r7, #16]
 8009534:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009536:	4b1a      	ldr	r3, [pc, #104]	@ (80095a0 <HAL_TIM_MspPostInit+0xa4>)
 8009538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800953a:	4a19      	ldr	r2, [pc, #100]	@ (80095a0 <HAL_TIM_MspPostInit+0xa4>)
 800953c:	f043 0301 	orr.w	r3, r3, #1
 8009540:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009542:	4b17      	ldr	r3, [pc, #92]	@ (80095a0 <HAL_TIM_MspPostInit+0xa4>)
 8009544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009546:	f003 0301 	and.w	r3, r3, #1
 800954a:	60fb      	str	r3, [r7, #12]
 800954c:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> TIM1_CH3
    PC3     ------> TIM1_CH4
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = MOTOR_BB_Pin|MOTOR_BA_Pin;
 800954e:	230c      	movs	r3, #12
 8009550:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009552:	2302      	movs	r3, #2
 8009554:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009556:	2300      	movs	r3, #0
 8009558:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800955a:	2300      	movs	r3, #0
 800955c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800955e:	2302      	movs	r3, #2
 8009560:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009562:	f107 0314 	add.w	r3, r7, #20
 8009566:	4619      	mov	r1, r3
 8009568:	480e      	ldr	r0, [pc, #56]	@ (80095a4 <HAL_TIM_MspPostInit+0xa8>)
 800956a:	f000 ffcf 	bl	800a50c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTOR_FB_Pin|MOTOR_FA_Pin;
 800956e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8009572:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009574:	2302      	movs	r3, #2
 8009576:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009578:	2300      	movs	r3, #0
 800957a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800957c:	2300      	movs	r3, #0
 800957e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8009580:	2306      	movs	r3, #6
 8009582:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009584:	f107 0314 	add.w	r3, r7, #20
 8009588:	4619      	mov	r1, r3
 800958a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800958e:	f000 ffbd 	bl	800a50c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8009592:	bf00      	nop
 8009594:	3728      	adds	r7, #40	@ 0x28
 8009596:	46bd      	mov	sp, r7
 8009598:	bd80      	pop	{r7, pc}
 800959a:	bf00      	nop
 800959c:	40012c00 	.word	0x40012c00
 80095a0:	40021000 	.word	0x40021000
 80095a4:	48000800 	.word	0x48000800

080095a8 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80095ac:	4b22      	ldr	r3, [pc, #136]	@ (8009638 <MX_USART3_UART_Init+0x90>)
 80095ae:	4a23      	ldr	r2, [pc, #140]	@ (800963c <MX_USART3_UART_Init+0x94>)
 80095b0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80095b2:	4b21      	ldr	r3, [pc, #132]	@ (8009638 <MX_USART3_UART_Init+0x90>)
 80095b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80095b8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80095ba:	4b1f      	ldr	r3, [pc, #124]	@ (8009638 <MX_USART3_UART_Init+0x90>)
 80095bc:	2200      	movs	r2, #0
 80095be:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80095c0:	4b1d      	ldr	r3, [pc, #116]	@ (8009638 <MX_USART3_UART_Init+0x90>)
 80095c2:	2200      	movs	r2, #0
 80095c4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80095c6:	4b1c      	ldr	r3, [pc, #112]	@ (8009638 <MX_USART3_UART_Init+0x90>)
 80095c8:	2200      	movs	r2, #0
 80095ca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80095cc:	4b1a      	ldr	r3, [pc, #104]	@ (8009638 <MX_USART3_UART_Init+0x90>)
 80095ce:	220c      	movs	r2, #12
 80095d0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80095d2:	4b19      	ldr	r3, [pc, #100]	@ (8009638 <MX_USART3_UART_Init+0x90>)
 80095d4:	2200      	movs	r2, #0
 80095d6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80095d8:	4b17      	ldr	r3, [pc, #92]	@ (8009638 <MX_USART3_UART_Init+0x90>)
 80095da:	2200      	movs	r2, #0
 80095dc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80095de:	4b16      	ldr	r3, [pc, #88]	@ (8009638 <MX_USART3_UART_Init+0x90>)
 80095e0:	2200      	movs	r2, #0
 80095e2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80095e4:	4b14      	ldr	r3, [pc, #80]	@ (8009638 <MX_USART3_UART_Init+0x90>)
 80095e6:	2200      	movs	r2, #0
 80095e8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80095ea:	4b13      	ldr	r3, [pc, #76]	@ (8009638 <MX_USART3_UART_Init+0x90>)
 80095ec:	2200      	movs	r2, #0
 80095ee:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart3) != HAL_OK)
 80095f0:	4811      	ldr	r0, [pc, #68]	@ (8009638 <MX_USART3_UART_Init+0x90>)
 80095f2:	f005 fb2b 	bl	800ec4c <HAL_HalfDuplex_Init>
 80095f6:	4603      	mov	r3, r0
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d001      	beq.n	8009600 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80095fc:	f7fe fea2 	bl	8008344 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8009600:	2100      	movs	r1, #0
 8009602:	480d      	ldr	r0, [pc, #52]	@ (8009638 <MX_USART3_UART_Init+0x90>)
 8009604:	f007 f8d7 	bl	80107b6 <HAL_UARTEx_SetTxFifoThreshold>
 8009608:	4603      	mov	r3, r0
 800960a:	2b00      	cmp	r3, #0
 800960c:	d001      	beq.n	8009612 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800960e:	f7fe fe99 	bl	8008344 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8009612:	2100      	movs	r1, #0
 8009614:	4808      	ldr	r0, [pc, #32]	@ (8009638 <MX_USART3_UART_Init+0x90>)
 8009616:	f007 f90c 	bl	8010832 <HAL_UARTEx_SetRxFifoThreshold>
 800961a:	4603      	mov	r3, r0
 800961c:	2b00      	cmp	r3, #0
 800961e:	d001      	beq.n	8009624 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8009620:	f7fe fe90 	bl	8008344 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8009624:	4804      	ldr	r0, [pc, #16]	@ (8009638 <MX_USART3_UART_Init+0x90>)
 8009626:	f007 f88d 	bl	8010744 <HAL_UARTEx_DisableFifoMode>
 800962a:	4603      	mov	r3, r0
 800962c:	2b00      	cmp	r3, #0
 800962e:	d001      	beq.n	8009634 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8009630:	f7fe fe88 	bl	8008344 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8009634:	bf00      	nop
 8009636:	bd80      	pop	{r7, pc}
 8009638:	20001f74 	.word	0x20001f74
 800963c:	40004800 	.word	0x40004800

08009640 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b09e      	sub	sp, #120	@ 0x78
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009648:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800964c:	2200      	movs	r2, #0
 800964e:	601a      	str	r2, [r3, #0]
 8009650:	605a      	str	r2, [r3, #4]
 8009652:	609a      	str	r2, [r3, #8]
 8009654:	60da      	str	r2, [r3, #12]
 8009656:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8009658:	f107 0310 	add.w	r3, r7, #16
 800965c:	2254      	movs	r2, #84	@ 0x54
 800965e:	2100      	movs	r1, #0
 8009660:	4618      	mov	r0, r3
 8009662:	f00a fd14 	bl	801408e <memset>
  if(uartHandle->Instance==USART3)
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	4a4d      	ldr	r2, [pc, #308]	@ (80097a0 <HAL_UART_MspInit+0x160>)
 800966c:	4293      	cmp	r3, r2
 800966e:	f040 8092 	bne.w	8009796 <HAL_UART_MspInit+0x156>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8009672:	2304      	movs	r3, #4
 8009674:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8009676:	2300      	movs	r3, #0
 8009678:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800967a:	f107 0310 	add.w	r3, r7, #16
 800967e:	4618      	mov	r0, r3
 8009680:	f002 ffc8 	bl	800c614 <HAL_RCCEx_PeriphCLKConfig>
 8009684:	4603      	mov	r3, r0
 8009686:	2b00      	cmp	r3, #0
 8009688:	d001      	beq.n	800968e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800968a:	f7fe fe5b 	bl	8008344 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800968e:	4b45      	ldr	r3, [pc, #276]	@ (80097a4 <HAL_UART_MspInit+0x164>)
 8009690:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009692:	4a44      	ldr	r2, [pc, #272]	@ (80097a4 <HAL_UART_MspInit+0x164>)
 8009694:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009698:	6593      	str	r3, [r2, #88]	@ 0x58
 800969a:	4b42      	ldr	r3, [pc, #264]	@ (80097a4 <HAL_UART_MspInit+0x164>)
 800969c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800969e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80096a2:	60fb      	str	r3, [r7, #12]
 80096a4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80096a6:	4b3f      	ldr	r3, [pc, #252]	@ (80097a4 <HAL_UART_MspInit+0x164>)
 80096a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096aa:	4a3e      	ldr	r2, [pc, #248]	@ (80097a4 <HAL_UART_MspInit+0x164>)
 80096ac:	f043 0304 	orr.w	r3, r3, #4
 80096b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80096b2:	4b3c      	ldr	r3, [pc, #240]	@ (80097a4 <HAL_UART_MspInit+0x164>)
 80096b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096b6:	f003 0304 	and.w	r3, r3, #4
 80096ba:	60bb      	str	r3, [r7, #8]
 80096bc:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80096be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80096c2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80096c4:	2312      	movs	r3, #18
 80096c6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80096c8:	2300      	movs	r3, #0
 80096ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80096cc:	2300      	movs	r3, #0
 80096ce:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80096d0:	2307      	movs	r3, #7
 80096d2:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80096d4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80096d8:	4619      	mov	r1, r3
 80096da:	4833      	ldr	r0, [pc, #204]	@ (80097a8 <HAL_UART_MspInit+0x168>)
 80096dc:	f000 ff16 	bl	800a50c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel1;
 80096e0:	4b32      	ldr	r3, [pc, #200]	@ (80097ac <HAL_UART_MspInit+0x16c>)
 80096e2:	4a33      	ldr	r2, [pc, #204]	@ (80097b0 <HAL_UART_MspInit+0x170>)
 80096e4:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 80096e6:	4b31      	ldr	r3, [pc, #196]	@ (80097ac <HAL_UART_MspInit+0x16c>)
 80096e8:	221c      	movs	r2, #28
 80096ea:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80096ec:	4b2f      	ldr	r3, [pc, #188]	@ (80097ac <HAL_UART_MspInit+0x16c>)
 80096ee:	2200      	movs	r2, #0
 80096f0:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80096f2:	4b2e      	ldr	r3, [pc, #184]	@ (80097ac <HAL_UART_MspInit+0x16c>)
 80096f4:	2200      	movs	r2, #0
 80096f6:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80096f8:	4b2c      	ldr	r3, [pc, #176]	@ (80097ac <HAL_UART_MspInit+0x16c>)
 80096fa:	2280      	movs	r2, #128	@ 0x80
 80096fc:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80096fe:	4b2b      	ldr	r3, [pc, #172]	@ (80097ac <HAL_UART_MspInit+0x16c>)
 8009700:	2200      	movs	r2, #0
 8009702:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009704:	4b29      	ldr	r3, [pc, #164]	@ (80097ac <HAL_UART_MspInit+0x16c>)
 8009706:	2200      	movs	r2, #0
 8009708:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800970a:	4b28      	ldr	r3, [pc, #160]	@ (80097ac <HAL_UART_MspInit+0x16c>)
 800970c:	2200      	movs	r2, #0
 800970e:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8009710:	4b26      	ldr	r3, [pc, #152]	@ (80097ac <HAL_UART_MspInit+0x16c>)
 8009712:	2200      	movs	r2, #0
 8009714:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8009716:	4825      	ldr	r0, [pc, #148]	@ (80097ac <HAL_UART_MspInit+0x16c>)
 8009718:	f000 fbba 	bl	8009e90 <HAL_DMA_Init>
 800971c:	4603      	mov	r3, r0
 800971e:	2b00      	cmp	r3, #0
 8009720:	d001      	beq.n	8009726 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8009722:	f7fe fe0f 	bl	8008344 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	4a20      	ldr	r2, [pc, #128]	@ (80097ac <HAL_UART_MspInit+0x16c>)
 800972a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800972e:	4a1f      	ldr	r2, [pc, #124]	@ (80097ac <HAL_UART_MspInit+0x16c>)
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8009734:	4b1f      	ldr	r3, [pc, #124]	@ (80097b4 <HAL_UART_MspInit+0x174>)
 8009736:	4a20      	ldr	r2, [pc, #128]	@ (80097b8 <HAL_UART_MspInit+0x178>)
 8009738:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 800973a:	4b1e      	ldr	r3, [pc, #120]	@ (80097b4 <HAL_UART_MspInit+0x174>)
 800973c:	221d      	movs	r2, #29
 800973e:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009740:	4b1c      	ldr	r3, [pc, #112]	@ (80097b4 <HAL_UART_MspInit+0x174>)
 8009742:	2210      	movs	r2, #16
 8009744:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009746:	4b1b      	ldr	r3, [pc, #108]	@ (80097b4 <HAL_UART_MspInit+0x174>)
 8009748:	2200      	movs	r2, #0
 800974a:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800974c:	4b19      	ldr	r3, [pc, #100]	@ (80097b4 <HAL_UART_MspInit+0x174>)
 800974e:	2280      	movs	r2, #128	@ 0x80
 8009750:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009752:	4b18      	ldr	r3, [pc, #96]	@ (80097b4 <HAL_UART_MspInit+0x174>)
 8009754:	2200      	movs	r2, #0
 8009756:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009758:	4b16      	ldr	r3, [pc, #88]	@ (80097b4 <HAL_UART_MspInit+0x174>)
 800975a:	2200      	movs	r2, #0
 800975c:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800975e:	4b15      	ldr	r3, [pc, #84]	@ (80097b4 <HAL_UART_MspInit+0x174>)
 8009760:	2200      	movs	r2, #0
 8009762:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8009764:	4b13      	ldr	r3, [pc, #76]	@ (80097b4 <HAL_UART_MspInit+0x174>)
 8009766:	2200      	movs	r2, #0
 8009768:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800976a:	4812      	ldr	r0, [pc, #72]	@ (80097b4 <HAL_UART_MspInit+0x174>)
 800976c:	f000 fb90 	bl	8009e90 <HAL_DMA_Init>
 8009770:	4603      	mov	r3, r0
 8009772:	2b00      	cmp	r3, #0
 8009774:	d001      	beq.n	800977a <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 8009776:	f7fe fde5 	bl	8008344 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	4a0d      	ldr	r2, [pc, #52]	@ (80097b4 <HAL_UART_MspInit+0x174>)
 800977e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8009780:	4a0c      	ldr	r2, [pc, #48]	@ (80097b4 <HAL_UART_MspInit+0x174>)
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8009786:	2200      	movs	r2, #0
 8009788:	2105      	movs	r1, #5
 800978a:	2027      	movs	r0, #39	@ 0x27
 800978c:	f000 f950 	bl	8009a30 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8009790:	2027      	movs	r0, #39	@ 0x27
 8009792:	f000 f967 	bl	8009a64 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8009796:	bf00      	nop
 8009798:	3778      	adds	r7, #120	@ 0x78
 800979a:	46bd      	mov	sp, r7
 800979c:	bd80      	pop	{r7, pc}
 800979e:	bf00      	nop
 80097a0:	40004800 	.word	0x40004800
 80097a4:	40021000 	.word	0x40021000
 80097a8:	48000800 	.word	0x48000800
 80097ac:	20002008 	.word	0x20002008
 80097b0:	40020008 	.word	0x40020008
 80097b4:	20002068 	.word	0x20002068
 80097b8:	4002001c 	.word	0x4002001c

080097bc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80097bc:	480d      	ldr	r0, [pc, #52]	@ (80097f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80097be:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80097c0:	f7ff fc08 	bl	8008fd4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80097c4:	480c      	ldr	r0, [pc, #48]	@ (80097f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80097c6:	490d      	ldr	r1, [pc, #52]	@ (80097fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80097c8:	4a0d      	ldr	r2, [pc, #52]	@ (8009800 <LoopForever+0xe>)
  movs r3, #0
 80097ca:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80097cc:	e002      	b.n	80097d4 <LoopCopyDataInit>

080097ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80097ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80097d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80097d2:	3304      	adds	r3, #4

080097d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80097d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80097d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80097d8:	d3f9      	bcc.n	80097ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80097da:	4a0a      	ldr	r2, [pc, #40]	@ (8009804 <LoopForever+0x12>)
  ldr r4, =_ebss
 80097dc:	4c0a      	ldr	r4, [pc, #40]	@ (8009808 <LoopForever+0x16>)
  movs r3, #0
 80097de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80097e0:	e001      	b.n	80097e6 <LoopFillZerobss>

080097e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80097e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80097e4:	3204      	adds	r2, #4

080097e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80097e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80097e8:	d3fb      	bcc.n	80097e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80097ea:	f00a fd07 	bl	80141fc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80097ee:	f7fe fd0f 	bl	8008210 <main>

080097f2 <LoopForever>:

LoopForever:
    b LoopForever
 80097f2:	e7fe      	b.n	80097f2 <LoopForever>
  ldr   r0, =_estack
 80097f4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80097f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80097fc:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8009800:	0801658c 	.word	0x0801658c
  ldr r2, =_sbss
 8009804:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8009808:	20006c00 	.word	0x20006c00

0800980c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800980c:	e7fe      	b.n	800980c <ADC1_2_IRQHandler>

0800980e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800980e:	b580      	push	{r7, lr}
 8009810:	b082      	sub	sp, #8
 8009812:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8009814:	2300      	movs	r3, #0
 8009816:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009818:	2003      	movs	r0, #3
 800981a:	f000 f8fe 	bl	8009a1a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800981e:	200f      	movs	r0, #15
 8009820:	f7ff fa0e 	bl	8008c40 <HAL_InitTick>
 8009824:	4603      	mov	r3, r0
 8009826:	2b00      	cmp	r3, #0
 8009828:	d002      	beq.n	8009830 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800982a:	2301      	movs	r3, #1
 800982c:	71fb      	strb	r3, [r7, #7]
 800982e:	e001      	b.n	8009834 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8009830:	f7ff f9dc 	bl	8008bec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8009834:	79fb      	ldrb	r3, [r7, #7]

}
 8009836:	4618      	mov	r0, r3
 8009838:	3708      	adds	r7, #8
 800983a:	46bd      	mov	sp, r7
 800983c:	bd80      	pop	{r7, pc}
	...

08009840 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009840:	b480      	push	{r7}
 8009842:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8009844:	4b05      	ldr	r3, [pc, #20]	@ (800985c <HAL_IncTick+0x1c>)
 8009846:	681a      	ldr	r2, [r3, #0]
 8009848:	4b05      	ldr	r3, [pc, #20]	@ (8009860 <HAL_IncTick+0x20>)
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	4413      	add	r3, r2
 800984e:	4a03      	ldr	r2, [pc, #12]	@ (800985c <HAL_IncTick+0x1c>)
 8009850:	6013      	str	r3, [r2, #0]
}
 8009852:	bf00      	nop
 8009854:	46bd      	mov	sp, r7
 8009856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985a:	4770      	bx	lr
 800985c:	200020c8 	.word	0x200020c8
 8009860:	2000000c 	.word	0x2000000c

08009864 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009864:	b480      	push	{r7}
 8009866:	af00      	add	r7, sp, #0
  return uwTick;
 8009868:	4b03      	ldr	r3, [pc, #12]	@ (8009878 <HAL_GetTick+0x14>)
 800986a:	681b      	ldr	r3, [r3, #0]
}
 800986c:	4618      	mov	r0, r3
 800986e:	46bd      	mov	sp, r7
 8009870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009874:	4770      	bx	lr
 8009876:	bf00      	nop
 8009878:	200020c8 	.word	0x200020c8

0800987c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b084      	sub	sp, #16
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8009884:	f7ff ffee 	bl	8009864 <HAL_GetTick>
 8009888:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009894:	d004      	beq.n	80098a0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8009896:	4b09      	ldr	r3, [pc, #36]	@ (80098bc <HAL_Delay+0x40>)
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	68fa      	ldr	r2, [r7, #12]
 800989c:	4413      	add	r3, r2
 800989e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80098a0:	bf00      	nop
 80098a2:	f7ff ffdf 	bl	8009864 <HAL_GetTick>
 80098a6:	4602      	mov	r2, r0
 80098a8:	68bb      	ldr	r3, [r7, #8]
 80098aa:	1ad3      	subs	r3, r2, r3
 80098ac:	68fa      	ldr	r2, [r7, #12]
 80098ae:	429a      	cmp	r2, r3
 80098b0:	d8f7      	bhi.n	80098a2 <HAL_Delay+0x26>
  {
  }
}
 80098b2:	bf00      	nop
 80098b4:	bf00      	nop
 80098b6:	3710      	adds	r7, #16
 80098b8:	46bd      	mov	sp, r7
 80098ba:	bd80      	pop	{r7, pc}
 80098bc:	2000000c 	.word	0x2000000c

080098c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80098c0:	b480      	push	{r7}
 80098c2:	b085      	sub	sp, #20
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f003 0307 	and.w	r3, r3, #7
 80098ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80098d0:	4b0c      	ldr	r3, [pc, #48]	@ (8009904 <__NVIC_SetPriorityGrouping+0x44>)
 80098d2:	68db      	ldr	r3, [r3, #12]
 80098d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80098d6:	68ba      	ldr	r2, [r7, #8]
 80098d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80098dc:	4013      	ands	r3, r2
 80098de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80098e4:	68bb      	ldr	r3, [r7, #8]
 80098e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80098e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80098ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80098f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80098f2:	4a04      	ldr	r2, [pc, #16]	@ (8009904 <__NVIC_SetPriorityGrouping+0x44>)
 80098f4:	68bb      	ldr	r3, [r7, #8]
 80098f6:	60d3      	str	r3, [r2, #12]
}
 80098f8:	bf00      	nop
 80098fa:	3714      	adds	r7, #20
 80098fc:	46bd      	mov	sp, r7
 80098fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009902:	4770      	bx	lr
 8009904:	e000ed00 	.word	0xe000ed00

08009908 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009908:	b480      	push	{r7}
 800990a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800990c:	4b04      	ldr	r3, [pc, #16]	@ (8009920 <__NVIC_GetPriorityGrouping+0x18>)
 800990e:	68db      	ldr	r3, [r3, #12]
 8009910:	0a1b      	lsrs	r3, r3, #8
 8009912:	f003 0307 	and.w	r3, r3, #7
}
 8009916:	4618      	mov	r0, r3
 8009918:	46bd      	mov	sp, r7
 800991a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991e:	4770      	bx	lr
 8009920:	e000ed00 	.word	0xe000ed00

08009924 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009924:	b480      	push	{r7}
 8009926:	b083      	sub	sp, #12
 8009928:	af00      	add	r7, sp, #0
 800992a:	4603      	mov	r3, r0
 800992c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800992e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009932:	2b00      	cmp	r3, #0
 8009934:	db0b      	blt.n	800994e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009936:	79fb      	ldrb	r3, [r7, #7]
 8009938:	f003 021f 	and.w	r2, r3, #31
 800993c:	4907      	ldr	r1, [pc, #28]	@ (800995c <__NVIC_EnableIRQ+0x38>)
 800993e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009942:	095b      	lsrs	r3, r3, #5
 8009944:	2001      	movs	r0, #1
 8009946:	fa00 f202 	lsl.w	r2, r0, r2
 800994a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800994e:	bf00      	nop
 8009950:	370c      	adds	r7, #12
 8009952:	46bd      	mov	sp, r7
 8009954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009958:	4770      	bx	lr
 800995a:	bf00      	nop
 800995c:	e000e100 	.word	0xe000e100

08009960 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8009960:	b480      	push	{r7}
 8009962:	b083      	sub	sp, #12
 8009964:	af00      	add	r7, sp, #0
 8009966:	4603      	mov	r3, r0
 8009968:	6039      	str	r1, [r7, #0]
 800996a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800996c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009970:	2b00      	cmp	r3, #0
 8009972:	db0a      	blt.n	800998a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	b2da      	uxtb	r2, r3
 8009978:	490c      	ldr	r1, [pc, #48]	@ (80099ac <__NVIC_SetPriority+0x4c>)
 800997a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800997e:	0112      	lsls	r2, r2, #4
 8009980:	b2d2      	uxtb	r2, r2
 8009982:	440b      	add	r3, r1
 8009984:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009988:	e00a      	b.n	80099a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800998a:	683b      	ldr	r3, [r7, #0]
 800998c:	b2da      	uxtb	r2, r3
 800998e:	4908      	ldr	r1, [pc, #32]	@ (80099b0 <__NVIC_SetPriority+0x50>)
 8009990:	79fb      	ldrb	r3, [r7, #7]
 8009992:	f003 030f 	and.w	r3, r3, #15
 8009996:	3b04      	subs	r3, #4
 8009998:	0112      	lsls	r2, r2, #4
 800999a:	b2d2      	uxtb	r2, r2
 800999c:	440b      	add	r3, r1
 800999e:	761a      	strb	r2, [r3, #24]
}
 80099a0:	bf00      	nop
 80099a2:	370c      	adds	r7, #12
 80099a4:	46bd      	mov	sp, r7
 80099a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099aa:	4770      	bx	lr
 80099ac:	e000e100 	.word	0xe000e100
 80099b0:	e000ed00 	.word	0xe000ed00

080099b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80099b4:	b480      	push	{r7}
 80099b6:	b089      	sub	sp, #36	@ 0x24
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	60f8      	str	r0, [r7, #12]
 80099bc:	60b9      	str	r1, [r7, #8]
 80099be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	f003 0307 	and.w	r3, r3, #7
 80099c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80099c8:	69fb      	ldr	r3, [r7, #28]
 80099ca:	f1c3 0307 	rsb	r3, r3, #7
 80099ce:	2b04      	cmp	r3, #4
 80099d0:	bf28      	it	cs
 80099d2:	2304      	movcs	r3, #4
 80099d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80099d6:	69fb      	ldr	r3, [r7, #28]
 80099d8:	3304      	adds	r3, #4
 80099da:	2b06      	cmp	r3, #6
 80099dc:	d902      	bls.n	80099e4 <NVIC_EncodePriority+0x30>
 80099de:	69fb      	ldr	r3, [r7, #28]
 80099e0:	3b03      	subs	r3, #3
 80099e2:	e000      	b.n	80099e6 <NVIC_EncodePriority+0x32>
 80099e4:	2300      	movs	r3, #0
 80099e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80099e8:	f04f 32ff 	mov.w	r2, #4294967295
 80099ec:	69bb      	ldr	r3, [r7, #24]
 80099ee:	fa02 f303 	lsl.w	r3, r2, r3
 80099f2:	43da      	mvns	r2, r3
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	401a      	ands	r2, r3
 80099f8:	697b      	ldr	r3, [r7, #20]
 80099fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80099fc:	f04f 31ff 	mov.w	r1, #4294967295
 8009a00:	697b      	ldr	r3, [r7, #20]
 8009a02:	fa01 f303 	lsl.w	r3, r1, r3
 8009a06:	43d9      	mvns	r1, r3
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009a0c:	4313      	orrs	r3, r2
         );
}
 8009a0e:	4618      	mov	r0, r3
 8009a10:	3724      	adds	r7, #36	@ 0x24
 8009a12:	46bd      	mov	sp, r7
 8009a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a18:	4770      	bx	lr

08009a1a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009a1a:	b580      	push	{r7, lr}
 8009a1c:	b082      	sub	sp, #8
 8009a1e:	af00      	add	r7, sp, #0
 8009a20:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8009a22:	6878      	ldr	r0, [r7, #4]
 8009a24:	f7ff ff4c 	bl	80098c0 <__NVIC_SetPriorityGrouping>
}
 8009a28:	bf00      	nop
 8009a2a:	3708      	adds	r7, #8
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	bd80      	pop	{r7, pc}

08009a30 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009a30:	b580      	push	{r7, lr}
 8009a32:	b086      	sub	sp, #24
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	4603      	mov	r3, r0
 8009a38:	60b9      	str	r1, [r7, #8]
 8009a3a:	607a      	str	r2, [r7, #4]
 8009a3c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8009a3e:	f7ff ff63 	bl	8009908 <__NVIC_GetPriorityGrouping>
 8009a42:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009a44:	687a      	ldr	r2, [r7, #4]
 8009a46:	68b9      	ldr	r1, [r7, #8]
 8009a48:	6978      	ldr	r0, [r7, #20]
 8009a4a:	f7ff ffb3 	bl	80099b4 <NVIC_EncodePriority>
 8009a4e:	4602      	mov	r2, r0
 8009a50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009a54:	4611      	mov	r1, r2
 8009a56:	4618      	mov	r0, r3
 8009a58:	f7ff ff82 	bl	8009960 <__NVIC_SetPriority>
}
 8009a5c:	bf00      	nop
 8009a5e:	3718      	adds	r7, #24
 8009a60:	46bd      	mov	sp, r7
 8009a62:	bd80      	pop	{r7, pc}

08009a64 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009a64:	b580      	push	{r7, lr}
 8009a66:	b082      	sub	sp, #8
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	4603      	mov	r3, r0
 8009a6c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009a72:	4618      	mov	r0, r3
 8009a74:	f7ff ff56 	bl	8009924 <__NVIC_EnableIRQ>
}
 8009a78:	bf00      	nop
 8009a7a:	3708      	adds	r7, #8
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	bd80      	pop	{r7, pc}

08009a80 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8009a80:	b580      	push	{r7, lr}
 8009a82:	b082      	sub	sp, #8
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d101      	bne.n	8009a92 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8009a8e:	2301      	movs	r3, #1
 8009a90:	e054      	b.n	8009b3c <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	7f5b      	ldrb	r3, [r3, #29]
 8009a96:	b2db      	uxtb	r3, r3
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d105      	bne.n	8009aa8 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8009aa2:	6878      	ldr	r0, [r7, #4]
 8009aa4:	f7fd fd60 	bl	8007568 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2202      	movs	r2, #2
 8009aac:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	791b      	ldrb	r3, [r3, #4]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d10c      	bne.n	8009ad0 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	4a22      	ldr	r2, [pc, #136]	@ (8009b44 <HAL_CRC_Init+0xc4>)
 8009abc:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	689a      	ldr	r2, [r3, #8]
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	f022 0218 	bic.w	r2, r2, #24
 8009acc:	609a      	str	r2, [r3, #8]
 8009ace:	e00c      	b.n	8009aea <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	6899      	ldr	r1, [r3, #8]
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	68db      	ldr	r3, [r3, #12]
 8009ad8:	461a      	mov	r2, r3
 8009ada:	6878      	ldr	r0, [r7, #4]
 8009adc:	f000 f94a 	bl	8009d74 <HAL_CRCEx_Polynomial_Set>
 8009ae0:	4603      	mov	r3, r0
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d001      	beq.n	8009aea <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8009ae6:	2301      	movs	r3, #1
 8009ae8:	e028      	b.n	8009b3c <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	795b      	ldrb	r3, [r3, #5]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d105      	bne.n	8009afe <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	f04f 32ff 	mov.w	r2, #4294967295
 8009afa:	611a      	str	r2, [r3, #16]
 8009afc:	e004      	b.n	8009b08 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	687a      	ldr	r2, [r7, #4]
 8009b04:	6912      	ldr	r2, [r2, #16]
 8009b06:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	689b      	ldr	r3, [r3, #8]
 8009b0e:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	695a      	ldr	r2, [r3, #20]
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	430a      	orrs	r2, r1
 8009b1c:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	689b      	ldr	r3, [r3, #8]
 8009b24:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	699a      	ldr	r2, [r3, #24]
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	430a      	orrs	r2, r1
 8009b32:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	2201      	movs	r2, #1
 8009b38:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8009b3a:	2300      	movs	r3, #0
}
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	3708      	adds	r7, #8
 8009b40:	46bd      	mov	sp, r7
 8009b42:	bd80      	pop	{r7, pc}
 8009b44:	04c11db7 	.word	0x04c11db7

08009b48 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8009b48:	b580      	push	{r7, lr}
 8009b4a:	b086      	sub	sp, #24
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	60f8      	str	r0, [r7, #12]
 8009b50:	60b9      	str	r1, [r7, #8]
 8009b52:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8009b54:	2300      	movs	r3, #0
 8009b56:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	2202      	movs	r2, #2
 8009b5c:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	689a      	ldr	r2, [r3, #8]
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	f042 0201 	orr.w	r2, r2, #1
 8009b6c:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	6a1b      	ldr	r3, [r3, #32]
 8009b72:	2b03      	cmp	r3, #3
 8009b74:	d006      	beq.n	8009b84 <HAL_CRC_Calculate+0x3c>
 8009b76:	2b03      	cmp	r3, #3
 8009b78:	d829      	bhi.n	8009bce <HAL_CRC_Calculate+0x86>
 8009b7a:	2b01      	cmp	r3, #1
 8009b7c:	d019      	beq.n	8009bb2 <HAL_CRC_Calculate+0x6a>
 8009b7e:	2b02      	cmp	r3, #2
 8009b80:	d01e      	beq.n	8009bc0 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 8009b82:	e024      	b.n	8009bce <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 8009b84:	2300      	movs	r3, #0
 8009b86:	617b      	str	r3, [r7, #20]
 8009b88:	e00a      	b.n	8009ba0 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 8009b8a:	697b      	ldr	r3, [r7, #20]
 8009b8c:	009b      	lsls	r3, r3, #2
 8009b8e:	68ba      	ldr	r2, [r7, #8]
 8009b90:	441a      	add	r2, r3
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	6812      	ldr	r2, [r2, #0]
 8009b98:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 8009b9a:	697b      	ldr	r3, [r7, #20]
 8009b9c:	3301      	adds	r3, #1
 8009b9e:	617b      	str	r3, [r7, #20]
 8009ba0:	697a      	ldr	r2, [r7, #20]
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	429a      	cmp	r2, r3
 8009ba6:	d3f0      	bcc.n	8009b8a <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	613b      	str	r3, [r7, #16]
      break;
 8009bb0:	e00e      	b.n	8009bd0 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 8009bb2:	687a      	ldr	r2, [r7, #4]
 8009bb4:	68b9      	ldr	r1, [r7, #8]
 8009bb6:	68f8      	ldr	r0, [r7, #12]
 8009bb8:	f000 f812 	bl	8009be0 <CRC_Handle_8>
 8009bbc:	6138      	str	r0, [r7, #16]
      break;
 8009bbe:	e007      	b.n	8009bd0 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8009bc0:	687a      	ldr	r2, [r7, #4]
 8009bc2:	68b9      	ldr	r1, [r7, #8]
 8009bc4:	68f8      	ldr	r0, [r7, #12]
 8009bc6:	f000 f89b 	bl	8009d00 <CRC_Handle_16>
 8009bca:	6138      	str	r0, [r7, #16]
      break;
 8009bcc:	e000      	b.n	8009bd0 <HAL_CRC_Calculate+0x88>
      break;
 8009bce:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	2201      	movs	r2, #1
 8009bd4:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 8009bd6:	693b      	ldr	r3, [r7, #16]
}
 8009bd8:	4618      	mov	r0, r3
 8009bda:	3718      	adds	r7, #24
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	bd80      	pop	{r7, pc}

08009be0 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 8009be0:	b480      	push	{r7}
 8009be2:	b089      	sub	sp, #36	@ 0x24
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	60f8      	str	r0, [r7, #12]
 8009be8:	60b9      	str	r1, [r7, #8]
 8009bea:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8009bec:	2300      	movs	r3, #0
 8009bee:	61fb      	str	r3, [r7, #28]
 8009bf0:	e023      	b.n	8009c3a <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8009bf2:	69fb      	ldr	r3, [r7, #28]
 8009bf4:	009b      	lsls	r3, r3, #2
 8009bf6:	68ba      	ldr	r2, [r7, #8]
 8009bf8:	4413      	add	r3, r2
 8009bfa:	781b      	ldrb	r3, [r3, #0]
 8009bfc:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8009bfe:	69fb      	ldr	r3, [r7, #28]
 8009c00:	009b      	lsls	r3, r3, #2
 8009c02:	3301      	adds	r3, #1
 8009c04:	68b9      	ldr	r1, [r7, #8]
 8009c06:	440b      	add	r3, r1
 8009c08:	781b      	ldrb	r3, [r3, #0]
 8009c0a:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8009c0c:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8009c0e:	69fb      	ldr	r3, [r7, #28]
 8009c10:	009b      	lsls	r3, r3, #2
 8009c12:	3302      	adds	r3, #2
 8009c14:	68b9      	ldr	r1, [r7, #8]
 8009c16:	440b      	add	r3, r1
 8009c18:	781b      	ldrb	r3, [r3, #0]
 8009c1a:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8009c1c:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 8009c1e:	69fb      	ldr	r3, [r7, #28]
 8009c20:	009b      	lsls	r3, r3, #2
 8009c22:	3303      	adds	r3, #3
 8009c24:	68b9      	ldr	r1, [r7, #8]
 8009c26:	440b      	add	r3, r1
 8009c28:	781b      	ldrb	r3, [r3, #0]
 8009c2a:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8009c30:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8009c32:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 8009c34:	69fb      	ldr	r3, [r7, #28]
 8009c36:	3301      	adds	r3, #1
 8009c38:	61fb      	str	r3, [r7, #28]
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	089b      	lsrs	r3, r3, #2
 8009c3e:	69fa      	ldr	r2, [r7, #28]
 8009c40:	429a      	cmp	r2, r3
 8009c42:	d3d6      	bcc.n	8009bf2 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	f003 0303 	and.w	r3, r3, #3
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d04f      	beq.n	8009cee <CRC_Handle_8+0x10e>
  {
    if ((BufferLength % 4U) == 1U)
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	f003 0303 	and.w	r3, r3, #3
 8009c54:	2b01      	cmp	r3, #1
 8009c56:	d107      	bne.n	8009c68 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8009c58:	69fb      	ldr	r3, [r7, #28]
 8009c5a:	009b      	lsls	r3, r3, #2
 8009c5c:	68ba      	ldr	r2, [r7, #8]
 8009c5e:	4413      	add	r3, r2
 8009c60:	68fa      	ldr	r2, [r7, #12]
 8009c62:	6812      	ldr	r2, [r2, #0]
 8009c64:	781b      	ldrb	r3, [r3, #0]
 8009c66:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	f003 0303 	and.w	r3, r3, #3
 8009c6e:	2b02      	cmp	r3, #2
 8009c70:	d117      	bne.n	8009ca2 <CRC_Handle_8+0xc2>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8009c72:	69fb      	ldr	r3, [r7, #28]
 8009c74:	009b      	lsls	r3, r3, #2
 8009c76:	68ba      	ldr	r2, [r7, #8]
 8009c78:	4413      	add	r3, r2
 8009c7a:	781b      	ldrb	r3, [r3, #0]
 8009c7c:	b21b      	sxth	r3, r3
 8009c7e:	021b      	lsls	r3, r3, #8
 8009c80:	b21a      	sxth	r2, r3
 8009c82:	69fb      	ldr	r3, [r7, #28]
 8009c84:	009b      	lsls	r3, r3, #2
 8009c86:	3301      	adds	r3, #1
 8009c88:	68b9      	ldr	r1, [r7, #8]
 8009c8a:	440b      	add	r3, r1
 8009c8c:	781b      	ldrb	r3, [r3, #0]
 8009c8e:	b21b      	sxth	r3, r3
 8009c90:	4313      	orrs	r3, r2
 8009c92:	b21b      	sxth	r3, r3
 8009c94:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8009c9c:	697b      	ldr	r3, [r7, #20]
 8009c9e:	8b7a      	ldrh	r2, [r7, #26]
 8009ca0:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	f003 0303 	and.w	r3, r3, #3
 8009ca8:	2b03      	cmp	r3, #3
 8009caa:	d120      	bne.n	8009cee <CRC_Handle_8+0x10e>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8009cac:	69fb      	ldr	r3, [r7, #28]
 8009cae:	009b      	lsls	r3, r3, #2
 8009cb0:	68ba      	ldr	r2, [r7, #8]
 8009cb2:	4413      	add	r3, r2
 8009cb4:	781b      	ldrb	r3, [r3, #0]
 8009cb6:	b21b      	sxth	r3, r3
 8009cb8:	021b      	lsls	r3, r3, #8
 8009cba:	b21a      	sxth	r2, r3
 8009cbc:	69fb      	ldr	r3, [r7, #28]
 8009cbe:	009b      	lsls	r3, r3, #2
 8009cc0:	3301      	adds	r3, #1
 8009cc2:	68b9      	ldr	r1, [r7, #8]
 8009cc4:	440b      	add	r3, r1
 8009cc6:	781b      	ldrb	r3, [r3, #0]
 8009cc8:	b21b      	sxth	r3, r3
 8009cca:	4313      	orrs	r3, r2
 8009ccc:	b21b      	sxth	r3, r3
 8009cce:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8009cd6:	697b      	ldr	r3, [r7, #20]
 8009cd8:	8b7a      	ldrh	r2, [r7, #26]
 8009cda:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 8009cdc:	69fb      	ldr	r3, [r7, #28]
 8009cde:	009b      	lsls	r3, r3, #2
 8009ce0:	3302      	adds	r3, #2
 8009ce2:	68ba      	ldr	r2, [r7, #8]
 8009ce4:	4413      	add	r3, r2
 8009ce6:	68fa      	ldr	r2, [r7, #12]
 8009ce8:	6812      	ldr	r2, [r2, #0]
 8009cea:	781b      	ldrb	r3, [r3, #0]
 8009cec:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	681b      	ldr	r3, [r3, #0]
}
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	3724      	adds	r7, #36	@ 0x24
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfe:	4770      	bx	lr

08009d00 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 8009d00:	b480      	push	{r7}
 8009d02:	b087      	sub	sp, #28
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	60f8      	str	r0, [r7, #12]
 8009d08:	60b9      	str	r1, [r7, #8]
 8009d0a:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8009d0c:	2300      	movs	r3, #0
 8009d0e:	617b      	str	r3, [r7, #20]
 8009d10:	e013      	b.n	8009d3a <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 8009d12:	697b      	ldr	r3, [r7, #20]
 8009d14:	009b      	lsls	r3, r3, #2
 8009d16:	68ba      	ldr	r2, [r7, #8]
 8009d18:	4413      	add	r3, r2
 8009d1a:	881b      	ldrh	r3, [r3, #0]
 8009d1c:	041a      	lsls	r2, r3, #16
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	009b      	lsls	r3, r3, #2
 8009d22:	3302      	adds	r3, #2
 8009d24:	68b9      	ldr	r1, [r7, #8]
 8009d26:	440b      	add	r3, r1
 8009d28:	881b      	ldrh	r3, [r3, #0]
 8009d2a:	4619      	mov	r1, r3
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	430a      	orrs	r2, r1
 8009d32:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 8009d34:	697b      	ldr	r3, [r7, #20]
 8009d36:	3301      	adds	r3, #1
 8009d38:	617b      	str	r3, [r7, #20]
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	085b      	lsrs	r3, r3, #1
 8009d3e:	697a      	ldr	r2, [r7, #20]
 8009d40:	429a      	cmp	r2, r3
 8009d42:	d3e6      	bcc.n	8009d12 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	f003 0301 	and.w	r3, r3, #1
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d009      	beq.n	8009d62 <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 8009d54:	697b      	ldr	r3, [r7, #20]
 8009d56:	009b      	lsls	r3, r3, #2
 8009d58:	68ba      	ldr	r2, [r7, #8]
 8009d5a:	4413      	add	r3, r2
 8009d5c:	881a      	ldrh	r2, [r3, #0]
 8009d5e:	693b      	ldr	r3, [r7, #16]
 8009d60:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	681b      	ldr	r3, [r3, #0]
}
 8009d68:	4618      	mov	r0, r3
 8009d6a:	371c      	adds	r7, #28
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d72:	4770      	bx	lr

08009d74 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8009d74:	b480      	push	{r7}
 8009d76:	b087      	sub	sp, #28
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	60f8      	str	r0, [r7, #12]
 8009d7c:	60b9      	str	r1, [r7, #8]
 8009d7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009d80:	2300      	movs	r3, #0
 8009d82:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8009d84:	231f      	movs	r3, #31
 8009d86:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8009d88:	68bb      	ldr	r3, [r7, #8]
 8009d8a:	f003 0301 	and.w	r3, r3, #1
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d102      	bne.n	8009d98 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8009d92:	2301      	movs	r3, #1
 8009d94:	75fb      	strb	r3, [r7, #23]
 8009d96:	e063      	b.n	8009e60 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8009d98:	bf00      	nop
 8009d9a:	693b      	ldr	r3, [r7, #16]
 8009d9c:	1e5a      	subs	r2, r3, #1
 8009d9e:	613a      	str	r2, [r7, #16]
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d009      	beq.n	8009db8 <HAL_CRCEx_Polynomial_Set+0x44>
 8009da4:	693b      	ldr	r3, [r7, #16]
 8009da6:	f003 031f 	and.w	r3, r3, #31
 8009daa:	68ba      	ldr	r2, [r7, #8]
 8009dac:	fa22 f303 	lsr.w	r3, r2, r3
 8009db0:	f003 0301 	and.w	r3, r3, #1
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d0f0      	beq.n	8009d9a <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	2b18      	cmp	r3, #24
 8009dbc:	d846      	bhi.n	8009e4c <HAL_CRCEx_Polynomial_Set+0xd8>
 8009dbe:	a201      	add	r2, pc, #4	@ (adr r2, 8009dc4 <HAL_CRCEx_Polynomial_Set+0x50>)
 8009dc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dc4:	08009e53 	.word	0x08009e53
 8009dc8:	08009e4d 	.word	0x08009e4d
 8009dcc:	08009e4d 	.word	0x08009e4d
 8009dd0:	08009e4d 	.word	0x08009e4d
 8009dd4:	08009e4d 	.word	0x08009e4d
 8009dd8:	08009e4d 	.word	0x08009e4d
 8009ddc:	08009e4d 	.word	0x08009e4d
 8009de0:	08009e4d 	.word	0x08009e4d
 8009de4:	08009e41 	.word	0x08009e41
 8009de8:	08009e4d 	.word	0x08009e4d
 8009dec:	08009e4d 	.word	0x08009e4d
 8009df0:	08009e4d 	.word	0x08009e4d
 8009df4:	08009e4d 	.word	0x08009e4d
 8009df8:	08009e4d 	.word	0x08009e4d
 8009dfc:	08009e4d 	.word	0x08009e4d
 8009e00:	08009e4d 	.word	0x08009e4d
 8009e04:	08009e35 	.word	0x08009e35
 8009e08:	08009e4d 	.word	0x08009e4d
 8009e0c:	08009e4d 	.word	0x08009e4d
 8009e10:	08009e4d 	.word	0x08009e4d
 8009e14:	08009e4d 	.word	0x08009e4d
 8009e18:	08009e4d 	.word	0x08009e4d
 8009e1c:	08009e4d 	.word	0x08009e4d
 8009e20:	08009e4d 	.word	0x08009e4d
 8009e24:	08009e29 	.word	0x08009e29
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8009e28:	693b      	ldr	r3, [r7, #16]
 8009e2a:	2b06      	cmp	r3, #6
 8009e2c:	d913      	bls.n	8009e56 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8009e2e:	2301      	movs	r3, #1
 8009e30:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8009e32:	e010      	b.n	8009e56 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8009e34:	693b      	ldr	r3, [r7, #16]
 8009e36:	2b07      	cmp	r3, #7
 8009e38:	d90f      	bls.n	8009e5a <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8009e3a:	2301      	movs	r3, #1
 8009e3c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8009e3e:	e00c      	b.n	8009e5a <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8009e40:	693b      	ldr	r3, [r7, #16]
 8009e42:	2b0f      	cmp	r3, #15
 8009e44:	d90b      	bls.n	8009e5e <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8009e46:	2301      	movs	r3, #1
 8009e48:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8009e4a:	e008      	b.n	8009e5e <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8009e4c:	2301      	movs	r3, #1
 8009e4e:	75fb      	strb	r3, [r7, #23]
        break;
 8009e50:	e006      	b.n	8009e60 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8009e52:	bf00      	nop
 8009e54:	e004      	b.n	8009e60 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8009e56:	bf00      	nop
 8009e58:	e002      	b.n	8009e60 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8009e5a:	bf00      	nop
 8009e5c:	e000      	b.n	8009e60 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8009e5e:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8009e60:	7dfb      	ldrb	r3, [r7, #23]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d10d      	bne.n	8009e82 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	68ba      	ldr	r2, [r7, #8]
 8009e6c:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	689b      	ldr	r3, [r3, #8]
 8009e74:	f023 0118 	bic.w	r1, r3, #24
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	687a      	ldr	r2, [r7, #4]
 8009e7e:	430a      	orrs	r2, r1
 8009e80:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8009e82:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e84:	4618      	mov	r0, r3
 8009e86:	371c      	adds	r7, #28
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8e:	4770      	bx	lr

08009e90 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8009e90:	b580      	push	{r7, lr}
 8009e92:	b084      	sub	sp, #16
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d101      	bne.n	8009ea2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8009e9e:	2301      	movs	r3, #1
 8009ea0:	e08d      	b.n	8009fbe <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	461a      	mov	r2, r3
 8009ea8:	4b47      	ldr	r3, [pc, #284]	@ (8009fc8 <HAL_DMA_Init+0x138>)
 8009eaa:	429a      	cmp	r2, r3
 8009eac:	d80f      	bhi.n	8009ece <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	461a      	mov	r2, r3
 8009eb4:	4b45      	ldr	r3, [pc, #276]	@ (8009fcc <HAL_DMA_Init+0x13c>)
 8009eb6:	4413      	add	r3, r2
 8009eb8:	4a45      	ldr	r2, [pc, #276]	@ (8009fd0 <HAL_DMA_Init+0x140>)
 8009eba:	fba2 2303 	umull	r2, r3, r2, r3
 8009ebe:	091b      	lsrs	r3, r3, #4
 8009ec0:	009a      	lsls	r2, r3, #2
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	4a42      	ldr	r2, [pc, #264]	@ (8009fd4 <HAL_DMA_Init+0x144>)
 8009eca:	641a      	str	r2, [r3, #64]	@ 0x40
 8009ecc:	e00e      	b.n	8009eec <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	461a      	mov	r2, r3
 8009ed4:	4b40      	ldr	r3, [pc, #256]	@ (8009fd8 <HAL_DMA_Init+0x148>)
 8009ed6:	4413      	add	r3, r2
 8009ed8:	4a3d      	ldr	r2, [pc, #244]	@ (8009fd0 <HAL_DMA_Init+0x140>)
 8009eda:	fba2 2303 	umull	r2, r3, r2, r3
 8009ede:	091b      	lsrs	r3, r3, #4
 8009ee0:	009a      	lsls	r2, r3, #2
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	4a3c      	ldr	r2, [pc, #240]	@ (8009fdc <HAL_DMA_Init+0x14c>)
 8009eea:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	2202      	movs	r2, #2
 8009ef0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8009f02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009f06:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8009f10:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	691b      	ldr	r3, [r3, #16]
 8009f16:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009f1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	699b      	ldr	r3, [r3, #24]
 8009f22:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009f28:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	6a1b      	ldr	r3, [r3, #32]
 8009f2e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8009f30:	68fa      	ldr	r2, [r7, #12]
 8009f32:	4313      	orrs	r3, r2
 8009f34:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	68fa      	ldr	r2, [r7, #12]
 8009f3c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8009f3e:	6878      	ldr	r0, [r7, #4]
 8009f40:	f000 fa82 	bl	800a448 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	689b      	ldr	r3, [r3, #8]
 8009f48:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009f4c:	d102      	bne.n	8009f54 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	2200      	movs	r2, #0
 8009f52:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	685a      	ldr	r2, [r3, #4]
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009f5c:	b2d2      	uxtb	r2, r2
 8009f5e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f64:	687a      	ldr	r2, [r7, #4]
 8009f66:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009f68:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	685b      	ldr	r3, [r3, #4]
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d010      	beq.n	8009f94 <HAL_DMA_Init+0x104>
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	685b      	ldr	r3, [r3, #4]
 8009f76:	2b04      	cmp	r3, #4
 8009f78:	d80c      	bhi.n	8009f94 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8009f7a:	6878      	ldr	r0, [r7, #4]
 8009f7c:	f000 faa2 	bl	800a4c4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f84:	2200      	movs	r2, #0
 8009f86:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f8c:	687a      	ldr	r2, [r7, #4]
 8009f8e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8009f90:	605a      	str	r2, [r3, #4]
 8009f92:	e008      	b.n	8009fa6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	2200      	movs	r2, #0
 8009f98:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	2200      	movs	r2, #0
 8009f9e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	2200      	movs	r2, #0
 8009faa:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2201      	movs	r2, #1
 8009fb0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8009fbc:	2300      	movs	r3, #0
}
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	3710      	adds	r7, #16
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	bd80      	pop	{r7, pc}
 8009fc6:	bf00      	nop
 8009fc8:	40020407 	.word	0x40020407
 8009fcc:	bffdfff8 	.word	0xbffdfff8
 8009fd0:	cccccccd 	.word	0xcccccccd
 8009fd4:	40020000 	.word	0x40020000
 8009fd8:	bffdfbf8 	.word	0xbffdfbf8
 8009fdc:	40020400 	.word	0x40020400

08009fe0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b086      	sub	sp, #24
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	60f8      	str	r0, [r7, #12]
 8009fe8:	60b9      	str	r1, [r7, #8]
 8009fea:	607a      	str	r2, [r7, #4]
 8009fec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009fee:	2300      	movs	r3, #0
 8009ff0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009ff8:	2b01      	cmp	r3, #1
 8009ffa:	d101      	bne.n	800a000 <HAL_DMA_Start_IT+0x20>
 8009ffc:	2302      	movs	r3, #2
 8009ffe:	e066      	b.n	800a0ce <HAL_DMA_Start_IT+0xee>
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	2201      	movs	r2, #1
 800a004:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a00e:	b2db      	uxtb	r3, r3
 800a010:	2b01      	cmp	r3, #1
 800a012:	d155      	bne.n	800a0c0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	2202      	movs	r2, #2
 800a018:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	2200      	movs	r2, #0
 800a020:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	681a      	ldr	r2, [r3, #0]
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	f022 0201 	bic.w	r2, r2, #1
 800a030:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a032:	683b      	ldr	r3, [r7, #0]
 800a034:	687a      	ldr	r2, [r7, #4]
 800a036:	68b9      	ldr	r1, [r7, #8]
 800a038:	68f8      	ldr	r0, [r7, #12]
 800a03a:	f000 f9c7 	bl	800a3cc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a042:	2b00      	cmp	r3, #0
 800a044:	d008      	beq.n	800a058 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	681a      	ldr	r2, [r3, #0]
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	f042 020e 	orr.w	r2, r2, #14
 800a054:	601a      	str	r2, [r3, #0]
 800a056:	e00f      	b.n	800a078 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	681a      	ldr	r2, [r3, #0]
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	f022 0204 	bic.w	r2, r2, #4
 800a066:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	681a      	ldr	r2, [r3, #0]
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	f042 020a 	orr.w	r2, r2, #10
 800a076:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a082:	2b00      	cmp	r3, #0
 800a084:	d007      	beq.n	800a096 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a08a:	681a      	ldr	r2, [r3, #0]
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a090:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a094:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d007      	beq.n	800a0ae <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a0a2:	681a      	ldr	r2, [r3, #0]
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a0a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a0ac:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	681a      	ldr	r2, [r3, #0]
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	f042 0201 	orr.w	r2, r2, #1
 800a0bc:	601a      	str	r2, [r3, #0]
 800a0be:	e005      	b.n	800a0cc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	2200      	movs	r2, #0
 800a0c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800a0c8:	2302      	movs	r3, #2
 800a0ca:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800a0cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0ce:	4618      	mov	r0, r3
 800a0d0:	3718      	adds	r7, #24
 800a0d2:	46bd      	mov	sp, r7
 800a0d4:	bd80      	pop	{r7, pc}

0800a0d6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800a0d6:	b480      	push	{r7}
 800a0d8:	b085      	sub	sp, #20
 800a0da:	af00      	add	r7, sp, #0
 800a0dc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a0de:	2300      	movs	r3, #0
 800a0e0:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a0e8:	b2db      	uxtb	r3, r3
 800a0ea:	2b02      	cmp	r3, #2
 800a0ec:	d005      	beq.n	800a0fa <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	2204      	movs	r2, #4
 800a0f2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800a0f4:	2301      	movs	r3, #1
 800a0f6:	73fb      	strb	r3, [r7, #15]
 800a0f8:	e037      	b.n	800a16a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	681a      	ldr	r2, [r3, #0]
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	f022 020e 	bic.w	r2, r2, #14
 800a108:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a10e:	681a      	ldr	r2, [r3, #0]
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a114:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a118:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	681a      	ldr	r2, [r3, #0]
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	f022 0201 	bic.w	r2, r2, #1
 800a128:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a12e:	f003 021f 	and.w	r2, r3, #31
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a136:	2101      	movs	r1, #1
 800a138:	fa01 f202 	lsl.w	r2, r1, r2
 800a13c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a142:	687a      	ldr	r2, [r7, #4]
 800a144:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a146:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d00c      	beq.n	800a16a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a154:	681a      	ldr	r2, [r3, #0]
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a15a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a15e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a164:	687a      	ldr	r2, [r7, #4]
 800a166:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a168:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	2201      	movs	r2, #1
 800a16e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	2200      	movs	r2, #0
 800a176:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800a17a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a17c:	4618      	mov	r0, r3
 800a17e:	3714      	adds	r7, #20
 800a180:	46bd      	mov	sp, r7
 800a182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a186:	4770      	bx	lr

0800a188 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a188:	b580      	push	{r7, lr}
 800a18a:	b084      	sub	sp, #16
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a190:	2300      	movs	r3, #0
 800a192:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a19a:	b2db      	uxtb	r3, r3
 800a19c:	2b02      	cmp	r3, #2
 800a19e:	d00d      	beq.n	800a1bc <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	2204      	movs	r2, #4
 800a1a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	2201      	movs	r2, #1
 800a1aa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	2200      	movs	r2, #0
 800a1b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800a1b6:	2301      	movs	r3, #1
 800a1b8:	73fb      	strb	r3, [r7, #15]
 800a1ba:	e047      	b.n	800a24c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	681a      	ldr	r2, [r3, #0]
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	f022 020e 	bic.w	r2, r2, #14
 800a1ca:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	681a      	ldr	r2, [r3, #0]
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	f022 0201 	bic.w	r2, r2, #1
 800a1da:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a1e0:	681a      	ldr	r2, [r3, #0]
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a1e6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a1ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a1f0:	f003 021f 	and.w	r2, r3, #31
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1f8:	2101      	movs	r1, #1
 800a1fa:	fa01 f202 	lsl.w	r2, r1, r2
 800a1fe:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a204:	687a      	ldr	r2, [r7, #4]
 800a206:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a208:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d00c      	beq.n	800a22c <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a216:	681a      	ldr	r2, [r3, #0]
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a21c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a220:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a226:	687a      	ldr	r2, [r7, #4]
 800a228:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a22a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	2201      	movs	r2, #1
 800a230:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2200      	movs	r2, #0
 800a238:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a240:	2b00      	cmp	r3, #0
 800a242:	d003      	beq.n	800a24c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a248:	6878      	ldr	r0, [r7, #4]
 800a24a:	4798      	blx	r3
    }
  }
  return status;
 800a24c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a24e:	4618      	mov	r0, r3
 800a250:	3710      	adds	r7, #16
 800a252:	46bd      	mov	sp, r7
 800a254:	bd80      	pop	{r7, pc}

0800a256 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a256:	b580      	push	{r7, lr}
 800a258:	b084      	sub	sp, #16
 800a25a:	af00      	add	r7, sp, #0
 800a25c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a272:	f003 031f 	and.w	r3, r3, #31
 800a276:	2204      	movs	r2, #4
 800a278:	409a      	lsls	r2, r3
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	4013      	ands	r3, r2
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d026      	beq.n	800a2d0 <HAL_DMA_IRQHandler+0x7a>
 800a282:	68bb      	ldr	r3, [r7, #8]
 800a284:	f003 0304 	and.w	r3, r3, #4
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d021      	beq.n	800a2d0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	f003 0320 	and.w	r3, r3, #32
 800a296:	2b00      	cmp	r3, #0
 800a298:	d107      	bne.n	800a2aa <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	681a      	ldr	r2, [r3, #0]
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	f022 0204 	bic.w	r2, r2, #4
 800a2a8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a2ae:	f003 021f 	and.w	r2, r3, #31
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2b6:	2104      	movs	r1, #4
 800a2b8:	fa01 f202 	lsl.w	r2, r1, r2
 800a2bc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d071      	beq.n	800a3aa <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2ca:	6878      	ldr	r0, [r7, #4]
 800a2cc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800a2ce:	e06c      	b.n	800a3aa <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a2d4:	f003 031f 	and.w	r3, r3, #31
 800a2d8:	2202      	movs	r2, #2
 800a2da:	409a      	lsls	r2, r3
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	4013      	ands	r3, r2
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d02e      	beq.n	800a342 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800a2e4:	68bb      	ldr	r3, [r7, #8]
 800a2e6:	f003 0302 	and.w	r3, r3, #2
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d029      	beq.n	800a342 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	f003 0320 	and.w	r3, r3, #32
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d10b      	bne.n	800a314 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	681a      	ldr	r2, [r3, #0]
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	f022 020a 	bic.w	r2, r2, #10
 800a30a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	2201      	movs	r2, #1
 800a310:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a318:	f003 021f 	and.w	r2, r3, #31
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a320:	2102      	movs	r1, #2
 800a322:	fa01 f202 	lsl.w	r2, r1, r2
 800a326:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	2200      	movs	r2, #0
 800a32c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a334:	2b00      	cmp	r3, #0
 800a336:	d038      	beq.n	800a3aa <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a33c:	6878      	ldr	r0, [r7, #4]
 800a33e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800a340:	e033      	b.n	800a3aa <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a346:	f003 031f 	and.w	r3, r3, #31
 800a34a:	2208      	movs	r2, #8
 800a34c:	409a      	lsls	r2, r3
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	4013      	ands	r3, r2
 800a352:	2b00      	cmp	r3, #0
 800a354:	d02a      	beq.n	800a3ac <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800a356:	68bb      	ldr	r3, [r7, #8]
 800a358:	f003 0308 	and.w	r3, r3, #8
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d025      	beq.n	800a3ac <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	681a      	ldr	r2, [r3, #0]
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	f022 020e 	bic.w	r2, r2, #14
 800a36e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a374:	f003 021f 	and.w	r2, r3, #31
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a37c:	2101      	movs	r1, #1
 800a37e:	fa01 f202 	lsl.w	r2, r1, r2
 800a382:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	2201      	movs	r2, #1
 800a388:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	2201      	movs	r2, #1
 800a38e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	2200      	movs	r2, #0
 800a396:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d004      	beq.n	800a3ac <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3a6:	6878      	ldr	r0, [r7, #4]
 800a3a8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800a3aa:	bf00      	nop
 800a3ac:	bf00      	nop
}
 800a3ae:	3710      	adds	r7, #16
 800a3b0:	46bd      	mov	sp, r7
 800a3b2:	bd80      	pop	{r7, pc}

0800a3b4 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800a3b4:	b480      	push	{r7}
 800a3b6:	b083      	sub	sp, #12
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	370c      	adds	r7, #12
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ca:	4770      	bx	lr

0800a3cc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a3cc:	b480      	push	{r7}
 800a3ce:	b085      	sub	sp, #20
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	60f8      	str	r0, [r7, #12]
 800a3d4:	60b9      	str	r1, [r7, #8]
 800a3d6:	607a      	str	r2, [r7, #4]
 800a3d8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a3de:	68fa      	ldr	r2, [r7, #12]
 800a3e0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a3e2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d004      	beq.n	800a3f6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3f0:	68fa      	ldr	r2, [r7, #12]
 800a3f2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a3f4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a3fa:	f003 021f 	and.w	r2, r3, #31
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a402:	2101      	movs	r1, #1
 800a404:	fa01 f202 	lsl.w	r2, r1, r2
 800a408:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	683a      	ldr	r2, [r7, #0]
 800a410:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	689b      	ldr	r3, [r3, #8]
 800a416:	2b10      	cmp	r3, #16
 800a418:	d108      	bne.n	800a42c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	687a      	ldr	r2, [r7, #4]
 800a420:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	68ba      	ldr	r2, [r7, #8]
 800a428:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800a42a:	e007      	b.n	800a43c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	68ba      	ldr	r2, [r7, #8]
 800a432:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	687a      	ldr	r2, [r7, #4]
 800a43a:	60da      	str	r2, [r3, #12]
}
 800a43c:	bf00      	nop
 800a43e:	3714      	adds	r7, #20
 800a440:	46bd      	mov	sp, r7
 800a442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a446:	4770      	bx	lr

0800a448 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a448:	b480      	push	{r7}
 800a44a:	b087      	sub	sp, #28
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	461a      	mov	r2, r3
 800a456:	4b16      	ldr	r3, [pc, #88]	@ (800a4b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800a458:	429a      	cmp	r2, r3
 800a45a:	d802      	bhi.n	800a462 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800a45c:	4b15      	ldr	r3, [pc, #84]	@ (800a4b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800a45e:	617b      	str	r3, [r7, #20]
 800a460:	e001      	b.n	800a466 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800a462:	4b15      	ldr	r3, [pc, #84]	@ (800a4b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800a464:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800a466:	697b      	ldr	r3, [r7, #20]
 800a468:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	b2db      	uxtb	r3, r3
 800a470:	3b08      	subs	r3, #8
 800a472:	4a12      	ldr	r2, [pc, #72]	@ (800a4bc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800a474:	fba2 2303 	umull	r2, r3, r2, r3
 800a478:	091b      	lsrs	r3, r3, #4
 800a47a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a480:	089b      	lsrs	r3, r3, #2
 800a482:	009a      	lsls	r2, r3, #2
 800a484:	693b      	ldr	r3, [r7, #16]
 800a486:	4413      	add	r3, r2
 800a488:	461a      	mov	r2, r3
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	4a0b      	ldr	r2, [pc, #44]	@ (800a4c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800a492:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	f003 031f 	and.w	r3, r3, #31
 800a49a:	2201      	movs	r2, #1
 800a49c:	409a      	lsls	r2, r3
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800a4a2:	bf00      	nop
 800a4a4:	371c      	adds	r7, #28
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ac:	4770      	bx	lr
 800a4ae:	bf00      	nop
 800a4b0:	40020407 	.word	0x40020407
 800a4b4:	40020800 	.word	0x40020800
 800a4b8:	40020820 	.word	0x40020820
 800a4bc:	cccccccd 	.word	0xcccccccd
 800a4c0:	40020880 	.word	0x40020880

0800a4c4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a4c4:	b480      	push	{r7}
 800a4c6:	b085      	sub	sp, #20
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	685b      	ldr	r3, [r3, #4]
 800a4d0:	b2db      	uxtb	r3, r3
 800a4d2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800a4d4:	68fa      	ldr	r2, [r7, #12]
 800a4d6:	4b0b      	ldr	r3, [pc, #44]	@ (800a504 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800a4d8:	4413      	add	r3, r2
 800a4da:	009b      	lsls	r3, r3, #2
 800a4dc:	461a      	mov	r2, r3
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	4a08      	ldr	r2, [pc, #32]	@ (800a508 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800a4e6:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	3b01      	subs	r3, #1
 800a4ec:	f003 031f 	and.w	r3, r3, #31
 800a4f0:	2201      	movs	r2, #1
 800a4f2:	409a      	lsls	r2, r3
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800a4f8:	bf00      	nop
 800a4fa:	3714      	adds	r7, #20
 800a4fc:	46bd      	mov	sp, r7
 800a4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a502:	4770      	bx	lr
 800a504:	1000823f 	.word	0x1000823f
 800a508:	40020940 	.word	0x40020940

0800a50c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a50c:	b480      	push	{r7}
 800a50e:	b087      	sub	sp, #28
 800a510:	af00      	add	r7, sp, #0
 800a512:	6078      	str	r0, [r7, #4]
 800a514:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a516:	2300      	movs	r3, #0
 800a518:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a51a:	e15a      	b.n	800a7d2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a51c:	683b      	ldr	r3, [r7, #0]
 800a51e:	681a      	ldr	r2, [r3, #0]
 800a520:	2101      	movs	r1, #1
 800a522:	697b      	ldr	r3, [r7, #20]
 800a524:	fa01 f303 	lsl.w	r3, r1, r3
 800a528:	4013      	ands	r3, r2
 800a52a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	f000 814c 	beq.w	800a7cc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a534:	683b      	ldr	r3, [r7, #0]
 800a536:	685b      	ldr	r3, [r3, #4]
 800a538:	f003 0303 	and.w	r3, r3, #3
 800a53c:	2b01      	cmp	r3, #1
 800a53e:	d005      	beq.n	800a54c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a540:	683b      	ldr	r3, [r7, #0]
 800a542:	685b      	ldr	r3, [r3, #4]
 800a544:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a548:	2b02      	cmp	r3, #2
 800a54a:	d130      	bne.n	800a5ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	689b      	ldr	r3, [r3, #8]
 800a550:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a552:	697b      	ldr	r3, [r7, #20]
 800a554:	005b      	lsls	r3, r3, #1
 800a556:	2203      	movs	r2, #3
 800a558:	fa02 f303 	lsl.w	r3, r2, r3
 800a55c:	43db      	mvns	r3, r3
 800a55e:	693a      	ldr	r2, [r7, #16]
 800a560:	4013      	ands	r3, r2
 800a562:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a564:	683b      	ldr	r3, [r7, #0]
 800a566:	68da      	ldr	r2, [r3, #12]
 800a568:	697b      	ldr	r3, [r7, #20]
 800a56a:	005b      	lsls	r3, r3, #1
 800a56c:	fa02 f303 	lsl.w	r3, r2, r3
 800a570:	693a      	ldr	r2, [r7, #16]
 800a572:	4313      	orrs	r3, r2
 800a574:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	693a      	ldr	r2, [r7, #16]
 800a57a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	685b      	ldr	r3, [r3, #4]
 800a580:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a582:	2201      	movs	r2, #1
 800a584:	697b      	ldr	r3, [r7, #20]
 800a586:	fa02 f303 	lsl.w	r3, r2, r3
 800a58a:	43db      	mvns	r3, r3
 800a58c:	693a      	ldr	r2, [r7, #16]
 800a58e:	4013      	ands	r3, r2
 800a590:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a592:	683b      	ldr	r3, [r7, #0]
 800a594:	685b      	ldr	r3, [r3, #4]
 800a596:	091b      	lsrs	r3, r3, #4
 800a598:	f003 0201 	and.w	r2, r3, #1
 800a59c:	697b      	ldr	r3, [r7, #20]
 800a59e:	fa02 f303 	lsl.w	r3, r2, r3
 800a5a2:	693a      	ldr	r2, [r7, #16]
 800a5a4:	4313      	orrs	r3, r2
 800a5a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	693a      	ldr	r2, [r7, #16]
 800a5ac:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a5ae:	683b      	ldr	r3, [r7, #0]
 800a5b0:	685b      	ldr	r3, [r3, #4]
 800a5b2:	f003 0303 	and.w	r3, r3, #3
 800a5b6:	2b03      	cmp	r3, #3
 800a5b8:	d017      	beq.n	800a5ea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	68db      	ldr	r3, [r3, #12]
 800a5be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a5c0:	697b      	ldr	r3, [r7, #20]
 800a5c2:	005b      	lsls	r3, r3, #1
 800a5c4:	2203      	movs	r2, #3
 800a5c6:	fa02 f303 	lsl.w	r3, r2, r3
 800a5ca:	43db      	mvns	r3, r3
 800a5cc:	693a      	ldr	r2, [r7, #16]
 800a5ce:	4013      	ands	r3, r2
 800a5d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a5d2:	683b      	ldr	r3, [r7, #0]
 800a5d4:	689a      	ldr	r2, [r3, #8]
 800a5d6:	697b      	ldr	r3, [r7, #20]
 800a5d8:	005b      	lsls	r3, r3, #1
 800a5da:	fa02 f303 	lsl.w	r3, r2, r3
 800a5de:	693a      	ldr	r2, [r7, #16]
 800a5e0:	4313      	orrs	r3, r2
 800a5e2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	693a      	ldr	r2, [r7, #16]
 800a5e8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a5ea:	683b      	ldr	r3, [r7, #0]
 800a5ec:	685b      	ldr	r3, [r3, #4]
 800a5ee:	f003 0303 	and.w	r3, r3, #3
 800a5f2:	2b02      	cmp	r3, #2
 800a5f4:	d123      	bne.n	800a63e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a5f6:	697b      	ldr	r3, [r7, #20]
 800a5f8:	08da      	lsrs	r2, r3, #3
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	3208      	adds	r2, #8
 800a5fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a602:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a604:	697b      	ldr	r3, [r7, #20]
 800a606:	f003 0307 	and.w	r3, r3, #7
 800a60a:	009b      	lsls	r3, r3, #2
 800a60c:	220f      	movs	r2, #15
 800a60e:	fa02 f303 	lsl.w	r3, r2, r3
 800a612:	43db      	mvns	r3, r3
 800a614:	693a      	ldr	r2, [r7, #16]
 800a616:	4013      	ands	r3, r2
 800a618:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a61a:	683b      	ldr	r3, [r7, #0]
 800a61c:	691a      	ldr	r2, [r3, #16]
 800a61e:	697b      	ldr	r3, [r7, #20]
 800a620:	f003 0307 	and.w	r3, r3, #7
 800a624:	009b      	lsls	r3, r3, #2
 800a626:	fa02 f303 	lsl.w	r3, r2, r3
 800a62a:	693a      	ldr	r2, [r7, #16]
 800a62c:	4313      	orrs	r3, r2
 800a62e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800a630:	697b      	ldr	r3, [r7, #20]
 800a632:	08da      	lsrs	r2, r3, #3
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	3208      	adds	r2, #8
 800a638:	6939      	ldr	r1, [r7, #16]
 800a63a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a644:	697b      	ldr	r3, [r7, #20]
 800a646:	005b      	lsls	r3, r3, #1
 800a648:	2203      	movs	r2, #3
 800a64a:	fa02 f303 	lsl.w	r3, r2, r3
 800a64e:	43db      	mvns	r3, r3
 800a650:	693a      	ldr	r2, [r7, #16]
 800a652:	4013      	ands	r3, r2
 800a654:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a656:	683b      	ldr	r3, [r7, #0]
 800a658:	685b      	ldr	r3, [r3, #4]
 800a65a:	f003 0203 	and.w	r2, r3, #3
 800a65e:	697b      	ldr	r3, [r7, #20]
 800a660:	005b      	lsls	r3, r3, #1
 800a662:	fa02 f303 	lsl.w	r3, r2, r3
 800a666:	693a      	ldr	r2, [r7, #16]
 800a668:	4313      	orrs	r3, r2
 800a66a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	693a      	ldr	r2, [r7, #16]
 800a670:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800a672:	683b      	ldr	r3, [r7, #0]
 800a674:	685b      	ldr	r3, [r3, #4]
 800a676:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	f000 80a6 	beq.w	800a7cc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a680:	4b5b      	ldr	r3, [pc, #364]	@ (800a7f0 <HAL_GPIO_Init+0x2e4>)
 800a682:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a684:	4a5a      	ldr	r2, [pc, #360]	@ (800a7f0 <HAL_GPIO_Init+0x2e4>)
 800a686:	f043 0301 	orr.w	r3, r3, #1
 800a68a:	6613      	str	r3, [r2, #96]	@ 0x60
 800a68c:	4b58      	ldr	r3, [pc, #352]	@ (800a7f0 <HAL_GPIO_Init+0x2e4>)
 800a68e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a690:	f003 0301 	and.w	r3, r3, #1
 800a694:	60bb      	str	r3, [r7, #8]
 800a696:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a698:	4a56      	ldr	r2, [pc, #344]	@ (800a7f4 <HAL_GPIO_Init+0x2e8>)
 800a69a:	697b      	ldr	r3, [r7, #20]
 800a69c:	089b      	lsrs	r3, r3, #2
 800a69e:	3302      	adds	r3, #2
 800a6a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a6a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a6a6:	697b      	ldr	r3, [r7, #20]
 800a6a8:	f003 0303 	and.w	r3, r3, #3
 800a6ac:	009b      	lsls	r3, r3, #2
 800a6ae:	220f      	movs	r2, #15
 800a6b0:	fa02 f303 	lsl.w	r3, r2, r3
 800a6b4:	43db      	mvns	r3, r3
 800a6b6:	693a      	ldr	r2, [r7, #16]
 800a6b8:	4013      	ands	r3, r2
 800a6ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800a6c2:	d01f      	beq.n	800a704 <HAL_GPIO_Init+0x1f8>
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	4a4c      	ldr	r2, [pc, #304]	@ (800a7f8 <HAL_GPIO_Init+0x2ec>)
 800a6c8:	4293      	cmp	r3, r2
 800a6ca:	d019      	beq.n	800a700 <HAL_GPIO_Init+0x1f4>
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	4a4b      	ldr	r2, [pc, #300]	@ (800a7fc <HAL_GPIO_Init+0x2f0>)
 800a6d0:	4293      	cmp	r3, r2
 800a6d2:	d013      	beq.n	800a6fc <HAL_GPIO_Init+0x1f0>
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	4a4a      	ldr	r2, [pc, #296]	@ (800a800 <HAL_GPIO_Init+0x2f4>)
 800a6d8:	4293      	cmp	r3, r2
 800a6da:	d00d      	beq.n	800a6f8 <HAL_GPIO_Init+0x1ec>
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	4a49      	ldr	r2, [pc, #292]	@ (800a804 <HAL_GPIO_Init+0x2f8>)
 800a6e0:	4293      	cmp	r3, r2
 800a6e2:	d007      	beq.n	800a6f4 <HAL_GPIO_Init+0x1e8>
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	4a48      	ldr	r2, [pc, #288]	@ (800a808 <HAL_GPIO_Init+0x2fc>)
 800a6e8:	4293      	cmp	r3, r2
 800a6ea:	d101      	bne.n	800a6f0 <HAL_GPIO_Init+0x1e4>
 800a6ec:	2305      	movs	r3, #5
 800a6ee:	e00a      	b.n	800a706 <HAL_GPIO_Init+0x1fa>
 800a6f0:	2306      	movs	r3, #6
 800a6f2:	e008      	b.n	800a706 <HAL_GPIO_Init+0x1fa>
 800a6f4:	2304      	movs	r3, #4
 800a6f6:	e006      	b.n	800a706 <HAL_GPIO_Init+0x1fa>
 800a6f8:	2303      	movs	r3, #3
 800a6fa:	e004      	b.n	800a706 <HAL_GPIO_Init+0x1fa>
 800a6fc:	2302      	movs	r3, #2
 800a6fe:	e002      	b.n	800a706 <HAL_GPIO_Init+0x1fa>
 800a700:	2301      	movs	r3, #1
 800a702:	e000      	b.n	800a706 <HAL_GPIO_Init+0x1fa>
 800a704:	2300      	movs	r3, #0
 800a706:	697a      	ldr	r2, [r7, #20]
 800a708:	f002 0203 	and.w	r2, r2, #3
 800a70c:	0092      	lsls	r2, r2, #2
 800a70e:	4093      	lsls	r3, r2
 800a710:	693a      	ldr	r2, [r7, #16]
 800a712:	4313      	orrs	r3, r2
 800a714:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a716:	4937      	ldr	r1, [pc, #220]	@ (800a7f4 <HAL_GPIO_Init+0x2e8>)
 800a718:	697b      	ldr	r3, [r7, #20]
 800a71a:	089b      	lsrs	r3, r3, #2
 800a71c:	3302      	adds	r3, #2
 800a71e:	693a      	ldr	r2, [r7, #16]
 800a720:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a724:	4b39      	ldr	r3, [pc, #228]	@ (800a80c <HAL_GPIO_Init+0x300>)
 800a726:	689b      	ldr	r3, [r3, #8]
 800a728:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	43db      	mvns	r3, r3
 800a72e:	693a      	ldr	r2, [r7, #16]
 800a730:	4013      	ands	r3, r2
 800a732:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a734:	683b      	ldr	r3, [r7, #0]
 800a736:	685b      	ldr	r3, [r3, #4]
 800a738:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d003      	beq.n	800a748 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800a740:	693a      	ldr	r2, [r7, #16]
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	4313      	orrs	r3, r2
 800a746:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800a748:	4a30      	ldr	r2, [pc, #192]	@ (800a80c <HAL_GPIO_Init+0x300>)
 800a74a:	693b      	ldr	r3, [r7, #16]
 800a74c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800a74e:	4b2f      	ldr	r3, [pc, #188]	@ (800a80c <HAL_GPIO_Init+0x300>)
 800a750:	68db      	ldr	r3, [r3, #12]
 800a752:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	43db      	mvns	r3, r3
 800a758:	693a      	ldr	r2, [r7, #16]
 800a75a:	4013      	ands	r3, r2
 800a75c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a75e:	683b      	ldr	r3, [r7, #0]
 800a760:	685b      	ldr	r3, [r3, #4]
 800a762:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a766:	2b00      	cmp	r3, #0
 800a768:	d003      	beq.n	800a772 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800a76a:	693a      	ldr	r2, [r7, #16]
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	4313      	orrs	r3, r2
 800a770:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800a772:	4a26      	ldr	r2, [pc, #152]	@ (800a80c <HAL_GPIO_Init+0x300>)
 800a774:	693b      	ldr	r3, [r7, #16]
 800a776:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800a778:	4b24      	ldr	r3, [pc, #144]	@ (800a80c <HAL_GPIO_Init+0x300>)
 800a77a:	685b      	ldr	r3, [r3, #4]
 800a77c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	43db      	mvns	r3, r3
 800a782:	693a      	ldr	r2, [r7, #16]
 800a784:	4013      	ands	r3, r2
 800a786:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a788:	683b      	ldr	r3, [r7, #0]
 800a78a:	685b      	ldr	r3, [r3, #4]
 800a78c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a790:	2b00      	cmp	r3, #0
 800a792:	d003      	beq.n	800a79c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800a794:	693a      	ldr	r2, [r7, #16]
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	4313      	orrs	r3, r2
 800a79a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800a79c:	4a1b      	ldr	r2, [pc, #108]	@ (800a80c <HAL_GPIO_Init+0x300>)
 800a79e:	693b      	ldr	r3, [r7, #16]
 800a7a0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800a7a2:	4b1a      	ldr	r3, [pc, #104]	@ (800a80c <HAL_GPIO_Init+0x300>)
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	43db      	mvns	r3, r3
 800a7ac:	693a      	ldr	r2, [r7, #16]
 800a7ae:	4013      	ands	r3, r2
 800a7b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a7b2:	683b      	ldr	r3, [r7, #0]
 800a7b4:	685b      	ldr	r3, [r3, #4]
 800a7b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d003      	beq.n	800a7c6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800a7be:	693a      	ldr	r2, [r7, #16]
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	4313      	orrs	r3, r2
 800a7c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800a7c6:	4a11      	ldr	r2, [pc, #68]	@ (800a80c <HAL_GPIO_Init+0x300>)
 800a7c8:	693b      	ldr	r3, [r7, #16]
 800a7ca:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800a7cc:	697b      	ldr	r3, [r7, #20]
 800a7ce:	3301      	adds	r3, #1
 800a7d0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a7d2:	683b      	ldr	r3, [r7, #0]
 800a7d4:	681a      	ldr	r2, [r3, #0]
 800a7d6:	697b      	ldr	r3, [r7, #20]
 800a7d8:	fa22 f303 	lsr.w	r3, r2, r3
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	f47f ae9d 	bne.w	800a51c <HAL_GPIO_Init+0x10>
  }
}
 800a7e2:	bf00      	nop
 800a7e4:	bf00      	nop
 800a7e6:	371c      	adds	r7, #28
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ee:	4770      	bx	lr
 800a7f0:	40021000 	.word	0x40021000
 800a7f4:	40010000 	.word	0x40010000
 800a7f8:	48000400 	.word	0x48000400
 800a7fc:	48000800 	.word	0x48000800
 800a800:	48000c00 	.word	0x48000c00
 800a804:	48001000 	.word	0x48001000
 800a808:	48001400 	.word	0x48001400
 800a80c:	40010400 	.word	0x40010400

0800a810 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800a810:	b480      	push	{r7}
 800a812:	b085      	sub	sp, #20
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
 800a818:	460b      	mov	r3, r1
 800a81a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	691a      	ldr	r2, [r3, #16]
 800a820:	887b      	ldrh	r3, [r7, #2]
 800a822:	4013      	ands	r3, r2
 800a824:	2b00      	cmp	r3, #0
 800a826:	d002      	beq.n	800a82e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800a828:	2301      	movs	r3, #1
 800a82a:	73fb      	strb	r3, [r7, #15]
 800a82c:	e001      	b.n	800a832 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800a82e:	2300      	movs	r3, #0
 800a830:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800a832:	7bfb      	ldrb	r3, [r7, #15]
}
 800a834:	4618      	mov	r0, r3
 800a836:	3714      	adds	r7, #20
 800a838:	46bd      	mov	sp, r7
 800a83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83e:	4770      	bx	lr

0800a840 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a840:	b480      	push	{r7}
 800a842:	b083      	sub	sp, #12
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
 800a848:	460b      	mov	r3, r1
 800a84a:	807b      	strh	r3, [r7, #2]
 800a84c:	4613      	mov	r3, r2
 800a84e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a850:	787b      	ldrb	r3, [r7, #1]
 800a852:	2b00      	cmp	r3, #0
 800a854:	d003      	beq.n	800a85e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800a856:	887a      	ldrh	r2, [r7, #2]
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800a85c:	e002      	b.n	800a864 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800a85e:	887a      	ldrh	r2, [r7, #2]
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800a864:	bf00      	nop
 800a866:	370c      	adds	r7, #12
 800a868:	46bd      	mov	sp, r7
 800a86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a86e:	4770      	bx	lr

0800a870 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a870:	b580      	push	{r7, lr}
 800a872:	b082      	sub	sp, #8
 800a874:	af00      	add	r7, sp, #0
 800a876:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d101      	bne.n	800a882 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a87e:	2301      	movs	r3, #1
 800a880:	e08d      	b.n	800a99e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a888:	b2db      	uxtb	r3, r3
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d106      	bne.n	800a89c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	2200      	movs	r2, #0
 800a892:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800a896:	6878      	ldr	r0, [r7, #4]
 800a898:	f7fd fc60 	bl	800815c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	2224      	movs	r2, #36	@ 0x24
 800a8a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	681a      	ldr	r2, [r3, #0]
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	f022 0201 	bic.w	r2, r2, #1
 800a8b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	685a      	ldr	r2, [r3, #4]
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800a8c0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	689a      	ldr	r2, [r3, #8]
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a8d0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	68db      	ldr	r3, [r3, #12]
 800a8d6:	2b01      	cmp	r3, #1
 800a8d8:	d107      	bne.n	800a8ea <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	689a      	ldr	r2, [r3, #8]
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a8e6:	609a      	str	r2, [r3, #8]
 800a8e8:	e006      	b.n	800a8f8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	689a      	ldr	r2, [r3, #8]
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800a8f6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	68db      	ldr	r3, [r3, #12]
 800a8fc:	2b02      	cmp	r3, #2
 800a8fe:	d108      	bne.n	800a912 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	685a      	ldr	r2, [r3, #4]
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a90e:	605a      	str	r2, [r3, #4]
 800a910:	e007      	b.n	800a922 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	685a      	ldr	r2, [r3, #4]
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a920:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	685b      	ldr	r3, [r3, #4]
 800a928:	687a      	ldr	r2, [r7, #4]
 800a92a:	6812      	ldr	r2, [r2, #0]
 800a92c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800a930:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a934:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	68da      	ldr	r2, [r3, #12]
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a944:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	691a      	ldr	r2, [r3, #16]
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	695b      	ldr	r3, [r3, #20]
 800a94e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	699b      	ldr	r3, [r3, #24]
 800a956:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	430a      	orrs	r2, r1
 800a95e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	69d9      	ldr	r1, [r3, #28]
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	6a1a      	ldr	r2, [r3, #32]
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	430a      	orrs	r2, r1
 800a96e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	681a      	ldr	r2, [r3, #0]
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	f042 0201 	orr.w	r2, r2, #1
 800a97e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	2200      	movs	r2, #0
 800a984:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	2220      	movs	r2, #32
 800a98a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	2200      	movs	r2, #0
 800a992:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	2200      	movs	r2, #0
 800a998:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800a99c:	2300      	movs	r3, #0
}
 800a99e:	4618      	mov	r0, r3
 800a9a0:	3708      	adds	r7, #8
 800a9a2:	46bd      	mov	sp, r7
 800a9a4:	bd80      	pop	{r7, pc}
	...

0800a9a8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800a9a8:	b580      	push	{r7, lr}
 800a9aa:	b088      	sub	sp, #32
 800a9ac:	af02      	add	r7, sp, #8
 800a9ae:	60f8      	str	r0, [r7, #12]
 800a9b0:	607a      	str	r2, [r7, #4]
 800a9b2:	461a      	mov	r2, r3
 800a9b4:	460b      	mov	r3, r1
 800a9b6:	817b      	strh	r3, [r7, #10]
 800a9b8:	4613      	mov	r3, r2
 800a9ba:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a9c2:	b2db      	uxtb	r3, r3
 800a9c4:	2b20      	cmp	r3, #32
 800a9c6:	f040 80fd 	bne.w	800abc4 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a9d0:	2b01      	cmp	r3, #1
 800a9d2:	d101      	bne.n	800a9d8 <HAL_I2C_Master_Transmit+0x30>
 800a9d4:	2302      	movs	r3, #2
 800a9d6:	e0f6      	b.n	800abc6 <HAL_I2C_Master_Transmit+0x21e>
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	2201      	movs	r2, #1
 800a9dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800a9e0:	f7fe ff40 	bl	8009864 <HAL_GetTick>
 800a9e4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a9e6:	693b      	ldr	r3, [r7, #16]
 800a9e8:	9300      	str	r3, [sp, #0]
 800a9ea:	2319      	movs	r3, #25
 800a9ec:	2201      	movs	r2, #1
 800a9ee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a9f2:	68f8      	ldr	r0, [r7, #12]
 800a9f4:	f000 fce0 	bl	800b3b8 <I2C_WaitOnFlagUntilTimeout>
 800a9f8:	4603      	mov	r3, r0
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d001      	beq.n	800aa02 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800a9fe:	2301      	movs	r3, #1
 800aa00:	e0e1      	b.n	800abc6 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	2221      	movs	r2, #33	@ 0x21
 800aa06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	2210      	movs	r2, #16
 800aa0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	2200      	movs	r2, #0
 800aa16:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	687a      	ldr	r2, [r7, #4]
 800aa1c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	893a      	ldrh	r2, [r7, #8]
 800aa22:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	2200      	movs	r2, #0
 800aa28:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa2e:	b29b      	uxth	r3, r3
 800aa30:	2bff      	cmp	r3, #255	@ 0xff
 800aa32:	d906      	bls.n	800aa42 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	22ff      	movs	r2, #255	@ 0xff
 800aa38:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800aa3a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800aa3e:	617b      	str	r3, [r7, #20]
 800aa40:	e007      	b.n	800aa52 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa46:	b29a      	uxth	r2, r3
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800aa4c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800aa50:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d024      	beq.n	800aaa4 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa5e:	781a      	ldrb	r2, [r3, #0]
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa6a:	1c5a      	adds	r2, r3, #1
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa74:	b29b      	uxth	r3, r3
 800aa76:	3b01      	subs	r3, #1
 800aa78:	b29a      	uxth	r2, r3
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aa82:	3b01      	subs	r3, #1
 800aa84:	b29a      	uxth	r2, r3
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aa8e:	b2db      	uxtb	r3, r3
 800aa90:	3301      	adds	r3, #1
 800aa92:	b2da      	uxtb	r2, r3
 800aa94:	8979      	ldrh	r1, [r7, #10]
 800aa96:	4b4e      	ldr	r3, [pc, #312]	@ (800abd0 <HAL_I2C_Master_Transmit+0x228>)
 800aa98:	9300      	str	r3, [sp, #0]
 800aa9a:	697b      	ldr	r3, [r7, #20]
 800aa9c:	68f8      	ldr	r0, [r7, #12]
 800aa9e:	f000 fedb 	bl	800b858 <I2C_TransferConfig>
 800aaa2:	e066      	b.n	800ab72 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aaa8:	b2da      	uxtb	r2, r3
 800aaaa:	8979      	ldrh	r1, [r7, #10]
 800aaac:	4b48      	ldr	r3, [pc, #288]	@ (800abd0 <HAL_I2C_Master_Transmit+0x228>)
 800aaae:	9300      	str	r3, [sp, #0]
 800aab0:	697b      	ldr	r3, [r7, #20]
 800aab2:	68f8      	ldr	r0, [r7, #12]
 800aab4:	f000 fed0 	bl	800b858 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800aab8:	e05b      	b.n	800ab72 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800aaba:	693a      	ldr	r2, [r7, #16]
 800aabc:	6a39      	ldr	r1, [r7, #32]
 800aabe:	68f8      	ldr	r0, [r7, #12]
 800aac0:	f000 fcd3 	bl	800b46a <I2C_WaitOnTXISFlagUntilTimeout>
 800aac4:	4603      	mov	r3, r0
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d001      	beq.n	800aace <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800aaca:	2301      	movs	r3, #1
 800aacc:	e07b      	b.n	800abc6 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aad2:	781a      	ldrb	r2, [r3, #0]
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aade:	1c5a      	adds	r2, r3, #1
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aae8:	b29b      	uxth	r3, r3
 800aaea:	3b01      	subs	r3, #1
 800aaec:	b29a      	uxth	r2, r3
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aaf6:	3b01      	subs	r3, #1
 800aaf8:	b29a      	uxth	r2, r3
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab02:	b29b      	uxth	r3, r3
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d034      	beq.n	800ab72 <HAL_I2C_Master_Transmit+0x1ca>
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d130      	bne.n	800ab72 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800ab10:	693b      	ldr	r3, [r7, #16]
 800ab12:	9300      	str	r3, [sp, #0]
 800ab14:	6a3b      	ldr	r3, [r7, #32]
 800ab16:	2200      	movs	r2, #0
 800ab18:	2180      	movs	r1, #128	@ 0x80
 800ab1a:	68f8      	ldr	r0, [r7, #12]
 800ab1c:	f000 fc4c 	bl	800b3b8 <I2C_WaitOnFlagUntilTimeout>
 800ab20:	4603      	mov	r3, r0
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d001      	beq.n	800ab2a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800ab26:	2301      	movs	r3, #1
 800ab28:	e04d      	b.n	800abc6 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab2e:	b29b      	uxth	r3, r3
 800ab30:	2bff      	cmp	r3, #255	@ 0xff
 800ab32:	d90e      	bls.n	800ab52 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	22ff      	movs	r2, #255	@ 0xff
 800ab38:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab3e:	b2da      	uxtb	r2, r3
 800ab40:	8979      	ldrh	r1, [r7, #10]
 800ab42:	2300      	movs	r3, #0
 800ab44:	9300      	str	r3, [sp, #0]
 800ab46:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ab4a:	68f8      	ldr	r0, [r7, #12]
 800ab4c:	f000 fe84 	bl	800b858 <I2C_TransferConfig>
 800ab50:	e00f      	b.n	800ab72 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab56:	b29a      	uxth	r2, r3
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab60:	b2da      	uxtb	r2, r3
 800ab62:	8979      	ldrh	r1, [r7, #10]
 800ab64:	2300      	movs	r3, #0
 800ab66:	9300      	str	r3, [sp, #0]
 800ab68:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ab6c:	68f8      	ldr	r0, [r7, #12]
 800ab6e:	f000 fe73 	bl	800b858 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab76:	b29b      	uxth	r3, r3
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d19e      	bne.n	800aaba <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ab7c:	693a      	ldr	r2, [r7, #16]
 800ab7e:	6a39      	ldr	r1, [r7, #32]
 800ab80:	68f8      	ldr	r0, [r7, #12]
 800ab82:	f000 fcb9 	bl	800b4f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800ab86:	4603      	mov	r3, r0
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d001      	beq.n	800ab90 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800ab8c:	2301      	movs	r3, #1
 800ab8e:	e01a      	b.n	800abc6 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	2220      	movs	r2, #32
 800ab96:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	6859      	ldr	r1, [r3, #4]
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	681a      	ldr	r2, [r3, #0]
 800aba2:	4b0c      	ldr	r3, [pc, #48]	@ (800abd4 <HAL_I2C_Master_Transmit+0x22c>)
 800aba4:	400b      	ands	r3, r1
 800aba6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	2220      	movs	r2, #32
 800abac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	2200      	movs	r2, #0
 800abb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	2200      	movs	r2, #0
 800abbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800abc0:	2300      	movs	r3, #0
 800abc2:	e000      	b.n	800abc6 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800abc4:	2302      	movs	r3, #2
  }
}
 800abc6:	4618      	mov	r0, r3
 800abc8:	3718      	adds	r7, #24
 800abca:	46bd      	mov	sp, r7
 800abcc:	bd80      	pop	{r7, pc}
 800abce:	bf00      	nop
 800abd0:	80002000 	.word	0x80002000
 800abd4:	fe00e800 	.word	0xfe00e800

0800abd8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800abd8:	b580      	push	{r7, lr}
 800abda:	b088      	sub	sp, #32
 800abdc:	af02      	add	r7, sp, #8
 800abde:	60f8      	str	r0, [r7, #12]
 800abe0:	607a      	str	r2, [r7, #4]
 800abe2:	461a      	mov	r2, r3
 800abe4:	460b      	mov	r3, r1
 800abe6:	817b      	strh	r3, [r7, #10]
 800abe8:	4613      	mov	r3, r2
 800abea:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800abf2:	b2db      	uxtb	r3, r3
 800abf4:	2b20      	cmp	r3, #32
 800abf6:	f040 80db 	bne.w	800adb0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ac00:	2b01      	cmp	r3, #1
 800ac02:	d101      	bne.n	800ac08 <HAL_I2C_Master_Receive+0x30>
 800ac04:	2302      	movs	r3, #2
 800ac06:	e0d4      	b.n	800adb2 <HAL_I2C_Master_Receive+0x1da>
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	2201      	movs	r2, #1
 800ac0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800ac10:	f7fe fe28 	bl	8009864 <HAL_GetTick>
 800ac14:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800ac16:	697b      	ldr	r3, [r7, #20]
 800ac18:	9300      	str	r3, [sp, #0]
 800ac1a:	2319      	movs	r3, #25
 800ac1c:	2201      	movs	r2, #1
 800ac1e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800ac22:	68f8      	ldr	r0, [r7, #12]
 800ac24:	f000 fbc8 	bl	800b3b8 <I2C_WaitOnFlagUntilTimeout>
 800ac28:	4603      	mov	r3, r0
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d001      	beq.n	800ac32 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800ac2e:	2301      	movs	r3, #1
 800ac30:	e0bf      	b.n	800adb2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	2222      	movs	r2, #34	@ 0x22
 800ac36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	2210      	movs	r2, #16
 800ac3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	2200      	movs	r2, #0
 800ac46:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	687a      	ldr	r2, [r7, #4]
 800ac4c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	893a      	ldrh	r2, [r7, #8]
 800ac52:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	2200      	movs	r2, #0
 800ac58:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac5e:	b29b      	uxth	r3, r3
 800ac60:	2bff      	cmp	r3, #255	@ 0xff
 800ac62:	d90e      	bls.n	800ac82 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	22ff      	movs	r2, #255	@ 0xff
 800ac68:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac6e:	b2da      	uxtb	r2, r3
 800ac70:	8979      	ldrh	r1, [r7, #10]
 800ac72:	4b52      	ldr	r3, [pc, #328]	@ (800adbc <HAL_I2C_Master_Receive+0x1e4>)
 800ac74:	9300      	str	r3, [sp, #0]
 800ac76:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ac7a:	68f8      	ldr	r0, [r7, #12]
 800ac7c:	f000 fdec 	bl	800b858 <I2C_TransferConfig>
 800ac80:	e06d      	b.n	800ad5e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac86:	b29a      	uxth	r2, r3
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac90:	b2da      	uxtb	r2, r3
 800ac92:	8979      	ldrh	r1, [r7, #10]
 800ac94:	4b49      	ldr	r3, [pc, #292]	@ (800adbc <HAL_I2C_Master_Receive+0x1e4>)
 800ac96:	9300      	str	r3, [sp, #0]
 800ac98:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ac9c:	68f8      	ldr	r0, [r7, #12]
 800ac9e:	f000 fddb 	bl	800b858 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800aca2:	e05c      	b.n	800ad5e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800aca4:	697a      	ldr	r2, [r7, #20]
 800aca6:	6a39      	ldr	r1, [r7, #32]
 800aca8:	68f8      	ldr	r0, [r7, #12]
 800acaa:	f000 fc69 	bl	800b580 <I2C_WaitOnRXNEFlagUntilTimeout>
 800acae:	4603      	mov	r3, r0
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d001      	beq.n	800acb8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800acb4:	2301      	movs	r3, #1
 800acb6:	e07c      	b.n	800adb2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acc2:	b2d2      	uxtb	r2, r2
 800acc4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acca:	1c5a      	adds	r2, r3, #1
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800acd4:	3b01      	subs	r3, #1
 800acd6:	b29a      	uxth	r2, r3
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ace0:	b29b      	uxth	r3, r3
 800ace2:	3b01      	subs	r3, #1
 800ace4:	b29a      	uxth	r2, r3
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800acee:	b29b      	uxth	r3, r3
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d034      	beq.n	800ad5e <HAL_I2C_Master_Receive+0x186>
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d130      	bne.n	800ad5e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800acfc:	697b      	ldr	r3, [r7, #20]
 800acfe:	9300      	str	r3, [sp, #0]
 800ad00:	6a3b      	ldr	r3, [r7, #32]
 800ad02:	2200      	movs	r2, #0
 800ad04:	2180      	movs	r1, #128	@ 0x80
 800ad06:	68f8      	ldr	r0, [r7, #12]
 800ad08:	f000 fb56 	bl	800b3b8 <I2C_WaitOnFlagUntilTimeout>
 800ad0c:	4603      	mov	r3, r0
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d001      	beq.n	800ad16 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800ad12:	2301      	movs	r3, #1
 800ad14:	e04d      	b.n	800adb2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad1a:	b29b      	uxth	r3, r3
 800ad1c:	2bff      	cmp	r3, #255	@ 0xff
 800ad1e:	d90e      	bls.n	800ad3e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	22ff      	movs	r2, #255	@ 0xff
 800ad24:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ad2a:	b2da      	uxtb	r2, r3
 800ad2c:	8979      	ldrh	r1, [r7, #10]
 800ad2e:	2300      	movs	r3, #0
 800ad30:	9300      	str	r3, [sp, #0]
 800ad32:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ad36:	68f8      	ldr	r0, [r7, #12]
 800ad38:	f000 fd8e 	bl	800b858 <I2C_TransferConfig>
 800ad3c:	e00f      	b.n	800ad5e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad42:	b29a      	uxth	r2, r3
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ad4c:	b2da      	uxtb	r2, r3
 800ad4e:	8979      	ldrh	r1, [r7, #10]
 800ad50:	2300      	movs	r3, #0
 800ad52:	9300      	str	r3, [sp, #0]
 800ad54:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ad58:	68f8      	ldr	r0, [r7, #12]
 800ad5a:	f000 fd7d 	bl	800b858 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad62:	b29b      	uxth	r3, r3
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d19d      	bne.n	800aca4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ad68:	697a      	ldr	r2, [r7, #20]
 800ad6a:	6a39      	ldr	r1, [r7, #32]
 800ad6c:	68f8      	ldr	r0, [r7, #12]
 800ad6e:	f000 fbc3 	bl	800b4f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800ad72:	4603      	mov	r3, r0
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d001      	beq.n	800ad7c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800ad78:	2301      	movs	r3, #1
 800ad7a:	e01a      	b.n	800adb2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	2220      	movs	r2, #32
 800ad82:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	6859      	ldr	r1, [r3, #4]
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	681a      	ldr	r2, [r3, #0]
 800ad8e:	4b0c      	ldr	r3, [pc, #48]	@ (800adc0 <HAL_I2C_Master_Receive+0x1e8>)
 800ad90:	400b      	ands	r3, r1
 800ad92:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	2220      	movs	r2, #32
 800ad98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	2200      	movs	r2, #0
 800ada0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	2200      	movs	r2, #0
 800ada8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800adac:	2300      	movs	r3, #0
 800adae:	e000      	b.n	800adb2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800adb0:	2302      	movs	r3, #2
  }
}
 800adb2:	4618      	mov	r0, r3
 800adb4:	3718      	adds	r7, #24
 800adb6:	46bd      	mov	sp, r7
 800adb8:	bd80      	pop	{r7, pc}
 800adba:	bf00      	nop
 800adbc:	80002400 	.word	0x80002400
 800adc0:	fe00e800 	.word	0xfe00e800

0800adc4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800adc4:	b580      	push	{r7, lr}
 800adc6:	b088      	sub	sp, #32
 800adc8:	af02      	add	r7, sp, #8
 800adca:	60f8      	str	r0, [r7, #12]
 800adcc:	4608      	mov	r0, r1
 800adce:	4611      	mov	r1, r2
 800add0:	461a      	mov	r2, r3
 800add2:	4603      	mov	r3, r0
 800add4:	817b      	strh	r3, [r7, #10]
 800add6:	460b      	mov	r3, r1
 800add8:	813b      	strh	r3, [r7, #8]
 800adda:	4613      	mov	r3, r2
 800addc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ade4:	b2db      	uxtb	r3, r3
 800ade6:	2b20      	cmp	r3, #32
 800ade8:	f040 80f9 	bne.w	800afde <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800adec:	6a3b      	ldr	r3, [r7, #32]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d002      	beq.n	800adf8 <HAL_I2C_Mem_Write+0x34>
 800adf2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d105      	bne.n	800ae04 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800adfe:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800ae00:	2301      	movs	r3, #1
 800ae02:	e0ed      	b.n	800afe0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ae0a:	2b01      	cmp	r3, #1
 800ae0c:	d101      	bne.n	800ae12 <HAL_I2C_Mem_Write+0x4e>
 800ae0e:	2302      	movs	r3, #2
 800ae10:	e0e6      	b.n	800afe0 <HAL_I2C_Mem_Write+0x21c>
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	2201      	movs	r2, #1
 800ae16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800ae1a:	f7fe fd23 	bl	8009864 <HAL_GetTick>
 800ae1e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800ae20:	697b      	ldr	r3, [r7, #20]
 800ae22:	9300      	str	r3, [sp, #0]
 800ae24:	2319      	movs	r3, #25
 800ae26:	2201      	movs	r2, #1
 800ae28:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800ae2c:	68f8      	ldr	r0, [r7, #12]
 800ae2e:	f000 fac3 	bl	800b3b8 <I2C_WaitOnFlagUntilTimeout>
 800ae32:	4603      	mov	r3, r0
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d001      	beq.n	800ae3c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800ae38:	2301      	movs	r3, #1
 800ae3a:	e0d1      	b.n	800afe0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	2221      	movs	r2, #33	@ 0x21
 800ae40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	2240      	movs	r2, #64	@ 0x40
 800ae48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	2200      	movs	r2, #0
 800ae50:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	6a3a      	ldr	r2, [r7, #32]
 800ae56:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800ae5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	2200      	movs	r2, #0
 800ae62:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800ae64:	88f8      	ldrh	r0, [r7, #6]
 800ae66:	893a      	ldrh	r2, [r7, #8]
 800ae68:	8979      	ldrh	r1, [r7, #10]
 800ae6a:	697b      	ldr	r3, [r7, #20]
 800ae6c:	9301      	str	r3, [sp, #4]
 800ae6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae70:	9300      	str	r3, [sp, #0]
 800ae72:	4603      	mov	r3, r0
 800ae74:	68f8      	ldr	r0, [r7, #12]
 800ae76:	f000 f9d3 	bl	800b220 <I2C_RequestMemoryWrite>
 800ae7a:	4603      	mov	r3, r0
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d005      	beq.n	800ae8c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	2200      	movs	r2, #0
 800ae84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800ae88:	2301      	movs	r3, #1
 800ae8a:	e0a9      	b.n	800afe0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ae90:	b29b      	uxth	r3, r3
 800ae92:	2bff      	cmp	r3, #255	@ 0xff
 800ae94:	d90e      	bls.n	800aeb4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	22ff      	movs	r2, #255	@ 0xff
 800ae9a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aea0:	b2da      	uxtb	r2, r3
 800aea2:	8979      	ldrh	r1, [r7, #10]
 800aea4:	2300      	movs	r3, #0
 800aea6:	9300      	str	r3, [sp, #0]
 800aea8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800aeac:	68f8      	ldr	r0, [r7, #12]
 800aeae:	f000 fcd3 	bl	800b858 <I2C_TransferConfig>
 800aeb2:	e00f      	b.n	800aed4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aeb8:	b29a      	uxth	r2, r3
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aec2:	b2da      	uxtb	r2, r3
 800aec4:	8979      	ldrh	r1, [r7, #10]
 800aec6:	2300      	movs	r3, #0
 800aec8:	9300      	str	r3, [sp, #0]
 800aeca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800aece:	68f8      	ldr	r0, [r7, #12]
 800aed0:	f000 fcc2 	bl	800b858 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800aed4:	697a      	ldr	r2, [r7, #20]
 800aed6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aed8:	68f8      	ldr	r0, [r7, #12]
 800aeda:	f000 fac6 	bl	800b46a <I2C_WaitOnTXISFlagUntilTimeout>
 800aede:	4603      	mov	r3, r0
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d001      	beq.n	800aee8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800aee4:	2301      	movs	r3, #1
 800aee6:	e07b      	b.n	800afe0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aeec:	781a      	ldrb	r2, [r3, #0]
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aef8:	1c5a      	adds	r2, r3, #1
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af02:	b29b      	uxth	r3, r3
 800af04:	3b01      	subs	r3, #1
 800af06:	b29a      	uxth	r2, r3
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800af10:	3b01      	subs	r3, #1
 800af12:	b29a      	uxth	r2, r3
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af1c:	b29b      	uxth	r3, r3
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d034      	beq.n	800af8c <HAL_I2C_Mem_Write+0x1c8>
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800af26:	2b00      	cmp	r3, #0
 800af28:	d130      	bne.n	800af8c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800af2a:	697b      	ldr	r3, [r7, #20]
 800af2c:	9300      	str	r3, [sp, #0]
 800af2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af30:	2200      	movs	r2, #0
 800af32:	2180      	movs	r1, #128	@ 0x80
 800af34:	68f8      	ldr	r0, [r7, #12]
 800af36:	f000 fa3f 	bl	800b3b8 <I2C_WaitOnFlagUntilTimeout>
 800af3a:	4603      	mov	r3, r0
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d001      	beq.n	800af44 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800af40:	2301      	movs	r3, #1
 800af42:	e04d      	b.n	800afe0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af48:	b29b      	uxth	r3, r3
 800af4a:	2bff      	cmp	r3, #255	@ 0xff
 800af4c:	d90e      	bls.n	800af6c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	22ff      	movs	r2, #255	@ 0xff
 800af52:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800af58:	b2da      	uxtb	r2, r3
 800af5a:	8979      	ldrh	r1, [r7, #10]
 800af5c:	2300      	movs	r3, #0
 800af5e:	9300      	str	r3, [sp, #0]
 800af60:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800af64:	68f8      	ldr	r0, [r7, #12]
 800af66:	f000 fc77 	bl	800b858 <I2C_TransferConfig>
 800af6a:	e00f      	b.n	800af8c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af70:	b29a      	uxth	r2, r3
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800af7a:	b2da      	uxtb	r2, r3
 800af7c:	8979      	ldrh	r1, [r7, #10]
 800af7e:	2300      	movs	r3, #0
 800af80:	9300      	str	r3, [sp, #0]
 800af82:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800af86:	68f8      	ldr	r0, [r7, #12]
 800af88:	f000 fc66 	bl	800b858 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af90:	b29b      	uxth	r3, r3
 800af92:	2b00      	cmp	r3, #0
 800af94:	d19e      	bne.n	800aed4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800af96:	697a      	ldr	r2, [r7, #20]
 800af98:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800af9a:	68f8      	ldr	r0, [r7, #12]
 800af9c:	f000 faac 	bl	800b4f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800afa0:	4603      	mov	r3, r0
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d001      	beq.n	800afaa <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800afa6:	2301      	movs	r3, #1
 800afa8:	e01a      	b.n	800afe0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	2220      	movs	r2, #32
 800afb0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	6859      	ldr	r1, [r3, #4]
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	681a      	ldr	r2, [r3, #0]
 800afbc:	4b0a      	ldr	r3, [pc, #40]	@ (800afe8 <HAL_I2C_Mem_Write+0x224>)
 800afbe:	400b      	ands	r3, r1
 800afc0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	2220      	movs	r2, #32
 800afc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	2200      	movs	r2, #0
 800afce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	2200      	movs	r2, #0
 800afd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800afda:	2300      	movs	r3, #0
 800afdc:	e000      	b.n	800afe0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800afde:	2302      	movs	r3, #2
  }
}
 800afe0:	4618      	mov	r0, r3
 800afe2:	3718      	adds	r7, #24
 800afe4:	46bd      	mov	sp, r7
 800afe6:	bd80      	pop	{r7, pc}
 800afe8:	fe00e800 	.word	0xfe00e800

0800afec <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800afec:	b580      	push	{r7, lr}
 800afee:	b088      	sub	sp, #32
 800aff0:	af02      	add	r7, sp, #8
 800aff2:	60f8      	str	r0, [r7, #12]
 800aff4:	4608      	mov	r0, r1
 800aff6:	4611      	mov	r1, r2
 800aff8:	461a      	mov	r2, r3
 800affa:	4603      	mov	r3, r0
 800affc:	817b      	strh	r3, [r7, #10]
 800affe:	460b      	mov	r3, r1
 800b000:	813b      	strh	r3, [r7, #8]
 800b002:	4613      	mov	r3, r2
 800b004:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b00c:	b2db      	uxtb	r3, r3
 800b00e:	2b20      	cmp	r3, #32
 800b010:	f040 80fd 	bne.w	800b20e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800b014:	6a3b      	ldr	r3, [r7, #32]
 800b016:	2b00      	cmp	r3, #0
 800b018:	d002      	beq.n	800b020 <HAL_I2C_Mem_Read+0x34>
 800b01a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d105      	bne.n	800b02c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b026:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800b028:	2301      	movs	r3, #1
 800b02a:	e0f1      	b.n	800b210 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b032:	2b01      	cmp	r3, #1
 800b034:	d101      	bne.n	800b03a <HAL_I2C_Mem_Read+0x4e>
 800b036:	2302      	movs	r3, #2
 800b038:	e0ea      	b.n	800b210 <HAL_I2C_Mem_Read+0x224>
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	2201      	movs	r2, #1
 800b03e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b042:	f7fe fc0f 	bl	8009864 <HAL_GetTick>
 800b046:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b048:	697b      	ldr	r3, [r7, #20]
 800b04a:	9300      	str	r3, [sp, #0]
 800b04c:	2319      	movs	r3, #25
 800b04e:	2201      	movs	r2, #1
 800b050:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b054:	68f8      	ldr	r0, [r7, #12]
 800b056:	f000 f9af 	bl	800b3b8 <I2C_WaitOnFlagUntilTimeout>
 800b05a:	4603      	mov	r3, r0
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d001      	beq.n	800b064 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800b060:	2301      	movs	r3, #1
 800b062:	e0d5      	b.n	800b210 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	2222      	movs	r2, #34	@ 0x22
 800b068:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	2240      	movs	r2, #64	@ 0x40
 800b070:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	2200      	movs	r2, #0
 800b078:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	6a3a      	ldr	r2, [r7, #32]
 800b07e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b084:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	2200      	movs	r2, #0
 800b08a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800b08c:	88f8      	ldrh	r0, [r7, #6]
 800b08e:	893a      	ldrh	r2, [r7, #8]
 800b090:	8979      	ldrh	r1, [r7, #10]
 800b092:	697b      	ldr	r3, [r7, #20]
 800b094:	9301      	str	r3, [sp, #4]
 800b096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b098:	9300      	str	r3, [sp, #0]
 800b09a:	4603      	mov	r3, r0
 800b09c:	68f8      	ldr	r0, [r7, #12]
 800b09e:	f000 f913 	bl	800b2c8 <I2C_RequestMemoryRead>
 800b0a2:	4603      	mov	r3, r0
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d005      	beq.n	800b0b4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	2200      	movs	r2, #0
 800b0ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800b0b0:	2301      	movs	r3, #1
 800b0b2:	e0ad      	b.n	800b210 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b0b8:	b29b      	uxth	r3, r3
 800b0ba:	2bff      	cmp	r3, #255	@ 0xff
 800b0bc:	d90e      	bls.n	800b0dc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	22ff      	movs	r2, #255	@ 0xff
 800b0c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b0c8:	b2da      	uxtb	r2, r3
 800b0ca:	8979      	ldrh	r1, [r7, #10]
 800b0cc:	4b52      	ldr	r3, [pc, #328]	@ (800b218 <HAL_I2C_Mem_Read+0x22c>)
 800b0ce:	9300      	str	r3, [sp, #0]
 800b0d0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b0d4:	68f8      	ldr	r0, [r7, #12]
 800b0d6:	f000 fbbf 	bl	800b858 <I2C_TransferConfig>
 800b0da:	e00f      	b.n	800b0fc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b0e0:	b29a      	uxth	r2, r3
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b0ea:	b2da      	uxtb	r2, r3
 800b0ec:	8979      	ldrh	r1, [r7, #10]
 800b0ee:	4b4a      	ldr	r3, [pc, #296]	@ (800b218 <HAL_I2C_Mem_Read+0x22c>)
 800b0f0:	9300      	str	r3, [sp, #0]
 800b0f2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b0f6:	68f8      	ldr	r0, [r7, #12]
 800b0f8:	f000 fbae 	bl	800b858 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800b0fc:	697b      	ldr	r3, [r7, #20]
 800b0fe:	9300      	str	r3, [sp, #0]
 800b100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b102:	2200      	movs	r2, #0
 800b104:	2104      	movs	r1, #4
 800b106:	68f8      	ldr	r0, [r7, #12]
 800b108:	f000 f956 	bl	800b3b8 <I2C_WaitOnFlagUntilTimeout>
 800b10c:	4603      	mov	r3, r0
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d001      	beq.n	800b116 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800b112:	2301      	movs	r3, #1
 800b114:	e07c      	b.n	800b210 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b120:	b2d2      	uxtb	r2, r2
 800b122:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b128:	1c5a      	adds	r2, r3, #1
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b132:	3b01      	subs	r3, #1
 800b134:	b29a      	uxth	r2, r3
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b13e:	b29b      	uxth	r3, r3
 800b140:	3b01      	subs	r3, #1
 800b142:	b29a      	uxth	r2, r3
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b14c:	b29b      	uxth	r3, r3
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d034      	beq.n	800b1bc <HAL_I2C_Mem_Read+0x1d0>
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b156:	2b00      	cmp	r3, #0
 800b158:	d130      	bne.n	800b1bc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b15a:	697b      	ldr	r3, [r7, #20]
 800b15c:	9300      	str	r3, [sp, #0]
 800b15e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b160:	2200      	movs	r2, #0
 800b162:	2180      	movs	r1, #128	@ 0x80
 800b164:	68f8      	ldr	r0, [r7, #12]
 800b166:	f000 f927 	bl	800b3b8 <I2C_WaitOnFlagUntilTimeout>
 800b16a:	4603      	mov	r3, r0
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d001      	beq.n	800b174 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800b170:	2301      	movs	r3, #1
 800b172:	e04d      	b.n	800b210 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b178:	b29b      	uxth	r3, r3
 800b17a:	2bff      	cmp	r3, #255	@ 0xff
 800b17c:	d90e      	bls.n	800b19c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	22ff      	movs	r2, #255	@ 0xff
 800b182:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b188:	b2da      	uxtb	r2, r3
 800b18a:	8979      	ldrh	r1, [r7, #10]
 800b18c:	2300      	movs	r3, #0
 800b18e:	9300      	str	r3, [sp, #0]
 800b190:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b194:	68f8      	ldr	r0, [r7, #12]
 800b196:	f000 fb5f 	bl	800b858 <I2C_TransferConfig>
 800b19a:	e00f      	b.n	800b1bc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b1a0:	b29a      	uxth	r2, r3
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b1aa:	b2da      	uxtb	r2, r3
 800b1ac:	8979      	ldrh	r1, [r7, #10]
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	9300      	str	r3, [sp, #0]
 800b1b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b1b6:	68f8      	ldr	r0, [r7, #12]
 800b1b8:	f000 fb4e 	bl	800b858 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b1c0:	b29b      	uxth	r3, r3
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d19a      	bne.n	800b0fc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b1c6:	697a      	ldr	r2, [r7, #20]
 800b1c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b1ca:	68f8      	ldr	r0, [r7, #12]
 800b1cc:	f000 f994 	bl	800b4f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b1d0:	4603      	mov	r3, r0
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d001      	beq.n	800b1da <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800b1d6:	2301      	movs	r3, #1
 800b1d8:	e01a      	b.n	800b210 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	2220      	movs	r2, #32
 800b1e0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	6859      	ldr	r1, [r3, #4]
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	681a      	ldr	r2, [r3, #0]
 800b1ec:	4b0b      	ldr	r3, [pc, #44]	@ (800b21c <HAL_I2C_Mem_Read+0x230>)
 800b1ee:	400b      	ands	r3, r1
 800b1f0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	2220      	movs	r2, #32
 800b1f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	2200      	movs	r2, #0
 800b1fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	2200      	movs	r2, #0
 800b206:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b20a:	2300      	movs	r3, #0
 800b20c:	e000      	b.n	800b210 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800b20e:	2302      	movs	r3, #2
  }
}
 800b210:	4618      	mov	r0, r3
 800b212:	3718      	adds	r7, #24
 800b214:	46bd      	mov	sp, r7
 800b216:	bd80      	pop	{r7, pc}
 800b218:	80002400 	.word	0x80002400
 800b21c:	fe00e800 	.word	0xfe00e800

0800b220 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800b220:	b580      	push	{r7, lr}
 800b222:	b086      	sub	sp, #24
 800b224:	af02      	add	r7, sp, #8
 800b226:	60f8      	str	r0, [r7, #12]
 800b228:	4608      	mov	r0, r1
 800b22a:	4611      	mov	r1, r2
 800b22c:	461a      	mov	r2, r3
 800b22e:	4603      	mov	r3, r0
 800b230:	817b      	strh	r3, [r7, #10]
 800b232:	460b      	mov	r3, r1
 800b234:	813b      	strh	r3, [r7, #8]
 800b236:	4613      	mov	r3, r2
 800b238:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800b23a:	88fb      	ldrh	r3, [r7, #6]
 800b23c:	b2da      	uxtb	r2, r3
 800b23e:	8979      	ldrh	r1, [r7, #10]
 800b240:	4b20      	ldr	r3, [pc, #128]	@ (800b2c4 <I2C_RequestMemoryWrite+0xa4>)
 800b242:	9300      	str	r3, [sp, #0]
 800b244:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b248:	68f8      	ldr	r0, [r7, #12]
 800b24a:	f000 fb05 	bl	800b858 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b24e:	69fa      	ldr	r2, [r7, #28]
 800b250:	69b9      	ldr	r1, [r7, #24]
 800b252:	68f8      	ldr	r0, [r7, #12]
 800b254:	f000 f909 	bl	800b46a <I2C_WaitOnTXISFlagUntilTimeout>
 800b258:	4603      	mov	r3, r0
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d001      	beq.n	800b262 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800b25e:	2301      	movs	r3, #1
 800b260:	e02c      	b.n	800b2bc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800b262:	88fb      	ldrh	r3, [r7, #6]
 800b264:	2b01      	cmp	r3, #1
 800b266:	d105      	bne.n	800b274 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b268:	893b      	ldrh	r3, [r7, #8]
 800b26a:	b2da      	uxtb	r2, r3
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	629a      	str	r2, [r3, #40]	@ 0x28
 800b272:	e015      	b.n	800b2a0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800b274:	893b      	ldrh	r3, [r7, #8]
 800b276:	0a1b      	lsrs	r3, r3, #8
 800b278:	b29b      	uxth	r3, r3
 800b27a:	b2da      	uxtb	r2, r3
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b282:	69fa      	ldr	r2, [r7, #28]
 800b284:	69b9      	ldr	r1, [r7, #24]
 800b286:	68f8      	ldr	r0, [r7, #12]
 800b288:	f000 f8ef 	bl	800b46a <I2C_WaitOnTXISFlagUntilTimeout>
 800b28c:	4603      	mov	r3, r0
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d001      	beq.n	800b296 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800b292:	2301      	movs	r3, #1
 800b294:	e012      	b.n	800b2bc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b296:	893b      	ldrh	r3, [r7, #8]
 800b298:	b2da      	uxtb	r2, r3
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800b2a0:	69fb      	ldr	r3, [r7, #28]
 800b2a2:	9300      	str	r3, [sp, #0]
 800b2a4:	69bb      	ldr	r3, [r7, #24]
 800b2a6:	2200      	movs	r2, #0
 800b2a8:	2180      	movs	r1, #128	@ 0x80
 800b2aa:	68f8      	ldr	r0, [r7, #12]
 800b2ac:	f000 f884 	bl	800b3b8 <I2C_WaitOnFlagUntilTimeout>
 800b2b0:	4603      	mov	r3, r0
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d001      	beq.n	800b2ba <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800b2b6:	2301      	movs	r3, #1
 800b2b8:	e000      	b.n	800b2bc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800b2ba:	2300      	movs	r3, #0
}
 800b2bc:	4618      	mov	r0, r3
 800b2be:	3710      	adds	r7, #16
 800b2c0:	46bd      	mov	sp, r7
 800b2c2:	bd80      	pop	{r7, pc}
 800b2c4:	80002000 	.word	0x80002000

0800b2c8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800b2c8:	b580      	push	{r7, lr}
 800b2ca:	b086      	sub	sp, #24
 800b2cc:	af02      	add	r7, sp, #8
 800b2ce:	60f8      	str	r0, [r7, #12]
 800b2d0:	4608      	mov	r0, r1
 800b2d2:	4611      	mov	r1, r2
 800b2d4:	461a      	mov	r2, r3
 800b2d6:	4603      	mov	r3, r0
 800b2d8:	817b      	strh	r3, [r7, #10]
 800b2da:	460b      	mov	r3, r1
 800b2dc:	813b      	strh	r3, [r7, #8]
 800b2de:	4613      	mov	r3, r2
 800b2e0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800b2e2:	88fb      	ldrh	r3, [r7, #6]
 800b2e4:	b2da      	uxtb	r2, r3
 800b2e6:	8979      	ldrh	r1, [r7, #10]
 800b2e8:	4b20      	ldr	r3, [pc, #128]	@ (800b36c <I2C_RequestMemoryRead+0xa4>)
 800b2ea:	9300      	str	r3, [sp, #0]
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	68f8      	ldr	r0, [r7, #12]
 800b2f0:	f000 fab2 	bl	800b858 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b2f4:	69fa      	ldr	r2, [r7, #28]
 800b2f6:	69b9      	ldr	r1, [r7, #24]
 800b2f8:	68f8      	ldr	r0, [r7, #12]
 800b2fa:	f000 f8b6 	bl	800b46a <I2C_WaitOnTXISFlagUntilTimeout>
 800b2fe:	4603      	mov	r3, r0
 800b300:	2b00      	cmp	r3, #0
 800b302:	d001      	beq.n	800b308 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800b304:	2301      	movs	r3, #1
 800b306:	e02c      	b.n	800b362 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800b308:	88fb      	ldrh	r3, [r7, #6]
 800b30a:	2b01      	cmp	r3, #1
 800b30c:	d105      	bne.n	800b31a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b30e:	893b      	ldrh	r3, [r7, #8]
 800b310:	b2da      	uxtb	r2, r3
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	629a      	str	r2, [r3, #40]	@ 0x28
 800b318:	e015      	b.n	800b346 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800b31a:	893b      	ldrh	r3, [r7, #8]
 800b31c:	0a1b      	lsrs	r3, r3, #8
 800b31e:	b29b      	uxth	r3, r3
 800b320:	b2da      	uxtb	r2, r3
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b328:	69fa      	ldr	r2, [r7, #28]
 800b32a:	69b9      	ldr	r1, [r7, #24]
 800b32c:	68f8      	ldr	r0, [r7, #12]
 800b32e:	f000 f89c 	bl	800b46a <I2C_WaitOnTXISFlagUntilTimeout>
 800b332:	4603      	mov	r3, r0
 800b334:	2b00      	cmp	r3, #0
 800b336:	d001      	beq.n	800b33c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800b338:	2301      	movs	r3, #1
 800b33a:	e012      	b.n	800b362 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b33c:	893b      	ldrh	r3, [r7, #8]
 800b33e:	b2da      	uxtb	r2, r3
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800b346:	69fb      	ldr	r3, [r7, #28]
 800b348:	9300      	str	r3, [sp, #0]
 800b34a:	69bb      	ldr	r3, [r7, #24]
 800b34c:	2200      	movs	r2, #0
 800b34e:	2140      	movs	r1, #64	@ 0x40
 800b350:	68f8      	ldr	r0, [r7, #12]
 800b352:	f000 f831 	bl	800b3b8 <I2C_WaitOnFlagUntilTimeout>
 800b356:	4603      	mov	r3, r0
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d001      	beq.n	800b360 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800b35c:	2301      	movs	r3, #1
 800b35e:	e000      	b.n	800b362 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800b360:	2300      	movs	r3, #0
}
 800b362:	4618      	mov	r0, r3
 800b364:	3710      	adds	r7, #16
 800b366:	46bd      	mov	sp, r7
 800b368:	bd80      	pop	{r7, pc}
 800b36a:	bf00      	nop
 800b36c:	80002000 	.word	0x80002000

0800b370 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800b370:	b480      	push	{r7}
 800b372:	b083      	sub	sp, #12
 800b374:	af00      	add	r7, sp, #0
 800b376:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	699b      	ldr	r3, [r3, #24]
 800b37e:	f003 0302 	and.w	r3, r3, #2
 800b382:	2b02      	cmp	r3, #2
 800b384:	d103      	bne.n	800b38e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	2200      	movs	r2, #0
 800b38c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	699b      	ldr	r3, [r3, #24]
 800b394:	f003 0301 	and.w	r3, r3, #1
 800b398:	2b01      	cmp	r3, #1
 800b39a:	d007      	beq.n	800b3ac <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	699a      	ldr	r2, [r3, #24]
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	f042 0201 	orr.w	r2, r2, #1
 800b3aa:	619a      	str	r2, [r3, #24]
  }
}
 800b3ac:	bf00      	nop
 800b3ae:	370c      	adds	r7, #12
 800b3b0:	46bd      	mov	sp, r7
 800b3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b6:	4770      	bx	lr

0800b3b8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b084      	sub	sp, #16
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	60f8      	str	r0, [r7, #12]
 800b3c0:	60b9      	str	r1, [r7, #8]
 800b3c2:	603b      	str	r3, [r7, #0]
 800b3c4:	4613      	mov	r3, r2
 800b3c6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b3c8:	e03b      	b.n	800b442 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b3ca:	69ba      	ldr	r2, [r7, #24]
 800b3cc:	6839      	ldr	r1, [r7, #0]
 800b3ce:	68f8      	ldr	r0, [r7, #12]
 800b3d0:	f000 f962 	bl	800b698 <I2C_IsErrorOccurred>
 800b3d4:	4603      	mov	r3, r0
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d001      	beq.n	800b3de <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800b3da:	2301      	movs	r3, #1
 800b3dc:	e041      	b.n	800b462 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b3de:	683b      	ldr	r3, [r7, #0]
 800b3e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3e4:	d02d      	beq.n	800b442 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b3e6:	f7fe fa3d 	bl	8009864 <HAL_GetTick>
 800b3ea:	4602      	mov	r2, r0
 800b3ec:	69bb      	ldr	r3, [r7, #24]
 800b3ee:	1ad3      	subs	r3, r2, r3
 800b3f0:	683a      	ldr	r2, [r7, #0]
 800b3f2:	429a      	cmp	r2, r3
 800b3f4:	d302      	bcc.n	800b3fc <I2C_WaitOnFlagUntilTimeout+0x44>
 800b3f6:	683b      	ldr	r3, [r7, #0]
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d122      	bne.n	800b442 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	699a      	ldr	r2, [r3, #24]
 800b402:	68bb      	ldr	r3, [r7, #8]
 800b404:	4013      	ands	r3, r2
 800b406:	68ba      	ldr	r2, [r7, #8]
 800b408:	429a      	cmp	r2, r3
 800b40a:	bf0c      	ite	eq
 800b40c:	2301      	moveq	r3, #1
 800b40e:	2300      	movne	r3, #0
 800b410:	b2db      	uxtb	r3, r3
 800b412:	461a      	mov	r2, r3
 800b414:	79fb      	ldrb	r3, [r7, #7]
 800b416:	429a      	cmp	r2, r3
 800b418:	d113      	bne.n	800b442 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b41e:	f043 0220 	orr.w	r2, r3, #32
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	2220      	movs	r2, #32
 800b42a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	2200      	movs	r2, #0
 800b432:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	2200      	movs	r2, #0
 800b43a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800b43e:	2301      	movs	r3, #1
 800b440:	e00f      	b.n	800b462 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	699a      	ldr	r2, [r3, #24]
 800b448:	68bb      	ldr	r3, [r7, #8]
 800b44a:	4013      	ands	r3, r2
 800b44c:	68ba      	ldr	r2, [r7, #8]
 800b44e:	429a      	cmp	r2, r3
 800b450:	bf0c      	ite	eq
 800b452:	2301      	moveq	r3, #1
 800b454:	2300      	movne	r3, #0
 800b456:	b2db      	uxtb	r3, r3
 800b458:	461a      	mov	r2, r3
 800b45a:	79fb      	ldrb	r3, [r7, #7]
 800b45c:	429a      	cmp	r2, r3
 800b45e:	d0b4      	beq.n	800b3ca <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b460:	2300      	movs	r3, #0
}
 800b462:	4618      	mov	r0, r3
 800b464:	3710      	adds	r7, #16
 800b466:	46bd      	mov	sp, r7
 800b468:	bd80      	pop	{r7, pc}

0800b46a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b46a:	b580      	push	{r7, lr}
 800b46c:	b084      	sub	sp, #16
 800b46e:	af00      	add	r7, sp, #0
 800b470:	60f8      	str	r0, [r7, #12]
 800b472:	60b9      	str	r1, [r7, #8]
 800b474:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b476:	e033      	b.n	800b4e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b478:	687a      	ldr	r2, [r7, #4]
 800b47a:	68b9      	ldr	r1, [r7, #8]
 800b47c:	68f8      	ldr	r0, [r7, #12]
 800b47e:	f000 f90b 	bl	800b698 <I2C_IsErrorOccurred>
 800b482:	4603      	mov	r3, r0
 800b484:	2b00      	cmp	r3, #0
 800b486:	d001      	beq.n	800b48c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b488:	2301      	movs	r3, #1
 800b48a:	e031      	b.n	800b4f0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b48c:	68bb      	ldr	r3, [r7, #8]
 800b48e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b492:	d025      	beq.n	800b4e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b494:	f7fe f9e6 	bl	8009864 <HAL_GetTick>
 800b498:	4602      	mov	r2, r0
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	1ad3      	subs	r3, r2, r3
 800b49e:	68ba      	ldr	r2, [r7, #8]
 800b4a0:	429a      	cmp	r2, r3
 800b4a2:	d302      	bcc.n	800b4aa <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800b4a4:	68bb      	ldr	r3, [r7, #8]
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d11a      	bne.n	800b4e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	699b      	ldr	r3, [r3, #24]
 800b4b0:	f003 0302 	and.w	r3, r3, #2
 800b4b4:	2b02      	cmp	r3, #2
 800b4b6:	d013      	beq.n	800b4e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b4bc:	f043 0220 	orr.w	r2, r3, #32
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	2220      	movs	r2, #32
 800b4c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	2200      	movs	r2, #0
 800b4d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800b4dc:	2301      	movs	r3, #1
 800b4de:	e007      	b.n	800b4f0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	699b      	ldr	r3, [r3, #24]
 800b4e6:	f003 0302 	and.w	r3, r3, #2
 800b4ea:	2b02      	cmp	r3, #2
 800b4ec:	d1c4      	bne.n	800b478 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800b4ee:	2300      	movs	r3, #0
}
 800b4f0:	4618      	mov	r0, r3
 800b4f2:	3710      	adds	r7, #16
 800b4f4:	46bd      	mov	sp, r7
 800b4f6:	bd80      	pop	{r7, pc}

0800b4f8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b4f8:	b580      	push	{r7, lr}
 800b4fa:	b084      	sub	sp, #16
 800b4fc:	af00      	add	r7, sp, #0
 800b4fe:	60f8      	str	r0, [r7, #12]
 800b500:	60b9      	str	r1, [r7, #8]
 800b502:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b504:	e02f      	b.n	800b566 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b506:	687a      	ldr	r2, [r7, #4]
 800b508:	68b9      	ldr	r1, [r7, #8]
 800b50a:	68f8      	ldr	r0, [r7, #12]
 800b50c:	f000 f8c4 	bl	800b698 <I2C_IsErrorOccurred>
 800b510:	4603      	mov	r3, r0
 800b512:	2b00      	cmp	r3, #0
 800b514:	d001      	beq.n	800b51a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b516:	2301      	movs	r3, #1
 800b518:	e02d      	b.n	800b576 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b51a:	f7fe f9a3 	bl	8009864 <HAL_GetTick>
 800b51e:	4602      	mov	r2, r0
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	1ad3      	subs	r3, r2, r3
 800b524:	68ba      	ldr	r2, [r7, #8]
 800b526:	429a      	cmp	r2, r3
 800b528:	d302      	bcc.n	800b530 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800b52a:	68bb      	ldr	r3, [r7, #8]
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d11a      	bne.n	800b566 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	699b      	ldr	r3, [r3, #24]
 800b536:	f003 0320 	and.w	r3, r3, #32
 800b53a:	2b20      	cmp	r3, #32
 800b53c:	d013      	beq.n	800b566 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b542:	f043 0220 	orr.w	r2, r3, #32
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	2220      	movs	r2, #32
 800b54e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	2200      	movs	r2, #0
 800b556:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	2200      	movs	r2, #0
 800b55e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800b562:	2301      	movs	r3, #1
 800b564:	e007      	b.n	800b576 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	699b      	ldr	r3, [r3, #24]
 800b56c:	f003 0320 	and.w	r3, r3, #32
 800b570:	2b20      	cmp	r3, #32
 800b572:	d1c8      	bne.n	800b506 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800b574:	2300      	movs	r3, #0
}
 800b576:	4618      	mov	r0, r3
 800b578:	3710      	adds	r7, #16
 800b57a:	46bd      	mov	sp, r7
 800b57c:	bd80      	pop	{r7, pc}
	...

0800b580 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b580:	b580      	push	{r7, lr}
 800b582:	b086      	sub	sp, #24
 800b584:	af00      	add	r7, sp, #0
 800b586:	60f8      	str	r0, [r7, #12]
 800b588:	60b9      	str	r1, [r7, #8]
 800b58a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b58c:	2300      	movs	r3, #0
 800b58e:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800b590:	e071      	b.n	800b676 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b592:	687a      	ldr	r2, [r7, #4]
 800b594:	68b9      	ldr	r1, [r7, #8]
 800b596:	68f8      	ldr	r0, [r7, #12]
 800b598:	f000 f87e 	bl	800b698 <I2C_IsErrorOccurred>
 800b59c:	4603      	mov	r3, r0
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d001      	beq.n	800b5a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800b5a2:	2301      	movs	r3, #1
 800b5a4:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	699b      	ldr	r3, [r3, #24]
 800b5ac:	f003 0320 	and.w	r3, r3, #32
 800b5b0:	2b20      	cmp	r3, #32
 800b5b2:	d13b      	bne.n	800b62c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800b5b4:	7dfb      	ldrb	r3, [r7, #23]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d138      	bne.n	800b62c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	699b      	ldr	r3, [r3, #24]
 800b5c0:	f003 0304 	and.w	r3, r3, #4
 800b5c4:	2b04      	cmp	r3, #4
 800b5c6:	d105      	bne.n	800b5d4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d001      	beq.n	800b5d4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800b5d0:	2300      	movs	r3, #0
 800b5d2:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	699b      	ldr	r3, [r3, #24]
 800b5da:	f003 0310 	and.w	r3, r3, #16
 800b5de:	2b10      	cmp	r3, #16
 800b5e0:	d121      	bne.n	800b626 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	2210      	movs	r2, #16
 800b5e8:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	2204      	movs	r2, #4
 800b5ee:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	2220      	movs	r2, #32
 800b5f6:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	6859      	ldr	r1, [r3, #4]
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	681a      	ldr	r2, [r3, #0]
 800b602:	4b24      	ldr	r3, [pc, #144]	@ (800b694 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800b604:	400b      	ands	r3, r1
 800b606:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	2220      	movs	r2, #32
 800b60c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	2200      	movs	r2, #0
 800b614:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	2200      	movs	r2, #0
 800b61c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800b620:	2301      	movs	r3, #1
 800b622:	75fb      	strb	r3, [r7, #23]
 800b624:	e002      	b.n	800b62c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	2200      	movs	r2, #0
 800b62a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800b62c:	f7fe f91a 	bl	8009864 <HAL_GetTick>
 800b630:	4602      	mov	r2, r0
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	1ad3      	subs	r3, r2, r3
 800b636:	68ba      	ldr	r2, [r7, #8]
 800b638:	429a      	cmp	r2, r3
 800b63a:	d302      	bcc.n	800b642 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800b63c:	68bb      	ldr	r3, [r7, #8]
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d119      	bne.n	800b676 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800b642:	7dfb      	ldrb	r3, [r7, #23]
 800b644:	2b00      	cmp	r3, #0
 800b646:	d116      	bne.n	800b676 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	699b      	ldr	r3, [r3, #24]
 800b64e:	f003 0304 	and.w	r3, r3, #4
 800b652:	2b04      	cmp	r3, #4
 800b654:	d00f      	beq.n	800b676 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b65a:	f043 0220 	orr.w	r2, r3, #32
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	2220      	movs	r2, #32
 800b666:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	2200      	movs	r2, #0
 800b66e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800b672:	2301      	movs	r3, #1
 800b674:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	699b      	ldr	r3, [r3, #24]
 800b67c:	f003 0304 	and.w	r3, r3, #4
 800b680:	2b04      	cmp	r3, #4
 800b682:	d002      	beq.n	800b68a <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800b684:	7dfb      	ldrb	r3, [r7, #23]
 800b686:	2b00      	cmp	r3, #0
 800b688:	d083      	beq.n	800b592 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800b68a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b68c:	4618      	mov	r0, r3
 800b68e:	3718      	adds	r7, #24
 800b690:	46bd      	mov	sp, r7
 800b692:	bd80      	pop	{r7, pc}
 800b694:	fe00e800 	.word	0xfe00e800

0800b698 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b698:	b580      	push	{r7, lr}
 800b69a:	b08a      	sub	sp, #40	@ 0x28
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	60f8      	str	r0, [r7, #12]
 800b6a0:	60b9      	str	r1, [r7, #8]
 800b6a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b6a4:	2300      	movs	r3, #0
 800b6a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	699b      	ldr	r3, [r3, #24]
 800b6b0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800b6ba:	69bb      	ldr	r3, [r7, #24]
 800b6bc:	f003 0310 	and.w	r3, r3, #16
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d068      	beq.n	800b796 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	2210      	movs	r2, #16
 800b6ca:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b6cc:	e049      	b.n	800b762 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800b6ce:	68bb      	ldr	r3, [r7, #8]
 800b6d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6d4:	d045      	beq.n	800b762 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800b6d6:	f7fe f8c5 	bl	8009864 <HAL_GetTick>
 800b6da:	4602      	mov	r2, r0
 800b6dc:	69fb      	ldr	r3, [r7, #28]
 800b6de:	1ad3      	subs	r3, r2, r3
 800b6e0:	68ba      	ldr	r2, [r7, #8]
 800b6e2:	429a      	cmp	r2, r3
 800b6e4:	d302      	bcc.n	800b6ec <I2C_IsErrorOccurred+0x54>
 800b6e6:	68bb      	ldr	r3, [r7, #8]
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d13a      	bne.n	800b762 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	685b      	ldr	r3, [r3, #4]
 800b6f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b6f6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b6fe:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	699b      	ldr	r3, [r3, #24]
 800b706:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b70a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b70e:	d121      	bne.n	800b754 <I2C_IsErrorOccurred+0xbc>
 800b710:	697b      	ldr	r3, [r7, #20]
 800b712:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b716:	d01d      	beq.n	800b754 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800b718:	7cfb      	ldrb	r3, [r7, #19]
 800b71a:	2b20      	cmp	r3, #32
 800b71c:	d01a      	beq.n	800b754 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	685a      	ldr	r2, [r3, #4]
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b72c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800b72e:	f7fe f899 	bl	8009864 <HAL_GetTick>
 800b732:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b734:	e00e      	b.n	800b754 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800b736:	f7fe f895 	bl	8009864 <HAL_GetTick>
 800b73a:	4602      	mov	r2, r0
 800b73c:	69fb      	ldr	r3, [r7, #28]
 800b73e:	1ad3      	subs	r3, r2, r3
 800b740:	2b19      	cmp	r3, #25
 800b742:	d907      	bls.n	800b754 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800b744:	6a3b      	ldr	r3, [r7, #32]
 800b746:	f043 0320 	orr.w	r3, r3, #32
 800b74a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800b74c:	2301      	movs	r3, #1
 800b74e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800b752:	e006      	b.n	800b762 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	699b      	ldr	r3, [r3, #24]
 800b75a:	f003 0320 	and.w	r3, r3, #32
 800b75e:	2b20      	cmp	r3, #32
 800b760:	d1e9      	bne.n	800b736 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	699b      	ldr	r3, [r3, #24]
 800b768:	f003 0320 	and.w	r3, r3, #32
 800b76c:	2b20      	cmp	r3, #32
 800b76e:	d003      	beq.n	800b778 <I2C_IsErrorOccurred+0xe0>
 800b770:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b774:	2b00      	cmp	r3, #0
 800b776:	d0aa      	beq.n	800b6ce <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800b778:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d103      	bne.n	800b788 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	2220      	movs	r2, #32
 800b786:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800b788:	6a3b      	ldr	r3, [r7, #32]
 800b78a:	f043 0304 	orr.w	r3, r3, #4
 800b78e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800b790:	2301      	movs	r3, #1
 800b792:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	699b      	ldr	r3, [r3, #24]
 800b79c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800b79e:	69bb      	ldr	r3, [r7, #24]
 800b7a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d00b      	beq.n	800b7c0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800b7a8:	6a3b      	ldr	r3, [r7, #32]
 800b7aa:	f043 0301 	orr.w	r3, r3, #1
 800b7ae:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b7b8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b7ba:	2301      	movs	r3, #1
 800b7bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800b7c0:	69bb      	ldr	r3, [r7, #24]
 800b7c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d00b      	beq.n	800b7e2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800b7ca:	6a3b      	ldr	r3, [r7, #32]
 800b7cc:	f043 0308 	orr.w	r3, r3, #8
 800b7d0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b7da:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b7dc:	2301      	movs	r3, #1
 800b7de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800b7e2:	69bb      	ldr	r3, [r7, #24]
 800b7e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d00b      	beq.n	800b804 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800b7ec:	6a3b      	ldr	r3, [r7, #32]
 800b7ee:	f043 0302 	orr.w	r3, r3, #2
 800b7f2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b7fc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b7fe:	2301      	movs	r3, #1
 800b800:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800b804:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d01c      	beq.n	800b846 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b80c:	68f8      	ldr	r0, [r7, #12]
 800b80e:	f7ff fdaf 	bl	800b370 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	6859      	ldr	r1, [r3, #4]
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	681a      	ldr	r2, [r3, #0]
 800b81c:	4b0d      	ldr	r3, [pc, #52]	@ (800b854 <I2C_IsErrorOccurred+0x1bc>)
 800b81e:	400b      	ands	r3, r1
 800b820:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b826:	6a3b      	ldr	r3, [r7, #32]
 800b828:	431a      	orrs	r2, r3
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	2220      	movs	r2, #32
 800b832:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	2200      	movs	r2, #0
 800b83a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	2200      	movs	r2, #0
 800b842:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800b846:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b84a:	4618      	mov	r0, r3
 800b84c:	3728      	adds	r7, #40	@ 0x28
 800b84e:	46bd      	mov	sp, r7
 800b850:	bd80      	pop	{r7, pc}
 800b852:	bf00      	nop
 800b854:	fe00e800 	.word	0xfe00e800

0800b858 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800b858:	b480      	push	{r7}
 800b85a:	b087      	sub	sp, #28
 800b85c:	af00      	add	r7, sp, #0
 800b85e:	60f8      	str	r0, [r7, #12]
 800b860:	607b      	str	r3, [r7, #4]
 800b862:	460b      	mov	r3, r1
 800b864:	817b      	strh	r3, [r7, #10]
 800b866:	4613      	mov	r3, r2
 800b868:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b86a:	897b      	ldrh	r3, [r7, #10]
 800b86c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b870:	7a7b      	ldrb	r3, [r7, #9]
 800b872:	041b      	lsls	r3, r3, #16
 800b874:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b878:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b87e:	6a3b      	ldr	r3, [r7, #32]
 800b880:	4313      	orrs	r3, r2
 800b882:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b886:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	685a      	ldr	r2, [r3, #4]
 800b88e:	6a3b      	ldr	r3, [r7, #32]
 800b890:	0d5b      	lsrs	r3, r3, #21
 800b892:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800b896:	4b08      	ldr	r3, [pc, #32]	@ (800b8b8 <I2C_TransferConfig+0x60>)
 800b898:	430b      	orrs	r3, r1
 800b89a:	43db      	mvns	r3, r3
 800b89c:	ea02 0103 	and.w	r1, r2, r3
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	697a      	ldr	r2, [r7, #20]
 800b8a6:	430a      	orrs	r2, r1
 800b8a8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800b8aa:	bf00      	nop
 800b8ac:	371c      	adds	r7, #28
 800b8ae:	46bd      	mov	sp, r7
 800b8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b4:	4770      	bx	lr
 800b8b6:	bf00      	nop
 800b8b8:	03ff63ff 	.word	0x03ff63ff

0800b8bc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800b8bc:	b480      	push	{r7}
 800b8be:	b083      	sub	sp, #12
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	6078      	str	r0, [r7, #4]
 800b8c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b8cc:	b2db      	uxtb	r3, r3
 800b8ce:	2b20      	cmp	r3, #32
 800b8d0:	d138      	bne.n	800b944 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b8d8:	2b01      	cmp	r3, #1
 800b8da:	d101      	bne.n	800b8e0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800b8dc:	2302      	movs	r3, #2
 800b8de:	e032      	b.n	800b946 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	2201      	movs	r2, #1
 800b8e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	2224      	movs	r2, #36	@ 0x24
 800b8ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	681a      	ldr	r2, [r3, #0]
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	f022 0201 	bic.w	r2, r2, #1
 800b8fe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	681a      	ldr	r2, [r3, #0]
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b90e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	6819      	ldr	r1, [r3, #0]
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	683a      	ldr	r2, [r7, #0]
 800b91c:	430a      	orrs	r2, r1
 800b91e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	681a      	ldr	r2, [r3, #0]
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	f042 0201 	orr.w	r2, r2, #1
 800b92e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	2220      	movs	r2, #32
 800b934:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	2200      	movs	r2, #0
 800b93c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b940:	2300      	movs	r3, #0
 800b942:	e000      	b.n	800b946 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800b944:	2302      	movs	r3, #2
  }
}
 800b946:	4618      	mov	r0, r3
 800b948:	370c      	adds	r7, #12
 800b94a:	46bd      	mov	sp, r7
 800b94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b950:	4770      	bx	lr

0800b952 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800b952:	b480      	push	{r7}
 800b954:	b085      	sub	sp, #20
 800b956:	af00      	add	r7, sp, #0
 800b958:	6078      	str	r0, [r7, #4]
 800b95a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b962:	b2db      	uxtb	r3, r3
 800b964:	2b20      	cmp	r3, #32
 800b966:	d139      	bne.n	800b9dc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b96e:	2b01      	cmp	r3, #1
 800b970:	d101      	bne.n	800b976 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800b972:	2302      	movs	r3, #2
 800b974:	e033      	b.n	800b9de <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	2201      	movs	r2, #1
 800b97a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	2224      	movs	r2, #36	@ 0x24
 800b982:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	681a      	ldr	r2, [r3, #0]
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	f022 0201 	bic.w	r2, r2, #1
 800b994:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800b9a4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800b9a6:	683b      	ldr	r3, [r7, #0]
 800b9a8:	021b      	lsls	r3, r3, #8
 800b9aa:	68fa      	ldr	r2, [r7, #12]
 800b9ac:	4313      	orrs	r3, r2
 800b9ae:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	68fa      	ldr	r2, [r7, #12]
 800b9b6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	681a      	ldr	r2, [r3, #0]
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	f042 0201 	orr.w	r2, r2, #1
 800b9c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	2220      	movs	r2, #32
 800b9cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	2200      	movs	r2, #0
 800b9d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b9d8:	2300      	movs	r3, #0
 800b9da:	e000      	b.n	800b9de <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800b9dc:	2302      	movs	r3, #2
  }
}
 800b9de:	4618      	mov	r0, r3
 800b9e0:	3714      	adds	r7, #20
 800b9e2:	46bd      	mov	sp, r7
 800b9e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e8:	4770      	bx	lr
	...

0800b9ec <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800b9ec:	b480      	push	{r7}
 800b9ee:	b085      	sub	sp, #20
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d141      	bne.n	800ba7e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800b9fa:	4b4b      	ldr	r3, [pc, #300]	@ (800bb28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800ba02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ba06:	d131      	bne.n	800ba6c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ba08:	4b47      	ldr	r3, [pc, #284]	@ (800bb28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ba0e:	4a46      	ldr	r2, [pc, #280]	@ (800bb28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ba14:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800ba18:	4b43      	ldr	r3, [pc, #268]	@ (800bb28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800ba20:	4a41      	ldr	r2, [pc, #260]	@ (800bb28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba22:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800ba26:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800ba28:	4b40      	ldr	r3, [pc, #256]	@ (800bb2c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	2232      	movs	r2, #50	@ 0x32
 800ba2e:	fb02 f303 	mul.w	r3, r2, r3
 800ba32:	4a3f      	ldr	r2, [pc, #252]	@ (800bb30 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800ba34:	fba2 2303 	umull	r2, r3, r2, r3
 800ba38:	0c9b      	lsrs	r3, r3, #18
 800ba3a:	3301      	adds	r3, #1
 800ba3c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ba3e:	e002      	b.n	800ba46 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	3b01      	subs	r3, #1
 800ba44:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ba46:	4b38      	ldr	r3, [pc, #224]	@ (800bb28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba48:	695b      	ldr	r3, [r3, #20]
 800ba4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ba4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ba52:	d102      	bne.n	800ba5a <HAL_PWREx_ControlVoltageScaling+0x6e>
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d1f2      	bne.n	800ba40 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800ba5a:	4b33      	ldr	r3, [pc, #204]	@ (800bb28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba5c:	695b      	ldr	r3, [r3, #20]
 800ba5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ba62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ba66:	d158      	bne.n	800bb1a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800ba68:	2303      	movs	r3, #3
 800ba6a:	e057      	b.n	800bb1c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ba6c:	4b2e      	ldr	r3, [pc, #184]	@ (800bb28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ba72:	4a2d      	ldr	r2, [pc, #180]	@ (800bb28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ba78:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800ba7c:	e04d      	b.n	800bb1a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ba84:	d141      	bne.n	800bb0a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800ba86:	4b28      	ldr	r3, [pc, #160]	@ (800bb28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800ba8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ba92:	d131      	bne.n	800baf8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ba94:	4b24      	ldr	r3, [pc, #144]	@ (800bb28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ba9a:	4a23      	ldr	r2, [pc, #140]	@ (800bb28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800baa0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800baa4:	4b20      	ldr	r3, [pc, #128]	@ (800bb28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800baac:	4a1e      	ldr	r2, [pc, #120]	@ (800bb28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800baae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800bab2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800bab4:	4b1d      	ldr	r3, [pc, #116]	@ (800bb2c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	2232      	movs	r2, #50	@ 0x32
 800baba:	fb02 f303 	mul.w	r3, r2, r3
 800babe:	4a1c      	ldr	r2, [pc, #112]	@ (800bb30 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800bac0:	fba2 2303 	umull	r2, r3, r2, r3
 800bac4:	0c9b      	lsrs	r3, r3, #18
 800bac6:	3301      	adds	r3, #1
 800bac8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800baca:	e002      	b.n	800bad2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	3b01      	subs	r3, #1
 800bad0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800bad2:	4b15      	ldr	r3, [pc, #84]	@ (800bb28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bad4:	695b      	ldr	r3, [r3, #20]
 800bad6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bada:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bade:	d102      	bne.n	800bae6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d1f2      	bne.n	800bacc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800bae6:	4b10      	ldr	r3, [pc, #64]	@ (800bb28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bae8:	695b      	ldr	r3, [r3, #20]
 800baea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800baee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800baf2:	d112      	bne.n	800bb1a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800baf4:	2303      	movs	r3, #3
 800baf6:	e011      	b.n	800bb1c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800baf8:	4b0b      	ldr	r3, [pc, #44]	@ (800bb28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bafa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bafe:	4a0a      	ldr	r2, [pc, #40]	@ (800bb28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bb00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bb04:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800bb08:	e007      	b.n	800bb1a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800bb0a:	4b07      	ldr	r3, [pc, #28]	@ (800bb28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800bb12:	4a05      	ldr	r2, [pc, #20]	@ (800bb28 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bb14:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800bb18:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800bb1a:	2300      	movs	r3, #0
}
 800bb1c:	4618      	mov	r0, r3
 800bb1e:	3714      	adds	r7, #20
 800bb20:	46bd      	mov	sp, r7
 800bb22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb26:	4770      	bx	lr
 800bb28:	40007000 	.word	0x40007000
 800bb2c:	20000004 	.word	0x20000004
 800bb30:	431bde83 	.word	0x431bde83

0800bb34 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800bb34:	b480      	push	{r7}
 800bb36:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800bb38:	4b05      	ldr	r3, [pc, #20]	@ (800bb50 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800bb3a:	689b      	ldr	r3, [r3, #8]
 800bb3c:	4a04      	ldr	r2, [pc, #16]	@ (800bb50 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800bb3e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800bb42:	6093      	str	r3, [r2, #8]
}
 800bb44:	bf00      	nop
 800bb46:	46bd      	mov	sp, r7
 800bb48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb4c:	4770      	bx	lr
 800bb4e:	bf00      	nop
 800bb50:	40007000 	.word	0x40007000

0800bb54 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800bb54:	b580      	push	{r7, lr}
 800bb56:	b088      	sub	sp, #32
 800bb58:	af00      	add	r7, sp, #0
 800bb5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d101      	bne.n	800bb66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800bb62:	2301      	movs	r3, #1
 800bb64:	e2fe      	b.n	800c164 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	f003 0301 	and.w	r3, r3, #1
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d075      	beq.n	800bc5e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bb72:	4b97      	ldr	r3, [pc, #604]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bb74:	689b      	ldr	r3, [r3, #8]
 800bb76:	f003 030c 	and.w	r3, r3, #12
 800bb7a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bb7c:	4b94      	ldr	r3, [pc, #592]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bb7e:	68db      	ldr	r3, [r3, #12]
 800bb80:	f003 0303 	and.w	r3, r3, #3
 800bb84:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800bb86:	69bb      	ldr	r3, [r7, #24]
 800bb88:	2b0c      	cmp	r3, #12
 800bb8a:	d102      	bne.n	800bb92 <HAL_RCC_OscConfig+0x3e>
 800bb8c:	697b      	ldr	r3, [r7, #20]
 800bb8e:	2b03      	cmp	r3, #3
 800bb90:	d002      	beq.n	800bb98 <HAL_RCC_OscConfig+0x44>
 800bb92:	69bb      	ldr	r3, [r7, #24]
 800bb94:	2b08      	cmp	r3, #8
 800bb96:	d10b      	bne.n	800bbb0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bb98:	4b8d      	ldr	r3, [pc, #564]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d05b      	beq.n	800bc5c <HAL_RCC_OscConfig+0x108>
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	685b      	ldr	r3, [r3, #4]
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d157      	bne.n	800bc5c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800bbac:	2301      	movs	r3, #1
 800bbae:	e2d9      	b.n	800c164 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	685b      	ldr	r3, [r3, #4]
 800bbb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bbb8:	d106      	bne.n	800bbc8 <HAL_RCC_OscConfig+0x74>
 800bbba:	4b85      	ldr	r3, [pc, #532]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	4a84      	ldr	r2, [pc, #528]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bbc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bbc4:	6013      	str	r3, [r2, #0]
 800bbc6:	e01d      	b.n	800bc04 <HAL_RCC_OscConfig+0xb0>
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	685b      	ldr	r3, [r3, #4]
 800bbcc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800bbd0:	d10c      	bne.n	800bbec <HAL_RCC_OscConfig+0x98>
 800bbd2:	4b7f      	ldr	r3, [pc, #508]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	4a7e      	ldr	r2, [pc, #504]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bbd8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800bbdc:	6013      	str	r3, [r2, #0]
 800bbde:	4b7c      	ldr	r3, [pc, #496]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	4a7b      	ldr	r2, [pc, #492]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bbe4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bbe8:	6013      	str	r3, [r2, #0]
 800bbea:	e00b      	b.n	800bc04 <HAL_RCC_OscConfig+0xb0>
 800bbec:	4b78      	ldr	r3, [pc, #480]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	4a77      	ldr	r2, [pc, #476]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bbf2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bbf6:	6013      	str	r3, [r2, #0]
 800bbf8:	4b75      	ldr	r3, [pc, #468]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	4a74      	ldr	r2, [pc, #464]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bbfe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800bc02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	685b      	ldr	r3, [r3, #4]
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d013      	beq.n	800bc34 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bc0c:	f7fd fe2a 	bl	8009864 <HAL_GetTick>
 800bc10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bc12:	e008      	b.n	800bc26 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bc14:	f7fd fe26 	bl	8009864 <HAL_GetTick>
 800bc18:	4602      	mov	r2, r0
 800bc1a:	693b      	ldr	r3, [r7, #16]
 800bc1c:	1ad3      	subs	r3, r2, r3
 800bc1e:	2b64      	cmp	r3, #100	@ 0x64
 800bc20:	d901      	bls.n	800bc26 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800bc22:	2303      	movs	r3, #3
 800bc24:	e29e      	b.n	800c164 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bc26:	4b6a      	ldr	r3, [pc, #424]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d0f0      	beq.n	800bc14 <HAL_RCC_OscConfig+0xc0>
 800bc32:	e014      	b.n	800bc5e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bc34:	f7fd fe16 	bl	8009864 <HAL_GetTick>
 800bc38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800bc3a:	e008      	b.n	800bc4e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bc3c:	f7fd fe12 	bl	8009864 <HAL_GetTick>
 800bc40:	4602      	mov	r2, r0
 800bc42:	693b      	ldr	r3, [r7, #16]
 800bc44:	1ad3      	subs	r3, r2, r3
 800bc46:	2b64      	cmp	r3, #100	@ 0x64
 800bc48:	d901      	bls.n	800bc4e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800bc4a:	2303      	movs	r3, #3
 800bc4c:	e28a      	b.n	800c164 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800bc4e:	4b60      	ldr	r3, [pc, #384]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d1f0      	bne.n	800bc3c <HAL_RCC_OscConfig+0xe8>
 800bc5a:	e000      	b.n	800bc5e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bc5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	f003 0302 	and.w	r3, r3, #2
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d075      	beq.n	800bd56 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bc6a:	4b59      	ldr	r3, [pc, #356]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bc6c:	689b      	ldr	r3, [r3, #8]
 800bc6e:	f003 030c 	and.w	r3, r3, #12
 800bc72:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bc74:	4b56      	ldr	r3, [pc, #344]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bc76:	68db      	ldr	r3, [r3, #12]
 800bc78:	f003 0303 	and.w	r3, r3, #3
 800bc7c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800bc7e:	69bb      	ldr	r3, [r7, #24]
 800bc80:	2b0c      	cmp	r3, #12
 800bc82:	d102      	bne.n	800bc8a <HAL_RCC_OscConfig+0x136>
 800bc84:	697b      	ldr	r3, [r7, #20]
 800bc86:	2b02      	cmp	r3, #2
 800bc88:	d002      	beq.n	800bc90 <HAL_RCC_OscConfig+0x13c>
 800bc8a:	69bb      	ldr	r3, [r7, #24]
 800bc8c:	2b04      	cmp	r3, #4
 800bc8e:	d11f      	bne.n	800bcd0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bc90:	4b4f      	ldr	r3, [pc, #316]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d005      	beq.n	800bca8 <HAL_RCC_OscConfig+0x154>
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	68db      	ldr	r3, [r3, #12]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d101      	bne.n	800bca8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800bca4:	2301      	movs	r3, #1
 800bca6:	e25d      	b.n	800c164 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bca8:	4b49      	ldr	r3, [pc, #292]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bcaa:	685b      	ldr	r3, [r3, #4]
 800bcac:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	691b      	ldr	r3, [r3, #16]
 800bcb4:	061b      	lsls	r3, r3, #24
 800bcb6:	4946      	ldr	r1, [pc, #280]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bcb8:	4313      	orrs	r3, r2
 800bcba:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800bcbc:	4b45      	ldr	r3, [pc, #276]	@ (800bdd4 <HAL_RCC_OscConfig+0x280>)
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	f7fc ffbd 	bl	8008c40 <HAL_InitTick>
 800bcc6:	4603      	mov	r3, r0
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d043      	beq.n	800bd54 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800bccc:	2301      	movs	r3, #1
 800bcce:	e249      	b.n	800c164 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	68db      	ldr	r3, [r3, #12]
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d023      	beq.n	800bd20 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800bcd8:	4b3d      	ldr	r3, [pc, #244]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	4a3c      	ldr	r2, [pc, #240]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bcde:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bce2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bce4:	f7fd fdbe 	bl	8009864 <HAL_GetTick>
 800bce8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bcea:	e008      	b.n	800bcfe <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bcec:	f7fd fdba 	bl	8009864 <HAL_GetTick>
 800bcf0:	4602      	mov	r2, r0
 800bcf2:	693b      	ldr	r3, [r7, #16]
 800bcf4:	1ad3      	subs	r3, r2, r3
 800bcf6:	2b02      	cmp	r3, #2
 800bcf8:	d901      	bls.n	800bcfe <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800bcfa:	2303      	movs	r3, #3
 800bcfc:	e232      	b.n	800c164 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bcfe:	4b34      	ldr	r3, [pc, #208]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d0f0      	beq.n	800bcec <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bd0a:	4b31      	ldr	r3, [pc, #196]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bd0c:	685b      	ldr	r3, [r3, #4]
 800bd0e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	691b      	ldr	r3, [r3, #16]
 800bd16:	061b      	lsls	r3, r3, #24
 800bd18:	492d      	ldr	r1, [pc, #180]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bd1a:	4313      	orrs	r3, r2
 800bd1c:	604b      	str	r3, [r1, #4]
 800bd1e:	e01a      	b.n	800bd56 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800bd20:	4b2b      	ldr	r3, [pc, #172]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	4a2a      	ldr	r2, [pc, #168]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bd26:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bd2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd2c:	f7fd fd9a 	bl	8009864 <HAL_GetTick>
 800bd30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800bd32:	e008      	b.n	800bd46 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bd34:	f7fd fd96 	bl	8009864 <HAL_GetTick>
 800bd38:	4602      	mov	r2, r0
 800bd3a:	693b      	ldr	r3, [r7, #16]
 800bd3c:	1ad3      	subs	r3, r2, r3
 800bd3e:	2b02      	cmp	r3, #2
 800bd40:	d901      	bls.n	800bd46 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800bd42:	2303      	movs	r3, #3
 800bd44:	e20e      	b.n	800c164 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800bd46:	4b22      	ldr	r3, [pc, #136]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d1f0      	bne.n	800bd34 <HAL_RCC_OscConfig+0x1e0>
 800bd52:	e000      	b.n	800bd56 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bd54:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	f003 0308 	and.w	r3, r3, #8
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d041      	beq.n	800bde6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	695b      	ldr	r3, [r3, #20]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d01c      	beq.n	800bda4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800bd6a:	4b19      	ldr	r3, [pc, #100]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bd6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bd70:	4a17      	ldr	r2, [pc, #92]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bd72:	f043 0301 	orr.w	r3, r3, #1
 800bd76:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bd7a:	f7fd fd73 	bl	8009864 <HAL_GetTick>
 800bd7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800bd80:	e008      	b.n	800bd94 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bd82:	f7fd fd6f 	bl	8009864 <HAL_GetTick>
 800bd86:	4602      	mov	r2, r0
 800bd88:	693b      	ldr	r3, [r7, #16]
 800bd8a:	1ad3      	subs	r3, r2, r3
 800bd8c:	2b02      	cmp	r3, #2
 800bd8e:	d901      	bls.n	800bd94 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800bd90:	2303      	movs	r3, #3
 800bd92:	e1e7      	b.n	800c164 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800bd94:	4b0e      	ldr	r3, [pc, #56]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bd96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bd9a:	f003 0302 	and.w	r3, r3, #2
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d0ef      	beq.n	800bd82 <HAL_RCC_OscConfig+0x22e>
 800bda2:	e020      	b.n	800bde6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800bda4:	4b0a      	ldr	r3, [pc, #40]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bda6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bdaa:	4a09      	ldr	r2, [pc, #36]	@ (800bdd0 <HAL_RCC_OscConfig+0x27c>)
 800bdac:	f023 0301 	bic.w	r3, r3, #1
 800bdb0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bdb4:	f7fd fd56 	bl	8009864 <HAL_GetTick>
 800bdb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800bdba:	e00d      	b.n	800bdd8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bdbc:	f7fd fd52 	bl	8009864 <HAL_GetTick>
 800bdc0:	4602      	mov	r2, r0
 800bdc2:	693b      	ldr	r3, [r7, #16]
 800bdc4:	1ad3      	subs	r3, r2, r3
 800bdc6:	2b02      	cmp	r3, #2
 800bdc8:	d906      	bls.n	800bdd8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800bdca:	2303      	movs	r3, #3
 800bdcc:	e1ca      	b.n	800c164 <HAL_RCC_OscConfig+0x610>
 800bdce:	bf00      	nop
 800bdd0:	40021000 	.word	0x40021000
 800bdd4:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800bdd8:	4b8c      	ldr	r3, [pc, #560]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800bdda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bdde:	f003 0302 	and.w	r3, r3, #2
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d1ea      	bne.n	800bdbc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	f003 0304 	and.w	r3, r3, #4
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	f000 80a6 	beq.w	800bf40 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800bdf4:	2300      	movs	r3, #0
 800bdf6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800bdf8:	4b84      	ldr	r3, [pc, #528]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800bdfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bdfc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800be00:	2b00      	cmp	r3, #0
 800be02:	d101      	bne.n	800be08 <HAL_RCC_OscConfig+0x2b4>
 800be04:	2301      	movs	r3, #1
 800be06:	e000      	b.n	800be0a <HAL_RCC_OscConfig+0x2b6>
 800be08:	2300      	movs	r3, #0
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d00d      	beq.n	800be2a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800be0e:	4b7f      	ldr	r3, [pc, #508]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800be10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be12:	4a7e      	ldr	r2, [pc, #504]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800be14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800be18:	6593      	str	r3, [r2, #88]	@ 0x58
 800be1a:	4b7c      	ldr	r3, [pc, #496]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800be1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800be22:	60fb      	str	r3, [r7, #12]
 800be24:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800be26:	2301      	movs	r3, #1
 800be28:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800be2a:	4b79      	ldr	r3, [pc, #484]	@ (800c010 <HAL_RCC_OscConfig+0x4bc>)
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800be32:	2b00      	cmp	r3, #0
 800be34:	d118      	bne.n	800be68 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800be36:	4b76      	ldr	r3, [pc, #472]	@ (800c010 <HAL_RCC_OscConfig+0x4bc>)
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	4a75      	ldr	r2, [pc, #468]	@ (800c010 <HAL_RCC_OscConfig+0x4bc>)
 800be3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800be40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800be42:	f7fd fd0f 	bl	8009864 <HAL_GetTick>
 800be46:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800be48:	e008      	b.n	800be5c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800be4a:	f7fd fd0b 	bl	8009864 <HAL_GetTick>
 800be4e:	4602      	mov	r2, r0
 800be50:	693b      	ldr	r3, [r7, #16]
 800be52:	1ad3      	subs	r3, r2, r3
 800be54:	2b02      	cmp	r3, #2
 800be56:	d901      	bls.n	800be5c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800be58:	2303      	movs	r3, #3
 800be5a:	e183      	b.n	800c164 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800be5c:	4b6c      	ldr	r3, [pc, #432]	@ (800c010 <HAL_RCC_OscConfig+0x4bc>)
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800be64:	2b00      	cmp	r3, #0
 800be66:	d0f0      	beq.n	800be4a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	689b      	ldr	r3, [r3, #8]
 800be6c:	2b01      	cmp	r3, #1
 800be6e:	d108      	bne.n	800be82 <HAL_RCC_OscConfig+0x32e>
 800be70:	4b66      	ldr	r3, [pc, #408]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800be72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be76:	4a65      	ldr	r2, [pc, #404]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800be78:	f043 0301 	orr.w	r3, r3, #1
 800be7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800be80:	e024      	b.n	800becc <HAL_RCC_OscConfig+0x378>
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	689b      	ldr	r3, [r3, #8]
 800be86:	2b05      	cmp	r3, #5
 800be88:	d110      	bne.n	800beac <HAL_RCC_OscConfig+0x358>
 800be8a:	4b60      	ldr	r3, [pc, #384]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800be8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be90:	4a5e      	ldr	r2, [pc, #376]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800be92:	f043 0304 	orr.w	r3, r3, #4
 800be96:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800be9a:	4b5c      	ldr	r3, [pc, #368]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800be9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bea0:	4a5a      	ldr	r2, [pc, #360]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800bea2:	f043 0301 	orr.w	r3, r3, #1
 800bea6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800beaa:	e00f      	b.n	800becc <HAL_RCC_OscConfig+0x378>
 800beac:	4b57      	ldr	r3, [pc, #348]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800beae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800beb2:	4a56      	ldr	r2, [pc, #344]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800beb4:	f023 0301 	bic.w	r3, r3, #1
 800beb8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800bebc:	4b53      	ldr	r3, [pc, #332]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800bebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bec2:	4a52      	ldr	r2, [pc, #328]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800bec4:	f023 0304 	bic.w	r3, r3, #4
 800bec8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	689b      	ldr	r3, [r3, #8]
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d016      	beq.n	800bf02 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bed4:	f7fd fcc6 	bl	8009864 <HAL_GetTick>
 800bed8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800beda:	e00a      	b.n	800bef2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bedc:	f7fd fcc2 	bl	8009864 <HAL_GetTick>
 800bee0:	4602      	mov	r2, r0
 800bee2:	693b      	ldr	r3, [r7, #16]
 800bee4:	1ad3      	subs	r3, r2, r3
 800bee6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800beea:	4293      	cmp	r3, r2
 800beec:	d901      	bls.n	800bef2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800beee:	2303      	movs	r3, #3
 800bef0:	e138      	b.n	800c164 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bef2:	4b46      	ldr	r3, [pc, #280]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800bef4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bef8:	f003 0302 	and.w	r3, r3, #2
 800befc:	2b00      	cmp	r3, #0
 800befe:	d0ed      	beq.n	800bedc <HAL_RCC_OscConfig+0x388>
 800bf00:	e015      	b.n	800bf2e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bf02:	f7fd fcaf 	bl	8009864 <HAL_GetTick>
 800bf06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800bf08:	e00a      	b.n	800bf20 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bf0a:	f7fd fcab 	bl	8009864 <HAL_GetTick>
 800bf0e:	4602      	mov	r2, r0
 800bf10:	693b      	ldr	r3, [r7, #16]
 800bf12:	1ad3      	subs	r3, r2, r3
 800bf14:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bf18:	4293      	cmp	r3, r2
 800bf1a:	d901      	bls.n	800bf20 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800bf1c:	2303      	movs	r3, #3
 800bf1e:	e121      	b.n	800c164 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800bf20:	4b3a      	ldr	r3, [pc, #232]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800bf22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf26:	f003 0302 	and.w	r3, r3, #2
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d1ed      	bne.n	800bf0a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800bf2e:	7ffb      	ldrb	r3, [r7, #31]
 800bf30:	2b01      	cmp	r3, #1
 800bf32:	d105      	bne.n	800bf40 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bf34:	4b35      	ldr	r3, [pc, #212]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800bf36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bf38:	4a34      	ldr	r2, [pc, #208]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800bf3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bf3e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	f003 0320 	and.w	r3, r3, #32
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d03c      	beq.n	800bfc6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	699b      	ldr	r3, [r3, #24]
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d01c      	beq.n	800bf8e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800bf54:	4b2d      	ldr	r3, [pc, #180]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800bf56:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bf5a:	4a2c      	ldr	r2, [pc, #176]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800bf5c:	f043 0301 	orr.w	r3, r3, #1
 800bf60:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bf64:	f7fd fc7e 	bl	8009864 <HAL_GetTick>
 800bf68:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800bf6a:	e008      	b.n	800bf7e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bf6c:	f7fd fc7a 	bl	8009864 <HAL_GetTick>
 800bf70:	4602      	mov	r2, r0
 800bf72:	693b      	ldr	r3, [r7, #16]
 800bf74:	1ad3      	subs	r3, r2, r3
 800bf76:	2b02      	cmp	r3, #2
 800bf78:	d901      	bls.n	800bf7e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800bf7a:	2303      	movs	r3, #3
 800bf7c:	e0f2      	b.n	800c164 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800bf7e:	4b23      	ldr	r3, [pc, #140]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800bf80:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bf84:	f003 0302 	and.w	r3, r3, #2
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d0ef      	beq.n	800bf6c <HAL_RCC_OscConfig+0x418>
 800bf8c:	e01b      	b.n	800bfc6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800bf8e:	4b1f      	ldr	r3, [pc, #124]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800bf90:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bf94:	4a1d      	ldr	r2, [pc, #116]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800bf96:	f023 0301 	bic.w	r3, r3, #1
 800bf9a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bf9e:	f7fd fc61 	bl	8009864 <HAL_GetTick>
 800bfa2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800bfa4:	e008      	b.n	800bfb8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bfa6:	f7fd fc5d 	bl	8009864 <HAL_GetTick>
 800bfaa:	4602      	mov	r2, r0
 800bfac:	693b      	ldr	r3, [r7, #16]
 800bfae:	1ad3      	subs	r3, r2, r3
 800bfb0:	2b02      	cmp	r3, #2
 800bfb2:	d901      	bls.n	800bfb8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800bfb4:	2303      	movs	r3, #3
 800bfb6:	e0d5      	b.n	800c164 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800bfb8:	4b14      	ldr	r3, [pc, #80]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800bfba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bfbe:	f003 0302 	and.w	r3, r3, #2
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d1ef      	bne.n	800bfa6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	69db      	ldr	r3, [r3, #28]
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	f000 80c9 	beq.w	800c162 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800bfd0:	4b0e      	ldr	r3, [pc, #56]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800bfd2:	689b      	ldr	r3, [r3, #8]
 800bfd4:	f003 030c 	and.w	r3, r3, #12
 800bfd8:	2b0c      	cmp	r3, #12
 800bfda:	f000 8083 	beq.w	800c0e4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	69db      	ldr	r3, [r3, #28]
 800bfe2:	2b02      	cmp	r3, #2
 800bfe4:	d15e      	bne.n	800c0a4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bfe6:	4b09      	ldr	r3, [pc, #36]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	4a08      	ldr	r2, [pc, #32]	@ (800c00c <HAL_RCC_OscConfig+0x4b8>)
 800bfec:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bff0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bff2:	f7fd fc37 	bl	8009864 <HAL_GetTick>
 800bff6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bff8:	e00c      	b.n	800c014 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bffa:	f7fd fc33 	bl	8009864 <HAL_GetTick>
 800bffe:	4602      	mov	r2, r0
 800c000:	693b      	ldr	r3, [r7, #16]
 800c002:	1ad3      	subs	r3, r2, r3
 800c004:	2b02      	cmp	r3, #2
 800c006:	d905      	bls.n	800c014 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800c008:	2303      	movs	r3, #3
 800c00a:	e0ab      	b.n	800c164 <HAL_RCC_OscConfig+0x610>
 800c00c:	40021000 	.word	0x40021000
 800c010:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c014:	4b55      	ldr	r3, [pc, #340]	@ (800c16c <HAL_RCC_OscConfig+0x618>)
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d1ec      	bne.n	800bffa <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800c020:	4b52      	ldr	r3, [pc, #328]	@ (800c16c <HAL_RCC_OscConfig+0x618>)
 800c022:	68da      	ldr	r2, [r3, #12]
 800c024:	4b52      	ldr	r3, [pc, #328]	@ (800c170 <HAL_RCC_OscConfig+0x61c>)
 800c026:	4013      	ands	r3, r2
 800c028:	687a      	ldr	r2, [r7, #4]
 800c02a:	6a11      	ldr	r1, [r2, #32]
 800c02c:	687a      	ldr	r2, [r7, #4]
 800c02e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800c030:	3a01      	subs	r2, #1
 800c032:	0112      	lsls	r2, r2, #4
 800c034:	4311      	orrs	r1, r2
 800c036:	687a      	ldr	r2, [r7, #4]
 800c038:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800c03a:	0212      	lsls	r2, r2, #8
 800c03c:	4311      	orrs	r1, r2
 800c03e:	687a      	ldr	r2, [r7, #4]
 800c040:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800c042:	0852      	lsrs	r2, r2, #1
 800c044:	3a01      	subs	r2, #1
 800c046:	0552      	lsls	r2, r2, #21
 800c048:	4311      	orrs	r1, r2
 800c04a:	687a      	ldr	r2, [r7, #4]
 800c04c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800c04e:	0852      	lsrs	r2, r2, #1
 800c050:	3a01      	subs	r2, #1
 800c052:	0652      	lsls	r2, r2, #25
 800c054:	4311      	orrs	r1, r2
 800c056:	687a      	ldr	r2, [r7, #4]
 800c058:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800c05a:	06d2      	lsls	r2, r2, #27
 800c05c:	430a      	orrs	r2, r1
 800c05e:	4943      	ldr	r1, [pc, #268]	@ (800c16c <HAL_RCC_OscConfig+0x618>)
 800c060:	4313      	orrs	r3, r2
 800c062:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800c064:	4b41      	ldr	r3, [pc, #260]	@ (800c16c <HAL_RCC_OscConfig+0x618>)
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	4a40      	ldr	r2, [pc, #256]	@ (800c16c <HAL_RCC_OscConfig+0x618>)
 800c06a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c06e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800c070:	4b3e      	ldr	r3, [pc, #248]	@ (800c16c <HAL_RCC_OscConfig+0x618>)
 800c072:	68db      	ldr	r3, [r3, #12]
 800c074:	4a3d      	ldr	r2, [pc, #244]	@ (800c16c <HAL_RCC_OscConfig+0x618>)
 800c076:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c07a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c07c:	f7fd fbf2 	bl	8009864 <HAL_GetTick>
 800c080:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c082:	e008      	b.n	800c096 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c084:	f7fd fbee 	bl	8009864 <HAL_GetTick>
 800c088:	4602      	mov	r2, r0
 800c08a:	693b      	ldr	r3, [r7, #16]
 800c08c:	1ad3      	subs	r3, r2, r3
 800c08e:	2b02      	cmp	r3, #2
 800c090:	d901      	bls.n	800c096 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800c092:	2303      	movs	r3, #3
 800c094:	e066      	b.n	800c164 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c096:	4b35      	ldr	r3, [pc, #212]	@ (800c16c <HAL_RCC_OscConfig+0x618>)
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d0f0      	beq.n	800c084 <HAL_RCC_OscConfig+0x530>
 800c0a2:	e05e      	b.n	800c162 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c0a4:	4b31      	ldr	r3, [pc, #196]	@ (800c16c <HAL_RCC_OscConfig+0x618>)
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	4a30      	ldr	r2, [pc, #192]	@ (800c16c <HAL_RCC_OscConfig+0x618>)
 800c0aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c0ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c0b0:	f7fd fbd8 	bl	8009864 <HAL_GetTick>
 800c0b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c0b6:	e008      	b.n	800c0ca <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c0b8:	f7fd fbd4 	bl	8009864 <HAL_GetTick>
 800c0bc:	4602      	mov	r2, r0
 800c0be:	693b      	ldr	r3, [r7, #16]
 800c0c0:	1ad3      	subs	r3, r2, r3
 800c0c2:	2b02      	cmp	r3, #2
 800c0c4:	d901      	bls.n	800c0ca <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800c0c6:	2303      	movs	r3, #3
 800c0c8:	e04c      	b.n	800c164 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c0ca:	4b28      	ldr	r3, [pc, #160]	@ (800c16c <HAL_RCC_OscConfig+0x618>)
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d1f0      	bne.n	800c0b8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800c0d6:	4b25      	ldr	r3, [pc, #148]	@ (800c16c <HAL_RCC_OscConfig+0x618>)
 800c0d8:	68da      	ldr	r2, [r3, #12]
 800c0da:	4924      	ldr	r1, [pc, #144]	@ (800c16c <HAL_RCC_OscConfig+0x618>)
 800c0dc:	4b25      	ldr	r3, [pc, #148]	@ (800c174 <HAL_RCC_OscConfig+0x620>)
 800c0de:	4013      	ands	r3, r2
 800c0e0:	60cb      	str	r3, [r1, #12]
 800c0e2:	e03e      	b.n	800c162 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	69db      	ldr	r3, [r3, #28]
 800c0e8:	2b01      	cmp	r3, #1
 800c0ea:	d101      	bne.n	800c0f0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800c0ec:	2301      	movs	r3, #1
 800c0ee:	e039      	b.n	800c164 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800c0f0:	4b1e      	ldr	r3, [pc, #120]	@ (800c16c <HAL_RCC_OscConfig+0x618>)
 800c0f2:	68db      	ldr	r3, [r3, #12]
 800c0f4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c0f6:	697b      	ldr	r3, [r7, #20]
 800c0f8:	f003 0203 	and.w	r2, r3, #3
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	6a1b      	ldr	r3, [r3, #32]
 800c100:	429a      	cmp	r2, r3
 800c102:	d12c      	bne.n	800c15e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800c104:	697b      	ldr	r3, [r7, #20]
 800c106:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c10e:	3b01      	subs	r3, #1
 800c110:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c112:	429a      	cmp	r2, r3
 800c114:	d123      	bne.n	800c15e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800c116:	697b      	ldr	r3, [r7, #20]
 800c118:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c120:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800c122:	429a      	cmp	r2, r3
 800c124:	d11b      	bne.n	800c15e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800c126:	697b      	ldr	r3, [r7, #20]
 800c128:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c130:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800c132:	429a      	cmp	r2, r3
 800c134:	d113      	bne.n	800c15e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c136:	697b      	ldr	r3, [r7, #20]
 800c138:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c140:	085b      	lsrs	r3, r3, #1
 800c142:	3b01      	subs	r3, #1
 800c144:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800c146:	429a      	cmp	r2, r3
 800c148:	d109      	bne.n	800c15e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800c14a:	697b      	ldr	r3, [r7, #20]
 800c14c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c154:	085b      	lsrs	r3, r3, #1
 800c156:	3b01      	subs	r3, #1
 800c158:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c15a:	429a      	cmp	r2, r3
 800c15c:	d001      	beq.n	800c162 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800c15e:	2301      	movs	r3, #1
 800c160:	e000      	b.n	800c164 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800c162:	2300      	movs	r3, #0
}
 800c164:	4618      	mov	r0, r3
 800c166:	3720      	adds	r7, #32
 800c168:	46bd      	mov	sp, r7
 800c16a:	bd80      	pop	{r7, pc}
 800c16c:	40021000 	.word	0x40021000
 800c170:	019f800c 	.word	0x019f800c
 800c174:	feeefffc 	.word	0xfeeefffc

0800c178 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c178:	b580      	push	{r7, lr}
 800c17a:	b086      	sub	sp, #24
 800c17c:	af00      	add	r7, sp, #0
 800c17e:	6078      	str	r0, [r7, #4]
 800c180:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800c182:	2300      	movs	r3, #0
 800c184:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d101      	bne.n	800c190 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800c18c:	2301      	movs	r3, #1
 800c18e:	e11e      	b.n	800c3ce <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c190:	4b91      	ldr	r3, [pc, #580]	@ (800c3d8 <HAL_RCC_ClockConfig+0x260>)
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	f003 030f 	and.w	r3, r3, #15
 800c198:	683a      	ldr	r2, [r7, #0]
 800c19a:	429a      	cmp	r2, r3
 800c19c:	d910      	bls.n	800c1c0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c19e:	4b8e      	ldr	r3, [pc, #568]	@ (800c3d8 <HAL_RCC_ClockConfig+0x260>)
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	f023 020f 	bic.w	r2, r3, #15
 800c1a6:	498c      	ldr	r1, [pc, #560]	@ (800c3d8 <HAL_RCC_ClockConfig+0x260>)
 800c1a8:	683b      	ldr	r3, [r7, #0]
 800c1aa:	4313      	orrs	r3, r2
 800c1ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c1ae:	4b8a      	ldr	r3, [pc, #552]	@ (800c3d8 <HAL_RCC_ClockConfig+0x260>)
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	f003 030f 	and.w	r3, r3, #15
 800c1b6:	683a      	ldr	r2, [r7, #0]
 800c1b8:	429a      	cmp	r2, r3
 800c1ba:	d001      	beq.n	800c1c0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800c1bc:	2301      	movs	r3, #1
 800c1be:	e106      	b.n	800c3ce <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	f003 0301 	and.w	r3, r3, #1
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d073      	beq.n	800c2b4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	685b      	ldr	r3, [r3, #4]
 800c1d0:	2b03      	cmp	r3, #3
 800c1d2:	d129      	bne.n	800c228 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c1d4:	4b81      	ldr	r3, [pc, #516]	@ (800c3dc <HAL_RCC_ClockConfig+0x264>)
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d101      	bne.n	800c1e4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800c1e0:	2301      	movs	r3, #1
 800c1e2:	e0f4      	b.n	800c3ce <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800c1e4:	f000 f9d0 	bl	800c588 <RCC_GetSysClockFreqFromPLLSource>
 800c1e8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800c1ea:	693b      	ldr	r3, [r7, #16]
 800c1ec:	4a7c      	ldr	r2, [pc, #496]	@ (800c3e0 <HAL_RCC_ClockConfig+0x268>)
 800c1ee:	4293      	cmp	r3, r2
 800c1f0:	d93f      	bls.n	800c272 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800c1f2:	4b7a      	ldr	r3, [pc, #488]	@ (800c3dc <HAL_RCC_ClockConfig+0x264>)
 800c1f4:	689b      	ldr	r3, [r3, #8]
 800c1f6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d009      	beq.n	800c212 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800c206:	2b00      	cmp	r3, #0
 800c208:	d033      	beq.n	800c272 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d12f      	bne.n	800c272 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800c212:	4b72      	ldr	r3, [pc, #456]	@ (800c3dc <HAL_RCC_ClockConfig+0x264>)
 800c214:	689b      	ldr	r3, [r3, #8]
 800c216:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c21a:	4a70      	ldr	r2, [pc, #448]	@ (800c3dc <HAL_RCC_ClockConfig+0x264>)
 800c21c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c220:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800c222:	2380      	movs	r3, #128	@ 0x80
 800c224:	617b      	str	r3, [r7, #20]
 800c226:	e024      	b.n	800c272 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	685b      	ldr	r3, [r3, #4]
 800c22c:	2b02      	cmp	r3, #2
 800c22e:	d107      	bne.n	800c240 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c230:	4b6a      	ldr	r3, [pc, #424]	@ (800c3dc <HAL_RCC_ClockConfig+0x264>)
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d109      	bne.n	800c250 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800c23c:	2301      	movs	r3, #1
 800c23e:	e0c6      	b.n	800c3ce <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c240:	4b66      	ldr	r3, [pc, #408]	@ (800c3dc <HAL_RCC_ClockConfig+0x264>)
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d101      	bne.n	800c250 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800c24c:	2301      	movs	r3, #1
 800c24e:	e0be      	b.n	800c3ce <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800c250:	f000 f8ce 	bl	800c3f0 <HAL_RCC_GetSysClockFreq>
 800c254:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800c256:	693b      	ldr	r3, [r7, #16]
 800c258:	4a61      	ldr	r2, [pc, #388]	@ (800c3e0 <HAL_RCC_ClockConfig+0x268>)
 800c25a:	4293      	cmp	r3, r2
 800c25c:	d909      	bls.n	800c272 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800c25e:	4b5f      	ldr	r3, [pc, #380]	@ (800c3dc <HAL_RCC_ClockConfig+0x264>)
 800c260:	689b      	ldr	r3, [r3, #8]
 800c262:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c266:	4a5d      	ldr	r2, [pc, #372]	@ (800c3dc <HAL_RCC_ClockConfig+0x264>)
 800c268:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c26c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800c26e:	2380      	movs	r3, #128	@ 0x80
 800c270:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800c272:	4b5a      	ldr	r3, [pc, #360]	@ (800c3dc <HAL_RCC_ClockConfig+0x264>)
 800c274:	689b      	ldr	r3, [r3, #8]
 800c276:	f023 0203 	bic.w	r2, r3, #3
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	685b      	ldr	r3, [r3, #4]
 800c27e:	4957      	ldr	r1, [pc, #348]	@ (800c3dc <HAL_RCC_ClockConfig+0x264>)
 800c280:	4313      	orrs	r3, r2
 800c282:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c284:	f7fd faee 	bl	8009864 <HAL_GetTick>
 800c288:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c28a:	e00a      	b.n	800c2a2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c28c:	f7fd faea 	bl	8009864 <HAL_GetTick>
 800c290:	4602      	mov	r2, r0
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	1ad3      	subs	r3, r2, r3
 800c296:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c29a:	4293      	cmp	r3, r2
 800c29c:	d901      	bls.n	800c2a2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800c29e:	2303      	movs	r3, #3
 800c2a0:	e095      	b.n	800c3ce <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c2a2:	4b4e      	ldr	r3, [pc, #312]	@ (800c3dc <HAL_RCC_ClockConfig+0x264>)
 800c2a4:	689b      	ldr	r3, [r3, #8]
 800c2a6:	f003 020c 	and.w	r2, r3, #12
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	685b      	ldr	r3, [r3, #4]
 800c2ae:	009b      	lsls	r3, r3, #2
 800c2b0:	429a      	cmp	r2, r3
 800c2b2:	d1eb      	bne.n	800c28c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	f003 0302 	and.w	r3, r3, #2
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d023      	beq.n	800c308 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	f003 0304 	and.w	r3, r3, #4
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d005      	beq.n	800c2d8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800c2cc:	4b43      	ldr	r3, [pc, #268]	@ (800c3dc <HAL_RCC_ClockConfig+0x264>)
 800c2ce:	689b      	ldr	r3, [r3, #8]
 800c2d0:	4a42      	ldr	r2, [pc, #264]	@ (800c3dc <HAL_RCC_ClockConfig+0x264>)
 800c2d2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800c2d6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	f003 0308 	and.w	r3, r3, #8
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d007      	beq.n	800c2f4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800c2e4:	4b3d      	ldr	r3, [pc, #244]	@ (800c3dc <HAL_RCC_ClockConfig+0x264>)
 800c2e6:	689b      	ldr	r3, [r3, #8]
 800c2e8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800c2ec:	4a3b      	ldr	r2, [pc, #236]	@ (800c3dc <HAL_RCC_ClockConfig+0x264>)
 800c2ee:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800c2f2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c2f4:	4b39      	ldr	r3, [pc, #228]	@ (800c3dc <HAL_RCC_ClockConfig+0x264>)
 800c2f6:	689b      	ldr	r3, [r3, #8]
 800c2f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	689b      	ldr	r3, [r3, #8]
 800c300:	4936      	ldr	r1, [pc, #216]	@ (800c3dc <HAL_RCC_ClockConfig+0x264>)
 800c302:	4313      	orrs	r3, r2
 800c304:	608b      	str	r3, [r1, #8]
 800c306:	e008      	b.n	800c31a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800c308:	697b      	ldr	r3, [r7, #20]
 800c30a:	2b80      	cmp	r3, #128	@ 0x80
 800c30c:	d105      	bne.n	800c31a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800c30e:	4b33      	ldr	r3, [pc, #204]	@ (800c3dc <HAL_RCC_ClockConfig+0x264>)
 800c310:	689b      	ldr	r3, [r3, #8]
 800c312:	4a32      	ldr	r2, [pc, #200]	@ (800c3dc <HAL_RCC_ClockConfig+0x264>)
 800c314:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c318:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c31a:	4b2f      	ldr	r3, [pc, #188]	@ (800c3d8 <HAL_RCC_ClockConfig+0x260>)
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	f003 030f 	and.w	r3, r3, #15
 800c322:	683a      	ldr	r2, [r7, #0]
 800c324:	429a      	cmp	r2, r3
 800c326:	d21d      	bcs.n	800c364 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c328:	4b2b      	ldr	r3, [pc, #172]	@ (800c3d8 <HAL_RCC_ClockConfig+0x260>)
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	f023 020f 	bic.w	r2, r3, #15
 800c330:	4929      	ldr	r1, [pc, #164]	@ (800c3d8 <HAL_RCC_ClockConfig+0x260>)
 800c332:	683b      	ldr	r3, [r7, #0]
 800c334:	4313      	orrs	r3, r2
 800c336:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800c338:	f7fd fa94 	bl	8009864 <HAL_GetTick>
 800c33c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c33e:	e00a      	b.n	800c356 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c340:	f7fd fa90 	bl	8009864 <HAL_GetTick>
 800c344:	4602      	mov	r2, r0
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	1ad3      	subs	r3, r2, r3
 800c34a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c34e:	4293      	cmp	r3, r2
 800c350:	d901      	bls.n	800c356 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800c352:	2303      	movs	r3, #3
 800c354:	e03b      	b.n	800c3ce <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c356:	4b20      	ldr	r3, [pc, #128]	@ (800c3d8 <HAL_RCC_ClockConfig+0x260>)
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	f003 030f 	and.w	r3, r3, #15
 800c35e:	683a      	ldr	r2, [r7, #0]
 800c360:	429a      	cmp	r2, r3
 800c362:	d1ed      	bne.n	800c340 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	f003 0304 	and.w	r3, r3, #4
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d008      	beq.n	800c382 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c370:	4b1a      	ldr	r3, [pc, #104]	@ (800c3dc <HAL_RCC_ClockConfig+0x264>)
 800c372:	689b      	ldr	r3, [r3, #8]
 800c374:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	68db      	ldr	r3, [r3, #12]
 800c37c:	4917      	ldr	r1, [pc, #92]	@ (800c3dc <HAL_RCC_ClockConfig+0x264>)
 800c37e:	4313      	orrs	r3, r2
 800c380:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	f003 0308 	and.w	r3, r3, #8
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d009      	beq.n	800c3a2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c38e:	4b13      	ldr	r3, [pc, #76]	@ (800c3dc <HAL_RCC_ClockConfig+0x264>)
 800c390:	689b      	ldr	r3, [r3, #8]
 800c392:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	691b      	ldr	r3, [r3, #16]
 800c39a:	00db      	lsls	r3, r3, #3
 800c39c:	490f      	ldr	r1, [pc, #60]	@ (800c3dc <HAL_RCC_ClockConfig+0x264>)
 800c39e:	4313      	orrs	r3, r2
 800c3a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800c3a2:	f000 f825 	bl	800c3f0 <HAL_RCC_GetSysClockFreq>
 800c3a6:	4602      	mov	r2, r0
 800c3a8:	4b0c      	ldr	r3, [pc, #48]	@ (800c3dc <HAL_RCC_ClockConfig+0x264>)
 800c3aa:	689b      	ldr	r3, [r3, #8]
 800c3ac:	091b      	lsrs	r3, r3, #4
 800c3ae:	f003 030f 	and.w	r3, r3, #15
 800c3b2:	490c      	ldr	r1, [pc, #48]	@ (800c3e4 <HAL_RCC_ClockConfig+0x26c>)
 800c3b4:	5ccb      	ldrb	r3, [r1, r3]
 800c3b6:	f003 031f 	and.w	r3, r3, #31
 800c3ba:	fa22 f303 	lsr.w	r3, r2, r3
 800c3be:	4a0a      	ldr	r2, [pc, #40]	@ (800c3e8 <HAL_RCC_ClockConfig+0x270>)
 800c3c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800c3c2:	4b0a      	ldr	r3, [pc, #40]	@ (800c3ec <HAL_RCC_ClockConfig+0x274>)
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	4618      	mov	r0, r3
 800c3c8:	f7fc fc3a 	bl	8008c40 <HAL_InitTick>
 800c3cc:	4603      	mov	r3, r0
}
 800c3ce:	4618      	mov	r0, r3
 800c3d0:	3718      	adds	r7, #24
 800c3d2:	46bd      	mov	sp, r7
 800c3d4:	bd80      	pop	{r7, pc}
 800c3d6:	bf00      	nop
 800c3d8:	40022000 	.word	0x40022000
 800c3dc:	40021000 	.word	0x40021000
 800c3e0:	04c4b400 	.word	0x04c4b400
 800c3e4:	080161c8 	.word	0x080161c8
 800c3e8:	20000004 	.word	0x20000004
 800c3ec:	20000008 	.word	0x20000008

0800c3f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c3f0:	b480      	push	{r7}
 800c3f2:	b087      	sub	sp, #28
 800c3f4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800c3f6:	4b2c      	ldr	r3, [pc, #176]	@ (800c4a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c3f8:	689b      	ldr	r3, [r3, #8]
 800c3fa:	f003 030c 	and.w	r3, r3, #12
 800c3fe:	2b04      	cmp	r3, #4
 800c400:	d102      	bne.n	800c408 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800c402:	4b2a      	ldr	r3, [pc, #168]	@ (800c4ac <HAL_RCC_GetSysClockFreq+0xbc>)
 800c404:	613b      	str	r3, [r7, #16]
 800c406:	e047      	b.n	800c498 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800c408:	4b27      	ldr	r3, [pc, #156]	@ (800c4a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c40a:	689b      	ldr	r3, [r3, #8]
 800c40c:	f003 030c 	and.w	r3, r3, #12
 800c410:	2b08      	cmp	r3, #8
 800c412:	d102      	bne.n	800c41a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800c414:	4b26      	ldr	r3, [pc, #152]	@ (800c4b0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800c416:	613b      	str	r3, [r7, #16]
 800c418:	e03e      	b.n	800c498 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800c41a:	4b23      	ldr	r3, [pc, #140]	@ (800c4a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c41c:	689b      	ldr	r3, [r3, #8]
 800c41e:	f003 030c 	and.w	r3, r3, #12
 800c422:	2b0c      	cmp	r3, #12
 800c424:	d136      	bne.n	800c494 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800c426:	4b20      	ldr	r3, [pc, #128]	@ (800c4a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c428:	68db      	ldr	r3, [r3, #12]
 800c42a:	f003 0303 	and.w	r3, r3, #3
 800c42e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c430:	4b1d      	ldr	r3, [pc, #116]	@ (800c4a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c432:	68db      	ldr	r3, [r3, #12]
 800c434:	091b      	lsrs	r3, r3, #4
 800c436:	f003 030f 	and.w	r3, r3, #15
 800c43a:	3301      	adds	r3, #1
 800c43c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	2b03      	cmp	r3, #3
 800c442:	d10c      	bne.n	800c45e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c444:	4a1a      	ldr	r2, [pc, #104]	@ (800c4b0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800c446:	68bb      	ldr	r3, [r7, #8]
 800c448:	fbb2 f3f3 	udiv	r3, r2, r3
 800c44c:	4a16      	ldr	r2, [pc, #88]	@ (800c4a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c44e:	68d2      	ldr	r2, [r2, #12]
 800c450:	0a12      	lsrs	r2, r2, #8
 800c452:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c456:	fb02 f303 	mul.w	r3, r2, r3
 800c45a:	617b      	str	r3, [r7, #20]
      break;
 800c45c:	e00c      	b.n	800c478 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c45e:	4a13      	ldr	r2, [pc, #76]	@ (800c4ac <HAL_RCC_GetSysClockFreq+0xbc>)
 800c460:	68bb      	ldr	r3, [r7, #8]
 800c462:	fbb2 f3f3 	udiv	r3, r2, r3
 800c466:	4a10      	ldr	r2, [pc, #64]	@ (800c4a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c468:	68d2      	ldr	r2, [r2, #12]
 800c46a:	0a12      	lsrs	r2, r2, #8
 800c46c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c470:	fb02 f303 	mul.w	r3, r2, r3
 800c474:	617b      	str	r3, [r7, #20]
      break;
 800c476:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800c478:	4b0b      	ldr	r3, [pc, #44]	@ (800c4a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c47a:	68db      	ldr	r3, [r3, #12]
 800c47c:	0e5b      	lsrs	r3, r3, #25
 800c47e:	f003 0303 	and.w	r3, r3, #3
 800c482:	3301      	adds	r3, #1
 800c484:	005b      	lsls	r3, r3, #1
 800c486:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800c488:	697a      	ldr	r2, [r7, #20]
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c490:	613b      	str	r3, [r7, #16]
 800c492:	e001      	b.n	800c498 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800c494:	2300      	movs	r3, #0
 800c496:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800c498:	693b      	ldr	r3, [r7, #16]
}
 800c49a:	4618      	mov	r0, r3
 800c49c:	371c      	adds	r7, #28
 800c49e:	46bd      	mov	sp, r7
 800c4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a4:	4770      	bx	lr
 800c4a6:	bf00      	nop
 800c4a8:	40021000 	.word	0x40021000
 800c4ac:	00f42400 	.word	0x00f42400
 800c4b0:	007a1200 	.word	0x007a1200

0800c4b4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c4b4:	b480      	push	{r7}
 800c4b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c4b8:	4b03      	ldr	r3, [pc, #12]	@ (800c4c8 <HAL_RCC_GetHCLKFreq+0x14>)
 800c4ba:	681b      	ldr	r3, [r3, #0]
}
 800c4bc:	4618      	mov	r0, r3
 800c4be:	46bd      	mov	sp, r7
 800c4c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4c4:	4770      	bx	lr
 800c4c6:	bf00      	nop
 800c4c8:	20000004 	.word	0x20000004

0800c4cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c4cc:	b580      	push	{r7, lr}
 800c4ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800c4d0:	f7ff fff0 	bl	800c4b4 <HAL_RCC_GetHCLKFreq>
 800c4d4:	4602      	mov	r2, r0
 800c4d6:	4b06      	ldr	r3, [pc, #24]	@ (800c4f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c4d8:	689b      	ldr	r3, [r3, #8]
 800c4da:	0a1b      	lsrs	r3, r3, #8
 800c4dc:	f003 0307 	and.w	r3, r3, #7
 800c4e0:	4904      	ldr	r1, [pc, #16]	@ (800c4f4 <HAL_RCC_GetPCLK1Freq+0x28>)
 800c4e2:	5ccb      	ldrb	r3, [r1, r3]
 800c4e4:	f003 031f 	and.w	r3, r3, #31
 800c4e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c4ec:	4618      	mov	r0, r3
 800c4ee:	bd80      	pop	{r7, pc}
 800c4f0:	40021000 	.word	0x40021000
 800c4f4:	080161d8 	.word	0x080161d8

0800c4f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c4f8:	b580      	push	{r7, lr}
 800c4fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800c4fc:	f7ff ffda 	bl	800c4b4 <HAL_RCC_GetHCLKFreq>
 800c500:	4602      	mov	r2, r0
 800c502:	4b06      	ldr	r3, [pc, #24]	@ (800c51c <HAL_RCC_GetPCLK2Freq+0x24>)
 800c504:	689b      	ldr	r3, [r3, #8]
 800c506:	0adb      	lsrs	r3, r3, #11
 800c508:	f003 0307 	and.w	r3, r3, #7
 800c50c:	4904      	ldr	r1, [pc, #16]	@ (800c520 <HAL_RCC_GetPCLK2Freq+0x28>)
 800c50e:	5ccb      	ldrb	r3, [r1, r3]
 800c510:	f003 031f 	and.w	r3, r3, #31
 800c514:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c518:	4618      	mov	r0, r3
 800c51a:	bd80      	pop	{r7, pc}
 800c51c:	40021000 	.word	0x40021000
 800c520:	080161d8 	.word	0x080161d8

0800c524 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800c524:	b480      	push	{r7}
 800c526:	b083      	sub	sp, #12
 800c528:	af00      	add	r7, sp, #0
 800c52a:	6078      	str	r0, [r7, #4]
 800c52c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	220f      	movs	r2, #15
 800c532:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800c534:	4b12      	ldr	r3, [pc, #72]	@ (800c580 <HAL_RCC_GetClockConfig+0x5c>)
 800c536:	689b      	ldr	r3, [r3, #8]
 800c538:	f003 0203 	and.w	r2, r3, #3
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800c540:	4b0f      	ldr	r3, [pc, #60]	@ (800c580 <HAL_RCC_GetClockConfig+0x5c>)
 800c542:	689b      	ldr	r3, [r3, #8]
 800c544:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800c54c:	4b0c      	ldr	r3, [pc, #48]	@ (800c580 <HAL_RCC_GetClockConfig+0x5c>)
 800c54e:	689b      	ldr	r3, [r3, #8]
 800c550:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800c558:	4b09      	ldr	r3, [pc, #36]	@ (800c580 <HAL_RCC_GetClockConfig+0x5c>)
 800c55a:	689b      	ldr	r3, [r3, #8]
 800c55c:	08db      	lsrs	r3, r3, #3
 800c55e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800c566:	4b07      	ldr	r3, [pc, #28]	@ (800c584 <HAL_RCC_GetClockConfig+0x60>)
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	f003 020f 	and.w	r2, r3, #15
 800c56e:	683b      	ldr	r3, [r7, #0]
 800c570:	601a      	str	r2, [r3, #0]
}
 800c572:	bf00      	nop
 800c574:	370c      	adds	r7, #12
 800c576:	46bd      	mov	sp, r7
 800c578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c57c:	4770      	bx	lr
 800c57e:	bf00      	nop
 800c580:	40021000 	.word	0x40021000
 800c584:	40022000 	.word	0x40022000

0800c588 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800c588:	b480      	push	{r7}
 800c58a:	b087      	sub	sp, #28
 800c58c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800c58e:	4b1e      	ldr	r3, [pc, #120]	@ (800c608 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c590:	68db      	ldr	r3, [r3, #12]
 800c592:	f003 0303 	and.w	r3, r3, #3
 800c596:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c598:	4b1b      	ldr	r3, [pc, #108]	@ (800c608 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c59a:	68db      	ldr	r3, [r3, #12]
 800c59c:	091b      	lsrs	r3, r3, #4
 800c59e:	f003 030f 	and.w	r3, r3, #15
 800c5a2:	3301      	adds	r3, #1
 800c5a4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800c5a6:	693b      	ldr	r3, [r7, #16]
 800c5a8:	2b03      	cmp	r3, #3
 800c5aa:	d10c      	bne.n	800c5c6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c5ac:	4a17      	ldr	r2, [pc, #92]	@ (800c60c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5b4:	4a14      	ldr	r2, [pc, #80]	@ (800c608 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c5b6:	68d2      	ldr	r2, [r2, #12]
 800c5b8:	0a12      	lsrs	r2, r2, #8
 800c5ba:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c5be:	fb02 f303 	mul.w	r3, r2, r3
 800c5c2:	617b      	str	r3, [r7, #20]
    break;
 800c5c4:	e00c      	b.n	800c5e0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c5c6:	4a12      	ldr	r2, [pc, #72]	@ (800c610 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5ce:	4a0e      	ldr	r2, [pc, #56]	@ (800c608 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c5d0:	68d2      	ldr	r2, [r2, #12]
 800c5d2:	0a12      	lsrs	r2, r2, #8
 800c5d4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c5d8:	fb02 f303 	mul.w	r3, r2, r3
 800c5dc:	617b      	str	r3, [r7, #20]
    break;
 800c5de:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800c5e0:	4b09      	ldr	r3, [pc, #36]	@ (800c608 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c5e2:	68db      	ldr	r3, [r3, #12]
 800c5e4:	0e5b      	lsrs	r3, r3, #25
 800c5e6:	f003 0303 	and.w	r3, r3, #3
 800c5ea:	3301      	adds	r3, #1
 800c5ec:	005b      	lsls	r3, r3, #1
 800c5ee:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800c5f0:	697a      	ldr	r2, [r7, #20]
 800c5f2:	68bb      	ldr	r3, [r7, #8]
 800c5f4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5f8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800c5fa:	687b      	ldr	r3, [r7, #4]
}
 800c5fc:	4618      	mov	r0, r3
 800c5fe:	371c      	adds	r7, #28
 800c600:	46bd      	mov	sp, r7
 800c602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c606:	4770      	bx	lr
 800c608:	40021000 	.word	0x40021000
 800c60c:	007a1200 	.word	0x007a1200
 800c610:	00f42400 	.word	0x00f42400

0800c614 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c614:	b580      	push	{r7, lr}
 800c616:	b086      	sub	sp, #24
 800c618:	af00      	add	r7, sp, #0
 800c61a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c61c:	2300      	movs	r3, #0
 800c61e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c620:	2300      	movs	r3, #0
 800c622:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	f000 8098 	beq.w	800c762 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c632:	2300      	movs	r3, #0
 800c634:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c636:	4b43      	ldr	r3, [pc, #268]	@ (800c744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c638:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c63a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d10d      	bne.n	800c65e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c642:	4b40      	ldr	r3, [pc, #256]	@ (800c744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c644:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c646:	4a3f      	ldr	r2, [pc, #252]	@ (800c744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c648:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c64c:	6593      	str	r3, [r2, #88]	@ 0x58
 800c64e:	4b3d      	ldr	r3, [pc, #244]	@ (800c744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c652:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c656:	60bb      	str	r3, [r7, #8]
 800c658:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c65a:	2301      	movs	r3, #1
 800c65c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c65e:	4b3a      	ldr	r3, [pc, #232]	@ (800c748 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	4a39      	ldr	r2, [pc, #228]	@ (800c748 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c664:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c668:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c66a:	f7fd f8fb 	bl	8009864 <HAL_GetTick>
 800c66e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c670:	e009      	b.n	800c686 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c672:	f7fd f8f7 	bl	8009864 <HAL_GetTick>
 800c676:	4602      	mov	r2, r0
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	1ad3      	subs	r3, r2, r3
 800c67c:	2b02      	cmp	r3, #2
 800c67e:	d902      	bls.n	800c686 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800c680:	2303      	movs	r3, #3
 800c682:	74fb      	strb	r3, [r7, #19]
        break;
 800c684:	e005      	b.n	800c692 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c686:	4b30      	ldr	r3, [pc, #192]	@ (800c748 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d0ef      	beq.n	800c672 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800c692:	7cfb      	ldrb	r3, [r7, #19]
 800c694:	2b00      	cmp	r3, #0
 800c696:	d159      	bne.n	800c74c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800c698:	4b2a      	ldr	r3, [pc, #168]	@ (800c744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c69a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c69e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c6a2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800c6a4:	697b      	ldr	r3, [r7, #20]
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	d01e      	beq.n	800c6e8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c6ae:	697a      	ldr	r2, [r7, #20]
 800c6b0:	429a      	cmp	r2, r3
 800c6b2:	d019      	beq.n	800c6e8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800c6b4:	4b23      	ldr	r3, [pc, #140]	@ (800c744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c6b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c6ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c6be:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c6c0:	4b20      	ldr	r3, [pc, #128]	@ (800c744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c6c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c6c6:	4a1f      	ldr	r2, [pc, #124]	@ (800c744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c6c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c6cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c6d0:	4b1c      	ldr	r3, [pc, #112]	@ (800c744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c6d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c6d6:	4a1b      	ldr	r2, [pc, #108]	@ (800c744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c6d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c6dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800c6e0:	4a18      	ldr	r2, [pc, #96]	@ (800c744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c6e2:	697b      	ldr	r3, [r7, #20]
 800c6e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800c6e8:	697b      	ldr	r3, [r7, #20]
 800c6ea:	f003 0301 	and.w	r3, r3, #1
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d016      	beq.n	800c720 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c6f2:	f7fd f8b7 	bl	8009864 <HAL_GetTick>
 800c6f6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c6f8:	e00b      	b.n	800c712 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c6fa:	f7fd f8b3 	bl	8009864 <HAL_GetTick>
 800c6fe:	4602      	mov	r2, r0
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	1ad3      	subs	r3, r2, r3
 800c704:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c708:	4293      	cmp	r3, r2
 800c70a:	d902      	bls.n	800c712 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800c70c:	2303      	movs	r3, #3
 800c70e:	74fb      	strb	r3, [r7, #19]
            break;
 800c710:	e006      	b.n	800c720 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c712:	4b0c      	ldr	r3, [pc, #48]	@ (800c744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c714:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c718:	f003 0302 	and.w	r3, r3, #2
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d0ec      	beq.n	800c6fa <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800c720:	7cfb      	ldrb	r3, [r7, #19]
 800c722:	2b00      	cmp	r3, #0
 800c724:	d10b      	bne.n	800c73e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c726:	4b07      	ldr	r3, [pc, #28]	@ (800c744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c728:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c72c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c734:	4903      	ldr	r1, [pc, #12]	@ (800c744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c736:	4313      	orrs	r3, r2
 800c738:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800c73c:	e008      	b.n	800c750 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c73e:	7cfb      	ldrb	r3, [r7, #19]
 800c740:	74bb      	strb	r3, [r7, #18]
 800c742:	e005      	b.n	800c750 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800c744:	40021000 	.word	0x40021000
 800c748:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c74c:	7cfb      	ldrb	r3, [r7, #19]
 800c74e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c750:	7c7b      	ldrb	r3, [r7, #17]
 800c752:	2b01      	cmp	r3, #1
 800c754:	d105      	bne.n	800c762 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c756:	4ba7      	ldr	r3, [pc, #668]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c75a:	4aa6      	ldr	r2, [pc, #664]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c75c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c760:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	f003 0301 	and.w	r3, r3, #1
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d00a      	beq.n	800c784 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c76e:	4ba1      	ldr	r3, [pc, #644]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c770:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c774:	f023 0203 	bic.w	r2, r3, #3
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	685b      	ldr	r3, [r3, #4]
 800c77c:	499d      	ldr	r1, [pc, #628]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c77e:	4313      	orrs	r3, r2
 800c780:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	f003 0302 	and.w	r3, r3, #2
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d00a      	beq.n	800c7a6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c790:	4b98      	ldr	r3, [pc, #608]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c792:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c796:	f023 020c 	bic.w	r2, r3, #12
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	689b      	ldr	r3, [r3, #8]
 800c79e:	4995      	ldr	r1, [pc, #596]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c7a0:	4313      	orrs	r3, r2
 800c7a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	f003 0304 	and.w	r3, r3, #4
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d00a      	beq.n	800c7c8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800c7b2:	4b90      	ldr	r3, [pc, #576]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c7b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c7b8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	68db      	ldr	r3, [r3, #12]
 800c7c0:	498c      	ldr	r1, [pc, #560]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c7c2:	4313      	orrs	r3, r2
 800c7c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	f003 0308 	and.w	r3, r3, #8
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d00a      	beq.n	800c7ea <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800c7d4:	4b87      	ldr	r3, [pc, #540]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c7d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c7da:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	691b      	ldr	r3, [r3, #16]
 800c7e2:	4984      	ldr	r1, [pc, #528]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c7e4:	4313      	orrs	r3, r2
 800c7e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	f003 0310 	and.w	r3, r3, #16
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d00a      	beq.n	800c80c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800c7f6:	4b7f      	ldr	r3, [pc, #508]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c7f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c7fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	695b      	ldr	r3, [r3, #20]
 800c804:	497b      	ldr	r1, [pc, #492]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c806:	4313      	orrs	r3, r2
 800c808:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	f003 0320 	and.w	r3, r3, #32
 800c814:	2b00      	cmp	r3, #0
 800c816:	d00a      	beq.n	800c82e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c818:	4b76      	ldr	r3, [pc, #472]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c81a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c81e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	699b      	ldr	r3, [r3, #24]
 800c826:	4973      	ldr	r1, [pc, #460]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c828:	4313      	orrs	r3, r2
 800c82a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c836:	2b00      	cmp	r3, #0
 800c838:	d00a      	beq.n	800c850 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c83a:	4b6e      	ldr	r3, [pc, #440]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c83c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c840:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	69db      	ldr	r3, [r3, #28]
 800c848:	496a      	ldr	r1, [pc, #424]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c84a:	4313      	orrs	r3, r2
 800c84c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	681b      	ldr	r3, [r3, #0]
 800c854:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d00a      	beq.n	800c872 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c85c:	4b65      	ldr	r3, [pc, #404]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c85e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c862:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	6a1b      	ldr	r3, [r3, #32]
 800c86a:	4962      	ldr	r1, [pc, #392]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c86c:	4313      	orrs	r3, r2
 800c86e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d00a      	beq.n	800c894 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c87e:	4b5d      	ldr	r3, [pc, #372]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c880:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c884:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c88c:	4959      	ldr	r1, [pc, #356]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c88e:	4313      	orrs	r3, r2
 800c890:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d00a      	beq.n	800c8b6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c8a0:	4b54      	ldr	r3, [pc, #336]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c8a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c8a6:	f023 0203 	bic.w	r2, r3, #3
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c8ae:	4951      	ldr	r1, [pc, #324]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c8b0:	4313      	orrs	r3, r2
 800c8b2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d00a      	beq.n	800c8d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c8c2:	4b4c      	ldr	r3, [pc, #304]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c8c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c8c8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8d0:	4948      	ldr	r1, [pc, #288]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c8d2:	4313      	orrs	r3, r2
 800c8d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d015      	beq.n	800c910 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c8e4:	4b43      	ldr	r3, [pc, #268]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c8e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c8ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c8f2:	4940      	ldr	r1, [pc, #256]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c8f4:	4313      	orrs	r3, r2
 800c8f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c8fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c902:	d105      	bne.n	800c910 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c904:	4b3b      	ldr	r3, [pc, #236]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c906:	68db      	ldr	r3, [r3, #12]
 800c908:	4a3a      	ldr	r2, [pc, #232]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c90a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c90e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d015      	beq.n	800c948 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800c91c:	4b35      	ldr	r3, [pc, #212]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c91e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c922:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c92a:	4932      	ldr	r1, [pc, #200]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c92c:	4313      	orrs	r3, r2
 800c92e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c936:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c93a:	d105      	bne.n	800c948 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c93c:	4b2d      	ldr	r3, [pc, #180]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c93e:	68db      	ldr	r3, [r3, #12]
 800c940:	4a2c      	ldr	r2, [pc, #176]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c942:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c946:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c950:	2b00      	cmp	r3, #0
 800c952:	d015      	beq.n	800c980 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800c954:	4b27      	ldr	r3, [pc, #156]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c956:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c95a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c962:	4924      	ldr	r1, [pc, #144]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c964:	4313      	orrs	r3, r2
 800c966:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c96e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c972:	d105      	bne.n	800c980 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c974:	4b1f      	ldr	r3, [pc, #124]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c976:	68db      	ldr	r3, [r3, #12]
 800c978:	4a1e      	ldr	r2, [pc, #120]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c97a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c97e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d015      	beq.n	800c9b8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c98c:	4b19      	ldr	r3, [pc, #100]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c98e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c992:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c99a:	4916      	ldr	r1, [pc, #88]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c99c:	4313      	orrs	r3, r2
 800c99e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c9a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c9aa:	d105      	bne.n	800c9b8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c9ac:	4b11      	ldr	r3, [pc, #68]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c9ae:	68db      	ldr	r3, [r3, #12]
 800c9b0:	4a10      	ldr	r2, [pc, #64]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c9b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c9b6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d019      	beq.n	800c9f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c9c4:	4b0b      	ldr	r3, [pc, #44]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c9c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c9ca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c9d2:	4908      	ldr	r1, [pc, #32]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c9d4:	4313      	orrs	r3, r2
 800c9d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c9de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c9e2:	d109      	bne.n	800c9f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c9e4:	4b03      	ldr	r3, [pc, #12]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c9e6:	68db      	ldr	r3, [r3, #12]
 800c9e8:	4a02      	ldr	r2, [pc, #8]	@ (800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c9ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c9ee:	60d3      	str	r3, [r2, #12]
 800c9f0:	e002      	b.n	800c9f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800c9f2:	bf00      	nop
 800c9f4:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d015      	beq.n	800ca30 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800ca04:	4b29      	ldr	r3, [pc, #164]	@ (800caac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ca06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca0a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ca12:	4926      	ldr	r1, [pc, #152]	@ (800caac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ca14:	4313      	orrs	r3, r2
 800ca16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ca1e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ca22:	d105      	bne.n	800ca30 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800ca24:	4b21      	ldr	r3, [pc, #132]	@ (800caac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ca26:	68db      	ldr	r3, [r3, #12]
 800ca28:	4a20      	ldr	r2, [pc, #128]	@ (800caac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ca2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ca2e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d015      	beq.n	800ca68 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800ca3c:	4b1b      	ldr	r3, [pc, #108]	@ (800caac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ca3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca42:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ca4a:	4918      	ldr	r1, [pc, #96]	@ (800caac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ca4c:	4313      	orrs	r3, r2
 800ca4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ca56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ca5a:	d105      	bne.n	800ca68 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800ca5c:	4b13      	ldr	r3, [pc, #76]	@ (800caac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ca5e:	68db      	ldr	r3, [r3, #12]
 800ca60:	4a12      	ldr	r2, [pc, #72]	@ (800caac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ca62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ca66:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d015      	beq.n	800caa0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800ca74:	4b0d      	ldr	r3, [pc, #52]	@ (800caac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ca76:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ca7a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ca82:	490a      	ldr	r1, [pc, #40]	@ (800caac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ca84:	4313      	orrs	r3, r2
 800ca86:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ca8e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ca92:	d105      	bne.n	800caa0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ca94:	4b05      	ldr	r3, [pc, #20]	@ (800caac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ca96:	68db      	ldr	r3, [r3, #12]
 800ca98:	4a04      	ldr	r2, [pc, #16]	@ (800caac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ca9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ca9e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800caa0:	7cbb      	ldrb	r3, [r7, #18]
}
 800caa2:	4618      	mov	r0, r3
 800caa4:	3718      	adds	r7, #24
 800caa6:	46bd      	mov	sp, r7
 800caa8:	bd80      	pop	{r7, pc}
 800caaa:	bf00      	nop
 800caac:	40021000 	.word	0x40021000

0800cab0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cab0:	b580      	push	{r7, lr}
 800cab2:	b082      	sub	sp, #8
 800cab4:	af00      	add	r7, sp, #0
 800cab6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d101      	bne.n	800cac2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800cabe:	2301      	movs	r3, #1
 800cac0:	e049      	b.n	800cb56 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cac8:	b2db      	uxtb	r3, r3
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d106      	bne.n	800cadc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	2200      	movs	r2, #0
 800cad2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cad6:	6878      	ldr	r0, [r7, #4]
 800cad8:	f7fc fcd6 	bl	8009488 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	2202      	movs	r2, #2
 800cae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	681a      	ldr	r2, [r3, #0]
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	3304      	adds	r3, #4
 800caec:	4619      	mov	r1, r3
 800caee:	4610      	mov	r0, r2
 800caf0:	f001 f972 	bl	800ddd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	2201      	movs	r2, #1
 800caf8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	2201      	movs	r2, #1
 800cb00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	2201      	movs	r2, #1
 800cb08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	2201      	movs	r2, #1
 800cb10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	2201      	movs	r2, #1
 800cb18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	2201      	movs	r2, #1
 800cb20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	2201      	movs	r2, #1
 800cb28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	2201      	movs	r2, #1
 800cb30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	2201      	movs	r2, #1
 800cb38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	2201      	movs	r2, #1
 800cb40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	2201      	movs	r2, #1
 800cb48:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	2201      	movs	r2, #1
 800cb50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800cb54:	2300      	movs	r3, #0
}
 800cb56:	4618      	mov	r0, r3
 800cb58:	3708      	adds	r7, #8
 800cb5a:	46bd      	mov	sp, r7
 800cb5c:	bd80      	pop	{r7, pc}
	...

0800cb60 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800cb60:	b480      	push	{r7}
 800cb62:	b085      	sub	sp, #20
 800cb64:	af00      	add	r7, sp, #0
 800cb66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cb6e:	b2db      	uxtb	r3, r3
 800cb70:	2b01      	cmp	r3, #1
 800cb72:	d001      	beq.n	800cb78 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800cb74:	2301      	movs	r3, #1
 800cb76:	e04c      	b.n	800cc12 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	2202      	movs	r2, #2
 800cb7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	4a26      	ldr	r2, [pc, #152]	@ (800cc20 <HAL_TIM_Base_Start+0xc0>)
 800cb86:	4293      	cmp	r3, r2
 800cb88:	d022      	beq.n	800cbd0 <HAL_TIM_Base_Start+0x70>
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cb92:	d01d      	beq.n	800cbd0 <HAL_TIM_Base_Start+0x70>
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	4a22      	ldr	r2, [pc, #136]	@ (800cc24 <HAL_TIM_Base_Start+0xc4>)
 800cb9a:	4293      	cmp	r3, r2
 800cb9c:	d018      	beq.n	800cbd0 <HAL_TIM_Base_Start+0x70>
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	4a21      	ldr	r2, [pc, #132]	@ (800cc28 <HAL_TIM_Base_Start+0xc8>)
 800cba4:	4293      	cmp	r3, r2
 800cba6:	d013      	beq.n	800cbd0 <HAL_TIM_Base_Start+0x70>
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	4a1f      	ldr	r2, [pc, #124]	@ (800cc2c <HAL_TIM_Base_Start+0xcc>)
 800cbae:	4293      	cmp	r3, r2
 800cbb0:	d00e      	beq.n	800cbd0 <HAL_TIM_Base_Start+0x70>
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	4a1e      	ldr	r2, [pc, #120]	@ (800cc30 <HAL_TIM_Base_Start+0xd0>)
 800cbb8:	4293      	cmp	r3, r2
 800cbba:	d009      	beq.n	800cbd0 <HAL_TIM_Base_Start+0x70>
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	4a1c      	ldr	r2, [pc, #112]	@ (800cc34 <HAL_TIM_Base_Start+0xd4>)
 800cbc2:	4293      	cmp	r3, r2
 800cbc4:	d004      	beq.n	800cbd0 <HAL_TIM_Base_Start+0x70>
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	681b      	ldr	r3, [r3, #0]
 800cbca:	4a1b      	ldr	r2, [pc, #108]	@ (800cc38 <HAL_TIM_Base_Start+0xd8>)
 800cbcc:	4293      	cmp	r3, r2
 800cbce:	d115      	bne.n	800cbfc <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	689a      	ldr	r2, [r3, #8]
 800cbd6:	4b19      	ldr	r3, [pc, #100]	@ (800cc3c <HAL_TIM_Base_Start+0xdc>)
 800cbd8:	4013      	ands	r3, r2
 800cbda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	2b06      	cmp	r3, #6
 800cbe0:	d015      	beq.n	800cc0e <HAL_TIM_Base_Start+0xae>
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cbe8:	d011      	beq.n	800cc0e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	681a      	ldr	r2, [r3, #0]
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	f042 0201 	orr.w	r2, r2, #1
 800cbf8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cbfa:	e008      	b.n	800cc0e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	681a      	ldr	r2, [r3, #0]
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	f042 0201 	orr.w	r2, r2, #1
 800cc0a:	601a      	str	r2, [r3, #0]
 800cc0c:	e000      	b.n	800cc10 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cc0e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cc10:	2300      	movs	r3, #0
}
 800cc12:	4618      	mov	r0, r3
 800cc14:	3714      	adds	r7, #20
 800cc16:	46bd      	mov	sp, r7
 800cc18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc1c:	4770      	bx	lr
 800cc1e:	bf00      	nop
 800cc20:	40012c00 	.word	0x40012c00
 800cc24:	40000400 	.word	0x40000400
 800cc28:	40000800 	.word	0x40000800
 800cc2c:	40000c00 	.word	0x40000c00
 800cc30:	40013400 	.word	0x40013400
 800cc34:	40014000 	.word	0x40014000
 800cc38:	40015000 	.word	0x40015000
 800cc3c:	00010007 	.word	0x00010007

0800cc40 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cc40:	b480      	push	{r7}
 800cc42:	b085      	sub	sp, #20
 800cc44:	af00      	add	r7, sp, #0
 800cc46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cc4e:	b2db      	uxtb	r3, r3
 800cc50:	2b01      	cmp	r3, #1
 800cc52:	d001      	beq.n	800cc58 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800cc54:	2301      	movs	r3, #1
 800cc56:	e054      	b.n	800cd02 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	2202      	movs	r2, #2
 800cc5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	68da      	ldr	r2, [r3, #12]
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	f042 0201 	orr.w	r2, r2, #1
 800cc6e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	4a26      	ldr	r2, [pc, #152]	@ (800cd10 <HAL_TIM_Base_Start_IT+0xd0>)
 800cc76:	4293      	cmp	r3, r2
 800cc78:	d022      	beq.n	800ccc0 <HAL_TIM_Base_Start_IT+0x80>
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cc82:	d01d      	beq.n	800ccc0 <HAL_TIM_Base_Start_IT+0x80>
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	4a22      	ldr	r2, [pc, #136]	@ (800cd14 <HAL_TIM_Base_Start_IT+0xd4>)
 800cc8a:	4293      	cmp	r3, r2
 800cc8c:	d018      	beq.n	800ccc0 <HAL_TIM_Base_Start_IT+0x80>
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	4a21      	ldr	r2, [pc, #132]	@ (800cd18 <HAL_TIM_Base_Start_IT+0xd8>)
 800cc94:	4293      	cmp	r3, r2
 800cc96:	d013      	beq.n	800ccc0 <HAL_TIM_Base_Start_IT+0x80>
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	4a1f      	ldr	r2, [pc, #124]	@ (800cd1c <HAL_TIM_Base_Start_IT+0xdc>)
 800cc9e:	4293      	cmp	r3, r2
 800cca0:	d00e      	beq.n	800ccc0 <HAL_TIM_Base_Start_IT+0x80>
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	4a1e      	ldr	r2, [pc, #120]	@ (800cd20 <HAL_TIM_Base_Start_IT+0xe0>)
 800cca8:	4293      	cmp	r3, r2
 800ccaa:	d009      	beq.n	800ccc0 <HAL_TIM_Base_Start_IT+0x80>
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	4a1c      	ldr	r2, [pc, #112]	@ (800cd24 <HAL_TIM_Base_Start_IT+0xe4>)
 800ccb2:	4293      	cmp	r3, r2
 800ccb4:	d004      	beq.n	800ccc0 <HAL_TIM_Base_Start_IT+0x80>
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	4a1b      	ldr	r2, [pc, #108]	@ (800cd28 <HAL_TIM_Base_Start_IT+0xe8>)
 800ccbc:	4293      	cmp	r3, r2
 800ccbe:	d115      	bne.n	800ccec <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	681b      	ldr	r3, [r3, #0]
 800ccc4:	689a      	ldr	r2, [r3, #8]
 800ccc6:	4b19      	ldr	r3, [pc, #100]	@ (800cd2c <HAL_TIM_Base_Start_IT+0xec>)
 800ccc8:	4013      	ands	r3, r2
 800ccca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	2b06      	cmp	r3, #6
 800ccd0:	d015      	beq.n	800ccfe <HAL_TIM_Base_Start_IT+0xbe>
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ccd8:	d011      	beq.n	800ccfe <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	681a      	ldr	r2, [r3, #0]
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	f042 0201 	orr.w	r2, r2, #1
 800cce8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ccea:	e008      	b.n	800ccfe <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	681a      	ldr	r2, [r3, #0]
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	f042 0201 	orr.w	r2, r2, #1
 800ccfa:	601a      	str	r2, [r3, #0]
 800ccfc:	e000      	b.n	800cd00 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ccfe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cd00:	2300      	movs	r3, #0
}
 800cd02:	4618      	mov	r0, r3
 800cd04:	3714      	adds	r7, #20
 800cd06:	46bd      	mov	sp, r7
 800cd08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd0c:	4770      	bx	lr
 800cd0e:	bf00      	nop
 800cd10:	40012c00 	.word	0x40012c00
 800cd14:	40000400 	.word	0x40000400
 800cd18:	40000800 	.word	0x40000800
 800cd1c:	40000c00 	.word	0x40000c00
 800cd20:	40013400 	.word	0x40013400
 800cd24:	40014000 	.word	0x40014000
 800cd28:	40015000 	.word	0x40015000
 800cd2c:	00010007 	.word	0x00010007

0800cd30 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800cd30:	b480      	push	{r7}
 800cd32:	b083      	sub	sp, #12
 800cd34:	af00      	add	r7, sp, #0
 800cd36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	68da      	ldr	r2, [r3, #12]
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	f022 0201 	bic.w	r2, r2, #1
 800cd46:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	6a1a      	ldr	r2, [r3, #32]
 800cd4e:	f241 1311 	movw	r3, #4369	@ 0x1111
 800cd52:	4013      	ands	r3, r2
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d10f      	bne.n	800cd78 <HAL_TIM_Base_Stop_IT+0x48>
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	6a1a      	ldr	r2, [r3, #32]
 800cd5e:	f244 4344 	movw	r3, #17476	@ 0x4444
 800cd62:	4013      	ands	r3, r2
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d107      	bne.n	800cd78 <HAL_TIM_Base_Stop_IT+0x48>
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	681a      	ldr	r2, [r3, #0]
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	f022 0201 	bic.w	r2, r2, #1
 800cd76:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	2201      	movs	r2, #1
 800cd7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800cd80:	2300      	movs	r3, #0
}
 800cd82:	4618      	mov	r0, r3
 800cd84:	370c      	adds	r7, #12
 800cd86:	46bd      	mov	sp, r7
 800cd88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd8c:	4770      	bx	lr

0800cd8e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800cd8e:	b580      	push	{r7, lr}
 800cd90:	b082      	sub	sp, #8
 800cd92:	af00      	add	r7, sp, #0
 800cd94:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	d101      	bne.n	800cda0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800cd9c:	2301      	movs	r3, #1
 800cd9e:	e049      	b.n	800ce34 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cda6:	b2db      	uxtb	r3, r3
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d106      	bne.n	800cdba <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	2200      	movs	r2, #0
 800cdb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800cdb4:	6878      	ldr	r0, [r7, #4]
 800cdb6:	f7fc fadf 	bl	8009378 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	2202      	movs	r2, #2
 800cdbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	681a      	ldr	r2, [r3, #0]
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	3304      	adds	r3, #4
 800cdca:	4619      	mov	r1, r3
 800cdcc:	4610      	mov	r0, r2
 800cdce:	f001 f803 	bl	800ddd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	2201      	movs	r2, #1
 800cdd6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	2201      	movs	r2, #1
 800cdde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	2201      	movs	r2, #1
 800cde6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	2201      	movs	r2, #1
 800cdee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	2201      	movs	r2, #1
 800cdf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	2201      	movs	r2, #1
 800cdfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	2201      	movs	r2, #1
 800ce06:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	2201      	movs	r2, #1
 800ce0e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	2201      	movs	r2, #1
 800ce16:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	2201      	movs	r2, #1
 800ce1e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	2201      	movs	r2, #1
 800ce26:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	2201      	movs	r2, #1
 800ce2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ce32:	2300      	movs	r3, #0
}
 800ce34:	4618      	mov	r0, r3
 800ce36:	3708      	adds	r7, #8
 800ce38:	46bd      	mov	sp, r7
 800ce3a:	bd80      	pop	{r7, pc}

0800ce3c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ce3c:	b580      	push	{r7, lr}
 800ce3e:	b084      	sub	sp, #16
 800ce40:	af00      	add	r7, sp, #0
 800ce42:	6078      	str	r0, [r7, #4]
 800ce44:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ce46:	683b      	ldr	r3, [r7, #0]
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d109      	bne.n	800ce60 <HAL_TIM_PWM_Start+0x24>
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ce52:	b2db      	uxtb	r3, r3
 800ce54:	2b01      	cmp	r3, #1
 800ce56:	bf14      	ite	ne
 800ce58:	2301      	movne	r3, #1
 800ce5a:	2300      	moveq	r3, #0
 800ce5c:	b2db      	uxtb	r3, r3
 800ce5e:	e03c      	b.n	800ceda <HAL_TIM_PWM_Start+0x9e>
 800ce60:	683b      	ldr	r3, [r7, #0]
 800ce62:	2b04      	cmp	r3, #4
 800ce64:	d109      	bne.n	800ce7a <HAL_TIM_PWM_Start+0x3e>
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ce6c:	b2db      	uxtb	r3, r3
 800ce6e:	2b01      	cmp	r3, #1
 800ce70:	bf14      	ite	ne
 800ce72:	2301      	movne	r3, #1
 800ce74:	2300      	moveq	r3, #0
 800ce76:	b2db      	uxtb	r3, r3
 800ce78:	e02f      	b.n	800ceda <HAL_TIM_PWM_Start+0x9e>
 800ce7a:	683b      	ldr	r3, [r7, #0]
 800ce7c:	2b08      	cmp	r3, #8
 800ce7e:	d109      	bne.n	800ce94 <HAL_TIM_PWM_Start+0x58>
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ce86:	b2db      	uxtb	r3, r3
 800ce88:	2b01      	cmp	r3, #1
 800ce8a:	bf14      	ite	ne
 800ce8c:	2301      	movne	r3, #1
 800ce8e:	2300      	moveq	r3, #0
 800ce90:	b2db      	uxtb	r3, r3
 800ce92:	e022      	b.n	800ceda <HAL_TIM_PWM_Start+0x9e>
 800ce94:	683b      	ldr	r3, [r7, #0]
 800ce96:	2b0c      	cmp	r3, #12
 800ce98:	d109      	bne.n	800ceae <HAL_TIM_PWM_Start+0x72>
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cea0:	b2db      	uxtb	r3, r3
 800cea2:	2b01      	cmp	r3, #1
 800cea4:	bf14      	ite	ne
 800cea6:	2301      	movne	r3, #1
 800cea8:	2300      	moveq	r3, #0
 800ceaa:	b2db      	uxtb	r3, r3
 800ceac:	e015      	b.n	800ceda <HAL_TIM_PWM_Start+0x9e>
 800ceae:	683b      	ldr	r3, [r7, #0]
 800ceb0:	2b10      	cmp	r3, #16
 800ceb2:	d109      	bne.n	800cec8 <HAL_TIM_PWM_Start+0x8c>
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ceba:	b2db      	uxtb	r3, r3
 800cebc:	2b01      	cmp	r3, #1
 800cebe:	bf14      	ite	ne
 800cec0:	2301      	movne	r3, #1
 800cec2:	2300      	moveq	r3, #0
 800cec4:	b2db      	uxtb	r3, r3
 800cec6:	e008      	b.n	800ceda <HAL_TIM_PWM_Start+0x9e>
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800cece:	b2db      	uxtb	r3, r3
 800ced0:	2b01      	cmp	r3, #1
 800ced2:	bf14      	ite	ne
 800ced4:	2301      	movne	r3, #1
 800ced6:	2300      	moveq	r3, #0
 800ced8:	b2db      	uxtb	r3, r3
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d001      	beq.n	800cee2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800cede:	2301      	movs	r3, #1
 800cee0:	e0a6      	b.n	800d030 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800cee2:	683b      	ldr	r3, [r7, #0]
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d104      	bne.n	800cef2 <HAL_TIM_PWM_Start+0xb6>
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	2202      	movs	r2, #2
 800ceec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cef0:	e023      	b.n	800cf3a <HAL_TIM_PWM_Start+0xfe>
 800cef2:	683b      	ldr	r3, [r7, #0]
 800cef4:	2b04      	cmp	r3, #4
 800cef6:	d104      	bne.n	800cf02 <HAL_TIM_PWM_Start+0xc6>
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	2202      	movs	r2, #2
 800cefc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cf00:	e01b      	b.n	800cf3a <HAL_TIM_PWM_Start+0xfe>
 800cf02:	683b      	ldr	r3, [r7, #0]
 800cf04:	2b08      	cmp	r3, #8
 800cf06:	d104      	bne.n	800cf12 <HAL_TIM_PWM_Start+0xd6>
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	2202      	movs	r2, #2
 800cf0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cf10:	e013      	b.n	800cf3a <HAL_TIM_PWM_Start+0xfe>
 800cf12:	683b      	ldr	r3, [r7, #0]
 800cf14:	2b0c      	cmp	r3, #12
 800cf16:	d104      	bne.n	800cf22 <HAL_TIM_PWM_Start+0xe6>
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	2202      	movs	r2, #2
 800cf1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800cf20:	e00b      	b.n	800cf3a <HAL_TIM_PWM_Start+0xfe>
 800cf22:	683b      	ldr	r3, [r7, #0]
 800cf24:	2b10      	cmp	r3, #16
 800cf26:	d104      	bne.n	800cf32 <HAL_TIM_PWM_Start+0xf6>
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	2202      	movs	r2, #2
 800cf2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cf30:	e003      	b.n	800cf3a <HAL_TIM_PWM_Start+0xfe>
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	2202      	movs	r2, #2
 800cf36:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	2201      	movs	r2, #1
 800cf40:	6839      	ldr	r1, [r7, #0]
 800cf42:	4618      	mov	r0, r3
 800cf44:	f001 fcec 	bl	800e920 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	4a3a      	ldr	r2, [pc, #232]	@ (800d038 <HAL_TIM_PWM_Start+0x1fc>)
 800cf4e:	4293      	cmp	r3, r2
 800cf50:	d018      	beq.n	800cf84 <HAL_TIM_PWM_Start+0x148>
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	4a39      	ldr	r2, [pc, #228]	@ (800d03c <HAL_TIM_PWM_Start+0x200>)
 800cf58:	4293      	cmp	r3, r2
 800cf5a:	d013      	beq.n	800cf84 <HAL_TIM_PWM_Start+0x148>
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	4a37      	ldr	r2, [pc, #220]	@ (800d040 <HAL_TIM_PWM_Start+0x204>)
 800cf62:	4293      	cmp	r3, r2
 800cf64:	d00e      	beq.n	800cf84 <HAL_TIM_PWM_Start+0x148>
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	4a36      	ldr	r2, [pc, #216]	@ (800d044 <HAL_TIM_PWM_Start+0x208>)
 800cf6c:	4293      	cmp	r3, r2
 800cf6e:	d009      	beq.n	800cf84 <HAL_TIM_PWM_Start+0x148>
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	4a34      	ldr	r2, [pc, #208]	@ (800d048 <HAL_TIM_PWM_Start+0x20c>)
 800cf76:	4293      	cmp	r3, r2
 800cf78:	d004      	beq.n	800cf84 <HAL_TIM_PWM_Start+0x148>
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	681b      	ldr	r3, [r3, #0]
 800cf7e:	4a33      	ldr	r2, [pc, #204]	@ (800d04c <HAL_TIM_PWM_Start+0x210>)
 800cf80:	4293      	cmp	r3, r2
 800cf82:	d101      	bne.n	800cf88 <HAL_TIM_PWM_Start+0x14c>
 800cf84:	2301      	movs	r3, #1
 800cf86:	e000      	b.n	800cf8a <HAL_TIM_PWM_Start+0x14e>
 800cf88:	2300      	movs	r3, #0
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d007      	beq.n	800cf9e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800cf9c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	4a25      	ldr	r2, [pc, #148]	@ (800d038 <HAL_TIM_PWM_Start+0x1fc>)
 800cfa4:	4293      	cmp	r3, r2
 800cfa6:	d022      	beq.n	800cfee <HAL_TIM_PWM_Start+0x1b2>
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cfb0:	d01d      	beq.n	800cfee <HAL_TIM_PWM_Start+0x1b2>
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	4a26      	ldr	r2, [pc, #152]	@ (800d050 <HAL_TIM_PWM_Start+0x214>)
 800cfb8:	4293      	cmp	r3, r2
 800cfba:	d018      	beq.n	800cfee <HAL_TIM_PWM_Start+0x1b2>
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	4a24      	ldr	r2, [pc, #144]	@ (800d054 <HAL_TIM_PWM_Start+0x218>)
 800cfc2:	4293      	cmp	r3, r2
 800cfc4:	d013      	beq.n	800cfee <HAL_TIM_PWM_Start+0x1b2>
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	4a23      	ldr	r2, [pc, #140]	@ (800d058 <HAL_TIM_PWM_Start+0x21c>)
 800cfcc:	4293      	cmp	r3, r2
 800cfce:	d00e      	beq.n	800cfee <HAL_TIM_PWM_Start+0x1b2>
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	4a19      	ldr	r2, [pc, #100]	@ (800d03c <HAL_TIM_PWM_Start+0x200>)
 800cfd6:	4293      	cmp	r3, r2
 800cfd8:	d009      	beq.n	800cfee <HAL_TIM_PWM_Start+0x1b2>
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	681b      	ldr	r3, [r3, #0]
 800cfde:	4a18      	ldr	r2, [pc, #96]	@ (800d040 <HAL_TIM_PWM_Start+0x204>)
 800cfe0:	4293      	cmp	r3, r2
 800cfe2:	d004      	beq.n	800cfee <HAL_TIM_PWM_Start+0x1b2>
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	4a18      	ldr	r2, [pc, #96]	@ (800d04c <HAL_TIM_PWM_Start+0x210>)
 800cfea:	4293      	cmp	r3, r2
 800cfec:	d115      	bne.n	800d01a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	681b      	ldr	r3, [r3, #0]
 800cff2:	689a      	ldr	r2, [r3, #8]
 800cff4:	4b19      	ldr	r3, [pc, #100]	@ (800d05c <HAL_TIM_PWM_Start+0x220>)
 800cff6:	4013      	ands	r3, r2
 800cff8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cffa:	68fb      	ldr	r3, [r7, #12]
 800cffc:	2b06      	cmp	r3, #6
 800cffe:	d015      	beq.n	800d02c <HAL_TIM_PWM_Start+0x1f0>
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d006:	d011      	beq.n	800d02c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	681a      	ldr	r2, [r3, #0]
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	f042 0201 	orr.w	r2, r2, #1
 800d016:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d018:	e008      	b.n	800d02c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	681a      	ldr	r2, [r3, #0]
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	f042 0201 	orr.w	r2, r2, #1
 800d028:	601a      	str	r2, [r3, #0]
 800d02a:	e000      	b.n	800d02e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d02c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d02e:	2300      	movs	r3, #0
}
 800d030:	4618      	mov	r0, r3
 800d032:	3710      	adds	r7, #16
 800d034:	46bd      	mov	sp, r7
 800d036:	bd80      	pop	{r7, pc}
 800d038:	40012c00 	.word	0x40012c00
 800d03c:	40013400 	.word	0x40013400
 800d040:	40014000 	.word	0x40014000
 800d044:	40014400 	.word	0x40014400
 800d048:	40014800 	.word	0x40014800
 800d04c:	40015000 	.word	0x40015000
 800d050:	40000400 	.word	0x40000400
 800d054:	40000800 	.word	0x40000800
 800d058:	40000c00 	.word	0x40000c00
 800d05c:	00010007 	.word	0x00010007

0800d060 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d060:	b580      	push	{r7, lr}
 800d062:	b082      	sub	sp, #8
 800d064:	af00      	add	r7, sp, #0
 800d066:	6078      	str	r0, [r7, #4]
 800d068:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	2200      	movs	r2, #0
 800d070:	6839      	ldr	r1, [r7, #0]
 800d072:	4618      	mov	r0, r3
 800d074:	f001 fc54 	bl	800e920 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	4a40      	ldr	r2, [pc, #256]	@ (800d180 <HAL_TIM_PWM_Stop+0x120>)
 800d07e:	4293      	cmp	r3, r2
 800d080:	d018      	beq.n	800d0b4 <HAL_TIM_PWM_Stop+0x54>
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	4a3f      	ldr	r2, [pc, #252]	@ (800d184 <HAL_TIM_PWM_Stop+0x124>)
 800d088:	4293      	cmp	r3, r2
 800d08a:	d013      	beq.n	800d0b4 <HAL_TIM_PWM_Stop+0x54>
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	4a3d      	ldr	r2, [pc, #244]	@ (800d188 <HAL_TIM_PWM_Stop+0x128>)
 800d092:	4293      	cmp	r3, r2
 800d094:	d00e      	beq.n	800d0b4 <HAL_TIM_PWM_Stop+0x54>
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	4a3c      	ldr	r2, [pc, #240]	@ (800d18c <HAL_TIM_PWM_Stop+0x12c>)
 800d09c:	4293      	cmp	r3, r2
 800d09e:	d009      	beq.n	800d0b4 <HAL_TIM_PWM_Stop+0x54>
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	681b      	ldr	r3, [r3, #0]
 800d0a4:	4a3a      	ldr	r2, [pc, #232]	@ (800d190 <HAL_TIM_PWM_Stop+0x130>)
 800d0a6:	4293      	cmp	r3, r2
 800d0a8:	d004      	beq.n	800d0b4 <HAL_TIM_PWM_Stop+0x54>
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	4a39      	ldr	r2, [pc, #228]	@ (800d194 <HAL_TIM_PWM_Stop+0x134>)
 800d0b0:	4293      	cmp	r3, r2
 800d0b2:	d101      	bne.n	800d0b8 <HAL_TIM_PWM_Stop+0x58>
 800d0b4:	2301      	movs	r3, #1
 800d0b6:	e000      	b.n	800d0ba <HAL_TIM_PWM_Stop+0x5a>
 800d0b8:	2300      	movs	r3, #0
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d017      	beq.n	800d0ee <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	6a1a      	ldr	r2, [r3, #32]
 800d0c4:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d0c8:	4013      	ands	r3, r2
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	d10f      	bne.n	800d0ee <HAL_TIM_PWM_Stop+0x8e>
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	6a1a      	ldr	r2, [r3, #32]
 800d0d4:	f244 4344 	movw	r3, #17476	@ 0x4444
 800d0d8:	4013      	ands	r3, r2
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d107      	bne.n	800d0ee <HAL_TIM_PWM_Stop+0x8e>
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d0ec:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	6a1a      	ldr	r2, [r3, #32]
 800d0f4:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d0f8:	4013      	ands	r3, r2
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d10f      	bne.n	800d11e <HAL_TIM_PWM_Stop+0xbe>
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	6a1a      	ldr	r2, [r3, #32]
 800d104:	f244 4344 	movw	r3, #17476	@ 0x4444
 800d108:	4013      	ands	r3, r2
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d107      	bne.n	800d11e <HAL_TIM_PWM_Stop+0xbe>
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	681a      	ldr	r2, [r3, #0]
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	f022 0201 	bic.w	r2, r2, #1
 800d11c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800d11e:	683b      	ldr	r3, [r7, #0]
 800d120:	2b00      	cmp	r3, #0
 800d122:	d104      	bne.n	800d12e <HAL_TIM_PWM_Stop+0xce>
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	2201      	movs	r2, #1
 800d128:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d12c:	e023      	b.n	800d176 <HAL_TIM_PWM_Stop+0x116>
 800d12e:	683b      	ldr	r3, [r7, #0]
 800d130:	2b04      	cmp	r3, #4
 800d132:	d104      	bne.n	800d13e <HAL_TIM_PWM_Stop+0xde>
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	2201      	movs	r2, #1
 800d138:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d13c:	e01b      	b.n	800d176 <HAL_TIM_PWM_Stop+0x116>
 800d13e:	683b      	ldr	r3, [r7, #0]
 800d140:	2b08      	cmp	r3, #8
 800d142:	d104      	bne.n	800d14e <HAL_TIM_PWM_Stop+0xee>
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	2201      	movs	r2, #1
 800d148:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d14c:	e013      	b.n	800d176 <HAL_TIM_PWM_Stop+0x116>
 800d14e:	683b      	ldr	r3, [r7, #0]
 800d150:	2b0c      	cmp	r3, #12
 800d152:	d104      	bne.n	800d15e <HAL_TIM_PWM_Stop+0xfe>
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	2201      	movs	r2, #1
 800d158:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d15c:	e00b      	b.n	800d176 <HAL_TIM_PWM_Stop+0x116>
 800d15e:	683b      	ldr	r3, [r7, #0]
 800d160:	2b10      	cmp	r3, #16
 800d162:	d104      	bne.n	800d16e <HAL_TIM_PWM_Stop+0x10e>
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	2201      	movs	r2, #1
 800d168:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d16c:	e003      	b.n	800d176 <HAL_TIM_PWM_Stop+0x116>
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	2201      	movs	r2, #1
 800d172:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800d176:	2300      	movs	r3, #0
}
 800d178:	4618      	mov	r0, r3
 800d17a:	3708      	adds	r7, #8
 800d17c:	46bd      	mov	sp, r7
 800d17e:	bd80      	pop	{r7, pc}
 800d180:	40012c00 	.word	0x40012c00
 800d184:	40013400 	.word	0x40013400
 800d188:	40014000 	.word	0x40014000
 800d18c:	40014400 	.word	0x40014400
 800d190:	40014800 	.word	0x40014800
 800d194:	40015000 	.word	0x40015000

0800d198 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800d198:	b580      	push	{r7, lr}
 800d19a:	b082      	sub	sp, #8
 800d19c:	af00      	add	r7, sp, #0
 800d19e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d101      	bne.n	800d1aa <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800d1a6:	2301      	movs	r3, #1
 800d1a8:	e049      	b.n	800d23e <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d1b0:	b2db      	uxtb	r3, r3
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d106      	bne.n	800d1c4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	2200      	movs	r2, #0
 800d1ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800d1be:	6878      	ldr	r0, [r7, #4]
 800d1c0:	f7fc f8fa 	bl	80093b8 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	2202      	movs	r2, #2
 800d1c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	681a      	ldr	r2, [r3, #0]
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	3304      	adds	r3, #4
 800d1d4:	4619      	mov	r1, r3
 800d1d6:	4610      	mov	r0, r2
 800d1d8:	f000 fdfe 	bl	800ddd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	2201      	movs	r2, #1
 800d1e0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	2201      	movs	r2, #1
 800d1e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	2201      	movs	r2, #1
 800d1f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	2201      	movs	r2, #1
 800d1f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	2201      	movs	r2, #1
 800d200:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	2201      	movs	r2, #1
 800d208:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	2201      	movs	r2, #1
 800d210:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	2201      	movs	r2, #1
 800d218:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	2201      	movs	r2, #1
 800d220:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	2201      	movs	r2, #1
 800d228:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	2201      	movs	r2, #1
 800d230:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	2201      	movs	r2, #1
 800d238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d23c:	2300      	movs	r3, #0
}
 800d23e:	4618      	mov	r0, r3
 800d240:	3708      	adds	r7, #8
 800d242:	46bd      	mov	sp, r7
 800d244:	bd80      	pop	{r7, pc}
	...

0800d248 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d248:	b580      	push	{r7, lr}
 800d24a:	b084      	sub	sp, #16
 800d24c:	af00      	add	r7, sp, #0
 800d24e:	6078      	str	r0, [r7, #4]
 800d250:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d252:	2300      	movs	r3, #0
 800d254:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800d256:	683b      	ldr	r3, [r7, #0]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d104      	bne.n	800d266 <HAL_TIM_IC_Start_IT+0x1e>
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d262:	b2db      	uxtb	r3, r3
 800d264:	e023      	b.n	800d2ae <HAL_TIM_IC_Start_IT+0x66>
 800d266:	683b      	ldr	r3, [r7, #0]
 800d268:	2b04      	cmp	r3, #4
 800d26a:	d104      	bne.n	800d276 <HAL_TIM_IC_Start_IT+0x2e>
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d272:	b2db      	uxtb	r3, r3
 800d274:	e01b      	b.n	800d2ae <HAL_TIM_IC_Start_IT+0x66>
 800d276:	683b      	ldr	r3, [r7, #0]
 800d278:	2b08      	cmp	r3, #8
 800d27a:	d104      	bne.n	800d286 <HAL_TIM_IC_Start_IT+0x3e>
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d282:	b2db      	uxtb	r3, r3
 800d284:	e013      	b.n	800d2ae <HAL_TIM_IC_Start_IT+0x66>
 800d286:	683b      	ldr	r3, [r7, #0]
 800d288:	2b0c      	cmp	r3, #12
 800d28a:	d104      	bne.n	800d296 <HAL_TIM_IC_Start_IT+0x4e>
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d292:	b2db      	uxtb	r3, r3
 800d294:	e00b      	b.n	800d2ae <HAL_TIM_IC_Start_IT+0x66>
 800d296:	683b      	ldr	r3, [r7, #0]
 800d298:	2b10      	cmp	r3, #16
 800d29a:	d104      	bne.n	800d2a6 <HAL_TIM_IC_Start_IT+0x5e>
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d2a2:	b2db      	uxtb	r3, r3
 800d2a4:	e003      	b.n	800d2ae <HAL_TIM_IC_Start_IT+0x66>
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d2ac:	b2db      	uxtb	r3, r3
 800d2ae:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800d2b0:	683b      	ldr	r3, [r7, #0]
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d104      	bne.n	800d2c0 <HAL_TIM_IC_Start_IT+0x78>
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d2bc:	b2db      	uxtb	r3, r3
 800d2be:	e013      	b.n	800d2e8 <HAL_TIM_IC_Start_IT+0xa0>
 800d2c0:	683b      	ldr	r3, [r7, #0]
 800d2c2:	2b04      	cmp	r3, #4
 800d2c4:	d104      	bne.n	800d2d0 <HAL_TIM_IC_Start_IT+0x88>
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d2cc:	b2db      	uxtb	r3, r3
 800d2ce:	e00b      	b.n	800d2e8 <HAL_TIM_IC_Start_IT+0xa0>
 800d2d0:	683b      	ldr	r3, [r7, #0]
 800d2d2:	2b08      	cmp	r3, #8
 800d2d4:	d104      	bne.n	800d2e0 <HAL_TIM_IC_Start_IT+0x98>
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800d2dc:	b2db      	uxtb	r3, r3
 800d2de:	e003      	b.n	800d2e8 <HAL_TIM_IC_Start_IT+0xa0>
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800d2e6:	b2db      	uxtb	r3, r3
 800d2e8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800d2ea:	7bbb      	ldrb	r3, [r7, #14]
 800d2ec:	2b01      	cmp	r3, #1
 800d2ee:	d102      	bne.n	800d2f6 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800d2f0:	7b7b      	ldrb	r3, [r7, #13]
 800d2f2:	2b01      	cmp	r3, #1
 800d2f4:	d001      	beq.n	800d2fa <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800d2f6:	2301      	movs	r3, #1
 800d2f8:	e0e2      	b.n	800d4c0 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d2fa:	683b      	ldr	r3, [r7, #0]
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	d104      	bne.n	800d30a <HAL_TIM_IC_Start_IT+0xc2>
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	2202      	movs	r2, #2
 800d304:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d308:	e023      	b.n	800d352 <HAL_TIM_IC_Start_IT+0x10a>
 800d30a:	683b      	ldr	r3, [r7, #0]
 800d30c:	2b04      	cmp	r3, #4
 800d30e:	d104      	bne.n	800d31a <HAL_TIM_IC_Start_IT+0xd2>
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	2202      	movs	r2, #2
 800d314:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d318:	e01b      	b.n	800d352 <HAL_TIM_IC_Start_IT+0x10a>
 800d31a:	683b      	ldr	r3, [r7, #0]
 800d31c:	2b08      	cmp	r3, #8
 800d31e:	d104      	bne.n	800d32a <HAL_TIM_IC_Start_IT+0xe2>
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	2202      	movs	r2, #2
 800d324:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d328:	e013      	b.n	800d352 <HAL_TIM_IC_Start_IT+0x10a>
 800d32a:	683b      	ldr	r3, [r7, #0]
 800d32c:	2b0c      	cmp	r3, #12
 800d32e:	d104      	bne.n	800d33a <HAL_TIM_IC_Start_IT+0xf2>
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	2202      	movs	r2, #2
 800d334:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d338:	e00b      	b.n	800d352 <HAL_TIM_IC_Start_IT+0x10a>
 800d33a:	683b      	ldr	r3, [r7, #0]
 800d33c:	2b10      	cmp	r3, #16
 800d33e:	d104      	bne.n	800d34a <HAL_TIM_IC_Start_IT+0x102>
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	2202      	movs	r2, #2
 800d344:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d348:	e003      	b.n	800d352 <HAL_TIM_IC_Start_IT+0x10a>
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	2202      	movs	r2, #2
 800d34e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d352:	683b      	ldr	r3, [r7, #0]
 800d354:	2b00      	cmp	r3, #0
 800d356:	d104      	bne.n	800d362 <HAL_TIM_IC_Start_IT+0x11a>
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	2202      	movs	r2, #2
 800d35c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d360:	e013      	b.n	800d38a <HAL_TIM_IC_Start_IT+0x142>
 800d362:	683b      	ldr	r3, [r7, #0]
 800d364:	2b04      	cmp	r3, #4
 800d366:	d104      	bne.n	800d372 <HAL_TIM_IC_Start_IT+0x12a>
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	2202      	movs	r2, #2
 800d36c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d370:	e00b      	b.n	800d38a <HAL_TIM_IC_Start_IT+0x142>
 800d372:	683b      	ldr	r3, [r7, #0]
 800d374:	2b08      	cmp	r3, #8
 800d376:	d104      	bne.n	800d382 <HAL_TIM_IC_Start_IT+0x13a>
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	2202      	movs	r2, #2
 800d37c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d380:	e003      	b.n	800d38a <HAL_TIM_IC_Start_IT+0x142>
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	2202      	movs	r2, #2
 800d386:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 800d38a:	683b      	ldr	r3, [r7, #0]
 800d38c:	2b0c      	cmp	r3, #12
 800d38e:	d841      	bhi.n	800d414 <HAL_TIM_IC_Start_IT+0x1cc>
 800d390:	a201      	add	r2, pc, #4	@ (adr r2, 800d398 <HAL_TIM_IC_Start_IT+0x150>)
 800d392:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d396:	bf00      	nop
 800d398:	0800d3cd 	.word	0x0800d3cd
 800d39c:	0800d415 	.word	0x0800d415
 800d3a0:	0800d415 	.word	0x0800d415
 800d3a4:	0800d415 	.word	0x0800d415
 800d3a8:	0800d3df 	.word	0x0800d3df
 800d3ac:	0800d415 	.word	0x0800d415
 800d3b0:	0800d415 	.word	0x0800d415
 800d3b4:	0800d415 	.word	0x0800d415
 800d3b8:	0800d3f1 	.word	0x0800d3f1
 800d3bc:	0800d415 	.word	0x0800d415
 800d3c0:	0800d415 	.word	0x0800d415
 800d3c4:	0800d415 	.word	0x0800d415
 800d3c8:	0800d403 	.word	0x0800d403
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	68da      	ldr	r2, [r3, #12]
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	f042 0202 	orr.w	r2, r2, #2
 800d3da:	60da      	str	r2, [r3, #12]
      break;
 800d3dc:	e01d      	b.n	800d41a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	68da      	ldr	r2, [r3, #12]
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	f042 0204 	orr.w	r2, r2, #4
 800d3ec:	60da      	str	r2, [r3, #12]
      break;
 800d3ee:	e014      	b.n	800d41a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	68da      	ldr	r2, [r3, #12]
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	f042 0208 	orr.w	r2, r2, #8
 800d3fe:	60da      	str	r2, [r3, #12]
      break;
 800d400:	e00b      	b.n	800d41a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	68da      	ldr	r2, [r3, #12]
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	f042 0210 	orr.w	r2, r2, #16
 800d410:	60da      	str	r2, [r3, #12]
      break;
 800d412:	e002      	b.n	800d41a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 800d414:	2301      	movs	r3, #1
 800d416:	73fb      	strb	r3, [r7, #15]
      break;
 800d418:	bf00      	nop
  }

  if (status == HAL_OK)
 800d41a:	7bfb      	ldrb	r3, [r7, #15]
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d14e      	bne.n	800d4be <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	2201      	movs	r2, #1
 800d426:	6839      	ldr	r1, [r7, #0]
 800d428:	4618      	mov	r0, r3
 800d42a:	f001 fa79 	bl	800e920 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	4a25      	ldr	r2, [pc, #148]	@ (800d4c8 <HAL_TIM_IC_Start_IT+0x280>)
 800d434:	4293      	cmp	r3, r2
 800d436:	d022      	beq.n	800d47e <HAL_TIM_IC_Start_IT+0x236>
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d440:	d01d      	beq.n	800d47e <HAL_TIM_IC_Start_IT+0x236>
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	4a21      	ldr	r2, [pc, #132]	@ (800d4cc <HAL_TIM_IC_Start_IT+0x284>)
 800d448:	4293      	cmp	r3, r2
 800d44a:	d018      	beq.n	800d47e <HAL_TIM_IC_Start_IT+0x236>
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	4a1f      	ldr	r2, [pc, #124]	@ (800d4d0 <HAL_TIM_IC_Start_IT+0x288>)
 800d452:	4293      	cmp	r3, r2
 800d454:	d013      	beq.n	800d47e <HAL_TIM_IC_Start_IT+0x236>
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	4a1e      	ldr	r2, [pc, #120]	@ (800d4d4 <HAL_TIM_IC_Start_IT+0x28c>)
 800d45c:	4293      	cmp	r3, r2
 800d45e:	d00e      	beq.n	800d47e <HAL_TIM_IC_Start_IT+0x236>
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	4a1c      	ldr	r2, [pc, #112]	@ (800d4d8 <HAL_TIM_IC_Start_IT+0x290>)
 800d466:	4293      	cmp	r3, r2
 800d468:	d009      	beq.n	800d47e <HAL_TIM_IC_Start_IT+0x236>
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	4a1b      	ldr	r2, [pc, #108]	@ (800d4dc <HAL_TIM_IC_Start_IT+0x294>)
 800d470:	4293      	cmp	r3, r2
 800d472:	d004      	beq.n	800d47e <HAL_TIM_IC_Start_IT+0x236>
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	4a19      	ldr	r2, [pc, #100]	@ (800d4e0 <HAL_TIM_IC_Start_IT+0x298>)
 800d47a:	4293      	cmp	r3, r2
 800d47c:	d115      	bne.n	800d4aa <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	689a      	ldr	r2, [r3, #8]
 800d484:	4b17      	ldr	r3, [pc, #92]	@ (800d4e4 <HAL_TIM_IC_Start_IT+0x29c>)
 800d486:	4013      	ands	r3, r2
 800d488:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d48a:	68bb      	ldr	r3, [r7, #8]
 800d48c:	2b06      	cmp	r3, #6
 800d48e:	d015      	beq.n	800d4bc <HAL_TIM_IC_Start_IT+0x274>
 800d490:	68bb      	ldr	r3, [r7, #8]
 800d492:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d496:	d011      	beq.n	800d4bc <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	681a      	ldr	r2, [r3, #0]
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	f042 0201 	orr.w	r2, r2, #1
 800d4a6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d4a8:	e008      	b.n	800d4bc <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	681a      	ldr	r2, [r3, #0]
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	f042 0201 	orr.w	r2, r2, #1
 800d4b8:	601a      	str	r2, [r3, #0]
 800d4ba:	e000      	b.n	800d4be <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d4bc:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800d4be:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4c0:	4618      	mov	r0, r3
 800d4c2:	3710      	adds	r7, #16
 800d4c4:	46bd      	mov	sp, r7
 800d4c6:	bd80      	pop	{r7, pc}
 800d4c8:	40012c00 	.word	0x40012c00
 800d4cc:	40000400 	.word	0x40000400
 800d4d0:	40000800 	.word	0x40000800
 800d4d4:	40000c00 	.word	0x40000c00
 800d4d8:	40013400 	.word	0x40013400
 800d4dc:	40014000 	.word	0x40014000
 800d4e0:	40015000 	.word	0x40015000
 800d4e4:	00010007 	.word	0x00010007

0800d4e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d4e8:	b580      	push	{r7, lr}
 800d4ea:	b084      	sub	sp, #16
 800d4ec:	af00      	add	r7, sp, #0
 800d4ee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	68db      	ldr	r3, [r3, #12]
 800d4f6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	691b      	ldr	r3, [r3, #16]
 800d4fe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800d500:	68bb      	ldr	r3, [r7, #8]
 800d502:	f003 0302 	and.w	r3, r3, #2
 800d506:	2b00      	cmp	r3, #0
 800d508:	d020      	beq.n	800d54c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	f003 0302 	and.w	r3, r3, #2
 800d510:	2b00      	cmp	r3, #0
 800d512:	d01b      	beq.n	800d54c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	f06f 0202 	mvn.w	r2, #2
 800d51c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	2201      	movs	r2, #1
 800d522:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	699b      	ldr	r3, [r3, #24]
 800d52a:	f003 0303 	and.w	r3, r3, #3
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d003      	beq.n	800d53a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d532:	6878      	ldr	r0, [r7, #4]
 800d534:	f7fa fedd 	bl	80082f2 <HAL_TIM_IC_CaptureCallback>
 800d538:	e005      	b.n	800d546 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d53a:	6878      	ldr	r0, [r7, #4]
 800d53c:	f000 fc2e 	bl	800dd9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d540:	6878      	ldr	r0, [r7, #4]
 800d542:	f000 fc35 	bl	800ddb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	2200      	movs	r2, #0
 800d54a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800d54c:	68bb      	ldr	r3, [r7, #8]
 800d54e:	f003 0304 	and.w	r3, r3, #4
 800d552:	2b00      	cmp	r3, #0
 800d554:	d020      	beq.n	800d598 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	f003 0304 	and.w	r3, r3, #4
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d01b      	beq.n	800d598 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	f06f 0204 	mvn.w	r2, #4
 800d568:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	2202      	movs	r2, #2
 800d56e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	699b      	ldr	r3, [r3, #24]
 800d576:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d003      	beq.n	800d586 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d57e:	6878      	ldr	r0, [r7, #4]
 800d580:	f7fa feb7 	bl	80082f2 <HAL_TIM_IC_CaptureCallback>
 800d584:	e005      	b.n	800d592 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d586:	6878      	ldr	r0, [r7, #4]
 800d588:	f000 fc08 	bl	800dd9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d58c:	6878      	ldr	r0, [r7, #4]
 800d58e:	f000 fc0f 	bl	800ddb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	2200      	movs	r2, #0
 800d596:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800d598:	68bb      	ldr	r3, [r7, #8]
 800d59a:	f003 0308 	and.w	r3, r3, #8
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d020      	beq.n	800d5e4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	f003 0308 	and.w	r3, r3, #8
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d01b      	beq.n	800d5e4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	f06f 0208 	mvn.w	r2, #8
 800d5b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	2204      	movs	r2, #4
 800d5ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	681b      	ldr	r3, [r3, #0]
 800d5c0:	69db      	ldr	r3, [r3, #28]
 800d5c2:	f003 0303 	and.w	r3, r3, #3
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	d003      	beq.n	800d5d2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d5ca:	6878      	ldr	r0, [r7, #4]
 800d5cc:	f7fa fe91 	bl	80082f2 <HAL_TIM_IC_CaptureCallback>
 800d5d0:	e005      	b.n	800d5de <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d5d2:	6878      	ldr	r0, [r7, #4]
 800d5d4:	f000 fbe2 	bl	800dd9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d5d8:	6878      	ldr	r0, [r7, #4]
 800d5da:	f000 fbe9 	bl	800ddb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	2200      	movs	r2, #0
 800d5e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800d5e4:	68bb      	ldr	r3, [r7, #8]
 800d5e6:	f003 0310 	and.w	r3, r3, #16
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d020      	beq.n	800d630 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800d5ee:	68fb      	ldr	r3, [r7, #12]
 800d5f0:	f003 0310 	and.w	r3, r3, #16
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d01b      	beq.n	800d630 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	f06f 0210 	mvn.w	r2, #16
 800d600:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	2208      	movs	r2, #8
 800d606:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	69db      	ldr	r3, [r3, #28]
 800d60e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d612:	2b00      	cmp	r3, #0
 800d614:	d003      	beq.n	800d61e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d616:	6878      	ldr	r0, [r7, #4]
 800d618:	f7fa fe6b 	bl	80082f2 <HAL_TIM_IC_CaptureCallback>
 800d61c:	e005      	b.n	800d62a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d61e:	6878      	ldr	r0, [r7, #4]
 800d620:	f000 fbbc 	bl	800dd9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d624:	6878      	ldr	r0, [r7, #4]
 800d626:	f000 fbc3 	bl	800ddb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	2200      	movs	r2, #0
 800d62e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800d630:	68bb      	ldr	r3, [r7, #8]
 800d632:	f003 0301 	and.w	r3, r3, #1
 800d636:	2b00      	cmp	r3, #0
 800d638:	d00c      	beq.n	800d654 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	f003 0301 	and.w	r3, r3, #1
 800d640:	2b00      	cmp	r3, #0
 800d642:	d007      	beq.n	800d654 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	f06f 0201 	mvn.w	r2, #1
 800d64c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d64e:	6878      	ldr	r0, [r7, #4]
 800d650:	f7fa fe60 	bl	8008314 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d654:	68bb      	ldr	r3, [r7, #8]
 800d656:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	d104      	bne.n	800d668 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800d65e:	68bb      	ldr	r3, [r7, #8]
 800d660:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d664:	2b00      	cmp	r3, #0
 800d666:	d00c      	beq.n	800d682 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d007      	beq.n	800d682 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800d67a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d67c:	6878      	ldr	r0, [r7, #4]
 800d67e:	f001 faa9 	bl	800ebd4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800d682:	68bb      	ldr	r3, [r7, #8]
 800d684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d00c      	beq.n	800d6a6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d692:	2b00      	cmp	r3, #0
 800d694:	d007      	beq.n	800d6a6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800d69e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d6a0:	6878      	ldr	r0, [r7, #4]
 800d6a2:	f001 faa1 	bl	800ebe8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800d6a6:	68bb      	ldr	r3, [r7, #8]
 800d6a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d00c      	beq.n	800d6ca <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d007      	beq.n	800d6ca <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800d6c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d6c4:	6878      	ldr	r0, [r7, #4]
 800d6c6:	f000 fb7d 	bl	800ddc4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800d6ca:	68bb      	ldr	r3, [r7, #8]
 800d6cc:	f003 0320 	and.w	r3, r3, #32
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d00c      	beq.n	800d6ee <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	f003 0320 	and.w	r3, r3, #32
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d007      	beq.n	800d6ee <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	f06f 0220 	mvn.w	r2, #32
 800d6e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d6e8:	6878      	ldr	r0, [r7, #4]
 800d6ea:	f001 fa69 	bl	800ebc0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800d6ee:	68bb      	ldr	r3, [r7, #8]
 800d6f0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d00c      	beq.n	800d712 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d007      	beq.n	800d712 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800d70a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800d70c:	6878      	ldr	r0, [r7, #4]
 800d70e:	f001 fa75 	bl	800ebfc <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800d712:	68bb      	ldr	r3, [r7, #8]
 800d714:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d00c      	beq.n	800d736 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800d722:	2b00      	cmp	r3, #0
 800d724:	d007      	beq.n	800d736 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800d72e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800d730:	6878      	ldr	r0, [r7, #4]
 800d732:	f001 fa6d 	bl	800ec10 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800d736:	68bb      	ldr	r3, [r7, #8]
 800d738:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d00c      	beq.n	800d75a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d746:	2b00      	cmp	r3, #0
 800d748:	d007      	beq.n	800d75a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800d752:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800d754:	6878      	ldr	r0, [r7, #4]
 800d756:	f001 fa65 	bl	800ec24 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800d75a:	68bb      	ldr	r3, [r7, #8]
 800d75c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d760:	2b00      	cmp	r3, #0
 800d762:	d00c      	beq.n	800d77e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800d764:	68fb      	ldr	r3, [r7, #12]
 800d766:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d007      	beq.n	800d77e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800d776:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800d778:	6878      	ldr	r0, [r7, #4]
 800d77a:	f001 fa5d 	bl	800ec38 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d77e:	bf00      	nop
 800d780:	3710      	adds	r7, #16
 800d782:	46bd      	mov	sp, r7
 800d784:	bd80      	pop	{r7, pc}

0800d786 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800d786:	b580      	push	{r7, lr}
 800d788:	b086      	sub	sp, #24
 800d78a:	af00      	add	r7, sp, #0
 800d78c:	60f8      	str	r0, [r7, #12]
 800d78e:	60b9      	str	r1, [r7, #8]
 800d790:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d792:	2300      	movs	r3, #0
 800d794:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d79c:	2b01      	cmp	r3, #1
 800d79e:	d101      	bne.n	800d7a4 <HAL_TIM_IC_ConfigChannel+0x1e>
 800d7a0:	2302      	movs	r3, #2
 800d7a2:	e088      	b.n	800d8b6 <HAL_TIM_IC_ConfigChannel+0x130>
 800d7a4:	68fb      	ldr	r3, [r7, #12]
 800d7a6:	2201      	movs	r2, #1
 800d7a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d11b      	bne.n	800d7ea <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800d7b6:	68bb      	ldr	r3, [r7, #8]
 800d7b8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800d7ba:	68bb      	ldr	r3, [r7, #8]
 800d7bc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800d7be:	68bb      	ldr	r3, [r7, #8]
 800d7c0:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800d7c2:	f000 fee7 	bl	800e594 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	681b      	ldr	r3, [r3, #0]
 800d7ca:	699a      	ldr	r2, [r3, #24]
 800d7cc:	68fb      	ldr	r3, [r7, #12]
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	f022 020c 	bic.w	r2, r2, #12
 800d7d4:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	6999      	ldr	r1, [r3, #24]
 800d7dc:	68bb      	ldr	r3, [r7, #8]
 800d7de:	689a      	ldr	r2, [r3, #8]
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	430a      	orrs	r2, r1
 800d7e6:	619a      	str	r2, [r3, #24]
 800d7e8:	e060      	b.n	800d8ac <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	2b04      	cmp	r3, #4
 800d7ee:	d11c      	bne.n	800d82a <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800d7f4:	68bb      	ldr	r3, [r7, #8]
 800d7f6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800d7f8:	68bb      	ldr	r3, [r7, #8]
 800d7fa:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800d7fc:	68bb      	ldr	r3, [r7, #8]
 800d7fe:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800d800:	f000 ff6b 	bl	800e6da <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	699a      	ldr	r2, [r3, #24]
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800d812:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	6999      	ldr	r1, [r3, #24]
 800d81a:	68bb      	ldr	r3, [r7, #8]
 800d81c:	689b      	ldr	r3, [r3, #8]
 800d81e:	021a      	lsls	r2, r3, #8
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	430a      	orrs	r2, r1
 800d826:	619a      	str	r2, [r3, #24]
 800d828:	e040      	b.n	800d8ac <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	2b08      	cmp	r3, #8
 800d82e:	d11b      	bne.n	800d868 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800d830:	68fb      	ldr	r3, [r7, #12]
 800d832:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800d834:	68bb      	ldr	r3, [r7, #8]
 800d836:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800d838:	68bb      	ldr	r3, [r7, #8]
 800d83a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800d83c:	68bb      	ldr	r3, [r7, #8]
 800d83e:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800d840:	f000 ffb8 	bl	800e7b4 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	69da      	ldr	r2, [r3, #28]
 800d84a:	68fb      	ldr	r3, [r7, #12]
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	f022 020c 	bic.w	r2, r2, #12
 800d852:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800d854:	68fb      	ldr	r3, [r7, #12]
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	69d9      	ldr	r1, [r3, #28]
 800d85a:	68bb      	ldr	r3, [r7, #8]
 800d85c:	689a      	ldr	r2, [r3, #8]
 800d85e:	68fb      	ldr	r3, [r7, #12]
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	430a      	orrs	r2, r1
 800d864:	61da      	str	r2, [r3, #28]
 800d866:	e021      	b.n	800d8ac <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	2b0c      	cmp	r3, #12
 800d86c:	d11c      	bne.n	800d8a8 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800d872:	68bb      	ldr	r3, [r7, #8]
 800d874:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800d876:	68bb      	ldr	r3, [r7, #8]
 800d878:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800d87a:	68bb      	ldr	r3, [r7, #8]
 800d87c:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800d87e:	f000 ffd5 	bl	800e82c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	69da      	ldr	r2, [r3, #28]
 800d888:	68fb      	ldr	r3, [r7, #12]
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800d890:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	681b      	ldr	r3, [r3, #0]
 800d896:	69d9      	ldr	r1, [r3, #28]
 800d898:	68bb      	ldr	r3, [r7, #8]
 800d89a:	689b      	ldr	r3, [r3, #8]
 800d89c:	021a      	lsls	r2, r3, #8
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	430a      	orrs	r2, r1
 800d8a4:	61da      	str	r2, [r3, #28]
 800d8a6:	e001      	b.n	800d8ac <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800d8a8:	2301      	movs	r3, #1
 800d8aa:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	2200      	movs	r2, #0
 800d8b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800d8b4:	7dfb      	ldrb	r3, [r7, #23]
}
 800d8b6:	4618      	mov	r0, r3
 800d8b8:	3718      	adds	r7, #24
 800d8ba:	46bd      	mov	sp, r7
 800d8bc:	bd80      	pop	{r7, pc}
	...

0800d8c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d8c0:	b580      	push	{r7, lr}
 800d8c2:	b086      	sub	sp, #24
 800d8c4:	af00      	add	r7, sp, #0
 800d8c6:	60f8      	str	r0, [r7, #12]
 800d8c8:	60b9      	str	r1, [r7, #8]
 800d8ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d8cc:	2300      	movs	r3, #0
 800d8ce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d8d0:	68fb      	ldr	r3, [r7, #12]
 800d8d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d8d6:	2b01      	cmp	r3, #1
 800d8d8:	d101      	bne.n	800d8de <HAL_TIM_PWM_ConfigChannel+0x1e>
 800d8da:	2302      	movs	r3, #2
 800d8dc:	e0ff      	b.n	800dade <HAL_TIM_PWM_ConfigChannel+0x21e>
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	2201      	movs	r2, #1
 800d8e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	2b14      	cmp	r3, #20
 800d8ea:	f200 80f0 	bhi.w	800dace <HAL_TIM_PWM_ConfigChannel+0x20e>
 800d8ee:	a201      	add	r2, pc, #4	@ (adr r2, 800d8f4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800d8f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d8f4:	0800d949 	.word	0x0800d949
 800d8f8:	0800dacf 	.word	0x0800dacf
 800d8fc:	0800dacf 	.word	0x0800dacf
 800d900:	0800dacf 	.word	0x0800dacf
 800d904:	0800d989 	.word	0x0800d989
 800d908:	0800dacf 	.word	0x0800dacf
 800d90c:	0800dacf 	.word	0x0800dacf
 800d910:	0800dacf 	.word	0x0800dacf
 800d914:	0800d9cb 	.word	0x0800d9cb
 800d918:	0800dacf 	.word	0x0800dacf
 800d91c:	0800dacf 	.word	0x0800dacf
 800d920:	0800dacf 	.word	0x0800dacf
 800d924:	0800da0b 	.word	0x0800da0b
 800d928:	0800dacf 	.word	0x0800dacf
 800d92c:	0800dacf 	.word	0x0800dacf
 800d930:	0800dacf 	.word	0x0800dacf
 800d934:	0800da4d 	.word	0x0800da4d
 800d938:	0800dacf 	.word	0x0800dacf
 800d93c:	0800dacf 	.word	0x0800dacf
 800d940:	0800dacf 	.word	0x0800dacf
 800d944:	0800da8d 	.word	0x0800da8d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d948:	68fb      	ldr	r3, [r7, #12]
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	68b9      	ldr	r1, [r7, #8]
 800d94e:	4618      	mov	r0, r3
 800d950:	f000 faf6 	bl	800df40 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d954:	68fb      	ldr	r3, [r7, #12]
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	699a      	ldr	r2, [r3, #24]
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	f042 0208 	orr.w	r2, r2, #8
 800d962:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	699a      	ldr	r2, [r3, #24]
 800d96a:	68fb      	ldr	r3, [r7, #12]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	f022 0204 	bic.w	r2, r2, #4
 800d972:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	681b      	ldr	r3, [r3, #0]
 800d978:	6999      	ldr	r1, [r3, #24]
 800d97a:	68bb      	ldr	r3, [r7, #8]
 800d97c:	691a      	ldr	r2, [r3, #16]
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	430a      	orrs	r2, r1
 800d984:	619a      	str	r2, [r3, #24]
      break;
 800d986:	e0a5      	b.n	800dad4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d988:	68fb      	ldr	r3, [r7, #12]
 800d98a:	681b      	ldr	r3, [r3, #0]
 800d98c:	68b9      	ldr	r1, [r7, #8]
 800d98e:	4618      	mov	r0, r3
 800d990:	f000 fb70 	bl	800e074 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	681b      	ldr	r3, [r3, #0]
 800d998:	699a      	ldr	r2, [r3, #24]
 800d99a:	68fb      	ldr	r3, [r7, #12]
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d9a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d9a4:	68fb      	ldr	r3, [r7, #12]
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	699a      	ldr	r2, [r3, #24]
 800d9aa:	68fb      	ldr	r3, [r7, #12]
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d9b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d9b4:	68fb      	ldr	r3, [r7, #12]
 800d9b6:	681b      	ldr	r3, [r3, #0]
 800d9b8:	6999      	ldr	r1, [r3, #24]
 800d9ba:	68bb      	ldr	r3, [r7, #8]
 800d9bc:	691b      	ldr	r3, [r3, #16]
 800d9be:	021a      	lsls	r2, r3, #8
 800d9c0:	68fb      	ldr	r3, [r7, #12]
 800d9c2:	681b      	ldr	r3, [r3, #0]
 800d9c4:	430a      	orrs	r2, r1
 800d9c6:	619a      	str	r2, [r3, #24]
      break;
 800d9c8:	e084      	b.n	800dad4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	68b9      	ldr	r1, [r7, #8]
 800d9d0:	4618      	mov	r0, r3
 800d9d2:	f000 fbe3 	bl	800e19c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d9d6:	68fb      	ldr	r3, [r7, #12]
 800d9d8:	681b      	ldr	r3, [r3, #0]
 800d9da:	69da      	ldr	r2, [r3, #28]
 800d9dc:	68fb      	ldr	r3, [r7, #12]
 800d9de:	681b      	ldr	r3, [r3, #0]
 800d9e0:	f042 0208 	orr.w	r2, r2, #8
 800d9e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	681b      	ldr	r3, [r3, #0]
 800d9ea:	69da      	ldr	r2, [r3, #28]
 800d9ec:	68fb      	ldr	r3, [r7, #12]
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	f022 0204 	bic.w	r2, r2, #4
 800d9f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	69d9      	ldr	r1, [r3, #28]
 800d9fc:	68bb      	ldr	r3, [r7, #8]
 800d9fe:	691a      	ldr	r2, [r3, #16]
 800da00:	68fb      	ldr	r3, [r7, #12]
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	430a      	orrs	r2, r1
 800da06:	61da      	str	r2, [r3, #28]
      break;
 800da08:	e064      	b.n	800dad4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	68b9      	ldr	r1, [r7, #8]
 800da10:	4618      	mov	r0, r3
 800da12:	f000 fc55 	bl	800e2c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800da16:	68fb      	ldr	r3, [r7, #12]
 800da18:	681b      	ldr	r3, [r3, #0]
 800da1a:	69da      	ldr	r2, [r3, #28]
 800da1c:	68fb      	ldr	r3, [r7, #12]
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800da24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800da26:	68fb      	ldr	r3, [r7, #12]
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	69da      	ldr	r2, [r3, #28]
 800da2c:	68fb      	ldr	r3, [r7, #12]
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800da34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	69d9      	ldr	r1, [r3, #28]
 800da3c:	68bb      	ldr	r3, [r7, #8]
 800da3e:	691b      	ldr	r3, [r3, #16]
 800da40:	021a      	lsls	r2, r3, #8
 800da42:	68fb      	ldr	r3, [r7, #12]
 800da44:	681b      	ldr	r3, [r3, #0]
 800da46:	430a      	orrs	r2, r1
 800da48:	61da      	str	r2, [r3, #28]
      break;
 800da4a:	e043      	b.n	800dad4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800da4c:	68fb      	ldr	r3, [r7, #12]
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	68b9      	ldr	r1, [r7, #8]
 800da52:	4618      	mov	r0, r3
 800da54:	f000 fcc8 	bl	800e3e8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	f042 0208 	orr.w	r2, r2, #8
 800da66:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	681b      	ldr	r3, [r3, #0]
 800da6c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	f022 0204 	bic.w	r2, r2, #4
 800da76:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	681b      	ldr	r3, [r3, #0]
 800da7c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800da7e:	68bb      	ldr	r3, [r7, #8]
 800da80:	691a      	ldr	r2, [r3, #16]
 800da82:	68fb      	ldr	r3, [r7, #12]
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	430a      	orrs	r2, r1
 800da88:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800da8a:	e023      	b.n	800dad4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800da8c:	68fb      	ldr	r3, [r7, #12]
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	68b9      	ldr	r1, [r7, #8]
 800da92:	4618      	mov	r0, r3
 800da94:	f000 fd12 	bl	800e4bc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800da98:	68fb      	ldr	r3, [r7, #12]
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800daa6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dab6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	681b      	ldr	r3, [r3, #0]
 800dabc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800dabe:	68bb      	ldr	r3, [r7, #8]
 800dac0:	691b      	ldr	r3, [r3, #16]
 800dac2:	021a      	lsls	r2, r3, #8
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	430a      	orrs	r2, r1
 800daca:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800dacc:	e002      	b.n	800dad4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800dace:	2301      	movs	r3, #1
 800dad0:	75fb      	strb	r3, [r7, #23]
      break;
 800dad2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	2200      	movs	r2, #0
 800dad8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800dadc:	7dfb      	ldrb	r3, [r7, #23]
}
 800dade:	4618      	mov	r0, r3
 800dae0:	3718      	adds	r7, #24
 800dae2:	46bd      	mov	sp, r7
 800dae4:	bd80      	pop	{r7, pc}
 800dae6:	bf00      	nop

0800dae8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800dae8:	b580      	push	{r7, lr}
 800daea:	b084      	sub	sp, #16
 800daec:	af00      	add	r7, sp, #0
 800daee:	6078      	str	r0, [r7, #4]
 800daf0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800daf2:	2300      	movs	r3, #0
 800daf4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dafc:	2b01      	cmp	r3, #1
 800dafe:	d101      	bne.n	800db04 <HAL_TIM_ConfigClockSource+0x1c>
 800db00:	2302      	movs	r3, #2
 800db02:	e0f6      	b.n	800dcf2 <HAL_TIM_ConfigClockSource+0x20a>
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	2201      	movs	r2, #1
 800db08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	2202      	movs	r2, #2
 800db10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	681b      	ldr	r3, [r3, #0]
 800db18:	689b      	ldr	r3, [r3, #8]
 800db1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800db1c:	68bb      	ldr	r3, [r7, #8]
 800db1e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800db22:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800db26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800db28:	68bb      	ldr	r3, [r7, #8]
 800db2a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800db2e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	68ba      	ldr	r2, [r7, #8]
 800db36:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800db38:	683b      	ldr	r3, [r7, #0]
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	4a6f      	ldr	r2, [pc, #444]	@ (800dcfc <HAL_TIM_ConfigClockSource+0x214>)
 800db3e:	4293      	cmp	r3, r2
 800db40:	f000 80c1 	beq.w	800dcc6 <HAL_TIM_ConfigClockSource+0x1de>
 800db44:	4a6d      	ldr	r2, [pc, #436]	@ (800dcfc <HAL_TIM_ConfigClockSource+0x214>)
 800db46:	4293      	cmp	r3, r2
 800db48:	f200 80c6 	bhi.w	800dcd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800db4c:	4a6c      	ldr	r2, [pc, #432]	@ (800dd00 <HAL_TIM_ConfigClockSource+0x218>)
 800db4e:	4293      	cmp	r3, r2
 800db50:	f000 80b9 	beq.w	800dcc6 <HAL_TIM_ConfigClockSource+0x1de>
 800db54:	4a6a      	ldr	r2, [pc, #424]	@ (800dd00 <HAL_TIM_ConfigClockSource+0x218>)
 800db56:	4293      	cmp	r3, r2
 800db58:	f200 80be 	bhi.w	800dcd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800db5c:	4a69      	ldr	r2, [pc, #420]	@ (800dd04 <HAL_TIM_ConfigClockSource+0x21c>)
 800db5e:	4293      	cmp	r3, r2
 800db60:	f000 80b1 	beq.w	800dcc6 <HAL_TIM_ConfigClockSource+0x1de>
 800db64:	4a67      	ldr	r2, [pc, #412]	@ (800dd04 <HAL_TIM_ConfigClockSource+0x21c>)
 800db66:	4293      	cmp	r3, r2
 800db68:	f200 80b6 	bhi.w	800dcd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800db6c:	4a66      	ldr	r2, [pc, #408]	@ (800dd08 <HAL_TIM_ConfigClockSource+0x220>)
 800db6e:	4293      	cmp	r3, r2
 800db70:	f000 80a9 	beq.w	800dcc6 <HAL_TIM_ConfigClockSource+0x1de>
 800db74:	4a64      	ldr	r2, [pc, #400]	@ (800dd08 <HAL_TIM_ConfigClockSource+0x220>)
 800db76:	4293      	cmp	r3, r2
 800db78:	f200 80ae 	bhi.w	800dcd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800db7c:	4a63      	ldr	r2, [pc, #396]	@ (800dd0c <HAL_TIM_ConfigClockSource+0x224>)
 800db7e:	4293      	cmp	r3, r2
 800db80:	f000 80a1 	beq.w	800dcc6 <HAL_TIM_ConfigClockSource+0x1de>
 800db84:	4a61      	ldr	r2, [pc, #388]	@ (800dd0c <HAL_TIM_ConfigClockSource+0x224>)
 800db86:	4293      	cmp	r3, r2
 800db88:	f200 80a6 	bhi.w	800dcd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800db8c:	4a60      	ldr	r2, [pc, #384]	@ (800dd10 <HAL_TIM_ConfigClockSource+0x228>)
 800db8e:	4293      	cmp	r3, r2
 800db90:	f000 8099 	beq.w	800dcc6 <HAL_TIM_ConfigClockSource+0x1de>
 800db94:	4a5e      	ldr	r2, [pc, #376]	@ (800dd10 <HAL_TIM_ConfigClockSource+0x228>)
 800db96:	4293      	cmp	r3, r2
 800db98:	f200 809e 	bhi.w	800dcd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800db9c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800dba0:	f000 8091 	beq.w	800dcc6 <HAL_TIM_ConfigClockSource+0x1de>
 800dba4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800dba8:	f200 8096 	bhi.w	800dcd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800dbac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dbb0:	f000 8089 	beq.w	800dcc6 <HAL_TIM_ConfigClockSource+0x1de>
 800dbb4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dbb8:	f200 808e 	bhi.w	800dcd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800dbbc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dbc0:	d03e      	beq.n	800dc40 <HAL_TIM_ConfigClockSource+0x158>
 800dbc2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dbc6:	f200 8087 	bhi.w	800dcd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800dbca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dbce:	f000 8086 	beq.w	800dcde <HAL_TIM_ConfigClockSource+0x1f6>
 800dbd2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dbd6:	d87f      	bhi.n	800dcd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800dbd8:	2b70      	cmp	r3, #112	@ 0x70
 800dbda:	d01a      	beq.n	800dc12 <HAL_TIM_ConfigClockSource+0x12a>
 800dbdc:	2b70      	cmp	r3, #112	@ 0x70
 800dbde:	d87b      	bhi.n	800dcd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800dbe0:	2b60      	cmp	r3, #96	@ 0x60
 800dbe2:	d050      	beq.n	800dc86 <HAL_TIM_ConfigClockSource+0x19e>
 800dbe4:	2b60      	cmp	r3, #96	@ 0x60
 800dbe6:	d877      	bhi.n	800dcd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800dbe8:	2b50      	cmp	r3, #80	@ 0x50
 800dbea:	d03c      	beq.n	800dc66 <HAL_TIM_ConfigClockSource+0x17e>
 800dbec:	2b50      	cmp	r3, #80	@ 0x50
 800dbee:	d873      	bhi.n	800dcd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800dbf0:	2b40      	cmp	r3, #64	@ 0x40
 800dbf2:	d058      	beq.n	800dca6 <HAL_TIM_ConfigClockSource+0x1be>
 800dbf4:	2b40      	cmp	r3, #64	@ 0x40
 800dbf6:	d86f      	bhi.n	800dcd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800dbf8:	2b30      	cmp	r3, #48	@ 0x30
 800dbfa:	d064      	beq.n	800dcc6 <HAL_TIM_ConfigClockSource+0x1de>
 800dbfc:	2b30      	cmp	r3, #48	@ 0x30
 800dbfe:	d86b      	bhi.n	800dcd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800dc00:	2b20      	cmp	r3, #32
 800dc02:	d060      	beq.n	800dcc6 <HAL_TIM_ConfigClockSource+0x1de>
 800dc04:	2b20      	cmp	r3, #32
 800dc06:	d867      	bhi.n	800dcd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d05c      	beq.n	800dcc6 <HAL_TIM_ConfigClockSource+0x1de>
 800dc0c:	2b10      	cmp	r3, #16
 800dc0e:	d05a      	beq.n	800dcc6 <HAL_TIM_ConfigClockSource+0x1de>
 800dc10:	e062      	b.n	800dcd8 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800dc16:	683b      	ldr	r3, [r7, #0]
 800dc18:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800dc1a:	683b      	ldr	r3, [r7, #0]
 800dc1c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800dc1e:	683b      	ldr	r3, [r7, #0]
 800dc20:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800dc22:	f000 fe5d 	bl	800e8e0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	689b      	ldr	r3, [r3, #8]
 800dc2c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800dc2e:	68bb      	ldr	r3, [r7, #8]
 800dc30:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800dc34:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	68ba      	ldr	r2, [r7, #8]
 800dc3c:	609a      	str	r2, [r3, #8]
      break;
 800dc3e:	e04f      	b.n	800dce0 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800dc44:	683b      	ldr	r3, [r7, #0]
 800dc46:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800dc48:	683b      	ldr	r3, [r7, #0]
 800dc4a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800dc4c:	683b      	ldr	r3, [r7, #0]
 800dc4e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800dc50:	f000 fe46 	bl	800e8e0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	681b      	ldr	r3, [r3, #0]
 800dc58:	689a      	ldr	r2, [r3, #8]
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800dc62:	609a      	str	r2, [r3, #8]
      break;
 800dc64:	e03c      	b.n	800dce0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800dc6a:	683b      	ldr	r3, [r7, #0]
 800dc6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800dc6e:	683b      	ldr	r3, [r7, #0]
 800dc70:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800dc72:	461a      	mov	r2, r3
 800dc74:	f000 fd02 	bl	800e67c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	2150      	movs	r1, #80	@ 0x50
 800dc7e:	4618      	mov	r0, r3
 800dc80:	f000 fe11 	bl	800e8a6 <TIM_ITRx_SetConfig>
      break;
 800dc84:	e02c      	b.n	800dce0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800dc8a:	683b      	ldr	r3, [r7, #0]
 800dc8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800dc8e:	683b      	ldr	r3, [r7, #0]
 800dc90:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800dc92:	461a      	mov	r2, r3
 800dc94:	f000 fd5e 	bl	800e754 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	2160      	movs	r1, #96	@ 0x60
 800dc9e:	4618      	mov	r0, r3
 800dca0:	f000 fe01 	bl	800e8a6 <TIM_ITRx_SetConfig>
      break;
 800dca4:	e01c      	b.n	800dce0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800dcaa:	683b      	ldr	r3, [r7, #0]
 800dcac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800dcae:	683b      	ldr	r3, [r7, #0]
 800dcb0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800dcb2:	461a      	mov	r2, r3
 800dcb4:	f000 fce2 	bl	800e67c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	2140      	movs	r1, #64	@ 0x40
 800dcbe:	4618      	mov	r0, r3
 800dcc0:	f000 fdf1 	bl	800e8a6 <TIM_ITRx_SetConfig>
      break;
 800dcc4:	e00c      	b.n	800dce0 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	681a      	ldr	r2, [r3, #0]
 800dcca:	683b      	ldr	r3, [r7, #0]
 800dccc:	681b      	ldr	r3, [r3, #0]
 800dcce:	4619      	mov	r1, r3
 800dcd0:	4610      	mov	r0, r2
 800dcd2:	f000 fde8 	bl	800e8a6 <TIM_ITRx_SetConfig>
      break;
 800dcd6:	e003      	b.n	800dce0 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800dcd8:	2301      	movs	r3, #1
 800dcda:	73fb      	strb	r3, [r7, #15]
      break;
 800dcdc:	e000      	b.n	800dce0 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800dcde:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	2201      	movs	r2, #1
 800dce4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	2200      	movs	r2, #0
 800dcec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800dcf0:	7bfb      	ldrb	r3, [r7, #15]
}
 800dcf2:	4618      	mov	r0, r3
 800dcf4:	3710      	adds	r7, #16
 800dcf6:	46bd      	mov	sp, r7
 800dcf8:	bd80      	pop	{r7, pc}
 800dcfa:	bf00      	nop
 800dcfc:	00100070 	.word	0x00100070
 800dd00:	00100060 	.word	0x00100060
 800dd04:	00100050 	.word	0x00100050
 800dd08:	00100040 	.word	0x00100040
 800dd0c:	00100030 	.word	0x00100030
 800dd10:	00100020 	.word	0x00100020

0800dd14 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800dd14:	b480      	push	{r7}
 800dd16:	b085      	sub	sp, #20
 800dd18:	af00      	add	r7, sp, #0
 800dd1a:	6078      	str	r0, [r7, #4]
 800dd1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800dd1e:	2300      	movs	r3, #0
 800dd20:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800dd22:	683b      	ldr	r3, [r7, #0]
 800dd24:	2b0c      	cmp	r3, #12
 800dd26:	d831      	bhi.n	800dd8c <HAL_TIM_ReadCapturedValue+0x78>
 800dd28:	a201      	add	r2, pc, #4	@ (adr r2, 800dd30 <HAL_TIM_ReadCapturedValue+0x1c>)
 800dd2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd2e:	bf00      	nop
 800dd30:	0800dd65 	.word	0x0800dd65
 800dd34:	0800dd8d 	.word	0x0800dd8d
 800dd38:	0800dd8d 	.word	0x0800dd8d
 800dd3c:	0800dd8d 	.word	0x0800dd8d
 800dd40:	0800dd6f 	.word	0x0800dd6f
 800dd44:	0800dd8d 	.word	0x0800dd8d
 800dd48:	0800dd8d 	.word	0x0800dd8d
 800dd4c:	0800dd8d 	.word	0x0800dd8d
 800dd50:	0800dd79 	.word	0x0800dd79
 800dd54:	0800dd8d 	.word	0x0800dd8d
 800dd58:	0800dd8d 	.word	0x0800dd8d
 800dd5c:	0800dd8d 	.word	0x0800dd8d
 800dd60:	0800dd83 	.word	0x0800dd83
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd6a:	60fb      	str	r3, [r7, #12]

      break;
 800dd6c:	e00f      	b.n	800dd8e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd74:	60fb      	str	r3, [r7, #12]

      break;
 800dd76:	e00a      	b.n	800dd8e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd7e:	60fb      	str	r3, [r7, #12]

      break;
 800dd80:	e005      	b.n	800dd8e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd88:	60fb      	str	r3, [r7, #12]

      break;
 800dd8a:	e000      	b.n	800dd8e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800dd8c:	bf00      	nop
  }

  return tmpreg;
 800dd8e:	68fb      	ldr	r3, [r7, #12]
}
 800dd90:	4618      	mov	r0, r3
 800dd92:	3714      	adds	r7, #20
 800dd94:	46bd      	mov	sp, r7
 800dd96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd9a:	4770      	bx	lr

0800dd9c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800dd9c:	b480      	push	{r7}
 800dd9e:	b083      	sub	sp, #12
 800dda0:	af00      	add	r7, sp, #0
 800dda2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800dda4:	bf00      	nop
 800dda6:	370c      	adds	r7, #12
 800dda8:	46bd      	mov	sp, r7
 800ddaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddae:	4770      	bx	lr

0800ddb0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ddb0:	b480      	push	{r7}
 800ddb2:	b083      	sub	sp, #12
 800ddb4:	af00      	add	r7, sp, #0
 800ddb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ddb8:	bf00      	nop
 800ddba:	370c      	adds	r7, #12
 800ddbc:	46bd      	mov	sp, r7
 800ddbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddc2:	4770      	bx	lr

0800ddc4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ddc4:	b480      	push	{r7}
 800ddc6:	b083      	sub	sp, #12
 800ddc8:	af00      	add	r7, sp, #0
 800ddca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ddcc:	bf00      	nop
 800ddce:	370c      	adds	r7, #12
 800ddd0:	46bd      	mov	sp, r7
 800ddd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddd6:	4770      	bx	lr

0800ddd8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ddd8:	b480      	push	{r7}
 800ddda:	b085      	sub	sp, #20
 800dddc:	af00      	add	r7, sp, #0
 800ddde:	6078      	str	r0, [r7, #4]
 800dde0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	4a4c      	ldr	r2, [pc, #304]	@ (800df1c <TIM_Base_SetConfig+0x144>)
 800ddec:	4293      	cmp	r3, r2
 800ddee:	d017      	beq.n	800de20 <TIM_Base_SetConfig+0x48>
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ddf6:	d013      	beq.n	800de20 <TIM_Base_SetConfig+0x48>
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	4a49      	ldr	r2, [pc, #292]	@ (800df20 <TIM_Base_SetConfig+0x148>)
 800ddfc:	4293      	cmp	r3, r2
 800ddfe:	d00f      	beq.n	800de20 <TIM_Base_SetConfig+0x48>
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	4a48      	ldr	r2, [pc, #288]	@ (800df24 <TIM_Base_SetConfig+0x14c>)
 800de04:	4293      	cmp	r3, r2
 800de06:	d00b      	beq.n	800de20 <TIM_Base_SetConfig+0x48>
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	4a47      	ldr	r2, [pc, #284]	@ (800df28 <TIM_Base_SetConfig+0x150>)
 800de0c:	4293      	cmp	r3, r2
 800de0e:	d007      	beq.n	800de20 <TIM_Base_SetConfig+0x48>
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	4a46      	ldr	r2, [pc, #280]	@ (800df2c <TIM_Base_SetConfig+0x154>)
 800de14:	4293      	cmp	r3, r2
 800de16:	d003      	beq.n	800de20 <TIM_Base_SetConfig+0x48>
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	4a45      	ldr	r2, [pc, #276]	@ (800df30 <TIM_Base_SetConfig+0x158>)
 800de1c:	4293      	cmp	r3, r2
 800de1e:	d108      	bne.n	800de32 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800de26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800de28:	683b      	ldr	r3, [r7, #0]
 800de2a:	685b      	ldr	r3, [r3, #4]
 800de2c:	68fa      	ldr	r2, [r7, #12]
 800de2e:	4313      	orrs	r3, r2
 800de30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	4a39      	ldr	r2, [pc, #228]	@ (800df1c <TIM_Base_SetConfig+0x144>)
 800de36:	4293      	cmp	r3, r2
 800de38:	d023      	beq.n	800de82 <TIM_Base_SetConfig+0xaa>
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800de40:	d01f      	beq.n	800de82 <TIM_Base_SetConfig+0xaa>
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	4a36      	ldr	r2, [pc, #216]	@ (800df20 <TIM_Base_SetConfig+0x148>)
 800de46:	4293      	cmp	r3, r2
 800de48:	d01b      	beq.n	800de82 <TIM_Base_SetConfig+0xaa>
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	4a35      	ldr	r2, [pc, #212]	@ (800df24 <TIM_Base_SetConfig+0x14c>)
 800de4e:	4293      	cmp	r3, r2
 800de50:	d017      	beq.n	800de82 <TIM_Base_SetConfig+0xaa>
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	4a34      	ldr	r2, [pc, #208]	@ (800df28 <TIM_Base_SetConfig+0x150>)
 800de56:	4293      	cmp	r3, r2
 800de58:	d013      	beq.n	800de82 <TIM_Base_SetConfig+0xaa>
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	4a33      	ldr	r2, [pc, #204]	@ (800df2c <TIM_Base_SetConfig+0x154>)
 800de5e:	4293      	cmp	r3, r2
 800de60:	d00f      	beq.n	800de82 <TIM_Base_SetConfig+0xaa>
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	4a33      	ldr	r2, [pc, #204]	@ (800df34 <TIM_Base_SetConfig+0x15c>)
 800de66:	4293      	cmp	r3, r2
 800de68:	d00b      	beq.n	800de82 <TIM_Base_SetConfig+0xaa>
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	4a32      	ldr	r2, [pc, #200]	@ (800df38 <TIM_Base_SetConfig+0x160>)
 800de6e:	4293      	cmp	r3, r2
 800de70:	d007      	beq.n	800de82 <TIM_Base_SetConfig+0xaa>
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	4a31      	ldr	r2, [pc, #196]	@ (800df3c <TIM_Base_SetConfig+0x164>)
 800de76:	4293      	cmp	r3, r2
 800de78:	d003      	beq.n	800de82 <TIM_Base_SetConfig+0xaa>
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	4a2c      	ldr	r2, [pc, #176]	@ (800df30 <TIM_Base_SetConfig+0x158>)
 800de7e:	4293      	cmp	r3, r2
 800de80:	d108      	bne.n	800de94 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800de82:	68fb      	ldr	r3, [r7, #12]
 800de84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800de88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800de8a:	683b      	ldr	r3, [r7, #0]
 800de8c:	68db      	ldr	r3, [r3, #12]
 800de8e:	68fa      	ldr	r2, [r7, #12]
 800de90:	4313      	orrs	r3, r2
 800de92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800de94:	68fb      	ldr	r3, [r7, #12]
 800de96:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800de9a:	683b      	ldr	r3, [r7, #0]
 800de9c:	695b      	ldr	r3, [r3, #20]
 800de9e:	4313      	orrs	r3, r2
 800dea0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	68fa      	ldr	r2, [r7, #12]
 800dea6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800dea8:	683b      	ldr	r3, [r7, #0]
 800deaa:	689a      	ldr	r2, [r3, #8]
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800deb0:	683b      	ldr	r3, [r7, #0]
 800deb2:	681a      	ldr	r2, [r3, #0]
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	4a18      	ldr	r2, [pc, #96]	@ (800df1c <TIM_Base_SetConfig+0x144>)
 800debc:	4293      	cmp	r3, r2
 800debe:	d013      	beq.n	800dee8 <TIM_Base_SetConfig+0x110>
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	4a1a      	ldr	r2, [pc, #104]	@ (800df2c <TIM_Base_SetConfig+0x154>)
 800dec4:	4293      	cmp	r3, r2
 800dec6:	d00f      	beq.n	800dee8 <TIM_Base_SetConfig+0x110>
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	4a1a      	ldr	r2, [pc, #104]	@ (800df34 <TIM_Base_SetConfig+0x15c>)
 800decc:	4293      	cmp	r3, r2
 800dece:	d00b      	beq.n	800dee8 <TIM_Base_SetConfig+0x110>
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	4a19      	ldr	r2, [pc, #100]	@ (800df38 <TIM_Base_SetConfig+0x160>)
 800ded4:	4293      	cmp	r3, r2
 800ded6:	d007      	beq.n	800dee8 <TIM_Base_SetConfig+0x110>
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	4a18      	ldr	r2, [pc, #96]	@ (800df3c <TIM_Base_SetConfig+0x164>)
 800dedc:	4293      	cmp	r3, r2
 800dede:	d003      	beq.n	800dee8 <TIM_Base_SetConfig+0x110>
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	4a13      	ldr	r2, [pc, #76]	@ (800df30 <TIM_Base_SetConfig+0x158>)
 800dee4:	4293      	cmp	r3, r2
 800dee6:	d103      	bne.n	800def0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800dee8:	683b      	ldr	r3, [r7, #0]
 800deea:	691a      	ldr	r2, [r3, #16]
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	2201      	movs	r2, #1
 800def4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	691b      	ldr	r3, [r3, #16]
 800defa:	f003 0301 	and.w	r3, r3, #1
 800defe:	2b01      	cmp	r3, #1
 800df00:	d105      	bne.n	800df0e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	691b      	ldr	r3, [r3, #16]
 800df06:	f023 0201 	bic.w	r2, r3, #1
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	611a      	str	r2, [r3, #16]
  }
}
 800df0e:	bf00      	nop
 800df10:	3714      	adds	r7, #20
 800df12:	46bd      	mov	sp, r7
 800df14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df18:	4770      	bx	lr
 800df1a:	bf00      	nop
 800df1c:	40012c00 	.word	0x40012c00
 800df20:	40000400 	.word	0x40000400
 800df24:	40000800 	.word	0x40000800
 800df28:	40000c00 	.word	0x40000c00
 800df2c:	40013400 	.word	0x40013400
 800df30:	40015000 	.word	0x40015000
 800df34:	40014000 	.word	0x40014000
 800df38:	40014400 	.word	0x40014400
 800df3c:	40014800 	.word	0x40014800

0800df40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800df40:	b480      	push	{r7}
 800df42:	b087      	sub	sp, #28
 800df44:	af00      	add	r7, sp, #0
 800df46:	6078      	str	r0, [r7, #4]
 800df48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	6a1b      	ldr	r3, [r3, #32]
 800df4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	6a1b      	ldr	r3, [r3, #32]
 800df54:	f023 0201 	bic.w	r2, r3, #1
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	685b      	ldr	r3, [r3, #4]
 800df60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	699b      	ldr	r3, [r3, #24]
 800df66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800df68:	68fb      	ldr	r3, [r7, #12]
 800df6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800df6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800df72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800df74:	68fb      	ldr	r3, [r7, #12]
 800df76:	f023 0303 	bic.w	r3, r3, #3
 800df7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800df7c:	683b      	ldr	r3, [r7, #0]
 800df7e:	681b      	ldr	r3, [r3, #0]
 800df80:	68fa      	ldr	r2, [r7, #12]
 800df82:	4313      	orrs	r3, r2
 800df84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800df86:	697b      	ldr	r3, [r7, #20]
 800df88:	f023 0302 	bic.w	r3, r3, #2
 800df8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800df8e:	683b      	ldr	r3, [r7, #0]
 800df90:	689b      	ldr	r3, [r3, #8]
 800df92:	697a      	ldr	r2, [r7, #20]
 800df94:	4313      	orrs	r3, r2
 800df96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	4a30      	ldr	r2, [pc, #192]	@ (800e05c <TIM_OC1_SetConfig+0x11c>)
 800df9c:	4293      	cmp	r3, r2
 800df9e:	d013      	beq.n	800dfc8 <TIM_OC1_SetConfig+0x88>
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	4a2f      	ldr	r2, [pc, #188]	@ (800e060 <TIM_OC1_SetConfig+0x120>)
 800dfa4:	4293      	cmp	r3, r2
 800dfa6:	d00f      	beq.n	800dfc8 <TIM_OC1_SetConfig+0x88>
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	4a2e      	ldr	r2, [pc, #184]	@ (800e064 <TIM_OC1_SetConfig+0x124>)
 800dfac:	4293      	cmp	r3, r2
 800dfae:	d00b      	beq.n	800dfc8 <TIM_OC1_SetConfig+0x88>
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	4a2d      	ldr	r2, [pc, #180]	@ (800e068 <TIM_OC1_SetConfig+0x128>)
 800dfb4:	4293      	cmp	r3, r2
 800dfb6:	d007      	beq.n	800dfc8 <TIM_OC1_SetConfig+0x88>
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	4a2c      	ldr	r2, [pc, #176]	@ (800e06c <TIM_OC1_SetConfig+0x12c>)
 800dfbc:	4293      	cmp	r3, r2
 800dfbe:	d003      	beq.n	800dfc8 <TIM_OC1_SetConfig+0x88>
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	4a2b      	ldr	r2, [pc, #172]	@ (800e070 <TIM_OC1_SetConfig+0x130>)
 800dfc4:	4293      	cmp	r3, r2
 800dfc6:	d10c      	bne.n	800dfe2 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800dfc8:	697b      	ldr	r3, [r7, #20]
 800dfca:	f023 0308 	bic.w	r3, r3, #8
 800dfce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800dfd0:	683b      	ldr	r3, [r7, #0]
 800dfd2:	68db      	ldr	r3, [r3, #12]
 800dfd4:	697a      	ldr	r2, [r7, #20]
 800dfd6:	4313      	orrs	r3, r2
 800dfd8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800dfda:	697b      	ldr	r3, [r7, #20]
 800dfdc:	f023 0304 	bic.w	r3, r3, #4
 800dfe0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	4a1d      	ldr	r2, [pc, #116]	@ (800e05c <TIM_OC1_SetConfig+0x11c>)
 800dfe6:	4293      	cmp	r3, r2
 800dfe8:	d013      	beq.n	800e012 <TIM_OC1_SetConfig+0xd2>
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	4a1c      	ldr	r2, [pc, #112]	@ (800e060 <TIM_OC1_SetConfig+0x120>)
 800dfee:	4293      	cmp	r3, r2
 800dff0:	d00f      	beq.n	800e012 <TIM_OC1_SetConfig+0xd2>
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	4a1b      	ldr	r2, [pc, #108]	@ (800e064 <TIM_OC1_SetConfig+0x124>)
 800dff6:	4293      	cmp	r3, r2
 800dff8:	d00b      	beq.n	800e012 <TIM_OC1_SetConfig+0xd2>
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	4a1a      	ldr	r2, [pc, #104]	@ (800e068 <TIM_OC1_SetConfig+0x128>)
 800dffe:	4293      	cmp	r3, r2
 800e000:	d007      	beq.n	800e012 <TIM_OC1_SetConfig+0xd2>
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	4a19      	ldr	r2, [pc, #100]	@ (800e06c <TIM_OC1_SetConfig+0x12c>)
 800e006:	4293      	cmp	r3, r2
 800e008:	d003      	beq.n	800e012 <TIM_OC1_SetConfig+0xd2>
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	4a18      	ldr	r2, [pc, #96]	@ (800e070 <TIM_OC1_SetConfig+0x130>)
 800e00e:	4293      	cmp	r3, r2
 800e010:	d111      	bne.n	800e036 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e012:	693b      	ldr	r3, [r7, #16]
 800e014:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e018:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e01a:	693b      	ldr	r3, [r7, #16]
 800e01c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e020:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e022:	683b      	ldr	r3, [r7, #0]
 800e024:	695b      	ldr	r3, [r3, #20]
 800e026:	693a      	ldr	r2, [r7, #16]
 800e028:	4313      	orrs	r3, r2
 800e02a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e02c:	683b      	ldr	r3, [r7, #0]
 800e02e:	699b      	ldr	r3, [r3, #24]
 800e030:	693a      	ldr	r2, [r7, #16]
 800e032:	4313      	orrs	r3, r2
 800e034:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	693a      	ldr	r2, [r7, #16]
 800e03a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	68fa      	ldr	r2, [r7, #12]
 800e040:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e042:	683b      	ldr	r3, [r7, #0]
 800e044:	685a      	ldr	r2, [r3, #4]
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	697a      	ldr	r2, [r7, #20]
 800e04e:	621a      	str	r2, [r3, #32]
}
 800e050:	bf00      	nop
 800e052:	371c      	adds	r7, #28
 800e054:	46bd      	mov	sp, r7
 800e056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e05a:	4770      	bx	lr
 800e05c:	40012c00 	.word	0x40012c00
 800e060:	40013400 	.word	0x40013400
 800e064:	40014000 	.word	0x40014000
 800e068:	40014400 	.word	0x40014400
 800e06c:	40014800 	.word	0x40014800
 800e070:	40015000 	.word	0x40015000

0800e074 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e074:	b480      	push	{r7}
 800e076:	b087      	sub	sp, #28
 800e078:	af00      	add	r7, sp, #0
 800e07a:	6078      	str	r0, [r7, #4]
 800e07c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	6a1b      	ldr	r3, [r3, #32]
 800e082:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	6a1b      	ldr	r3, [r3, #32]
 800e088:	f023 0210 	bic.w	r2, r3, #16
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	685b      	ldr	r3, [r3, #4]
 800e094:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	699b      	ldr	r3, [r3, #24]
 800e09a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e09c:	68fb      	ldr	r3, [r7, #12]
 800e09e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e0a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e0a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e0ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e0b0:	683b      	ldr	r3, [r7, #0]
 800e0b2:	681b      	ldr	r3, [r3, #0]
 800e0b4:	021b      	lsls	r3, r3, #8
 800e0b6:	68fa      	ldr	r2, [r7, #12]
 800e0b8:	4313      	orrs	r3, r2
 800e0ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e0bc:	697b      	ldr	r3, [r7, #20]
 800e0be:	f023 0320 	bic.w	r3, r3, #32
 800e0c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e0c4:	683b      	ldr	r3, [r7, #0]
 800e0c6:	689b      	ldr	r3, [r3, #8]
 800e0c8:	011b      	lsls	r3, r3, #4
 800e0ca:	697a      	ldr	r2, [r7, #20]
 800e0cc:	4313      	orrs	r3, r2
 800e0ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	4a2c      	ldr	r2, [pc, #176]	@ (800e184 <TIM_OC2_SetConfig+0x110>)
 800e0d4:	4293      	cmp	r3, r2
 800e0d6:	d007      	beq.n	800e0e8 <TIM_OC2_SetConfig+0x74>
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	4a2b      	ldr	r2, [pc, #172]	@ (800e188 <TIM_OC2_SetConfig+0x114>)
 800e0dc:	4293      	cmp	r3, r2
 800e0de:	d003      	beq.n	800e0e8 <TIM_OC2_SetConfig+0x74>
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	4a2a      	ldr	r2, [pc, #168]	@ (800e18c <TIM_OC2_SetConfig+0x118>)
 800e0e4:	4293      	cmp	r3, r2
 800e0e6:	d10d      	bne.n	800e104 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e0e8:	697b      	ldr	r3, [r7, #20]
 800e0ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e0ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e0f0:	683b      	ldr	r3, [r7, #0]
 800e0f2:	68db      	ldr	r3, [r3, #12]
 800e0f4:	011b      	lsls	r3, r3, #4
 800e0f6:	697a      	ldr	r2, [r7, #20]
 800e0f8:	4313      	orrs	r3, r2
 800e0fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e0fc:	697b      	ldr	r3, [r7, #20]
 800e0fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e102:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	4a1f      	ldr	r2, [pc, #124]	@ (800e184 <TIM_OC2_SetConfig+0x110>)
 800e108:	4293      	cmp	r3, r2
 800e10a:	d013      	beq.n	800e134 <TIM_OC2_SetConfig+0xc0>
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	4a1e      	ldr	r2, [pc, #120]	@ (800e188 <TIM_OC2_SetConfig+0x114>)
 800e110:	4293      	cmp	r3, r2
 800e112:	d00f      	beq.n	800e134 <TIM_OC2_SetConfig+0xc0>
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	4a1e      	ldr	r2, [pc, #120]	@ (800e190 <TIM_OC2_SetConfig+0x11c>)
 800e118:	4293      	cmp	r3, r2
 800e11a:	d00b      	beq.n	800e134 <TIM_OC2_SetConfig+0xc0>
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	4a1d      	ldr	r2, [pc, #116]	@ (800e194 <TIM_OC2_SetConfig+0x120>)
 800e120:	4293      	cmp	r3, r2
 800e122:	d007      	beq.n	800e134 <TIM_OC2_SetConfig+0xc0>
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	4a1c      	ldr	r2, [pc, #112]	@ (800e198 <TIM_OC2_SetConfig+0x124>)
 800e128:	4293      	cmp	r3, r2
 800e12a:	d003      	beq.n	800e134 <TIM_OC2_SetConfig+0xc0>
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	4a17      	ldr	r2, [pc, #92]	@ (800e18c <TIM_OC2_SetConfig+0x118>)
 800e130:	4293      	cmp	r3, r2
 800e132:	d113      	bne.n	800e15c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e134:	693b      	ldr	r3, [r7, #16]
 800e136:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e13a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e13c:	693b      	ldr	r3, [r7, #16]
 800e13e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e142:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e144:	683b      	ldr	r3, [r7, #0]
 800e146:	695b      	ldr	r3, [r3, #20]
 800e148:	009b      	lsls	r3, r3, #2
 800e14a:	693a      	ldr	r2, [r7, #16]
 800e14c:	4313      	orrs	r3, r2
 800e14e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e150:	683b      	ldr	r3, [r7, #0]
 800e152:	699b      	ldr	r3, [r3, #24]
 800e154:	009b      	lsls	r3, r3, #2
 800e156:	693a      	ldr	r2, [r7, #16]
 800e158:	4313      	orrs	r3, r2
 800e15a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	693a      	ldr	r2, [r7, #16]
 800e160:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	68fa      	ldr	r2, [r7, #12]
 800e166:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e168:	683b      	ldr	r3, [r7, #0]
 800e16a:	685a      	ldr	r2, [r3, #4]
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	697a      	ldr	r2, [r7, #20]
 800e174:	621a      	str	r2, [r3, #32]
}
 800e176:	bf00      	nop
 800e178:	371c      	adds	r7, #28
 800e17a:	46bd      	mov	sp, r7
 800e17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e180:	4770      	bx	lr
 800e182:	bf00      	nop
 800e184:	40012c00 	.word	0x40012c00
 800e188:	40013400 	.word	0x40013400
 800e18c:	40015000 	.word	0x40015000
 800e190:	40014000 	.word	0x40014000
 800e194:	40014400 	.word	0x40014400
 800e198:	40014800 	.word	0x40014800

0800e19c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e19c:	b480      	push	{r7}
 800e19e:	b087      	sub	sp, #28
 800e1a0:	af00      	add	r7, sp, #0
 800e1a2:	6078      	str	r0, [r7, #4]
 800e1a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	6a1b      	ldr	r3, [r3, #32]
 800e1aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	6a1b      	ldr	r3, [r3, #32]
 800e1b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	685b      	ldr	r3, [r3, #4]
 800e1bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	69db      	ldr	r3, [r3, #28]
 800e1c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e1ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e1ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	f023 0303 	bic.w	r3, r3, #3
 800e1d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e1d8:	683b      	ldr	r3, [r7, #0]
 800e1da:	681b      	ldr	r3, [r3, #0]
 800e1dc:	68fa      	ldr	r2, [r7, #12]
 800e1de:	4313      	orrs	r3, r2
 800e1e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e1e2:	697b      	ldr	r3, [r7, #20]
 800e1e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e1e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e1ea:	683b      	ldr	r3, [r7, #0]
 800e1ec:	689b      	ldr	r3, [r3, #8]
 800e1ee:	021b      	lsls	r3, r3, #8
 800e1f0:	697a      	ldr	r2, [r7, #20]
 800e1f2:	4313      	orrs	r3, r2
 800e1f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	4a2b      	ldr	r2, [pc, #172]	@ (800e2a8 <TIM_OC3_SetConfig+0x10c>)
 800e1fa:	4293      	cmp	r3, r2
 800e1fc:	d007      	beq.n	800e20e <TIM_OC3_SetConfig+0x72>
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	4a2a      	ldr	r2, [pc, #168]	@ (800e2ac <TIM_OC3_SetConfig+0x110>)
 800e202:	4293      	cmp	r3, r2
 800e204:	d003      	beq.n	800e20e <TIM_OC3_SetConfig+0x72>
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	4a29      	ldr	r2, [pc, #164]	@ (800e2b0 <TIM_OC3_SetConfig+0x114>)
 800e20a:	4293      	cmp	r3, r2
 800e20c:	d10d      	bne.n	800e22a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e20e:	697b      	ldr	r3, [r7, #20]
 800e210:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e214:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e216:	683b      	ldr	r3, [r7, #0]
 800e218:	68db      	ldr	r3, [r3, #12]
 800e21a:	021b      	lsls	r3, r3, #8
 800e21c:	697a      	ldr	r2, [r7, #20]
 800e21e:	4313      	orrs	r3, r2
 800e220:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e222:	697b      	ldr	r3, [r7, #20]
 800e224:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e228:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	4a1e      	ldr	r2, [pc, #120]	@ (800e2a8 <TIM_OC3_SetConfig+0x10c>)
 800e22e:	4293      	cmp	r3, r2
 800e230:	d013      	beq.n	800e25a <TIM_OC3_SetConfig+0xbe>
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	4a1d      	ldr	r2, [pc, #116]	@ (800e2ac <TIM_OC3_SetConfig+0x110>)
 800e236:	4293      	cmp	r3, r2
 800e238:	d00f      	beq.n	800e25a <TIM_OC3_SetConfig+0xbe>
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	4a1d      	ldr	r2, [pc, #116]	@ (800e2b4 <TIM_OC3_SetConfig+0x118>)
 800e23e:	4293      	cmp	r3, r2
 800e240:	d00b      	beq.n	800e25a <TIM_OC3_SetConfig+0xbe>
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	4a1c      	ldr	r2, [pc, #112]	@ (800e2b8 <TIM_OC3_SetConfig+0x11c>)
 800e246:	4293      	cmp	r3, r2
 800e248:	d007      	beq.n	800e25a <TIM_OC3_SetConfig+0xbe>
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	4a1b      	ldr	r2, [pc, #108]	@ (800e2bc <TIM_OC3_SetConfig+0x120>)
 800e24e:	4293      	cmp	r3, r2
 800e250:	d003      	beq.n	800e25a <TIM_OC3_SetConfig+0xbe>
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	4a16      	ldr	r2, [pc, #88]	@ (800e2b0 <TIM_OC3_SetConfig+0x114>)
 800e256:	4293      	cmp	r3, r2
 800e258:	d113      	bne.n	800e282 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e25a:	693b      	ldr	r3, [r7, #16]
 800e25c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e260:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e262:	693b      	ldr	r3, [r7, #16]
 800e264:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e268:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e26a:	683b      	ldr	r3, [r7, #0]
 800e26c:	695b      	ldr	r3, [r3, #20]
 800e26e:	011b      	lsls	r3, r3, #4
 800e270:	693a      	ldr	r2, [r7, #16]
 800e272:	4313      	orrs	r3, r2
 800e274:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e276:	683b      	ldr	r3, [r7, #0]
 800e278:	699b      	ldr	r3, [r3, #24]
 800e27a:	011b      	lsls	r3, r3, #4
 800e27c:	693a      	ldr	r2, [r7, #16]
 800e27e:	4313      	orrs	r3, r2
 800e280:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	693a      	ldr	r2, [r7, #16]
 800e286:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	68fa      	ldr	r2, [r7, #12]
 800e28c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e28e:	683b      	ldr	r3, [r7, #0]
 800e290:	685a      	ldr	r2, [r3, #4]
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	697a      	ldr	r2, [r7, #20]
 800e29a:	621a      	str	r2, [r3, #32]
}
 800e29c:	bf00      	nop
 800e29e:	371c      	adds	r7, #28
 800e2a0:	46bd      	mov	sp, r7
 800e2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2a6:	4770      	bx	lr
 800e2a8:	40012c00 	.word	0x40012c00
 800e2ac:	40013400 	.word	0x40013400
 800e2b0:	40015000 	.word	0x40015000
 800e2b4:	40014000 	.word	0x40014000
 800e2b8:	40014400 	.word	0x40014400
 800e2bc:	40014800 	.word	0x40014800

0800e2c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e2c0:	b480      	push	{r7}
 800e2c2:	b087      	sub	sp, #28
 800e2c4:	af00      	add	r7, sp, #0
 800e2c6:	6078      	str	r0, [r7, #4]
 800e2c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	6a1b      	ldr	r3, [r3, #32]
 800e2ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	6a1b      	ldr	r3, [r3, #32]
 800e2d4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	685b      	ldr	r3, [r3, #4]
 800e2e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	69db      	ldr	r3, [r3, #28]
 800e2e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e2e8:	68fb      	ldr	r3, [r7, #12]
 800e2ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e2ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e2f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e2f4:	68fb      	ldr	r3, [r7, #12]
 800e2f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e2fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e2fc:	683b      	ldr	r3, [r7, #0]
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	021b      	lsls	r3, r3, #8
 800e302:	68fa      	ldr	r2, [r7, #12]
 800e304:	4313      	orrs	r3, r2
 800e306:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e308:	697b      	ldr	r3, [r7, #20]
 800e30a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e30e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e310:	683b      	ldr	r3, [r7, #0]
 800e312:	689b      	ldr	r3, [r3, #8]
 800e314:	031b      	lsls	r3, r3, #12
 800e316:	697a      	ldr	r2, [r7, #20]
 800e318:	4313      	orrs	r3, r2
 800e31a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	4a2c      	ldr	r2, [pc, #176]	@ (800e3d0 <TIM_OC4_SetConfig+0x110>)
 800e320:	4293      	cmp	r3, r2
 800e322:	d007      	beq.n	800e334 <TIM_OC4_SetConfig+0x74>
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	4a2b      	ldr	r2, [pc, #172]	@ (800e3d4 <TIM_OC4_SetConfig+0x114>)
 800e328:	4293      	cmp	r3, r2
 800e32a:	d003      	beq.n	800e334 <TIM_OC4_SetConfig+0x74>
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	4a2a      	ldr	r2, [pc, #168]	@ (800e3d8 <TIM_OC4_SetConfig+0x118>)
 800e330:	4293      	cmp	r3, r2
 800e332:	d10d      	bne.n	800e350 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800e334:	697b      	ldr	r3, [r7, #20]
 800e336:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800e33a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800e33c:	683b      	ldr	r3, [r7, #0]
 800e33e:	68db      	ldr	r3, [r3, #12]
 800e340:	031b      	lsls	r3, r3, #12
 800e342:	697a      	ldr	r2, [r7, #20]
 800e344:	4313      	orrs	r3, r2
 800e346:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800e348:	697b      	ldr	r3, [r7, #20]
 800e34a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e34e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	4a1f      	ldr	r2, [pc, #124]	@ (800e3d0 <TIM_OC4_SetConfig+0x110>)
 800e354:	4293      	cmp	r3, r2
 800e356:	d013      	beq.n	800e380 <TIM_OC4_SetConfig+0xc0>
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	4a1e      	ldr	r2, [pc, #120]	@ (800e3d4 <TIM_OC4_SetConfig+0x114>)
 800e35c:	4293      	cmp	r3, r2
 800e35e:	d00f      	beq.n	800e380 <TIM_OC4_SetConfig+0xc0>
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	4a1e      	ldr	r2, [pc, #120]	@ (800e3dc <TIM_OC4_SetConfig+0x11c>)
 800e364:	4293      	cmp	r3, r2
 800e366:	d00b      	beq.n	800e380 <TIM_OC4_SetConfig+0xc0>
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	4a1d      	ldr	r2, [pc, #116]	@ (800e3e0 <TIM_OC4_SetConfig+0x120>)
 800e36c:	4293      	cmp	r3, r2
 800e36e:	d007      	beq.n	800e380 <TIM_OC4_SetConfig+0xc0>
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	4a1c      	ldr	r2, [pc, #112]	@ (800e3e4 <TIM_OC4_SetConfig+0x124>)
 800e374:	4293      	cmp	r3, r2
 800e376:	d003      	beq.n	800e380 <TIM_OC4_SetConfig+0xc0>
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	4a17      	ldr	r2, [pc, #92]	@ (800e3d8 <TIM_OC4_SetConfig+0x118>)
 800e37c:	4293      	cmp	r3, r2
 800e37e:	d113      	bne.n	800e3a8 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e380:	693b      	ldr	r3, [r7, #16]
 800e382:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e386:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800e388:	693b      	ldr	r3, [r7, #16]
 800e38a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800e38e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e390:	683b      	ldr	r3, [r7, #0]
 800e392:	695b      	ldr	r3, [r3, #20]
 800e394:	019b      	lsls	r3, r3, #6
 800e396:	693a      	ldr	r2, [r7, #16]
 800e398:	4313      	orrs	r3, r2
 800e39a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800e39c:	683b      	ldr	r3, [r7, #0]
 800e39e:	699b      	ldr	r3, [r3, #24]
 800e3a0:	019b      	lsls	r3, r3, #6
 800e3a2:	693a      	ldr	r2, [r7, #16]
 800e3a4:	4313      	orrs	r3, r2
 800e3a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	693a      	ldr	r2, [r7, #16]
 800e3ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	68fa      	ldr	r2, [r7, #12]
 800e3b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e3b4:	683b      	ldr	r3, [r7, #0]
 800e3b6:	685a      	ldr	r2, [r3, #4]
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	697a      	ldr	r2, [r7, #20]
 800e3c0:	621a      	str	r2, [r3, #32]
}
 800e3c2:	bf00      	nop
 800e3c4:	371c      	adds	r7, #28
 800e3c6:	46bd      	mov	sp, r7
 800e3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3cc:	4770      	bx	lr
 800e3ce:	bf00      	nop
 800e3d0:	40012c00 	.word	0x40012c00
 800e3d4:	40013400 	.word	0x40013400
 800e3d8:	40015000 	.word	0x40015000
 800e3dc:	40014000 	.word	0x40014000
 800e3e0:	40014400 	.word	0x40014400
 800e3e4:	40014800 	.word	0x40014800

0800e3e8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e3e8:	b480      	push	{r7}
 800e3ea:	b087      	sub	sp, #28
 800e3ec:	af00      	add	r7, sp, #0
 800e3ee:	6078      	str	r0, [r7, #4]
 800e3f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	6a1b      	ldr	r3, [r3, #32]
 800e3f6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	6a1b      	ldr	r3, [r3, #32]
 800e3fc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	685b      	ldr	r3, [r3, #4]
 800e408:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e40e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e416:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e41a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e41c:	683b      	ldr	r3, [r7, #0]
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	68fa      	ldr	r2, [r7, #12]
 800e422:	4313      	orrs	r3, r2
 800e424:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800e426:	693b      	ldr	r3, [r7, #16]
 800e428:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800e42c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800e42e:	683b      	ldr	r3, [r7, #0]
 800e430:	689b      	ldr	r3, [r3, #8]
 800e432:	041b      	lsls	r3, r3, #16
 800e434:	693a      	ldr	r2, [r7, #16]
 800e436:	4313      	orrs	r3, r2
 800e438:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	4a19      	ldr	r2, [pc, #100]	@ (800e4a4 <TIM_OC5_SetConfig+0xbc>)
 800e43e:	4293      	cmp	r3, r2
 800e440:	d013      	beq.n	800e46a <TIM_OC5_SetConfig+0x82>
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	4a18      	ldr	r2, [pc, #96]	@ (800e4a8 <TIM_OC5_SetConfig+0xc0>)
 800e446:	4293      	cmp	r3, r2
 800e448:	d00f      	beq.n	800e46a <TIM_OC5_SetConfig+0x82>
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	4a17      	ldr	r2, [pc, #92]	@ (800e4ac <TIM_OC5_SetConfig+0xc4>)
 800e44e:	4293      	cmp	r3, r2
 800e450:	d00b      	beq.n	800e46a <TIM_OC5_SetConfig+0x82>
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	4a16      	ldr	r2, [pc, #88]	@ (800e4b0 <TIM_OC5_SetConfig+0xc8>)
 800e456:	4293      	cmp	r3, r2
 800e458:	d007      	beq.n	800e46a <TIM_OC5_SetConfig+0x82>
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	4a15      	ldr	r2, [pc, #84]	@ (800e4b4 <TIM_OC5_SetConfig+0xcc>)
 800e45e:	4293      	cmp	r3, r2
 800e460:	d003      	beq.n	800e46a <TIM_OC5_SetConfig+0x82>
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	4a14      	ldr	r2, [pc, #80]	@ (800e4b8 <TIM_OC5_SetConfig+0xd0>)
 800e466:	4293      	cmp	r3, r2
 800e468:	d109      	bne.n	800e47e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800e46a:	697b      	ldr	r3, [r7, #20]
 800e46c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e470:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800e472:	683b      	ldr	r3, [r7, #0]
 800e474:	695b      	ldr	r3, [r3, #20]
 800e476:	021b      	lsls	r3, r3, #8
 800e478:	697a      	ldr	r2, [r7, #20]
 800e47a:	4313      	orrs	r3, r2
 800e47c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	697a      	ldr	r2, [r7, #20]
 800e482:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	68fa      	ldr	r2, [r7, #12]
 800e488:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800e48a:	683b      	ldr	r3, [r7, #0]
 800e48c:	685a      	ldr	r2, [r3, #4]
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	693a      	ldr	r2, [r7, #16]
 800e496:	621a      	str	r2, [r3, #32]
}
 800e498:	bf00      	nop
 800e49a:	371c      	adds	r7, #28
 800e49c:	46bd      	mov	sp, r7
 800e49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4a2:	4770      	bx	lr
 800e4a4:	40012c00 	.word	0x40012c00
 800e4a8:	40013400 	.word	0x40013400
 800e4ac:	40014000 	.word	0x40014000
 800e4b0:	40014400 	.word	0x40014400
 800e4b4:	40014800 	.word	0x40014800
 800e4b8:	40015000 	.word	0x40015000

0800e4bc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e4bc:	b480      	push	{r7}
 800e4be:	b087      	sub	sp, #28
 800e4c0:	af00      	add	r7, sp, #0
 800e4c2:	6078      	str	r0, [r7, #4]
 800e4c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	6a1b      	ldr	r3, [r3, #32]
 800e4ca:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	6a1b      	ldr	r3, [r3, #32]
 800e4d0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	685b      	ldr	r3, [r3, #4]
 800e4dc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e4e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e4ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e4ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e4f0:	683b      	ldr	r3, [r7, #0]
 800e4f2:	681b      	ldr	r3, [r3, #0]
 800e4f4:	021b      	lsls	r3, r3, #8
 800e4f6:	68fa      	ldr	r2, [r7, #12]
 800e4f8:	4313      	orrs	r3, r2
 800e4fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800e4fc:	693b      	ldr	r3, [r7, #16]
 800e4fe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800e502:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800e504:	683b      	ldr	r3, [r7, #0]
 800e506:	689b      	ldr	r3, [r3, #8]
 800e508:	051b      	lsls	r3, r3, #20
 800e50a:	693a      	ldr	r2, [r7, #16]
 800e50c:	4313      	orrs	r3, r2
 800e50e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	4a1a      	ldr	r2, [pc, #104]	@ (800e57c <TIM_OC6_SetConfig+0xc0>)
 800e514:	4293      	cmp	r3, r2
 800e516:	d013      	beq.n	800e540 <TIM_OC6_SetConfig+0x84>
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	4a19      	ldr	r2, [pc, #100]	@ (800e580 <TIM_OC6_SetConfig+0xc4>)
 800e51c:	4293      	cmp	r3, r2
 800e51e:	d00f      	beq.n	800e540 <TIM_OC6_SetConfig+0x84>
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	4a18      	ldr	r2, [pc, #96]	@ (800e584 <TIM_OC6_SetConfig+0xc8>)
 800e524:	4293      	cmp	r3, r2
 800e526:	d00b      	beq.n	800e540 <TIM_OC6_SetConfig+0x84>
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	4a17      	ldr	r2, [pc, #92]	@ (800e588 <TIM_OC6_SetConfig+0xcc>)
 800e52c:	4293      	cmp	r3, r2
 800e52e:	d007      	beq.n	800e540 <TIM_OC6_SetConfig+0x84>
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	4a16      	ldr	r2, [pc, #88]	@ (800e58c <TIM_OC6_SetConfig+0xd0>)
 800e534:	4293      	cmp	r3, r2
 800e536:	d003      	beq.n	800e540 <TIM_OC6_SetConfig+0x84>
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	4a15      	ldr	r2, [pc, #84]	@ (800e590 <TIM_OC6_SetConfig+0xd4>)
 800e53c:	4293      	cmp	r3, r2
 800e53e:	d109      	bne.n	800e554 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800e540:	697b      	ldr	r3, [r7, #20]
 800e542:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e546:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800e548:	683b      	ldr	r3, [r7, #0]
 800e54a:	695b      	ldr	r3, [r3, #20]
 800e54c:	029b      	lsls	r3, r3, #10
 800e54e:	697a      	ldr	r2, [r7, #20]
 800e550:	4313      	orrs	r3, r2
 800e552:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	697a      	ldr	r2, [r7, #20]
 800e558:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	68fa      	ldr	r2, [r7, #12]
 800e55e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800e560:	683b      	ldr	r3, [r7, #0]
 800e562:	685a      	ldr	r2, [r3, #4]
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	693a      	ldr	r2, [r7, #16]
 800e56c:	621a      	str	r2, [r3, #32]
}
 800e56e:	bf00      	nop
 800e570:	371c      	adds	r7, #28
 800e572:	46bd      	mov	sp, r7
 800e574:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e578:	4770      	bx	lr
 800e57a:	bf00      	nop
 800e57c:	40012c00 	.word	0x40012c00
 800e580:	40013400 	.word	0x40013400
 800e584:	40014000 	.word	0x40014000
 800e588:	40014400 	.word	0x40014400
 800e58c:	40014800 	.word	0x40014800
 800e590:	40015000 	.word	0x40015000

0800e594 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800e594:	b480      	push	{r7}
 800e596:	b087      	sub	sp, #28
 800e598:	af00      	add	r7, sp, #0
 800e59a:	60f8      	str	r0, [r7, #12]
 800e59c:	60b9      	str	r1, [r7, #8]
 800e59e:	607a      	str	r2, [r7, #4]
 800e5a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	6a1b      	ldr	r3, [r3, #32]
 800e5a6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	6a1b      	ldr	r3, [r3, #32]
 800e5ac:	f023 0201 	bic.w	r2, r3, #1
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	699b      	ldr	r3, [r3, #24]
 800e5b8:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800e5ba:	68fb      	ldr	r3, [r7, #12]
 800e5bc:	4a28      	ldr	r2, [pc, #160]	@ (800e660 <TIM_TI1_SetConfig+0xcc>)
 800e5be:	4293      	cmp	r3, r2
 800e5c0:	d01b      	beq.n	800e5fa <TIM_TI1_SetConfig+0x66>
 800e5c2:	68fb      	ldr	r3, [r7, #12]
 800e5c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e5c8:	d017      	beq.n	800e5fa <TIM_TI1_SetConfig+0x66>
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	4a25      	ldr	r2, [pc, #148]	@ (800e664 <TIM_TI1_SetConfig+0xd0>)
 800e5ce:	4293      	cmp	r3, r2
 800e5d0:	d013      	beq.n	800e5fa <TIM_TI1_SetConfig+0x66>
 800e5d2:	68fb      	ldr	r3, [r7, #12]
 800e5d4:	4a24      	ldr	r2, [pc, #144]	@ (800e668 <TIM_TI1_SetConfig+0xd4>)
 800e5d6:	4293      	cmp	r3, r2
 800e5d8:	d00f      	beq.n	800e5fa <TIM_TI1_SetConfig+0x66>
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	4a23      	ldr	r2, [pc, #140]	@ (800e66c <TIM_TI1_SetConfig+0xd8>)
 800e5de:	4293      	cmp	r3, r2
 800e5e0:	d00b      	beq.n	800e5fa <TIM_TI1_SetConfig+0x66>
 800e5e2:	68fb      	ldr	r3, [r7, #12]
 800e5e4:	4a22      	ldr	r2, [pc, #136]	@ (800e670 <TIM_TI1_SetConfig+0xdc>)
 800e5e6:	4293      	cmp	r3, r2
 800e5e8:	d007      	beq.n	800e5fa <TIM_TI1_SetConfig+0x66>
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	4a21      	ldr	r2, [pc, #132]	@ (800e674 <TIM_TI1_SetConfig+0xe0>)
 800e5ee:	4293      	cmp	r3, r2
 800e5f0:	d003      	beq.n	800e5fa <TIM_TI1_SetConfig+0x66>
 800e5f2:	68fb      	ldr	r3, [r7, #12]
 800e5f4:	4a20      	ldr	r2, [pc, #128]	@ (800e678 <TIM_TI1_SetConfig+0xe4>)
 800e5f6:	4293      	cmp	r3, r2
 800e5f8:	d101      	bne.n	800e5fe <TIM_TI1_SetConfig+0x6a>
 800e5fa:	2301      	movs	r3, #1
 800e5fc:	e000      	b.n	800e600 <TIM_TI1_SetConfig+0x6c>
 800e5fe:	2300      	movs	r3, #0
 800e600:	2b00      	cmp	r3, #0
 800e602:	d008      	beq.n	800e616 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800e604:	697b      	ldr	r3, [r7, #20]
 800e606:	f023 0303 	bic.w	r3, r3, #3
 800e60a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800e60c:	697a      	ldr	r2, [r7, #20]
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	4313      	orrs	r3, r2
 800e612:	617b      	str	r3, [r7, #20]
 800e614:	e003      	b.n	800e61e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800e616:	697b      	ldr	r3, [r7, #20]
 800e618:	f043 0301 	orr.w	r3, r3, #1
 800e61c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e61e:	697b      	ldr	r3, [r7, #20]
 800e620:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e624:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800e626:	683b      	ldr	r3, [r7, #0]
 800e628:	011b      	lsls	r3, r3, #4
 800e62a:	b2db      	uxtb	r3, r3
 800e62c:	697a      	ldr	r2, [r7, #20]
 800e62e:	4313      	orrs	r3, r2
 800e630:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e632:	693b      	ldr	r3, [r7, #16]
 800e634:	f023 030a 	bic.w	r3, r3, #10
 800e638:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800e63a:	68bb      	ldr	r3, [r7, #8]
 800e63c:	f003 030a 	and.w	r3, r3, #10
 800e640:	693a      	ldr	r2, [r7, #16]
 800e642:	4313      	orrs	r3, r2
 800e644:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	697a      	ldr	r2, [r7, #20]
 800e64a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	693a      	ldr	r2, [r7, #16]
 800e650:	621a      	str	r2, [r3, #32]
}
 800e652:	bf00      	nop
 800e654:	371c      	adds	r7, #28
 800e656:	46bd      	mov	sp, r7
 800e658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e65c:	4770      	bx	lr
 800e65e:	bf00      	nop
 800e660:	40012c00 	.word	0x40012c00
 800e664:	40000400 	.word	0x40000400
 800e668:	40000800 	.word	0x40000800
 800e66c:	40000c00 	.word	0x40000c00
 800e670:	40013400 	.word	0x40013400
 800e674:	40014000 	.word	0x40014000
 800e678:	40015000 	.word	0x40015000

0800e67c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e67c:	b480      	push	{r7}
 800e67e:	b087      	sub	sp, #28
 800e680:	af00      	add	r7, sp, #0
 800e682:	60f8      	str	r0, [r7, #12]
 800e684:	60b9      	str	r1, [r7, #8]
 800e686:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e688:	68fb      	ldr	r3, [r7, #12]
 800e68a:	6a1b      	ldr	r3, [r3, #32]
 800e68c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	6a1b      	ldr	r3, [r3, #32]
 800e692:	f023 0201 	bic.w	r2, r3, #1
 800e696:	68fb      	ldr	r3, [r7, #12]
 800e698:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e69a:	68fb      	ldr	r3, [r7, #12]
 800e69c:	699b      	ldr	r3, [r3, #24]
 800e69e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e6a0:	693b      	ldr	r3, [r7, #16]
 800e6a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e6a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	011b      	lsls	r3, r3, #4
 800e6ac:	693a      	ldr	r2, [r7, #16]
 800e6ae:	4313      	orrs	r3, r2
 800e6b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e6b2:	697b      	ldr	r3, [r7, #20]
 800e6b4:	f023 030a 	bic.w	r3, r3, #10
 800e6b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e6ba:	697a      	ldr	r2, [r7, #20]
 800e6bc:	68bb      	ldr	r3, [r7, #8]
 800e6be:	4313      	orrs	r3, r2
 800e6c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e6c2:	68fb      	ldr	r3, [r7, #12]
 800e6c4:	693a      	ldr	r2, [r7, #16]
 800e6c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e6c8:	68fb      	ldr	r3, [r7, #12]
 800e6ca:	697a      	ldr	r2, [r7, #20]
 800e6cc:	621a      	str	r2, [r3, #32]
}
 800e6ce:	bf00      	nop
 800e6d0:	371c      	adds	r7, #28
 800e6d2:	46bd      	mov	sp, r7
 800e6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6d8:	4770      	bx	lr

0800e6da <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800e6da:	b480      	push	{r7}
 800e6dc:	b087      	sub	sp, #28
 800e6de:	af00      	add	r7, sp, #0
 800e6e0:	60f8      	str	r0, [r7, #12]
 800e6e2:	60b9      	str	r1, [r7, #8]
 800e6e4:	607a      	str	r2, [r7, #4]
 800e6e6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	6a1b      	ldr	r3, [r3, #32]
 800e6ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e6ee:	68fb      	ldr	r3, [r7, #12]
 800e6f0:	6a1b      	ldr	r3, [r3, #32]
 800e6f2:	f023 0210 	bic.w	r2, r3, #16
 800e6f6:	68fb      	ldr	r3, [r7, #12]
 800e6f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	699b      	ldr	r3, [r3, #24]
 800e6fe:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800e700:	693b      	ldr	r3, [r7, #16]
 800e702:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e706:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	021b      	lsls	r3, r3, #8
 800e70c:	693a      	ldr	r2, [r7, #16]
 800e70e:	4313      	orrs	r3, r2
 800e710:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e712:	693b      	ldr	r3, [r7, #16]
 800e714:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e718:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800e71a:	683b      	ldr	r3, [r7, #0]
 800e71c:	031b      	lsls	r3, r3, #12
 800e71e:	b29b      	uxth	r3, r3
 800e720:	693a      	ldr	r2, [r7, #16]
 800e722:	4313      	orrs	r3, r2
 800e724:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e726:	697b      	ldr	r3, [r7, #20]
 800e728:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800e72c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800e72e:	68bb      	ldr	r3, [r7, #8]
 800e730:	011b      	lsls	r3, r3, #4
 800e732:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800e736:	697a      	ldr	r2, [r7, #20]
 800e738:	4313      	orrs	r3, r2
 800e73a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e73c:	68fb      	ldr	r3, [r7, #12]
 800e73e:	693a      	ldr	r2, [r7, #16]
 800e740:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	697a      	ldr	r2, [r7, #20]
 800e746:	621a      	str	r2, [r3, #32]
}
 800e748:	bf00      	nop
 800e74a:	371c      	adds	r7, #28
 800e74c:	46bd      	mov	sp, r7
 800e74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e752:	4770      	bx	lr

0800e754 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e754:	b480      	push	{r7}
 800e756:	b087      	sub	sp, #28
 800e758:	af00      	add	r7, sp, #0
 800e75a:	60f8      	str	r0, [r7, #12]
 800e75c:	60b9      	str	r1, [r7, #8]
 800e75e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	6a1b      	ldr	r3, [r3, #32]
 800e764:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	6a1b      	ldr	r3, [r3, #32]
 800e76a:	f023 0210 	bic.w	r2, r3, #16
 800e76e:	68fb      	ldr	r3, [r7, #12]
 800e770:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	699b      	ldr	r3, [r3, #24]
 800e776:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e778:	693b      	ldr	r3, [r7, #16]
 800e77a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e77e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	031b      	lsls	r3, r3, #12
 800e784:	693a      	ldr	r2, [r7, #16]
 800e786:	4313      	orrs	r3, r2
 800e788:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e78a:	697b      	ldr	r3, [r7, #20]
 800e78c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800e790:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e792:	68bb      	ldr	r3, [r7, #8]
 800e794:	011b      	lsls	r3, r3, #4
 800e796:	697a      	ldr	r2, [r7, #20]
 800e798:	4313      	orrs	r3, r2
 800e79a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e79c:	68fb      	ldr	r3, [r7, #12]
 800e79e:	693a      	ldr	r2, [r7, #16]
 800e7a0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e7a2:	68fb      	ldr	r3, [r7, #12]
 800e7a4:	697a      	ldr	r2, [r7, #20]
 800e7a6:	621a      	str	r2, [r3, #32]
}
 800e7a8:	bf00      	nop
 800e7aa:	371c      	adds	r7, #28
 800e7ac:	46bd      	mov	sp, r7
 800e7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7b2:	4770      	bx	lr

0800e7b4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800e7b4:	b480      	push	{r7}
 800e7b6:	b087      	sub	sp, #28
 800e7b8:	af00      	add	r7, sp, #0
 800e7ba:	60f8      	str	r0, [r7, #12]
 800e7bc:	60b9      	str	r1, [r7, #8]
 800e7be:	607a      	str	r2, [r7, #4]
 800e7c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800e7c2:	68fb      	ldr	r3, [r7, #12]
 800e7c4:	6a1b      	ldr	r3, [r3, #32]
 800e7c6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	6a1b      	ldr	r3, [r3, #32]
 800e7cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800e7d4:	68fb      	ldr	r3, [r7, #12]
 800e7d6:	69db      	ldr	r3, [r3, #28]
 800e7d8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800e7da:	693b      	ldr	r3, [r7, #16]
 800e7dc:	f023 0303 	bic.w	r3, r3, #3
 800e7e0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800e7e2:	693a      	ldr	r2, [r7, #16]
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	4313      	orrs	r3, r2
 800e7e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800e7ea:	693b      	ldr	r3, [r7, #16]
 800e7ec:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e7f0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800e7f2:	683b      	ldr	r3, [r7, #0]
 800e7f4:	011b      	lsls	r3, r3, #4
 800e7f6:	b2db      	uxtb	r3, r3
 800e7f8:	693a      	ldr	r2, [r7, #16]
 800e7fa:	4313      	orrs	r3, r2
 800e7fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800e7fe:	697b      	ldr	r3, [r7, #20]
 800e800:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800e804:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800e806:	68bb      	ldr	r3, [r7, #8]
 800e808:	021b      	lsls	r3, r3, #8
 800e80a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800e80e:	697a      	ldr	r2, [r7, #20]
 800e810:	4313      	orrs	r3, r2
 800e812:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	693a      	ldr	r2, [r7, #16]
 800e818:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	697a      	ldr	r2, [r7, #20]
 800e81e:	621a      	str	r2, [r3, #32]
}
 800e820:	bf00      	nop
 800e822:	371c      	adds	r7, #28
 800e824:	46bd      	mov	sp, r7
 800e826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e82a:	4770      	bx	lr

0800e82c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800e82c:	b480      	push	{r7}
 800e82e:	b087      	sub	sp, #28
 800e830:	af00      	add	r7, sp, #0
 800e832:	60f8      	str	r0, [r7, #12]
 800e834:	60b9      	str	r1, [r7, #8]
 800e836:	607a      	str	r2, [r7, #4]
 800e838:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800e83a:	68fb      	ldr	r3, [r7, #12]
 800e83c:	6a1b      	ldr	r3, [r3, #32]
 800e83e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	6a1b      	ldr	r3, [r3, #32]
 800e844:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e848:	68fb      	ldr	r3, [r7, #12]
 800e84a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	69db      	ldr	r3, [r3, #28]
 800e850:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800e852:	693b      	ldr	r3, [r7, #16]
 800e854:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e858:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	021b      	lsls	r3, r3, #8
 800e85e:	693a      	ldr	r2, [r7, #16]
 800e860:	4313      	orrs	r3, r2
 800e862:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800e864:	693b      	ldr	r3, [r7, #16]
 800e866:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e86a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800e86c:	683b      	ldr	r3, [r7, #0]
 800e86e:	031b      	lsls	r3, r3, #12
 800e870:	b29b      	uxth	r3, r3
 800e872:	693a      	ldr	r2, [r7, #16]
 800e874:	4313      	orrs	r3, r2
 800e876:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800e878:	697b      	ldr	r3, [r7, #20]
 800e87a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800e87e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800e880:	68bb      	ldr	r3, [r7, #8]
 800e882:	031b      	lsls	r3, r3, #12
 800e884:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800e888:	697a      	ldr	r2, [r7, #20]
 800e88a:	4313      	orrs	r3, r2
 800e88c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800e88e:	68fb      	ldr	r3, [r7, #12]
 800e890:	693a      	ldr	r2, [r7, #16]
 800e892:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	697a      	ldr	r2, [r7, #20]
 800e898:	621a      	str	r2, [r3, #32]
}
 800e89a:	bf00      	nop
 800e89c:	371c      	adds	r7, #28
 800e89e:	46bd      	mov	sp, r7
 800e8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8a4:	4770      	bx	lr

0800e8a6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e8a6:	b480      	push	{r7}
 800e8a8:	b085      	sub	sp, #20
 800e8aa:	af00      	add	r7, sp, #0
 800e8ac:	6078      	str	r0, [r7, #4]
 800e8ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	689b      	ldr	r3, [r3, #8]
 800e8b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e8b6:	68fb      	ldr	r3, [r7, #12]
 800e8b8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800e8bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e8c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e8c2:	683a      	ldr	r2, [r7, #0]
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	4313      	orrs	r3, r2
 800e8c8:	f043 0307 	orr.w	r3, r3, #7
 800e8cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	68fa      	ldr	r2, [r7, #12]
 800e8d2:	609a      	str	r2, [r3, #8]
}
 800e8d4:	bf00      	nop
 800e8d6:	3714      	adds	r7, #20
 800e8d8:	46bd      	mov	sp, r7
 800e8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8de:	4770      	bx	lr

0800e8e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e8e0:	b480      	push	{r7}
 800e8e2:	b087      	sub	sp, #28
 800e8e4:	af00      	add	r7, sp, #0
 800e8e6:	60f8      	str	r0, [r7, #12]
 800e8e8:	60b9      	str	r1, [r7, #8]
 800e8ea:	607a      	str	r2, [r7, #4]
 800e8ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e8ee:	68fb      	ldr	r3, [r7, #12]
 800e8f0:	689b      	ldr	r3, [r3, #8]
 800e8f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e8f4:	697b      	ldr	r3, [r7, #20]
 800e8f6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e8fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e8fc:	683b      	ldr	r3, [r7, #0]
 800e8fe:	021a      	lsls	r2, r3, #8
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	431a      	orrs	r2, r3
 800e904:	68bb      	ldr	r3, [r7, #8]
 800e906:	4313      	orrs	r3, r2
 800e908:	697a      	ldr	r2, [r7, #20]
 800e90a:	4313      	orrs	r3, r2
 800e90c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e90e:	68fb      	ldr	r3, [r7, #12]
 800e910:	697a      	ldr	r2, [r7, #20]
 800e912:	609a      	str	r2, [r3, #8]
}
 800e914:	bf00      	nop
 800e916:	371c      	adds	r7, #28
 800e918:	46bd      	mov	sp, r7
 800e91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e91e:	4770      	bx	lr

0800e920 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800e920:	b480      	push	{r7}
 800e922:	b087      	sub	sp, #28
 800e924:	af00      	add	r7, sp, #0
 800e926:	60f8      	str	r0, [r7, #12]
 800e928:	60b9      	str	r1, [r7, #8]
 800e92a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800e92c:	68bb      	ldr	r3, [r7, #8]
 800e92e:	f003 031f 	and.w	r3, r3, #31
 800e932:	2201      	movs	r2, #1
 800e934:	fa02 f303 	lsl.w	r3, r2, r3
 800e938:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800e93a:	68fb      	ldr	r3, [r7, #12]
 800e93c:	6a1a      	ldr	r2, [r3, #32]
 800e93e:	697b      	ldr	r3, [r7, #20]
 800e940:	43db      	mvns	r3, r3
 800e942:	401a      	ands	r2, r3
 800e944:	68fb      	ldr	r3, [r7, #12]
 800e946:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800e948:	68fb      	ldr	r3, [r7, #12]
 800e94a:	6a1a      	ldr	r2, [r3, #32]
 800e94c:	68bb      	ldr	r3, [r7, #8]
 800e94e:	f003 031f 	and.w	r3, r3, #31
 800e952:	6879      	ldr	r1, [r7, #4]
 800e954:	fa01 f303 	lsl.w	r3, r1, r3
 800e958:	431a      	orrs	r2, r3
 800e95a:	68fb      	ldr	r3, [r7, #12]
 800e95c:	621a      	str	r2, [r3, #32]
}
 800e95e:	bf00      	nop
 800e960:	371c      	adds	r7, #28
 800e962:	46bd      	mov	sp, r7
 800e964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e968:	4770      	bx	lr
	...

0800e96c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e96c:	b480      	push	{r7}
 800e96e:	b085      	sub	sp, #20
 800e970:	af00      	add	r7, sp, #0
 800e972:	6078      	str	r0, [r7, #4]
 800e974:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e97c:	2b01      	cmp	r3, #1
 800e97e:	d101      	bne.n	800e984 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e980:	2302      	movs	r3, #2
 800e982:	e074      	b.n	800ea6e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	2201      	movs	r2, #1
 800e988:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	2202      	movs	r2, #2
 800e990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	681b      	ldr	r3, [r3, #0]
 800e998:	685b      	ldr	r3, [r3, #4]
 800e99a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	681b      	ldr	r3, [r3, #0]
 800e9a0:	689b      	ldr	r3, [r3, #8]
 800e9a2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	4a34      	ldr	r2, [pc, #208]	@ (800ea7c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800e9aa:	4293      	cmp	r3, r2
 800e9ac:	d009      	beq.n	800e9c2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	681b      	ldr	r3, [r3, #0]
 800e9b2:	4a33      	ldr	r2, [pc, #204]	@ (800ea80 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800e9b4:	4293      	cmp	r3, r2
 800e9b6:	d004      	beq.n	800e9c2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	681b      	ldr	r3, [r3, #0]
 800e9bc:	4a31      	ldr	r2, [pc, #196]	@ (800ea84 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800e9be:	4293      	cmp	r3, r2
 800e9c0:	d108      	bne.n	800e9d4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800e9c8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e9ca:	683b      	ldr	r3, [r7, #0]
 800e9cc:	685b      	ldr	r3, [r3, #4]
 800e9ce:	68fa      	ldr	r2, [r7, #12]
 800e9d0:	4313      	orrs	r3, r2
 800e9d2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e9d4:	68fb      	ldr	r3, [r7, #12]
 800e9d6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800e9da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e9de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e9e0:	683b      	ldr	r3, [r7, #0]
 800e9e2:	681b      	ldr	r3, [r3, #0]
 800e9e4:	68fa      	ldr	r2, [r7, #12]
 800e9e6:	4313      	orrs	r3, r2
 800e9e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	681b      	ldr	r3, [r3, #0]
 800e9ee:	68fa      	ldr	r2, [r7, #12]
 800e9f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	681b      	ldr	r3, [r3, #0]
 800e9f6:	4a21      	ldr	r2, [pc, #132]	@ (800ea7c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800e9f8:	4293      	cmp	r3, r2
 800e9fa:	d022      	beq.n	800ea42 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	681b      	ldr	r3, [r3, #0]
 800ea00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ea04:	d01d      	beq.n	800ea42 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	4a1f      	ldr	r2, [pc, #124]	@ (800ea88 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800ea0c:	4293      	cmp	r3, r2
 800ea0e:	d018      	beq.n	800ea42 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	681b      	ldr	r3, [r3, #0]
 800ea14:	4a1d      	ldr	r2, [pc, #116]	@ (800ea8c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800ea16:	4293      	cmp	r3, r2
 800ea18:	d013      	beq.n	800ea42 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	681b      	ldr	r3, [r3, #0]
 800ea1e:	4a1c      	ldr	r2, [pc, #112]	@ (800ea90 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800ea20:	4293      	cmp	r3, r2
 800ea22:	d00e      	beq.n	800ea42 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	681b      	ldr	r3, [r3, #0]
 800ea28:	4a15      	ldr	r2, [pc, #84]	@ (800ea80 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ea2a:	4293      	cmp	r3, r2
 800ea2c:	d009      	beq.n	800ea42 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	681b      	ldr	r3, [r3, #0]
 800ea32:	4a18      	ldr	r2, [pc, #96]	@ (800ea94 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800ea34:	4293      	cmp	r3, r2
 800ea36:	d004      	beq.n	800ea42 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	681b      	ldr	r3, [r3, #0]
 800ea3c:	4a11      	ldr	r2, [pc, #68]	@ (800ea84 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ea3e:	4293      	cmp	r3, r2
 800ea40:	d10c      	bne.n	800ea5c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ea42:	68bb      	ldr	r3, [r7, #8]
 800ea44:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ea48:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ea4a:	683b      	ldr	r3, [r7, #0]
 800ea4c:	689b      	ldr	r3, [r3, #8]
 800ea4e:	68ba      	ldr	r2, [r7, #8]
 800ea50:	4313      	orrs	r3, r2
 800ea52:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	68ba      	ldr	r2, [r7, #8]
 800ea5a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	2201      	movs	r2, #1
 800ea60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	2200      	movs	r2, #0
 800ea68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ea6c:	2300      	movs	r3, #0
}
 800ea6e:	4618      	mov	r0, r3
 800ea70:	3714      	adds	r7, #20
 800ea72:	46bd      	mov	sp, r7
 800ea74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea78:	4770      	bx	lr
 800ea7a:	bf00      	nop
 800ea7c:	40012c00 	.word	0x40012c00
 800ea80:	40013400 	.word	0x40013400
 800ea84:	40015000 	.word	0x40015000
 800ea88:	40000400 	.word	0x40000400
 800ea8c:	40000800 	.word	0x40000800
 800ea90:	40000c00 	.word	0x40000c00
 800ea94:	40014000 	.word	0x40014000

0800ea98 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ea98:	b480      	push	{r7}
 800ea9a:	b085      	sub	sp, #20
 800ea9c:	af00      	add	r7, sp, #0
 800ea9e:	6078      	str	r0, [r7, #4]
 800eaa0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800eaa2:	2300      	movs	r3, #0
 800eaa4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800eaac:	2b01      	cmp	r3, #1
 800eaae:	d101      	bne.n	800eab4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800eab0:	2302      	movs	r3, #2
 800eab2:	e078      	b.n	800eba6 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	2201      	movs	r2, #1
 800eab8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800eabc:	68fb      	ldr	r3, [r7, #12]
 800eabe:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800eac2:	683b      	ldr	r3, [r7, #0]
 800eac4:	68db      	ldr	r3, [r3, #12]
 800eac6:	4313      	orrs	r3, r2
 800eac8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800eaca:	68fb      	ldr	r3, [r7, #12]
 800eacc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ead0:	683b      	ldr	r3, [r7, #0]
 800ead2:	689b      	ldr	r3, [r3, #8]
 800ead4:	4313      	orrs	r3, r2
 800ead6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ead8:	68fb      	ldr	r3, [r7, #12]
 800eada:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800eade:	683b      	ldr	r3, [r7, #0]
 800eae0:	685b      	ldr	r3, [r3, #4]
 800eae2:	4313      	orrs	r3, r2
 800eae4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800eae6:	68fb      	ldr	r3, [r7, #12]
 800eae8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800eaec:	683b      	ldr	r3, [r7, #0]
 800eaee:	681b      	ldr	r3, [r3, #0]
 800eaf0:	4313      	orrs	r3, r2
 800eaf2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800eaf4:	68fb      	ldr	r3, [r7, #12]
 800eaf6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800eafa:	683b      	ldr	r3, [r7, #0]
 800eafc:	691b      	ldr	r3, [r3, #16]
 800eafe:	4313      	orrs	r3, r2
 800eb00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800eb08:	683b      	ldr	r3, [r7, #0]
 800eb0a:	695b      	ldr	r3, [r3, #20]
 800eb0c:	4313      	orrs	r3, r2
 800eb0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800eb10:	68fb      	ldr	r3, [r7, #12]
 800eb12:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800eb16:	683b      	ldr	r3, [r7, #0]
 800eb18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eb1a:	4313      	orrs	r3, r2
 800eb1c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800eb24:	683b      	ldr	r3, [r7, #0]
 800eb26:	699b      	ldr	r3, [r3, #24]
 800eb28:	041b      	lsls	r3, r3, #16
 800eb2a:	4313      	orrs	r3, r2
 800eb2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800eb2e:	68fb      	ldr	r3, [r7, #12]
 800eb30:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800eb34:	683b      	ldr	r3, [r7, #0]
 800eb36:	69db      	ldr	r3, [r3, #28]
 800eb38:	4313      	orrs	r3, r2
 800eb3a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	681b      	ldr	r3, [r3, #0]
 800eb40:	4a1c      	ldr	r2, [pc, #112]	@ (800ebb4 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800eb42:	4293      	cmp	r3, r2
 800eb44:	d009      	beq.n	800eb5a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	681b      	ldr	r3, [r3, #0]
 800eb4a:	4a1b      	ldr	r2, [pc, #108]	@ (800ebb8 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800eb4c:	4293      	cmp	r3, r2
 800eb4e:	d004      	beq.n	800eb5a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	681b      	ldr	r3, [r3, #0]
 800eb54:	4a19      	ldr	r2, [pc, #100]	@ (800ebbc <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800eb56:	4293      	cmp	r3, r2
 800eb58:	d11c      	bne.n	800eb94 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800eb5a:	68fb      	ldr	r3, [r7, #12]
 800eb5c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800eb60:	683b      	ldr	r3, [r7, #0]
 800eb62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eb64:	051b      	lsls	r3, r3, #20
 800eb66:	4313      	orrs	r3, r2
 800eb68:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800eb70:	683b      	ldr	r3, [r7, #0]
 800eb72:	6a1b      	ldr	r3, [r3, #32]
 800eb74:	4313      	orrs	r3, r2
 800eb76:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800eb78:	68fb      	ldr	r3, [r7, #12]
 800eb7a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800eb7e:	683b      	ldr	r3, [r7, #0]
 800eb80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb82:	4313      	orrs	r3, r2
 800eb84:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800eb8c:	683b      	ldr	r3, [r7, #0]
 800eb8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb90:	4313      	orrs	r3, r2
 800eb92:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	681b      	ldr	r3, [r3, #0]
 800eb98:	68fa      	ldr	r2, [r7, #12]
 800eb9a:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	2200      	movs	r2, #0
 800eba0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800eba4:	2300      	movs	r3, #0
}
 800eba6:	4618      	mov	r0, r3
 800eba8:	3714      	adds	r7, #20
 800ebaa:	46bd      	mov	sp, r7
 800ebac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebb0:	4770      	bx	lr
 800ebb2:	bf00      	nop
 800ebb4:	40012c00 	.word	0x40012c00
 800ebb8:	40013400 	.word	0x40013400
 800ebbc:	40015000 	.word	0x40015000

0800ebc0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ebc0:	b480      	push	{r7}
 800ebc2:	b083      	sub	sp, #12
 800ebc4:	af00      	add	r7, sp, #0
 800ebc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ebc8:	bf00      	nop
 800ebca:	370c      	adds	r7, #12
 800ebcc:	46bd      	mov	sp, r7
 800ebce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebd2:	4770      	bx	lr

0800ebd4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ebd4:	b480      	push	{r7}
 800ebd6:	b083      	sub	sp, #12
 800ebd8:	af00      	add	r7, sp, #0
 800ebda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ebdc:	bf00      	nop
 800ebde:	370c      	adds	r7, #12
 800ebe0:	46bd      	mov	sp, r7
 800ebe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebe6:	4770      	bx	lr

0800ebe8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ebe8:	b480      	push	{r7}
 800ebea:	b083      	sub	sp, #12
 800ebec:	af00      	add	r7, sp, #0
 800ebee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ebf0:	bf00      	nop
 800ebf2:	370c      	adds	r7, #12
 800ebf4:	46bd      	mov	sp, r7
 800ebf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebfa:	4770      	bx	lr

0800ebfc <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800ebfc:	b480      	push	{r7}
 800ebfe:	b083      	sub	sp, #12
 800ec00:	af00      	add	r7, sp, #0
 800ec02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800ec04:	bf00      	nop
 800ec06:	370c      	adds	r7, #12
 800ec08:	46bd      	mov	sp, r7
 800ec0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec0e:	4770      	bx	lr

0800ec10 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800ec10:	b480      	push	{r7}
 800ec12:	b083      	sub	sp, #12
 800ec14:	af00      	add	r7, sp, #0
 800ec16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800ec18:	bf00      	nop
 800ec1a:	370c      	adds	r7, #12
 800ec1c:	46bd      	mov	sp, r7
 800ec1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec22:	4770      	bx	lr

0800ec24 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800ec24:	b480      	push	{r7}
 800ec26:	b083      	sub	sp, #12
 800ec28:	af00      	add	r7, sp, #0
 800ec2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800ec2c:	bf00      	nop
 800ec2e:	370c      	adds	r7, #12
 800ec30:	46bd      	mov	sp, r7
 800ec32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec36:	4770      	bx	lr

0800ec38 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800ec38:	b480      	push	{r7}
 800ec3a:	b083      	sub	sp, #12
 800ec3c:	af00      	add	r7, sp, #0
 800ec3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800ec40:	bf00      	nop
 800ec42:	370c      	adds	r7, #12
 800ec44:	46bd      	mov	sp, r7
 800ec46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec4a:	4770      	bx	lr

0800ec4c <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 800ec4c:	b580      	push	{r7, lr}
 800ec4e:	b082      	sub	sp, #8
 800ec50:	af00      	add	r7, sp, #0
 800ec52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d101      	bne.n	800ec5e <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800ec5a:	2301      	movs	r3, #1
 800ec5c:	e04a      	b.n	800ecf4 <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ec64:	2b00      	cmp	r3, #0
 800ec66:	d106      	bne.n	800ec76 <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	2200      	movs	r2, #0
 800ec6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ec70:	6878      	ldr	r0, [r7, #4]
 800ec72:	f7fa fce5 	bl	8009640 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	2224      	movs	r2, #36	@ 0x24
 800ec7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	681b      	ldr	r3, [r3, #0]
 800ec82:	681a      	ldr	r2, [r3, #0]
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	681b      	ldr	r3, [r3, #0]
 800ec88:	f022 0201 	bic.w	r2, r2, #1
 800ec8c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	d002      	beq.n	800ec9c <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800ec96:	6878      	ldr	r0, [r7, #4]
 800ec98:	f001 f8a2 	bl	800fde0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ec9c:	6878      	ldr	r0, [r7, #4]
 800ec9e:	f000 fda3 	bl	800f7e8 <UART_SetConfig>
 800eca2:	4603      	mov	r3, r0
 800eca4:	2b01      	cmp	r3, #1
 800eca6:	d101      	bne.n	800ecac <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 800eca8:	2301      	movs	r3, #1
 800ecaa:	e023      	b.n	800ecf4 <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	681b      	ldr	r3, [r3, #0]
 800ecb0:	685a      	ldr	r2, [r3, #4]
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	681b      	ldr	r3, [r3, #0]
 800ecb6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ecba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	689a      	ldr	r2, [r3, #8]
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	681b      	ldr	r3, [r3, #0]
 800ecc6:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 800ecca:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	681b      	ldr	r3, [r3, #0]
 800ecd0:	689a      	ldr	r2, [r3, #8]
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	f042 0208 	orr.w	r2, r2, #8
 800ecda:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	681b      	ldr	r3, [r3, #0]
 800ece0:	681a      	ldr	r2, [r3, #0]
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	681b      	ldr	r3, [r3, #0]
 800ece6:	f042 0201 	orr.w	r2, r2, #1
 800ecea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ecec:	6878      	ldr	r0, [r7, #4]
 800ecee:	f001 f919 	bl	800ff24 <UART_CheckIdleState>
 800ecf2:	4603      	mov	r3, r0
}
 800ecf4:	4618      	mov	r0, r3
 800ecf6:	3708      	adds	r7, #8
 800ecf8:	46bd      	mov	sp, r7
 800ecfa:	bd80      	pop	{r7, pc}

0800ecfc <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800ecfc:	b580      	push	{r7, lr}
 800ecfe:	b08a      	sub	sp, #40	@ 0x28
 800ed00:	af00      	add	r7, sp, #0
 800ed02:	60f8      	str	r0, [r7, #12]
 800ed04:	60b9      	str	r1, [r7, #8]
 800ed06:	4613      	mov	r3, r2
 800ed08:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ed0a:	68fb      	ldr	r3, [r7, #12]
 800ed0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ed10:	2b20      	cmp	r3, #32
 800ed12:	d167      	bne.n	800ede4 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800ed14:	68bb      	ldr	r3, [r7, #8]
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d002      	beq.n	800ed20 <HAL_UART_Transmit_DMA+0x24>
 800ed1a:	88fb      	ldrh	r3, [r7, #6]
 800ed1c:	2b00      	cmp	r3, #0
 800ed1e:	d101      	bne.n	800ed24 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800ed20:	2301      	movs	r3, #1
 800ed22:	e060      	b.n	800ede6 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800ed24:	68fb      	ldr	r3, [r7, #12]
 800ed26:	68ba      	ldr	r2, [r7, #8]
 800ed28:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800ed2a:	68fb      	ldr	r3, [r7, #12]
 800ed2c:	88fa      	ldrh	r2, [r7, #6]
 800ed2e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800ed32:	68fb      	ldr	r3, [r7, #12]
 800ed34:	88fa      	ldrh	r2, [r7, #6]
 800ed36:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ed3a:	68fb      	ldr	r3, [r7, #12]
 800ed3c:	2200      	movs	r2, #0
 800ed3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ed42:	68fb      	ldr	r3, [r7, #12]
 800ed44:	2221      	movs	r2, #33	@ 0x21
 800ed46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d028      	beq.n	800eda4 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800ed52:	68fb      	ldr	r3, [r7, #12]
 800ed54:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ed56:	4a26      	ldr	r2, [pc, #152]	@ (800edf0 <HAL_UART_Transmit_DMA+0xf4>)
 800ed58:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800ed5a:	68fb      	ldr	r3, [r7, #12]
 800ed5c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ed5e:	4a25      	ldr	r2, [pc, #148]	@ (800edf4 <HAL_UART_Transmit_DMA+0xf8>)
 800ed60:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800ed62:	68fb      	ldr	r3, [r7, #12]
 800ed64:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ed66:	4a24      	ldr	r2, [pc, #144]	@ (800edf8 <HAL_UART_Transmit_DMA+0xfc>)
 800ed68:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800ed6a:	68fb      	ldr	r3, [r7, #12]
 800ed6c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ed6e:	2200      	movs	r2, #0
 800ed70:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800ed72:	68fb      	ldr	r3, [r7, #12]
 800ed74:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800ed76:	68fb      	ldr	r3, [r7, #12]
 800ed78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ed7a:	4619      	mov	r1, r3
 800ed7c:	68fb      	ldr	r3, [r7, #12]
 800ed7e:	681b      	ldr	r3, [r3, #0]
 800ed80:	3328      	adds	r3, #40	@ 0x28
 800ed82:	461a      	mov	r2, r3
 800ed84:	88fb      	ldrh	r3, [r7, #6]
 800ed86:	f7fb f92b 	bl	8009fe0 <HAL_DMA_Start_IT>
 800ed8a:	4603      	mov	r3, r0
 800ed8c:	2b00      	cmp	r3, #0
 800ed8e:	d009      	beq.n	800eda4 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ed90:	68fb      	ldr	r3, [r7, #12]
 800ed92:	2210      	movs	r2, #16
 800ed94:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800ed98:	68fb      	ldr	r3, [r7, #12]
 800ed9a:	2220      	movs	r2, #32
 800ed9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800eda0:	2301      	movs	r3, #1
 800eda2:	e020      	b.n	800ede6 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800eda4:	68fb      	ldr	r3, [r7, #12]
 800eda6:	681b      	ldr	r3, [r3, #0]
 800eda8:	2240      	movs	r2, #64	@ 0x40
 800edaa:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800edac:	68fb      	ldr	r3, [r7, #12]
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	3308      	adds	r3, #8
 800edb2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edb4:	697b      	ldr	r3, [r7, #20]
 800edb6:	e853 3f00 	ldrex	r3, [r3]
 800edba:	613b      	str	r3, [r7, #16]
   return(result);
 800edbc:	693b      	ldr	r3, [r7, #16]
 800edbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800edc2:	627b      	str	r3, [r7, #36]	@ 0x24
 800edc4:	68fb      	ldr	r3, [r7, #12]
 800edc6:	681b      	ldr	r3, [r3, #0]
 800edc8:	3308      	adds	r3, #8
 800edca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800edcc:	623a      	str	r2, [r7, #32]
 800edce:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800edd0:	69f9      	ldr	r1, [r7, #28]
 800edd2:	6a3a      	ldr	r2, [r7, #32]
 800edd4:	e841 2300 	strex	r3, r2, [r1]
 800edd8:	61bb      	str	r3, [r7, #24]
   return(result);
 800edda:	69bb      	ldr	r3, [r7, #24]
 800eddc:	2b00      	cmp	r3, #0
 800edde:	d1e5      	bne.n	800edac <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800ede0:	2300      	movs	r3, #0
 800ede2:	e000      	b.n	800ede6 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800ede4:	2302      	movs	r3, #2
  }
}
 800ede6:	4618      	mov	r0, r3
 800ede8:	3728      	adds	r7, #40	@ 0x28
 800edea:	46bd      	mov	sp, r7
 800edec:	bd80      	pop	{r7, pc}
 800edee:	bf00      	nop
 800edf0:	080103ef 	.word	0x080103ef
 800edf4:	08010489 	.word	0x08010489
 800edf8:	0801060f 	.word	0x0801060f

0800edfc <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800edfc:	b580      	push	{r7, lr}
 800edfe:	b08a      	sub	sp, #40	@ 0x28
 800ee00:	af00      	add	r7, sp, #0
 800ee02:	60f8      	str	r0, [r7, #12]
 800ee04:	60b9      	str	r1, [r7, #8]
 800ee06:	4613      	mov	r3, r2
 800ee08:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ee0a:	68fb      	ldr	r3, [r7, #12]
 800ee0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ee10:	2b20      	cmp	r3, #32
 800ee12:	d137      	bne.n	800ee84 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800ee14:	68bb      	ldr	r3, [r7, #8]
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	d002      	beq.n	800ee20 <HAL_UART_Receive_DMA+0x24>
 800ee1a:	88fb      	ldrh	r3, [r7, #6]
 800ee1c:	2b00      	cmp	r3, #0
 800ee1e:	d101      	bne.n	800ee24 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800ee20:	2301      	movs	r3, #1
 800ee22:	e030      	b.n	800ee86 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ee24:	68fb      	ldr	r3, [r7, #12]
 800ee26:	2200      	movs	r2, #0
 800ee28:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ee2a:	68fb      	ldr	r3, [r7, #12]
 800ee2c:	681b      	ldr	r3, [r3, #0]
 800ee2e:	4a18      	ldr	r2, [pc, #96]	@ (800ee90 <HAL_UART_Receive_DMA+0x94>)
 800ee30:	4293      	cmp	r3, r2
 800ee32:	d01f      	beq.n	800ee74 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ee34:	68fb      	ldr	r3, [r7, #12]
 800ee36:	681b      	ldr	r3, [r3, #0]
 800ee38:	685b      	ldr	r3, [r3, #4]
 800ee3a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	d018      	beq.n	800ee74 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ee42:	68fb      	ldr	r3, [r7, #12]
 800ee44:	681b      	ldr	r3, [r3, #0]
 800ee46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee48:	697b      	ldr	r3, [r7, #20]
 800ee4a:	e853 3f00 	ldrex	r3, [r3]
 800ee4e:	613b      	str	r3, [r7, #16]
   return(result);
 800ee50:	693b      	ldr	r3, [r7, #16]
 800ee52:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ee56:	627b      	str	r3, [r7, #36]	@ 0x24
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	681b      	ldr	r3, [r3, #0]
 800ee5c:	461a      	mov	r2, r3
 800ee5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee60:	623b      	str	r3, [r7, #32]
 800ee62:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee64:	69f9      	ldr	r1, [r7, #28]
 800ee66:	6a3a      	ldr	r2, [r7, #32]
 800ee68:	e841 2300 	strex	r3, r2, [r1]
 800ee6c:	61bb      	str	r3, [r7, #24]
   return(result);
 800ee6e:	69bb      	ldr	r3, [r7, #24]
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	d1e6      	bne.n	800ee42 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800ee74:	88fb      	ldrh	r3, [r7, #6]
 800ee76:	461a      	mov	r2, r3
 800ee78:	68b9      	ldr	r1, [r7, #8]
 800ee7a:	68f8      	ldr	r0, [r7, #12]
 800ee7c:	f001 f96a 	bl	8010154 <UART_Start_Receive_DMA>
 800ee80:	4603      	mov	r3, r0
 800ee82:	e000      	b.n	800ee86 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800ee84:	2302      	movs	r3, #2
  }
}
 800ee86:	4618      	mov	r0, r3
 800ee88:	3728      	adds	r7, #40	@ 0x28
 800ee8a:	46bd      	mov	sp, r7
 800ee8c:	bd80      	pop	{r7, pc}
 800ee8e:	bf00      	nop
 800ee90:	40008000 	.word	0x40008000

0800ee94 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800ee94:	b580      	push	{r7, lr}
 800ee96:	b090      	sub	sp, #64	@ 0x40
 800ee98:	af00      	add	r7, sp, #0
 800ee9a:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800eeaa:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	681b      	ldr	r3, [r3, #0]
 800eeb0:	689b      	ldr	r3, [r3, #8]
 800eeb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800eeb6:	2b80      	cmp	r3, #128	@ 0x80
 800eeb8:	d139      	bne.n	800ef2e <HAL_UART_DMAStop+0x9a>
 800eeba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eebc:	2b21      	cmp	r3, #33	@ 0x21
 800eebe:	d136      	bne.n	800ef2e <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	681b      	ldr	r3, [r3, #0]
 800eec4:	3308      	adds	r3, #8
 800eec6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eec8:	6a3b      	ldr	r3, [r7, #32]
 800eeca:	e853 3f00 	ldrex	r3, [r3]
 800eece:	61fb      	str	r3, [r7, #28]
   return(result);
 800eed0:	69fb      	ldr	r3, [r7, #28]
 800eed2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800eed6:	637b      	str	r3, [r7, #52]	@ 0x34
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	681b      	ldr	r3, [r3, #0]
 800eedc:	3308      	adds	r3, #8
 800eede:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800eee0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800eee2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eee4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800eee6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800eee8:	e841 2300 	strex	r3, r2, [r1]
 800eeec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800eeee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	d1e5      	bne.n	800eec0 <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	d015      	beq.n	800ef28 <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ef00:	4618      	mov	r0, r3
 800ef02:	f7fb f8e8 	bl	800a0d6 <HAL_DMA_Abort>
 800ef06:	4603      	mov	r3, r0
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	d00d      	beq.n	800ef28 <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ef10:	4618      	mov	r0, r3
 800ef12:	f7fb fa4f 	bl	800a3b4 <HAL_DMA_GetError>
 800ef16:	4603      	mov	r3, r0
 800ef18:	2b20      	cmp	r3, #32
 800ef1a:	d105      	bne.n	800ef28 <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	2210      	movs	r2, #16
 800ef20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800ef24:	2303      	movs	r3, #3
 800ef26:	e047      	b.n	800efb8 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
 800ef28:	6878      	ldr	r0, [r7, #4]
 800ef2a:	f001 f9b9 	bl	80102a0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	681b      	ldr	r3, [r3, #0]
 800ef32:	689b      	ldr	r3, [r3, #8]
 800ef34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ef38:	2b40      	cmp	r3, #64	@ 0x40
 800ef3a:	d13c      	bne.n	800efb6 <HAL_UART_DMAStop+0x122>
 800ef3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef3e:	2b22      	cmp	r3, #34	@ 0x22
 800ef40:	d139      	bne.n	800efb6 <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	681b      	ldr	r3, [r3, #0]
 800ef46:	3308      	adds	r3, #8
 800ef48:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef4a:	68fb      	ldr	r3, [r7, #12]
 800ef4c:	e853 3f00 	ldrex	r3, [r3]
 800ef50:	60bb      	str	r3, [r7, #8]
   return(result);
 800ef52:	68bb      	ldr	r3, [r7, #8]
 800ef54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ef58:	633b      	str	r3, [r7, #48]	@ 0x30
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	681b      	ldr	r3, [r3, #0]
 800ef5e:	3308      	adds	r3, #8
 800ef60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ef62:	61ba      	str	r2, [r7, #24]
 800ef64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef66:	6979      	ldr	r1, [r7, #20]
 800ef68:	69ba      	ldr	r2, [r7, #24]
 800ef6a:	e841 2300 	strex	r3, r2, [r1]
 800ef6e:	613b      	str	r3, [r7, #16]
   return(result);
 800ef70:	693b      	ldr	r3, [r7, #16]
 800ef72:	2b00      	cmp	r3, #0
 800ef74:	d1e5      	bne.n	800ef42 <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ef7c:	2b00      	cmp	r3, #0
 800ef7e:	d017      	beq.n	800efb0 <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ef86:	4618      	mov	r0, r3
 800ef88:	f7fb f8a5 	bl	800a0d6 <HAL_DMA_Abort>
 800ef8c:	4603      	mov	r3, r0
 800ef8e:	2b00      	cmp	r3, #0
 800ef90:	d00e      	beq.n	800efb0 <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ef98:	4618      	mov	r0, r3
 800ef9a:	f7fb fa0b 	bl	800a3b4 <HAL_DMA_GetError>
 800ef9e:	4603      	mov	r3, r0
 800efa0:	2b20      	cmp	r3, #32
 800efa2:	d105      	bne.n	800efb0 <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	2210      	movs	r2, #16
 800efa8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800efac:	2303      	movs	r3, #3
 800efae:	e003      	b.n	800efb8 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800efb0:	6878      	ldr	r0, [r7, #4]
 800efb2:	f001 f9b6 	bl	8010322 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800efb6:	2300      	movs	r3, #0
}
 800efb8:	4618      	mov	r0, r3
 800efba:	3740      	adds	r7, #64	@ 0x40
 800efbc:	46bd      	mov	sp, r7
 800efbe:	bd80      	pop	{r7, pc}

0800efc0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800efc0:	b580      	push	{r7, lr}
 800efc2:	b0ba      	sub	sp, #232	@ 0xe8
 800efc4:	af00      	add	r7, sp, #0
 800efc6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	681b      	ldr	r3, [r3, #0]
 800efcc:	69db      	ldr	r3, [r3, #28]
 800efce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	681b      	ldr	r3, [r3, #0]
 800efd6:	681b      	ldr	r3, [r3, #0]
 800efd8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	681b      	ldr	r3, [r3, #0]
 800efe0:	689b      	ldr	r3, [r3, #8]
 800efe2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800efe6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800efea:	f640 030f 	movw	r3, #2063	@ 0x80f
 800efee:	4013      	ands	r3, r2
 800eff0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800eff4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800eff8:	2b00      	cmp	r3, #0
 800effa:	d11b      	bne.n	800f034 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800effc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f000:	f003 0320 	and.w	r3, r3, #32
 800f004:	2b00      	cmp	r3, #0
 800f006:	d015      	beq.n	800f034 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f008:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f00c:	f003 0320 	and.w	r3, r3, #32
 800f010:	2b00      	cmp	r3, #0
 800f012:	d105      	bne.n	800f020 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f014:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f018:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d009      	beq.n	800f034 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f024:	2b00      	cmp	r3, #0
 800f026:	f000 8300 	beq.w	800f62a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f02e:	6878      	ldr	r0, [r7, #4]
 800f030:	4798      	blx	r3
      }
      return;
 800f032:	e2fa      	b.n	800f62a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800f034:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f038:	2b00      	cmp	r3, #0
 800f03a:	f000 8123 	beq.w	800f284 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800f03e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f042:	4b8d      	ldr	r3, [pc, #564]	@ (800f278 <HAL_UART_IRQHandler+0x2b8>)
 800f044:	4013      	ands	r3, r2
 800f046:	2b00      	cmp	r3, #0
 800f048:	d106      	bne.n	800f058 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800f04a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800f04e:	4b8b      	ldr	r3, [pc, #556]	@ (800f27c <HAL_UART_IRQHandler+0x2bc>)
 800f050:	4013      	ands	r3, r2
 800f052:	2b00      	cmp	r3, #0
 800f054:	f000 8116 	beq.w	800f284 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f058:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f05c:	f003 0301 	and.w	r3, r3, #1
 800f060:	2b00      	cmp	r3, #0
 800f062:	d011      	beq.n	800f088 <HAL_UART_IRQHandler+0xc8>
 800f064:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f068:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	d00b      	beq.n	800f088 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	681b      	ldr	r3, [r3, #0]
 800f074:	2201      	movs	r2, #1
 800f076:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f07e:	f043 0201 	orr.w	r2, r3, #1
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f088:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f08c:	f003 0302 	and.w	r3, r3, #2
 800f090:	2b00      	cmp	r3, #0
 800f092:	d011      	beq.n	800f0b8 <HAL_UART_IRQHandler+0xf8>
 800f094:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f098:	f003 0301 	and.w	r3, r3, #1
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	d00b      	beq.n	800f0b8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	681b      	ldr	r3, [r3, #0]
 800f0a4:	2202      	movs	r2, #2
 800f0a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f0ae:	f043 0204 	orr.w	r2, r3, #4
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f0b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f0bc:	f003 0304 	and.w	r3, r3, #4
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	d011      	beq.n	800f0e8 <HAL_UART_IRQHandler+0x128>
 800f0c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f0c8:	f003 0301 	and.w	r3, r3, #1
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d00b      	beq.n	800f0e8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	2204      	movs	r2, #4
 800f0d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f0de:	f043 0202 	orr.w	r2, r3, #2
 800f0e2:	687b      	ldr	r3, [r7, #4]
 800f0e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f0e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f0ec:	f003 0308 	and.w	r3, r3, #8
 800f0f0:	2b00      	cmp	r3, #0
 800f0f2:	d017      	beq.n	800f124 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f0f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f0f8:	f003 0320 	and.w	r3, r3, #32
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	d105      	bne.n	800f10c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800f100:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f104:	4b5c      	ldr	r3, [pc, #368]	@ (800f278 <HAL_UART_IRQHandler+0x2b8>)
 800f106:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d00b      	beq.n	800f124 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	2208      	movs	r2, #8
 800f112:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f11a:	f043 0208 	orr.w	r2, r3, #8
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f124:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f128:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f12c:	2b00      	cmp	r3, #0
 800f12e:	d012      	beq.n	800f156 <HAL_UART_IRQHandler+0x196>
 800f130:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f134:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d00c      	beq.n	800f156 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	681b      	ldr	r3, [r3, #0]
 800f140:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f144:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f14c:	f043 0220 	orr.w	r2, r3, #32
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f15c:	2b00      	cmp	r3, #0
 800f15e:	f000 8266 	beq.w	800f62e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f162:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f166:	f003 0320 	and.w	r3, r3, #32
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	d013      	beq.n	800f196 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f16e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f172:	f003 0320 	and.w	r3, r3, #32
 800f176:	2b00      	cmp	r3, #0
 800f178:	d105      	bne.n	800f186 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f17a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f17e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f182:	2b00      	cmp	r3, #0
 800f184:	d007      	beq.n	800f196 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f18a:	2b00      	cmp	r3, #0
 800f18c:	d003      	beq.n	800f196 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f192:	6878      	ldr	r0, [r7, #4]
 800f194:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f19c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	681b      	ldr	r3, [r3, #0]
 800f1a4:	689b      	ldr	r3, [r3, #8]
 800f1a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f1aa:	2b40      	cmp	r3, #64	@ 0x40
 800f1ac:	d005      	beq.n	800f1ba <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800f1ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f1b2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	d054      	beq.n	800f264 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f1ba:	6878      	ldr	r0, [r7, #4]
 800f1bc:	f001 f8b1 	bl	8010322 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	681b      	ldr	r3, [r3, #0]
 800f1c4:	689b      	ldr	r3, [r3, #8]
 800f1c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f1ca:	2b40      	cmp	r3, #64	@ 0x40
 800f1cc:	d146      	bne.n	800f25c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	681b      	ldr	r3, [r3, #0]
 800f1d2:	3308      	adds	r3, #8
 800f1d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f1dc:	e853 3f00 	ldrex	r3, [r3]
 800f1e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f1e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f1e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f1ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	681b      	ldr	r3, [r3, #0]
 800f1f4:	3308      	adds	r3, #8
 800f1f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f1fa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800f1fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f202:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f206:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f20a:	e841 2300 	strex	r3, r2, [r1]
 800f20e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800f212:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f216:	2b00      	cmp	r3, #0
 800f218:	d1d9      	bne.n	800f1ce <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f220:	2b00      	cmp	r3, #0
 800f222:	d017      	beq.n	800f254 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f22a:	4a15      	ldr	r2, [pc, #84]	@ (800f280 <HAL_UART_IRQHandler+0x2c0>)
 800f22c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f234:	4618      	mov	r0, r3
 800f236:	f7fa ffa7 	bl	800a188 <HAL_DMA_Abort_IT>
 800f23a:	4603      	mov	r3, r0
 800f23c:	2b00      	cmp	r3, #0
 800f23e:	d019      	beq.n	800f274 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f248:	687a      	ldr	r2, [r7, #4]
 800f24a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800f24e:	4610      	mov	r0, r2
 800f250:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f252:	e00f      	b.n	800f274 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f254:	6878      	ldr	r0, [r7, #4]
 800f256:	f000 fa09 	bl	800f66c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f25a:	e00b      	b.n	800f274 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f25c:	6878      	ldr	r0, [r7, #4]
 800f25e:	f000 fa05 	bl	800f66c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f262:	e007      	b.n	800f274 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f264:	6878      	ldr	r0, [r7, #4]
 800f266:	f000 fa01 	bl	800f66c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	2200      	movs	r2, #0
 800f26e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800f272:	e1dc      	b.n	800f62e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f274:	bf00      	nop
    return;
 800f276:	e1da      	b.n	800f62e <HAL_UART_IRQHandler+0x66e>
 800f278:	10000001 	.word	0x10000001
 800f27c:	04000120 	.word	0x04000120
 800f280:	0801068f 	.word	0x0801068f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f288:	2b01      	cmp	r3, #1
 800f28a:	f040 8170 	bne.w	800f56e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800f28e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f292:	f003 0310 	and.w	r3, r3, #16
 800f296:	2b00      	cmp	r3, #0
 800f298:	f000 8169 	beq.w	800f56e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800f29c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f2a0:	f003 0310 	and.w	r3, r3, #16
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	f000 8162 	beq.w	800f56e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	681b      	ldr	r3, [r3, #0]
 800f2ae:	2210      	movs	r2, #16
 800f2b0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	689b      	ldr	r3, [r3, #8]
 800f2b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f2bc:	2b40      	cmp	r3, #64	@ 0x40
 800f2be:	f040 80d8 	bne.w	800f472 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f2c8:	681b      	ldr	r3, [r3, #0]
 800f2ca:	685b      	ldr	r3, [r3, #4]
 800f2cc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f2d0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800f2d4:	2b00      	cmp	r3, #0
 800f2d6:	f000 80af 	beq.w	800f438 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f2e0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f2e4:	429a      	cmp	r2, r3
 800f2e6:	f080 80a7 	bcs.w	800f438 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f2f0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f2fa:	681b      	ldr	r3, [r3, #0]
 800f2fc:	681b      	ldr	r3, [r3, #0]
 800f2fe:	f003 0320 	and.w	r3, r3, #32
 800f302:	2b00      	cmp	r3, #0
 800f304:	f040 8087 	bne.w	800f416 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	681b      	ldr	r3, [r3, #0]
 800f30c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f310:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f314:	e853 3f00 	ldrex	r3, [r3]
 800f318:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800f31c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f320:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f324:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	681b      	ldr	r3, [r3, #0]
 800f32c:	461a      	mov	r2, r3
 800f32e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800f332:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f336:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f33a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800f33e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f342:	e841 2300 	strex	r3, r2, [r1]
 800f346:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800f34a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d1da      	bne.n	800f308 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	681b      	ldr	r3, [r3, #0]
 800f356:	3308      	adds	r3, #8
 800f358:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f35a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f35c:	e853 3f00 	ldrex	r3, [r3]
 800f360:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800f362:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f364:	f023 0301 	bic.w	r3, r3, #1
 800f368:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	681b      	ldr	r3, [r3, #0]
 800f370:	3308      	adds	r3, #8
 800f372:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800f376:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800f37a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f37c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800f37e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f382:	e841 2300 	strex	r3, r2, [r1]
 800f386:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800f388:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f38a:	2b00      	cmp	r3, #0
 800f38c:	d1e1      	bne.n	800f352 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	681b      	ldr	r3, [r3, #0]
 800f392:	3308      	adds	r3, #8
 800f394:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f396:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f398:	e853 3f00 	ldrex	r3, [r3]
 800f39c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800f39e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f3a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f3a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	681b      	ldr	r3, [r3, #0]
 800f3ac:	3308      	adds	r3, #8
 800f3ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800f3b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f3b4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3b6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800f3b8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f3ba:	e841 2300 	strex	r3, r2, [r1]
 800f3be:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800f3c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	d1e3      	bne.n	800f38e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	2220      	movs	r2, #32
 800f3ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	2200      	movs	r2, #0
 800f3d2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f3dc:	e853 3f00 	ldrex	r3, [r3]
 800f3e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f3e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f3e4:	f023 0310 	bic.w	r3, r3, #16
 800f3e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	681b      	ldr	r3, [r3, #0]
 800f3f0:	461a      	mov	r2, r3
 800f3f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f3f6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f3f8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3fa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f3fc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f3fe:	e841 2300 	strex	r3, r2, [r1]
 800f402:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f404:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f406:	2b00      	cmp	r3, #0
 800f408:	d1e4      	bne.n	800f3d4 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f410:	4618      	mov	r0, r3
 800f412:	f7fa fe60 	bl	800a0d6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	2202      	movs	r2, #2
 800f41a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f428:	b29b      	uxth	r3, r3
 800f42a:	1ad3      	subs	r3, r2, r3
 800f42c:	b29b      	uxth	r3, r3
 800f42e:	4619      	mov	r1, r3
 800f430:	6878      	ldr	r0, [r7, #4]
 800f432:	f000 f925 	bl	800f680 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800f436:	e0fc      	b.n	800f632 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f43e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f442:	429a      	cmp	r2, r3
 800f444:	f040 80f5 	bne.w	800f632 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f44e:	681b      	ldr	r3, [r3, #0]
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	f003 0320 	and.w	r3, r3, #32
 800f456:	2b20      	cmp	r3, #32
 800f458:	f040 80eb 	bne.w	800f632 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	2202      	movs	r2, #2
 800f460:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f468:	4619      	mov	r1, r3
 800f46a:	6878      	ldr	r0, [r7, #4]
 800f46c:	f000 f908 	bl	800f680 <HAL_UARTEx_RxEventCallback>
      return;
 800f470:	e0df      	b.n	800f632 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f47e:	b29b      	uxth	r3, r3
 800f480:	1ad3      	subs	r3, r2, r3
 800f482:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f48c:	b29b      	uxth	r3, r3
 800f48e:	2b00      	cmp	r3, #0
 800f490:	f000 80d1 	beq.w	800f636 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800f494:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f498:	2b00      	cmp	r3, #0
 800f49a:	f000 80cc 	beq.w	800f636 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	681b      	ldr	r3, [r3, #0]
 800f4a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f4a6:	e853 3f00 	ldrex	r3, [r3]
 800f4aa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f4ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f4ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f4b2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	681b      	ldr	r3, [r3, #0]
 800f4ba:	461a      	mov	r2, r3
 800f4bc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f4c0:	647b      	str	r3, [r7, #68]	@ 0x44
 800f4c2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4c4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f4c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f4c8:	e841 2300 	strex	r3, r2, [r1]
 800f4cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f4ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f4d0:	2b00      	cmp	r3, #0
 800f4d2:	d1e4      	bne.n	800f49e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	3308      	adds	r3, #8
 800f4da:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4de:	e853 3f00 	ldrex	r3, [r3]
 800f4e2:	623b      	str	r3, [r7, #32]
   return(result);
 800f4e4:	6a3b      	ldr	r3, [r7, #32]
 800f4e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f4ea:	f023 0301 	bic.w	r3, r3, #1
 800f4ee:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	681b      	ldr	r3, [r3, #0]
 800f4f6:	3308      	adds	r3, #8
 800f4f8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800f4fc:	633a      	str	r2, [r7, #48]	@ 0x30
 800f4fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f500:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f502:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f504:	e841 2300 	strex	r3, r2, [r1]
 800f508:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f50a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f50c:	2b00      	cmp	r3, #0
 800f50e:	d1e1      	bne.n	800f4d4 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	2220      	movs	r2, #32
 800f514:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	2200      	movs	r2, #0
 800f51c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	2200      	movs	r2, #0
 800f522:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	681b      	ldr	r3, [r3, #0]
 800f528:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f52a:	693b      	ldr	r3, [r7, #16]
 800f52c:	e853 3f00 	ldrex	r3, [r3]
 800f530:	60fb      	str	r3, [r7, #12]
   return(result);
 800f532:	68fb      	ldr	r3, [r7, #12]
 800f534:	f023 0310 	bic.w	r3, r3, #16
 800f538:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	461a      	mov	r2, r3
 800f542:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800f546:	61fb      	str	r3, [r7, #28]
 800f548:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f54a:	69b9      	ldr	r1, [r7, #24]
 800f54c:	69fa      	ldr	r2, [r7, #28]
 800f54e:	e841 2300 	strex	r3, r2, [r1]
 800f552:	617b      	str	r3, [r7, #20]
   return(result);
 800f554:	697b      	ldr	r3, [r7, #20]
 800f556:	2b00      	cmp	r3, #0
 800f558:	d1e4      	bne.n	800f524 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	2202      	movs	r2, #2
 800f55e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800f560:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f564:	4619      	mov	r1, r3
 800f566:	6878      	ldr	r0, [r7, #4]
 800f568:	f000 f88a 	bl	800f680 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800f56c:	e063      	b.n	800f636 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800f56e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f572:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f576:	2b00      	cmp	r3, #0
 800f578:	d00e      	beq.n	800f598 <HAL_UART_IRQHandler+0x5d8>
 800f57a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f57e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f582:	2b00      	cmp	r3, #0
 800f584:	d008      	beq.n	800f598 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800f586:	687b      	ldr	r3, [r7, #4]
 800f588:	681b      	ldr	r3, [r3, #0]
 800f58a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800f58e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800f590:	6878      	ldr	r0, [r7, #4]
 800f592:	f001 f8b9 	bl	8010708 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f596:	e051      	b.n	800f63c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800f598:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f59c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	d014      	beq.n	800f5ce <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800f5a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f5a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f5ac:	2b00      	cmp	r3, #0
 800f5ae:	d105      	bne.n	800f5bc <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800f5b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f5b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	d008      	beq.n	800f5ce <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d03a      	beq.n	800f63a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f5c8:	6878      	ldr	r0, [r7, #4]
 800f5ca:	4798      	blx	r3
    }
    return;
 800f5cc:	e035      	b.n	800f63a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800f5ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f5d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	d009      	beq.n	800f5ee <HAL_UART_IRQHandler+0x62e>
 800f5da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f5de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f5e2:	2b00      	cmp	r3, #0
 800f5e4:	d003      	beq.n	800f5ee <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800f5e6:	6878      	ldr	r0, [r7, #4]
 800f5e8:	f001 f863 	bl	80106b2 <UART_EndTransmit_IT>
    return;
 800f5ec:	e026      	b.n	800f63c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800f5ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f5f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f5f6:	2b00      	cmp	r3, #0
 800f5f8:	d009      	beq.n	800f60e <HAL_UART_IRQHandler+0x64e>
 800f5fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f5fe:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800f602:	2b00      	cmp	r3, #0
 800f604:	d003      	beq.n	800f60e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800f606:	6878      	ldr	r0, [r7, #4]
 800f608:	f001 f892 	bl	8010730 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f60c:	e016      	b.n	800f63c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800f60e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f612:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800f616:	2b00      	cmp	r3, #0
 800f618:	d010      	beq.n	800f63c <HAL_UART_IRQHandler+0x67c>
 800f61a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f61e:	2b00      	cmp	r3, #0
 800f620:	da0c      	bge.n	800f63c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800f622:	6878      	ldr	r0, [r7, #4]
 800f624:	f001 f87a 	bl	801071c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f628:	e008      	b.n	800f63c <HAL_UART_IRQHandler+0x67c>
      return;
 800f62a:	bf00      	nop
 800f62c:	e006      	b.n	800f63c <HAL_UART_IRQHandler+0x67c>
    return;
 800f62e:	bf00      	nop
 800f630:	e004      	b.n	800f63c <HAL_UART_IRQHandler+0x67c>
      return;
 800f632:	bf00      	nop
 800f634:	e002      	b.n	800f63c <HAL_UART_IRQHandler+0x67c>
      return;
 800f636:	bf00      	nop
 800f638:	e000      	b.n	800f63c <HAL_UART_IRQHandler+0x67c>
    return;
 800f63a:	bf00      	nop
  }
}
 800f63c:	37e8      	adds	r7, #232	@ 0xe8
 800f63e:	46bd      	mov	sp, r7
 800f640:	bd80      	pop	{r7, pc}
 800f642:	bf00      	nop

0800f644 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f644:	b480      	push	{r7}
 800f646:	b083      	sub	sp, #12
 800f648:	af00      	add	r7, sp, #0
 800f64a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800f64c:	bf00      	nop
 800f64e:	370c      	adds	r7, #12
 800f650:	46bd      	mov	sp, r7
 800f652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f656:	4770      	bx	lr

0800f658 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f658:	b480      	push	{r7}
 800f65a:	b083      	sub	sp, #12
 800f65c:	af00      	add	r7, sp, #0
 800f65e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800f660:	bf00      	nop
 800f662:	370c      	adds	r7, #12
 800f664:	46bd      	mov	sp, r7
 800f666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f66a:	4770      	bx	lr

0800f66c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800f66c:	b480      	push	{r7}
 800f66e:	b083      	sub	sp, #12
 800f670:	af00      	add	r7, sp, #0
 800f672:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800f674:	bf00      	nop
 800f676:	370c      	adds	r7, #12
 800f678:	46bd      	mov	sp, r7
 800f67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f67e:	4770      	bx	lr

0800f680 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800f680:	b480      	push	{r7}
 800f682:	b083      	sub	sp, #12
 800f684:	af00      	add	r7, sp, #0
 800f686:	6078      	str	r0, [r7, #4]
 800f688:	460b      	mov	r3, r1
 800f68a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800f68c:	bf00      	nop
 800f68e:	370c      	adds	r7, #12
 800f690:	46bd      	mov	sp, r7
 800f692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f696:	4770      	bx	lr

0800f698 <HAL_HalfDuplex_EnableTransmitter>:
  * @brief  Enable the UART transmitter and disable the UART receiver.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 800f698:	b480      	push	{r7}
 800f69a:	b08f      	sub	sp, #60	@ 0x3c
 800f69c:	af00      	add	r7, sp, #0
 800f69e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f6a6:	2b01      	cmp	r3, #1
 800f6a8:	d101      	bne.n	800f6ae <HAL_HalfDuplex_EnableTransmitter+0x16>
 800f6aa:	2302      	movs	r3, #2
 800f6ac:	e042      	b.n	800f734 <HAL_HalfDuplex_EnableTransmitter+0x9c>
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	2201      	movs	r2, #1
 800f6b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	2224      	movs	r2, #36	@ 0x24
 800f6ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 800f6be:	687b      	ldr	r3, [r7, #4]
 800f6c0:	681b      	ldr	r3, [r3, #0]
 800f6c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6c4:	6a3b      	ldr	r3, [r7, #32]
 800f6c6:	e853 3f00 	ldrex	r3, [r3]
 800f6ca:	61fb      	str	r3, [r7, #28]
   return(result);
 800f6cc:	69fb      	ldr	r3, [r7, #28]
 800f6ce:	f023 030c 	bic.w	r3, r3, #12
 800f6d2:	637b      	str	r3, [r7, #52]	@ 0x34
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	681b      	ldr	r3, [r3, #0]
 800f6d8:	461a      	mov	r2, r3
 800f6da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f6dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f6de:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f6e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f6e4:	e841 2300 	strex	r3, r2, [r1]
 800f6e8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f6ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6ec:	2b00      	cmp	r3, #0
 800f6ee:	d1e6      	bne.n	800f6be <HAL_HalfDuplex_EnableTransmitter+0x26>

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TE);
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	681b      	ldr	r3, [r3, #0]
 800f6f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6f6:	68fb      	ldr	r3, [r7, #12]
 800f6f8:	e853 3f00 	ldrex	r3, [r3]
 800f6fc:	60bb      	str	r3, [r7, #8]
   return(result);
 800f6fe:	68bb      	ldr	r3, [r7, #8]
 800f700:	f043 0308 	orr.w	r3, r3, #8
 800f704:	633b      	str	r3, [r7, #48]	@ 0x30
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	681b      	ldr	r3, [r3, #0]
 800f70a:	461a      	mov	r2, r3
 800f70c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f70e:	61bb      	str	r3, [r7, #24]
 800f710:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f712:	6979      	ldr	r1, [r7, #20]
 800f714:	69ba      	ldr	r2, [r7, #24]
 800f716:	e841 2300 	strex	r3, r2, [r1]
 800f71a:	613b      	str	r3, [r7, #16]
   return(result);
 800f71c:	693b      	ldr	r3, [r7, #16]
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d1e6      	bne.n	800f6f0 <HAL_HalfDuplex_EnableTransmitter+0x58>

  huart->gState = HAL_UART_STATE_READY;
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	2220      	movs	r2, #32
 800f726:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	2200      	movs	r2, #0
 800f72e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f732:	2300      	movs	r3, #0
}
 800f734:	4618      	mov	r0, r3
 800f736:	373c      	adds	r7, #60	@ 0x3c
 800f738:	46bd      	mov	sp, r7
 800f73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f73e:	4770      	bx	lr

0800f740 <HAL_HalfDuplex_EnableReceiver>:
  * @brief  Enable the UART receiver and disable the UART transmitter.
  * @param  huart UART handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 800f740:	b480      	push	{r7}
 800f742:	b08f      	sub	sp, #60	@ 0x3c
 800f744:	af00      	add	r7, sp, #0
 800f746:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f74e:	2b01      	cmp	r3, #1
 800f750:	d101      	bne.n	800f756 <HAL_HalfDuplex_EnableReceiver+0x16>
 800f752:	2302      	movs	r3, #2
 800f754:	e042      	b.n	800f7dc <HAL_HalfDuplex_EnableReceiver+0x9c>
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	2201      	movs	r2, #1
 800f75a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	2224      	movs	r2, #36	@ 0x24
 800f762:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	681b      	ldr	r3, [r3, #0]
 800f76a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f76c:	6a3b      	ldr	r3, [r7, #32]
 800f76e:	e853 3f00 	ldrex	r3, [r3]
 800f772:	61fb      	str	r3, [r7, #28]
   return(result);
 800f774:	69fb      	ldr	r3, [r7, #28]
 800f776:	f023 030c 	bic.w	r3, r3, #12
 800f77a:	637b      	str	r3, [r7, #52]	@ 0x34
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	681b      	ldr	r3, [r3, #0]
 800f780:	461a      	mov	r2, r3
 800f782:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f784:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f786:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f788:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f78a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f78c:	e841 2300 	strex	r3, r2, [r1]
 800f790:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f794:	2b00      	cmp	r3, #0
 800f796:	d1e6      	bne.n	800f766 <HAL_HalfDuplex_EnableReceiver+0x26>

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RE);
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f79e:	68fb      	ldr	r3, [r7, #12]
 800f7a0:	e853 3f00 	ldrex	r3, [r3]
 800f7a4:	60bb      	str	r3, [r7, #8]
   return(result);
 800f7a6:	68bb      	ldr	r3, [r7, #8]
 800f7a8:	f043 0304 	orr.w	r3, r3, #4
 800f7ac:	633b      	str	r3, [r7, #48]	@ 0x30
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	681b      	ldr	r3, [r3, #0]
 800f7b2:	461a      	mov	r2, r3
 800f7b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7b6:	61bb      	str	r3, [r7, #24]
 800f7b8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7ba:	6979      	ldr	r1, [r7, #20]
 800f7bc:	69ba      	ldr	r2, [r7, #24]
 800f7be:	e841 2300 	strex	r3, r2, [r1]
 800f7c2:	613b      	str	r3, [r7, #16]
   return(result);
 800f7c4:	693b      	ldr	r3, [r7, #16]
 800f7c6:	2b00      	cmp	r3, #0
 800f7c8:	d1e6      	bne.n	800f798 <HAL_HalfDuplex_EnableReceiver+0x58>

  huart->gState = HAL_UART_STATE_READY;
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	2220      	movs	r2, #32
 800f7ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 800f7d2:	687b      	ldr	r3, [r7, #4]
 800f7d4:	2200      	movs	r2, #0
 800f7d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f7da:	2300      	movs	r3, #0
}
 800f7dc:	4618      	mov	r0, r3
 800f7de:	373c      	adds	r7, #60	@ 0x3c
 800f7e0:	46bd      	mov	sp, r7
 800f7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7e6:	4770      	bx	lr

0800f7e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f7e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f7ec:	b08c      	sub	sp, #48	@ 0x30
 800f7ee:	af00      	add	r7, sp, #0
 800f7f0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f7f2:	2300      	movs	r3, #0
 800f7f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f7f8:	697b      	ldr	r3, [r7, #20]
 800f7fa:	689a      	ldr	r2, [r3, #8]
 800f7fc:	697b      	ldr	r3, [r7, #20]
 800f7fe:	691b      	ldr	r3, [r3, #16]
 800f800:	431a      	orrs	r2, r3
 800f802:	697b      	ldr	r3, [r7, #20]
 800f804:	695b      	ldr	r3, [r3, #20]
 800f806:	431a      	orrs	r2, r3
 800f808:	697b      	ldr	r3, [r7, #20]
 800f80a:	69db      	ldr	r3, [r3, #28]
 800f80c:	4313      	orrs	r3, r2
 800f80e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f810:	697b      	ldr	r3, [r7, #20]
 800f812:	681b      	ldr	r3, [r3, #0]
 800f814:	681a      	ldr	r2, [r3, #0]
 800f816:	4baa      	ldr	r3, [pc, #680]	@ (800fac0 <UART_SetConfig+0x2d8>)
 800f818:	4013      	ands	r3, r2
 800f81a:	697a      	ldr	r2, [r7, #20]
 800f81c:	6812      	ldr	r2, [r2, #0]
 800f81e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f820:	430b      	orrs	r3, r1
 800f822:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f824:	697b      	ldr	r3, [r7, #20]
 800f826:	681b      	ldr	r3, [r3, #0]
 800f828:	685b      	ldr	r3, [r3, #4]
 800f82a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800f82e:	697b      	ldr	r3, [r7, #20]
 800f830:	68da      	ldr	r2, [r3, #12]
 800f832:	697b      	ldr	r3, [r7, #20]
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	430a      	orrs	r2, r1
 800f838:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f83a:	697b      	ldr	r3, [r7, #20]
 800f83c:	699b      	ldr	r3, [r3, #24]
 800f83e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f840:	697b      	ldr	r3, [r7, #20]
 800f842:	681b      	ldr	r3, [r3, #0]
 800f844:	4a9f      	ldr	r2, [pc, #636]	@ (800fac4 <UART_SetConfig+0x2dc>)
 800f846:	4293      	cmp	r3, r2
 800f848:	d004      	beq.n	800f854 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f84a:	697b      	ldr	r3, [r7, #20]
 800f84c:	6a1b      	ldr	r3, [r3, #32]
 800f84e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f850:	4313      	orrs	r3, r2
 800f852:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f854:	697b      	ldr	r3, [r7, #20]
 800f856:	681b      	ldr	r3, [r3, #0]
 800f858:	689b      	ldr	r3, [r3, #8]
 800f85a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800f85e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800f862:	697a      	ldr	r2, [r7, #20]
 800f864:	6812      	ldr	r2, [r2, #0]
 800f866:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f868:	430b      	orrs	r3, r1
 800f86a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800f86c:	697b      	ldr	r3, [r7, #20]
 800f86e:	681b      	ldr	r3, [r3, #0]
 800f870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f872:	f023 010f 	bic.w	r1, r3, #15
 800f876:	697b      	ldr	r3, [r7, #20]
 800f878:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f87a:	697b      	ldr	r3, [r7, #20]
 800f87c:	681b      	ldr	r3, [r3, #0]
 800f87e:	430a      	orrs	r2, r1
 800f880:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f882:	697b      	ldr	r3, [r7, #20]
 800f884:	681b      	ldr	r3, [r3, #0]
 800f886:	4a90      	ldr	r2, [pc, #576]	@ (800fac8 <UART_SetConfig+0x2e0>)
 800f888:	4293      	cmp	r3, r2
 800f88a:	d125      	bne.n	800f8d8 <UART_SetConfig+0xf0>
 800f88c:	4b8f      	ldr	r3, [pc, #572]	@ (800facc <UART_SetConfig+0x2e4>)
 800f88e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f892:	f003 0303 	and.w	r3, r3, #3
 800f896:	2b03      	cmp	r3, #3
 800f898:	d81a      	bhi.n	800f8d0 <UART_SetConfig+0xe8>
 800f89a:	a201      	add	r2, pc, #4	@ (adr r2, 800f8a0 <UART_SetConfig+0xb8>)
 800f89c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f8a0:	0800f8b1 	.word	0x0800f8b1
 800f8a4:	0800f8c1 	.word	0x0800f8c1
 800f8a8:	0800f8b9 	.word	0x0800f8b9
 800f8ac:	0800f8c9 	.word	0x0800f8c9
 800f8b0:	2301      	movs	r3, #1
 800f8b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8b6:	e116      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800f8b8:	2302      	movs	r3, #2
 800f8ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8be:	e112      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800f8c0:	2304      	movs	r3, #4
 800f8c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8c6:	e10e      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800f8c8:	2308      	movs	r3, #8
 800f8ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8ce:	e10a      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800f8d0:	2310      	movs	r3, #16
 800f8d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8d6:	e106      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800f8d8:	697b      	ldr	r3, [r7, #20]
 800f8da:	681b      	ldr	r3, [r3, #0]
 800f8dc:	4a7c      	ldr	r2, [pc, #496]	@ (800fad0 <UART_SetConfig+0x2e8>)
 800f8de:	4293      	cmp	r3, r2
 800f8e0:	d138      	bne.n	800f954 <UART_SetConfig+0x16c>
 800f8e2:	4b7a      	ldr	r3, [pc, #488]	@ (800facc <UART_SetConfig+0x2e4>)
 800f8e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f8e8:	f003 030c 	and.w	r3, r3, #12
 800f8ec:	2b0c      	cmp	r3, #12
 800f8ee:	d82d      	bhi.n	800f94c <UART_SetConfig+0x164>
 800f8f0:	a201      	add	r2, pc, #4	@ (adr r2, 800f8f8 <UART_SetConfig+0x110>)
 800f8f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f8f6:	bf00      	nop
 800f8f8:	0800f92d 	.word	0x0800f92d
 800f8fc:	0800f94d 	.word	0x0800f94d
 800f900:	0800f94d 	.word	0x0800f94d
 800f904:	0800f94d 	.word	0x0800f94d
 800f908:	0800f93d 	.word	0x0800f93d
 800f90c:	0800f94d 	.word	0x0800f94d
 800f910:	0800f94d 	.word	0x0800f94d
 800f914:	0800f94d 	.word	0x0800f94d
 800f918:	0800f935 	.word	0x0800f935
 800f91c:	0800f94d 	.word	0x0800f94d
 800f920:	0800f94d 	.word	0x0800f94d
 800f924:	0800f94d 	.word	0x0800f94d
 800f928:	0800f945 	.word	0x0800f945
 800f92c:	2300      	movs	r3, #0
 800f92e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f932:	e0d8      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800f934:	2302      	movs	r3, #2
 800f936:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f93a:	e0d4      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800f93c:	2304      	movs	r3, #4
 800f93e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f942:	e0d0      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800f944:	2308      	movs	r3, #8
 800f946:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f94a:	e0cc      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800f94c:	2310      	movs	r3, #16
 800f94e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f952:	e0c8      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800f954:	697b      	ldr	r3, [r7, #20]
 800f956:	681b      	ldr	r3, [r3, #0]
 800f958:	4a5e      	ldr	r2, [pc, #376]	@ (800fad4 <UART_SetConfig+0x2ec>)
 800f95a:	4293      	cmp	r3, r2
 800f95c:	d125      	bne.n	800f9aa <UART_SetConfig+0x1c2>
 800f95e:	4b5b      	ldr	r3, [pc, #364]	@ (800facc <UART_SetConfig+0x2e4>)
 800f960:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f964:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800f968:	2b30      	cmp	r3, #48	@ 0x30
 800f96a:	d016      	beq.n	800f99a <UART_SetConfig+0x1b2>
 800f96c:	2b30      	cmp	r3, #48	@ 0x30
 800f96e:	d818      	bhi.n	800f9a2 <UART_SetConfig+0x1ba>
 800f970:	2b20      	cmp	r3, #32
 800f972:	d00a      	beq.n	800f98a <UART_SetConfig+0x1a2>
 800f974:	2b20      	cmp	r3, #32
 800f976:	d814      	bhi.n	800f9a2 <UART_SetConfig+0x1ba>
 800f978:	2b00      	cmp	r3, #0
 800f97a:	d002      	beq.n	800f982 <UART_SetConfig+0x19a>
 800f97c:	2b10      	cmp	r3, #16
 800f97e:	d008      	beq.n	800f992 <UART_SetConfig+0x1aa>
 800f980:	e00f      	b.n	800f9a2 <UART_SetConfig+0x1ba>
 800f982:	2300      	movs	r3, #0
 800f984:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f988:	e0ad      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800f98a:	2302      	movs	r3, #2
 800f98c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f990:	e0a9      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800f992:	2304      	movs	r3, #4
 800f994:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f998:	e0a5      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800f99a:	2308      	movs	r3, #8
 800f99c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f9a0:	e0a1      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800f9a2:	2310      	movs	r3, #16
 800f9a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f9a8:	e09d      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800f9aa:	697b      	ldr	r3, [r7, #20]
 800f9ac:	681b      	ldr	r3, [r3, #0]
 800f9ae:	4a4a      	ldr	r2, [pc, #296]	@ (800fad8 <UART_SetConfig+0x2f0>)
 800f9b0:	4293      	cmp	r3, r2
 800f9b2:	d125      	bne.n	800fa00 <UART_SetConfig+0x218>
 800f9b4:	4b45      	ldr	r3, [pc, #276]	@ (800facc <UART_SetConfig+0x2e4>)
 800f9b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f9ba:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800f9be:	2bc0      	cmp	r3, #192	@ 0xc0
 800f9c0:	d016      	beq.n	800f9f0 <UART_SetConfig+0x208>
 800f9c2:	2bc0      	cmp	r3, #192	@ 0xc0
 800f9c4:	d818      	bhi.n	800f9f8 <UART_SetConfig+0x210>
 800f9c6:	2b80      	cmp	r3, #128	@ 0x80
 800f9c8:	d00a      	beq.n	800f9e0 <UART_SetConfig+0x1f8>
 800f9ca:	2b80      	cmp	r3, #128	@ 0x80
 800f9cc:	d814      	bhi.n	800f9f8 <UART_SetConfig+0x210>
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	d002      	beq.n	800f9d8 <UART_SetConfig+0x1f0>
 800f9d2:	2b40      	cmp	r3, #64	@ 0x40
 800f9d4:	d008      	beq.n	800f9e8 <UART_SetConfig+0x200>
 800f9d6:	e00f      	b.n	800f9f8 <UART_SetConfig+0x210>
 800f9d8:	2300      	movs	r3, #0
 800f9da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f9de:	e082      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800f9e0:	2302      	movs	r3, #2
 800f9e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f9e6:	e07e      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800f9e8:	2304      	movs	r3, #4
 800f9ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f9ee:	e07a      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800f9f0:	2308      	movs	r3, #8
 800f9f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f9f6:	e076      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800f9f8:	2310      	movs	r3, #16
 800f9fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f9fe:	e072      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800fa00:	697b      	ldr	r3, [r7, #20]
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	4a35      	ldr	r2, [pc, #212]	@ (800fadc <UART_SetConfig+0x2f4>)
 800fa06:	4293      	cmp	r3, r2
 800fa08:	d12a      	bne.n	800fa60 <UART_SetConfig+0x278>
 800fa0a:	4b30      	ldr	r3, [pc, #192]	@ (800facc <UART_SetConfig+0x2e4>)
 800fa0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fa10:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800fa14:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fa18:	d01a      	beq.n	800fa50 <UART_SetConfig+0x268>
 800fa1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fa1e:	d81b      	bhi.n	800fa58 <UART_SetConfig+0x270>
 800fa20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fa24:	d00c      	beq.n	800fa40 <UART_SetConfig+0x258>
 800fa26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fa2a:	d815      	bhi.n	800fa58 <UART_SetConfig+0x270>
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d003      	beq.n	800fa38 <UART_SetConfig+0x250>
 800fa30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fa34:	d008      	beq.n	800fa48 <UART_SetConfig+0x260>
 800fa36:	e00f      	b.n	800fa58 <UART_SetConfig+0x270>
 800fa38:	2300      	movs	r3, #0
 800fa3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa3e:	e052      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800fa40:	2302      	movs	r3, #2
 800fa42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa46:	e04e      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800fa48:	2304      	movs	r3, #4
 800fa4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa4e:	e04a      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800fa50:	2308      	movs	r3, #8
 800fa52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa56:	e046      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800fa58:	2310      	movs	r3, #16
 800fa5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa5e:	e042      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800fa60:	697b      	ldr	r3, [r7, #20]
 800fa62:	681b      	ldr	r3, [r3, #0]
 800fa64:	4a17      	ldr	r2, [pc, #92]	@ (800fac4 <UART_SetConfig+0x2dc>)
 800fa66:	4293      	cmp	r3, r2
 800fa68:	d13a      	bne.n	800fae0 <UART_SetConfig+0x2f8>
 800fa6a:	4b18      	ldr	r3, [pc, #96]	@ (800facc <UART_SetConfig+0x2e4>)
 800fa6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fa70:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800fa74:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800fa78:	d01a      	beq.n	800fab0 <UART_SetConfig+0x2c8>
 800fa7a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800fa7e:	d81b      	bhi.n	800fab8 <UART_SetConfig+0x2d0>
 800fa80:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fa84:	d00c      	beq.n	800faa0 <UART_SetConfig+0x2b8>
 800fa86:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fa8a:	d815      	bhi.n	800fab8 <UART_SetConfig+0x2d0>
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	d003      	beq.n	800fa98 <UART_SetConfig+0x2b0>
 800fa90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800fa94:	d008      	beq.n	800faa8 <UART_SetConfig+0x2c0>
 800fa96:	e00f      	b.n	800fab8 <UART_SetConfig+0x2d0>
 800fa98:	2300      	movs	r3, #0
 800fa9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa9e:	e022      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800faa0:	2302      	movs	r3, #2
 800faa2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800faa6:	e01e      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800faa8:	2304      	movs	r3, #4
 800faaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800faae:	e01a      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800fab0:	2308      	movs	r3, #8
 800fab2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fab6:	e016      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800fab8:	2310      	movs	r3, #16
 800faba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fabe:	e012      	b.n	800fae6 <UART_SetConfig+0x2fe>
 800fac0:	cfff69f3 	.word	0xcfff69f3
 800fac4:	40008000 	.word	0x40008000
 800fac8:	40013800 	.word	0x40013800
 800facc:	40021000 	.word	0x40021000
 800fad0:	40004400 	.word	0x40004400
 800fad4:	40004800 	.word	0x40004800
 800fad8:	40004c00 	.word	0x40004c00
 800fadc:	40005000 	.word	0x40005000
 800fae0:	2310      	movs	r3, #16
 800fae2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800fae6:	697b      	ldr	r3, [r7, #20]
 800fae8:	681b      	ldr	r3, [r3, #0]
 800faea:	4aae      	ldr	r2, [pc, #696]	@ (800fda4 <UART_SetConfig+0x5bc>)
 800faec:	4293      	cmp	r3, r2
 800faee:	f040 8097 	bne.w	800fc20 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800faf2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800faf6:	2b08      	cmp	r3, #8
 800faf8:	d823      	bhi.n	800fb42 <UART_SetConfig+0x35a>
 800fafa:	a201      	add	r2, pc, #4	@ (adr r2, 800fb00 <UART_SetConfig+0x318>)
 800fafc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb00:	0800fb25 	.word	0x0800fb25
 800fb04:	0800fb43 	.word	0x0800fb43
 800fb08:	0800fb2d 	.word	0x0800fb2d
 800fb0c:	0800fb43 	.word	0x0800fb43
 800fb10:	0800fb33 	.word	0x0800fb33
 800fb14:	0800fb43 	.word	0x0800fb43
 800fb18:	0800fb43 	.word	0x0800fb43
 800fb1c:	0800fb43 	.word	0x0800fb43
 800fb20:	0800fb3b 	.word	0x0800fb3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fb24:	f7fc fcd2 	bl	800c4cc <HAL_RCC_GetPCLK1Freq>
 800fb28:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fb2a:	e010      	b.n	800fb4e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fb2c:	4b9e      	ldr	r3, [pc, #632]	@ (800fda8 <UART_SetConfig+0x5c0>)
 800fb2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fb30:	e00d      	b.n	800fb4e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fb32:	f7fc fc5d 	bl	800c3f0 <HAL_RCC_GetSysClockFreq>
 800fb36:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fb38:	e009      	b.n	800fb4e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fb3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fb3e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fb40:	e005      	b.n	800fb4e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800fb42:	2300      	movs	r3, #0
 800fb44:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800fb46:	2301      	movs	r3, #1
 800fb48:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800fb4c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800fb4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	f000 8130 	beq.w	800fdb6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800fb56:	697b      	ldr	r3, [r7, #20]
 800fb58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb5a:	4a94      	ldr	r2, [pc, #592]	@ (800fdac <UART_SetConfig+0x5c4>)
 800fb5c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fb60:	461a      	mov	r2, r3
 800fb62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb64:	fbb3 f3f2 	udiv	r3, r3, r2
 800fb68:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fb6a:	697b      	ldr	r3, [r7, #20]
 800fb6c:	685a      	ldr	r2, [r3, #4]
 800fb6e:	4613      	mov	r3, r2
 800fb70:	005b      	lsls	r3, r3, #1
 800fb72:	4413      	add	r3, r2
 800fb74:	69ba      	ldr	r2, [r7, #24]
 800fb76:	429a      	cmp	r2, r3
 800fb78:	d305      	bcc.n	800fb86 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800fb7a:	697b      	ldr	r3, [r7, #20]
 800fb7c:	685b      	ldr	r3, [r3, #4]
 800fb7e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fb80:	69ba      	ldr	r2, [r7, #24]
 800fb82:	429a      	cmp	r2, r3
 800fb84:	d903      	bls.n	800fb8e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800fb86:	2301      	movs	r3, #1
 800fb88:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800fb8c:	e113      	b.n	800fdb6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fb8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb90:	2200      	movs	r2, #0
 800fb92:	60bb      	str	r3, [r7, #8]
 800fb94:	60fa      	str	r2, [r7, #12]
 800fb96:	697b      	ldr	r3, [r7, #20]
 800fb98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb9a:	4a84      	ldr	r2, [pc, #528]	@ (800fdac <UART_SetConfig+0x5c4>)
 800fb9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fba0:	b29b      	uxth	r3, r3
 800fba2:	2200      	movs	r2, #0
 800fba4:	603b      	str	r3, [r7, #0]
 800fba6:	607a      	str	r2, [r7, #4]
 800fba8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fbac:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800fbb0:	f7f1 f822 	bl	8000bf8 <__aeabi_uldivmod>
 800fbb4:	4602      	mov	r2, r0
 800fbb6:	460b      	mov	r3, r1
 800fbb8:	4610      	mov	r0, r2
 800fbba:	4619      	mov	r1, r3
 800fbbc:	f04f 0200 	mov.w	r2, #0
 800fbc0:	f04f 0300 	mov.w	r3, #0
 800fbc4:	020b      	lsls	r3, r1, #8
 800fbc6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800fbca:	0202      	lsls	r2, r0, #8
 800fbcc:	6979      	ldr	r1, [r7, #20]
 800fbce:	6849      	ldr	r1, [r1, #4]
 800fbd0:	0849      	lsrs	r1, r1, #1
 800fbd2:	2000      	movs	r0, #0
 800fbd4:	460c      	mov	r4, r1
 800fbd6:	4605      	mov	r5, r0
 800fbd8:	eb12 0804 	adds.w	r8, r2, r4
 800fbdc:	eb43 0905 	adc.w	r9, r3, r5
 800fbe0:	697b      	ldr	r3, [r7, #20]
 800fbe2:	685b      	ldr	r3, [r3, #4]
 800fbe4:	2200      	movs	r2, #0
 800fbe6:	469a      	mov	sl, r3
 800fbe8:	4693      	mov	fp, r2
 800fbea:	4652      	mov	r2, sl
 800fbec:	465b      	mov	r3, fp
 800fbee:	4640      	mov	r0, r8
 800fbf0:	4649      	mov	r1, r9
 800fbf2:	f7f1 f801 	bl	8000bf8 <__aeabi_uldivmod>
 800fbf6:	4602      	mov	r2, r0
 800fbf8:	460b      	mov	r3, r1
 800fbfa:	4613      	mov	r3, r2
 800fbfc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800fbfe:	6a3b      	ldr	r3, [r7, #32]
 800fc00:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fc04:	d308      	bcc.n	800fc18 <UART_SetConfig+0x430>
 800fc06:	6a3b      	ldr	r3, [r7, #32]
 800fc08:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fc0c:	d204      	bcs.n	800fc18 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800fc0e:	697b      	ldr	r3, [r7, #20]
 800fc10:	681b      	ldr	r3, [r3, #0]
 800fc12:	6a3a      	ldr	r2, [r7, #32]
 800fc14:	60da      	str	r2, [r3, #12]
 800fc16:	e0ce      	b.n	800fdb6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800fc18:	2301      	movs	r3, #1
 800fc1a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800fc1e:	e0ca      	b.n	800fdb6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800fc20:	697b      	ldr	r3, [r7, #20]
 800fc22:	69db      	ldr	r3, [r3, #28]
 800fc24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fc28:	d166      	bne.n	800fcf8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800fc2a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fc2e:	2b08      	cmp	r3, #8
 800fc30:	d827      	bhi.n	800fc82 <UART_SetConfig+0x49a>
 800fc32:	a201      	add	r2, pc, #4	@ (adr r2, 800fc38 <UART_SetConfig+0x450>)
 800fc34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc38:	0800fc5d 	.word	0x0800fc5d
 800fc3c:	0800fc65 	.word	0x0800fc65
 800fc40:	0800fc6d 	.word	0x0800fc6d
 800fc44:	0800fc83 	.word	0x0800fc83
 800fc48:	0800fc73 	.word	0x0800fc73
 800fc4c:	0800fc83 	.word	0x0800fc83
 800fc50:	0800fc83 	.word	0x0800fc83
 800fc54:	0800fc83 	.word	0x0800fc83
 800fc58:	0800fc7b 	.word	0x0800fc7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fc5c:	f7fc fc36 	bl	800c4cc <HAL_RCC_GetPCLK1Freq>
 800fc60:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fc62:	e014      	b.n	800fc8e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fc64:	f7fc fc48 	bl	800c4f8 <HAL_RCC_GetPCLK2Freq>
 800fc68:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fc6a:	e010      	b.n	800fc8e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fc6c:	4b4e      	ldr	r3, [pc, #312]	@ (800fda8 <UART_SetConfig+0x5c0>)
 800fc6e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fc70:	e00d      	b.n	800fc8e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fc72:	f7fc fbbd 	bl	800c3f0 <HAL_RCC_GetSysClockFreq>
 800fc76:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fc78:	e009      	b.n	800fc8e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fc7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fc7e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fc80:	e005      	b.n	800fc8e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800fc82:	2300      	movs	r3, #0
 800fc84:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800fc86:	2301      	movs	r3, #1
 800fc88:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800fc8c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800fc8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc90:	2b00      	cmp	r3, #0
 800fc92:	f000 8090 	beq.w	800fdb6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fc96:	697b      	ldr	r3, [r7, #20]
 800fc98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fc9a:	4a44      	ldr	r2, [pc, #272]	@ (800fdac <UART_SetConfig+0x5c4>)
 800fc9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fca0:	461a      	mov	r2, r3
 800fca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fca4:	fbb3 f3f2 	udiv	r3, r3, r2
 800fca8:	005a      	lsls	r2, r3, #1
 800fcaa:	697b      	ldr	r3, [r7, #20]
 800fcac:	685b      	ldr	r3, [r3, #4]
 800fcae:	085b      	lsrs	r3, r3, #1
 800fcb0:	441a      	add	r2, r3
 800fcb2:	697b      	ldr	r3, [r7, #20]
 800fcb4:	685b      	ldr	r3, [r3, #4]
 800fcb6:	fbb2 f3f3 	udiv	r3, r2, r3
 800fcba:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fcbc:	6a3b      	ldr	r3, [r7, #32]
 800fcbe:	2b0f      	cmp	r3, #15
 800fcc0:	d916      	bls.n	800fcf0 <UART_SetConfig+0x508>
 800fcc2:	6a3b      	ldr	r3, [r7, #32]
 800fcc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fcc8:	d212      	bcs.n	800fcf0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800fcca:	6a3b      	ldr	r3, [r7, #32]
 800fccc:	b29b      	uxth	r3, r3
 800fcce:	f023 030f 	bic.w	r3, r3, #15
 800fcd2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800fcd4:	6a3b      	ldr	r3, [r7, #32]
 800fcd6:	085b      	lsrs	r3, r3, #1
 800fcd8:	b29b      	uxth	r3, r3
 800fcda:	f003 0307 	and.w	r3, r3, #7
 800fcde:	b29a      	uxth	r2, r3
 800fce0:	8bfb      	ldrh	r3, [r7, #30]
 800fce2:	4313      	orrs	r3, r2
 800fce4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800fce6:	697b      	ldr	r3, [r7, #20]
 800fce8:	681b      	ldr	r3, [r3, #0]
 800fcea:	8bfa      	ldrh	r2, [r7, #30]
 800fcec:	60da      	str	r2, [r3, #12]
 800fcee:	e062      	b.n	800fdb6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800fcf0:	2301      	movs	r3, #1
 800fcf2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800fcf6:	e05e      	b.n	800fdb6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800fcf8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fcfc:	2b08      	cmp	r3, #8
 800fcfe:	d828      	bhi.n	800fd52 <UART_SetConfig+0x56a>
 800fd00:	a201      	add	r2, pc, #4	@ (adr r2, 800fd08 <UART_SetConfig+0x520>)
 800fd02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd06:	bf00      	nop
 800fd08:	0800fd2d 	.word	0x0800fd2d
 800fd0c:	0800fd35 	.word	0x0800fd35
 800fd10:	0800fd3d 	.word	0x0800fd3d
 800fd14:	0800fd53 	.word	0x0800fd53
 800fd18:	0800fd43 	.word	0x0800fd43
 800fd1c:	0800fd53 	.word	0x0800fd53
 800fd20:	0800fd53 	.word	0x0800fd53
 800fd24:	0800fd53 	.word	0x0800fd53
 800fd28:	0800fd4b 	.word	0x0800fd4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fd2c:	f7fc fbce 	bl	800c4cc <HAL_RCC_GetPCLK1Freq>
 800fd30:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fd32:	e014      	b.n	800fd5e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fd34:	f7fc fbe0 	bl	800c4f8 <HAL_RCC_GetPCLK2Freq>
 800fd38:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fd3a:	e010      	b.n	800fd5e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fd3c:	4b1a      	ldr	r3, [pc, #104]	@ (800fda8 <UART_SetConfig+0x5c0>)
 800fd3e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fd40:	e00d      	b.n	800fd5e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fd42:	f7fc fb55 	bl	800c3f0 <HAL_RCC_GetSysClockFreq>
 800fd46:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fd48:	e009      	b.n	800fd5e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fd4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fd4e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fd50:	e005      	b.n	800fd5e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800fd52:	2300      	movs	r3, #0
 800fd54:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800fd56:	2301      	movs	r3, #1
 800fd58:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800fd5c:	bf00      	nop
    }

    if (pclk != 0U)
 800fd5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd60:	2b00      	cmp	r3, #0
 800fd62:	d028      	beq.n	800fdb6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fd64:	697b      	ldr	r3, [r7, #20]
 800fd66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd68:	4a10      	ldr	r2, [pc, #64]	@ (800fdac <UART_SetConfig+0x5c4>)
 800fd6a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fd6e:	461a      	mov	r2, r3
 800fd70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd72:	fbb3 f2f2 	udiv	r2, r3, r2
 800fd76:	697b      	ldr	r3, [r7, #20]
 800fd78:	685b      	ldr	r3, [r3, #4]
 800fd7a:	085b      	lsrs	r3, r3, #1
 800fd7c:	441a      	add	r2, r3
 800fd7e:	697b      	ldr	r3, [r7, #20]
 800fd80:	685b      	ldr	r3, [r3, #4]
 800fd82:	fbb2 f3f3 	udiv	r3, r2, r3
 800fd86:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fd88:	6a3b      	ldr	r3, [r7, #32]
 800fd8a:	2b0f      	cmp	r3, #15
 800fd8c:	d910      	bls.n	800fdb0 <UART_SetConfig+0x5c8>
 800fd8e:	6a3b      	ldr	r3, [r7, #32]
 800fd90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fd94:	d20c      	bcs.n	800fdb0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800fd96:	6a3b      	ldr	r3, [r7, #32]
 800fd98:	b29a      	uxth	r2, r3
 800fd9a:	697b      	ldr	r3, [r7, #20]
 800fd9c:	681b      	ldr	r3, [r3, #0]
 800fd9e:	60da      	str	r2, [r3, #12]
 800fda0:	e009      	b.n	800fdb6 <UART_SetConfig+0x5ce>
 800fda2:	bf00      	nop
 800fda4:	40008000 	.word	0x40008000
 800fda8:	00f42400 	.word	0x00f42400
 800fdac:	080161e0 	.word	0x080161e0
      }
      else
      {
        ret = HAL_ERROR;
 800fdb0:	2301      	movs	r3, #1
 800fdb2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800fdb6:	697b      	ldr	r3, [r7, #20]
 800fdb8:	2201      	movs	r2, #1
 800fdba:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800fdbe:	697b      	ldr	r3, [r7, #20]
 800fdc0:	2201      	movs	r2, #1
 800fdc2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800fdc6:	697b      	ldr	r3, [r7, #20]
 800fdc8:	2200      	movs	r2, #0
 800fdca:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800fdcc:	697b      	ldr	r3, [r7, #20]
 800fdce:	2200      	movs	r2, #0
 800fdd0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800fdd2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800fdd6:	4618      	mov	r0, r3
 800fdd8:	3730      	adds	r7, #48	@ 0x30
 800fdda:	46bd      	mov	sp, r7
 800fddc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800fde0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800fde0:	b480      	push	{r7}
 800fde2:	b083      	sub	sp, #12
 800fde4:	af00      	add	r7, sp, #0
 800fde6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fdec:	f003 0308 	and.w	r3, r3, #8
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	d00a      	beq.n	800fe0a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	681b      	ldr	r3, [r3, #0]
 800fdf8:	685b      	ldr	r3, [r3, #4]
 800fdfa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	681b      	ldr	r3, [r3, #0]
 800fe06:	430a      	orrs	r2, r1
 800fe08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe0e:	f003 0301 	and.w	r3, r3, #1
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d00a      	beq.n	800fe2c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	681b      	ldr	r3, [r3, #0]
 800fe1a:	685b      	ldr	r3, [r3, #4]
 800fe1c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	681b      	ldr	r3, [r3, #0]
 800fe28:	430a      	orrs	r2, r1
 800fe2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe30:	f003 0302 	and.w	r3, r3, #2
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	d00a      	beq.n	800fe4e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	681b      	ldr	r3, [r3, #0]
 800fe3c:	685b      	ldr	r3, [r3, #4]
 800fe3e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800fe42:	687b      	ldr	r3, [r7, #4]
 800fe44:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	681b      	ldr	r3, [r3, #0]
 800fe4a:	430a      	orrs	r2, r1
 800fe4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe52:	f003 0304 	and.w	r3, r3, #4
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	d00a      	beq.n	800fe70 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	681b      	ldr	r3, [r3, #0]
 800fe5e:	685b      	ldr	r3, [r3, #4]
 800fe60:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	430a      	orrs	r2, r1
 800fe6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe74:	f003 0310 	and.w	r3, r3, #16
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	d00a      	beq.n	800fe92 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800fe7c:	687b      	ldr	r3, [r7, #4]
 800fe7e:	681b      	ldr	r3, [r3, #0]
 800fe80:	689b      	ldr	r3, [r3, #8]
 800fe82:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	681b      	ldr	r3, [r3, #0]
 800fe8e:	430a      	orrs	r2, r1
 800fe90:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800fe92:	687b      	ldr	r3, [r7, #4]
 800fe94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe96:	f003 0320 	and.w	r3, r3, #32
 800fe9a:	2b00      	cmp	r3, #0
 800fe9c:	d00a      	beq.n	800feb4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	681b      	ldr	r3, [r3, #0]
 800fea2:	689b      	ldr	r3, [r3, #8]
 800fea4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	430a      	orrs	r2, r1
 800feb2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800feb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800febc:	2b00      	cmp	r3, #0
 800febe:	d01a      	beq.n	800fef6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	681b      	ldr	r3, [r3, #0]
 800fec4:	685b      	ldr	r3, [r3, #4]
 800fec6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	681b      	ldr	r3, [r3, #0]
 800fed2:	430a      	orrs	r2, r1
 800fed4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800feda:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fede:	d10a      	bne.n	800fef6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	681b      	ldr	r3, [r3, #0]
 800fee4:	685b      	ldr	r3, [r3, #4]
 800fee6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	681b      	ldr	r3, [r3, #0]
 800fef2:	430a      	orrs	r2, r1
 800fef4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fefa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fefe:	2b00      	cmp	r3, #0
 800ff00:	d00a      	beq.n	800ff18 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	681b      	ldr	r3, [r3, #0]
 800ff06:	685b      	ldr	r3, [r3, #4]
 800ff08:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	681b      	ldr	r3, [r3, #0]
 800ff14:	430a      	orrs	r2, r1
 800ff16:	605a      	str	r2, [r3, #4]
  }
}
 800ff18:	bf00      	nop
 800ff1a:	370c      	adds	r7, #12
 800ff1c:	46bd      	mov	sp, r7
 800ff1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff22:	4770      	bx	lr

0800ff24 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ff24:	b580      	push	{r7, lr}
 800ff26:	b098      	sub	sp, #96	@ 0x60
 800ff28:	af02      	add	r7, sp, #8
 800ff2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	2200      	movs	r2, #0
 800ff30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ff34:	f7f9 fc96 	bl	8009864 <HAL_GetTick>
 800ff38:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	681b      	ldr	r3, [r3, #0]
 800ff3e:	681b      	ldr	r3, [r3, #0]
 800ff40:	f003 0308 	and.w	r3, r3, #8
 800ff44:	2b08      	cmp	r3, #8
 800ff46:	d12f      	bne.n	800ffa8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ff48:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ff4c:	9300      	str	r3, [sp, #0]
 800ff4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ff50:	2200      	movs	r2, #0
 800ff52:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ff56:	6878      	ldr	r0, [r7, #4]
 800ff58:	f000 f88e 	bl	8010078 <UART_WaitOnFlagUntilTimeout>
 800ff5c:	4603      	mov	r3, r0
 800ff5e:	2b00      	cmp	r3, #0
 800ff60:	d022      	beq.n	800ffa8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	681b      	ldr	r3, [r3, #0]
 800ff66:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ff6a:	e853 3f00 	ldrex	r3, [r3]
 800ff6e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ff70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ff72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ff76:	653b      	str	r3, [r7, #80]	@ 0x50
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	681b      	ldr	r3, [r3, #0]
 800ff7c:	461a      	mov	r2, r3
 800ff7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ff80:	647b      	str	r3, [r7, #68]	@ 0x44
 800ff82:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff84:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ff86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ff88:	e841 2300 	strex	r3, r2, [r1]
 800ff8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ff8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ff90:	2b00      	cmp	r3, #0
 800ff92:	d1e6      	bne.n	800ff62 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	2220      	movs	r2, #32
 800ff98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800ff9c:	687b      	ldr	r3, [r7, #4]
 800ff9e:	2200      	movs	r2, #0
 800ffa0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ffa4:	2303      	movs	r3, #3
 800ffa6:	e063      	b.n	8010070 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	681b      	ldr	r3, [r3, #0]
 800ffac:	681b      	ldr	r3, [r3, #0]
 800ffae:	f003 0304 	and.w	r3, r3, #4
 800ffb2:	2b04      	cmp	r3, #4
 800ffb4:	d149      	bne.n	801004a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ffb6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ffba:	9300      	str	r3, [sp, #0]
 800ffbc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ffbe:	2200      	movs	r2, #0
 800ffc0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800ffc4:	6878      	ldr	r0, [r7, #4]
 800ffc6:	f000 f857 	bl	8010078 <UART_WaitOnFlagUntilTimeout>
 800ffca:	4603      	mov	r3, r0
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d03c      	beq.n	801004a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	681b      	ldr	r3, [r3, #0]
 800ffd4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffd8:	e853 3f00 	ldrex	r3, [r3]
 800ffdc:	623b      	str	r3, [r7, #32]
   return(result);
 800ffde:	6a3b      	ldr	r3, [r7, #32]
 800ffe0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ffe4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	681b      	ldr	r3, [r3, #0]
 800ffea:	461a      	mov	r2, r3
 800ffec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ffee:	633b      	str	r3, [r7, #48]	@ 0x30
 800fff0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fff2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fff4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fff6:	e841 2300 	strex	r3, r2, [r1]
 800fffa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fffe:	2b00      	cmp	r3, #0
 8010000:	d1e6      	bne.n	800ffd0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	681b      	ldr	r3, [r3, #0]
 8010006:	3308      	adds	r3, #8
 8010008:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801000a:	693b      	ldr	r3, [r7, #16]
 801000c:	e853 3f00 	ldrex	r3, [r3]
 8010010:	60fb      	str	r3, [r7, #12]
   return(result);
 8010012:	68fb      	ldr	r3, [r7, #12]
 8010014:	f023 0301 	bic.w	r3, r3, #1
 8010018:	64bb      	str	r3, [r7, #72]	@ 0x48
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	681b      	ldr	r3, [r3, #0]
 801001e:	3308      	adds	r3, #8
 8010020:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010022:	61fa      	str	r2, [r7, #28]
 8010024:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010026:	69b9      	ldr	r1, [r7, #24]
 8010028:	69fa      	ldr	r2, [r7, #28]
 801002a:	e841 2300 	strex	r3, r2, [r1]
 801002e:	617b      	str	r3, [r7, #20]
   return(result);
 8010030:	697b      	ldr	r3, [r7, #20]
 8010032:	2b00      	cmp	r3, #0
 8010034:	d1e5      	bne.n	8010002 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8010036:	687b      	ldr	r3, [r7, #4]
 8010038:	2220      	movs	r2, #32
 801003a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	2200      	movs	r2, #0
 8010042:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010046:	2303      	movs	r3, #3
 8010048:	e012      	b.n	8010070 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801004a:	687b      	ldr	r3, [r7, #4]
 801004c:	2220      	movs	r2, #32
 801004e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	2220      	movs	r2, #32
 8010056:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	2200      	movs	r2, #0
 801005e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	2200      	movs	r2, #0
 8010064:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	2200      	movs	r2, #0
 801006a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801006e:	2300      	movs	r3, #0
}
 8010070:	4618      	mov	r0, r3
 8010072:	3758      	adds	r7, #88	@ 0x58
 8010074:	46bd      	mov	sp, r7
 8010076:	bd80      	pop	{r7, pc}

08010078 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010078:	b580      	push	{r7, lr}
 801007a:	b084      	sub	sp, #16
 801007c:	af00      	add	r7, sp, #0
 801007e:	60f8      	str	r0, [r7, #12]
 8010080:	60b9      	str	r1, [r7, #8]
 8010082:	603b      	str	r3, [r7, #0]
 8010084:	4613      	mov	r3, r2
 8010086:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010088:	e04f      	b.n	801012a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801008a:	69bb      	ldr	r3, [r7, #24]
 801008c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010090:	d04b      	beq.n	801012a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010092:	f7f9 fbe7 	bl	8009864 <HAL_GetTick>
 8010096:	4602      	mov	r2, r0
 8010098:	683b      	ldr	r3, [r7, #0]
 801009a:	1ad3      	subs	r3, r2, r3
 801009c:	69ba      	ldr	r2, [r7, #24]
 801009e:	429a      	cmp	r2, r3
 80100a0:	d302      	bcc.n	80100a8 <UART_WaitOnFlagUntilTimeout+0x30>
 80100a2:	69bb      	ldr	r3, [r7, #24]
 80100a4:	2b00      	cmp	r3, #0
 80100a6:	d101      	bne.n	80100ac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80100a8:	2303      	movs	r3, #3
 80100aa:	e04e      	b.n	801014a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80100ac:	68fb      	ldr	r3, [r7, #12]
 80100ae:	681b      	ldr	r3, [r3, #0]
 80100b0:	681b      	ldr	r3, [r3, #0]
 80100b2:	f003 0304 	and.w	r3, r3, #4
 80100b6:	2b00      	cmp	r3, #0
 80100b8:	d037      	beq.n	801012a <UART_WaitOnFlagUntilTimeout+0xb2>
 80100ba:	68bb      	ldr	r3, [r7, #8]
 80100bc:	2b80      	cmp	r3, #128	@ 0x80
 80100be:	d034      	beq.n	801012a <UART_WaitOnFlagUntilTimeout+0xb2>
 80100c0:	68bb      	ldr	r3, [r7, #8]
 80100c2:	2b40      	cmp	r3, #64	@ 0x40
 80100c4:	d031      	beq.n	801012a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80100c6:	68fb      	ldr	r3, [r7, #12]
 80100c8:	681b      	ldr	r3, [r3, #0]
 80100ca:	69db      	ldr	r3, [r3, #28]
 80100cc:	f003 0308 	and.w	r3, r3, #8
 80100d0:	2b08      	cmp	r3, #8
 80100d2:	d110      	bne.n	80100f6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80100d4:	68fb      	ldr	r3, [r7, #12]
 80100d6:	681b      	ldr	r3, [r3, #0]
 80100d8:	2208      	movs	r2, #8
 80100da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80100dc:	68f8      	ldr	r0, [r7, #12]
 80100de:	f000 f920 	bl	8010322 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80100e2:	68fb      	ldr	r3, [r7, #12]
 80100e4:	2208      	movs	r2, #8
 80100e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80100ea:	68fb      	ldr	r3, [r7, #12]
 80100ec:	2200      	movs	r2, #0
 80100ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80100f2:	2301      	movs	r3, #1
 80100f4:	e029      	b.n	801014a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80100f6:	68fb      	ldr	r3, [r7, #12]
 80100f8:	681b      	ldr	r3, [r3, #0]
 80100fa:	69db      	ldr	r3, [r3, #28]
 80100fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010100:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010104:	d111      	bne.n	801012a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010106:	68fb      	ldr	r3, [r7, #12]
 8010108:	681b      	ldr	r3, [r3, #0]
 801010a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801010e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010110:	68f8      	ldr	r0, [r7, #12]
 8010112:	f000 f906 	bl	8010322 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010116:	68fb      	ldr	r3, [r7, #12]
 8010118:	2220      	movs	r2, #32
 801011a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801011e:	68fb      	ldr	r3, [r7, #12]
 8010120:	2200      	movs	r2, #0
 8010122:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8010126:	2303      	movs	r3, #3
 8010128:	e00f      	b.n	801014a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801012a:	68fb      	ldr	r3, [r7, #12]
 801012c:	681b      	ldr	r3, [r3, #0]
 801012e:	69da      	ldr	r2, [r3, #28]
 8010130:	68bb      	ldr	r3, [r7, #8]
 8010132:	4013      	ands	r3, r2
 8010134:	68ba      	ldr	r2, [r7, #8]
 8010136:	429a      	cmp	r2, r3
 8010138:	bf0c      	ite	eq
 801013a:	2301      	moveq	r3, #1
 801013c:	2300      	movne	r3, #0
 801013e:	b2db      	uxtb	r3, r3
 8010140:	461a      	mov	r2, r3
 8010142:	79fb      	ldrb	r3, [r7, #7]
 8010144:	429a      	cmp	r2, r3
 8010146:	d0a0      	beq.n	801008a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010148:	2300      	movs	r3, #0
}
 801014a:	4618      	mov	r0, r3
 801014c:	3710      	adds	r7, #16
 801014e:	46bd      	mov	sp, r7
 8010150:	bd80      	pop	{r7, pc}
	...

08010154 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010154:	b580      	push	{r7, lr}
 8010156:	b096      	sub	sp, #88	@ 0x58
 8010158:	af00      	add	r7, sp, #0
 801015a:	60f8      	str	r0, [r7, #12]
 801015c:	60b9      	str	r1, [r7, #8]
 801015e:	4613      	mov	r3, r2
 8010160:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8010162:	68fb      	ldr	r3, [r7, #12]
 8010164:	68ba      	ldr	r2, [r7, #8]
 8010166:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8010168:	68fb      	ldr	r3, [r7, #12]
 801016a:	88fa      	ldrh	r2, [r7, #6]
 801016c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010170:	68fb      	ldr	r3, [r7, #12]
 8010172:	2200      	movs	r2, #0
 8010174:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010178:	68fb      	ldr	r3, [r7, #12]
 801017a:	2222      	movs	r2, #34	@ 0x22
 801017c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8010180:	68fb      	ldr	r3, [r7, #12]
 8010182:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010186:	2b00      	cmp	r3, #0
 8010188:	d02d      	beq.n	80101e6 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 801018a:	68fb      	ldr	r3, [r7, #12]
 801018c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010190:	4a40      	ldr	r2, [pc, #256]	@ (8010294 <UART_Start_Receive_DMA+0x140>)
 8010192:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8010194:	68fb      	ldr	r3, [r7, #12]
 8010196:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801019a:	4a3f      	ldr	r2, [pc, #252]	@ (8010298 <UART_Start_Receive_DMA+0x144>)
 801019c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 801019e:	68fb      	ldr	r3, [r7, #12]
 80101a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80101a4:	4a3d      	ldr	r2, [pc, #244]	@ (801029c <UART_Start_Receive_DMA+0x148>)
 80101a6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80101a8:	68fb      	ldr	r3, [r7, #12]
 80101aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80101ae:	2200      	movs	r2, #0
 80101b0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80101b2:	68fb      	ldr	r3, [r7, #12]
 80101b4:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80101b8:	68fb      	ldr	r3, [r7, #12]
 80101ba:	681b      	ldr	r3, [r3, #0]
 80101bc:	3324      	adds	r3, #36	@ 0x24
 80101be:	4619      	mov	r1, r3
 80101c0:	68fb      	ldr	r3, [r7, #12]
 80101c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80101c4:	461a      	mov	r2, r3
 80101c6:	88fb      	ldrh	r3, [r7, #6]
 80101c8:	f7f9 ff0a 	bl	8009fe0 <HAL_DMA_Start_IT>
 80101cc:	4603      	mov	r3, r0
 80101ce:	2b00      	cmp	r3, #0
 80101d0:	d009      	beq.n	80101e6 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80101d2:	68fb      	ldr	r3, [r7, #12]
 80101d4:	2210      	movs	r2, #16
 80101d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80101da:	68fb      	ldr	r3, [r7, #12]
 80101dc:	2220      	movs	r2, #32
 80101de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80101e2:	2301      	movs	r3, #1
 80101e4:	e051      	b.n	801028a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80101e6:	68fb      	ldr	r3, [r7, #12]
 80101e8:	691b      	ldr	r3, [r3, #16]
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	d018      	beq.n	8010220 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80101ee:	68fb      	ldr	r3, [r7, #12]
 80101f0:	681b      	ldr	r3, [r3, #0]
 80101f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80101f6:	e853 3f00 	ldrex	r3, [r3]
 80101fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80101fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010202:	657b      	str	r3, [r7, #84]	@ 0x54
 8010204:	68fb      	ldr	r3, [r7, #12]
 8010206:	681b      	ldr	r3, [r3, #0]
 8010208:	461a      	mov	r2, r3
 801020a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801020c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801020e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010210:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010212:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010214:	e841 2300 	strex	r3, r2, [r1]
 8010218:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 801021a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801021c:	2b00      	cmp	r3, #0
 801021e:	d1e6      	bne.n	80101ee <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010220:	68fb      	ldr	r3, [r7, #12]
 8010222:	681b      	ldr	r3, [r3, #0]
 8010224:	3308      	adds	r3, #8
 8010226:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801022a:	e853 3f00 	ldrex	r3, [r3]
 801022e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010232:	f043 0301 	orr.w	r3, r3, #1
 8010236:	653b      	str	r3, [r7, #80]	@ 0x50
 8010238:	68fb      	ldr	r3, [r7, #12]
 801023a:	681b      	ldr	r3, [r3, #0]
 801023c:	3308      	adds	r3, #8
 801023e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010240:	637a      	str	r2, [r7, #52]	@ 0x34
 8010242:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010244:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010246:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010248:	e841 2300 	strex	r3, r2, [r1]
 801024c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 801024e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010250:	2b00      	cmp	r3, #0
 8010252:	d1e5      	bne.n	8010220 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010254:	68fb      	ldr	r3, [r7, #12]
 8010256:	681b      	ldr	r3, [r3, #0]
 8010258:	3308      	adds	r3, #8
 801025a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801025c:	697b      	ldr	r3, [r7, #20]
 801025e:	e853 3f00 	ldrex	r3, [r3]
 8010262:	613b      	str	r3, [r7, #16]
   return(result);
 8010264:	693b      	ldr	r3, [r7, #16]
 8010266:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801026a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801026c:	68fb      	ldr	r3, [r7, #12]
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	3308      	adds	r3, #8
 8010272:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010274:	623a      	str	r2, [r7, #32]
 8010276:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010278:	69f9      	ldr	r1, [r7, #28]
 801027a:	6a3a      	ldr	r2, [r7, #32]
 801027c:	e841 2300 	strex	r3, r2, [r1]
 8010280:	61bb      	str	r3, [r7, #24]
   return(result);
 8010282:	69bb      	ldr	r3, [r7, #24]
 8010284:	2b00      	cmp	r3, #0
 8010286:	d1e5      	bne.n	8010254 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8010288:	2300      	movs	r3, #0
}
 801028a:	4618      	mov	r0, r3
 801028c:	3758      	adds	r7, #88	@ 0x58
 801028e:	46bd      	mov	sp, r7
 8010290:	bd80      	pop	{r7, pc}
 8010292:	bf00      	nop
 8010294:	080104a5 	.word	0x080104a5
 8010298:	080105d1 	.word	0x080105d1
 801029c:	0801060f 	.word	0x0801060f

080102a0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80102a0:	b480      	push	{r7}
 80102a2:	b08f      	sub	sp, #60	@ 0x3c
 80102a4:	af00      	add	r7, sp, #0
 80102a6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	681b      	ldr	r3, [r3, #0]
 80102ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102ae:	6a3b      	ldr	r3, [r7, #32]
 80102b0:	e853 3f00 	ldrex	r3, [r3]
 80102b4:	61fb      	str	r3, [r7, #28]
   return(result);
 80102b6:	69fb      	ldr	r3, [r7, #28]
 80102b8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80102bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80102be:	687b      	ldr	r3, [r7, #4]
 80102c0:	681b      	ldr	r3, [r3, #0]
 80102c2:	461a      	mov	r2, r3
 80102c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80102c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80102c8:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80102cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80102ce:	e841 2300 	strex	r3, r2, [r1]
 80102d2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80102d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102d6:	2b00      	cmp	r3, #0
 80102d8:	d1e6      	bne.n	80102a8 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	681b      	ldr	r3, [r3, #0]
 80102de:	3308      	adds	r3, #8
 80102e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102e2:	68fb      	ldr	r3, [r7, #12]
 80102e4:	e853 3f00 	ldrex	r3, [r3]
 80102e8:	60bb      	str	r3, [r7, #8]
   return(result);
 80102ea:	68bb      	ldr	r3, [r7, #8]
 80102ec:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80102f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	681b      	ldr	r3, [r3, #0]
 80102f6:	3308      	adds	r3, #8
 80102f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80102fa:	61ba      	str	r2, [r7, #24]
 80102fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102fe:	6979      	ldr	r1, [r7, #20]
 8010300:	69ba      	ldr	r2, [r7, #24]
 8010302:	e841 2300 	strex	r3, r2, [r1]
 8010306:	613b      	str	r3, [r7, #16]
   return(result);
 8010308:	693b      	ldr	r3, [r7, #16]
 801030a:	2b00      	cmp	r3, #0
 801030c:	d1e5      	bne.n	80102da <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	2220      	movs	r2, #32
 8010312:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8010316:	bf00      	nop
 8010318:	373c      	adds	r7, #60	@ 0x3c
 801031a:	46bd      	mov	sp, r7
 801031c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010320:	4770      	bx	lr

08010322 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010322:	b480      	push	{r7}
 8010324:	b095      	sub	sp, #84	@ 0x54
 8010326:	af00      	add	r7, sp, #0
 8010328:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	681b      	ldr	r3, [r3, #0]
 801032e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010330:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010332:	e853 3f00 	ldrex	r3, [r3]
 8010336:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801033a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801033e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	681b      	ldr	r3, [r3, #0]
 8010344:	461a      	mov	r2, r3
 8010346:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010348:	643b      	str	r3, [r7, #64]	@ 0x40
 801034a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801034c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801034e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010350:	e841 2300 	strex	r3, r2, [r1]
 8010354:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010358:	2b00      	cmp	r3, #0
 801035a:	d1e6      	bne.n	801032a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	681b      	ldr	r3, [r3, #0]
 8010360:	3308      	adds	r3, #8
 8010362:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010364:	6a3b      	ldr	r3, [r7, #32]
 8010366:	e853 3f00 	ldrex	r3, [r3]
 801036a:	61fb      	str	r3, [r7, #28]
   return(result);
 801036c:	69fb      	ldr	r3, [r7, #28]
 801036e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010372:	f023 0301 	bic.w	r3, r3, #1
 8010376:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	681b      	ldr	r3, [r3, #0]
 801037c:	3308      	adds	r3, #8
 801037e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010380:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010382:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010384:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010386:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010388:	e841 2300 	strex	r3, r2, [r1]
 801038c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801038e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010390:	2b00      	cmp	r3, #0
 8010392:	d1e3      	bne.n	801035c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010394:	687b      	ldr	r3, [r7, #4]
 8010396:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010398:	2b01      	cmp	r3, #1
 801039a:	d118      	bne.n	80103ce <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	681b      	ldr	r3, [r3, #0]
 80103a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80103a2:	68fb      	ldr	r3, [r7, #12]
 80103a4:	e853 3f00 	ldrex	r3, [r3]
 80103a8:	60bb      	str	r3, [r7, #8]
   return(result);
 80103aa:	68bb      	ldr	r3, [r7, #8]
 80103ac:	f023 0310 	bic.w	r3, r3, #16
 80103b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80103b2:	687b      	ldr	r3, [r7, #4]
 80103b4:	681b      	ldr	r3, [r3, #0]
 80103b6:	461a      	mov	r2, r3
 80103b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80103ba:	61bb      	str	r3, [r7, #24]
 80103bc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80103be:	6979      	ldr	r1, [r7, #20]
 80103c0:	69ba      	ldr	r2, [r7, #24]
 80103c2:	e841 2300 	strex	r3, r2, [r1]
 80103c6:	613b      	str	r3, [r7, #16]
   return(result);
 80103c8:	693b      	ldr	r3, [r7, #16]
 80103ca:	2b00      	cmp	r3, #0
 80103cc:	d1e6      	bne.n	801039c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	2220      	movs	r2, #32
 80103d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	2200      	movs	r2, #0
 80103da:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	2200      	movs	r2, #0
 80103e0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80103e2:	bf00      	nop
 80103e4:	3754      	adds	r7, #84	@ 0x54
 80103e6:	46bd      	mov	sp, r7
 80103e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103ec:	4770      	bx	lr

080103ee <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80103ee:	b580      	push	{r7, lr}
 80103f0:	b090      	sub	sp, #64	@ 0x40
 80103f2:	af00      	add	r7, sp, #0
 80103f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80103f6:	687b      	ldr	r3, [r7, #4]
 80103f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80103fa:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	681b      	ldr	r3, [r3, #0]
 8010400:	681b      	ldr	r3, [r3, #0]
 8010402:	f003 0320 	and.w	r3, r3, #32
 8010406:	2b00      	cmp	r3, #0
 8010408:	d137      	bne.n	801047a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 801040a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801040c:	2200      	movs	r2, #0
 801040e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8010412:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010414:	681b      	ldr	r3, [r3, #0]
 8010416:	3308      	adds	r3, #8
 8010418:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801041a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801041c:	e853 3f00 	ldrex	r3, [r3]
 8010420:	623b      	str	r3, [r7, #32]
   return(result);
 8010422:	6a3b      	ldr	r3, [r7, #32]
 8010424:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010428:	63bb      	str	r3, [r7, #56]	@ 0x38
 801042a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801042c:	681b      	ldr	r3, [r3, #0]
 801042e:	3308      	adds	r3, #8
 8010430:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010432:	633a      	str	r2, [r7, #48]	@ 0x30
 8010434:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010436:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010438:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801043a:	e841 2300 	strex	r3, r2, [r1]
 801043e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010440:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010442:	2b00      	cmp	r3, #0
 8010444:	d1e5      	bne.n	8010412 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010446:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010448:	681b      	ldr	r3, [r3, #0]
 801044a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801044c:	693b      	ldr	r3, [r7, #16]
 801044e:	e853 3f00 	ldrex	r3, [r3]
 8010452:	60fb      	str	r3, [r7, #12]
   return(result);
 8010454:	68fb      	ldr	r3, [r7, #12]
 8010456:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801045a:	637b      	str	r3, [r7, #52]	@ 0x34
 801045c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801045e:	681b      	ldr	r3, [r3, #0]
 8010460:	461a      	mov	r2, r3
 8010462:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010464:	61fb      	str	r3, [r7, #28]
 8010466:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010468:	69b9      	ldr	r1, [r7, #24]
 801046a:	69fa      	ldr	r2, [r7, #28]
 801046c:	e841 2300 	strex	r3, r2, [r1]
 8010470:	617b      	str	r3, [r7, #20]
   return(result);
 8010472:	697b      	ldr	r3, [r7, #20]
 8010474:	2b00      	cmp	r3, #0
 8010476:	d1e6      	bne.n	8010446 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010478:	e002      	b.n	8010480 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 801047a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801047c:	f7f8 fca4 	bl	8008dc8 <HAL_UART_TxCpltCallback>
}
 8010480:	bf00      	nop
 8010482:	3740      	adds	r7, #64	@ 0x40
 8010484:	46bd      	mov	sp, r7
 8010486:	bd80      	pop	{r7, pc}

08010488 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010488:	b580      	push	{r7, lr}
 801048a:	b084      	sub	sp, #16
 801048c:	af00      	add	r7, sp, #0
 801048e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010494:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8010496:	68f8      	ldr	r0, [r7, #12]
 8010498:	f7ff f8d4 	bl	800f644 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801049c:	bf00      	nop
 801049e:	3710      	adds	r7, #16
 80104a0:	46bd      	mov	sp, r7
 80104a2:	bd80      	pop	{r7, pc}

080104a4 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80104a4:	b580      	push	{r7, lr}
 80104a6:	b09c      	sub	sp, #112	@ 0x70
 80104a8:	af00      	add	r7, sp, #0
 80104aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80104b0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80104b2:	687b      	ldr	r3, [r7, #4]
 80104b4:	681b      	ldr	r3, [r3, #0]
 80104b6:	681b      	ldr	r3, [r3, #0]
 80104b8:	f003 0320 	and.w	r3, r3, #32
 80104bc:	2b00      	cmp	r3, #0
 80104be:	d171      	bne.n	80105a4 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80104c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80104c2:	2200      	movs	r2, #0
 80104c4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80104c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80104ca:	681b      	ldr	r3, [r3, #0]
 80104cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80104d0:	e853 3f00 	ldrex	r3, [r3]
 80104d4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80104d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80104d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80104dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80104de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80104e0:	681b      	ldr	r3, [r3, #0]
 80104e2:	461a      	mov	r2, r3
 80104e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80104e6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80104e8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80104ea:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80104ec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80104ee:	e841 2300 	strex	r3, r2, [r1]
 80104f2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80104f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80104f6:	2b00      	cmp	r3, #0
 80104f8:	d1e6      	bne.n	80104c8 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80104fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80104fc:	681b      	ldr	r3, [r3, #0]
 80104fe:	3308      	adds	r3, #8
 8010500:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010502:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010504:	e853 3f00 	ldrex	r3, [r3]
 8010508:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801050a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801050c:	f023 0301 	bic.w	r3, r3, #1
 8010510:	667b      	str	r3, [r7, #100]	@ 0x64
 8010512:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010514:	681b      	ldr	r3, [r3, #0]
 8010516:	3308      	adds	r3, #8
 8010518:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801051a:	647a      	str	r2, [r7, #68]	@ 0x44
 801051c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801051e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010520:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010522:	e841 2300 	strex	r3, r2, [r1]
 8010526:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010528:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801052a:	2b00      	cmp	r3, #0
 801052c:	d1e5      	bne.n	80104fa <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801052e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010530:	681b      	ldr	r3, [r3, #0]
 8010532:	3308      	adds	r3, #8
 8010534:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010538:	e853 3f00 	ldrex	r3, [r3]
 801053c:	623b      	str	r3, [r7, #32]
   return(result);
 801053e:	6a3b      	ldr	r3, [r7, #32]
 8010540:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010544:	663b      	str	r3, [r7, #96]	@ 0x60
 8010546:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010548:	681b      	ldr	r3, [r3, #0]
 801054a:	3308      	adds	r3, #8
 801054c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801054e:	633a      	str	r2, [r7, #48]	@ 0x30
 8010550:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010552:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010554:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010556:	e841 2300 	strex	r3, r2, [r1]
 801055a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801055c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801055e:	2b00      	cmp	r3, #0
 8010560:	d1e5      	bne.n	801052e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8010562:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010564:	2220      	movs	r2, #32
 8010566:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801056a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801056c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801056e:	2b01      	cmp	r3, #1
 8010570:	d118      	bne.n	80105a4 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010572:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010574:	681b      	ldr	r3, [r3, #0]
 8010576:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010578:	693b      	ldr	r3, [r7, #16]
 801057a:	e853 3f00 	ldrex	r3, [r3]
 801057e:	60fb      	str	r3, [r7, #12]
   return(result);
 8010580:	68fb      	ldr	r3, [r7, #12]
 8010582:	f023 0310 	bic.w	r3, r3, #16
 8010586:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010588:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801058a:	681b      	ldr	r3, [r3, #0]
 801058c:	461a      	mov	r2, r3
 801058e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010590:	61fb      	str	r3, [r7, #28]
 8010592:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010594:	69b9      	ldr	r1, [r7, #24]
 8010596:	69fa      	ldr	r2, [r7, #28]
 8010598:	e841 2300 	strex	r3, r2, [r1]
 801059c:	617b      	str	r3, [r7, #20]
   return(result);
 801059e:	697b      	ldr	r3, [r7, #20]
 80105a0:	2b00      	cmp	r3, #0
 80105a2:	d1e6      	bne.n	8010572 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80105a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80105a6:	2200      	movs	r2, #0
 80105a8:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80105aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80105ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80105ae:	2b01      	cmp	r3, #1
 80105b0:	d107      	bne.n	80105c2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80105b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80105b4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80105b8:	4619      	mov	r1, r3
 80105ba:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80105bc:	f7ff f860 	bl	800f680 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80105c0:	e002      	b.n	80105c8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80105c2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80105c4:	f7f8 fc20 	bl	8008e08 <HAL_UART_RxCpltCallback>
}
 80105c8:	bf00      	nop
 80105ca:	3770      	adds	r7, #112	@ 0x70
 80105cc:	46bd      	mov	sp, r7
 80105ce:	bd80      	pop	{r7, pc}

080105d0 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80105d0:	b580      	push	{r7, lr}
 80105d2:	b084      	sub	sp, #16
 80105d4:	af00      	add	r7, sp, #0
 80105d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80105dc:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80105de:	68fb      	ldr	r3, [r7, #12]
 80105e0:	2201      	movs	r2, #1
 80105e2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80105e4:	68fb      	ldr	r3, [r7, #12]
 80105e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80105e8:	2b01      	cmp	r3, #1
 80105ea:	d109      	bne.n	8010600 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80105ec:	68fb      	ldr	r3, [r7, #12]
 80105ee:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80105f2:	085b      	lsrs	r3, r3, #1
 80105f4:	b29b      	uxth	r3, r3
 80105f6:	4619      	mov	r1, r3
 80105f8:	68f8      	ldr	r0, [r7, #12]
 80105fa:	f7ff f841 	bl	800f680 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80105fe:	e002      	b.n	8010606 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8010600:	68f8      	ldr	r0, [r7, #12]
 8010602:	f7ff f829 	bl	800f658 <HAL_UART_RxHalfCpltCallback>
}
 8010606:	bf00      	nop
 8010608:	3710      	adds	r7, #16
 801060a:	46bd      	mov	sp, r7
 801060c:	bd80      	pop	{r7, pc}

0801060e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 801060e:	b580      	push	{r7, lr}
 8010610:	b086      	sub	sp, #24
 8010612:	af00      	add	r7, sp, #0
 8010614:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801061a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 801061c:	697b      	ldr	r3, [r7, #20]
 801061e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010622:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8010624:	697b      	ldr	r3, [r7, #20]
 8010626:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801062a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 801062c:	697b      	ldr	r3, [r7, #20]
 801062e:	681b      	ldr	r3, [r3, #0]
 8010630:	689b      	ldr	r3, [r3, #8]
 8010632:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010636:	2b80      	cmp	r3, #128	@ 0x80
 8010638:	d109      	bne.n	801064e <UART_DMAError+0x40>
 801063a:	693b      	ldr	r3, [r7, #16]
 801063c:	2b21      	cmp	r3, #33	@ 0x21
 801063e:	d106      	bne.n	801064e <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8010640:	697b      	ldr	r3, [r7, #20]
 8010642:	2200      	movs	r2, #0
 8010644:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8010648:	6978      	ldr	r0, [r7, #20]
 801064a:	f7ff fe29 	bl	80102a0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 801064e:	697b      	ldr	r3, [r7, #20]
 8010650:	681b      	ldr	r3, [r3, #0]
 8010652:	689b      	ldr	r3, [r3, #8]
 8010654:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010658:	2b40      	cmp	r3, #64	@ 0x40
 801065a:	d109      	bne.n	8010670 <UART_DMAError+0x62>
 801065c:	68fb      	ldr	r3, [r7, #12]
 801065e:	2b22      	cmp	r3, #34	@ 0x22
 8010660:	d106      	bne.n	8010670 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8010662:	697b      	ldr	r3, [r7, #20]
 8010664:	2200      	movs	r2, #0
 8010666:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 801066a:	6978      	ldr	r0, [r7, #20]
 801066c:	f7ff fe59 	bl	8010322 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8010670:	697b      	ldr	r3, [r7, #20]
 8010672:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010676:	f043 0210 	orr.w	r2, r3, #16
 801067a:	697b      	ldr	r3, [r7, #20]
 801067c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010680:	6978      	ldr	r0, [r7, #20]
 8010682:	f7fe fff3 	bl	800f66c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010686:	bf00      	nop
 8010688:	3718      	adds	r7, #24
 801068a:	46bd      	mov	sp, r7
 801068c:	bd80      	pop	{r7, pc}

0801068e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801068e:	b580      	push	{r7, lr}
 8010690:	b084      	sub	sp, #16
 8010692:	af00      	add	r7, sp, #0
 8010694:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801069a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 801069c:	68fb      	ldr	r3, [r7, #12]
 801069e:	2200      	movs	r2, #0
 80106a0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80106a4:	68f8      	ldr	r0, [r7, #12]
 80106a6:	f7fe ffe1 	bl	800f66c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80106aa:	bf00      	nop
 80106ac:	3710      	adds	r7, #16
 80106ae:	46bd      	mov	sp, r7
 80106b0:	bd80      	pop	{r7, pc}

080106b2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80106b2:	b580      	push	{r7, lr}
 80106b4:	b088      	sub	sp, #32
 80106b6:	af00      	add	r7, sp, #0
 80106b8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	681b      	ldr	r3, [r3, #0]
 80106be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106c0:	68fb      	ldr	r3, [r7, #12]
 80106c2:	e853 3f00 	ldrex	r3, [r3]
 80106c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80106c8:	68bb      	ldr	r3, [r7, #8]
 80106ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80106ce:	61fb      	str	r3, [r7, #28]
 80106d0:	687b      	ldr	r3, [r7, #4]
 80106d2:	681b      	ldr	r3, [r3, #0]
 80106d4:	461a      	mov	r2, r3
 80106d6:	69fb      	ldr	r3, [r7, #28]
 80106d8:	61bb      	str	r3, [r7, #24]
 80106da:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106dc:	6979      	ldr	r1, [r7, #20]
 80106de:	69ba      	ldr	r2, [r7, #24]
 80106e0:	e841 2300 	strex	r3, r2, [r1]
 80106e4:	613b      	str	r3, [r7, #16]
   return(result);
 80106e6:	693b      	ldr	r3, [r7, #16]
 80106e8:	2b00      	cmp	r3, #0
 80106ea:	d1e6      	bne.n	80106ba <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	2220      	movs	r2, #32
 80106f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	2200      	movs	r2, #0
 80106f8:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80106fa:	6878      	ldr	r0, [r7, #4]
 80106fc:	f7f8 fb64 	bl	8008dc8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010700:	bf00      	nop
 8010702:	3720      	adds	r7, #32
 8010704:	46bd      	mov	sp, r7
 8010706:	bd80      	pop	{r7, pc}

08010708 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8010708:	b480      	push	{r7}
 801070a:	b083      	sub	sp, #12
 801070c:	af00      	add	r7, sp, #0
 801070e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8010710:	bf00      	nop
 8010712:	370c      	adds	r7, #12
 8010714:	46bd      	mov	sp, r7
 8010716:	f85d 7b04 	ldr.w	r7, [sp], #4
 801071a:	4770      	bx	lr

0801071c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 801071c:	b480      	push	{r7}
 801071e:	b083      	sub	sp, #12
 8010720:	af00      	add	r7, sp, #0
 8010722:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8010724:	bf00      	nop
 8010726:	370c      	adds	r7, #12
 8010728:	46bd      	mov	sp, r7
 801072a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801072e:	4770      	bx	lr

08010730 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8010730:	b480      	push	{r7}
 8010732:	b083      	sub	sp, #12
 8010734:	af00      	add	r7, sp, #0
 8010736:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8010738:	bf00      	nop
 801073a:	370c      	adds	r7, #12
 801073c:	46bd      	mov	sp, r7
 801073e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010742:	4770      	bx	lr

08010744 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8010744:	b480      	push	{r7}
 8010746:	b085      	sub	sp, #20
 8010748:	af00      	add	r7, sp, #0
 801074a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010752:	2b01      	cmp	r3, #1
 8010754:	d101      	bne.n	801075a <HAL_UARTEx_DisableFifoMode+0x16>
 8010756:	2302      	movs	r3, #2
 8010758:	e027      	b.n	80107aa <HAL_UARTEx_DisableFifoMode+0x66>
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	2201      	movs	r2, #1
 801075e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	2224      	movs	r2, #36	@ 0x24
 8010766:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	681b      	ldr	r3, [r3, #0]
 801076e:	681b      	ldr	r3, [r3, #0]
 8010770:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	681b      	ldr	r3, [r3, #0]
 8010776:	681a      	ldr	r2, [r3, #0]
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	681b      	ldr	r3, [r3, #0]
 801077c:	f022 0201 	bic.w	r2, r2, #1
 8010780:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8010782:	68fb      	ldr	r3, [r7, #12]
 8010784:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8010788:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801078a:	687b      	ldr	r3, [r7, #4]
 801078c:	2200      	movs	r2, #0
 801078e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010790:	687b      	ldr	r3, [r7, #4]
 8010792:	681b      	ldr	r3, [r3, #0]
 8010794:	68fa      	ldr	r2, [r7, #12]
 8010796:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	2220      	movs	r2, #32
 801079c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	2200      	movs	r2, #0
 80107a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80107a8:	2300      	movs	r3, #0
}
 80107aa:	4618      	mov	r0, r3
 80107ac:	3714      	adds	r7, #20
 80107ae:	46bd      	mov	sp, r7
 80107b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107b4:	4770      	bx	lr

080107b6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80107b6:	b580      	push	{r7, lr}
 80107b8:	b084      	sub	sp, #16
 80107ba:	af00      	add	r7, sp, #0
 80107bc:	6078      	str	r0, [r7, #4]
 80107be:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80107c6:	2b01      	cmp	r3, #1
 80107c8:	d101      	bne.n	80107ce <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80107ca:	2302      	movs	r3, #2
 80107cc:	e02d      	b.n	801082a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	2201      	movs	r2, #1
 80107d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	2224      	movs	r2, #36	@ 0x24
 80107da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80107de:	687b      	ldr	r3, [r7, #4]
 80107e0:	681b      	ldr	r3, [r3, #0]
 80107e2:	681b      	ldr	r3, [r3, #0]
 80107e4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	681b      	ldr	r3, [r3, #0]
 80107ea:	681a      	ldr	r2, [r3, #0]
 80107ec:	687b      	ldr	r3, [r7, #4]
 80107ee:	681b      	ldr	r3, [r3, #0]
 80107f0:	f022 0201 	bic.w	r2, r2, #1
 80107f4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	681b      	ldr	r3, [r3, #0]
 80107fa:	689b      	ldr	r3, [r3, #8]
 80107fc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	681b      	ldr	r3, [r3, #0]
 8010804:	683a      	ldr	r2, [r7, #0]
 8010806:	430a      	orrs	r2, r1
 8010808:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801080a:	6878      	ldr	r0, [r7, #4]
 801080c:	f000 f850 	bl	80108b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	681b      	ldr	r3, [r3, #0]
 8010814:	68fa      	ldr	r2, [r7, #12]
 8010816:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010818:	687b      	ldr	r3, [r7, #4]
 801081a:	2220      	movs	r2, #32
 801081c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	2200      	movs	r2, #0
 8010824:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010828:	2300      	movs	r3, #0
}
 801082a:	4618      	mov	r0, r3
 801082c:	3710      	adds	r7, #16
 801082e:	46bd      	mov	sp, r7
 8010830:	bd80      	pop	{r7, pc}

08010832 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010832:	b580      	push	{r7, lr}
 8010834:	b084      	sub	sp, #16
 8010836:	af00      	add	r7, sp, #0
 8010838:	6078      	str	r0, [r7, #4]
 801083a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010842:	2b01      	cmp	r3, #1
 8010844:	d101      	bne.n	801084a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8010846:	2302      	movs	r3, #2
 8010848:	e02d      	b.n	80108a6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	2201      	movs	r2, #1
 801084e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	2224      	movs	r2, #36	@ 0x24
 8010856:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	681b      	ldr	r3, [r3, #0]
 801085e:	681b      	ldr	r3, [r3, #0]
 8010860:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	681b      	ldr	r3, [r3, #0]
 8010866:	681a      	ldr	r2, [r3, #0]
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	681b      	ldr	r3, [r3, #0]
 801086c:	f022 0201 	bic.w	r2, r2, #1
 8010870:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	681b      	ldr	r3, [r3, #0]
 8010876:	689b      	ldr	r3, [r3, #8]
 8010878:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	681b      	ldr	r3, [r3, #0]
 8010880:	683a      	ldr	r2, [r7, #0]
 8010882:	430a      	orrs	r2, r1
 8010884:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010886:	6878      	ldr	r0, [r7, #4]
 8010888:	f000 f812 	bl	80108b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	681b      	ldr	r3, [r3, #0]
 8010890:	68fa      	ldr	r2, [r7, #12]
 8010892:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	2220      	movs	r2, #32
 8010898:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	2200      	movs	r2, #0
 80108a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80108a4:	2300      	movs	r3, #0
}
 80108a6:	4618      	mov	r0, r3
 80108a8:	3710      	adds	r7, #16
 80108aa:	46bd      	mov	sp, r7
 80108ac:	bd80      	pop	{r7, pc}
	...

080108b0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80108b0:	b480      	push	{r7}
 80108b2:	b085      	sub	sp, #20
 80108b4:	af00      	add	r7, sp, #0
 80108b6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80108bc:	2b00      	cmp	r3, #0
 80108be:	d108      	bne.n	80108d2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	2201      	movs	r2, #1
 80108c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	2201      	movs	r2, #1
 80108cc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80108d0:	e031      	b.n	8010936 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80108d2:	2308      	movs	r3, #8
 80108d4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80108d6:	2308      	movs	r3, #8
 80108d8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	681b      	ldr	r3, [r3, #0]
 80108de:	689b      	ldr	r3, [r3, #8]
 80108e0:	0e5b      	lsrs	r3, r3, #25
 80108e2:	b2db      	uxtb	r3, r3
 80108e4:	f003 0307 	and.w	r3, r3, #7
 80108e8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	681b      	ldr	r3, [r3, #0]
 80108ee:	689b      	ldr	r3, [r3, #8]
 80108f0:	0f5b      	lsrs	r3, r3, #29
 80108f2:	b2db      	uxtb	r3, r3
 80108f4:	f003 0307 	and.w	r3, r3, #7
 80108f8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80108fa:	7bbb      	ldrb	r3, [r7, #14]
 80108fc:	7b3a      	ldrb	r2, [r7, #12]
 80108fe:	4911      	ldr	r1, [pc, #68]	@ (8010944 <UARTEx_SetNbDataToProcess+0x94>)
 8010900:	5c8a      	ldrb	r2, [r1, r2]
 8010902:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8010906:	7b3a      	ldrb	r2, [r7, #12]
 8010908:	490f      	ldr	r1, [pc, #60]	@ (8010948 <UARTEx_SetNbDataToProcess+0x98>)
 801090a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801090c:	fb93 f3f2 	sdiv	r3, r3, r2
 8010910:	b29a      	uxth	r2, r3
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010918:	7bfb      	ldrb	r3, [r7, #15]
 801091a:	7b7a      	ldrb	r2, [r7, #13]
 801091c:	4909      	ldr	r1, [pc, #36]	@ (8010944 <UARTEx_SetNbDataToProcess+0x94>)
 801091e:	5c8a      	ldrb	r2, [r1, r2]
 8010920:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010924:	7b7a      	ldrb	r2, [r7, #13]
 8010926:	4908      	ldr	r1, [pc, #32]	@ (8010948 <UARTEx_SetNbDataToProcess+0x98>)
 8010928:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801092a:	fb93 f3f2 	sdiv	r3, r3, r2
 801092e:	b29a      	uxth	r2, r3
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8010936:	bf00      	nop
 8010938:	3714      	adds	r7, #20
 801093a:	46bd      	mov	sp, r7
 801093c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010940:	4770      	bx	lr
 8010942:	bf00      	nop
 8010944:	080161f8 	.word	0x080161f8
 8010948:	08016200 	.word	0x08016200

0801094c <__NVIC_SetPriority>:
{
 801094c:	b480      	push	{r7}
 801094e:	b083      	sub	sp, #12
 8010950:	af00      	add	r7, sp, #0
 8010952:	4603      	mov	r3, r0
 8010954:	6039      	str	r1, [r7, #0]
 8010956:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801095c:	2b00      	cmp	r3, #0
 801095e:	db0a      	blt.n	8010976 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010960:	683b      	ldr	r3, [r7, #0]
 8010962:	b2da      	uxtb	r2, r3
 8010964:	490c      	ldr	r1, [pc, #48]	@ (8010998 <__NVIC_SetPriority+0x4c>)
 8010966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801096a:	0112      	lsls	r2, r2, #4
 801096c:	b2d2      	uxtb	r2, r2
 801096e:	440b      	add	r3, r1
 8010970:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8010974:	e00a      	b.n	801098c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010976:	683b      	ldr	r3, [r7, #0]
 8010978:	b2da      	uxtb	r2, r3
 801097a:	4908      	ldr	r1, [pc, #32]	@ (801099c <__NVIC_SetPriority+0x50>)
 801097c:	79fb      	ldrb	r3, [r7, #7]
 801097e:	f003 030f 	and.w	r3, r3, #15
 8010982:	3b04      	subs	r3, #4
 8010984:	0112      	lsls	r2, r2, #4
 8010986:	b2d2      	uxtb	r2, r2
 8010988:	440b      	add	r3, r1
 801098a:	761a      	strb	r2, [r3, #24]
}
 801098c:	bf00      	nop
 801098e:	370c      	adds	r7, #12
 8010990:	46bd      	mov	sp, r7
 8010992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010996:	4770      	bx	lr
 8010998:	e000e100 	.word	0xe000e100
 801099c:	e000ed00 	.word	0xe000ed00

080109a0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80109a0:	b580      	push	{r7, lr}
 80109a2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80109a4:	4b05      	ldr	r3, [pc, #20]	@ (80109bc <SysTick_Handler+0x1c>)
 80109a6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80109a8:	f001 fd82 	bl	80124b0 <xTaskGetSchedulerState>
 80109ac:	4603      	mov	r3, r0
 80109ae:	2b01      	cmp	r3, #1
 80109b0:	d001      	beq.n	80109b6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80109b2:	f002 fb91 	bl	80130d8 <xPortSysTickHandler>
  }
}
 80109b6:	bf00      	nop
 80109b8:	bd80      	pop	{r7, pc}
 80109ba:	bf00      	nop
 80109bc:	e000e010 	.word	0xe000e010

080109c0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80109c0:	b580      	push	{r7, lr}
 80109c2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80109c4:	2100      	movs	r1, #0
 80109c6:	f06f 0004 	mvn.w	r0, #4
 80109ca:	f7ff ffbf 	bl	801094c <__NVIC_SetPriority>
#endif
}
 80109ce:	bf00      	nop
 80109d0:	bd80      	pop	{r7, pc}
	...

080109d4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80109d4:	b480      	push	{r7}
 80109d6:	b083      	sub	sp, #12
 80109d8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80109da:	f3ef 8305 	mrs	r3, IPSR
 80109de:	603b      	str	r3, [r7, #0]
  return(result);
 80109e0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80109e2:	2b00      	cmp	r3, #0
 80109e4:	d003      	beq.n	80109ee <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80109e6:	f06f 0305 	mvn.w	r3, #5
 80109ea:	607b      	str	r3, [r7, #4]
 80109ec:	e00c      	b.n	8010a08 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80109ee:	4b0a      	ldr	r3, [pc, #40]	@ (8010a18 <osKernelInitialize+0x44>)
 80109f0:	681b      	ldr	r3, [r3, #0]
 80109f2:	2b00      	cmp	r3, #0
 80109f4:	d105      	bne.n	8010a02 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80109f6:	4b08      	ldr	r3, [pc, #32]	@ (8010a18 <osKernelInitialize+0x44>)
 80109f8:	2201      	movs	r2, #1
 80109fa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80109fc:	2300      	movs	r3, #0
 80109fe:	607b      	str	r3, [r7, #4]
 8010a00:	e002      	b.n	8010a08 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8010a02:	f04f 33ff 	mov.w	r3, #4294967295
 8010a06:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010a08:	687b      	ldr	r3, [r7, #4]
}
 8010a0a:	4618      	mov	r0, r3
 8010a0c:	370c      	adds	r7, #12
 8010a0e:	46bd      	mov	sp, r7
 8010a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a14:	4770      	bx	lr
 8010a16:	bf00      	nop
 8010a18:	200020cc 	.word	0x200020cc

08010a1c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8010a1c:	b580      	push	{r7, lr}
 8010a1e:	b082      	sub	sp, #8
 8010a20:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010a22:	f3ef 8305 	mrs	r3, IPSR
 8010a26:	603b      	str	r3, [r7, #0]
  return(result);
 8010a28:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010a2a:	2b00      	cmp	r3, #0
 8010a2c:	d003      	beq.n	8010a36 <osKernelStart+0x1a>
    stat = osErrorISR;
 8010a2e:	f06f 0305 	mvn.w	r3, #5
 8010a32:	607b      	str	r3, [r7, #4]
 8010a34:	e010      	b.n	8010a58 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8010a36:	4b0b      	ldr	r3, [pc, #44]	@ (8010a64 <osKernelStart+0x48>)
 8010a38:	681b      	ldr	r3, [r3, #0]
 8010a3a:	2b01      	cmp	r3, #1
 8010a3c:	d109      	bne.n	8010a52 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8010a3e:	f7ff ffbf 	bl	80109c0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8010a42:	4b08      	ldr	r3, [pc, #32]	@ (8010a64 <osKernelStart+0x48>)
 8010a44:	2202      	movs	r2, #2
 8010a46:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8010a48:	f001 f8c0 	bl	8011bcc <vTaskStartScheduler>
      stat = osOK;
 8010a4c:	2300      	movs	r3, #0
 8010a4e:	607b      	str	r3, [r7, #4]
 8010a50:	e002      	b.n	8010a58 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8010a52:	f04f 33ff 	mov.w	r3, #4294967295
 8010a56:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010a58:	687b      	ldr	r3, [r7, #4]
}
 8010a5a:	4618      	mov	r0, r3
 8010a5c:	3708      	adds	r7, #8
 8010a5e:	46bd      	mov	sp, r7
 8010a60:	bd80      	pop	{r7, pc}
 8010a62:	bf00      	nop
 8010a64:	200020cc 	.word	0x200020cc

08010a68 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8010a68:	b580      	push	{r7, lr}
 8010a6a:	b08e      	sub	sp, #56	@ 0x38
 8010a6c:	af04      	add	r7, sp, #16
 8010a6e:	60f8      	str	r0, [r7, #12]
 8010a70:	60b9      	str	r1, [r7, #8]
 8010a72:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8010a74:	2300      	movs	r3, #0
 8010a76:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010a78:	f3ef 8305 	mrs	r3, IPSR
 8010a7c:	617b      	str	r3, [r7, #20]
  return(result);
 8010a7e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8010a80:	2b00      	cmp	r3, #0
 8010a82:	d17e      	bne.n	8010b82 <osThreadNew+0x11a>
 8010a84:	68fb      	ldr	r3, [r7, #12]
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	d07b      	beq.n	8010b82 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8010a8a:	2380      	movs	r3, #128	@ 0x80
 8010a8c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8010a8e:	2318      	movs	r3, #24
 8010a90:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8010a92:	2300      	movs	r3, #0
 8010a94:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8010a96:	f04f 33ff 	mov.w	r3, #4294967295
 8010a9a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	2b00      	cmp	r3, #0
 8010aa0:	d045      	beq.n	8010b2e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8010aa2:	687b      	ldr	r3, [r7, #4]
 8010aa4:	681b      	ldr	r3, [r3, #0]
 8010aa6:	2b00      	cmp	r3, #0
 8010aa8:	d002      	beq.n	8010ab0 <osThreadNew+0x48>
        name = attr->name;
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	681b      	ldr	r3, [r3, #0]
 8010aae:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	699b      	ldr	r3, [r3, #24]
 8010ab4:	2b00      	cmp	r3, #0
 8010ab6:	d002      	beq.n	8010abe <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	699b      	ldr	r3, [r3, #24]
 8010abc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8010abe:	69fb      	ldr	r3, [r7, #28]
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d008      	beq.n	8010ad6 <osThreadNew+0x6e>
 8010ac4:	69fb      	ldr	r3, [r7, #28]
 8010ac6:	2b38      	cmp	r3, #56	@ 0x38
 8010ac8:	d805      	bhi.n	8010ad6 <osThreadNew+0x6e>
 8010aca:	687b      	ldr	r3, [r7, #4]
 8010acc:	685b      	ldr	r3, [r3, #4]
 8010ace:	f003 0301 	and.w	r3, r3, #1
 8010ad2:	2b00      	cmp	r3, #0
 8010ad4:	d001      	beq.n	8010ada <osThreadNew+0x72>
        return (NULL);
 8010ad6:	2300      	movs	r3, #0
 8010ad8:	e054      	b.n	8010b84 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	695b      	ldr	r3, [r3, #20]
 8010ade:	2b00      	cmp	r3, #0
 8010ae0:	d003      	beq.n	8010aea <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8010ae2:	687b      	ldr	r3, [r7, #4]
 8010ae4:	695b      	ldr	r3, [r3, #20]
 8010ae6:	089b      	lsrs	r3, r3, #2
 8010ae8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8010aea:	687b      	ldr	r3, [r7, #4]
 8010aec:	689b      	ldr	r3, [r3, #8]
 8010aee:	2b00      	cmp	r3, #0
 8010af0:	d00e      	beq.n	8010b10 <osThreadNew+0xa8>
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	68db      	ldr	r3, [r3, #12]
 8010af6:	2ba7      	cmp	r3, #167	@ 0xa7
 8010af8:	d90a      	bls.n	8010b10 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8010afa:	687b      	ldr	r3, [r7, #4]
 8010afc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8010afe:	2b00      	cmp	r3, #0
 8010b00:	d006      	beq.n	8010b10 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8010b02:	687b      	ldr	r3, [r7, #4]
 8010b04:	695b      	ldr	r3, [r3, #20]
 8010b06:	2b00      	cmp	r3, #0
 8010b08:	d002      	beq.n	8010b10 <osThreadNew+0xa8>
        mem = 1;
 8010b0a:	2301      	movs	r3, #1
 8010b0c:	61bb      	str	r3, [r7, #24]
 8010b0e:	e010      	b.n	8010b32 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8010b10:	687b      	ldr	r3, [r7, #4]
 8010b12:	689b      	ldr	r3, [r3, #8]
 8010b14:	2b00      	cmp	r3, #0
 8010b16:	d10c      	bne.n	8010b32 <osThreadNew+0xca>
 8010b18:	687b      	ldr	r3, [r7, #4]
 8010b1a:	68db      	ldr	r3, [r3, #12]
 8010b1c:	2b00      	cmp	r3, #0
 8010b1e:	d108      	bne.n	8010b32 <osThreadNew+0xca>
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	691b      	ldr	r3, [r3, #16]
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	d104      	bne.n	8010b32 <osThreadNew+0xca>
          mem = 0;
 8010b28:	2300      	movs	r3, #0
 8010b2a:	61bb      	str	r3, [r7, #24]
 8010b2c:	e001      	b.n	8010b32 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8010b2e:	2300      	movs	r3, #0
 8010b30:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8010b32:	69bb      	ldr	r3, [r7, #24]
 8010b34:	2b01      	cmp	r3, #1
 8010b36:	d110      	bne.n	8010b5a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010b38:	687b      	ldr	r3, [r7, #4]
 8010b3a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8010b3c:	687a      	ldr	r2, [r7, #4]
 8010b3e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010b40:	9202      	str	r2, [sp, #8]
 8010b42:	9301      	str	r3, [sp, #4]
 8010b44:	69fb      	ldr	r3, [r7, #28]
 8010b46:	9300      	str	r3, [sp, #0]
 8010b48:	68bb      	ldr	r3, [r7, #8]
 8010b4a:	6a3a      	ldr	r2, [r7, #32]
 8010b4c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010b4e:	68f8      	ldr	r0, [r7, #12]
 8010b50:	f000 fdfe 	bl	8011750 <xTaskCreateStatic>
 8010b54:	4603      	mov	r3, r0
 8010b56:	613b      	str	r3, [r7, #16]
 8010b58:	e013      	b.n	8010b82 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8010b5a:	69bb      	ldr	r3, [r7, #24]
 8010b5c:	2b00      	cmp	r3, #0
 8010b5e:	d110      	bne.n	8010b82 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8010b60:	6a3b      	ldr	r3, [r7, #32]
 8010b62:	b29a      	uxth	r2, r3
 8010b64:	f107 0310 	add.w	r3, r7, #16
 8010b68:	9301      	str	r3, [sp, #4]
 8010b6a:	69fb      	ldr	r3, [r7, #28]
 8010b6c:	9300      	str	r3, [sp, #0]
 8010b6e:	68bb      	ldr	r3, [r7, #8]
 8010b70:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010b72:	68f8      	ldr	r0, [r7, #12]
 8010b74:	f000 fe4c 	bl	8011810 <xTaskCreate>
 8010b78:	4603      	mov	r3, r0
 8010b7a:	2b01      	cmp	r3, #1
 8010b7c:	d001      	beq.n	8010b82 <osThreadNew+0x11a>
            hTask = NULL;
 8010b7e:	2300      	movs	r3, #0
 8010b80:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8010b82:	693b      	ldr	r3, [r7, #16]
}
 8010b84:	4618      	mov	r0, r3
 8010b86:	3728      	adds	r7, #40	@ 0x28
 8010b88:	46bd      	mov	sp, r7
 8010b8a:	bd80      	pop	{r7, pc}

08010b8c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8010b8c:	b480      	push	{r7}
 8010b8e:	b085      	sub	sp, #20
 8010b90:	af00      	add	r7, sp, #0
 8010b92:	60f8      	str	r0, [r7, #12]
 8010b94:	60b9      	str	r1, [r7, #8]
 8010b96:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8010b98:	68fb      	ldr	r3, [r7, #12]
 8010b9a:	4a07      	ldr	r2, [pc, #28]	@ (8010bb8 <vApplicationGetIdleTaskMemory+0x2c>)
 8010b9c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8010b9e:	68bb      	ldr	r3, [r7, #8]
 8010ba0:	4a06      	ldr	r2, [pc, #24]	@ (8010bbc <vApplicationGetIdleTaskMemory+0x30>)
 8010ba2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	2280      	movs	r2, #128	@ 0x80
 8010ba8:	601a      	str	r2, [r3, #0]
}
 8010baa:	bf00      	nop
 8010bac:	3714      	adds	r7, #20
 8010bae:	46bd      	mov	sp, r7
 8010bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bb4:	4770      	bx	lr
 8010bb6:	bf00      	nop
 8010bb8:	200020d0 	.word	0x200020d0
 8010bbc:	20002178 	.word	0x20002178

08010bc0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8010bc0:	b480      	push	{r7}
 8010bc2:	b085      	sub	sp, #20
 8010bc4:	af00      	add	r7, sp, #0
 8010bc6:	60f8      	str	r0, [r7, #12]
 8010bc8:	60b9      	str	r1, [r7, #8]
 8010bca:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8010bcc:	68fb      	ldr	r3, [r7, #12]
 8010bce:	4a07      	ldr	r2, [pc, #28]	@ (8010bec <vApplicationGetTimerTaskMemory+0x2c>)
 8010bd0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8010bd2:	68bb      	ldr	r3, [r7, #8]
 8010bd4:	4a06      	ldr	r2, [pc, #24]	@ (8010bf0 <vApplicationGetTimerTaskMemory+0x30>)
 8010bd6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8010bd8:	687b      	ldr	r3, [r7, #4]
 8010bda:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010bde:	601a      	str	r2, [r3, #0]
}
 8010be0:	bf00      	nop
 8010be2:	3714      	adds	r7, #20
 8010be4:	46bd      	mov	sp, r7
 8010be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bea:	4770      	bx	lr
 8010bec:	20002378 	.word	0x20002378
 8010bf0:	20002420 	.word	0x20002420

08010bf4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8010bf4:	b480      	push	{r7}
 8010bf6:	b083      	sub	sp, #12
 8010bf8:	af00      	add	r7, sp, #0
 8010bfa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	f103 0208 	add.w	r2, r3, #8
 8010c02:	687b      	ldr	r3, [r7, #4]
 8010c04:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8010c06:	687b      	ldr	r3, [r7, #4]
 8010c08:	f04f 32ff 	mov.w	r2, #4294967295
 8010c0c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010c0e:	687b      	ldr	r3, [r7, #4]
 8010c10:	f103 0208 	add.w	r2, r3, #8
 8010c14:	687b      	ldr	r3, [r7, #4]
 8010c16:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010c18:	687b      	ldr	r3, [r7, #4]
 8010c1a:	f103 0208 	add.w	r2, r3, #8
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8010c22:	687b      	ldr	r3, [r7, #4]
 8010c24:	2200      	movs	r2, #0
 8010c26:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8010c28:	bf00      	nop
 8010c2a:	370c      	adds	r7, #12
 8010c2c:	46bd      	mov	sp, r7
 8010c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c32:	4770      	bx	lr

08010c34 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8010c34:	b480      	push	{r7}
 8010c36:	b083      	sub	sp, #12
 8010c38:	af00      	add	r7, sp, #0
 8010c3a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8010c3c:	687b      	ldr	r3, [r7, #4]
 8010c3e:	2200      	movs	r2, #0
 8010c40:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8010c42:	bf00      	nop
 8010c44:	370c      	adds	r7, #12
 8010c46:	46bd      	mov	sp, r7
 8010c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c4c:	4770      	bx	lr

08010c4e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010c4e:	b480      	push	{r7}
 8010c50:	b085      	sub	sp, #20
 8010c52:	af00      	add	r7, sp, #0
 8010c54:	6078      	str	r0, [r7, #4]
 8010c56:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8010c58:	687b      	ldr	r3, [r7, #4]
 8010c5a:	685b      	ldr	r3, [r3, #4]
 8010c5c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8010c5e:	683b      	ldr	r3, [r7, #0]
 8010c60:	68fa      	ldr	r2, [r7, #12]
 8010c62:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8010c64:	68fb      	ldr	r3, [r7, #12]
 8010c66:	689a      	ldr	r2, [r3, #8]
 8010c68:	683b      	ldr	r3, [r7, #0]
 8010c6a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8010c6c:	68fb      	ldr	r3, [r7, #12]
 8010c6e:	689b      	ldr	r3, [r3, #8]
 8010c70:	683a      	ldr	r2, [r7, #0]
 8010c72:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8010c74:	68fb      	ldr	r3, [r7, #12]
 8010c76:	683a      	ldr	r2, [r7, #0]
 8010c78:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8010c7a:	683b      	ldr	r3, [r7, #0]
 8010c7c:	687a      	ldr	r2, [r7, #4]
 8010c7e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010c80:	687b      	ldr	r3, [r7, #4]
 8010c82:	681b      	ldr	r3, [r3, #0]
 8010c84:	1c5a      	adds	r2, r3, #1
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	601a      	str	r2, [r3, #0]
}
 8010c8a:	bf00      	nop
 8010c8c:	3714      	adds	r7, #20
 8010c8e:	46bd      	mov	sp, r7
 8010c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c94:	4770      	bx	lr

08010c96 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010c96:	b480      	push	{r7}
 8010c98:	b085      	sub	sp, #20
 8010c9a:	af00      	add	r7, sp, #0
 8010c9c:	6078      	str	r0, [r7, #4]
 8010c9e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8010ca0:	683b      	ldr	r3, [r7, #0]
 8010ca2:	681b      	ldr	r3, [r3, #0]
 8010ca4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8010ca6:	68bb      	ldr	r3, [r7, #8]
 8010ca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010cac:	d103      	bne.n	8010cb6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8010cae:	687b      	ldr	r3, [r7, #4]
 8010cb0:	691b      	ldr	r3, [r3, #16]
 8010cb2:	60fb      	str	r3, [r7, #12]
 8010cb4:	e00c      	b.n	8010cd0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8010cb6:	687b      	ldr	r3, [r7, #4]
 8010cb8:	3308      	adds	r3, #8
 8010cba:	60fb      	str	r3, [r7, #12]
 8010cbc:	e002      	b.n	8010cc4 <vListInsert+0x2e>
 8010cbe:	68fb      	ldr	r3, [r7, #12]
 8010cc0:	685b      	ldr	r3, [r3, #4]
 8010cc2:	60fb      	str	r3, [r7, #12]
 8010cc4:	68fb      	ldr	r3, [r7, #12]
 8010cc6:	685b      	ldr	r3, [r3, #4]
 8010cc8:	681b      	ldr	r3, [r3, #0]
 8010cca:	68ba      	ldr	r2, [r7, #8]
 8010ccc:	429a      	cmp	r2, r3
 8010cce:	d2f6      	bcs.n	8010cbe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8010cd0:	68fb      	ldr	r3, [r7, #12]
 8010cd2:	685a      	ldr	r2, [r3, #4]
 8010cd4:	683b      	ldr	r3, [r7, #0]
 8010cd6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8010cd8:	683b      	ldr	r3, [r7, #0]
 8010cda:	685b      	ldr	r3, [r3, #4]
 8010cdc:	683a      	ldr	r2, [r7, #0]
 8010cde:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8010ce0:	683b      	ldr	r3, [r7, #0]
 8010ce2:	68fa      	ldr	r2, [r7, #12]
 8010ce4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8010ce6:	68fb      	ldr	r3, [r7, #12]
 8010ce8:	683a      	ldr	r2, [r7, #0]
 8010cea:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8010cec:	683b      	ldr	r3, [r7, #0]
 8010cee:	687a      	ldr	r2, [r7, #4]
 8010cf0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010cf2:	687b      	ldr	r3, [r7, #4]
 8010cf4:	681b      	ldr	r3, [r3, #0]
 8010cf6:	1c5a      	adds	r2, r3, #1
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	601a      	str	r2, [r3, #0]
}
 8010cfc:	bf00      	nop
 8010cfe:	3714      	adds	r7, #20
 8010d00:	46bd      	mov	sp, r7
 8010d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d06:	4770      	bx	lr

08010d08 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8010d08:	b480      	push	{r7}
 8010d0a:	b085      	sub	sp, #20
 8010d0c:	af00      	add	r7, sp, #0
 8010d0e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8010d10:	687b      	ldr	r3, [r7, #4]
 8010d12:	691b      	ldr	r3, [r3, #16]
 8010d14:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	685b      	ldr	r3, [r3, #4]
 8010d1a:	687a      	ldr	r2, [r7, #4]
 8010d1c:	6892      	ldr	r2, [r2, #8]
 8010d1e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	689b      	ldr	r3, [r3, #8]
 8010d24:	687a      	ldr	r2, [r7, #4]
 8010d26:	6852      	ldr	r2, [r2, #4]
 8010d28:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8010d2a:	68fb      	ldr	r3, [r7, #12]
 8010d2c:	685b      	ldr	r3, [r3, #4]
 8010d2e:	687a      	ldr	r2, [r7, #4]
 8010d30:	429a      	cmp	r2, r3
 8010d32:	d103      	bne.n	8010d3c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	689a      	ldr	r2, [r3, #8]
 8010d38:	68fb      	ldr	r3, [r7, #12]
 8010d3a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8010d3c:	687b      	ldr	r3, [r7, #4]
 8010d3e:	2200      	movs	r2, #0
 8010d40:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8010d42:	68fb      	ldr	r3, [r7, #12]
 8010d44:	681b      	ldr	r3, [r3, #0]
 8010d46:	1e5a      	subs	r2, r3, #1
 8010d48:	68fb      	ldr	r3, [r7, #12]
 8010d4a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8010d4c:	68fb      	ldr	r3, [r7, #12]
 8010d4e:	681b      	ldr	r3, [r3, #0]
}
 8010d50:	4618      	mov	r0, r3
 8010d52:	3714      	adds	r7, #20
 8010d54:	46bd      	mov	sp, r7
 8010d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d5a:	4770      	bx	lr

08010d5c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8010d5c:	b580      	push	{r7, lr}
 8010d5e:	b084      	sub	sp, #16
 8010d60:	af00      	add	r7, sp, #0
 8010d62:	6078      	str	r0, [r7, #4]
 8010d64:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8010d66:	687b      	ldr	r3, [r7, #4]
 8010d68:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8010d6a:	68fb      	ldr	r3, [r7, #12]
 8010d6c:	2b00      	cmp	r3, #0
 8010d6e:	d10b      	bne.n	8010d88 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8010d70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d74:	f383 8811 	msr	BASEPRI, r3
 8010d78:	f3bf 8f6f 	isb	sy
 8010d7c:	f3bf 8f4f 	dsb	sy
 8010d80:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8010d82:	bf00      	nop
 8010d84:	bf00      	nop
 8010d86:	e7fd      	b.n	8010d84 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8010d88:	f002 f910 	bl	8012fac <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010d8c:	68fb      	ldr	r3, [r7, #12]
 8010d8e:	681a      	ldr	r2, [r3, #0]
 8010d90:	68fb      	ldr	r3, [r7, #12]
 8010d92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010d94:	68f9      	ldr	r1, [r7, #12]
 8010d96:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8010d98:	fb01 f303 	mul.w	r3, r1, r3
 8010d9c:	441a      	add	r2, r3
 8010d9e:	68fb      	ldr	r3, [r7, #12]
 8010da0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8010da2:	68fb      	ldr	r3, [r7, #12]
 8010da4:	2200      	movs	r2, #0
 8010da6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8010da8:	68fb      	ldr	r3, [r7, #12]
 8010daa:	681a      	ldr	r2, [r3, #0]
 8010dac:	68fb      	ldr	r3, [r7, #12]
 8010dae:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010db0:	68fb      	ldr	r3, [r7, #12]
 8010db2:	681a      	ldr	r2, [r3, #0]
 8010db4:	68fb      	ldr	r3, [r7, #12]
 8010db6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010db8:	3b01      	subs	r3, #1
 8010dba:	68f9      	ldr	r1, [r7, #12]
 8010dbc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8010dbe:	fb01 f303 	mul.w	r3, r1, r3
 8010dc2:	441a      	add	r2, r3
 8010dc4:	68fb      	ldr	r3, [r7, #12]
 8010dc6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8010dc8:	68fb      	ldr	r3, [r7, #12]
 8010dca:	22ff      	movs	r2, #255	@ 0xff
 8010dcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8010dd0:	68fb      	ldr	r3, [r7, #12]
 8010dd2:	22ff      	movs	r2, #255	@ 0xff
 8010dd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8010dd8:	683b      	ldr	r3, [r7, #0]
 8010dda:	2b00      	cmp	r3, #0
 8010ddc:	d114      	bne.n	8010e08 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010dde:	68fb      	ldr	r3, [r7, #12]
 8010de0:	691b      	ldr	r3, [r3, #16]
 8010de2:	2b00      	cmp	r3, #0
 8010de4:	d01a      	beq.n	8010e1c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010de6:	68fb      	ldr	r3, [r7, #12]
 8010de8:	3310      	adds	r3, #16
 8010dea:	4618      	mov	r0, r3
 8010dec:	f001 f99a 	bl	8012124 <xTaskRemoveFromEventList>
 8010df0:	4603      	mov	r3, r0
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d012      	beq.n	8010e1c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8010df6:	4b0d      	ldr	r3, [pc, #52]	@ (8010e2c <xQueueGenericReset+0xd0>)
 8010df8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010dfc:	601a      	str	r2, [r3, #0]
 8010dfe:	f3bf 8f4f 	dsb	sy
 8010e02:	f3bf 8f6f 	isb	sy
 8010e06:	e009      	b.n	8010e1c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8010e08:	68fb      	ldr	r3, [r7, #12]
 8010e0a:	3310      	adds	r3, #16
 8010e0c:	4618      	mov	r0, r3
 8010e0e:	f7ff fef1 	bl	8010bf4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8010e12:	68fb      	ldr	r3, [r7, #12]
 8010e14:	3324      	adds	r3, #36	@ 0x24
 8010e16:	4618      	mov	r0, r3
 8010e18:	f7ff feec 	bl	8010bf4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8010e1c:	f002 f8f8 	bl	8013010 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8010e20:	2301      	movs	r3, #1
}
 8010e22:	4618      	mov	r0, r3
 8010e24:	3710      	adds	r7, #16
 8010e26:	46bd      	mov	sp, r7
 8010e28:	bd80      	pop	{r7, pc}
 8010e2a:	bf00      	nop
 8010e2c:	e000ed04 	.word	0xe000ed04

08010e30 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8010e30:	b580      	push	{r7, lr}
 8010e32:	b08e      	sub	sp, #56	@ 0x38
 8010e34:	af02      	add	r7, sp, #8
 8010e36:	60f8      	str	r0, [r7, #12]
 8010e38:	60b9      	str	r1, [r7, #8]
 8010e3a:	607a      	str	r2, [r7, #4]
 8010e3c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8010e3e:	68fb      	ldr	r3, [r7, #12]
 8010e40:	2b00      	cmp	r3, #0
 8010e42:	d10b      	bne.n	8010e5c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8010e44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e48:	f383 8811 	msr	BASEPRI, r3
 8010e4c:	f3bf 8f6f 	isb	sy
 8010e50:	f3bf 8f4f 	dsb	sy
 8010e54:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010e56:	bf00      	nop
 8010e58:	bf00      	nop
 8010e5a:	e7fd      	b.n	8010e58 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8010e5c:	683b      	ldr	r3, [r7, #0]
 8010e5e:	2b00      	cmp	r3, #0
 8010e60:	d10b      	bne.n	8010e7a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8010e62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e66:	f383 8811 	msr	BASEPRI, r3
 8010e6a:	f3bf 8f6f 	isb	sy
 8010e6e:	f3bf 8f4f 	dsb	sy
 8010e72:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010e74:	bf00      	nop
 8010e76:	bf00      	nop
 8010e78:	e7fd      	b.n	8010e76 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	d002      	beq.n	8010e86 <xQueueGenericCreateStatic+0x56>
 8010e80:	68bb      	ldr	r3, [r7, #8]
 8010e82:	2b00      	cmp	r3, #0
 8010e84:	d001      	beq.n	8010e8a <xQueueGenericCreateStatic+0x5a>
 8010e86:	2301      	movs	r3, #1
 8010e88:	e000      	b.n	8010e8c <xQueueGenericCreateStatic+0x5c>
 8010e8a:	2300      	movs	r3, #0
 8010e8c:	2b00      	cmp	r3, #0
 8010e8e:	d10b      	bne.n	8010ea8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8010e90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e94:	f383 8811 	msr	BASEPRI, r3
 8010e98:	f3bf 8f6f 	isb	sy
 8010e9c:	f3bf 8f4f 	dsb	sy
 8010ea0:	623b      	str	r3, [r7, #32]
}
 8010ea2:	bf00      	nop
 8010ea4:	bf00      	nop
 8010ea6:	e7fd      	b.n	8010ea4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8010ea8:	687b      	ldr	r3, [r7, #4]
 8010eaa:	2b00      	cmp	r3, #0
 8010eac:	d102      	bne.n	8010eb4 <xQueueGenericCreateStatic+0x84>
 8010eae:	68bb      	ldr	r3, [r7, #8]
 8010eb0:	2b00      	cmp	r3, #0
 8010eb2:	d101      	bne.n	8010eb8 <xQueueGenericCreateStatic+0x88>
 8010eb4:	2301      	movs	r3, #1
 8010eb6:	e000      	b.n	8010eba <xQueueGenericCreateStatic+0x8a>
 8010eb8:	2300      	movs	r3, #0
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d10b      	bne.n	8010ed6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8010ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ec2:	f383 8811 	msr	BASEPRI, r3
 8010ec6:	f3bf 8f6f 	isb	sy
 8010eca:	f3bf 8f4f 	dsb	sy
 8010ece:	61fb      	str	r3, [r7, #28]
}
 8010ed0:	bf00      	nop
 8010ed2:	bf00      	nop
 8010ed4:	e7fd      	b.n	8010ed2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8010ed6:	2350      	movs	r3, #80	@ 0x50
 8010ed8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8010eda:	697b      	ldr	r3, [r7, #20]
 8010edc:	2b50      	cmp	r3, #80	@ 0x50
 8010ede:	d00b      	beq.n	8010ef8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8010ee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ee4:	f383 8811 	msr	BASEPRI, r3
 8010ee8:	f3bf 8f6f 	isb	sy
 8010eec:	f3bf 8f4f 	dsb	sy
 8010ef0:	61bb      	str	r3, [r7, #24]
}
 8010ef2:	bf00      	nop
 8010ef4:	bf00      	nop
 8010ef6:	e7fd      	b.n	8010ef4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8010ef8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010efa:	683b      	ldr	r3, [r7, #0]
 8010efc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8010efe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d00d      	beq.n	8010f20 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8010f04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010f06:	2201      	movs	r2, #1
 8010f08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010f0c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8010f10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010f12:	9300      	str	r3, [sp, #0]
 8010f14:	4613      	mov	r3, r2
 8010f16:	687a      	ldr	r2, [r7, #4]
 8010f18:	68b9      	ldr	r1, [r7, #8]
 8010f1a:	68f8      	ldr	r0, [r7, #12]
 8010f1c:	f000 f805 	bl	8010f2a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8010f20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8010f22:	4618      	mov	r0, r3
 8010f24:	3730      	adds	r7, #48	@ 0x30
 8010f26:	46bd      	mov	sp, r7
 8010f28:	bd80      	pop	{r7, pc}

08010f2a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8010f2a:	b580      	push	{r7, lr}
 8010f2c:	b084      	sub	sp, #16
 8010f2e:	af00      	add	r7, sp, #0
 8010f30:	60f8      	str	r0, [r7, #12]
 8010f32:	60b9      	str	r1, [r7, #8]
 8010f34:	607a      	str	r2, [r7, #4]
 8010f36:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8010f38:	68bb      	ldr	r3, [r7, #8]
 8010f3a:	2b00      	cmp	r3, #0
 8010f3c:	d103      	bne.n	8010f46 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8010f3e:	69bb      	ldr	r3, [r7, #24]
 8010f40:	69ba      	ldr	r2, [r7, #24]
 8010f42:	601a      	str	r2, [r3, #0]
 8010f44:	e002      	b.n	8010f4c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8010f46:	69bb      	ldr	r3, [r7, #24]
 8010f48:	687a      	ldr	r2, [r7, #4]
 8010f4a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8010f4c:	69bb      	ldr	r3, [r7, #24]
 8010f4e:	68fa      	ldr	r2, [r7, #12]
 8010f50:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8010f52:	69bb      	ldr	r3, [r7, #24]
 8010f54:	68ba      	ldr	r2, [r7, #8]
 8010f56:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8010f58:	2101      	movs	r1, #1
 8010f5a:	69b8      	ldr	r0, [r7, #24]
 8010f5c:	f7ff fefe 	bl	8010d5c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8010f60:	69bb      	ldr	r3, [r7, #24]
 8010f62:	78fa      	ldrb	r2, [r7, #3]
 8010f64:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8010f68:	bf00      	nop
 8010f6a:	3710      	adds	r7, #16
 8010f6c:	46bd      	mov	sp, r7
 8010f6e:	bd80      	pop	{r7, pc}

08010f70 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8010f70:	b580      	push	{r7, lr}
 8010f72:	b08e      	sub	sp, #56	@ 0x38
 8010f74:	af00      	add	r7, sp, #0
 8010f76:	60f8      	str	r0, [r7, #12]
 8010f78:	60b9      	str	r1, [r7, #8]
 8010f7a:	607a      	str	r2, [r7, #4]
 8010f7c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8010f7e:	2300      	movs	r3, #0
 8010f80:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010f82:	68fb      	ldr	r3, [r7, #12]
 8010f84:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8010f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	d10b      	bne.n	8010fa4 <xQueueGenericSend+0x34>
	__asm volatile
 8010f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f90:	f383 8811 	msr	BASEPRI, r3
 8010f94:	f3bf 8f6f 	isb	sy
 8010f98:	f3bf 8f4f 	dsb	sy
 8010f9c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010f9e:	bf00      	nop
 8010fa0:	bf00      	nop
 8010fa2:	e7fd      	b.n	8010fa0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010fa4:	68bb      	ldr	r3, [r7, #8]
 8010fa6:	2b00      	cmp	r3, #0
 8010fa8:	d103      	bne.n	8010fb2 <xQueueGenericSend+0x42>
 8010faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010fae:	2b00      	cmp	r3, #0
 8010fb0:	d101      	bne.n	8010fb6 <xQueueGenericSend+0x46>
 8010fb2:	2301      	movs	r3, #1
 8010fb4:	e000      	b.n	8010fb8 <xQueueGenericSend+0x48>
 8010fb6:	2300      	movs	r3, #0
 8010fb8:	2b00      	cmp	r3, #0
 8010fba:	d10b      	bne.n	8010fd4 <xQueueGenericSend+0x64>
	__asm volatile
 8010fbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fc0:	f383 8811 	msr	BASEPRI, r3
 8010fc4:	f3bf 8f6f 	isb	sy
 8010fc8:	f3bf 8f4f 	dsb	sy
 8010fcc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010fce:	bf00      	nop
 8010fd0:	bf00      	nop
 8010fd2:	e7fd      	b.n	8010fd0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010fd4:	683b      	ldr	r3, [r7, #0]
 8010fd6:	2b02      	cmp	r3, #2
 8010fd8:	d103      	bne.n	8010fe2 <xQueueGenericSend+0x72>
 8010fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010fdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010fde:	2b01      	cmp	r3, #1
 8010fe0:	d101      	bne.n	8010fe6 <xQueueGenericSend+0x76>
 8010fe2:	2301      	movs	r3, #1
 8010fe4:	e000      	b.n	8010fe8 <xQueueGenericSend+0x78>
 8010fe6:	2300      	movs	r3, #0
 8010fe8:	2b00      	cmp	r3, #0
 8010fea:	d10b      	bne.n	8011004 <xQueueGenericSend+0x94>
	__asm volatile
 8010fec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ff0:	f383 8811 	msr	BASEPRI, r3
 8010ff4:	f3bf 8f6f 	isb	sy
 8010ff8:	f3bf 8f4f 	dsb	sy
 8010ffc:	623b      	str	r3, [r7, #32]
}
 8010ffe:	bf00      	nop
 8011000:	bf00      	nop
 8011002:	e7fd      	b.n	8011000 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011004:	f001 fa54 	bl	80124b0 <xTaskGetSchedulerState>
 8011008:	4603      	mov	r3, r0
 801100a:	2b00      	cmp	r3, #0
 801100c:	d102      	bne.n	8011014 <xQueueGenericSend+0xa4>
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	2b00      	cmp	r3, #0
 8011012:	d101      	bne.n	8011018 <xQueueGenericSend+0xa8>
 8011014:	2301      	movs	r3, #1
 8011016:	e000      	b.n	801101a <xQueueGenericSend+0xaa>
 8011018:	2300      	movs	r3, #0
 801101a:	2b00      	cmp	r3, #0
 801101c:	d10b      	bne.n	8011036 <xQueueGenericSend+0xc6>
	__asm volatile
 801101e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011022:	f383 8811 	msr	BASEPRI, r3
 8011026:	f3bf 8f6f 	isb	sy
 801102a:	f3bf 8f4f 	dsb	sy
 801102e:	61fb      	str	r3, [r7, #28]
}
 8011030:	bf00      	nop
 8011032:	bf00      	nop
 8011034:	e7fd      	b.n	8011032 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011036:	f001 ffb9 	bl	8012fac <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801103a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801103c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801103e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011040:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011042:	429a      	cmp	r2, r3
 8011044:	d302      	bcc.n	801104c <xQueueGenericSend+0xdc>
 8011046:	683b      	ldr	r3, [r7, #0]
 8011048:	2b02      	cmp	r3, #2
 801104a:	d129      	bne.n	80110a0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801104c:	683a      	ldr	r2, [r7, #0]
 801104e:	68b9      	ldr	r1, [r7, #8]
 8011050:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011052:	f000 fa0f 	bl	8011474 <prvCopyDataToQueue>
 8011056:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801105a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801105c:	2b00      	cmp	r3, #0
 801105e:	d010      	beq.n	8011082 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011062:	3324      	adds	r3, #36	@ 0x24
 8011064:	4618      	mov	r0, r3
 8011066:	f001 f85d 	bl	8012124 <xTaskRemoveFromEventList>
 801106a:	4603      	mov	r3, r0
 801106c:	2b00      	cmp	r3, #0
 801106e:	d013      	beq.n	8011098 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8011070:	4b3f      	ldr	r3, [pc, #252]	@ (8011170 <xQueueGenericSend+0x200>)
 8011072:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011076:	601a      	str	r2, [r3, #0]
 8011078:	f3bf 8f4f 	dsb	sy
 801107c:	f3bf 8f6f 	isb	sy
 8011080:	e00a      	b.n	8011098 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8011082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011084:	2b00      	cmp	r3, #0
 8011086:	d007      	beq.n	8011098 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8011088:	4b39      	ldr	r3, [pc, #228]	@ (8011170 <xQueueGenericSend+0x200>)
 801108a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801108e:	601a      	str	r2, [r3, #0]
 8011090:	f3bf 8f4f 	dsb	sy
 8011094:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8011098:	f001 ffba 	bl	8013010 <vPortExitCritical>
				return pdPASS;
 801109c:	2301      	movs	r3, #1
 801109e:	e063      	b.n	8011168 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80110a0:	687b      	ldr	r3, [r7, #4]
 80110a2:	2b00      	cmp	r3, #0
 80110a4:	d103      	bne.n	80110ae <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80110a6:	f001 ffb3 	bl	8013010 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80110aa:	2300      	movs	r3, #0
 80110ac:	e05c      	b.n	8011168 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80110ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	d106      	bne.n	80110c2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80110b4:	f107 0314 	add.w	r3, r7, #20
 80110b8:	4618      	mov	r0, r3
 80110ba:	f001 f897 	bl	80121ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80110be:	2301      	movs	r3, #1
 80110c0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80110c2:	f001 ffa5 	bl	8013010 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80110c6:	f000 fdf1 	bl	8011cac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80110ca:	f001 ff6f 	bl	8012fac <vPortEnterCritical>
 80110ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80110d4:	b25b      	sxtb	r3, r3
 80110d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80110da:	d103      	bne.n	80110e4 <xQueueGenericSend+0x174>
 80110dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110de:	2200      	movs	r2, #0
 80110e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80110e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80110ea:	b25b      	sxtb	r3, r3
 80110ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80110f0:	d103      	bne.n	80110fa <xQueueGenericSend+0x18a>
 80110f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110f4:	2200      	movs	r2, #0
 80110f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80110fa:	f001 ff89 	bl	8013010 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80110fe:	1d3a      	adds	r2, r7, #4
 8011100:	f107 0314 	add.w	r3, r7, #20
 8011104:	4611      	mov	r1, r2
 8011106:	4618      	mov	r0, r3
 8011108:	f001 f886 	bl	8012218 <xTaskCheckForTimeOut>
 801110c:	4603      	mov	r3, r0
 801110e:	2b00      	cmp	r3, #0
 8011110:	d124      	bne.n	801115c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8011112:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011114:	f000 faa6 	bl	8011664 <prvIsQueueFull>
 8011118:	4603      	mov	r3, r0
 801111a:	2b00      	cmp	r3, #0
 801111c:	d018      	beq.n	8011150 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801111e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011120:	3310      	adds	r3, #16
 8011122:	687a      	ldr	r2, [r7, #4]
 8011124:	4611      	mov	r1, r2
 8011126:	4618      	mov	r0, r3
 8011128:	f000 ffaa 	bl	8012080 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 801112c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801112e:	f000 fa31 	bl	8011594 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8011132:	f000 fdc9 	bl	8011cc8 <xTaskResumeAll>
 8011136:	4603      	mov	r3, r0
 8011138:	2b00      	cmp	r3, #0
 801113a:	f47f af7c 	bne.w	8011036 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 801113e:	4b0c      	ldr	r3, [pc, #48]	@ (8011170 <xQueueGenericSend+0x200>)
 8011140:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011144:	601a      	str	r2, [r3, #0]
 8011146:	f3bf 8f4f 	dsb	sy
 801114a:	f3bf 8f6f 	isb	sy
 801114e:	e772      	b.n	8011036 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8011150:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011152:	f000 fa1f 	bl	8011594 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011156:	f000 fdb7 	bl	8011cc8 <xTaskResumeAll>
 801115a:	e76c      	b.n	8011036 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 801115c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801115e:	f000 fa19 	bl	8011594 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011162:	f000 fdb1 	bl	8011cc8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8011166:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8011168:	4618      	mov	r0, r3
 801116a:	3738      	adds	r7, #56	@ 0x38
 801116c:	46bd      	mov	sp, r7
 801116e:	bd80      	pop	{r7, pc}
 8011170:	e000ed04 	.word	0xe000ed04

08011174 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8011174:	b580      	push	{r7, lr}
 8011176:	b090      	sub	sp, #64	@ 0x40
 8011178:	af00      	add	r7, sp, #0
 801117a:	60f8      	str	r0, [r7, #12]
 801117c:	60b9      	str	r1, [r7, #8]
 801117e:	607a      	str	r2, [r7, #4]
 8011180:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011182:	68fb      	ldr	r3, [r7, #12]
 8011184:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8011186:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011188:	2b00      	cmp	r3, #0
 801118a:	d10b      	bne.n	80111a4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 801118c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011190:	f383 8811 	msr	BASEPRI, r3
 8011194:	f3bf 8f6f 	isb	sy
 8011198:	f3bf 8f4f 	dsb	sy
 801119c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801119e:	bf00      	nop
 80111a0:	bf00      	nop
 80111a2:	e7fd      	b.n	80111a0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80111a4:	68bb      	ldr	r3, [r7, #8]
 80111a6:	2b00      	cmp	r3, #0
 80111a8:	d103      	bne.n	80111b2 <xQueueGenericSendFromISR+0x3e>
 80111aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80111ae:	2b00      	cmp	r3, #0
 80111b0:	d101      	bne.n	80111b6 <xQueueGenericSendFromISR+0x42>
 80111b2:	2301      	movs	r3, #1
 80111b4:	e000      	b.n	80111b8 <xQueueGenericSendFromISR+0x44>
 80111b6:	2300      	movs	r3, #0
 80111b8:	2b00      	cmp	r3, #0
 80111ba:	d10b      	bne.n	80111d4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80111bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111c0:	f383 8811 	msr	BASEPRI, r3
 80111c4:	f3bf 8f6f 	isb	sy
 80111c8:	f3bf 8f4f 	dsb	sy
 80111cc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80111ce:	bf00      	nop
 80111d0:	bf00      	nop
 80111d2:	e7fd      	b.n	80111d0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80111d4:	683b      	ldr	r3, [r7, #0]
 80111d6:	2b02      	cmp	r3, #2
 80111d8:	d103      	bne.n	80111e2 <xQueueGenericSendFromISR+0x6e>
 80111da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80111de:	2b01      	cmp	r3, #1
 80111e0:	d101      	bne.n	80111e6 <xQueueGenericSendFromISR+0x72>
 80111e2:	2301      	movs	r3, #1
 80111e4:	e000      	b.n	80111e8 <xQueueGenericSendFromISR+0x74>
 80111e6:	2300      	movs	r3, #0
 80111e8:	2b00      	cmp	r3, #0
 80111ea:	d10b      	bne.n	8011204 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80111ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111f0:	f383 8811 	msr	BASEPRI, r3
 80111f4:	f3bf 8f6f 	isb	sy
 80111f8:	f3bf 8f4f 	dsb	sy
 80111fc:	623b      	str	r3, [r7, #32]
}
 80111fe:	bf00      	nop
 8011200:	bf00      	nop
 8011202:	e7fd      	b.n	8011200 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011204:	f001 ffb8 	bl	8013178 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8011208:	f3ef 8211 	mrs	r2, BASEPRI
 801120c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011210:	f383 8811 	msr	BASEPRI, r3
 8011214:	f3bf 8f6f 	isb	sy
 8011218:	f3bf 8f4f 	dsb	sy
 801121c:	61fa      	str	r2, [r7, #28]
 801121e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8011220:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011222:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011226:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801122a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801122c:	429a      	cmp	r2, r3
 801122e:	d302      	bcc.n	8011236 <xQueueGenericSendFromISR+0xc2>
 8011230:	683b      	ldr	r3, [r7, #0]
 8011232:	2b02      	cmp	r3, #2
 8011234:	d12f      	bne.n	8011296 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8011236:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011238:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801123c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011240:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011244:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011246:	683a      	ldr	r2, [r7, #0]
 8011248:	68b9      	ldr	r1, [r7, #8]
 801124a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801124c:	f000 f912 	bl	8011474 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8011250:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8011254:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011258:	d112      	bne.n	8011280 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801125a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801125c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801125e:	2b00      	cmp	r3, #0
 8011260:	d016      	beq.n	8011290 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011264:	3324      	adds	r3, #36	@ 0x24
 8011266:	4618      	mov	r0, r3
 8011268:	f000 ff5c 	bl	8012124 <xTaskRemoveFromEventList>
 801126c:	4603      	mov	r3, r0
 801126e:	2b00      	cmp	r3, #0
 8011270:	d00e      	beq.n	8011290 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8011272:	687b      	ldr	r3, [r7, #4]
 8011274:	2b00      	cmp	r3, #0
 8011276:	d00b      	beq.n	8011290 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	2201      	movs	r2, #1
 801127c:	601a      	str	r2, [r3, #0]
 801127e:	e007      	b.n	8011290 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011280:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8011284:	3301      	adds	r3, #1
 8011286:	b2db      	uxtb	r3, r3
 8011288:	b25a      	sxtb	r2, r3
 801128a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801128c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8011290:	2301      	movs	r3, #1
 8011292:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8011294:	e001      	b.n	801129a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8011296:	2300      	movs	r3, #0
 8011298:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801129a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801129c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 801129e:	697b      	ldr	r3, [r7, #20]
 80112a0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80112a4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80112a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80112a8:	4618      	mov	r0, r3
 80112aa:	3740      	adds	r7, #64	@ 0x40
 80112ac:	46bd      	mov	sp, r7
 80112ae:	bd80      	pop	{r7, pc}

080112b0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80112b0:	b580      	push	{r7, lr}
 80112b2:	b08c      	sub	sp, #48	@ 0x30
 80112b4:	af00      	add	r7, sp, #0
 80112b6:	60f8      	str	r0, [r7, #12]
 80112b8:	60b9      	str	r1, [r7, #8]
 80112ba:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80112bc:	2300      	movs	r3, #0
 80112be:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80112c0:	68fb      	ldr	r3, [r7, #12]
 80112c2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80112c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112c6:	2b00      	cmp	r3, #0
 80112c8:	d10b      	bne.n	80112e2 <xQueueReceive+0x32>
	__asm volatile
 80112ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112ce:	f383 8811 	msr	BASEPRI, r3
 80112d2:	f3bf 8f6f 	isb	sy
 80112d6:	f3bf 8f4f 	dsb	sy
 80112da:	623b      	str	r3, [r7, #32]
}
 80112dc:	bf00      	nop
 80112de:	bf00      	nop
 80112e0:	e7fd      	b.n	80112de <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80112e2:	68bb      	ldr	r3, [r7, #8]
 80112e4:	2b00      	cmp	r3, #0
 80112e6:	d103      	bne.n	80112f0 <xQueueReceive+0x40>
 80112e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80112ec:	2b00      	cmp	r3, #0
 80112ee:	d101      	bne.n	80112f4 <xQueueReceive+0x44>
 80112f0:	2301      	movs	r3, #1
 80112f2:	e000      	b.n	80112f6 <xQueueReceive+0x46>
 80112f4:	2300      	movs	r3, #0
 80112f6:	2b00      	cmp	r3, #0
 80112f8:	d10b      	bne.n	8011312 <xQueueReceive+0x62>
	__asm volatile
 80112fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112fe:	f383 8811 	msr	BASEPRI, r3
 8011302:	f3bf 8f6f 	isb	sy
 8011306:	f3bf 8f4f 	dsb	sy
 801130a:	61fb      	str	r3, [r7, #28]
}
 801130c:	bf00      	nop
 801130e:	bf00      	nop
 8011310:	e7fd      	b.n	801130e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011312:	f001 f8cd 	bl	80124b0 <xTaskGetSchedulerState>
 8011316:	4603      	mov	r3, r0
 8011318:	2b00      	cmp	r3, #0
 801131a:	d102      	bne.n	8011322 <xQueueReceive+0x72>
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	2b00      	cmp	r3, #0
 8011320:	d101      	bne.n	8011326 <xQueueReceive+0x76>
 8011322:	2301      	movs	r3, #1
 8011324:	e000      	b.n	8011328 <xQueueReceive+0x78>
 8011326:	2300      	movs	r3, #0
 8011328:	2b00      	cmp	r3, #0
 801132a:	d10b      	bne.n	8011344 <xQueueReceive+0x94>
	__asm volatile
 801132c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011330:	f383 8811 	msr	BASEPRI, r3
 8011334:	f3bf 8f6f 	isb	sy
 8011338:	f3bf 8f4f 	dsb	sy
 801133c:	61bb      	str	r3, [r7, #24]
}
 801133e:	bf00      	nop
 8011340:	bf00      	nop
 8011342:	e7fd      	b.n	8011340 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011344:	f001 fe32 	bl	8012fac <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801134a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801134c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801134e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011350:	2b00      	cmp	r3, #0
 8011352:	d01f      	beq.n	8011394 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011354:	68b9      	ldr	r1, [r7, #8]
 8011356:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011358:	f000 f8f6 	bl	8011548 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801135c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801135e:	1e5a      	subs	r2, r3, #1
 8011360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011362:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011366:	691b      	ldr	r3, [r3, #16]
 8011368:	2b00      	cmp	r3, #0
 801136a:	d00f      	beq.n	801138c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801136c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801136e:	3310      	adds	r3, #16
 8011370:	4618      	mov	r0, r3
 8011372:	f000 fed7 	bl	8012124 <xTaskRemoveFromEventList>
 8011376:	4603      	mov	r3, r0
 8011378:	2b00      	cmp	r3, #0
 801137a:	d007      	beq.n	801138c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801137c:	4b3c      	ldr	r3, [pc, #240]	@ (8011470 <xQueueReceive+0x1c0>)
 801137e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011382:	601a      	str	r2, [r3, #0]
 8011384:	f3bf 8f4f 	dsb	sy
 8011388:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801138c:	f001 fe40 	bl	8013010 <vPortExitCritical>
				return pdPASS;
 8011390:	2301      	movs	r3, #1
 8011392:	e069      	b.n	8011468 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	2b00      	cmp	r3, #0
 8011398:	d103      	bne.n	80113a2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801139a:	f001 fe39 	bl	8013010 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801139e:	2300      	movs	r3, #0
 80113a0:	e062      	b.n	8011468 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80113a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80113a4:	2b00      	cmp	r3, #0
 80113a6:	d106      	bne.n	80113b6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80113a8:	f107 0310 	add.w	r3, r7, #16
 80113ac:	4618      	mov	r0, r3
 80113ae:	f000 ff1d 	bl	80121ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80113b2:	2301      	movs	r3, #1
 80113b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80113b6:	f001 fe2b 	bl	8013010 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80113ba:	f000 fc77 	bl	8011cac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80113be:	f001 fdf5 	bl	8012fac <vPortEnterCritical>
 80113c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80113c8:	b25b      	sxtb	r3, r3
 80113ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80113ce:	d103      	bne.n	80113d8 <xQueueReceive+0x128>
 80113d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113d2:	2200      	movs	r2, #0
 80113d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80113d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80113de:	b25b      	sxtb	r3, r3
 80113e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80113e4:	d103      	bne.n	80113ee <xQueueReceive+0x13e>
 80113e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113e8:	2200      	movs	r2, #0
 80113ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80113ee:	f001 fe0f 	bl	8013010 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80113f2:	1d3a      	adds	r2, r7, #4
 80113f4:	f107 0310 	add.w	r3, r7, #16
 80113f8:	4611      	mov	r1, r2
 80113fa:	4618      	mov	r0, r3
 80113fc:	f000 ff0c 	bl	8012218 <xTaskCheckForTimeOut>
 8011400:	4603      	mov	r3, r0
 8011402:	2b00      	cmp	r3, #0
 8011404:	d123      	bne.n	801144e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011406:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011408:	f000 f916 	bl	8011638 <prvIsQueueEmpty>
 801140c:	4603      	mov	r3, r0
 801140e:	2b00      	cmp	r3, #0
 8011410:	d017      	beq.n	8011442 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011414:	3324      	adds	r3, #36	@ 0x24
 8011416:	687a      	ldr	r2, [r7, #4]
 8011418:	4611      	mov	r1, r2
 801141a:	4618      	mov	r0, r3
 801141c:	f000 fe30 	bl	8012080 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011420:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011422:	f000 f8b7 	bl	8011594 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011426:	f000 fc4f 	bl	8011cc8 <xTaskResumeAll>
 801142a:	4603      	mov	r3, r0
 801142c:	2b00      	cmp	r3, #0
 801142e:	d189      	bne.n	8011344 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8011430:	4b0f      	ldr	r3, [pc, #60]	@ (8011470 <xQueueReceive+0x1c0>)
 8011432:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011436:	601a      	str	r2, [r3, #0]
 8011438:	f3bf 8f4f 	dsb	sy
 801143c:	f3bf 8f6f 	isb	sy
 8011440:	e780      	b.n	8011344 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8011442:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011444:	f000 f8a6 	bl	8011594 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011448:	f000 fc3e 	bl	8011cc8 <xTaskResumeAll>
 801144c:	e77a      	b.n	8011344 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801144e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011450:	f000 f8a0 	bl	8011594 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011454:	f000 fc38 	bl	8011cc8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011458:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801145a:	f000 f8ed 	bl	8011638 <prvIsQueueEmpty>
 801145e:	4603      	mov	r3, r0
 8011460:	2b00      	cmp	r3, #0
 8011462:	f43f af6f 	beq.w	8011344 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8011466:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011468:	4618      	mov	r0, r3
 801146a:	3730      	adds	r7, #48	@ 0x30
 801146c:	46bd      	mov	sp, r7
 801146e:	bd80      	pop	{r7, pc}
 8011470:	e000ed04 	.word	0xe000ed04

08011474 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8011474:	b580      	push	{r7, lr}
 8011476:	b086      	sub	sp, #24
 8011478:	af00      	add	r7, sp, #0
 801147a:	60f8      	str	r0, [r7, #12]
 801147c:	60b9      	str	r1, [r7, #8]
 801147e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8011480:	2300      	movs	r3, #0
 8011482:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011484:	68fb      	ldr	r3, [r7, #12]
 8011486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011488:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801148a:	68fb      	ldr	r3, [r7, #12]
 801148c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801148e:	2b00      	cmp	r3, #0
 8011490:	d10d      	bne.n	80114ae <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011492:	68fb      	ldr	r3, [r7, #12]
 8011494:	681b      	ldr	r3, [r3, #0]
 8011496:	2b00      	cmp	r3, #0
 8011498:	d14d      	bne.n	8011536 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801149a:	68fb      	ldr	r3, [r7, #12]
 801149c:	689b      	ldr	r3, [r3, #8]
 801149e:	4618      	mov	r0, r3
 80114a0:	f001 f824 	bl	80124ec <xTaskPriorityDisinherit>
 80114a4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80114a6:	68fb      	ldr	r3, [r7, #12]
 80114a8:	2200      	movs	r2, #0
 80114aa:	609a      	str	r2, [r3, #8]
 80114ac:	e043      	b.n	8011536 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80114ae:	687b      	ldr	r3, [r7, #4]
 80114b0:	2b00      	cmp	r3, #0
 80114b2:	d119      	bne.n	80114e8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80114b4:	68fb      	ldr	r3, [r7, #12]
 80114b6:	6858      	ldr	r0, [r3, #4]
 80114b8:	68fb      	ldr	r3, [r7, #12]
 80114ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80114bc:	461a      	mov	r2, r3
 80114be:	68b9      	ldr	r1, [r7, #8]
 80114c0:	f002 fec3 	bl	801424a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80114c4:	68fb      	ldr	r3, [r7, #12]
 80114c6:	685a      	ldr	r2, [r3, #4]
 80114c8:	68fb      	ldr	r3, [r7, #12]
 80114ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80114cc:	441a      	add	r2, r3
 80114ce:	68fb      	ldr	r3, [r7, #12]
 80114d0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80114d2:	68fb      	ldr	r3, [r7, #12]
 80114d4:	685a      	ldr	r2, [r3, #4]
 80114d6:	68fb      	ldr	r3, [r7, #12]
 80114d8:	689b      	ldr	r3, [r3, #8]
 80114da:	429a      	cmp	r2, r3
 80114dc:	d32b      	bcc.n	8011536 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80114de:	68fb      	ldr	r3, [r7, #12]
 80114e0:	681a      	ldr	r2, [r3, #0]
 80114e2:	68fb      	ldr	r3, [r7, #12]
 80114e4:	605a      	str	r2, [r3, #4]
 80114e6:	e026      	b.n	8011536 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80114e8:	68fb      	ldr	r3, [r7, #12]
 80114ea:	68d8      	ldr	r0, [r3, #12]
 80114ec:	68fb      	ldr	r3, [r7, #12]
 80114ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80114f0:	461a      	mov	r2, r3
 80114f2:	68b9      	ldr	r1, [r7, #8]
 80114f4:	f002 fea9 	bl	801424a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80114f8:	68fb      	ldr	r3, [r7, #12]
 80114fa:	68da      	ldr	r2, [r3, #12]
 80114fc:	68fb      	ldr	r3, [r7, #12]
 80114fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011500:	425b      	negs	r3, r3
 8011502:	441a      	add	r2, r3
 8011504:	68fb      	ldr	r3, [r7, #12]
 8011506:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011508:	68fb      	ldr	r3, [r7, #12]
 801150a:	68da      	ldr	r2, [r3, #12]
 801150c:	68fb      	ldr	r3, [r7, #12]
 801150e:	681b      	ldr	r3, [r3, #0]
 8011510:	429a      	cmp	r2, r3
 8011512:	d207      	bcs.n	8011524 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8011514:	68fb      	ldr	r3, [r7, #12]
 8011516:	689a      	ldr	r2, [r3, #8]
 8011518:	68fb      	ldr	r3, [r7, #12]
 801151a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801151c:	425b      	negs	r3, r3
 801151e:	441a      	add	r2, r3
 8011520:	68fb      	ldr	r3, [r7, #12]
 8011522:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8011524:	687b      	ldr	r3, [r7, #4]
 8011526:	2b02      	cmp	r3, #2
 8011528:	d105      	bne.n	8011536 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801152a:	693b      	ldr	r3, [r7, #16]
 801152c:	2b00      	cmp	r3, #0
 801152e:	d002      	beq.n	8011536 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8011530:	693b      	ldr	r3, [r7, #16]
 8011532:	3b01      	subs	r3, #1
 8011534:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011536:	693b      	ldr	r3, [r7, #16]
 8011538:	1c5a      	adds	r2, r3, #1
 801153a:	68fb      	ldr	r3, [r7, #12]
 801153c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 801153e:	697b      	ldr	r3, [r7, #20]
}
 8011540:	4618      	mov	r0, r3
 8011542:	3718      	adds	r7, #24
 8011544:	46bd      	mov	sp, r7
 8011546:	bd80      	pop	{r7, pc}

08011548 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8011548:	b580      	push	{r7, lr}
 801154a:	b082      	sub	sp, #8
 801154c:	af00      	add	r7, sp, #0
 801154e:	6078      	str	r0, [r7, #4]
 8011550:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011556:	2b00      	cmp	r3, #0
 8011558:	d018      	beq.n	801158c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801155a:	687b      	ldr	r3, [r7, #4]
 801155c:	68da      	ldr	r2, [r3, #12]
 801155e:	687b      	ldr	r3, [r7, #4]
 8011560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011562:	441a      	add	r2, r3
 8011564:	687b      	ldr	r3, [r7, #4]
 8011566:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8011568:	687b      	ldr	r3, [r7, #4]
 801156a:	68da      	ldr	r2, [r3, #12]
 801156c:	687b      	ldr	r3, [r7, #4]
 801156e:	689b      	ldr	r3, [r3, #8]
 8011570:	429a      	cmp	r2, r3
 8011572:	d303      	bcc.n	801157c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8011574:	687b      	ldr	r3, [r7, #4]
 8011576:	681a      	ldr	r2, [r3, #0]
 8011578:	687b      	ldr	r3, [r7, #4]
 801157a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801157c:	687b      	ldr	r3, [r7, #4]
 801157e:	68d9      	ldr	r1, [r3, #12]
 8011580:	687b      	ldr	r3, [r7, #4]
 8011582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011584:	461a      	mov	r2, r3
 8011586:	6838      	ldr	r0, [r7, #0]
 8011588:	f002 fe5f 	bl	801424a <memcpy>
	}
}
 801158c:	bf00      	nop
 801158e:	3708      	adds	r7, #8
 8011590:	46bd      	mov	sp, r7
 8011592:	bd80      	pop	{r7, pc}

08011594 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8011594:	b580      	push	{r7, lr}
 8011596:	b084      	sub	sp, #16
 8011598:	af00      	add	r7, sp, #0
 801159a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801159c:	f001 fd06 	bl	8012fac <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80115a6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80115a8:	e011      	b.n	80115ce <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80115aa:	687b      	ldr	r3, [r7, #4]
 80115ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80115ae:	2b00      	cmp	r3, #0
 80115b0:	d012      	beq.n	80115d8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80115b2:	687b      	ldr	r3, [r7, #4]
 80115b4:	3324      	adds	r3, #36	@ 0x24
 80115b6:	4618      	mov	r0, r3
 80115b8:	f000 fdb4 	bl	8012124 <xTaskRemoveFromEventList>
 80115bc:	4603      	mov	r3, r0
 80115be:	2b00      	cmp	r3, #0
 80115c0:	d001      	beq.n	80115c6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80115c2:	f000 fe8d 	bl	80122e0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80115c6:	7bfb      	ldrb	r3, [r7, #15]
 80115c8:	3b01      	subs	r3, #1
 80115ca:	b2db      	uxtb	r3, r3
 80115cc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80115ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80115d2:	2b00      	cmp	r3, #0
 80115d4:	dce9      	bgt.n	80115aa <prvUnlockQueue+0x16>
 80115d6:	e000      	b.n	80115da <prvUnlockQueue+0x46>
					break;
 80115d8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80115da:	687b      	ldr	r3, [r7, #4]
 80115dc:	22ff      	movs	r2, #255	@ 0xff
 80115de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80115e2:	f001 fd15 	bl	8013010 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80115e6:	f001 fce1 	bl	8012fac <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80115ea:	687b      	ldr	r3, [r7, #4]
 80115ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80115f0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80115f2:	e011      	b.n	8011618 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80115f4:	687b      	ldr	r3, [r7, #4]
 80115f6:	691b      	ldr	r3, [r3, #16]
 80115f8:	2b00      	cmp	r3, #0
 80115fa:	d012      	beq.n	8011622 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80115fc:	687b      	ldr	r3, [r7, #4]
 80115fe:	3310      	adds	r3, #16
 8011600:	4618      	mov	r0, r3
 8011602:	f000 fd8f 	bl	8012124 <xTaskRemoveFromEventList>
 8011606:	4603      	mov	r3, r0
 8011608:	2b00      	cmp	r3, #0
 801160a:	d001      	beq.n	8011610 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 801160c:	f000 fe68 	bl	80122e0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8011610:	7bbb      	ldrb	r3, [r7, #14]
 8011612:	3b01      	subs	r3, #1
 8011614:	b2db      	uxtb	r3, r3
 8011616:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011618:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801161c:	2b00      	cmp	r3, #0
 801161e:	dce9      	bgt.n	80115f4 <prvUnlockQueue+0x60>
 8011620:	e000      	b.n	8011624 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8011622:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8011624:	687b      	ldr	r3, [r7, #4]
 8011626:	22ff      	movs	r2, #255	@ 0xff
 8011628:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 801162c:	f001 fcf0 	bl	8013010 <vPortExitCritical>
}
 8011630:	bf00      	nop
 8011632:	3710      	adds	r7, #16
 8011634:	46bd      	mov	sp, r7
 8011636:	bd80      	pop	{r7, pc}

08011638 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8011638:	b580      	push	{r7, lr}
 801163a:	b084      	sub	sp, #16
 801163c:	af00      	add	r7, sp, #0
 801163e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011640:	f001 fcb4 	bl	8012fac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8011644:	687b      	ldr	r3, [r7, #4]
 8011646:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011648:	2b00      	cmp	r3, #0
 801164a:	d102      	bne.n	8011652 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 801164c:	2301      	movs	r3, #1
 801164e:	60fb      	str	r3, [r7, #12]
 8011650:	e001      	b.n	8011656 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8011652:	2300      	movs	r3, #0
 8011654:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011656:	f001 fcdb 	bl	8013010 <vPortExitCritical>

	return xReturn;
 801165a:	68fb      	ldr	r3, [r7, #12]
}
 801165c:	4618      	mov	r0, r3
 801165e:	3710      	adds	r7, #16
 8011660:	46bd      	mov	sp, r7
 8011662:	bd80      	pop	{r7, pc}

08011664 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8011664:	b580      	push	{r7, lr}
 8011666:	b084      	sub	sp, #16
 8011668:	af00      	add	r7, sp, #0
 801166a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801166c:	f001 fc9e 	bl	8012fac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8011670:	687b      	ldr	r3, [r7, #4]
 8011672:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011674:	687b      	ldr	r3, [r7, #4]
 8011676:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011678:	429a      	cmp	r2, r3
 801167a:	d102      	bne.n	8011682 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 801167c:	2301      	movs	r3, #1
 801167e:	60fb      	str	r3, [r7, #12]
 8011680:	e001      	b.n	8011686 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8011682:	2300      	movs	r3, #0
 8011684:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011686:	f001 fcc3 	bl	8013010 <vPortExitCritical>

	return xReturn;
 801168a:	68fb      	ldr	r3, [r7, #12]
}
 801168c:	4618      	mov	r0, r3
 801168e:	3710      	adds	r7, #16
 8011690:	46bd      	mov	sp, r7
 8011692:	bd80      	pop	{r7, pc}

08011694 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8011694:	b480      	push	{r7}
 8011696:	b085      	sub	sp, #20
 8011698:	af00      	add	r7, sp, #0
 801169a:	6078      	str	r0, [r7, #4]
 801169c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801169e:	2300      	movs	r3, #0
 80116a0:	60fb      	str	r3, [r7, #12]
 80116a2:	e014      	b.n	80116ce <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80116a4:	4a0f      	ldr	r2, [pc, #60]	@ (80116e4 <vQueueAddToRegistry+0x50>)
 80116a6:	68fb      	ldr	r3, [r7, #12]
 80116a8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80116ac:	2b00      	cmp	r3, #0
 80116ae:	d10b      	bne.n	80116c8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80116b0:	490c      	ldr	r1, [pc, #48]	@ (80116e4 <vQueueAddToRegistry+0x50>)
 80116b2:	68fb      	ldr	r3, [r7, #12]
 80116b4:	683a      	ldr	r2, [r7, #0]
 80116b6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80116ba:	4a0a      	ldr	r2, [pc, #40]	@ (80116e4 <vQueueAddToRegistry+0x50>)
 80116bc:	68fb      	ldr	r3, [r7, #12]
 80116be:	00db      	lsls	r3, r3, #3
 80116c0:	4413      	add	r3, r2
 80116c2:	687a      	ldr	r2, [r7, #4]
 80116c4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80116c6:	e006      	b.n	80116d6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80116c8:	68fb      	ldr	r3, [r7, #12]
 80116ca:	3301      	adds	r3, #1
 80116cc:	60fb      	str	r3, [r7, #12]
 80116ce:	68fb      	ldr	r3, [r7, #12]
 80116d0:	2b07      	cmp	r3, #7
 80116d2:	d9e7      	bls.n	80116a4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80116d4:	bf00      	nop
 80116d6:	bf00      	nop
 80116d8:	3714      	adds	r7, #20
 80116da:	46bd      	mov	sp, r7
 80116dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116e0:	4770      	bx	lr
 80116e2:	bf00      	nop
 80116e4:	20002820 	.word	0x20002820

080116e8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80116e8:	b580      	push	{r7, lr}
 80116ea:	b086      	sub	sp, #24
 80116ec:	af00      	add	r7, sp, #0
 80116ee:	60f8      	str	r0, [r7, #12]
 80116f0:	60b9      	str	r1, [r7, #8]
 80116f2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80116f4:	68fb      	ldr	r3, [r7, #12]
 80116f6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80116f8:	f001 fc58 	bl	8012fac <vPortEnterCritical>
 80116fc:	697b      	ldr	r3, [r7, #20]
 80116fe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011702:	b25b      	sxtb	r3, r3
 8011704:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011708:	d103      	bne.n	8011712 <vQueueWaitForMessageRestricted+0x2a>
 801170a:	697b      	ldr	r3, [r7, #20]
 801170c:	2200      	movs	r2, #0
 801170e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011712:	697b      	ldr	r3, [r7, #20]
 8011714:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011718:	b25b      	sxtb	r3, r3
 801171a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801171e:	d103      	bne.n	8011728 <vQueueWaitForMessageRestricted+0x40>
 8011720:	697b      	ldr	r3, [r7, #20]
 8011722:	2200      	movs	r2, #0
 8011724:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011728:	f001 fc72 	bl	8013010 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 801172c:	697b      	ldr	r3, [r7, #20]
 801172e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011730:	2b00      	cmp	r3, #0
 8011732:	d106      	bne.n	8011742 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8011734:	697b      	ldr	r3, [r7, #20]
 8011736:	3324      	adds	r3, #36	@ 0x24
 8011738:	687a      	ldr	r2, [r7, #4]
 801173a:	68b9      	ldr	r1, [r7, #8]
 801173c:	4618      	mov	r0, r3
 801173e:	f000 fcc5 	bl	80120cc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8011742:	6978      	ldr	r0, [r7, #20]
 8011744:	f7ff ff26 	bl	8011594 <prvUnlockQueue>
	}
 8011748:	bf00      	nop
 801174a:	3718      	adds	r7, #24
 801174c:	46bd      	mov	sp, r7
 801174e:	bd80      	pop	{r7, pc}

08011750 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8011750:	b580      	push	{r7, lr}
 8011752:	b08e      	sub	sp, #56	@ 0x38
 8011754:	af04      	add	r7, sp, #16
 8011756:	60f8      	str	r0, [r7, #12]
 8011758:	60b9      	str	r1, [r7, #8]
 801175a:	607a      	str	r2, [r7, #4]
 801175c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801175e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011760:	2b00      	cmp	r3, #0
 8011762:	d10b      	bne.n	801177c <xTaskCreateStatic+0x2c>
	__asm volatile
 8011764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011768:	f383 8811 	msr	BASEPRI, r3
 801176c:	f3bf 8f6f 	isb	sy
 8011770:	f3bf 8f4f 	dsb	sy
 8011774:	623b      	str	r3, [r7, #32]
}
 8011776:	bf00      	nop
 8011778:	bf00      	nop
 801177a:	e7fd      	b.n	8011778 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 801177c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801177e:	2b00      	cmp	r3, #0
 8011780:	d10b      	bne.n	801179a <xTaskCreateStatic+0x4a>
	__asm volatile
 8011782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011786:	f383 8811 	msr	BASEPRI, r3
 801178a:	f3bf 8f6f 	isb	sy
 801178e:	f3bf 8f4f 	dsb	sy
 8011792:	61fb      	str	r3, [r7, #28]
}
 8011794:	bf00      	nop
 8011796:	bf00      	nop
 8011798:	e7fd      	b.n	8011796 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801179a:	23a8      	movs	r3, #168	@ 0xa8
 801179c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801179e:	693b      	ldr	r3, [r7, #16]
 80117a0:	2ba8      	cmp	r3, #168	@ 0xa8
 80117a2:	d00b      	beq.n	80117bc <xTaskCreateStatic+0x6c>
	__asm volatile
 80117a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117a8:	f383 8811 	msr	BASEPRI, r3
 80117ac:	f3bf 8f6f 	isb	sy
 80117b0:	f3bf 8f4f 	dsb	sy
 80117b4:	61bb      	str	r3, [r7, #24]
}
 80117b6:	bf00      	nop
 80117b8:	bf00      	nop
 80117ba:	e7fd      	b.n	80117b8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80117bc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80117be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d01e      	beq.n	8011802 <xTaskCreateStatic+0xb2>
 80117c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80117c6:	2b00      	cmp	r3, #0
 80117c8:	d01b      	beq.n	8011802 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80117ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117cc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80117ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80117d2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80117d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117d6:	2202      	movs	r2, #2
 80117d8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80117dc:	2300      	movs	r3, #0
 80117de:	9303      	str	r3, [sp, #12]
 80117e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117e2:	9302      	str	r3, [sp, #8]
 80117e4:	f107 0314 	add.w	r3, r7, #20
 80117e8:	9301      	str	r3, [sp, #4]
 80117ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80117ec:	9300      	str	r3, [sp, #0]
 80117ee:	683b      	ldr	r3, [r7, #0]
 80117f0:	687a      	ldr	r2, [r7, #4]
 80117f2:	68b9      	ldr	r1, [r7, #8]
 80117f4:	68f8      	ldr	r0, [r7, #12]
 80117f6:	f000 f851 	bl	801189c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80117fa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80117fc:	f000 f8f6 	bl	80119ec <prvAddNewTaskToReadyList>
 8011800:	e001      	b.n	8011806 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8011802:	2300      	movs	r3, #0
 8011804:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8011806:	697b      	ldr	r3, [r7, #20]
	}
 8011808:	4618      	mov	r0, r3
 801180a:	3728      	adds	r7, #40	@ 0x28
 801180c:	46bd      	mov	sp, r7
 801180e:	bd80      	pop	{r7, pc}

08011810 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8011810:	b580      	push	{r7, lr}
 8011812:	b08c      	sub	sp, #48	@ 0x30
 8011814:	af04      	add	r7, sp, #16
 8011816:	60f8      	str	r0, [r7, #12]
 8011818:	60b9      	str	r1, [r7, #8]
 801181a:	603b      	str	r3, [r7, #0]
 801181c:	4613      	mov	r3, r2
 801181e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8011820:	88fb      	ldrh	r3, [r7, #6]
 8011822:	009b      	lsls	r3, r3, #2
 8011824:	4618      	mov	r0, r3
 8011826:	f001 fce9 	bl	80131fc <pvPortMalloc>
 801182a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801182c:	697b      	ldr	r3, [r7, #20]
 801182e:	2b00      	cmp	r3, #0
 8011830:	d00e      	beq.n	8011850 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8011832:	20a8      	movs	r0, #168	@ 0xa8
 8011834:	f001 fce2 	bl	80131fc <pvPortMalloc>
 8011838:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 801183a:	69fb      	ldr	r3, [r7, #28]
 801183c:	2b00      	cmp	r3, #0
 801183e:	d003      	beq.n	8011848 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8011840:	69fb      	ldr	r3, [r7, #28]
 8011842:	697a      	ldr	r2, [r7, #20]
 8011844:	631a      	str	r2, [r3, #48]	@ 0x30
 8011846:	e005      	b.n	8011854 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8011848:	6978      	ldr	r0, [r7, #20]
 801184a:	f001 fda5 	bl	8013398 <vPortFree>
 801184e:	e001      	b.n	8011854 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8011850:	2300      	movs	r3, #0
 8011852:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8011854:	69fb      	ldr	r3, [r7, #28]
 8011856:	2b00      	cmp	r3, #0
 8011858:	d017      	beq.n	801188a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801185a:	69fb      	ldr	r3, [r7, #28]
 801185c:	2200      	movs	r2, #0
 801185e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8011862:	88fa      	ldrh	r2, [r7, #6]
 8011864:	2300      	movs	r3, #0
 8011866:	9303      	str	r3, [sp, #12]
 8011868:	69fb      	ldr	r3, [r7, #28]
 801186a:	9302      	str	r3, [sp, #8]
 801186c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801186e:	9301      	str	r3, [sp, #4]
 8011870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011872:	9300      	str	r3, [sp, #0]
 8011874:	683b      	ldr	r3, [r7, #0]
 8011876:	68b9      	ldr	r1, [r7, #8]
 8011878:	68f8      	ldr	r0, [r7, #12]
 801187a:	f000 f80f 	bl	801189c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801187e:	69f8      	ldr	r0, [r7, #28]
 8011880:	f000 f8b4 	bl	80119ec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8011884:	2301      	movs	r3, #1
 8011886:	61bb      	str	r3, [r7, #24]
 8011888:	e002      	b.n	8011890 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801188a:	f04f 33ff 	mov.w	r3, #4294967295
 801188e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8011890:	69bb      	ldr	r3, [r7, #24]
	}
 8011892:	4618      	mov	r0, r3
 8011894:	3720      	adds	r7, #32
 8011896:	46bd      	mov	sp, r7
 8011898:	bd80      	pop	{r7, pc}
	...

0801189c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801189c:	b580      	push	{r7, lr}
 801189e:	b088      	sub	sp, #32
 80118a0:	af00      	add	r7, sp, #0
 80118a2:	60f8      	str	r0, [r7, #12]
 80118a4:	60b9      	str	r1, [r7, #8]
 80118a6:	607a      	str	r2, [r7, #4]
 80118a8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80118aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118ac:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	009b      	lsls	r3, r3, #2
 80118b2:	461a      	mov	r2, r3
 80118b4:	21a5      	movs	r1, #165	@ 0xa5
 80118b6:	f002 fbea 	bl	801408e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80118ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80118be:	687b      	ldr	r3, [r7, #4]
 80118c0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80118c4:	3b01      	subs	r3, #1
 80118c6:	009b      	lsls	r3, r3, #2
 80118c8:	4413      	add	r3, r2
 80118ca:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80118cc:	69bb      	ldr	r3, [r7, #24]
 80118ce:	f023 0307 	bic.w	r3, r3, #7
 80118d2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80118d4:	69bb      	ldr	r3, [r7, #24]
 80118d6:	f003 0307 	and.w	r3, r3, #7
 80118da:	2b00      	cmp	r3, #0
 80118dc:	d00b      	beq.n	80118f6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80118de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118e2:	f383 8811 	msr	BASEPRI, r3
 80118e6:	f3bf 8f6f 	isb	sy
 80118ea:	f3bf 8f4f 	dsb	sy
 80118ee:	617b      	str	r3, [r7, #20]
}
 80118f0:	bf00      	nop
 80118f2:	bf00      	nop
 80118f4:	e7fd      	b.n	80118f2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80118f6:	68bb      	ldr	r3, [r7, #8]
 80118f8:	2b00      	cmp	r3, #0
 80118fa:	d01f      	beq.n	801193c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80118fc:	2300      	movs	r3, #0
 80118fe:	61fb      	str	r3, [r7, #28]
 8011900:	e012      	b.n	8011928 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8011902:	68ba      	ldr	r2, [r7, #8]
 8011904:	69fb      	ldr	r3, [r7, #28]
 8011906:	4413      	add	r3, r2
 8011908:	7819      	ldrb	r1, [r3, #0]
 801190a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801190c:	69fb      	ldr	r3, [r7, #28]
 801190e:	4413      	add	r3, r2
 8011910:	3334      	adds	r3, #52	@ 0x34
 8011912:	460a      	mov	r2, r1
 8011914:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8011916:	68ba      	ldr	r2, [r7, #8]
 8011918:	69fb      	ldr	r3, [r7, #28]
 801191a:	4413      	add	r3, r2
 801191c:	781b      	ldrb	r3, [r3, #0]
 801191e:	2b00      	cmp	r3, #0
 8011920:	d006      	beq.n	8011930 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011922:	69fb      	ldr	r3, [r7, #28]
 8011924:	3301      	adds	r3, #1
 8011926:	61fb      	str	r3, [r7, #28]
 8011928:	69fb      	ldr	r3, [r7, #28]
 801192a:	2b0f      	cmp	r3, #15
 801192c:	d9e9      	bls.n	8011902 <prvInitialiseNewTask+0x66>
 801192e:	e000      	b.n	8011932 <prvInitialiseNewTask+0x96>
			{
				break;
 8011930:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8011932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011934:	2200      	movs	r2, #0
 8011936:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801193a:	e003      	b.n	8011944 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 801193c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801193e:	2200      	movs	r2, #0
 8011940:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8011944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011946:	2b37      	cmp	r3, #55	@ 0x37
 8011948:	d901      	bls.n	801194e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 801194a:	2337      	movs	r3, #55	@ 0x37
 801194c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 801194e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011950:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011952:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8011954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011956:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011958:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 801195a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801195c:	2200      	movs	r2, #0
 801195e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8011960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011962:	3304      	adds	r3, #4
 8011964:	4618      	mov	r0, r3
 8011966:	f7ff f965 	bl	8010c34 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 801196a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801196c:	3318      	adds	r3, #24
 801196e:	4618      	mov	r0, r3
 8011970:	f7ff f960 	bl	8010c34 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8011974:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011976:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011978:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801197a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801197c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8011980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011982:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8011984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011986:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011988:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801198a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801198c:	2200      	movs	r2, #0
 801198e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8011992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011994:	2200      	movs	r2, #0
 8011996:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 801199a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801199c:	3354      	adds	r3, #84	@ 0x54
 801199e:	224c      	movs	r2, #76	@ 0x4c
 80119a0:	2100      	movs	r1, #0
 80119a2:	4618      	mov	r0, r3
 80119a4:	f002 fb73 	bl	801408e <memset>
 80119a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80119aa:	4a0d      	ldr	r2, [pc, #52]	@ (80119e0 <prvInitialiseNewTask+0x144>)
 80119ac:	659a      	str	r2, [r3, #88]	@ 0x58
 80119ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80119b0:	4a0c      	ldr	r2, [pc, #48]	@ (80119e4 <prvInitialiseNewTask+0x148>)
 80119b2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80119b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80119b6:	4a0c      	ldr	r2, [pc, #48]	@ (80119e8 <prvInitialiseNewTask+0x14c>)
 80119b8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80119ba:	683a      	ldr	r2, [r7, #0]
 80119bc:	68f9      	ldr	r1, [r7, #12]
 80119be:	69b8      	ldr	r0, [r7, #24]
 80119c0:	f001 f9b2 	bl	8012d28 <pxPortInitialiseStack>
 80119c4:	4602      	mov	r2, r0
 80119c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80119c8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80119ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119cc:	2b00      	cmp	r3, #0
 80119ce:	d002      	beq.n	80119d6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80119d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80119d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80119d6:	bf00      	nop
 80119d8:	3720      	adds	r7, #32
 80119da:	46bd      	mov	sp, r7
 80119dc:	bd80      	pop	{r7, pc}
 80119de:	bf00      	nop
 80119e0:	20006ab4 	.word	0x20006ab4
 80119e4:	20006b1c 	.word	0x20006b1c
 80119e8:	20006b84 	.word	0x20006b84

080119ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80119ec:	b580      	push	{r7, lr}
 80119ee:	b082      	sub	sp, #8
 80119f0:	af00      	add	r7, sp, #0
 80119f2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80119f4:	f001 fada 	bl	8012fac <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80119f8:	4b2d      	ldr	r3, [pc, #180]	@ (8011ab0 <prvAddNewTaskToReadyList+0xc4>)
 80119fa:	681b      	ldr	r3, [r3, #0]
 80119fc:	3301      	adds	r3, #1
 80119fe:	4a2c      	ldr	r2, [pc, #176]	@ (8011ab0 <prvAddNewTaskToReadyList+0xc4>)
 8011a00:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8011a02:	4b2c      	ldr	r3, [pc, #176]	@ (8011ab4 <prvAddNewTaskToReadyList+0xc8>)
 8011a04:	681b      	ldr	r3, [r3, #0]
 8011a06:	2b00      	cmp	r3, #0
 8011a08:	d109      	bne.n	8011a1e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8011a0a:	4a2a      	ldr	r2, [pc, #168]	@ (8011ab4 <prvAddNewTaskToReadyList+0xc8>)
 8011a0c:	687b      	ldr	r3, [r7, #4]
 8011a0e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8011a10:	4b27      	ldr	r3, [pc, #156]	@ (8011ab0 <prvAddNewTaskToReadyList+0xc4>)
 8011a12:	681b      	ldr	r3, [r3, #0]
 8011a14:	2b01      	cmp	r3, #1
 8011a16:	d110      	bne.n	8011a3a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8011a18:	f000 fc86 	bl	8012328 <prvInitialiseTaskLists>
 8011a1c:	e00d      	b.n	8011a3a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8011a1e:	4b26      	ldr	r3, [pc, #152]	@ (8011ab8 <prvAddNewTaskToReadyList+0xcc>)
 8011a20:	681b      	ldr	r3, [r3, #0]
 8011a22:	2b00      	cmp	r3, #0
 8011a24:	d109      	bne.n	8011a3a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8011a26:	4b23      	ldr	r3, [pc, #140]	@ (8011ab4 <prvAddNewTaskToReadyList+0xc8>)
 8011a28:	681b      	ldr	r3, [r3, #0]
 8011a2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011a2c:	687b      	ldr	r3, [r7, #4]
 8011a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011a30:	429a      	cmp	r2, r3
 8011a32:	d802      	bhi.n	8011a3a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8011a34:	4a1f      	ldr	r2, [pc, #124]	@ (8011ab4 <prvAddNewTaskToReadyList+0xc8>)
 8011a36:	687b      	ldr	r3, [r7, #4]
 8011a38:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8011a3a:	4b20      	ldr	r3, [pc, #128]	@ (8011abc <prvAddNewTaskToReadyList+0xd0>)
 8011a3c:	681b      	ldr	r3, [r3, #0]
 8011a3e:	3301      	adds	r3, #1
 8011a40:	4a1e      	ldr	r2, [pc, #120]	@ (8011abc <prvAddNewTaskToReadyList+0xd0>)
 8011a42:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8011a44:	4b1d      	ldr	r3, [pc, #116]	@ (8011abc <prvAddNewTaskToReadyList+0xd0>)
 8011a46:	681a      	ldr	r2, [r3, #0]
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8011a4c:	687b      	ldr	r3, [r7, #4]
 8011a4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011a50:	4b1b      	ldr	r3, [pc, #108]	@ (8011ac0 <prvAddNewTaskToReadyList+0xd4>)
 8011a52:	681b      	ldr	r3, [r3, #0]
 8011a54:	429a      	cmp	r2, r3
 8011a56:	d903      	bls.n	8011a60 <prvAddNewTaskToReadyList+0x74>
 8011a58:	687b      	ldr	r3, [r7, #4]
 8011a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011a5c:	4a18      	ldr	r2, [pc, #96]	@ (8011ac0 <prvAddNewTaskToReadyList+0xd4>)
 8011a5e:	6013      	str	r3, [r2, #0]
 8011a60:	687b      	ldr	r3, [r7, #4]
 8011a62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011a64:	4613      	mov	r3, r2
 8011a66:	009b      	lsls	r3, r3, #2
 8011a68:	4413      	add	r3, r2
 8011a6a:	009b      	lsls	r3, r3, #2
 8011a6c:	4a15      	ldr	r2, [pc, #84]	@ (8011ac4 <prvAddNewTaskToReadyList+0xd8>)
 8011a6e:	441a      	add	r2, r3
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	3304      	adds	r3, #4
 8011a74:	4619      	mov	r1, r3
 8011a76:	4610      	mov	r0, r2
 8011a78:	f7ff f8e9 	bl	8010c4e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8011a7c:	f001 fac8 	bl	8013010 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8011a80:	4b0d      	ldr	r3, [pc, #52]	@ (8011ab8 <prvAddNewTaskToReadyList+0xcc>)
 8011a82:	681b      	ldr	r3, [r3, #0]
 8011a84:	2b00      	cmp	r3, #0
 8011a86:	d00e      	beq.n	8011aa6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8011a88:	4b0a      	ldr	r3, [pc, #40]	@ (8011ab4 <prvAddNewTaskToReadyList+0xc8>)
 8011a8a:	681b      	ldr	r3, [r3, #0]
 8011a8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011a92:	429a      	cmp	r2, r3
 8011a94:	d207      	bcs.n	8011aa6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8011a96:	4b0c      	ldr	r3, [pc, #48]	@ (8011ac8 <prvAddNewTaskToReadyList+0xdc>)
 8011a98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011a9c:	601a      	str	r2, [r3, #0]
 8011a9e:	f3bf 8f4f 	dsb	sy
 8011aa2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011aa6:	bf00      	nop
 8011aa8:	3708      	adds	r7, #8
 8011aaa:	46bd      	mov	sp, r7
 8011aac:	bd80      	pop	{r7, pc}
 8011aae:	bf00      	nop
 8011ab0:	20002d34 	.word	0x20002d34
 8011ab4:	20002860 	.word	0x20002860
 8011ab8:	20002d40 	.word	0x20002d40
 8011abc:	20002d50 	.word	0x20002d50
 8011ac0:	20002d3c 	.word	0x20002d3c
 8011ac4:	20002864 	.word	0x20002864
 8011ac8:	e000ed04 	.word	0xe000ed04

08011acc <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8011acc:	b580      	push	{r7, lr}
 8011ace:	b08a      	sub	sp, #40	@ 0x28
 8011ad0:	af00      	add	r7, sp, #0
 8011ad2:	6078      	str	r0, [r7, #4]
 8011ad4:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8011ad6:	2300      	movs	r3, #0
 8011ad8:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	2b00      	cmp	r3, #0
 8011ade:	d10b      	bne.n	8011af8 <vTaskDelayUntil+0x2c>
	__asm volatile
 8011ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ae4:	f383 8811 	msr	BASEPRI, r3
 8011ae8:	f3bf 8f6f 	isb	sy
 8011aec:	f3bf 8f4f 	dsb	sy
 8011af0:	617b      	str	r3, [r7, #20]
}
 8011af2:	bf00      	nop
 8011af4:	bf00      	nop
 8011af6:	e7fd      	b.n	8011af4 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8011af8:	683b      	ldr	r3, [r7, #0]
 8011afa:	2b00      	cmp	r3, #0
 8011afc:	d10b      	bne.n	8011b16 <vTaskDelayUntil+0x4a>
	__asm volatile
 8011afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b02:	f383 8811 	msr	BASEPRI, r3
 8011b06:	f3bf 8f6f 	isb	sy
 8011b0a:	f3bf 8f4f 	dsb	sy
 8011b0e:	613b      	str	r3, [r7, #16]
}
 8011b10:	bf00      	nop
 8011b12:	bf00      	nop
 8011b14:	e7fd      	b.n	8011b12 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8011b16:	4b2a      	ldr	r3, [pc, #168]	@ (8011bc0 <vTaskDelayUntil+0xf4>)
 8011b18:	681b      	ldr	r3, [r3, #0]
 8011b1a:	2b00      	cmp	r3, #0
 8011b1c:	d00b      	beq.n	8011b36 <vTaskDelayUntil+0x6a>
	__asm volatile
 8011b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b22:	f383 8811 	msr	BASEPRI, r3
 8011b26:	f3bf 8f6f 	isb	sy
 8011b2a:	f3bf 8f4f 	dsb	sy
 8011b2e:	60fb      	str	r3, [r7, #12]
}
 8011b30:	bf00      	nop
 8011b32:	bf00      	nop
 8011b34:	e7fd      	b.n	8011b32 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8011b36:	f000 f8b9 	bl	8011cac <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8011b3a:	4b22      	ldr	r3, [pc, #136]	@ (8011bc4 <vTaskDelayUntil+0xf8>)
 8011b3c:	681b      	ldr	r3, [r3, #0]
 8011b3e:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	681b      	ldr	r3, [r3, #0]
 8011b44:	683a      	ldr	r2, [r7, #0]
 8011b46:	4413      	add	r3, r2
 8011b48:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8011b4a:	687b      	ldr	r3, [r7, #4]
 8011b4c:	681b      	ldr	r3, [r3, #0]
 8011b4e:	6a3a      	ldr	r2, [r7, #32]
 8011b50:	429a      	cmp	r2, r3
 8011b52:	d20b      	bcs.n	8011b6c <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8011b54:	687b      	ldr	r3, [r7, #4]
 8011b56:	681b      	ldr	r3, [r3, #0]
 8011b58:	69fa      	ldr	r2, [r7, #28]
 8011b5a:	429a      	cmp	r2, r3
 8011b5c:	d211      	bcs.n	8011b82 <vTaskDelayUntil+0xb6>
 8011b5e:	69fa      	ldr	r2, [r7, #28]
 8011b60:	6a3b      	ldr	r3, [r7, #32]
 8011b62:	429a      	cmp	r2, r3
 8011b64:	d90d      	bls.n	8011b82 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8011b66:	2301      	movs	r3, #1
 8011b68:	627b      	str	r3, [r7, #36]	@ 0x24
 8011b6a:	e00a      	b.n	8011b82 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	681b      	ldr	r3, [r3, #0]
 8011b70:	69fa      	ldr	r2, [r7, #28]
 8011b72:	429a      	cmp	r2, r3
 8011b74:	d303      	bcc.n	8011b7e <vTaskDelayUntil+0xb2>
 8011b76:	69fa      	ldr	r2, [r7, #28]
 8011b78:	6a3b      	ldr	r3, [r7, #32]
 8011b7a:	429a      	cmp	r2, r3
 8011b7c:	d901      	bls.n	8011b82 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8011b7e:	2301      	movs	r3, #1
 8011b80:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8011b82:	687b      	ldr	r3, [r7, #4]
 8011b84:	69fa      	ldr	r2, [r7, #28]
 8011b86:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8011b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b8a:	2b00      	cmp	r3, #0
 8011b8c:	d006      	beq.n	8011b9c <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8011b8e:	69fa      	ldr	r2, [r7, #28]
 8011b90:	6a3b      	ldr	r3, [r7, #32]
 8011b92:	1ad3      	subs	r3, r2, r3
 8011b94:	2100      	movs	r1, #0
 8011b96:	4618      	mov	r0, r3
 8011b98:	f000 fd18 	bl	80125cc <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8011b9c:	f000 f894 	bl	8011cc8 <xTaskResumeAll>
 8011ba0:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8011ba2:	69bb      	ldr	r3, [r7, #24]
 8011ba4:	2b00      	cmp	r3, #0
 8011ba6:	d107      	bne.n	8011bb8 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8011ba8:	4b07      	ldr	r3, [pc, #28]	@ (8011bc8 <vTaskDelayUntil+0xfc>)
 8011baa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011bae:	601a      	str	r2, [r3, #0]
 8011bb0:	f3bf 8f4f 	dsb	sy
 8011bb4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011bb8:	bf00      	nop
 8011bba:	3728      	adds	r7, #40	@ 0x28
 8011bbc:	46bd      	mov	sp, r7
 8011bbe:	bd80      	pop	{r7, pc}
 8011bc0:	20002d5c 	.word	0x20002d5c
 8011bc4:	20002d38 	.word	0x20002d38
 8011bc8:	e000ed04 	.word	0xe000ed04

08011bcc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8011bcc:	b580      	push	{r7, lr}
 8011bce:	b08a      	sub	sp, #40	@ 0x28
 8011bd0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8011bd2:	2300      	movs	r3, #0
 8011bd4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8011bd6:	2300      	movs	r3, #0
 8011bd8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8011bda:	463a      	mov	r2, r7
 8011bdc:	1d39      	adds	r1, r7, #4
 8011bde:	f107 0308 	add.w	r3, r7, #8
 8011be2:	4618      	mov	r0, r3
 8011be4:	f7fe ffd2 	bl	8010b8c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8011be8:	6839      	ldr	r1, [r7, #0]
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	68ba      	ldr	r2, [r7, #8]
 8011bee:	9202      	str	r2, [sp, #8]
 8011bf0:	9301      	str	r3, [sp, #4]
 8011bf2:	2300      	movs	r3, #0
 8011bf4:	9300      	str	r3, [sp, #0]
 8011bf6:	2300      	movs	r3, #0
 8011bf8:	460a      	mov	r2, r1
 8011bfa:	4924      	ldr	r1, [pc, #144]	@ (8011c8c <vTaskStartScheduler+0xc0>)
 8011bfc:	4824      	ldr	r0, [pc, #144]	@ (8011c90 <vTaskStartScheduler+0xc4>)
 8011bfe:	f7ff fda7 	bl	8011750 <xTaskCreateStatic>
 8011c02:	4603      	mov	r3, r0
 8011c04:	4a23      	ldr	r2, [pc, #140]	@ (8011c94 <vTaskStartScheduler+0xc8>)
 8011c06:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8011c08:	4b22      	ldr	r3, [pc, #136]	@ (8011c94 <vTaskStartScheduler+0xc8>)
 8011c0a:	681b      	ldr	r3, [r3, #0]
 8011c0c:	2b00      	cmp	r3, #0
 8011c0e:	d002      	beq.n	8011c16 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8011c10:	2301      	movs	r3, #1
 8011c12:	617b      	str	r3, [r7, #20]
 8011c14:	e001      	b.n	8011c1a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8011c16:	2300      	movs	r3, #0
 8011c18:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8011c1a:	697b      	ldr	r3, [r7, #20]
 8011c1c:	2b01      	cmp	r3, #1
 8011c1e:	d102      	bne.n	8011c26 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8011c20:	f000 fd28 	bl	8012674 <xTimerCreateTimerTask>
 8011c24:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8011c26:	697b      	ldr	r3, [r7, #20]
 8011c28:	2b01      	cmp	r3, #1
 8011c2a:	d11b      	bne.n	8011c64 <vTaskStartScheduler+0x98>
	__asm volatile
 8011c2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c30:	f383 8811 	msr	BASEPRI, r3
 8011c34:	f3bf 8f6f 	isb	sy
 8011c38:	f3bf 8f4f 	dsb	sy
 8011c3c:	613b      	str	r3, [r7, #16]
}
 8011c3e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8011c40:	4b15      	ldr	r3, [pc, #84]	@ (8011c98 <vTaskStartScheduler+0xcc>)
 8011c42:	681b      	ldr	r3, [r3, #0]
 8011c44:	3354      	adds	r3, #84	@ 0x54
 8011c46:	4a15      	ldr	r2, [pc, #84]	@ (8011c9c <vTaskStartScheduler+0xd0>)
 8011c48:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8011c4a:	4b15      	ldr	r3, [pc, #84]	@ (8011ca0 <vTaskStartScheduler+0xd4>)
 8011c4c:	f04f 32ff 	mov.w	r2, #4294967295
 8011c50:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8011c52:	4b14      	ldr	r3, [pc, #80]	@ (8011ca4 <vTaskStartScheduler+0xd8>)
 8011c54:	2201      	movs	r2, #1
 8011c56:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8011c58:	4b13      	ldr	r3, [pc, #76]	@ (8011ca8 <vTaskStartScheduler+0xdc>)
 8011c5a:	2200      	movs	r2, #0
 8011c5c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8011c5e:	f001 f8ef 	bl	8012e40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8011c62:	e00f      	b.n	8011c84 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8011c64:	697b      	ldr	r3, [r7, #20]
 8011c66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c6a:	d10b      	bne.n	8011c84 <vTaskStartScheduler+0xb8>
	__asm volatile
 8011c6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c70:	f383 8811 	msr	BASEPRI, r3
 8011c74:	f3bf 8f6f 	isb	sy
 8011c78:	f3bf 8f4f 	dsb	sy
 8011c7c:	60fb      	str	r3, [r7, #12]
}
 8011c7e:	bf00      	nop
 8011c80:	bf00      	nop
 8011c82:	e7fd      	b.n	8011c80 <vTaskStartScheduler+0xb4>
}
 8011c84:	bf00      	nop
 8011c86:	3718      	adds	r7, #24
 8011c88:	46bd      	mov	sp, r7
 8011c8a:	bd80      	pop	{r7, pc}
 8011c8c:	0801609c 	.word	0x0801609c
 8011c90:	080122f9 	.word	0x080122f9
 8011c94:	20002d58 	.word	0x20002d58
 8011c98:	20002860 	.word	0x20002860
 8011c9c:	20000020 	.word	0x20000020
 8011ca0:	20002d54 	.word	0x20002d54
 8011ca4:	20002d40 	.word	0x20002d40
 8011ca8:	20002d38 	.word	0x20002d38

08011cac <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8011cac:	b480      	push	{r7}
 8011cae:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8011cb0:	4b04      	ldr	r3, [pc, #16]	@ (8011cc4 <vTaskSuspendAll+0x18>)
 8011cb2:	681b      	ldr	r3, [r3, #0]
 8011cb4:	3301      	adds	r3, #1
 8011cb6:	4a03      	ldr	r2, [pc, #12]	@ (8011cc4 <vTaskSuspendAll+0x18>)
 8011cb8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8011cba:	bf00      	nop
 8011cbc:	46bd      	mov	sp, r7
 8011cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cc2:	4770      	bx	lr
 8011cc4:	20002d5c 	.word	0x20002d5c

08011cc8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8011cc8:	b580      	push	{r7, lr}
 8011cca:	b084      	sub	sp, #16
 8011ccc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8011cce:	2300      	movs	r3, #0
 8011cd0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8011cd2:	2300      	movs	r3, #0
 8011cd4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8011cd6:	4b42      	ldr	r3, [pc, #264]	@ (8011de0 <xTaskResumeAll+0x118>)
 8011cd8:	681b      	ldr	r3, [r3, #0]
 8011cda:	2b00      	cmp	r3, #0
 8011cdc:	d10b      	bne.n	8011cf6 <xTaskResumeAll+0x2e>
	__asm volatile
 8011cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ce2:	f383 8811 	msr	BASEPRI, r3
 8011ce6:	f3bf 8f6f 	isb	sy
 8011cea:	f3bf 8f4f 	dsb	sy
 8011cee:	603b      	str	r3, [r7, #0]
}
 8011cf0:	bf00      	nop
 8011cf2:	bf00      	nop
 8011cf4:	e7fd      	b.n	8011cf2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8011cf6:	f001 f959 	bl	8012fac <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8011cfa:	4b39      	ldr	r3, [pc, #228]	@ (8011de0 <xTaskResumeAll+0x118>)
 8011cfc:	681b      	ldr	r3, [r3, #0]
 8011cfe:	3b01      	subs	r3, #1
 8011d00:	4a37      	ldr	r2, [pc, #220]	@ (8011de0 <xTaskResumeAll+0x118>)
 8011d02:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011d04:	4b36      	ldr	r3, [pc, #216]	@ (8011de0 <xTaskResumeAll+0x118>)
 8011d06:	681b      	ldr	r3, [r3, #0]
 8011d08:	2b00      	cmp	r3, #0
 8011d0a:	d162      	bne.n	8011dd2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8011d0c:	4b35      	ldr	r3, [pc, #212]	@ (8011de4 <xTaskResumeAll+0x11c>)
 8011d0e:	681b      	ldr	r3, [r3, #0]
 8011d10:	2b00      	cmp	r3, #0
 8011d12:	d05e      	beq.n	8011dd2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011d14:	e02f      	b.n	8011d76 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011d16:	4b34      	ldr	r3, [pc, #208]	@ (8011de8 <xTaskResumeAll+0x120>)
 8011d18:	68db      	ldr	r3, [r3, #12]
 8011d1a:	68db      	ldr	r3, [r3, #12]
 8011d1c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011d1e:	68fb      	ldr	r3, [r7, #12]
 8011d20:	3318      	adds	r3, #24
 8011d22:	4618      	mov	r0, r3
 8011d24:	f7fe fff0 	bl	8010d08 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011d28:	68fb      	ldr	r3, [r7, #12]
 8011d2a:	3304      	adds	r3, #4
 8011d2c:	4618      	mov	r0, r3
 8011d2e:	f7fe ffeb 	bl	8010d08 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8011d32:	68fb      	ldr	r3, [r7, #12]
 8011d34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011d36:	4b2d      	ldr	r3, [pc, #180]	@ (8011dec <xTaskResumeAll+0x124>)
 8011d38:	681b      	ldr	r3, [r3, #0]
 8011d3a:	429a      	cmp	r2, r3
 8011d3c:	d903      	bls.n	8011d46 <xTaskResumeAll+0x7e>
 8011d3e:	68fb      	ldr	r3, [r7, #12]
 8011d40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d42:	4a2a      	ldr	r2, [pc, #168]	@ (8011dec <xTaskResumeAll+0x124>)
 8011d44:	6013      	str	r3, [r2, #0]
 8011d46:	68fb      	ldr	r3, [r7, #12]
 8011d48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011d4a:	4613      	mov	r3, r2
 8011d4c:	009b      	lsls	r3, r3, #2
 8011d4e:	4413      	add	r3, r2
 8011d50:	009b      	lsls	r3, r3, #2
 8011d52:	4a27      	ldr	r2, [pc, #156]	@ (8011df0 <xTaskResumeAll+0x128>)
 8011d54:	441a      	add	r2, r3
 8011d56:	68fb      	ldr	r3, [r7, #12]
 8011d58:	3304      	adds	r3, #4
 8011d5a:	4619      	mov	r1, r3
 8011d5c:	4610      	mov	r0, r2
 8011d5e:	f7fe ff76 	bl	8010c4e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011d62:	68fb      	ldr	r3, [r7, #12]
 8011d64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011d66:	4b23      	ldr	r3, [pc, #140]	@ (8011df4 <xTaskResumeAll+0x12c>)
 8011d68:	681b      	ldr	r3, [r3, #0]
 8011d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d6c:	429a      	cmp	r2, r3
 8011d6e:	d302      	bcc.n	8011d76 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8011d70:	4b21      	ldr	r3, [pc, #132]	@ (8011df8 <xTaskResumeAll+0x130>)
 8011d72:	2201      	movs	r2, #1
 8011d74:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011d76:	4b1c      	ldr	r3, [pc, #112]	@ (8011de8 <xTaskResumeAll+0x120>)
 8011d78:	681b      	ldr	r3, [r3, #0]
 8011d7a:	2b00      	cmp	r3, #0
 8011d7c:	d1cb      	bne.n	8011d16 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8011d7e:	68fb      	ldr	r3, [r7, #12]
 8011d80:	2b00      	cmp	r3, #0
 8011d82:	d001      	beq.n	8011d88 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8011d84:	f000 fb74 	bl	8012470 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8011d88:	4b1c      	ldr	r3, [pc, #112]	@ (8011dfc <xTaskResumeAll+0x134>)
 8011d8a:	681b      	ldr	r3, [r3, #0]
 8011d8c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8011d8e:	687b      	ldr	r3, [r7, #4]
 8011d90:	2b00      	cmp	r3, #0
 8011d92:	d010      	beq.n	8011db6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8011d94:	f000 f846 	bl	8011e24 <xTaskIncrementTick>
 8011d98:	4603      	mov	r3, r0
 8011d9a:	2b00      	cmp	r3, #0
 8011d9c:	d002      	beq.n	8011da4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8011d9e:	4b16      	ldr	r3, [pc, #88]	@ (8011df8 <xTaskResumeAll+0x130>)
 8011da0:	2201      	movs	r2, #1
 8011da2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8011da4:	687b      	ldr	r3, [r7, #4]
 8011da6:	3b01      	subs	r3, #1
 8011da8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8011daa:	687b      	ldr	r3, [r7, #4]
 8011dac:	2b00      	cmp	r3, #0
 8011dae:	d1f1      	bne.n	8011d94 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8011db0:	4b12      	ldr	r3, [pc, #72]	@ (8011dfc <xTaskResumeAll+0x134>)
 8011db2:	2200      	movs	r2, #0
 8011db4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8011db6:	4b10      	ldr	r3, [pc, #64]	@ (8011df8 <xTaskResumeAll+0x130>)
 8011db8:	681b      	ldr	r3, [r3, #0]
 8011dba:	2b00      	cmp	r3, #0
 8011dbc:	d009      	beq.n	8011dd2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8011dbe:	2301      	movs	r3, #1
 8011dc0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8011dc2:	4b0f      	ldr	r3, [pc, #60]	@ (8011e00 <xTaskResumeAll+0x138>)
 8011dc4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011dc8:	601a      	str	r2, [r3, #0]
 8011dca:	f3bf 8f4f 	dsb	sy
 8011dce:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011dd2:	f001 f91d 	bl	8013010 <vPortExitCritical>

	return xAlreadyYielded;
 8011dd6:	68bb      	ldr	r3, [r7, #8]
}
 8011dd8:	4618      	mov	r0, r3
 8011dda:	3710      	adds	r7, #16
 8011ddc:	46bd      	mov	sp, r7
 8011dde:	bd80      	pop	{r7, pc}
 8011de0:	20002d5c 	.word	0x20002d5c
 8011de4:	20002d34 	.word	0x20002d34
 8011de8:	20002cf4 	.word	0x20002cf4
 8011dec:	20002d3c 	.word	0x20002d3c
 8011df0:	20002864 	.word	0x20002864
 8011df4:	20002860 	.word	0x20002860
 8011df8:	20002d48 	.word	0x20002d48
 8011dfc:	20002d44 	.word	0x20002d44
 8011e00:	e000ed04 	.word	0xe000ed04

08011e04 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8011e04:	b480      	push	{r7}
 8011e06:	b083      	sub	sp, #12
 8011e08:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8011e0a:	4b05      	ldr	r3, [pc, #20]	@ (8011e20 <xTaskGetTickCount+0x1c>)
 8011e0c:	681b      	ldr	r3, [r3, #0]
 8011e0e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8011e10:	687b      	ldr	r3, [r7, #4]
}
 8011e12:	4618      	mov	r0, r3
 8011e14:	370c      	adds	r7, #12
 8011e16:	46bd      	mov	sp, r7
 8011e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e1c:	4770      	bx	lr
 8011e1e:	bf00      	nop
 8011e20:	20002d38 	.word	0x20002d38

08011e24 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8011e24:	b580      	push	{r7, lr}
 8011e26:	b086      	sub	sp, #24
 8011e28:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8011e2a:	2300      	movs	r3, #0
 8011e2c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011e2e:	4b4f      	ldr	r3, [pc, #316]	@ (8011f6c <xTaskIncrementTick+0x148>)
 8011e30:	681b      	ldr	r3, [r3, #0]
 8011e32:	2b00      	cmp	r3, #0
 8011e34:	f040 8090 	bne.w	8011f58 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8011e38:	4b4d      	ldr	r3, [pc, #308]	@ (8011f70 <xTaskIncrementTick+0x14c>)
 8011e3a:	681b      	ldr	r3, [r3, #0]
 8011e3c:	3301      	adds	r3, #1
 8011e3e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8011e40:	4a4b      	ldr	r2, [pc, #300]	@ (8011f70 <xTaskIncrementTick+0x14c>)
 8011e42:	693b      	ldr	r3, [r7, #16]
 8011e44:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8011e46:	693b      	ldr	r3, [r7, #16]
 8011e48:	2b00      	cmp	r3, #0
 8011e4a:	d121      	bne.n	8011e90 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8011e4c:	4b49      	ldr	r3, [pc, #292]	@ (8011f74 <xTaskIncrementTick+0x150>)
 8011e4e:	681b      	ldr	r3, [r3, #0]
 8011e50:	681b      	ldr	r3, [r3, #0]
 8011e52:	2b00      	cmp	r3, #0
 8011e54:	d00b      	beq.n	8011e6e <xTaskIncrementTick+0x4a>
	__asm volatile
 8011e56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e5a:	f383 8811 	msr	BASEPRI, r3
 8011e5e:	f3bf 8f6f 	isb	sy
 8011e62:	f3bf 8f4f 	dsb	sy
 8011e66:	603b      	str	r3, [r7, #0]
}
 8011e68:	bf00      	nop
 8011e6a:	bf00      	nop
 8011e6c:	e7fd      	b.n	8011e6a <xTaskIncrementTick+0x46>
 8011e6e:	4b41      	ldr	r3, [pc, #260]	@ (8011f74 <xTaskIncrementTick+0x150>)
 8011e70:	681b      	ldr	r3, [r3, #0]
 8011e72:	60fb      	str	r3, [r7, #12]
 8011e74:	4b40      	ldr	r3, [pc, #256]	@ (8011f78 <xTaskIncrementTick+0x154>)
 8011e76:	681b      	ldr	r3, [r3, #0]
 8011e78:	4a3e      	ldr	r2, [pc, #248]	@ (8011f74 <xTaskIncrementTick+0x150>)
 8011e7a:	6013      	str	r3, [r2, #0]
 8011e7c:	4a3e      	ldr	r2, [pc, #248]	@ (8011f78 <xTaskIncrementTick+0x154>)
 8011e7e:	68fb      	ldr	r3, [r7, #12]
 8011e80:	6013      	str	r3, [r2, #0]
 8011e82:	4b3e      	ldr	r3, [pc, #248]	@ (8011f7c <xTaskIncrementTick+0x158>)
 8011e84:	681b      	ldr	r3, [r3, #0]
 8011e86:	3301      	adds	r3, #1
 8011e88:	4a3c      	ldr	r2, [pc, #240]	@ (8011f7c <xTaskIncrementTick+0x158>)
 8011e8a:	6013      	str	r3, [r2, #0]
 8011e8c:	f000 faf0 	bl	8012470 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8011e90:	4b3b      	ldr	r3, [pc, #236]	@ (8011f80 <xTaskIncrementTick+0x15c>)
 8011e92:	681b      	ldr	r3, [r3, #0]
 8011e94:	693a      	ldr	r2, [r7, #16]
 8011e96:	429a      	cmp	r2, r3
 8011e98:	d349      	bcc.n	8011f2e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011e9a:	4b36      	ldr	r3, [pc, #216]	@ (8011f74 <xTaskIncrementTick+0x150>)
 8011e9c:	681b      	ldr	r3, [r3, #0]
 8011e9e:	681b      	ldr	r3, [r3, #0]
 8011ea0:	2b00      	cmp	r3, #0
 8011ea2:	d104      	bne.n	8011eae <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011ea4:	4b36      	ldr	r3, [pc, #216]	@ (8011f80 <xTaskIncrementTick+0x15c>)
 8011ea6:	f04f 32ff 	mov.w	r2, #4294967295
 8011eaa:	601a      	str	r2, [r3, #0]
					break;
 8011eac:	e03f      	b.n	8011f2e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011eae:	4b31      	ldr	r3, [pc, #196]	@ (8011f74 <xTaskIncrementTick+0x150>)
 8011eb0:	681b      	ldr	r3, [r3, #0]
 8011eb2:	68db      	ldr	r3, [r3, #12]
 8011eb4:	68db      	ldr	r3, [r3, #12]
 8011eb6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8011eb8:	68bb      	ldr	r3, [r7, #8]
 8011eba:	685b      	ldr	r3, [r3, #4]
 8011ebc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8011ebe:	693a      	ldr	r2, [r7, #16]
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	429a      	cmp	r2, r3
 8011ec4:	d203      	bcs.n	8011ece <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8011ec6:	4a2e      	ldr	r2, [pc, #184]	@ (8011f80 <xTaskIncrementTick+0x15c>)
 8011ec8:	687b      	ldr	r3, [r7, #4]
 8011eca:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8011ecc:	e02f      	b.n	8011f2e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011ece:	68bb      	ldr	r3, [r7, #8]
 8011ed0:	3304      	adds	r3, #4
 8011ed2:	4618      	mov	r0, r3
 8011ed4:	f7fe ff18 	bl	8010d08 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8011ed8:	68bb      	ldr	r3, [r7, #8]
 8011eda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011edc:	2b00      	cmp	r3, #0
 8011ede:	d004      	beq.n	8011eea <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011ee0:	68bb      	ldr	r3, [r7, #8]
 8011ee2:	3318      	adds	r3, #24
 8011ee4:	4618      	mov	r0, r3
 8011ee6:	f7fe ff0f 	bl	8010d08 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8011eea:	68bb      	ldr	r3, [r7, #8]
 8011eec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011eee:	4b25      	ldr	r3, [pc, #148]	@ (8011f84 <xTaskIncrementTick+0x160>)
 8011ef0:	681b      	ldr	r3, [r3, #0]
 8011ef2:	429a      	cmp	r2, r3
 8011ef4:	d903      	bls.n	8011efe <xTaskIncrementTick+0xda>
 8011ef6:	68bb      	ldr	r3, [r7, #8]
 8011ef8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011efa:	4a22      	ldr	r2, [pc, #136]	@ (8011f84 <xTaskIncrementTick+0x160>)
 8011efc:	6013      	str	r3, [r2, #0]
 8011efe:	68bb      	ldr	r3, [r7, #8]
 8011f00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011f02:	4613      	mov	r3, r2
 8011f04:	009b      	lsls	r3, r3, #2
 8011f06:	4413      	add	r3, r2
 8011f08:	009b      	lsls	r3, r3, #2
 8011f0a:	4a1f      	ldr	r2, [pc, #124]	@ (8011f88 <xTaskIncrementTick+0x164>)
 8011f0c:	441a      	add	r2, r3
 8011f0e:	68bb      	ldr	r3, [r7, #8]
 8011f10:	3304      	adds	r3, #4
 8011f12:	4619      	mov	r1, r3
 8011f14:	4610      	mov	r0, r2
 8011f16:	f7fe fe9a 	bl	8010c4e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011f1a:	68bb      	ldr	r3, [r7, #8]
 8011f1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011f1e:	4b1b      	ldr	r3, [pc, #108]	@ (8011f8c <xTaskIncrementTick+0x168>)
 8011f20:	681b      	ldr	r3, [r3, #0]
 8011f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f24:	429a      	cmp	r2, r3
 8011f26:	d3b8      	bcc.n	8011e9a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8011f28:	2301      	movs	r3, #1
 8011f2a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011f2c:	e7b5      	b.n	8011e9a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8011f2e:	4b17      	ldr	r3, [pc, #92]	@ (8011f8c <xTaskIncrementTick+0x168>)
 8011f30:	681b      	ldr	r3, [r3, #0]
 8011f32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011f34:	4914      	ldr	r1, [pc, #80]	@ (8011f88 <xTaskIncrementTick+0x164>)
 8011f36:	4613      	mov	r3, r2
 8011f38:	009b      	lsls	r3, r3, #2
 8011f3a:	4413      	add	r3, r2
 8011f3c:	009b      	lsls	r3, r3, #2
 8011f3e:	440b      	add	r3, r1
 8011f40:	681b      	ldr	r3, [r3, #0]
 8011f42:	2b01      	cmp	r3, #1
 8011f44:	d901      	bls.n	8011f4a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8011f46:	2301      	movs	r3, #1
 8011f48:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8011f4a:	4b11      	ldr	r3, [pc, #68]	@ (8011f90 <xTaskIncrementTick+0x16c>)
 8011f4c:	681b      	ldr	r3, [r3, #0]
 8011f4e:	2b00      	cmp	r3, #0
 8011f50:	d007      	beq.n	8011f62 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8011f52:	2301      	movs	r3, #1
 8011f54:	617b      	str	r3, [r7, #20]
 8011f56:	e004      	b.n	8011f62 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8011f58:	4b0e      	ldr	r3, [pc, #56]	@ (8011f94 <xTaskIncrementTick+0x170>)
 8011f5a:	681b      	ldr	r3, [r3, #0]
 8011f5c:	3301      	adds	r3, #1
 8011f5e:	4a0d      	ldr	r2, [pc, #52]	@ (8011f94 <xTaskIncrementTick+0x170>)
 8011f60:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8011f62:	697b      	ldr	r3, [r7, #20]
}
 8011f64:	4618      	mov	r0, r3
 8011f66:	3718      	adds	r7, #24
 8011f68:	46bd      	mov	sp, r7
 8011f6a:	bd80      	pop	{r7, pc}
 8011f6c:	20002d5c 	.word	0x20002d5c
 8011f70:	20002d38 	.word	0x20002d38
 8011f74:	20002cec 	.word	0x20002cec
 8011f78:	20002cf0 	.word	0x20002cf0
 8011f7c:	20002d4c 	.word	0x20002d4c
 8011f80:	20002d54 	.word	0x20002d54
 8011f84:	20002d3c 	.word	0x20002d3c
 8011f88:	20002864 	.word	0x20002864
 8011f8c:	20002860 	.word	0x20002860
 8011f90:	20002d48 	.word	0x20002d48
 8011f94:	20002d44 	.word	0x20002d44

08011f98 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8011f98:	b580      	push	{r7, lr}
 8011f9a:	b084      	sub	sp, #16
 8011f9c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8011f9e:	4b32      	ldr	r3, [pc, #200]	@ (8012068 <vTaskSwitchContext+0xd0>)
 8011fa0:	681b      	ldr	r3, [r3, #0]
 8011fa2:	2b00      	cmp	r3, #0
 8011fa4:	d003      	beq.n	8011fae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8011fa6:	4b31      	ldr	r3, [pc, #196]	@ (801206c <vTaskSwitchContext+0xd4>)
 8011fa8:	2201      	movs	r2, #1
 8011faa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8011fac:	e058      	b.n	8012060 <vTaskSwitchContext+0xc8>
		xYieldPending = pdFALSE;
 8011fae:	4b2f      	ldr	r3, [pc, #188]	@ (801206c <vTaskSwitchContext+0xd4>)
 8011fb0:	2200      	movs	r2, #0
 8011fb2:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8011fb4:	4b2e      	ldr	r3, [pc, #184]	@ (8012070 <vTaskSwitchContext+0xd8>)
 8011fb6:	681b      	ldr	r3, [r3, #0]
 8011fb8:	681a      	ldr	r2, [r3, #0]
 8011fba:	4b2d      	ldr	r3, [pc, #180]	@ (8012070 <vTaskSwitchContext+0xd8>)
 8011fbc:	681b      	ldr	r3, [r3, #0]
 8011fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011fc0:	429a      	cmp	r2, r3
 8011fc2:	d808      	bhi.n	8011fd6 <vTaskSwitchContext+0x3e>
 8011fc4:	4b2a      	ldr	r3, [pc, #168]	@ (8012070 <vTaskSwitchContext+0xd8>)
 8011fc6:	681a      	ldr	r2, [r3, #0]
 8011fc8:	4b29      	ldr	r3, [pc, #164]	@ (8012070 <vTaskSwitchContext+0xd8>)
 8011fca:	681b      	ldr	r3, [r3, #0]
 8011fcc:	3334      	adds	r3, #52	@ 0x34
 8011fce:	4619      	mov	r1, r3
 8011fd0:	4610      	mov	r0, r2
 8011fd2:	f7f4 fca7 	bl	8006924 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011fd6:	4b27      	ldr	r3, [pc, #156]	@ (8012074 <vTaskSwitchContext+0xdc>)
 8011fd8:	681b      	ldr	r3, [r3, #0]
 8011fda:	60fb      	str	r3, [r7, #12]
 8011fdc:	e011      	b.n	8012002 <vTaskSwitchContext+0x6a>
 8011fde:	68fb      	ldr	r3, [r7, #12]
 8011fe0:	2b00      	cmp	r3, #0
 8011fe2:	d10b      	bne.n	8011ffc <vTaskSwitchContext+0x64>
	__asm volatile
 8011fe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011fe8:	f383 8811 	msr	BASEPRI, r3
 8011fec:	f3bf 8f6f 	isb	sy
 8011ff0:	f3bf 8f4f 	dsb	sy
 8011ff4:	607b      	str	r3, [r7, #4]
}
 8011ff6:	bf00      	nop
 8011ff8:	bf00      	nop
 8011ffa:	e7fd      	b.n	8011ff8 <vTaskSwitchContext+0x60>
 8011ffc:	68fb      	ldr	r3, [r7, #12]
 8011ffe:	3b01      	subs	r3, #1
 8012000:	60fb      	str	r3, [r7, #12]
 8012002:	491d      	ldr	r1, [pc, #116]	@ (8012078 <vTaskSwitchContext+0xe0>)
 8012004:	68fa      	ldr	r2, [r7, #12]
 8012006:	4613      	mov	r3, r2
 8012008:	009b      	lsls	r3, r3, #2
 801200a:	4413      	add	r3, r2
 801200c:	009b      	lsls	r3, r3, #2
 801200e:	440b      	add	r3, r1
 8012010:	681b      	ldr	r3, [r3, #0]
 8012012:	2b00      	cmp	r3, #0
 8012014:	d0e3      	beq.n	8011fde <vTaskSwitchContext+0x46>
 8012016:	68fa      	ldr	r2, [r7, #12]
 8012018:	4613      	mov	r3, r2
 801201a:	009b      	lsls	r3, r3, #2
 801201c:	4413      	add	r3, r2
 801201e:	009b      	lsls	r3, r3, #2
 8012020:	4a15      	ldr	r2, [pc, #84]	@ (8012078 <vTaskSwitchContext+0xe0>)
 8012022:	4413      	add	r3, r2
 8012024:	60bb      	str	r3, [r7, #8]
 8012026:	68bb      	ldr	r3, [r7, #8]
 8012028:	685b      	ldr	r3, [r3, #4]
 801202a:	685a      	ldr	r2, [r3, #4]
 801202c:	68bb      	ldr	r3, [r7, #8]
 801202e:	605a      	str	r2, [r3, #4]
 8012030:	68bb      	ldr	r3, [r7, #8]
 8012032:	685a      	ldr	r2, [r3, #4]
 8012034:	68bb      	ldr	r3, [r7, #8]
 8012036:	3308      	adds	r3, #8
 8012038:	429a      	cmp	r2, r3
 801203a:	d104      	bne.n	8012046 <vTaskSwitchContext+0xae>
 801203c:	68bb      	ldr	r3, [r7, #8]
 801203e:	685b      	ldr	r3, [r3, #4]
 8012040:	685a      	ldr	r2, [r3, #4]
 8012042:	68bb      	ldr	r3, [r7, #8]
 8012044:	605a      	str	r2, [r3, #4]
 8012046:	68bb      	ldr	r3, [r7, #8]
 8012048:	685b      	ldr	r3, [r3, #4]
 801204a:	68db      	ldr	r3, [r3, #12]
 801204c:	4a08      	ldr	r2, [pc, #32]	@ (8012070 <vTaskSwitchContext+0xd8>)
 801204e:	6013      	str	r3, [r2, #0]
 8012050:	4a08      	ldr	r2, [pc, #32]	@ (8012074 <vTaskSwitchContext+0xdc>)
 8012052:	68fb      	ldr	r3, [r7, #12]
 8012054:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012056:	4b06      	ldr	r3, [pc, #24]	@ (8012070 <vTaskSwitchContext+0xd8>)
 8012058:	681b      	ldr	r3, [r3, #0]
 801205a:	3354      	adds	r3, #84	@ 0x54
 801205c:	4a07      	ldr	r2, [pc, #28]	@ (801207c <vTaskSwitchContext+0xe4>)
 801205e:	6013      	str	r3, [r2, #0]
}
 8012060:	bf00      	nop
 8012062:	3710      	adds	r7, #16
 8012064:	46bd      	mov	sp, r7
 8012066:	bd80      	pop	{r7, pc}
 8012068:	20002d5c 	.word	0x20002d5c
 801206c:	20002d48 	.word	0x20002d48
 8012070:	20002860 	.word	0x20002860
 8012074:	20002d3c 	.word	0x20002d3c
 8012078:	20002864 	.word	0x20002864
 801207c:	20000020 	.word	0x20000020

08012080 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8012080:	b580      	push	{r7, lr}
 8012082:	b084      	sub	sp, #16
 8012084:	af00      	add	r7, sp, #0
 8012086:	6078      	str	r0, [r7, #4]
 8012088:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801208a:	687b      	ldr	r3, [r7, #4]
 801208c:	2b00      	cmp	r3, #0
 801208e:	d10b      	bne.n	80120a8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8012090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012094:	f383 8811 	msr	BASEPRI, r3
 8012098:	f3bf 8f6f 	isb	sy
 801209c:	f3bf 8f4f 	dsb	sy
 80120a0:	60fb      	str	r3, [r7, #12]
}
 80120a2:	bf00      	nop
 80120a4:	bf00      	nop
 80120a6:	e7fd      	b.n	80120a4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80120a8:	4b07      	ldr	r3, [pc, #28]	@ (80120c8 <vTaskPlaceOnEventList+0x48>)
 80120aa:	681b      	ldr	r3, [r3, #0]
 80120ac:	3318      	adds	r3, #24
 80120ae:	4619      	mov	r1, r3
 80120b0:	6878      	ldr	r0, [r7, #4]
 80120b2:	f7fe fdf0 	bl	8010c96 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80120b6:	2101      	movs	r1, #1
 80120b8:	6838      	ldr	r0, [r7, #0]
 80120ba:	f000 fa87 	bl	80125cc <prvAddCurrentTaskToDelayedList>
}
 80120be:	bf00      	nop
 80120c0:	3710      	adds	r7, #16
 80120c2:	46bd      	mov	sp, r7
 80120c4:	bd80      	pop	{r7, pc}
 80120c6:	bf00      	nop
 80120c8:	20002860 	.word	0x20002860

080120cc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80120cc:	b580      	push	{r7, lr}
 80120ce:	b086      	sub	sp, #24
 80120d0:	af00      	add	r7, sp, #0
 80120d2:	60f8      	str	r0, [r7, #12]
 80120d4:	60b9      	str	r1, [r7, #8]
 80120d6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80120d8:	68fb      	ldr	r3, [r7, #12]
 80120da:	2b00      	cmp	r3, #0
 80120dc:	d10b      	bne.n	80120f6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80120de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80120e2:	f383 8811 	msr	BASEPRI, r3
 80120e6:	f3bf 8f6f 	isb	sy
 80120ea:	f3bf 8f4f 	dsb	sy
 80120ee:	617b      	str	r3, [r7, #20]
}
 80120f0:	bf00      	nop
 80120f2:	bf00      	nop
 80120f4:	e7fd      	b.n	80120f2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80120f6:	4b0a      	ldr	r3, [pc, #40]	@ (8012120 <vTaskPlaceOnEventListRestricted+0x54>)
 80120f8:	681b      	ldr	r3, [r3, #0]
 80120fa:	3318      	adds	r3, #24
 80120fc:	4619      	mov	r1, r3
 80120fe:	68f8      	ldr	r0, [r7, #12]
 8012100:	f7fe fda5 	bl	8010c4e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8012104:	687b      	ldr	r3, [r7, #4]
 8012106:	2b00      	cmp	r3, #0
 8012108:	d002      	beq.n	8012110 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 801210a:	f04f 33ff 	mov.w	r3, #4294967295
 801210e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8012110:	6879      	ldr	r1, [r7, #4]
 8012112:	68b8      	ldr	r0, [r7, #8]
 8012114:	f000 fa5a 	bl	80125cc <prvAddCurrentTaskToDelayedList>
	}
 8012118:	bf00      	nop
 801211a:	3718      	adds	r7, #24
 801211c:	46bd      	mov	sp, r7
 801211e:	bd80      	pop	{r7, pc}
 8012120:	20002860 	.word	0x20002860

08012124 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8012124:	b580      	push	{r7, lr}
 8012126:	b086      	sub	sp, #24
 8012128:	af00      	add	r7, sp, #0
 801212a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801212c:	687b      	ldr	r3, [r7, #4]
 801212e:	68db      	ldr	r3, [r3, #12]
 8012130:	68db      	ldr	r3, [r3, #12]
 8012132:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8012134:	693b      	ldr	r3, [r7, #16]
 8012136:	2b00      	cmp	r3, #0
 8012138:	d10b      	bne.n	8012152 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 801213a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801213e:	f383 8811 	msr	BASEPRI, r3
 8012142:	f3bf 8f6f 	isb	sy
 8012146:	f3bf 8f4f 	dsb	sy
 801214a:	60fb      	str	r3, [r7, #12]
}
 801214c:	bf00      	nop
 801214e:	bf00      	nop
 8012150:	e7fd      	b.n	801214e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8012152:	693b      	ldr	r3, [r7, #16]
 8012154:	3318      	adds	r3, #24
 8012156:	4618      	mov	r0, r3
 8012158:	f7fe fdd6 	bl	8010d08 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801215c:	4b1d      	ldr	r3, [pc, #116]	@ (80121d4 <xTaskRemoveFromEventList+0xb0>)
 801215e:	681b      	ldr	r3, [r3, #0]
 8012160:	2b00      	cmp	r3, #0
 8012162:	d11d      	bne.n	80121a0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8012164:	693b      	ldr	r3, [r7, #16]
 8012166:	3304      	adds	r3, #4
 8012168:	4618      	mov	r0, r3
 801216a:	f7fe fdcd 	bl	8010d08 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801216e:	693b      	ldr	r3, [r7, #16]
 8012170:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012172:	4b19      	ldr	r3, [pc, #100]	@ (80121d8 <xTaskRemoveFromEventList+0xb4>)
 8012174:	681b      	ldr	r3, [r3, #0]
 8012176:	429a      	cmp	r2, r3
 8012178:	d903      	bls.n	8012182 <xTaskRemoveFromEventList+0x5e>
 801217a:	693b      	ldr	r3, [r7, #16]
 801217c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801217e:	4a16      	ldr	r2, [pc, #88]	@ (80121d8 <xTaskRemoveFromEventList+0xb4>)
 8012180:	6013      	str	r3, [r2, #0]
 8012182:	693b      	ldr	r3, [r7, #16]
 8012184:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012186:	4613      	mov	r3, r2
 8012188:	009b      	lsls	r3, r3, #2
 801218a:	4413      	add	r3, r2
 801218c:	009b      	lsls	r3, r3, #2
 801218e:	4a13      	ldr	r2, [pc, #76]	@ (80121dc <xTaskRemoveFromEventList+0xb8>)
 8012190:	441a      	add	r2, r3
 8012192:	693b      	ldr	r3, [r7, #16]
 8012194:	3304      	adds	r3, #4
 8012196:	4619      	mov	r1, r3
 8012198:	4610      	mov	r0, r2
 801219a:	f7fe fd58 	bl	8010c4e <vListInsertEnd>
 801219e:	e005      	b.n	80121ac <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80121a0:	693b      	ldr	r3, [r7, #16]
 80121a2:	3318      	adds	r3, #24
 80121a4:	4619      	mov	r1, r3
 80121a6:	480e      	ldr	r0, [pc, #56]	@ (80121e0 <xTaskRemoveFromEventList+0xbc>)
 80121a8:	f7fe fd51 	bl	8010c4e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80121ac:	693b      	ldr	r3, [r7, #16]
 80121ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80121b0:	4b0c      	ldr	r3, [pc, #48]	@ (80121e4 <xTaskRemoveFromEventList+0xc0>)
 80121b2:	681b      	ldr	r3, [r3, #0]
 80121b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80121b6:	429a      	cmp	r2, r3
 80121b8:	d905      	bls.n	80121c6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80121ba:	2301      	movs	r3, #1
 80121bc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80121be:	4b0a      	ldr	r3, [pc, #40]	@ (80121e8 <xTaskRemoveFromEventList+0xc4>)
 80121c0:	2201      	movs	r2, #1
 80121c2:	601a      	str	r2, [r3, #0]
 80121c4:	e001      	b.n	80121ca <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80121c6:	2300      	movs	r3, #0
 80121c8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80121ca:	697b      	ldr	r3, [r7, #20]
}
 80121cc:	4618      	mov	r0, r3
 80121ce:	3718      	adds	r7, #24
 80121d0:	46bd      	mov	sp, r7
 80121d2:	bd80      	pop	{r7, pc}
 80121d4:	20002d5c 	.word	0x20002d5c
 80121d8:	20002d3c 	.word	0x20002d3c
 80121dc:	20002864 	.word	0x20002864
 80121e0:	20002cf4 	.word	0x20002cf4
 80121e4:	20002860 	.word	0x20002860
 80121e8:	20002d48 	.word	0x20002d48

080121ec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80121ec:	b480      	push	{r7}
 80121ee:	b083      	sub	sp, #12
 80121f0:	af00      	add	r7, sp, #0
 80121f2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80121f4:	4b06      	ldr	r3, [pc, #24]	@ (8012210 <vTaskInternalSetTimeOutState+0x24>)
 80121f6:	681a      	ldr	r2, [r3, #0]
 80121f8:	687b      	ldr	r3, [r7, #4]
 80121fa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80121fc:	4b05      	ldr	r3, [pc, #20]	@ (8012214 <vTaskInternalSetTimeOutState+0x28>)
 80121fe:	681a      	ldr	r2, [r3, #0]
 8012200:	687b      	ldr	r3, [r7, #4]
 8012202:	605a      	str	r2, [r3, #4]
}
 8012204:	bf00      	nop
 8012206:	370c      	adds	r7, #12
 8012208:	46bd      	mov	sp, r7
 801220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801220e:	4770      	bx	lr
 8012210:	20002d4c 	.word	0x20002d4c
 8012214:	20002d38 	.word	0x20002d38

08012218 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8012218:	b580      	push	{r7, lr}
 801221a:	b088      	sub	sp, #32
 801221c:	af00      	add	r7, sp, #0
 801221e:	6078      	str	r0, [r7, #4]
 8012220:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8012222:	687b      	ldr	r3, [r7, #4]
 8012224:	2b00      	cmp	r3, #0
 8012226:	d10b      	bne.n	8012240 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8012228:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801222c:	f383 8811 	msr	BASEPRI, r3
 8012230:	f3bf 8f6f 	isb	sy
 8012234:	f3bf 8f4f 	dsb	sy
 8012238:	613b      	str	r3, [r7, #16]
}
 801223a:	bf00      	nop
 801223c:	bf00      	nop
 801223e:	e7fd      	b.n	801223c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8012240:	683b      	ldr	r3, [r7, #0]
 8012242:	2b00      	cmp	r3, #0
 8012244:	d10b      	bne.n	801225e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8012246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801224a:	f383 8811 	msr	BASEPRI, r3
 801224e:	f3bf 8f6f 	isb	sy
 8012252:	f3bf 8f4f 	dsb	sy
 8012256:	60fb      	str	r3, [r7, #12]
}
 8012258:	bf00      	nop
 801225a:	bf00      	nop
 801225c:	e7fd      	b.n	801225a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 801225e:	f000 fea5 	bl	8012fac <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8012262:	4b1d      	ldr	r3, [pc, #116]	@ (80122d8 <xTaskCheckForTimeOut+0xc0>)
 8012264:	681b      	ldr	r3, [r3, #0]
 8012266:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8012268:	687b      	ldr	r3, [r7, #4]
 801226a:	685b      	ldr	r3, [r3, #4]
 801226c:	69ba      	ldr	r2, [r7, #24]
 801226e:	1ad3      	subs	r3, r2, r3
 8012270:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8012272:	683b      	ldr	r3, [r7, #0]
 8012274:	681b      	ldr	r3, [r3, #0]
 8012276:	f1b3 3fff 	cmp.w	r3, #4294967295
 801227a:	d102      	bne.n	8012282 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 801227c:	2300      	movs	r3, #0
 801227e:	61fb      	str	r3, [r7, #28]
 8012280:	e023      	b.n	80122ca <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8012282:	687b      	ldr	r3, [r7, #4]
 8012284:	681a      	ldr	r2, [r3, #0]
 8012286:	4b15      	ldr	r3, [pc, #84]	@ (80122dc <xTaskCheckForTimeOut+0xc4>)
 8012288:	681b      	ldr	r3, [r3, #0]
 801228a:	429a      	cmp	r2, r3
 801228c:	d007      	beq.n	801229e <xTaskCheckForTimeOut+0x86>
 801228e:	687b      	ldr	r3, [r7, #4]
 8012290:	685b      	ldr	r3, [r3, #4]
 8012292:	69ba      	ldr	r2, [r7, #24]
 8012294:	429a      	cmp	r2, r3
 8012296:	d302      	bcc.n	801229e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8012298:	2301      	movs	r3, #1
 801229a:	61fb      	str	r3, [r7, #28]
 801229c:	e015      	b.n	80122ca <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801229e:	683b      	ldr	r3, [r7, #0]
 80122a0:	681b      	ldr	r3, [r3, #0]
 80122a2:	697a      	ldr	r2, [r7, #20]
 80122a4:	429a      	cmp	r2, r3
 80122a6:	d20b      	bcs.n	80122c0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80122a8:	683b      	ldr	r3, [r7, #0]
 80122aa:	681a      	ldr	r2, [r3, #0]
 80122ac:	697b      	ldr	r3, [r7, #20]
 80122ae:	1ad2      	subs	r2, r2, r3
 80122b0:	683b      	ldr	r3, [r7, #0]
 80122b2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80122b4:	6878      	ldr	r0, [r7, #4]
 80122b6:	f7ff ff99 	bl	80121ec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80122ba:	2300      	movs	r3, #0
 80122bc:	61fb      	str	r3, [r7, #28]
 80122be:	e004      	b.n	80122ca <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80122c0:	683b      	ldr	r3, [r7, #0]
 80122c2:	2200      	movs	r2, #0
 80122c4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80122c6:	2301      	movs	r3, #1
 80122c8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80122ca:	f000 fea1 	bl	8013010 <vPortExitCritical>

	return xReturn;
 80122ce:	69fb      	ldr	r3, [r7, #28]
}
 80122d0:	4618      	mov	r0, r3
 80122d2:	3720      	adds	r7, #32
 80122d4:	46bd      	mov	sp, r7
 80122d6:	bd80      	pop	{r7, pc}
 80122d8:	20002d38 	.word	0x20002d38
 80122dc:	20002d4c 	.word	0x20002d4c

080122e0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80122e0:	b480      	push	{r7}
 80122e2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80122e4:	4b03      	ldr	r3, [pc, #12]	@ (80122f4 <vTaskMissedYield+0x14>)
 80122e6:	2201      	movs	r2, #1
 80122e8:	601a      	str	r2, [r3, #0]
}
 80122ea:	bf00      	nop
 80122ec:	46bd      	mov	sp, r7
 80122ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122f2:	4770      	bx	lr
 80122f4:	20002d48 	.word	0x20002d48

080122f8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80122f8:	b580      	push	{r7, lr}
 80122fa:	b082      	sub	sp, #8
 80122fc:	af00      	add	r7, sp, #0
 80122fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8012300:	f000 f852 	bl	80123a8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8012304:	4b06      	ldr	r3, [pc, #24]	@ (8012320 <prvIdleTask+0x28>)
 8012306:	681b      	ldr	r3, [r3, #0]
 8012308:	2b01      	cmp	r3, #1
 801230a:	d9f9      	bls.n	8012300 <prvIdleTask+0x8>
			{
				taskYIELD();
 801230c:	4b05      	ldr	r3, [pc, #20]	@ (8012324 <prvIdleTask+0x2c>)
 801230e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012312:	601a      	str	r2, [r3, #0]
 8012314:	f3bf 8f4f 	dsb	sy
 8012318:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 801231c:	e7f0      	b.n	8012300 <prvIdleTask+0x8>
 801231e:	bf00      	nop
 8012320:	20002864 	.word	0x20002864
 8012324:	e000ed04 	.word	0xe000ed04

08012328 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8012328:	b580      	push	{r7, lr}
 801232a:	b082      	sub	sp, #8
 801232c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801232e:	2300      	movs	r3, #0
 8012330:	607b      	str	r3, [r7, #4]
 8012332:	e00c      	b.n	801234e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8012334:	687a      	ldr	r2, [r7, #4]
 8012336:	4613      	mov	r3, r2
 8012338:	009b      	lsls	r3, r3, #2
 801233a:	4413      	add	r3, r2
 801233c:	009b      	lsls	r3, r3, #2
 801233e:	4a12      	ldr	r2, [pc, #72]	@ (8012388 <prvInitialiseTaskLists+0x60>)
 8012340:	4413      	add	r3, r2
 8012342:	4618      	mov	r0, r3
 8012344:	f7fe fc56 	bl	8010bf4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012348:	687b      	ldr	r3, [r7, #4]
 801234a:	3301      	adds	r3, #1
 801234c:	607b      	str	r3, [r7, #4]
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	2b37      	cmp	r3, #55	@ 0x37
 8012352:	d9ef      	bls.n	8012334 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8012354:	480d      	ldr	r0, [pc, #52]	@ (801238c <prvInitialiseTaskLists+0x64>)
 8012356:	f7fe fc4d 	bl	8010bf4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801235a:	480d      	ldr	r0, [pc, #52]	@ (8012390 <prvInitialiseTaskLists+0x68>)
 801235c:	f7fe fc4a 	bl	8010bf4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8012360:	480c      	ldr	r0, [pc, #48]	@ (8012394 <prvInitialiseTaskLists+0x6c>)
 8012362:	f7fe fc47 	bl	8010bf4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8012366:	480c      	ldr	r0, [pc, #48]	@ (8012398 <prvInitialiseTaskLists+0x70>)
 8012368:	f7fe fc44 	bl	8010bf4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801236c:	480b      	ldr	r0, [pc, #44]	@ (801239c <prvInitialiseTaskLists+0x74>)
 801236e:	f7fe fc41 	bl	8010bf4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8012372:	4b0b      	ldr	r3, [pc, #44]	@ (80123a0 <prvInitialiseTaskLists+0x78>)
 8012374:	4a05      	ldr	r2, [pc, #20]	@ (801238c <prvInitialiseTaskLists+0x64>)
 8012376:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8012378:	4b0a      	ldr	r3, [pc, #40]	@ (80123a4 <prvInitialiseTaskLists+0x7c>)
 801237a:	4a05      	ldr	r2, [pc, #20]	@ (8012390 <prvInitialiseTaskLists+0x68>)
 801237c:	601a      	str	r2, [r3, #0]
}
 801237e:	bf00      	nop
 8012380:	3708      	adds	r7, #8
 8012382:	46bd      	mov	sp, r7
 8012384:	bd80      	pop	{r7, pc}
 8012386:	bf00      	nop
 8012388:	20002864 	.word	0x20002864
 801238c:	20002cc4 	.word	0x20002cc4
 8012390:	20002cd8 	.word	0x20002cd8
 8012394:	20002cf4 	.word	0x20002cf4
 8012398:	20002d08 	.word	0x20002d08
 801239c:	20002d20 	.word	0x20002d20
 80123a0:	20002cec 	.word	0x20002cec
 80123a4:	20002cf0 	.word	0x20002cf0

080123a8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80123a8:	b580      	push	{r7, lr}
 80123aa:	b082      	sub	sp, #8
 80123ac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80123ae:	e019      	b.n	80123e4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80123b0:	f000 fdfc 	bl	8012fac <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80123b4:	4b10      	ldr	r3, [pc, #64]	@ (80123f8 <prvCheckTasksWaitingTermination+0x50>)
 80123b6:	68db      	ldr	r3, [r3, #12]
 80123b8:	68db      	ldr	r3, [r3, #12]
 80123ba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80123bc:	687b      	ldr	r3, [r7, #4]
 80123be:	3304      	adds	r3, #4
 80123c0:	4618      	mov	r0, r3
 80123c2:	f7fe fca1 	bl	8010d08 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80123c6:	4b0d      	ldr	r3, [pc, #52]	@ (80123fc <prvCheckTasksWaitingTermination+0x54>)
 80123c8:	681b      	ldr	r3, [r3, #0]
 80123ca:	3b01      	subs	r3, #1
 80123cc:	4a0b      	ldr	r2, [pc, #44]	@ (80123fc <prvCheckTasksWaitingTermination+0x54>)
 80123ce:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80123d0:	4b0b      	ldr	r3, [pc, #44]	@ (8012400 <prvCheckTasksWaitingTermination+0x58>)
 80123d2:	681b      	ldr	r3, [r3, #0]
 80123d4:	3b01      	subs	r3, #1
 80123d6:	4a0a      	ldr	r2, [pc, #40]	@ (8012400 <prvCheckTasksWaitingTermination+0x58>)
 80123d8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80123da:	f000 fe19 	bl	8013010 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80123de:	6878      	ldr	r0, [r7, #4]
 80123e0:	f000 f810 	bl	8012404 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80123e4:	4b06      	ldr	r3, [pc, #24]	@ (8012400 <prvCheckTasksWaitingTermination+0x58>)
 80123e6:	681b      	ldr	r3, [r3, #0]
 80123e8:	2b00      	cmp	r3, #0
 80123ea:	d1e1      	bne.n	80123b0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80123ec:	bf00      	nop
 80123ee:	bf00      	nop
 80123f0:	3708      	adds	r7, #8
 80123f2:	46bd      	mov	sp, r7
 80123f4:	bd80      	pop	{r7, pc}
 80123f6:	bf00      	nop
 80123f8:	20002d08 	.word	0x20002d08
 80123fc:	20002d34 	.word	0x20002d34
 8012400:	20002d1c 	.word	0x20002d1c

08012404 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8012404:	b580      	push	{r7, lr}
 8012406:	b084      	sub	sp, #16
 8012408:	af00      	add	r7, sp, #0
 801240a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 801240c:	687b      	ldr	r3, [r7, #4]
 801240e:	3354      	adds	r3, #84	@ 0x54
 8012410:	4618      	mov	r0, r3
 8012412:	f001 fe59 	bl	80140c8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8012416:	687b      	ldr	r3, [r7, #4]
 8012418:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801241c:	2b00      	cmp	r3, #0
 801241e:	d108      	bne.n	8012432 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8012420:	687b      	ldr	r3, [r7, #4]
 8012422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012424:	4618      	mov	r0, r3
 8012426:	f000 ffb7 	bl	8013398 <vPortFree>
				vPortFree( pxTCB );
 801242a:	6878      	ldr	r0, [r7, #4]
 801242c:	f000 ffb4 	bl	8013398 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8012430:	e019      	b.n	8012466 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8012432:	687b      	ldr	r3, [r7, #4]
 8012434:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8012438:	2b01      	cmp	r3, #1
 801243a:	d103      	bne.n	8012444 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 801243c:	6878      	ldr	r0, [r7, #4]
 801243e:	f000 ffab 	bl	8013398 <vPortFree>
	}
 8012442:	e010      	b.n	8012466 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8012444:	687b      	ldr	r3, [r7, #4]
 8012446:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801244a:	2b02      	cmp	r3, #2
 801244c:	d00b      	beq.n	8012466 <prvDeleteTCB+0x62>
	__asm volatile
 801244e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012452:	f383 8811 	msr	BASEPRI, r3
 8012456:	f3bf 8f6f 	isb	sy
 801245a:	f3bf 8f4f 	dsb	sy
 801245e:	60fb      	str	r3, [r7, #12]
}
 8012460:	bf00      	nop
 8012462:	bf00      	nop
 8012464:	e7fd      	b.n	8012462 <prvDeleteTCB+0x5e>
	}
 8012466:	bf00      	nop
 8012468:	3710      	adds	r7, #16
 801246a:	46bd      	mov	sp, r7
 801246c:	bd80      	pop	{r7, pc}
	...

08012470 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8012470:	b480      	push	{r7}
 8012472:	b083      	sub	sp, #12
 8012474:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012476:	4b0c      	ldr	r3, [pc, #48]	@ (80124a8 <prvResetNextTaskUnblockTime+0x38>)
 8012478:	681b      	ldr	r3, [r3, #0]
 801247a:	681b      	ldr	r3, [r3, #0]
 801247c:	2b00      	cmp	r3, #0
 801247e:	d104      	bne.n	801248a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8012480:	4b0a      	ldr	r3, [pc, #40]	@ (80124ac <prvResetNextTaskUnblockTime+0x3c>)
 8012482:	f04f 32ff 	mov.w	r2, #4294967295
 8012486:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8012488:	e008      	b.n	801249c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801248a:	4b07      	ldr	r3, [pc, #28]	@ (80124a8 <prvResetNextTaskUnblockTime+0x38>)
 801248c:	681b      	ldr	r3, [r3, #0]
 801248e:	68db      	ldr	r3, [r3, #12]
 8012490:	68db      	ldr	r3, [r3, #12]
 8012492:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8012494:	687b      	ldr	r3, [r7, #4]
 8012496:	685b      	ldr	r3, [r3, #4]
 8012498:	4a04      	ldr	r2, [pc, #16]	@ (80124ac <prvResetNextTaskUnblockTime+0x3c>)
 801249a:	6013      	str	r3, [r2, #0]
}
 801249c:	bf00      	nop
 801249e:	370c      	adds	r7, #12
 80124a0:	46bd      	mov	sp, r7
 80124a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124a6:	4770      	bx	lr
 80124a8:	20002cec 	.word	0x20002cec
 80124ac:	20002d54 	.word	0x20002d54

080124b0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80124b0:	b480      	push	{r7}
 80124b2:	b083      	sub	sp, #12
 80124b4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80124b6:	4b0b      	ldr	r3, [pc, #44]	@ (80124e4 <xTaskGetSchedulerState+0x34>)
 80124b8:	681b      	ldr	r3, [r3, #0]
 80124ba:	2b00      	cmp	r3, #0
 80124bc:	d102      	bne.n	80124c4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80124be:	2301      	movs	r3, #1
 80124c0:	607b      	str	r3, [r7, #4]
 80124c2:	e008      	b.n	80124d6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80124c4:	4b08      	ldr	r3, [pc, #32]	@ (80124e8 <xTaskGetSchedulerState+0x38>)
 80124c6:	681b      	ldr	r3, [r3, #0]
 80124c8:	2b00      	cmp	r3, #0
 80124ca:	d102      	bne.n	80124d2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80124cc:	2302      	movs	r3, #2
 80124ce:	607b      	str	r3, [r7, #4]
 80124d0:	e001      	b.n	80124d6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80124d2:	2300      	movs	r3, #0
 80124d4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80124d6:	687b      	ldr	r3, [r7, #4]
	}
 80124d8:	4618      	mov	r0, r3
 80124da:	370c      	adds	r7, #12
 80124dc:	46bd      	mov	sp, r7
 80124de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124e2:	4770      	bx	lr
 80124e4:	20002d40 	.word	0x20002d40
 80124e8:	20002d5c 	.word	0x20002d5c

080124ec <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80124ec:	b580      	push	{r7, lr}
 80124ee:	b086      	sub	sp, #24
 80124f0:	af00      	add	r7, sp, #0
 80124f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80124f4:	687b      	ldr	r3, [r7, #4]
 80124f6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80124f8:	2300      	movs	r3, #0
 80124fa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80124fc:	687b      	ldr	r3, [r7, #4]
 80124fe:	2b00      	cmp	r3, #0
 8012500:	d058      	beq.n	80125b4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8012502:	4b2f      	ldr	r3, [pc, #188]	@ (80125c0 <xTaskPriorityDisinherit+0xd4>)
 8012504:	681b      	ldr	r3, [r3, #0]
 8012506:	693a      	ldr	r2, [r7, #16]
 8012508:	429a      	cmp	r2, r3
 801250a:	d00b      	beq.n	8012524 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 801250c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012510:	f383 8811 	msr	BASEPRI, r3
 8012514:	f3bf 8f6f 	isb	sy
 8012518:	f3bf 8f4f 	dsb	sy
 801251c:	60fb      	str	r3, [r7, #12]
}
 801251e:	bf00      	nop
 8012520:	bf00      	nop
 8012522:	e7fd      	b.n	8012520 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8012524:	693b      	ldr	r3, [r7, #16]
 8012526:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012528:	2b00      	cmp	r3, #0
 801252a:	d10b      	bne.n	8012544 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 801252c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012530:	f383 8811 	msr	BASEPRI, r3
 8012534:	f3bf 8f6f 	isb	sy
 8012538:	f3bf 8f4f 	dsb	sy
 801253c:	60bb      	str	r3, [r7, #8]
}
 801253e:	bf00      	nop
 8012540:	bf00      	nop
 8012542:	e7fd      	b.n	8012540 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8012544:	693b      	ldr	r3, [r7, #16]
 8012546:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012548:	1e5a      	subs	r2, r3, #1
 801254a:	693b      	ldr	r3, [r7, #16]
 801254c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801254e:	693b      	ldr	r3, [r7, #16]
 8012550:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012552:	693b      	ldr	r3, [r7, #16]
 8012554:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012556:	429a      	cmp	r2, r3
 8012558:	d02c      	beq.n	80125b4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801255a:	693b      	ldr	r3, [r7, #16]
 801255c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801255e:	2b00      	cmp	r3, #0
 8012560:	d128      	bne.n	80125b4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012562:	693b      	ldr	r3, [r7, #16]
 8012564:	3304      	adds	r3, #4
 8012566:	4618      	mov	r0, r3
 8012568:	f7fe fbce 	bl	8010d08 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801256c:	693b      	ldr	r3, [r7, #16]
 801256e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012570:	693b      	ldr	r3, [r7, #16]
 8012572:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012574:	693b      	ldr	r3, [r7, #16]
 8012576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012578:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801257c:	693b      	ldr	r3, [r7, #16]
 801257e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8012580:	693b      	ldr	r3, [r7, #16]
 8012582:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012584:	4b0f      	ldr	r3, [pc, #60]	@ (80125c4 <xTaskPriorityDisinherit+0xd8>)
 8012586:	681b      	ldr	r3, [r3, #0]
 8012588:	429a      	cmp	r2, r3
 801258a:	d903      	bls.n	8012594 <xTaskPriorityDisinherit+0xa8>
 801258c:	693b      	ldr	r3, [r7, #16]
 801258e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012590:	4a0c      	ldr	r2, [pc, #48]	@ (80125c4 <xTaskPriorityDisinherit+0xd8>)
 8012592:	6013      	str	r3, [r2, #0]
 8012594:	693b      	ldr	r3, [r7, #16]
 8012596:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012598:	4613      	mov	r3, r2
 801259a:	009b      	lsls	r3, r3, #2
 801259c:	4413      	add	r3, r2
 801259e:	009b      	lsls	r3, r3, #2
 80125a0:	4a09      	ldr	r2, [pc, #36]	@ (80125c8 <xTaskPriorityDisinherit+0xdc>)
 80125a2:	441a      	add	r2, r3
 80125a4:	693b      	ldr	r3, [r7, #16]
 80125a6:	3304      	adds	r3, #4
 80125a8:	4619      	mov	r1, r3
 80125aa:	4610      	mov	r0, r2
 80125ac:	f7fe fb4f 	bl	8010c4e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80125b0:	2301      	movs	r3, #1
 80125b2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80125b4:	697b      	ldr	r3, [r7, #20]
	}
 80125b6:	4618      	mov	r0, r3
 80125b8:	3718      	adds	r7, #24
 80125ba:	46bd      	mov	sp, r7
 80125bc:	bd80      	pop	{r7, pc}
 80125be:	bf00      	nop
 80125c0:	20002860 	.word	0x20002860
 80125c4:	20002d3c 	.word	0x20002d3c
 80125c8:	20002864 	.word	0x20002864

080125cc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80125cc:	b580      	push	{r7, lr}
 80125ce:	b084      	sub	sp, #16
 80125d0:	af00      	add	r7, sp, #0
 80125d2:	6078      	str	r0, [r7, #4]
 80125d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80125d6:	4b21      	ldr	r3, [pc, #132]	@ (801265c <prvAddCurrentTaskToDelayedList+0x90>)
 80125d8:	681b      	ldr	r3, [r3, #0]
 80125da:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80125dc:	4b20      	ldr	r3, [pc, #128]	@ (8012660 <prvAddCurrentTaskToDelayedList+0x94>)
 80125de:	681b      	ldr	r3, [r3, #0]
 80125e0:	3304      	adds	r3, #4
 80125e2:	4618      	mov	r0, r3
 80125e4:	f7fe fb90 	bl	8010d08 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80125e8:	687b      	ldr	r3, [r7, #4]
 80125ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80125ee:	d10a      	bne.n	8012606 <prvAddCurrentTaskToDelayedList+0x3a>
 80125f0:	683b      	ldr	r3, [r7, #0]
 80125f2:	2b00      	cmp	r3, #0
 80125f4:	d007      	beq.n	8012606 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80125f6:	4b1a      	ldr	r3, [pc, #104]	@ (8012660 <prvAddCurrentTaskToDelayedList+0x94>)
 80125f8:	681b      	ldr	r3, [r3, #0]
 80125fa:	3304      	adds	r3, #4
 80125fc:	4619      	mov	r1, r3
 80125fe:	4819      	ldr	r0, [pc, #100]	@ (8012664 <prvAddCurrentTaskToDelayedList+0x98>)
 8012600:	f7fe fb25 	bl	8010c4e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8012604:	e026      	b.n	8012654 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8012606:	68fa      	ldr	r2, [r7, #12]
 8012608:	687b      	ldr	r3, [r7, #4]
 801260a:	4413      	add	r3, r2
 801260c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801260e:	4b14      	ldr	r3, [pc, #80]	@ (8012660 <prvAddCurrentTaskToDelayedList+0x94>)
 8012610:	681b      	ldr	r3, [r3, #0]
 8012612:	68ba      	ldr	r2, [r7, #8]
 8012614:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8012616:	68ba      	ldr	r2, [r7, #8]
 8012618:	68fb      	ldr	r3, [r7, #12]
 801261a:	429a      	cmp	r2, r3
 801261c:	d209      	bcs.n	8012632 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801261e:	4b12      	ldr	r3, [pc, #72]	@ (8012668 <prvAddCurrentTaskToDelayedList+0x9c>)
 8012620:	681a      	ldr	r2, [r3, #0]
 8012622:	4b0f      	ldr	r3, [pc, #60]	@ (8012660 <prvAddCurrentTaskToDelayedList+0x94>)
 8012624:	681b      	ldr	r3, [r3, #0]
 8012626:	3304      	adds	r3, #4
 8012628:	4619      	mov	r1, r3
 801262a:	4610      	mov	r0, r2
 801262c:	f7fe fb33 	bl	8010c96 <vListInsert>
}
 8012630:	e010      	b.n	8012654 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012632:	4b0e      	ldr	r3, [pc, #56]	@ (801266c <prvAddCurrentTaskToDelayedList+0xa0>)
 8012634:	681a      	ldr	r2, [r3, #0]
 8012636:	4b0a      	ldr	r3, [pc, #40]	@ (8012660 <prvAddCurrentTaskToDelayedList+0x94>)
 8012638:	681b      	ldr	r3, [r3, #0]
 801263a:	3304      	adds	r3, #4
 801263c:	4619      	mov	r1, r3
 801263e:	4610      	mov	r0, r2
 8012640:	f7fe fb29 	bl	8010c96 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8012644:	4b0a      	ldr	r3, [pc, #40]	@ (8012670 <prvAddCurrentTaskToDelayedList+0xa4>)
 8012646:	681b      	ldr	r3, [r3, #0]
 8012648:	68ba      	ldr	r2, [r7, #8]
 801264a:	429a      	cmp	r2, r3
 801264c:	d202      	bcs.n	8012654 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801264e:	4a08      	ldr	r2, [pc, #32]	@ (8012670 <prvAddCurrentTaskToDelayedList+0xa4>)
 8012650:	68bb      	ldr	r3, [r7, #8]
 8012652:	6013      	str	r3, [r2, #0]
}
 8012654:	bf00      	nop
 8012656:	3710      	adds	r7, #16
 8012658:	46bd      	mov	sp, r7
 801265a:	bd80      	pop	{r7, pc}
 801265c:	20002d38 	.word	0x20002d38
 8012660:	20002860 	.word	0x20002860
 8012664:	20002d20 	.word	0x20002d20
 8012668:	20002cf0 	.word	0x20002cf0
 801266c:	20002cec 	.word	0x20002cec
 8012670:	20002d54 	.word	0x20002d54

08012674 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8012674:	b580      	push	{r7, lr}
 8012676:	b08a      	sub	sp, #40	@ 0x28
 8012678:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801267a:	2300      	movs	r3, #0
 801267c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801267e:	f000 fb13 	bl	8012ca8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8012682:	4b1d      	ldr	r3, [pc, #116]	@ (80126f8 <xTimerCreateTimerTask+0x84>)
 8012684:	681b      	ldr	r3, [r3, #0]
 8012686:	2b00      	cmp	r3, #0
 8012688:	d021      	beq.n	80126ce <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801268a:	2300      	movs	r3, #0
 801268c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801268e:	2300      	movs	r3, #0
 8012690:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8012692:	1d3a      	adds	r2, r7, #4
 8012694:	f107 0108 	add.w	r1, r7, #8
 8012698:	f107 030c 	add.w	r3, r7, #12
 801269c:	4618      	mov	r0, r3
 801269e:	f7fe fa8f 	bl	8010bc0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80126a2:	6879      	ldr	r1, [r7, #4]
 80126a4:	68bb      	ldr	r3, [r7, #8]
 80126a6:	68fa      	ldr	r2, [r7, #12]
 80126a8:	9202      	str	r2, [sp, #8]
 80126aa:	9301      	str	r3, [sp, #4]
 80126ac:	2302      	movs	r3, #2
 80126ae:	9300      	str	r3, [sp, #0]
 80126b0:	2300      	movs	r3, #0
 80126b2:	460a      	mov	r2, r1
 80126b4:	4911      	ldr	r1, [pc, #68]	@ (80126fc <xTimerCreateTimerTask+0x88>)
 80126b6:	4812      	ldr	r0, [pc, #72]	@ (8012700 <xTimerCreateTimerTask+0x8c>)
 80126b8:	f7ff f84a 	bl	8011750 <xTaskCreateStatic>
 80126bc:	4603      	mov	r3, r0
 80126be:	4a11      	ldr	r2, [pc, #68]	@ (8012704 <xTimerCreateTimerTask+0x90>)
 80126c0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80126c2:	4b10      	ldr	r3, [pc, #64]	@ (8012704 <xTimerCreateTimerTask+0x90>)
 80126c4:	681b      	ldr	r3, [r3, #0]
 80126c6:	2b00      	cmp	r3, #0
 80126c8:	d001      	beq.n	80126ce <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80126ca:	2301      	movs	r3, #1
 80126cc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80126ce:	697b      	ldr	r3, [r7, #20]
 80126d0:	2b00      	cmp	r3, #0
 80126d2:	d10b      	bne.n	80126ec <xTimerCreateTimerTask+0x78>
	__asm volatile
 80126d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80126d8:	f383 8811 	msr	BASEPRI, r3
 80126dc:	f3bf 8f6f 	isb	sy
 80126e0:	f3bf 8f4f 	dsb	sy
 80126e4:	613b      	str	r3, [r7, #16]
}
 80126e6:	bf00      	nop
 80126e8:	bf00      	nop
 80126ea:	e7fd      	b.n	80126e8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80126ec:	697b      	ldr	r3, [r7, #20]
}
 80126ee:	4618      	mov	r0, r3
 80126f0:	3718      	adds	r7, #24
 80126f2:	46bd      	mov	sp, r7
 80126f4:	bd80      	pop	{r7, pc}
 80126f6:	bf00      	nop
 80126f8:	20002d90 	.word	0x20002d90
 80126fc:	080160a4 	.word	0x080160a4
 8012700:	08012841 	.word	0x08012841
 8012704:	20002d94 	.word	0x20002d94

08012708 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8012708:	b580      	push	{r7, lr}
 801270a:	b08a      	sub	sp, #40	@ 0x28
 801270c:	af00      	add	r7, sp, #0
 801270e:	60f8      	str	r0, [r7, #12]
 8012710:	60b9      	str	r1, [r7, #8]
 8012712:	607a      	str	r2, [r7, #4]
 8012714:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8012716:	2300      	movs	r3, #0
 8012718:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 801271a:	68fb      	ldr	r3, [r7, #12]
 801271c:	2b00      	cmp	r3, #0
 801271e:	d10b      	bne.n	8012738 <xTimerGenericCommand+0x30>
	__asm volatile
 8012720:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012724:	f383 8811 	msr	BASEPRI, r3
 8012728:	f3bf 8f6f 	isb	sy
 801272c:	f3bf 8f4f 	dsb	sy
 8012730:	623b      	str	r3, [r7, #32]
}
 8012732:	bf00      	nop
 8012734:	bf00      	nop
 8012736:	e7fd      	b.n	8012734 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8012738:	4b19      	ldr	r3, [pc, #100]	@ (80127a0 <xTimerGenericCommand+0x98>)
 801273a:	681b      	ldr	r3, [r3, #0]
 801273c:	2b00      	cmp	r3, #0
 801273e:	d02a      	beq.n	8012796 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8012740:	68bb      	ldr	r3, [r7, #8]
 8012742:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8012744:	687b      	ldr	r3, [r7, #4]
 8012746:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8012748:	68fb      	ldr	r3, [r7, #12]
 801274a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 801274c:	68bb      	ldr	r3, [r7, #8]
 801274e:	2b05      	cmp	r3, #5
 8012750:	dc18      	bgt.n	8012784 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8012752:	f7ff fead 	bl	80124b0 <xTaskGetSchedulerState>
 8012756:	4603      	mov	r3, r0
 8012758:	2b02      	cmp	r3, #2
 801275a:	d109      	bne.n	8012770 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 801275c:	4b10      	ldr	r3, [pc, #64]	@ (80127a0 <xTimerGenericCommand+0x98>)
 801275e:	6818      	ldr	r0, [r3, #0]
 8012760:	f107 0110 	add.w	r1, r7, #16
 8012764:	2300      	movs	r3, #0
 8012766:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012768:	f7fe fc02 	bl	8010f70 <xQueueGenericSend>
 801276c:	6278      	str	r0, [r7, #36]	@ 0x24
 801276e:	e012      	b.n	8012796 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8012770:	4b0b      	ldr	r3, [pc, #44]	@ (80127a0 <xTimerGenericCommand+0x98>)
 8012772:	6818      	ldr	r0, [r3, #0]
 8012774:	f107 0110 	add.w	r1, r7, #16
 8012778:	2300      	movs	r3, #0
 801277a:	2200      	movs	r2, #0
 801277c:	f7fe fbf8 	bl	8010f70 <xQueueGenericSend>
 8012780:	6278      	str	r0, [r7, #36]	@ 0x24
 8012782:	e008      	b.n	8012796 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8012784:	4b06      	ldr	r3, [pc, #24]	@ (80127a0 <xTimerGenericCommand+0x98>)
 8012786:	6818      	ldr	r0, [r3, #0]
 8012788:	f107 0110 	add.w	r1, r7, #16
 801278c:	2300      	movs	r3, #0
 801278e:	683a      	ldr	r2, [r7, #0]
 8012790:	f7fe fcf0 	bl	8011174 <xQueueGenericSendFromISR>
 8012794:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8012796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8012798:	4618      	mov	r0, r3
 801279a:	3728      	adds	r7, #40	@ 0x28
 801279c:	46bd      	mov	sp, r7
 801279e:	bd80      	pop	{r7, pc}
 80127a0:	20002d90 	.word	0x20002d90

080127a4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80127a4:	b580      	push	{r7, lr}
 80127a6:	b088      	sub	sp, #32
 80127a8:	af02      	add	r7, sp, #8
 80127aa:	6078      	str	r0, [r7, #4]
 80127ac:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80127ae:	4b23      	ldr	r3, [pc, #140]	@ (801283c <prvProcessExpiredTimer+0x98>)
 80127b0:	681b      	ldr	r3, [r3, #0]
 80127b2:	68db      	ldr	r3, [r3, #12]
 80127b4:	68db      	ldr	r3, [r3, #12]
 80127b6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80127b8:	697b      	ldr	r3, [r7, #20]
 80127ba:	3304      	adds	r3, #4
 80127bc:	4618      	mov	r0, r3
 80127be:	f7fe faa3 	bl	8010d08 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80127c2:	697b      	ldr	r3, [r7, #20]
 80127c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80127c8:	f003 0304 	and.w	r3, r3, #4
 80127cc:	2b00      	cmp	r3, #0
 80127ce:	d023      	beq.n	8012818 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80127d0:	697b      	ldr	r3, [r7, #20]
 80127d2:	699a      	ldr	r2, [r3, #24]
 80127d4:	687b      	ldr	r3, [r7, #4]
 80127d6:	18d1      	adds	r1, r2, r3
 80127d8:	687b      	ldr	r3, [r7, #4]
 80127da:	683a      	ldr	r2, [r7, #0]
 80127dc:	6978      	ldr	r0, [r7, #20]
 80127de:	f000 f8d5 	bl	801298c <prvInsertTimerInActiveList>
 80127e2:	4603      	mov	r3, r0
 80127e4:	2b00      	cmp	r3, #0
 80127e6:	d020      	beq.n	801282a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80127e8:	2300      	movs	r3, #0
 80127ea:	9300      	str	r3, [sp, #0]
 80127ec:	2300      	movs	r3, #0
 80127ee:	687a      	ldr	r2, [r7, #4]
 80127f0:	2100      	movs	r1, #0
 80127f2:	6978      	ldr	r0, [r7, #20]
 80127f4:	f7ff ff88 	bl	8012708 <xTimerGenericCommand>
 80127f8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80127fa:	693b      	ldr	r3, [r7, #16]
 80127fc:	2b00      	cmp	r3, #0
 80127fe:	d114      	bne.n	801282a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8012800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012804:	f383 8811 	msr	BASEPRI, r3
 8012808:	f3bf 8f6f 	isb	sy
 801280c:	f3bf 8f4f 	dsb	sy
 8012810:	60fb      	str	r3, [r7, #12]
}
 8012812:	bf00      	nop
 8012814:	bf00      	nop
 8012816:	e7fd      	b.n	8012814 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012818:	697b      	ldr	r3, [r7, #20]
 801281a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801281e:	f023 0301 	bic.w	r3, r3, #1
 8012822:	b2da      	uxtb	r2, r3
 8012824:	697b      	ldr	r3, [r7, #20]
 8012826:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801282a:	697b      	ldr	r3, [r7, #20]
 801282c:	6a1b      	ldr	r3, [r3, #32]
 801282e:	6978      	ldr	r0, [r7, #20]
 8012830:	4798      	blx	r3
}
 8012832:	bf00      	nop
 8012834:	3718      	adds	r7, #24
 8012836:	46bd      	mov	sp, r7
 8012838:	bd80      	pop	{r7, pc}
 801283a:	bf00      	nop
 801283c:	20002d88 	.word	0x20002d88

08012840 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8012840:	b580      	push	{r7, lr}
 8012842:	b084      	sub	sp, #16
 8012844:	af00      	add	r7, sp, #0
 8012846:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012848:	f107 0308 	add.w	r3, r7, #8
 801284c:	4618      	mov	r0, r3
 801284e:	f000 f859 	bl	8012904 <prvGetNextExpireTime>
 8012852:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8012854:	68bb      	ldr	r3, [r7, #8]
 8012856:	4619      	mov	r1, r3
 8012858:	68f8      	ldr	r0, [r7, #12]
 801285a:	f000 f805 	bl	8012868 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 801285e:	f000 f8d7 	bl	8012a10 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012862:	bf00      	nop
 8012864:	e7f0      	b.n	8012848 <prvTimerTask+0x8>
	...

08012868 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8012868:	b580      	push	{r7, lr}
 801286a:	b084      	sub	sp, #16
 801286c:	af00      	add	r7, sp, #0
 801286e:	6078      	str	r0, [r7, #4]
 8012870:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8012872:	f7ff fa1b 	bl	8011cac <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8012876:	f107 0308 	add.w	r3, r7, #8
 801287a:	4618      	mov	r0, r3
 801287c:	f000 f866 	bl	801294c <prvSampleTimeNow>
 8012880:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8012882:	68bb      	ldr	r3, [r7, #8]
 8012884:	2b00      	cmp	r3, #0
 8012886:	d130      	bne.n	80128ea <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8012888:	683b      	ldr	r3, [r7, #0]
 801288a:	2b00      	cmp	r3, #0
 801288c:	d10a      	bne.n	80128a4 <prvProcessTimerOrBlockTask+0x3c>
 801288e:	687a      	ldr	r2, [r7, #4]
 8012890:	68fb      	ldr	r3, [r7, #12]
 8012892:	429a      	cmp	r2, r3
 8012894:	d806      	bhi.n	80128a4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8012896:	f7ff fa17 	bl	8011cc8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801289a:	68f9      	ldr	r1, [r7, #12]
 801289c:	6878      	ldr	r0, [r7, #4]
 801289e:	f7ff ff81 	bl	80127a4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80128a2:	e024      	b.n	80128ee <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80128a4:	683b      	ldr	r3, [r7, #0]
 80128a6:	2b00      	cmp	r3, #0
 80128a8:	d008      	beq.n	80128bc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80128aa:	4b13      	ldr	r3, [pc, #76]	@ (80128f8 <prvProcessTimerOrBlockTask+0x90>)
 80128ac:	681b      	ldr	r3, [r3, #0]
 80128ae:	681b      	ldr	r3, [r3, #0]
 80128b0:	2b00      	cmp	r3, #0
 80128b2:	d101      	bne.n	80128b8 <prvProcessTimerOrBlockTask+0x50>
 80128b4:	2301      	movs	r3, #1
 80128b6:	e000      	b.n	80128ba <prvProcessTimerOrBlockTask+0x52>
 80128b8:	2300      	movs	r3, #0
 80128ba:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80128bc:	4b0f      	ldr	r3, [pc, #60]	@ (80128fc <prvProcessTimerOrBlockTask+0x94>)
 80128be:	6818      	ldr	r0, [r3, #0]
 80128c0:	687a      	ldr	r2, [r7, #4]
 80128c2:	68fb      	ldr	r3, [r7, #12]
 80128c4:	1ad3      	subs	r3, r2, r3
 80128c6:	683a      	ldr	r2, [r7, #0]
 80128c8:	4619      	mov	r1, r3
 80128ca:	f7fe ff0d 	bl	80116e8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80128ce:	f7ff f9fb 	bl	8011cc8 <xTaskResumeAll>
 80128d2:	4603      	mov	r3, r0
 80128d4:	2b00      	cmp	r3, #0
 80128d6:	d10a      	bne.n	80128ee <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80128d8:	4b09      	ldr	r3, [pc, #36]	@ (8012900 <prvProcessTimerOrBlockTask+0x98>)
 80128da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80128de:	601a      	str	r2, [r3, #0]
 80128e0:	f3bf 8f4f 	dsb	sy
 80128e4:	f3bf 8f6f 	isb	sy
}
 80128e8:	e001      	b.n	80128ee <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80128ea:	f7ff f9ed 	bl	8011cc8 <xTaskResumeAll>
}
 80128ee:	bf00      	nop
 80128f0:	3710      	adds	r7, #16
 80128f2:	46bd      	mov	sp, r7
 80128f4:	bd80      	pop	{r7, pc}
 80128f6:	bf00      	nop
 80128f8:	20002d8c 	.word	0x20002d8c
 80128fc:	20002d90 	.word	0x20002d90
 8012900:	e000ed04 	.word	0xe000ed04

08012904 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8012904:	b480      	push	{r7}
 8012906:	b085      	sub	sp, #20
 8012908:	af00      	add	r7, sp, #0
 801290a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 801290c:	4b0e      	ldr	r3, [pc, #56]	@ (8012948 <prvGetNextExpireTime+0x44>)
 801290e:	681b      	ldr	r3, [r3, #0]
 8012910:	681b      	ldr	r3, [r3, #0]
 8012912:	2b00      	cmp	r3, #0
 8012914:	d101      	bne.n	801291a <prvGetNextExpireTime+0x16>
 8012916:	2201      	movs	r2, #1
 8012918:	e000      	b.n	801291c <prvGetNextExpireTime+0x18>
 801291a:	2200      	movs	r2, #0
 801291c:	687b      	ldr	r3, [r7, #4]
 801291e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8012920:	687b      	ldr	r3, [r7, #4]
 8012922:	681b      	ldr	r3, [r3, #0]
 8012924:	2b00      	cmp	r3, #0
 8012926:	d105      	bne.n	8012934 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012928:	4b07      	ldr	r3, [pc, #28]	@ (8012948 <prvGetNextExpireTime+0x44>)
 801292a:	681b      	ldr	r3, [r3, #0]
 801292c:	68db      	ldr	r3, [r3, #12]
 801292e:	681b      	ldr	r3, [r3, #0]
 8012930:	60fb      	str	r3, [r7, #12]
 8012932:	e001      	b.n	8012938 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8012934:	2300      	movs	r3, #0
 8012936:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8012938:	68fb      	ldr	r3, [r7, #12]
}
 801293a:	4618      	mov	r0, r3
 801293c:	3714      	adds	r7, #20
 801293e:	46bd      	mov	sp, r7
 8012940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012944:	4770      	bx	lr
 8012946:	bf00      	nop
 8012948:	20002d88 	.word	0x20002d88

0801294c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 801294c:	b580      	push	{r7, lr}
 801294e:	b084      	sub	sp, #16
 8012950:	af00      	add	r7, sp, #0
 8012952:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8012954:	f7ff fa56 	bl	8011e04 <xTaskGetTickCount>
 8012958:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801295a:	4b0b      	ldr	r3, [pc, #44]	@ (8012988 <prvSampleTimeNow+0x3c>)
 801295c:	681b      	ldr	r3, [r3, #0]
 801295e:	68fa      	ldr	r2, [r7, #12]
 8012960:	429a      	cmp	r2, r3
 8012962:	d205      	bcs.n	8012970 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8012964:	f000 f93a 	bl	8012bdc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8012968:	687b      	ldr	r3, [r7, #4]
 801296a:	2201      	movs	r2, #1
 801296c:	601a      	str	r2, [r3, #0]
 801296e:	e002      	b.n	8012976 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8012970:	687b      	ldr	r3, [r7, #4]
 8012972:	2200      	movs	r2, #0
 8012974:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8012976:	4a04      	ldr	r2, [pc, #16]	@ (8012988 <prvSampleTimeNow+0x3c>)
 8012978:	68fb      	ldr	r3, [r7, #12]
 801297a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 801297c:	68fb      	ldr	r3, [r7, #12]
}
 801297e:	4618      	mov	r0, r3
 8012980:	3710      	adds	r7, #16
 8012982:	46bd      	mov	sp, r7
 8012984:	bd80      	pop	{r7, pc}
 8012986:	bf00      	nop
 8012988:	20002d98 	.word	0x20002d98

0801298c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 801298c:	b580      	push	{r7, lr}
 801298e:	b086      	sub	sp, #24
 8012990:	af00      	add	r7, sp, #0
 8012992:	60f8      	str	r0, [r7, #12]
 8012994:	60b9      	str	r1, [r7, #8]
 8012996:	607a      	str	r2, [r7, #4]
 8012998:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801299a:	2300      	movs	r3, #0
 801299c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801299e:	68fb      	ldr	r3, [r7, #12]
 80129a0:	68ba      	ldr	r2, [r7, #8]
 80129a2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80129a4:	68fb      	ldr	r3, [r7, #12]
 80129a6:	68fa      	ldr	r2, [r7, #12]
 80129a8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80129aa:	68ba      	ldr	r2, [r7, #8]
 80129ac:	687b      	ldr	r3, [r7, #4]
 80129ae:	429a      	cmp	r2, r3
 80129b0:	d812      	bhi.n	80129d8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80129b2:	687a      	ldr	r2, [r7, #4]
 80129b4:	683b      	ldr	r3, [r7, #0]
 80129b6:	1ad2      	subs	r2, r2, r3
 80129b8:	68fb      	ldr	r3, [r7, #12]
 80129ba:	699b      	ldr	r3, [r3, #24]
 80129bc:	429a      	cmp	r2, r3
 80129be:	d302      	bcc.n	80129c6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80129c0:	2301      	movs	r3, #1
 80129c2:	617b      	str	r3, [r7, #20]
 80129c4:	e01b      	b.n	80129fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80129c6:	4b10      	ldr	r3, [pc, #64]	@ (8012a08 <prvInsertTimerInActiveList+0x7c>)
 80129c8:	681a      	ldr	r2, [r3, #0]
 80129ca:	68fb      	ldr	r3, [r7, #12]
 80129cc:	3304      	adds	r3, #4
 80129ce:	4619      	mov	r1, r3
 80129d0:	4610      	mov	r0, r2
 80129d2:	f7fe f960 	bl	8010c96 <vListInsert>
 80129d6:	e012      	b.n	80129fe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80129d8:	687a      	ldr	r2, [r7, #4]
 80129da:	683b      	ldr	r3, [r7, #0]
 80129dc:	429a      	cmp	r2, r3
 80129de:	d206      	bcs.n	80129ee <prvInsertTimerInActiveList+0x62>
 80129e0:	68ba      	ldr	r2, [r7, #8]
 80129e2:	683b      	ldr	r3, [r7, #0]
 80129e4:	429a      	cmp	r2, r3
 80129e6:	d302      	bcc.n	80129ee <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80129e8:	2301      	movs	r3, #1
 80129ea:	617b      	str	r3, [r7, #20]
 80129ec:	e007      	b.n	80129fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80129ee:	4b07      	ldr	r3, [pc, #28]	@ (8012a0c <prvInsertTimerInActiveList+0x80>)
 80129f0:	681a      	ldr	r2, [r3, #0]
 80129f2:	68fb      	ldr	r3, [r7, #12]
 80129f4:	3304      	adds	r3, #4
 80129f6:	4619      	mov	r1, r3
 80129f8:	4610      	mov	r0, r2
 80129fa:	f7fe f94c 	bl	8010c96 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80129fe:	697b      	ldr	r3, [r7, #20]
}
 8012a00:	4618      	mov	r0, r3
 8012a02:	3718      	adds	r7, #24
 8012a04:	46bd      	mov	sp, r7
 8012a06:	bd80      	pop	{r7, pc}
 8012a08:	20002d8c 	.word	0x20002d8c
 8012a0c:	20002d88 	.word	0x20002d88

08012a10 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8012a10:	b580      	push	{r7, lr}
 8012a12:	b08e      	sub	sp, #56	@ 0x38
 8012a14:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012a16:	e0ce      	b.n	8012bb6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8012a18:	687b      	ldr	r3, [r7, #4]
 8012a1a:	2b00      	cmp	r3, #0
 8012a1c:	da19      	bge.n	8012a52 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8012a1e:	1d3b      	adds	r3, r7, #4
 8012a20:	3304      	adds	r3, #4
 8012a22:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8012a24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a26:	2b00      	cmp	r3, #0
 8012a28:	d10b      	bne.n	8012a42 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8012a2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a2e:	f383 8811 	msr	BASEPRI, r3
 8012a32:	f3bf 8f6f 	isb	sy
 8012a36:	f3bf 8f4f 	dsb	sy
 8012a3a:	61fb      	str	r3, [r7, #28]
}
 8012a3c:	bf00      	nop
 8012a3e:	bf00      	nop
 8012a40:	e7fd      	b.n	8012a3e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8012a42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a44:	681b      	ldr	r3, [r3, #0]
 8012a46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012a48:	6850      	ldr	r0, [r2, #4]
 8012a4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012a4c:	6892      	ldr	r2, [r2, #8]
 8012a4e:	4611      	mov	r1, r2
 8012a50:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8012a52:	687b      	ldr	r3, [r7, #4]
 8012a54:	2b00      	cmp	r3, #0
 8012a56:	f2c0 80ae 	blt.w	8012bb6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8012a5a:	68fb      	ldr	r3, [r7, #12]
 8012a5c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8012a5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a60:	695b      	ldr	r3, [r3, #20]
 8012a62:	2b00      	cmp	r3, #0
 8012a64:	d004      	beq.n	8012a70 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a68:	3304      	adds	r3, #4
 8012a6a:	4618      	mov	r0, r3
 8012a6c:	f7fe f94c 	bl	8010d08 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8012a70:	463b      	mov	r3, r7
 8012a72:	4618      	mov	r0, r3
 8012a74:	f7ff ff6a 	bl	801294c <prvSampleTimeNow>
 8012a78:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8012a7a:	687b      	ldr	r3, [r7, #4]
 8012a7c:	2b09      	cmp	r3, #9
 8012a7e:	f200 8097 	bhi.w	8012bb0 <prvProcessReceivedCommands+0x1a0>
 8012a82:	a201      	add	r2, pc, #4	@ (adr r2, 8012a88 <prvProcessReceivedCommands+0x78>)
 8012a84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a88:	08012ab1 	.word	0x08012ab1
 8012a8c:	08012ab1 	.word	0x08012ab1
 8012a90:	08012ab1 	.word	0x08012ab1
 8012a94:	08012b27 	.word	0x08012b27
 8012a98:	08012b3b 	.word	0x08012b3b
 8012a9c:	08012b87 	.word	0x08012b87
 8012aa0:	08012ab1 	.word	0x08012ab1
 8012aa4:	08012ab1 	.word	0x08012ab1
 8012aa8:	08012b27 	.word	0x08012b27
 8012aac:	08012b3b 	.word	0x08012b3b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ab2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012ab6:	f043 0301 	orr.w	r3, r3, #1
 8012aba:	b2da      	uxtb	r2, r3
 8012abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012abe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8012ac2:	68ba      	ldr	r2, [r7, #8]
 8012ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ac6:	699b      	ldr	r3, [r3, #24]
 8012ac8:	18d1      	adds	r1, r2, r3
 8012aca:	68bb      	ldr	r3, [r7, #8]
 8012acc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012ace:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012ad0:	f7ff ff5c 	bl	801298c <prvInsertTimerInActiveList>
 8012ad4:	4603      	mov	r3, r0
 8012ad6:	2b00      	cmp	r3, #0
 8012ad8:	d06c      	beq.n	8012bb4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012ada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012adc:	6a1b      	ldr	r3, [r3, #32]
 8012ade:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012ae0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012ae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ae4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012ae8:	f003 0304 	and.w	r3, r3, #4
 8012aec:	2b00      	cmp	r3, #0
 8012aee:	d061      	beq.n	8012bb4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8012af0:	68ba      	ldr	r2, [r7, #8]
 8012af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012af4:	699b      	ldr	r3, [r3, #24]
 8012af6:	441a      	add	r2, r3
 8012af8:	2300      	movs	r3, #0
 8012afa:	9300      	str	r3, [sp, #0]
 8012afc:	2300      	movs	r3, #0
 8012afe:	2100      	movs	r1, #0
 8012b00:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012b02:	f7ff fe01 	bl	8012708 <xTimerGenericCommand>
 8012b06:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8012b08:	6a3b      	ldr	r3, [r7, #32]
 8012b0a:	2b00      	cmp	r3, #0
 8012b0c:	d152      	bne.n	8012bb4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8012b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b12:	f383 8811 	msr	BASEPRI, r3
 8012b16:	f3bf 8f6f 	isb	sy
 8012b1a:	f3bf 8f4f 	dsb	sy
 8012b1e:	61bb      	str	r3, [r7, #24]
}
 8012b20:	bf00      	nop
 8012b22:	bf00      	nop
 8012b24:	e7fd      	b.n	8012b22 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b28:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012b2c:	f023 0301 	bic.w	r3, r3, #1
 8012b30:	b2da      	uxtb	r2, r3
 8012b32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b34:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8012b38:	e03d      	b.n	8012bb6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012b3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b3c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012b40:	f043 0301 	orr.w	r3, r3, #1
 8012b44:	b2da      	uxtb	r2, r3
 8012b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b48:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8012b4c:	68ba      	ldr	r2, [r7, #8]
 8012b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b50:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8012b52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b54:	699b      	ldr	r3, [r3, #24]
 8012b56:	2b00      	cmp	r3, #0
 8012b58:	d10b      	bne.n	8012b72 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8012b5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b5e:	f383 8811 	msr	BASEPRI, r3
 8012b62:	f3bf 8f6f 	isb	sy
 8012b66:	f3bf 8f4f 	dsb	sy
 8012b6a:	617b      	str	r3, [r7, #20]
}
 8012b6c:	bf00      	nop
 8012b6e:	bf00      	nop
 8012b70:	e7fd      	b.n	8012b6e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8012b72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b74:	699a      	ldr	r2, [r3, #24]
 8012b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b78:	18d1      	adds	r1, r2, r3
 8012b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012b7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012b80:	f7ff ff04 	bl	801298c <prvInsertTimerInActiveList>
					break;
 8012b84:	e017      	b.n	8012bb6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8012b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b88:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012b8c:	f003 0302 	and.w	r3, r3, #2
 8012b90:	2b00      	cmp	r3, #0
 8012b92:	d103      	bne.n	8012b9c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8012b94:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012b96:	f000 fbff 	bl	8013398 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8012b9a:	e00c      	b.n	8012bb6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b9e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012ba2:	f023 0301 	bic.w	r3, r3, #1
 8012ba6:	b2da      	uxtb	r2, r3
 8012ba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012baa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8012bae:	e002      	b.n	8012bb6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8012bb0:	bf00      	nop
 8012bb2:	e000      	b.n	8012bb6 <prvProcessReceivedCommands+0x1a6>
					break;
 8012bb4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012bb6:	4b08      	ldr	r3, [pc, #32]	@ (8012bd8 <prvProcessReceivedCommands+0x1c8>)
 8012bb8:	681b      	ldr	r3, [r3, #0]
 8012bba:	1d39      	adds	r1, r7, #4
 8012bbc:	2200      	movs	r2, #0
 8012bbe:	4618      	mov	r0, r3
 8012bc0:	f7fe fb76 	bl	80112b0 <xQueueReceive>
 8012bc4:	4603      	mov	r3, r0
 8012bc6:	2b00      	cmp	r3, #0
 8012bc8:	f47f af26 	bne.w	8012a18 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8012bcc:	bf00      	nop
 8012bce:	bf00      	nop
 8012bd0:	3730      	adds	r7, #48	@ 0x30
 8012bd2:	46bd      	mov	sp, r7
 8012bd4:	bd80      	pop	{r7, pc}
 8012bd6:	bf00      	nop
 8012bd8:	20002d90 	.word	0x20002d90

08012bdc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8012bdc:	b580      	push	{r7, lr}
 8012bde:	b088      	sub	sp, #32
 8012be0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012be2:	e049      	b.n	8012c78 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012be4:	4b2e      	ldr	r3, [pc, #184]	@ (8012ca0 <prvSwitchTimerLists+0xc4>)
 8012be6:	681b      	ldr	r3, [r3, #0]
 8012be8:	68db      	ldr	r3, [r3, #12]
 8012bea:	681b      	ldr	r3, [r3, #0]
 8012bec:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012bee:	4b2c      	ldr	r3, [pc, #176]	@ (8012ca0 <prvSwitchTimerLists+0xc4>)
 8012bf0:	681b      	ldr	r3, [r3, #0]
 8012bf2:	68db      	ldr	r3, [r3, #12]
 8012bf4:	68db      	ldr	r3, [r3, #12]
 8012bf6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012bf8:	68fb      	ldr	r3, [r7, #12]
 8012bfa:	3304      	adds	r3, #4
 8012bfc:	4618      	mov	r0, r3
 8012bfe:	f7fe f883 	bl	8010d08 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012c02:	68fb      	ldr	r3, [r7, #12]
 8012c04:	6a1b      	ldr	r3, [r3, #32]
 8012c06:	68f8      	ldr	r0, [r7, #12]
 8012c08:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012c0a:	68fb      	ldr	r3, [r7, #12]
 8012c0c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012c10:	f003 0304 	and.w	r3, r3, #4
 8012c14:	2b00      	cmp	r3, #0
 8012c16:	d02f      	beq.n	8012c78 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8012c18:	68fb      	ldr	r3, [r7, #12]
 8012c1a:	699b      	ldr	r3, [r3, #24]
 8012c1c:	693a      	ldr	r2, [r7, #16]
 8012c1e:	4413      	add	r3, r2
 8012c20:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8012c22:	68ba      	ldr	r2, [r7, #8]
 8012c24:	693b      	ldr	r3, [r7, #16]
 8012c26:	429a      	cmp	r2, r3
 8012c28:	d90e      	bls.n	8012c48 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8012c2a:	68fb      	ldr	r3, [r7, #12]
 8012c2c:	68ba      	ldr	r2, [r7, #8]
 8012c2e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012c30:	68fb      	ldr	r3, [r7, #12]
 8012c32:	68fa      	ldr	r2, [r7, #12]
 8012c34:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012c36:	4b1a      	ldr	r3, [pc, #104]	@ (8012ca0 <prvSwitchTimerLists+0xc4>)
 8012c38:	681a      	ldr	r2, [r3, #0]
 8012c3a:	68fb      	ldr	r3, [r7, #12]
 8012c3c:	3304      	adds	r3, #4
 8012c3e:	4619      	mov	r1, r3
 8012c40:	4610      	mov	r0, r2
 8012c42:	f7fe f828 	bl	8010c96 <vListInsert>
 8012c46:	e017      	b.n	8012c78 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012c48:	2300      	movs	r3, #0
 8012c4a:	9300      	str	r3, [sp, #0]
 8012c4c:	2300      	movs	r3, #0
 8012c4e:	693a      	ldr	r2, [r7, #16]
 8012c50:	2100      	movs	r1, #0
 8012c52:	68f8      	ldr	r0, [r7, #12]
 8012c54:	f7ff fd58 	bl	8012708 <xTimerGenericCommand>
 8012c58:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8012c5a:	687b      	ldr	r3, [r7, #4]
 8012c5c:	2b00      	cmp	r3, #0
 8012c5e:	d10b      	bne.n	8012c78 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8012c60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c64:	f383 8811 	msr	BASEPRI, r3
 8012c68:	f3bf 8f6f 	isb	sy
 8012c6c:	f3bf 8f4f 	dsb	sy
 8012c70:	603b      	str	r3, [r7, #0]
}
 8012c72:	bf00      	nop
 8012c74:	bf00      	nop
 8012c76:	e7fd      	b.n	8012c74 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012c78:	4b09      	ldr	r3, [pc, #36]	@ (8012ca0 <prvSwitchTimerLists+0xc4>)
 8012c7a:	681b      	ldr	r3, [r3, #0]
 8012c7c:	681b      	ldr	r3, [r3, #0]
 8012c7e:	2b00      	cmp	r3, #0
 8012c80:	d1b0      	bne.n	8012be4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8012c82:	4b07      	ldr	r3, [pc, #28]	@ (8012ca0 <prvSwitchTimerLists+0xc4>)
 8012c84:	681b      	ldr	r3, [r3, #0]
 8012c86:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8012c88:	4b06      	ldr	r3, [pc, #24]	@ (8012ca4 <prvSwitchTimerLists+0xc8>)
 8012c8a:	681b      	ldr	r3, [r3, #0]
 8012c8c:	4a04      	ldr	r2, [pc, #16]	@ (8012ca0 <prvSwitchTimerLists+0xc4>)
 8012c8e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8012c90:	4a04      	ldr	r2, [pc, #16]	@ (8012ca4 <prvSwitchTimerLists+0xc8>)
 8012c92:	697b      	ldr	r3, [r7, #20]
 8012c94:	6013      	str	r3, [r2, #0]
}
 8012c96:	bf00      	nop
 8012c98:	3718      	adds	r7, #24
 8012c9a:	46bd      	mov	sp, r7
 8012c9c:	bd80      	pop	{r7, pc}
 8012c9e:	bf00      	nop
 8012ca0:	20002d88 	.word	0x20002d88
 8012ca4:	20002d8c 	.word	0x20002d8c

08012ca8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8012ca8:	b580      	push	{r7, lr}
 8012caa:	b082      	sub	sp, #8
 8012cac:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8012cae:	f000 f97d 	bl	8012fac <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8012cb2:	4b15      	ldr	r3, [pc, #84]	@ (8012d08 <prvCheckForValidListAndQueue+0x60>)
 8012cb4:	681b      	ldr	r3, [r3, #0]
 8012cb6:	2b00      	cmp	r3, #0
 8012cb8:	d120      	bne.n	8012cfc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8012cba:	4814      	ldr	r0, [pc, #80]	@ (8012d0c <prvCheckForValidListAndQueue+0x64>)
 8012cbc:	f7fd ff9a 	bl	8010bf4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8012cc0:	4813      	ldr	r0, [pc, #76]	@ (8012d10 <prvCheckForValidListAndQueue+0x68>)
 8012cc2:	f7fd ff97 	bl	8010bf4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8012cc6:	4b13      	ldr	r3, [pc, #76]	@ (8012d14 <prvCheckForValidListAndQueue+0x6c>)
 8012cc8:	4a10      	ldr	r2, [pc, #64]	@ (8012d0c <prvCheckForValidListAndQueue+0x64>)
 8012cca:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8012ccc:	4b12      	ldr	r3, [pc, #72]	@ (8012d18 <prvCheckForValidListAndQueue+0x70>)
 8012cce:	4a10      	ldr	r2, [pc, #64]	@ (8012d10 <prvCheckForValidListAndQueue+0x68>)
 8012cd0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8012cd2:	2300      	movs	r3, #0
 8012cd4:	9300      	str	r3, [sp, #0]
 8012cd6:	4b11      	ldr	r3, [pc, #68]	@ (8012d1c <prvCheckForValidListAndQueue+0x74>)
 8012cd8:	4a11      	ldr	r2, [pc, #68]	@ (8012d20 <prvCheckForValidListAndQueue+0x78>)
 8012cda:	2110      	movs	r1, #16
 8012cdc:	200a      	movs	r0, #10
 8012cde:	f7fe f8a7 	bl	8010e30 <xQueueGenericCreateStatic>
 8012ce2:	4603      	mov	r3, r0
 8012ce4:	4a08      	ldr	r2, [pc, #32]	@ (8012d08 <prvCheckForValidListAndQueue+0x60>)
 8012ce6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8012ce8:	4b07      	ldr	r3, [pc, #28]	@ (8012d08 <prvCheckForValidListAndQueue+0x60>)
 8012cea:	681b      	ldr	r3, [r3, #0]
 8012cec:	2b00      	cmp	r3, #0
 8012cee:	d005      	beq.n	8012cfc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8012cf0:	4b05      	ldr	r3, [pc, #20]	@ (8012d08 <prvCheckForValidListAndQueue+0x60>)
 8012cf2:	681b      	ldr	r3, [r3, #0]
 8012cf4:	490b      	ldr	r1, [pc, #44]	@ (8012d24 <prvCheckForValidListAndQueue+0x7c>)
 8012cf6:	4618      	mov	r0, r3
 8012cf8:	f7fe fccc 	bl	8011694 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012cfc:	f000 f988 	bl	8013010 <vPortExitCritical>
}
 8012d00:	bf00      	nop
 8012d02:	46bd      	mov	sp, r7
 8012d04:	bd80      	pop	{r7, pc}
 8012d06:	bf00      	nop
 8012d08:	20002d90 	.word	0x20002d90
 8012d0c:	20002d60 	.word	0x20002d60
 8012d10:	20002d74 	.word	0x20002d74
 8012d14:	20002d88 	.word	0x20002d88
 8012d18:	20002d8c 	.word	0x20002d8c
 8012d1c:	20002e3c 	.word	0x20002e3c
 8012d20:	20002d9c 	.word	0x20002d9c
 8012d24:	080160ac 	.word	0x080160ac

08012d28 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8012d28:	b480      	push	{r7}
 8012d2a:	b085      	sub	sp, #20
 8012d2c:	af00      	add	r7, sp, #0
 8012d2e:	60f8      	str	r0, [r7, #12]
 8012d30:	60b9      	str	r1, [r7, #8]
 8012d32:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8012d34:	68fb      	ldr	r3, [r7, #12]
 8012d36:	3b04      	subs	r3, #4
 8012d38:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8012d3a:	68fb      	ldr	r3, [r7, #12]
 8012d3c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8012d40:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8012d42:	68fb      	ldr	r3, [r7, #12]
 8012d44:	3b04      	subs	r3, #4
 8012d46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8012d48:	68bb      	ldr	r3, [r7, #8]
 8012d4a:	f023 0201 	bic.w	r2, r3, #1
 8012d4e:	68fb      	ldr	r3, [r7, #12]
 8012d50:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8012d52:	68fb      	ldr	r3, [r7, #12]
 8012d54:	3b04      	subs	r3, #4
 8012d56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8012d58:	4a0c      	ldr	r2, [pc, #48]	@ (8012d8c <pxPortInitialiseStack+0x64>)
 8012d5a:	68fb      	ldr	r3, [r7, #12]
 8012d5c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8012d5e:	68fb      	ldr	r3, [r7, #12]
 8012d60:	3b14      	subs	r3, #20
 8012d62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8012d64:	687a      	ldr	r2, [r7, #4]
 8012d66:	68fb      	ldr	r3, [r7, #12]
 8012d68:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8012d6a:	68fb      	ldr	r3, [r7, #12]
 8012d6c:	3b04      	subs	r3, #4
 8012d6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8012d70:	68fb      	ldr	r3, [r7, #12]
 8012d72:	f06f 0202 	mvn.w	r2, #2
 8012d76:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8012d78:	68fb      	ldr	r3, [r7, #12]
 8012d7a:	3b20      	subs	r3, #32
 8012d7c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8012d7e:	68fb      	ldr	r3, [r7, #12]
}
 8012d80:	4618      	mov	r0, r3
 8012d82:	3714      	adds	r7, #20
 8012d84:	46bd      	mov	sp, r7
 8012d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d8a:	4770      	bx	lr
 8012d8c:	08012d91 	.word	0x08012d91

08012d90 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8012d90:	b480      	push	{r7}
 8012d92:	b085      	sub	sp, #20
 8012d94:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8012d96:	2300      	movs	r3, #0
 8012d98:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8012d9a:	4b13      	ldr	r3, [pc, #76]	@ (8012de8 <prvTaskExitError+0x58>)
 8012d9c:	681b      	ldr	r3, [r3, #0]
 8012d9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012da2:	d00b      	beq.n	8012dbc <prvTaskExitError+0x2c>
	__asm volatile
 8012da4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012da8:	f383 8811 	msr	BASEPRI, r3
 8012dac:	f3bf 8f6f 	isb	sy
 8012db0:	f3bf 8f4f 	dsb	sy
 8012db4:	60fb      	str	r3, [r7, #12]
}
 8012db6:	bf00      	nop
 8012db8:	bf00      	nop
 8012dba:	e7fd      	b.n	8012db8 <prvTaskExitError+0x28>
	__asm volatile
 8012dbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012dc0:	f383 8811 	msr	BASEPRI, r3
 8012dc4:	f3bf 8f6f 	isb	sy
 8012dc8:	f3bf 8f4f 	dsb	sy
 8012dcc:	60bb      	str	r3, [r7, #8]
}
 8012dce:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8012dd0:	bf00      	nop
 8012dd2:	687b      	ldr	r3, [r7, #4]
 8012dd4:	2b00      	cmp	r3, #0
 8012dd6:	d0fc      	beq.n	8012dd2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8012dd8:	bf00      	nop
 8012dda:	bf00      	nop
 8012ddc:	3714      	adds	r7, #20
 8012dde:	46bd      	mov	sp, r7
 8012de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012de4:	4770      	bx	lr
 8012de6:	bf00      	nop
 8012de8:	20000010 	.word	0x20000010
 8012dec:	00000000 	.word	0x00000000

08012df0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8012df0:	4b07      	ldr	r3, [pc, #28]	@ (8012e10 <pxCurrentTCBConst2>)
 8012df2:	6819      	ldr	r1, [r3, #0]
 8012df4:	6808      	ldr	r0, [r1, #0]
 8012df6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012dfa:	f380 8809 	msr	PSP, r0
 8012dfe:	f3bf 8f6f 	isb	sy
 8012e02:	f04f 0000 	mov.w	r0, #0
 8012e06:	f380 8811 	msr	BASEPRI, r0
 8012e0a:	4770      	bx	lr
 8012e0c:	f3af 8000 	nop.w

08012e10 <pxCurrentTCBConst2>:
 8012e10:	20002860 	.word	0x20002860
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8012e14:	bf00      	nop
 8012e16:	bf00      	nop

08012e18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8012e18:	4808      	ldr	r0, [pc, #32]	@ (8012e3c <prvPortStartFirstTask+0x24>)
 8012e1a:	6800      	ldr	r0, [r0, #0]
 8012e1c:	6800      	ldr	r0, [r0, #0]
 8012e1e:	f380 8808 	msr	MSP, r0
 8012e22:	f04f 0000 	mov.w	r0, #0
 8012e26:	f380 8814 	msr	CONTROL, r0
 8012e2a:	b662      	cpsie	i
 8012e2c:	b661      	cpsie	f
 8012e2e:	f3bf 8f4f 	dsb	sy
 8012e32:	f3bf 8f6f 	isb	sy
 8012e36:	df00      	svc	0
 8012e38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8012e3a:	bf00      	nop
 8012e3c:	e000ed08 	.word	0xe000ed08

08012e40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8012e40:	b580      	push	{r7, lr}
 8012e42:	b088      	sub	sp, #32
 8012e44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8012e46:	4b50      	ldr	r3, [pc, #320]	@ (8012f88 <xPortStartScheduler+0x148>)
 8012e48:	681b      	ldr	r3, [r3, #0]
 8012e4a:	4a50      	ldr	r2, [pc, #320]	@ (8012f8c <xPortStartScheduler+0x14c>)
 8012e4c:	4293      	cmp	r3, r2
 8012e4e:	d10b      	bne.n	8012e68 <xPortStartScheduler+0x28>
	__asm volatile
 8012e50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e54:	f383 8811 	msr	BASEPRI, r3
 8012e58:	f3bf 8f6f 	isb	sy
 8012e5c:	f3bf 8f4f 	dsb	sy
 8012e60:	617b      	str	r3, [r7, #20]
}
 8012e62:	bf00      	nop
 8012e64:	bf00      	nop
 8012e66:	e7fd      	b.n	8012e64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8012e68:	4b47      	ldr	r3, [pc, #284]	@ (8012f88 <xPortStartScheduler+0x148>)
 8012e6a:	681b      	ldr	r3, [r3, #0]
 8012e6c:	4a48      	ldr	r2, [pc, #288]	@ (8012f90 <xPortStartScheduler+0x150>)
 8012e6e:	4293      	cmp	r3, r2
 8012e70:	d10b      	bne.n	8012e8a <xPortStartScheduler+0x4a>
	__asm volatile
 8012e72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e76:	f383 8811 	msr	BASEPRI, r3
 8012e7a:	f3bf 8f6f 	isb	sy
 8012e7e:	f3bf 8f4f 	dsb	sy
 8012e82:	61bb      	str	r3, [r7, #24]
}
 8012e84:	bf00      	nop
 8012e86:	bf00      	nop
 8012e88:	e7fd      	b.n	8012e86 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8012e8a:	4b42      	ldr	r3, [pc, #264]	@ (8012f94 <xPortStartScheduler+0x154>)
 8012e8c:	61fb      	str	r3, [r7, #28]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8012e8e:	69fb      	ldr	r3, [r7, #28]
 8012e90:	781b      	ldrb	r3, [r3, #0]
 8012e92:	b2db      	uxtb	r3, r3
 8012e94:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8012e96:	69fb      	ldr	r3, [r7, #28]
 8012e98:	22ff      	movs	r2, #255	@ 0xff
 8012e9a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8012e9c:	69fb      	ldr	r3, [r7, #28]
 8012e9e:	781b      	ldrb	r3, [r3, #0]
 8012ea0:	b2db      	uxtb	r3, r3
 8012ea2:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8012ea4:	79fb      	ldrb	r3, [r7, #7]
 8012ea6:	b2db      	uxtb	r3, r3
 8012ea8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8012eac:	b2da      	uxtb	r2, r3
 8012eae:	4b3a      	ldr	r3, [pc, #232]	@ (8012f98 <xPortStartScheduler+0x158>)
 8012eb0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8012eb2:	4b3a      	ldr	r3, [pc, #232]	@ (8012f9c <xPortStartScheduler+0x15c>)
 8012eb4:	2207      	movs	r2, #7
 8012eb6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8012eb8:	e009      	b.n	8012ece <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8012eba:	4b38      	ldr	r3, [pc, #224]	@ (8012f9c <xPortStartScheduler+0x15c>)
 8012ebc:	681b      	ldr	r3, [r3, #0]
 8012ebe:	3b01      	subs	r3, #1
 8012ec0:	4a36      	ldr	r2, [pc, #216]	@ (8012f9c <xPortStartScheduler+0x15c>)
 8012ec2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8012ec4:	79fb      	ldrb	r3, [r7, #7]
 8012ec6:	b2db      	uxtb	r3, r3
 8012ec8:	005b      	lsls	r3, r3, #1
 8012eca:	b2db      	uxtb	r3, r3
 8012ecc:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8012ece:	79fb      	ldrb	r3, [r7, #7]
 8012ed0:	b2db      	uxtb	r3, r3
 8012ed2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012ed6:	2b80      	cmp	r3, #128	@ 0x80
 8012ed8:	d0ef      	beq.n	8012eba <xPortStartScheduler+0x7a>
		#ifdef __NVIC_PRIO_BITS
		{
			/* Check the CMSIS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
 8012eda:	4b30      	ldr	r3, [pc, #192]	@ (8012f9c <xPortStartScheduler+0x15c>)
 8012edc:	681b      	ldr	r3, [r3, #0]
 8012ede:	f1c3 0307 	rsb	r3, r3, #7
 8012ee2:	2b04      	cmp	r3, #4
 8012ee4:	d00b      	beq.n	8012efe <xPortStartScheduler+0xbe>
	__asm volatile
 8012ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012eea:	f383 8811 	msr	BASEPRI, r3
 8012eee:	f3bf 8f6f 	isb	sy
 8012ef2:	f3bf 8f4f 	dsb	sy
 8012ef6:	613b      	str	r3, [r7, #16]
}
 8012ef8:	bf00      	nop
 8012efa:	bf00      	nop
 8012efc:	e7fd      	b.n	8012efa <xPortStartScheduler+0xba>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8012efe:	4b27      	ldr	r3, [pc, #156]	@ (8012f9c <xPortStartScheduler+0x15c>)
 8012f00:	681b      	ldr	r3, [r3, #0]
 8012f02:	f1c3 0307 	rsb	r3, r3, #7
 8012f06:	2b04      	cmp	r3, #4
 8012f08:	d00b      	beq.n	8012f22 <xPortStartScheduler+0xe2>
	__asm volatile
 8012f0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f0e:	f383 8811 	msr	BASEPRI, r3
 8012f12:	f3bf 8f6f 	isb	sy
 8012f16:	f3bf 8f4f 	dsb	sy
 8012f1a:	60fb      	str	r3, [r7, #12]
}
 8012f1c:	bf00      	nop
 8012f1e:	bf00      	nop
 8012f20:	e7fd      	b.n	8012f1e <xPortStartScheduler+0xde>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8012f22:	4b1e      	ldr	r3, [pc, #120]	@ (8012f9c <xPortStartScheduler+0x15c>)
 8012f24:	681b      	ldr	r3, [r3, #0]
 8012f26:	021b      	lsls	r3, r3, #8
 8012f28:	4a1c      	ldr	r2, [pc, #112]	@ (8012f9c <xPortStartScheduler+0x15c>)
 8012f2a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8012f2c:	4b1b      	ldr	r3, [pc, #108]	@ (8012f9c <xPortStartScheduler+0x15c>)
 8012f2e:	681b      	ldr	r3, [r3, #0]
 8012f30:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8012f34:	4a19      	ldr	r2, [pc, #100]	@ (8012f9c <xPortStartScheduler+0x15c>)
 8012f36:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8012f38:	68bb      	ldr	r3, [r7, #8]
 8012f3a:	b2da      	uxtb	r2, r3
 8012f3c:	69fb      	ldr	r3, [r7, #28]
 8012f3e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8012f40:	4b17      	ldr	r3, [pc, #92]	@ (8012fa0 <xPortStartScheduler+0x160>)
 8012f42:	681b      	ldr	r3, [r3, #0]
 8012f44:	4a16      	ldr	r2, [pc, #88]	@ (8012fa0 <xPortStartScheduler+0x160>)
 8012f46:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8012f4a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8012f4c:	4b14      	ldr	r3, [pc, #80]	@ (8012fa0 <xPortStartScheduler+0x160>)
 8012f4e:	681b      	ldr	r3, [r3, #0]
 8012f50:	4a13      	ldr	r2, [pc, #76]	@ (8012fa0 <xPortStartScheduler+0x160>)
 8012f52:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8012f56:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8012f58:	f000 f8e0 	bl	801311c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8012f5c:	4b11      	ldr	r3, [pc, #68]	@ (8012fa4 <xPortStartScheduler+0x164>)
 8012f5e:	2200      	movs	r2, #0
 8012f60:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8012f62:	f000 f8ff 	bl	8013164 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8012f66:	4b10      	ldr	r3, [pc, #64]	@ (8012fa8 <xPortStartScheduler+0x168>)
 8012f68:	681b      	ldr	r3, [r3, #0]
 8012f6a:	4a0f      	ldr	r2, [pc, #60]	@ (8012fa8 <xPortStartScheduler+0x168>)
 8012f6c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8012f70:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8012f72:	f7ff ff51 	bl	8012e18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8012f76:	f7ff f80f 	bl	8011f98 <vTaskSwitchContext>
	prvTaskExitError();
 8012f7a:	f7ff ff09 	bl	8012d90 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8012f7e:	2300      	movs	r3, #0
}
 8012f80:	4618      	mov	r0, r3
 8012f82:	3720      	adds	r7, #32
 8012f84:	46bd      	mov	sp, r7
 8012f86:	bd80      	pop	{r7, pc}
 8012f88:	e000ed00 	.word	0xe000ed00
 8012f8c:	410fc271 	.word	0x410fc271
 8012f90:	410fc270 	.word	0x410fc270
 8012f94:	e000e400 	.word	0xe000e400
 8012f98:	20002e8c 	.word	0x20002e8c
 8012f9c:	20002e90 	.word	0x20002e90
 8012fa0:	e000ed20 	.word	0xe000ed20
 8012fa4:	20000010 	.word	0x20000010
 8012fa8:	e000ef34 	.word	0xe000ef34

08012fac <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8012fac:	b480      	push	{r7}
 8012fae:	b083      	sub	sp, #12
 8012fb0:	af00      	add	r7, sp, #0
	__asm volatile
 8012fb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012fb6:	f383 8811 	msr	BASEPRI, r3
 8012fba:	f3bf 8f6f 	isb	sy
 8012fbe:	f3bf 8f4f 	dsb	sy
 8012fc2:	607b      	str	r3, [r7, #4]
}
 8012fc4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8012fc6:	4b10      	ldr	r3, [pc, #64]	@ (8013008 <vPortEnterCritical+0x5c>)
 8012fc8:	681b      	ldr	r3, [r3, #0]
 8012fca:	3301      	adds	r3, #1
 8012fcc:	4a0e      	ldr	r2, [pc, #56]	@ (8013008 <vPortEnterCritical+0x5c>)
 8012fce:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8012fd0:	4b0d      	ldr	r3, [pc, #52]	@ (8013008 <vPortEnterCritical+0x5c>)
 8012fd2:	681b      	ldr	r3, [r3, #0]
 8012fd4:	2b01      	cmp	r3, #1
 8012fd6:	d110      	bne.n	8012ffa <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8012fd8:	4b0c      	ldr	r3, [pc, #48]	@ (801300c <vPortEnterCritical+0x60>)
 8012fda:	681b      	ldr	r3, [r3, #0]
 8012fdc:	b2db      	uxtb	r3, r3
 8012fde:	2b00      	cmp	r3, #0
 8012fe0:	d00b      	beq.n	8012ffa <vPortEnterCritical+0x4e>
	__asm volatile
 8012fe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012fe6:	f383 8811 	msr	BASEPRI, r3
 8012fea:	f3bf 8f6f 	isb	sy
 8012fee:	f3bf 8f4f 	dsb	sy
 8012ff2:	603b      	str	r3, [r7, #0]
}
 8012ff4:	bf00      	nop
 8012ff6:	bf00      	nop
 8012ff8:	e7fd      	b.n	8012ff6 <vPortEnterCritical+0x4a>
	}
}
 8012ffa:	bf00      	nop
 8012ffc:	370c      	adds	r7, #12
 8012ffe:	46bd      	mov	sp, r7
 8013000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013004:	4770      	bx	lr
 8013006:	bf00      	nop
 8013008:	20000010 	.word	0x20000010
 801300c:	e000ed04 	.word	0xe000ed04

08013010 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8013010:	b480      	push	{r7}
 8013012:	b083      	sub	sp, #12
 8013014:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8013016:	4b12      	ldr	r3, [pc, #72]	@ (8013060 <vPortExitCritical+0x50>)
 8013018:	681b      	ldr	r3, [r3, #0]
 801301a:	2b00      	cmp	r3, #0
 801301c:	d10b      	bne.n	8013036 <vPortExitCritical+0x26>
	__asm volatile
 801301e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013022:	f383 8811 	msr	BASEPRI, r3
 8013026:	f3bf 8f6f 	isb	sy
 801302a:	f3bf 8f4f 	dsb	sy
 801302e:	607b      	str	r3, [r7, #4]
}
 8013030:	bf00      	nop
 8013032:	bf00      	nop
 8013034:	e7fd      	b.n	8013032 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8013036:	4b0a      	ldr	r3, [pc, #40]	@ (8013060 <vPortExitCritical+0x50>)
 8013038:	681b      	ldr	r3, [r3, #0]
 801303a:	3b01      	subs	r3, #1
 801303c:	4a08      	ldr	r2, [pc, #32]	@ (8013060 <vPortExitCritical+0x50>)
 801303e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8013040:	4b07      	ldr	r3, [pc, #28]	@ (8013060 <vPortExitCritical+0x50>)
 8013042:	681b      	ldr	r3, [r3, #0]
 8013044:	2b00      	cmp	r3, #0
 8013046:	d105      	bne.n	8013054 <vPortExitCritical+0x44>
 8013048:	2300      	movs	r3, #0
 801304a:	603b      	str	r3, [r7, #0]
	__asm volatile
 801304c:	683b      	ldr	r3, [r7, #0]
 801304e:	f383 8811 	msr	BASEPRI, r3
}
 8013052:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8013054:	bf00      	nop
 8013056:	370c      	adds	r7, #12
 8013058:	46bd      	mov	sp, r7
 801305a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801305e:	4770      	bx	lr
 8013060:	20000010 	.word	0x20000010
	...

08013070 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8013070:	f3ef 8009 	mrs	r0, PSP
 8013074:	f3bf 8f6f 	isb	sy
 8013078:	4b15      	ldr	r3, [pc, #84]	@ (80130d0 <pxCurrentTCBConst>)
 801307a:	681a      	ldr	r2, [r3, #0]
 801307c:	f01e 0f10 	tst.w	lr, #16
 8013080:	bf08      	it	eq
 8013082:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013086:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801308a:	6010      	str	r0, [r2, #0]
 801308c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013090:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8013094:	f380 8811 	msr	BASEPRI, r0
 8013098:	f3bf 8f4f 	dsb	sy
 801309c:	f3bf 8f6f 	isb	sy
 80130a0:	f7fe ff7a 	bl	8011f98 <vTaskSwitchContext>
 80130a4:	f04f 0000 	mov.w	r0, #0
 80130a8:	f380 8811 	msr	BASEPRI, r0
 80130ac:	bc09      	pop	{r0, r3}
 80130ae:	6819      	ldr	r1, [r3, #0]
 80130b0:	6808      	ldr	r0, [r1, #0]
 80130b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80130b6:	f01e 0f10 	tst.w	lr, #16
 80130ba:	bf08      	it	eq
 80130bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80130c0:	f380 8809 	msr	PSP, r0
 80130c4:	f3bf 8f6f 	isb	sy
 80130c8:	4770      	bx	lr
 80130ca:	bf00      	nop
 80130cc:	f3af 8000 	nop.w

080130d0 <pxCurrentTCBConst>:
 80130d0:	20002860 	.word	0x20002860
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80130d4:	bf00      	nop
 80130d6:	bf00      	nop

080130d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80130d8:	b580      	push	{r7, lr}
 80130da:	b082      	sub	sp, #8
 80130dc:	af00      	add	r7, sp, #0
	__asm volatile
 80130de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130e2:	f383 8811 	msr	BASEPRI, r3
 80130e6:	f3bf 8f6f 	isb	sy
 80130ea:	f3bf 8f4f 	dsb	sy
 80130ee:	607b      	str	r3, [r7, #4]
}
 80130f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80130f2:	f7fe fe97 	bl	8011e24 <xTaskIncrementTick>
 80130f6:	4603      	mov	r3, r0
 80130f8:	2b00      	cmp	r3, #0
 80130fa:	d003      	beq.n	8013104 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80130fc:	4b06      	ldr	r3, [pc, #24]	@ (8013118 <xPortSysTickHandler+0x40>)
 80130fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013102:	601a      	str	r2, [r3, #0]
 8013104:	2300      	movs	r3, #0
 8013106:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013108:	683b      	ldr	r3, [r7, #0]
 801310a:	f383 8811 	msr	BASEPRI, r3
}
 801310e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8013110:	bf00      	nop
 8013112:	3708      	adds	r7, #8
 8013114:	46bd      	mov	sp, r7
 8013116:	bd80      	pop	{r7, pc}
 8013118:	e000ed04 	.word	0xe000ed04

0801311c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801311c:	b480      	push	{r7}
 801311e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8013120:	4b0b      	ldr	r3, [pc, #44]	@ (8013150 <vPortSetupTimerInterrupt+0x34>)
 8013122:	2200      	movs	r2, #0
 8013124:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8013126:	4b0b      	ldr	r3, [pc, #44]	@ (8013154 <vPortSetupTimerInterrupt+0x38>)
 8013128:	2200      	movs	r2, #0
 801312a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801312c:	4b0a      	ldr	r3, [pc, #40]	@ (8013158 <vPortSetupTimerInterrupt+0x3c>)
 801312e:	681b      	ldr	r3, [r3, #0]
 8013130:	4a0a      	ldr	r2, [pc, #40]	@ (801315c <vPortSetupTimerInterrupt+0x40>)
 8013132:	fba2 2303 	umull	r2, r3, r2, r3
 8013136:	099b      	lsrs	r3, r3, #6
 8013138:	4a09      	ldr	r2, [pc, #36]	@ (8013160 <vPortSetupTimerInterrupt+0x44>)
 801313a:	3b01      	subs	r3, #1
 801313c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801313e:	4b04      	ldr	r3, [pc, #16]	@ (8013150 <vPortSetupTimerInterrupt+0x34>)
 8013140:	2207      	movs	r2, #7
 8013142:	601a      	str	r2, [r3, #0]
}
 8013144:	bf00      	nop
 8013146:	46bd      	mov	sp, r7
 8013148:	f85d 7b04 	ldr.w	r7, [sp], #4
 801314c:	4770      	bx	lr
 801314e:	bf00      	nop
 8013150:	e000e010 	.word	0xe000e010
 8013154:	e000e018 	.word	0xe000e018
 8013158:	20000004 	.word	0x20000004
 801315c:	10624dd3 	.word	0x10624dd3
 8013160:	e000e014 	.word	0xe000e014

08013164 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8013164:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8013174 <vPortEnableVFP+0x10>
 8013168:	6801      	ldr	r1, [r0, #0]
 801316a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801316e:	6001      	str	r1, [r0, #0]
 8013170:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8013172:	bf00      	nop
 8013174:	e000ed88 	.word	0xe000ed88

08013178 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8013178:	b480      	push	{r7}
 801317a:	b085      	sub	sp, #20
 801317c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801317e:	f3ef 8305 	mrs	r3, IPSR
 8013182:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013184:	68fb      	ldr	r3, [r7, #12]
 8013186:	2b0f      	cmp	r3, #15
 8013188:	d915      	bls.n	80131b6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801318a:	4a18      	ldr	r2, [pc, #96]	@ (80131ec <vPortValidateInterruptPriority+0x74>)
 801318c:	68fb      	ldr	r3, [r7, #12]
 801318e:	4413      	add	r3, r2
 8013190:	781b      	ldrb	r3, [r3, #0]
 8013192:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013194:	4b16      	ldr	r3, [pc, #88]	@ (80131f0 <vPortValidateInterruptPriority+0x78>)
 8013196:	781b      	ldrb	r3, [r3, #0]
 8013198:	7afa      	ldrb	r2, [r7, #11]
 801319a:	429a      	cmp	r2, r3
 801319c:	d20b      	bcs.n	80131b6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801319e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80131a2:	f383 8811 	msr	BASEPRI, r3
 80131a6:	f3bf 8f6f 	isb	sy
 80131aa:	f3bf 8f4f 	dsb	sy
 80131ae:	607b      	str	r3, [r7, #4]
}
 80131b0:	bf00      	nop
 80131b2:	bf00      	nop
 80131b4:	e7fd      	b.n	80131b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80131b6:	4b0f      	ldr	r3, [pc, #60]	@ (80131f4 <vPortValidateInterruptPriority+0x7c>)
 80131b8:	681b      	ldr	r3, [r3, #0]
 80131ba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80131be:	4b0e      	ldr	r3, [pc, #56]	@ (80131f8 <vPortValidateInterruptPriority+0x80>)
 80131c0:	681b      	ldr	r3, [r3, #0]
 80131c2:	429a      	cmp	r2, r3
 80131c4:	d90b      	bls.n	80131de <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80131c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80131ca:	f383 8811 	msr	BASEPRI, r3
 80131ce:	f3bf 8f6f 	isb	sy
 80131d2:	f3bf 8f4f 	dsb	sy
 80131d6:	603b      	str	r3, [r7, #0]
}
 80131d8:	bf00      	nop
 80131da:	bf00      	nop
 80131dc:	e7fd      	b.n	80131da <vPortValidateInterruptPriority+0x62>
	}
 80131de:	bf00      	nop
 80131e0:	3714      	adds	r7, #20
 80131e2:	46bd      	mov	sp, r7
 80131e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131e8:	4770      	bx	lr
 80131ea:	bf00      	nop
 80131ec:	e000e3f0 	.word	0xe000e3f0
 80131f0:	20002e8c 	.word	0x20002e8c
 80131f4:	e000ed0c 	.word	0xe000ed0c
 80131f8:	20002e90 	.word	0x20002e90

080131fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80131fc:	b580      	push	{r7, lr}
 80131fe:	b08a      	sub	sp, #40	@ 0x28
 8013200:	af00      	add	r7, sp, #0
 8013202:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8013204:	2300      	movs	r3, #0
 8013206:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8013208:	f7fe fd50 	bl	8011cac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801320c:	4b5c      	ldr	r3, [pc, #368]	@ (8013380 <pvPortMalloc+0x184>)
 801320e:	681b      	ldr	r3, [r3, #0]
 8013210:	2b00      	cmp	r3, #0
 8013212:	d101      	bne.n	8013218 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8013214:	f000 f924 	bl	8013460 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8013218:	4b5a      	ldr	r3, [pc, #360]	@ (8013384 <pvPortMalloc+0x188>)
 801321a:	681a      	ldr	r2, [r3, #0]
 801321c:	687b      	ldr	r3, [r7, #4]
 801321e:	4013      	ands	r3, r2
 8013220:	2b00      	cmp	r3, #0
 8013222:	f040 8095 	bne.w	8013350 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8013226:	687b      	ldr	r3, [r7, #4]
 8013228:	2b00      	cmp	r3, #0
 801322a:	d01e      	beq.n	801326a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801322c:	2208      	movs	r2, #8
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	4413      	add	r3, r2
 8013232:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013234:	687b      	ldr	r3, [r7, #4]
 8013236:	f003 0307 	and.w	r3, r3, #7
 801323a:	2b00      	cmp	r3, #0
 801323c:	d015      	beq.n	801326a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801323e:	687b      	ldr	r3, [r7, #4]
 8013240:	f023 0307 	bic.w	r3, r3, #7
 8013244:	3308      	adds	r3, #8
 8013246:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013248:	687b      	ldr	r3, [r7, #4]
 801324a:	f003 0307 	and.w	r3, r3, #7
 801324e:	2b00      	cmp	r3, #0
 8013250:	d00b      	beq.n	801326a <pvPortMalloc+0x6e>
	__asm volatile
 8013252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013256:	f383 8811 	msr	BASEPRI, r3
 801325a:	f3bf 8f6f 	isb	sy
 801325e:	f3bf 8f4f 	dsb	sy
 8013262:	617b      	str	r3, [r7, #20]
}
 8013264:	bf00      	nop
 8013266:	bf00      	nop
 8013268:	e7fd      	b.n	8013266 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801326a:	687b      	ldr	r3, [r7, #4]
 801326c:	2b00      	cmp	r3, #0
 801326e:	d06f      	beq.n	8013350 <pvPortMalloc+0x154>
 8013270:	4b45      	ldr	r3, [pc, #276]	@ (8013388 <pvPortMalloc+0x18c>)
 8013272:	681b      	ldr	r3, [r3, #0]
 8013274:	687a      	ldr	r2, [r7, #4]
 8013276:	429a      	cmp	r2, r3
 8013278:	d86a      	bhi.n	8013350 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801327a:	4b44      	ldr	r3, [pc, #272]	@ (801338c <pvPortMalloc+0x190>)
 801327c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801327e:	4b43      	ldr	r3, [pc, #268]	@ (801338c <pvPortMalloc+0x190>)
 8013280:	681b      	ldr	r3, [r3, #0]
 8013282:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013284:	e004      	b.n	8013290 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8013286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013288:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801328a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801328c:	681b      	ldr	r3, [r3, #0]
 801328e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013292:	685b      	ldr	r3, [r3, #4]
 8013294:	687a      	ldr	r2, [r7, #4]
 8013296:	429a      	cmp	r2, r3
 8013298:	d903      	bls.n	80132a2 <pvPortMalloc+0xa6>
 801329a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801329c:	681b      	ldr	r3, [r3, #0]
 801329e:	2b00      	cmp	r3, #0
 80132a0:	d1f1      	bne.n	8013286 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80132a2:	4b37      	ldr	r3, [pc, #220]	@ (8013380 <pvPortMalloc+0x184>)
 80132a4:	681b      	ldr	r3, [r3, #0]
 80132a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80132a8:	429a      	cmp	r2, r3
 80132aa:	d051      	beq.n	8013350 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80132ac:	6a3b      	ldr	r3, [r7, #32]
 80132ae:	681b      	ldr	r3, [r3, #0]
 80132b0:	2208      	movs	r2, #8
 80132b2:	4413      	add	r3, r2
 80132b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80132b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80132b8:	681a      	ldr	r2, [r3, #0]
 80132ba:	6a3b      	ldr	r3, [r7, #32]
 80132bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80132be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80132c0:	685a      	ldr	r2, [r3, #4]
 80132c2:	687b      	ldr	r3, [r7, #4]
 80132c4:	1ad2      	subs	r2, r2, r3
 80132c6:	2308      	movs	r3, #8
 80132c8:	005b      	lsls	r3, r3, #1
 80132ca:	429a      	cmp	r2, r3
 80132cc:	d920      	bls.n	8013310 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80132ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80132d0:	687b      	ldr	r3, [r7, #4]
 80132d2:	4413      	add	r3, r2
 80132d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80132d6:	69bb      	ldr	r3, [r7, #24]
 80132d8:	f003 0307 	and.w	r3, r3, #7
 80132dc:	2b00      	cmp	r3, #0
 80132de:	d00b      	beq.n	80132f8 <pvPortMalloc+0xfc>
	__asm volatile
 80132e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80132e4:	f383 8811 	msr	BASEPRI, r3
 80132e8:	f3bf 8f6f 	isb	sy
 80132ec:	f3bf 8f4f 	dsb	sy
 80132f0:	613b      	str	r3, [r7, #16]
}
 80132f2:	bf00      	nop
 80132f4:	bf00      	nop
 80132f6:	e7fd      	b.n	80132f4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80132f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80132fa:	685a      	ldr	r2, [r3, #4]
 80132fc:	687b      	ldr	r3, [r7, #4]
 80132fe:	1ad2      	subs	r2, r2, r3
 8013300:	69bb      	ldr	r3, [r7, #24]
 8013302:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8013304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013306:	687a      	ldr	r2, [r7, #4]
 8013308:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801330a:	69b8      	ldr	r0, [r7, #24]
 801330c:	f000 f90a 	bl	8013524 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8013310:	4b1d      	ldr	r3, [pc, #116]	@ (8013388 <pvPortMalloc+0x18c>)
 8013312:	681a      	ldr	r2, [r3, #0]
 8013314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013316:	685b      	ldr	r3, [r3, #4]
 8013318:	1ad3      	subs	r3, r2, r3
 801331a:	4a1b      	ldr	r2, [pc, #108]	@ (8013388 <pvPortMalloc+0x18c>)
 801331c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801331e:	4b1a      	ldr	r3, [pc, #104]	@ (8013388 <pvPortMalloc+0x18c>)
 8013320:	681a      	ldr	r2, [r3, #0]
 8013322:	4b1b      	ldr	r3, [pc, #108]	@ (8013390 <pvPortMalloc+0x194>)
 8013324:	681b      	ldr	r3, [r3, #0]
 8013326:	429a      	cmp	r2, r3
 8013328:	d203      	bcs.n	8013332 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801332a:	4b17      	ldr	r3, [pc, #92]	@ (8013388 <pvPortMalloc+0x18c>)
 801332c:	681b      	ldr	r3, [r3, #0]
 801332e:	4a18      	ldr	r2, [pc, #96]	@ (8013390 <pvPortMalloc+0x194>)
 8013330:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8013332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013334:	685a      	ldr	r2, [r3, #4]
 8013336:	4b13      	ldr	r3, [pc, #76]	@ (8013384 <pvPortMalloc+0x188>)
 8013338:	681b      	ldr	r3, [r3, #0]
 801333a:	431a      	orrs	r2, r3
 801333c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801333e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8013340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013342:	2200      	movs	r2, #0
 8013344:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8013346:	4b13      	ldr	r3, [pc, #76]	@ (8013394 <pvPortMalloc+0x198>)
 8013348:	681b      	ldr	r3, [r3, #0]
 801334a:	3301      	adds	r3, #1
 801334c:	4a11      	ldr	r2, [pc, #68]	@ (8013394 <pvPortMalloc+0x198>)
 801334e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8013350:	f7fe fcba 	bl	8011cc8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8013354:	69fb      	ldr	r3, [r7, #28]
 8013356:	f003 0307 	and.w	r3, r3, #7
 801335a:	2b00      	cmp	r3, #0
 801335c:	d00b      	beq.n	8013376 <pvPortMalloc+0x17a>
	__asm volatile
 801335e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013362:	f383 8811 	msr	BASEPRI, r3
 8013366:	f3bf 8f6f 	isb	sy
 801336a:	f3bf 8f4f 	dsb	sy
 801336e:	60fb      	str	r3, [r7, #12]
}
 8013370:	bf00      	nop
 8013372:	bf00      	nop
 8013374:	e7fd      	b.n	8013372 <pvPortMalloc+0x176>
	return pvReturn;
 8013376:	69fb      	ldr	r3, [r7, #28]
}
 8013378:	4618      	mov	r0, r3
 801337a:	3728      	adds	r7, #40	@ 0x28
 801337c:	46bd      	mov	sp, r7
 801337e:	bd80      	pop	{r7, pc}
 8013380:	20006a9c 	.word	0x20006a9c
 8013384:	20006ab0 	.word	0x20006ab0
 8013388:	20006aa0 	.word	0x20006aa0
 801338c:	20006a94 	.word	0x20006a94
 8013390:	20006aa4 	.word	0x20006aa4
 8013394:	20006aa8 	.word	0x20006aa8

08013398 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8013398:	b580      	push	{r7, lr}
 801339a:	b086      	sub	sp, #24
 801339c:	af00      	add	r7, sp, #0
 801339e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80133a0:	687b      	ldr	r3, [r7, #4]
 80133a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80133a4:	687b      	ldr	r3, [r7, #4]
 80133a6:	2b00      	cmp	r3, #0
 80133a8:	d04f      	beq.n	801344a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80133aa:	2308      	movs	r3, #8
 80133ac:	425b      	negs	r3, r3
 80133ae:	697a      	ldr	r2, [r7, #20]
 80133b0:	4413      	add	r3, r2
 80133b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80133b4:	697b      	ldr	r3, [r7, #20]
 80133b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80133b8:	693b      	ldr	r3, [r7, #16]
 80133ba:	685a      	ldr	r2, [r3, #4]
 80133bc:	4b25      	ldr	r3, [pc, #148]	@ (8013454 <vPortFree+0xbc>)
 80133be:	681b      	ldr	r3, [r3, #0]
 80133c0:	4013      	ands	r3, r2
 80133c2:	2b00      	cmp	r3, #0
 80133c4:	d10b      	bne.n	80133de <vPortFree+0x46>
	__asm volatile
 80133c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80133ca:	f383 8811 	msr	BASEPRI, r3
 80133ce:	f3bf 8f6f 	isb	sy
 80133d2:	f3bf 8f4f 	dsb	sy
 80133d6:	60fb      	str	r3, [r7, #12]
}
 80133d8:	bf00      	nop
 80133da:	bf00      	nop
 80133dc:	e7fd      	b.n	80133da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80133de:	693b      	ldr	r3, [r7, #16]
 80133e0:	681b      	ldr	r3, [r3, #0]
 80133e2:	2b00      	cmp	r3, #0
 80133e4:	d00b      	beq.n	80133fe <vPortFree+0x66>
	__asm volatile
 80133e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80133ea:	f383 8811 	msr	BASEPRI, r3
 80133ee:	f3bf 8f6f 	isb	sy
 80133f2:	f3bf 8f4f 	dsb	sy
 80133f6:	60bb      	str	r3, [r7, #8]
}
 80133f8:	bf00      	nop
 80133fa:	bf00      	nop
 80133fc:	e7fd      	b.n	80133fa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80133fe:	693b      	ldr	r3, [r7, #16]
 8013400:	685a      	ldr	r2, [r3, #4]
 8013402:	4b14      	ldr	r3, [pc, #80]	@ (8013454 <vPortFree+0xbc>)
 8013404:	681b      	ldr	r3, [r3, #0]
 8013406:	4013      	ands	r3, r2
 8013408:	2b00      	cmp	r3, #0
 801340a:	d01e      	beq.n	801344a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801340c:	693b      	ldr	r3, [r7, #16]
 801340e:	681b      	ldr	r3, [r3, #0]
 8013410:	2b00      	cmp	r3, #0
 8013412:	d11a      	bne.n	801344a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8013414:	693b      	ldr	r3, [r7, #16]
 8013416:	685a      	ldr	r2, [r3, #4]
 8013418:	4b0e      	ldr	r3, [pc, #56]	@ (8013454 <vPortFree+0xbc>)
 801341a:	681b      	ldr	r3, [r3, #0]
 801341c:	43db      	mvns	r3, r3
 801341e:	401a      	ands	r2, r3
 8013420:	693b      	ldr	r3, [r7, #16]
 8013422:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8013424:	f7fe fc42 	bl	8011cac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8013428:	693b      	ldr	r3, [r7, #16]
 801342a:	685a      	ldr	r2, [r3, #4]
 801342c:	4b0a      	ldr	r3, [pc, #40]	@ (8013458 <vPortFree+0xc0>)
 801342e:	681b      	ldr	r3, [r3, #0]
 8013430:	4413      	add	r3, r2
 8013432:	4a09      	ldr	r2, [pc, #36]	@ (8013458 <vPortFree+0xc0>)
 8013434:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8013436:	6938      	ldr	r0, [r7, #16]
 8013438:	f000 f874 	bl	8013524 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801343c:	4b07      	ldr	r3, [pc, #28]	@ (801345c <vPortFree+0xc4>)
 801343e:	681b      	ldr	r3, [r3, #0]
 8013440:	3301      	adds	r3, #1
 8013442:	4a06      	ldr	r2, [pc, #24]	@ (801345c <vPortFree+0xc4>)
 8013444:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8013446:	f7fe fc3f 	bl	8011cc8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801344a:	bf00      	nop
 801344c:	3718      	adds	r7, #24
 801344e:	46bd      	mov	sp, r7
 8013450:	bd80      	pop	{r7, pc}
 8013452:	bf00      	nop
 8013454:	20006ab0 	.word	0x20006ab0
 8013458:	20006aa0 	.word	0x20006aa0
 801345c:	20006aac 	.word	0x20006aac

08013460 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8013460:	b480      	push	{r7}
 8013462:	b085      	sub	sp, #20
 8013464:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8013466:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 801346a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801346c:	4b27      	ldr	r3, [pc, #156]	@ (801350c <prvHeapInit+0xac>)
 801346e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8013470:	68fb      	ldr	r3, [r7, #12]
 8013472:	f003 0307 	and.w	r3, r3, #7
 8013476:	2b00      	cmp	r3, #0
 8013478:	d00c      	beq.n	8013494 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801347a:	68fb      	ldr	r3, [r7, #12]
 801347c:	3307      	adds	r3, #7
 801347e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013480:	68fb      	ldr	r3, [r7, #12]
 8013482:	f023 0307 	bic.w	r3, r3, #7
 8013486:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8013488:	68ba      	ldr	r2, [r7, #8]
 801348a:	68fb      	ldr	r3, [r7, #12]
 801348c:	1ad3      	subs	r3, r2, r3
 801348e:	4a1f      	ldr	r2, [pc, #124]	@ (801350c <prvHeapInit+0xac>)
 8013490:	4413      	add	r3, r2
 8013492:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8013494:	68fb      	ldr	r3, [r7, #12]
 8013496:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8013498:	4a1d      	ldr	r2, [pc, #116]	@ (8013510 <prvHeapInit+0xb0>)
 801349a:	687b      	ldr	r3, [r7, #4]
 801349c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801349e:	4b1c      	ldr	r3, [pc, #112]	@ (8013510 <prvHeapInit+0xb0>)
 80134a0:	2200      	movs	r2, #0
 80134a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80134a4:	687b      	ldr	r3, [r7, #4]
 80134a6:	68ba      	ldr	r2, [r7, #8]
 80134a8:	4413      	add	r3, r2
 80134aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80134ac:	2208      	movs	r2, #8
 80134ae:	68fb      	ldr	r3, [r7, #12]
 80134b0:	1a9b      	subs	r3, r3, r2
 80134b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80134b4:	68fb      	ldr	r3, [r7, #12]
 80134b6:	f023 0307 	bic.w	r3, r3, #7
 80134ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80134bc:	68fb      	ldr	r3, [r7, #12]
 80134be:	4a15      	ldr	r2, [pc, #84]	@ (8013514 <prvHeapInit+0xb4>)
 80134c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80134c2:	4b14      	ldr	r3, [pc, #80]	@ (8013514 <prvHeapInit+0xb4>)
 80134c4:	681b      	ldr	r3, [r3, #0]
 80134c6:	2200      	movs	r2, #0
 80134c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80134ca:	4b12      	ldr	r3, [pc, #72]	@ (8013514 <prvHeapInit+0xb4>)
 80134cc:	681b      	ldr	r3, [r3, #0]
 80134ce:	2200      	movs	r2, #0
 80134d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80134d2:	687b      	ldr	r3, [r7, #4]
 80134d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80134d6:	683b      	ldr	r3, [r7, #0]
 80134d8:	68fa      	ldr	r2, [r7, #12]
 80134da:	1ad2      	subs	r2, r2, r3
 80134dc:	683b      	ldr	r3, [r7, #0]
 80134de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80134e0:	4b0c      	ldr	r3, [pc, #48]	@ (8013514 <prvHeapInit+0xb4>)
 80134e2:	681a      	ldr	r2, [r3, #0]
 80134e4:	683b      	ldr	r3, [r7, #0]
 80134e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80134e8:	683b      	ldr	r3, [r7, #0]
 80134ea:	685b      	ldr	r3, [r3, #4]
 80134ec:	4a0a      	ldr	r2, [pc, #40]	@ (8013518 <prvHeapInit+0xb8>)
 80134ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80134f0:	683b      	ldr	r3, [r7, #0]
 80134f2:	685b      	ldr	r3, [r3, #4]
 80134f4:	4a09      	ldr	r2, [pc, #36]	@ (801351c <prvHeapInit+0xbc>)
 80134f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80134f8:	4b09      	ldr	r3, [pc, #36]	@ (8013520 <prvHeapInit+0xc0>)
 80134fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80134fe:	601a      	str	r2, [r3, #0]
}
 8013500:	bf00      	nop
 8013502:	3714      	adds	r7, #20
 8013504:	46bd      	mov	sp, r7
 8013506:	f85d 7b04 	ldr.w	r7, [sp], #4
 801350a:	4770      	bx	lr
 801350c:	20002e94 	.word	0x20002e94
 8013510:	20006a94 	.word	0x20006a94
 8013514:	20006a9c 	.word	0x20006a9c
 8013518:	20006aa4 	.word	0x20006aa4
 801351c:	20006aa0 	.word	0x20006aa0
 8013520:	20006ab0 	.word	0x20006ab0

08013524 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8013524:	b480      	push	{r7}
 8013526:	b085      	sub	sp, #20
 8013528:	af00      	add	r7, sp, #0
 801352a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801352c:	4b28      	ldr	r3, [pc, #160]	@ (80135d0 <prvInsertBlockIntoFreeList+0xac>)
 801352e:	60fb      	str	r3, [r7, #12]
 8013530:	e002      	b.n	8013538 <prvInsertBlockIntoFreeList+0x14>
 8013532:	68fb      	ldr	r3, [r7, #12]
 8013534:	681b      	ldr	r3, [r3, #0]
 8013536:	60fb      	str	r3, [r7, #12]
 8013538:	68fb      	ldr	r3, [r7, #12]
 801353a:	681b      	ldr	r3, [r3, #0]
 801353c:	687a      	ldr	r2, [r7, #4]
 801353e:	429a      	cmp	r2, r3
 8013540:	d8f7      	bhi.n	8013532 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8013542:	68fb      	ldr	r3, [r7, #12]
 8013544:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8013546:	68fb      	ldr	r3, [r7, #12]
 8013548:	685b      	ldr	r3, [r3, #4]
 801354a:	68ba      	ldr	r2, [r7, #8]
 801354c:	4413      	add	r3, r2
 801354e:	687a      	ldr	r2, [r7, #4]
 8013550:	429a      	cmp	r2, r3
 8013552:	d108      	bne.n	8013566 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8013554:	68fb      	ldr	r3, [r7, #12]
 8013556:	685a      	ldr	r2, [r3, #4]
 8013558:	687b      	ldr	r3, [r7, #4]
 801355a:	685b      	ldr	r3, [r3, #4]
 801355c:	441a      	add	r2, r3
 801355e:	68fb      	ldr	r3, [r7, #12]
 8013560:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8013562:	68fb      	ldr	r3, [r7, #12]
 8013564:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8013566:	687b      	ldr	r3, [r7, #4]
 8013568:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801356a:	687b      	ldr	r3, [r7, #4]
 801356c:	685b      	ldr	r3, [r3, #4]
 801356e:	68ba      	ldr	r2, [r7, #8]
 8013570:	441a      	add	r2, r3
 8013572:	68fb      	ldr	r3, [r7, #12]
 8013574:	681b      	ldr	r3, [r3, #0]
 8013576:	429a      	cmp	r2, r3
 8013578:	d118      	bne.n	80135ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801357a:	68fb      	ldr	r3, [r7, #12]
 801357c:	681a      	ldr	r2, [r3, #0]
 801357e:	4b15      	ldr	r3, [pc, #84]	@ (80135d4 <prvInsertBlockIntoFreeList+0xb0>)
 8013580:	681b      	ldr	r3, [r3, #0]
 8013582:	429a      	cmp	r2, r3
 8013584:	d00d      	beq.n	80135a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8013586:	687b      	ldr	r3, [r7, #4]
 8013588:	685a      	ldr	r2, [r3, #4]
 801358a:	68fb      	ldr	r3, [r7, #12]
 801358c:	681b      	ldr	r3, [r3, #0]
 801358e:	685b      	ldr	r3, [r3, #4]
 8013590:	441a      	add	r2, r3
 8013592:	687b      	ldr	r3, [r7, #4]
 8013594:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8013596:	68fb      	ldr	r3, [r7, #12]
 8013598:	681b      	ldr	r3, [r3, #0]
 801359a:	681a      	ldr	r2, [r3, #0]
 801359c:	687b      	ldr	r3, [r7, #4]
 801359e:	601a      	str	r2, [r3, #0]
 80135a0:	e008      	b.n	80135b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80135a2:	4b0c      	ldr	r3, [pc, #48]	@ (80135d4 <prvInsertBlockIntoFreeList+0xb0>)
 80135a4:	681a      	ldr	r2, [r3, #0]
 80135a6:	687b      	ldr	r3, [r7, #4]
 80135a8:	601a      	str	r2, [r3, #0]
 80135aa:	e003      	b.n	80135b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80135ac:	68fb      	ldr	r3, [r7, #12]
 80135ae:	681a      	ldr	r2, [r3, #0]
 80135b0:	687b      	ldr	r3, [r7, #4]
 80135b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80135b4:	68fa      	ldr	r2, [r7, #12]
 80135b6:	687b      	ldr	r3, [r7, #4]
 80135b8:	429a      	cmp	r2, r3
 80135ba:	d002      	beq.n	80135c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80135bc:	68fb      	ldr	r3, [r7, #12]
 80135be:	687a      	ldr	r2, [r7, #4]
 80135c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80135c2:	bf00      	nop
 80135c4:	3714      	adds	r7, #20
 80135c6:	46bd      	mov	sp, r7
 80135c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135cc:	4770      	bx	lr
 80135ce:	bf00      	nop
 80135d0:	20006a94 	.word	0x20006a94
 80135d4:	20006a9c 	.word	0x20006a9c

080135d8 <__cvt>:
 80135d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80135dc:	ec57 6b10 	vmov	r6, r7, d0
 80135e0:	2f00      	cmp	r7, #0
 80135e2:	460c      	mov	r4, r1
 80135e4:	4619      	mov	r1, r3
 80135e6:	463b      	mov	r3, r7
 80135e8:	bfbb      	ittet	lt
 80135ea:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80135ee:	461f      	movlt	r7, r3
 80135f0:	2300      	movge	r3, #0
 80135f2:	232d      	movlt	r3, #45	@ 0x2d
 80135f4:	700b      	strb	r3, [r1, #0]
 80135f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80135f8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80135fc:	4691      	mov	r9, r2
 80135fe:	f023 0820 	bic.w	r8, r3, #32
 8013602:	bfbc      	itt	lt
 8013604:	4632      	movlt	r2, r6
 8013606:	4616      	movlt	r6, r2
 8013608:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801360c:	d005      	beq.n	801361a <__cvt+0x42>
 801360e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8013612:	d100      	bne.n	8013616 <__cvt+0x3e>
 8013614:	3401      	adds	r4, #1
 8013616:	2102      	movs	r1, #2
 8013618:	e000      	b.n	801361c <__cvt+0x44>
 801361a:	2103      	movs	r1, #3
 801361c:	ab03      	add	r3, sp, #12
 801361e:	9301      	str	r3, [sp, #4]
 8013620:	ab02      	add	r3, sp, #8
 8013622:	9300      	str	r3, [sp, #0]
 8013624:	ec47 6b10 	vmov	d0, r6, r7
 8013628:	4653      	mov	r3, sl
 801362a:	4622      	mov	r2, r4
 801362c:	f000 fea4 	bl	8014378 <_dtoa_r>
 8013630:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8013634:	4605      	mov	r5, r0
 8013636:	d119      	bne.n	801366c <__cvt+0x94>
 8013638:	f019 0f01 	tst.w	r9, #1
 801363c:	d00e      	beq.n	801365c <__cvt+0x84>
 801363e:	eb00 0904 	add.w	r9, r0, r4
 8013642:	2200      	movs	r2, #0
 8013644:	2300      	movs	r3, #0
 8013646:	4630      	mov	r0, r6
 8013648:	4639      	mov	r1, r7
 801364a:	f7ed fa65 	bl	8000b18 <__aeabi_dcmpeq>
 801364e:	b108      	cbz	r0, 8013654 <__cvt+0x7c>
 8013650:	f8cd 900c 	str.w	r9, [sp, #12]
 8013654:	2230      	movs	r2, #48	@ 0x30
 8013656:	9b03      	ldr	r3, [sp, #12]
 8013658:	454b      	cmp	r3, r9
 801365a:	d31e      	bcc.n	801369a <__cvt+0xc2>
 801365c:	9b03      	ldr	r3, [sp, #12]
 801365e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013660:	1b5b      	subs	r3, r3, r5
 8013662:	4628      	mov	r0, r5
 8013664:	6013      	str	r3, [r2, #0]
 8013666:	b004      	add	sp, #16
 8013668:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801366c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8013670:	eb00 0904 	add.w	r9, r0, r4
 8013674:	d1e5      	bne.n	8013642 <__cvt+0x6a>
 8013676:	7803      	ldrb	r3, [r0, #0]
 8013678:	2b30      	cmp	r3, #48	@ 0x30
 801367a:	d10a      	bne.n	8013692 <__cvt+0xba>
 801367c:	2200      	movs	r2, #0
 801367e:	2300      	movs	r3, #0
 8013680:	4630      	mov	r0, r6
 8013682:	4639      	mov	r1, r7
 8013684:	f7ed fa48 	bl	8000b18 <__aeabi_dcmpeq>
 8013688:	b918      	cbnz	r0, 8013692 <__cvt+0xba>
 801368a:	f1c4 0401 	rsb	r4, r4, #1
 801368e:	f8ca 4000 	str.w	r4, [sl]
 8013692:	f8da 3000 	ldr.w	r3, [sl]
 8013696:	4499      	add	r9, r3
 8013698:	e7d3      	b.n	8013642 <__cvt+0x6a>
 801369a:	1c59      	adds	r1, r3, #1
 801369c:	9103      	str	r1, [sp, #12]
 801369e:	701a      	strb	r2, [r3, #0]
 80136a0:	e7d9      	b.n	8013656 <__cvt+0x7e>

080136a2 <__exponent>:
 80136a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80136a4:	2900      	cmp	r1, #0
 80136a6:	bfba      	itte	lt
 80136a8:	4249      	neglt	r1, r1
 80136aa:	232d      	movlt	r3, #45	@ 0x2d
 80136ac:	232b      	movge	r3, #43	@ 0x2b
 80136ae:	2909      	cmp	r1, #9
 80136b0:	7002      	strb	r2, [r0, #0]
 80136b2:	7043      	strb	r3, [r0, #1]
 80136b4:	dd29      	ble.n	801370a <__exponent+0x68>
 80136b6:	f10d 0307 	add.w	r3, sp, #7
 80136ba:	461d      	mov	r5, r3
 80136bc:	270a      	movs	r7, #10
 80136be:	461a      	mov	r2, r3
 80136c0:	fbb1 f6f7 	udiv	r6, r1, r7
 80136c4:	fb07 1416 	mls	r4, r7, r6, r1
 80136c8:	3430      	adds	r4, #48	@ 0x30
 80136ca:	f802 4c01 	strb.w	r4, [r2, #-1]
 80136ce:	460c      	mov	r4, r1
 80136d0:	2c63      	cmp	r4, #99	@ 0x63
 80136d2:	f103 33ff 	add.w	r3, r3, #4294967295
 80136d6:	4631      	mov	r1, r6
 80136d8:	dcf1      	bgt.n	80136be <__exponent+0x1c>
 80136da:	3130      	adds	r1, #48	@ 0x30
 80136dc:	1e94      	subs	r4, r2, #2
 80136de:	f803 1c01 	strb.w	r1, [r3, #-1]
 80136e2:	1c41      	adds	r1, r0, #1
 80136e4:	4623      	mov	r3, r4
 80136e6:	42ab      	cmp	r3, r5
 80136e8:	d30a      	bcc.n	8013700 <__exponent+0x5e>
 80136ea:	f10d 0309 	add.w	r3, sp, #9
 80136ee:	1a9b      	subs	r3, r3, r2
 80136f0:	42ac      	cmp	r4, r5
 80136f2:	bf88      	it	hi
 80136f4:	2300      	movhi	r3, #0
 80136f6:	3302      	adds	r3, #2
 80136f8:	4403      	add	r3, r0
 80136fa:	1a18      	subs	r0, r3, r0
 80136fc:	b003      	add	sp, #12
 80136fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013700:	f813 6b01 	ldrb.w	r6, [r3], #1
 8013704:	f801 6f01 	strb.w	r6, [r1, #1]!
 8013708:	e7ed      	b.n	80136e6 <__exponent+0x44>
 801370a:	2330      	movs	r3, #48	@ 0x30
 801370c:	3130      	adds	r1, #48	@ 0x30
 801370e:	7083      	strb	r3, [r0, #2]
 8013710:	70c1      	strb	r1, [r0, #3]
 8013712:	1d03      	adds	r3, r0, #4
 8013714:	e7f1      	b.n	80136fa <__exponent+0x58>
	...

08013718 <_printf_float>:
 8013718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801371c:	b08d      	sub	sp, #52	@ 0x34
 801371e:	460c      	mov	r4, r1
 8013720:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8013724:	4616      	mov	r6, r2
 8013726:	461f      	mov	r7, r3
 8013728:	4605      	mov	r5, r0
 801372a:	f000 fcb9 	bl	80140a0 <_localeconv_r>
 801372e:	6803      	ldr	r3, [r0, #0]
 8013730:	9304      	str	r3, [sp, #16]
 8013732:	4618      	mov	r0, r3
 8013734:	f7ec fdc4 	bl	80002c0 <strlen>
 8013738:	2300      	movs	r3, #0
 801373a:	930a      	str	r3, [sp, #40]	@ 0x28
 801373c:	f8d8 3000 	ldr.w	r3, [r8]
 8013740:	9005      	str	r0, [sp, #20]
 8013742:	3307      	adds	r3, #7
 8013744:	f023 0307 	bic.w	r3, r3, #7
 8013748:	f103 0208 	add.w	r2, r3, #8
 801374c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8013750:	f8d4 b000 	ldr.w	fp, [r4]
 8013754:	f8c8 2000 	str.w	r2, [r8]
 8013758:	e9d3 8900 	ldrd	r8, r9, [r3]
 801375c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8013760:	9307      	str	r3, [sp, #28]
 8013762:	f8cd 8018 	str.w	r8, [sp, #24]
 8013766:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801376a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801376e:	4b9c      	ldr	r3, [pc, #624]	@ (80139e0 <_printf_float+0x2c8>)
 8013770:	f04f 32ff 	mov.w	r2, #4294967295
 8013774:	f7ed fa02 	bl	8000b7c <__aeabi_dcmpun>
 8013778:	bb70      	cbnz	r0, 80137d8 <_printf_float+0xc0>
 801377a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801377e:	4b98      	ldr	r3, [pc, #608]	@ (80139e0 <_printf_float+0x2c8>)
 8013780:	f04f 32ff 	mov.w	r2, #4294967295
 8013784:	f7ed f9dc 	bl	8000b40 <__aeabi_dcmple>
 8013788:	bb30      	cbnz	r0, 80137d8 <_printf_float+0xc0>
 801378a:	2200      	movs	r2, #0
 801378c:	2300      	movs	r3, #0
 801378e:	4640      	mov	r0, r8
 8013790:	4649      	mov	r1, r9
 8013792:	f7ed f9cb 	bl	8000b2c <__aeabi_dcmplt>
 8013796:	b110      	cbz	r0, 801379e <_printf_float+0x86>
 8013798:	232d      	movs	r3, #45	@ 0x2d
 801379a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801379e:	4a91      	ldr	r2, [pc, #580]	@ (80139e4 <_printf_float+0x2cc>)
 80137a0:	4b91      	ldr	r3, [pc, #580]	@ (80139e8 <_printf_float+0x2d0>)
 80137a2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80137a6:	bf8c      	ite	hi
 80137a8:	4690      	movhi	r8, r2
 80137aa:	4698      	movls	r8, r3
 80137ac:	2303      	movs	r3, #3
 80137ae:	6123      	str	r3, [r4, #16]
 80137b0:	f02b 0304 	bic.w	r3, fp, #4
 80137b4:	6023      	str	r3, [r4, #0]
 80137b6:	f04f 0900 	mov.w	r9, #0
 80137ba:	9700      	str	r7, [sp, #0]
 80137bc:	4633      	mov	r3, r6
 80137be:	aa0b      	add	r2, sp, #44	@ 0x2c
 80137c0:	4621      	mov	r1, r4
 80137c2:	4628      	mov	r0, r5
 80137c4:	f000 f9d2 	bl	8013b6c <_printf_common>
 80137c8:	3001      	adds	r0, #1
 80137ca:	f040 808d 	bne.w	80138e8 <_printf_float+0x1d0>
 80137ce:	f04f 30ff 	mov.w	r0, #4294967295
 80137d2:	b00d      	add	sp, #52	@ 0x34
 80137d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80137d8:	4642      	mov	r2, r8
 80137da:	464b      	mov	r3, r9
 80137dc:	4640      	mov	r0, r8
 80137de:	4649      	mov	r1, r9
 80137e0:	f7ed f9cc 	bl	8000b7c <__aeabi_dcmpun>
 80137e4:	b140      	cbz	r0, 80137f8 <_printf_float+0xe0>
 80137e6:	464b      	mov	r3, r9
 80137e8:	2b00      	cmp	r3, #0
 80137ea:	bfbc      	itt	lt
 80137ec:	232d      	movlt	r3, #45	@ 0x2d
 80137ee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80137f2:	4a7e      	ldr	r2, [pc, #504]	@ (80139ec <_printf_float+0x2d4>)
 80137f4:	4b7e      	ldr	r3, [pc, #504]	@ (80139f0 <_printf_float+0x2d8>)
 80137f6:	e7d4      	b.n	80137a2 <_printf_float+0x8a>
 80137f8:	6863      	ldr	r3, [r4, #4]
 80137fa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80137fe:	9206      	str	r2, [sp, #24]
 8013800:	1c5a      	adds	r2, r3, #1
 8013802:	d13b      	bne.n	801387c <_printf_float+0x164>
 8013804:	2306      	movs	r3, #6
 8013806:	6063      	str	r3, [r4, #4]
 8013808:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801380c:	2300      	movs	r3, #0
 801380e:	6022      	str	r2, [r4, #0]
 8013810:	9303      	str	r3, [sp, #12]
 8013812:	ab0a      	add	r3, sp, #40	@ 0x28
 8013814:	e9cd a301 	strd	sl, r3, [sp, #4]
 8013818:	ab09      	add	r3, sp, #36	@ 0x24
 801381a:	9300      	str	r3, [sp, #0]
 801381c:	6861      	ldr	r1, [r4, #4]
 801381e:	ec49 8b10 	vmov	d0, r8, r9
 8013822:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8013826:	4628      	mov	r0, r5
 8013828:	f7ff fed6 	bl	80135d8 <__cvt>
 801382c:	9b06      	ldr	r3, [sp, #24]
 801382e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013830:	2b47      	cmp	r3, #71	@ 0x47
 8013832:	4680      	mov	r8, r0
 8013834:	d129      	bne.n	801388a <_printf_float+0x172>
 8013836:	1cc8      	adds	r0, r1, #3
 8013838:	db02      	blt.n	8013840 <_printf_float+0x128>
 801383a:	6863      	ldr	r3, [r4, #4]
 801383c:	4299      	cmp	r1, r3
 801383e:	dd41      	ble.n	80138c4 <_printf_float+0x1ac>
 8013840:	f1aa 0a02 	sub.w	sl, sl, #2
 8013844:	fa5f fa8a 	uxtb.w	sl, sl
 8013848:	3901      	subs	r1, #1
 801384a:	4652      	mov	r2, sl
 801384c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8013850:	9109      	str	r1, [sp, #36]	@ 0x24
 8013852:	f7ff ff26 	bl	80136a2 <__exponent>
 8013856:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013858:	1813      	adds	r3, r2, r0
 801385a:	2a01      	cmp	r2, #1
 801385c:	4681      	mov	r9, r0
 801385e:	6123      	str	r3, [r4, #16]
 8013860:	dc02      	bgt.n	8013868 <_printf_float+0x150>
 8013862:	6822      	ldr	r2, [r4, #0]
 8013864:	07d2      	lsls	r2, r2, #31
 8013866:	d501      	bpl.n	801386c <_printf_float+0x154>
 8013868:	3301      	adds	r3, #1
 801386a:	6123      	str	r3, [r4, #16]
 801386c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8013870:	2b00      	cmp	r3, #0
 8013872:	d0a2      	beq.n	80137ba <_printf_float+0xa2>
 8013874:	232d      	movs	r3, #45	@ 0x2d
 8013876:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801387a:	e79e      	b.n	80137ba <_printf_float+0xa2>
 801387c:	9a06      	ldr	r2, [sp, #24]
 801387e:	2a47      	cmp	r2, #71	@ 0x47
 8013880:	d1c2      	bne.n	8013808 <_printf_float+0xf0>
 8013882:	2b00      	cmp	r3, #0
 8013884:	d1c0      	bne.n	8013808 <_printf_float+0xf0>
 8013886:	2301      	movs	r3, #1
 8013888:	e7bd      	b.n	8013806 <_printf_float+0xee>
 801388a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801388e:	d9db      	bls.n	8013848 <_printf_float+0x130>
 8013890:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8013894:	d118      	bne.n	80138c8 <_printf_float+0x1b0>
 8013896:	2900      	cmp	r1, #0
 8013898:	6863      	ldr	r3, [r4, #4]
 801389a:	dd0b      	ble.n	80138b4 <_printf_float+0x19c>
 801389c:	6121      	str	r1, [r4, #16]
 801389e:	b913      	cbnz	r3, 80138a6 <_printf_float+0x18e>
 80138a0:	6822      	ldr	r2, [r4, #0]
 80138a2:	07d0      	lsls	r0, r2, #31
 80138a4:	d502      	bpl.n	80138ac <_printf_float+0x194>
 80138a6:	3301      	adds	r3, #1
 80138a8:	440b      	add	r3, r1
 80138aa:	6123      	str	r3, [r4, #16]
 80138ac:	65a1      	str	r1, [r4, #88]	@ 0x58
 80138ae:	f04f 0900 	mov.w	r9, #0
 80138b2:	e7db      	b.n	801386c <_printf_float+0x154>
 80138b4:	b913      	cbnz	r3, 80138bc <_printf_float+0x1a4>
 80138b6:	6822      	ldr	r2, [r4, #0]
 80138b8:	07d2      	lsls	r2, r2, #31
 80138ba:	d501      	bpl.n	80138c0 <_printf_float+0x1a8>
 80138bc:	3302      	adds	r3, #2
 80138be:	e7f4      	b.n	80138aa <_printf_float+0x192>
 80138c0:	2301      	movs	r3, #1
 80138c2:	e7f2      	b.n	80138aa <_printf_float+0x192>
 80138c4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80138c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80138ca:	4299      	cmp	r1, r3
 80138cc:	db05      	blt.n	80138da <_printf_float+0x1c2>
 80138ce:	6823      	ldr	r3, [r4, #0]
 80138d0:	6121      	str	r1, [r4, #16]
 80138d2:	07d8      	lsls	r0, r3, #31
 80138d4:	d5ea      	bpl.n	80138ac <_printf_float+0x194>
 80138d6:	1c4b      	adds	r3, r1, #1
 80138d8:	e7e7      	b.n	80138aa <_printf_float+0x192>
 80138da:	2900      	cmp	r1, #0
 80138dc:	bfd4      	ite	le
 80138de:	f1c1 0202 	rsble	r2, r1, #2
 80138e2:	2201      	movgt	r2, #1
 80138e4:	4413      	add	r3, r2
 80138e6:	e7e0      	b.n	80138aa <_printf_float+0x192>
 80138e8:	6823      	ldr	r3, [r4, #0]
 80138ea:	055a      	lsls	r2, r3, #21
 80138ec:	d407      	bmi.n	80138fe <_printf_float+0x1e6>
 80138ee:	6923      	ldr	r3, [r4, #16]
 80138f0:	4642      	mov	r2, r8
 80138f2:	4631      	mov	r1, r6
 80138f4:	4628      	mov	r0, r5
 80138f6:	47b8      	blx	r7
 80138f8:	3001      	adds	r0, #1
 80138fa:	d12b      	bne.n	8013954 <_printf_float+0x23c>
 80138fc:	e767      	b.n	80137ce <_printf_float+0xb6>
 80138fe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8013902:	f240 80dd 	bls.w	8013ac0 <_printf_float+0x3a8>
 8013906:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801390a:	2200      	movs	r2, #0
 801390c:	2300      	movs	r3, #0
 801390e:	f7ed f903 	bl	8000b18 <__aeabi_dcmpeq>
 8013912:	2800      	cmp	r0, #0
 8013914:	d033      	beq.n	801397e <_printf_float+0x266>
 8013916:	4a37      	ldr	r2, [pc, #220]	@ (80139f4 <_printf_float+0x2dc>)
 8013918:	2301      	movs	r3, #1
 801391a:	4631      	mov	r1, r6
 801391c:	4628      	mov	r0, r5
 801391e:	47b8      	blx	r7
 8013920:	3001      	adds	r0, #1
 8013922:	f43f af54 	beq.w	80137ce <_printf_float+0xb6>
 8013926:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801392a:	4543      	cmp	r3, r8
 801392c:	db02      	blt.n	8013934 <_printf_float+0x21c>
 801392e:	6823      	ldr	r3, [r4, #0]
 8013930:	07d8      	lsls	r0, r3, #31
 8013932:	d50f      	bpl.n	8013954 <_printf_float+0x23c>
 8013934:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013938:	4631      	mov	r1, r6
 801393a:	4628      	mov	r0, r5
 801393c:	47b8      	blx	r7
 801393e:	3001      	adds	r0, #1
 8013940:	f43f af45 	beq.w	80137ce <_printf_float+0xb6>
 8013944:	f04f 0900 	mov.w	r9, #0
 8013948:	f108 38ff 	add.w	r8, r8, #4294967295
 801394c:	f104 0a1a 	add.w	sl, r4, #26
 8013950:	45c8      	cmp	r8, r9
 8013952:	dc09      	bgt.n	8013968 <_printf_float+0x250>
 8013954:	6823      	ldr	r3, [r4, #0]
 8013956:	079b      	lsls	r3, r3, #30
 8013958:	f100 8103 	bmi.w	8013b62 <_printf_float+0x44a>
 801395c:	68e0      	ldr	r0, [r4, #12]
 801395e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013960:	4298      	cmp	r0, r3
 8013962:	bfb8      	it	lt
 8013964:	4618      	movlt	r0, r3
 8013966:	e734      	b.n	80137d2 <_printf_float+0xba>
 8013968:	2301      	movs	r3, #1
 801396a:	4652      	mov	r2, sl
 801396c:	4631      	mov	r1, r6
 801396e:	4628      	mov	r0, r5
 8013970:	47b8      	blx	r7
 8013972:	3001      	adds	r0, #1
 8013974:	f43f af2b 	beq.w	80137ce <_printf_float+0xb6>
 8013978:	f109 0901 	add.w	r9, r9, #1
 801397c:	e7e8      	b.n	8013950 <_printf_float+0x238>
 801397e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013980:	2b00      	cmp	r3, #0
 8013982:	dc39      	bgt.n	80139f8 <_printf_float+0x2e0>
 8013984:	4a1b      	ldr	r2, [pc, #108]	@ (80139f4 <_printf_float+0x2dc>)
 8013986:	2301      	movs	r3, #1
 8013988:	4631      	mov	r1, r6
 801398a:	4628      	mov	r0, r5
 801398c:	47b8      	blx	r7
 801398e:	3001      	adds	r0, #1
 8013990:	f43f af1d 	beq.w	80137ce <_printf_float+0xb6>
 8013994:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8013998:	ea59 0303 	orrs.w	r3, r9, r3
 801399c:	d102      	bne.n	80139a4 <_printf_float+0x28c>
 801399e:	6823      	ldr	r3, [r4, #0]
 80139a0:	07d9      	lsls	r1, r3, #31
 80139a2:	d5d7      	bpl.n	8013954 <_printf_float+0x23c>
 80139a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80139a8:	4631      	mov	r1, r6
 80139aa:	4628      	mov	r0, r5
 80139ac:	47b8      	blx	r7
 80139ae:	3001      	adds	r0, #1
 80139b0:	f43f af0d 	beq.w	80137ce <_printf_float+0xb6>
 80139b4:	f04f 0a00 	mov.w	sl, #0
 80139b8:	f104 0b1a 	add.w	fp, r4, #26
 80139bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80139be:	425b      	negs	r3, r3
 80139c0:	4553      	cmp	r3, sl
 80139c2:	dc01      	bgt.n	80139c8 <_printf_float+0x2b0>
 80139c4:	464b      	mov	r3, r9
 80139c6:	e793      	b.n	80138f0 <_printf_float+0x1d8>
 80139c8:	2301      	movs	r3, #1
 80139ca:	465a      	mov	r2, fp
 80139cc:	4631      	mov	r1, r6
 80139ce:	4628      	mov	r0, r5
 80139d0:	47b8      	blx	r7
 80139d2:	3001      	adds	r0, #1
 80139d4:	f43f aefb 	beq.w	80137ce <_printf_float+0xb6>
 80139d8:	f10a 0a01 	add.w	sl, sl, #1
 80139dc:	e7ee      	b.n	80139bc <_printf_float+0x2a4>
 80139de:	bf00      	nop
 80139e0:	7fefffff 	.word	0x7fefffff
 80139e4:	0801620c 	.word	0x0801620c
 80139e8:	08016208 	.word	0x08016208
 80139ec:	08016214 	.word	0x08016214
 80139f0:	08016210 	.word	0x08016210
 80139f4:	08016218 	.word	0x08016218
 80139f8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80139fa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80139fe:	4553      	cmp	r3, sl
 8013a00:	bfa8      	it	ge
 8013a02:	4653      	movge	r3, sl
 8013a04:	2b00      	cmp	r3, #0
 8013a06:	4699      	mov	r9, r3
 8013a08:	dc36      	bgt.n	8013a78 <_printf_float+0x360>
 8013a0a:	f04f 0b00 	mov.w	fp, #0
 8013a0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013a12:	f104 021a 	add.w	r2, r4, #26
 8013a16:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013a18:	9306      	str	r3, [sp, #24]
 8013a1a:	eba3 0309 	sub.w	r3, r3, r9
 8013a1e:	455b      	cmp	r3, fp
 8013a20:	dc31      	bgt.n	8013a86 <_printf_float+0x36e>
 8013a22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013a24:	459a      	cmp	sl, r3
 8013a26:	dc3a      	bgt.n	8013a9e <_printf_float+0x386>
 8013a28:	6823      	ldr	r3, [r4, #0]
 8013a2a:	07da      	lsls	r2, r3, #31
 8013a2c:	d437      	bmi.n	8013a9e <_printf_float+0x386>
 8013a2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013a30:	ebaa 0903 	sub.w	r9, sl, r3
 8013a34:	9b06      	ldr	r3, [sp, #24]
 8013a36:	ebaa 0303 	sub.w	r3, sl, r3
 8013a3a:	4599      	cmp	r9, r3
 8013a3c:	bfa8      	it	ge
 8013a3e:	4699      	movge	r9, r3
 8013a40:	f1b9 0f00 	cmp.w	r9, #0
 8013a44:	dc33      	bgt.n	8013aae <_printf_float+0x396>
 8013a46:	f04f 0800 	mov.w	r8, #0
 8013a4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013a4e:	f104 0b1a 	add.w	fp, r4, #26
 8013a52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013a54:	ebaa 0303 	sub.w	r3, sl, r3
 8013a58:	eba3 0309 	sub.w	r3, r3, r9
 8013a5c:	4543      	cmp	r3, r8
 8013a5e:	f77f af79 	ble.w	8013954 <_printf_float+0x23c>
 8013a62:	2301      	movs	r3, #1
 8013a64:	465a      	mov	r2, fp
 8013a66:	4631      	mov	r1, r6
 8013a68:	4628      	mov	r0, r5
 8013a6a:	47b8      	blx	r7
 8013a6c:	3001      	adds	r0, #1
 8013a6e:	f43f aeae 	beq.w	80137ce <_printf_float+0xb6>
 8013a72:	f108 0801 	add.w	r8, r8, #1
 8013a76:	e7ec      	b.n	8013a52 <_printf_float+0x33a>
 8013a78:	4642      	mov	r2, r8
 8013a7a:	4631      	mov	r1, r6
 8013a7c:	4628      	mov	r0, r5
 8013a7e:	47b8      	blx	r7
 8013a80:	3001      	adds	r0, #1
 8013a82:	d1c2      	bne.n	8013a0a <_printf_float+0x2f2>
 8013a84:	e6a3      	b.n	80137ce <_printf_float+0xb6>
 8013a86:	2301      	movs	r3, #1
 8013a88:	4631      	mov	r1, r6
 8013a8a:	4628      	mov	r0, r5
 8013a8c:	9206      	str	r2, [sp, #24]
 8013a8e:	47b8      	blx	r7
 8013a90:	3001      	adds	r0, #1
 8013a92:	f43f ae9c 	beq.w	80137ce <_printf_float+0xb6>
 8013a96:	9a06      	ldr	r2, [sp, #24]
 8013a98:	f10b 0b01 	add.w	fp, fp, #1
 8013a9c:	e7bb      	b.n	8013a16 <_printf_float+0x2fe>
 8013a9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013aa2:	4631      	mov	r1, r6
 8013aa4:	4628      	mov	r0, r5
 8013aa6:	47b8      	blx	r7
 8013aa8:	3001      	adds	r0, #1
 8013aaa:	d1c0      	bne.n	8013a2e <_printf_float+0x316>
 8013aac:	e68f      	b.n	80137ce <_printf_float+0xb6>
 8013aae:	9a06      	ldr	r2, [sp, #24]
 8013ab0:	464b      	mov	r3, r9
 8013ab2:	4442      	add	r2, r8
 8013ab4:	4631      	mov	r1, r6
 8013ab6:	4628      	mov	r0, r5
 8013ab8:	47b8      	blx	r7
 8013aba:	3001      	adds	r0, #1
 8013abc:	d1c3      	bne.n	8013a46 <_printf_float+0x32e>
 8013abe:	e686      	b.n	80137ce <_printf_float+0xb6>
 8013ac0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8013ac4:	f1ba 0f01 	cmp.w	sl, #1
 8013ac8:	dc01      	bgt.n	8013ace <_printf_float+0x3b6>
 8013aca:	07db      	lsls	r3, r3, #31
 8013acc:	d536      	bpl.n	8013b3c <_printf_float+0x424>
 8013ace:	2301      	movs	r3, #1
 8013ad0:	4642      	mov	r2, r8
 8013ad2:	4631      	mov	r1, r6
 8013ad4:	4628      	mov	r0, r5
 8013ad6:	47b8      	blx	r7
 8013ad8:	3001      	adds	r0, #1
 8013ada:	f43f ae78 	beq.w	80137ce <_printf_float+0xb6>
 8013ade:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013ae2:	4631      	mov	r1, r6
 8013ae4:	4628      	mov	r0, r5
 8013ae6:	47b8      	blx	r7
 8013ae8:	3001      	adds	r0, #1
 8013aea:	f43f ae70 	beq.w	80137ce <_printf_float+0xb6>
 8013aee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8013af2:	2200      	movs	r2, #0
 8013af4:	2300      	movs	r3, #0
 8013af6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013afa:	f7ed f80d 	bl	8000b18 <__aeabi_dcmpeq>
 8013afe:	b9c0      	cbnz	r0, 8013b32 <_printf_float+0x41a>
 8013b00:	4653      	mov	r3, sl
 8013b02:	f108 0201 	add.w	r2, r8, #1
 8013b06:	4631      	mov	r1, r6
 8013b08:	4628      	mov	r0, r5
 8013b0a:	47b8      	blx	r7
 8013b0c:	3001      	adds	r0, #1
 8013b0e:	d10c      	bne.n	8013b2a <_printf_float+0x412>
 8013b10:	e65d      	b.n	80137ce <_printf_float+0xb6>
 8013b12:	2301      	movs	r3, #1
 8013b14:	465a      	mov	r2, fp
 8013b16:	4631      	mov	r1, r6
 8013b18:	4628      	mov	r0, r5
 8013b1a:	47b8      	blx	r7
 8013b1c:	3001      	adds	r0, #1
 8013b1e:	f43f ae56 	beq.w	80137ce <_printf_float+0xb6>
 8013b22:	f108 0801 	add.w	r8, r8, #1
 8013b26:	45d0      	cmp	r8, sl
 8013b28:	dbf3      	blt.n	8013b12 <_printf_float+0x3fa>
 8013b2a:	464b      	mov	r3, r9
 8013b2c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8013b30:	e6df      	b.n	80138f2 <_printf_float+0x1da>
 8013b32:	f04f 0800 	mov.w	r8, #0
 8013b36:	f104 0b1a 	add.w	fp, r4, #26
 8013b3a:	e7f4      	b.n	8013b26 <_printf_float+0x40e>
 8013b3c:	2301      	movs	r3, #1
 8013b3e:	4642      	mov	r2, r8
 8013b40:	e7e1      	b.n	8013b06 <_printf_float+0x3ee>
 8013b42:	2301      	movs	r3, #1
 8013b44:	464a      	mov	r2, r9
 8013b46:	4631      	mov	r1, r6
 8013b48:	4628      	mov	r0, r5
 8013b4a:	47b8      	blx	r7
 8013b4c:	3001      	adds	r0, #1
 8013b4e:	f43f ae3e 	beq.w	80137ce <_printf_float+0xb6>
 8013b52:	f108 0801 	add.w	r8, r8, #1
 8013b56:	68e3      	ldr	r3, [r4, #12]
 8013b58:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013b5a:	1a5b      	subs	r3, r3, r1
 8013b5c:	4543      	cmp	r3, r8
 8013b5e:	dcf0      	bgt.n	8013b42 <_printf_float+0x42a>
 8013b60:	e6fc      	b.n	801395c <_printf_float+0x244>
 8013b62:	f04f 0800 	mov.w	r8, #0
 8013b66:	f104 0919 	add.w	r9, r4, #25
 8013b6a:	e7f4      	b.n	8013b56 <_printf_float+0x43e>

08013b6c <_printf_common>:
 8013b6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013b70:	4616      	mov	r6, r2
 8013b72:	4698      	mov	r8, r3
 8013b74:	688a      	ldr	r2, [r1, #8]
 8013b76:	690b      	ldr	r3, [r1, #16]
 8013b78:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8013b7c:	4293      	cmp	r3, r2
 8013b7e:	bfb8      	it	lt
 8013b80:	4613      	movlt	r3, r2
 8013b82:	6033      	str	r3, [r6, #0]
 8013b84:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8013b88:	4607      	mov	r7, r0
 8013b8a:	460c      	mov	r4, r1
 8013b8c:	b10a      	cbz	r2, 8013b92 <_printf_common+0x26>
 8013b8e:	3301      	adds	r3, #1
 8013b90:	6033      	str	r3, [r6, #0]
 8013b92:	6823      	ldr	r3, [r4, #0]
 8013b94:	0699      	lsls	r1, r3, #26
 8013b96:	bf42      	ittt	mi
 8013b98:	6833      	ldrmi	r3, [r6, #0]
 8013b9a:	3302      	addmi	r3, #2
 8013b9c:	6033      	strmi	r3, [r6, #0]
 8013b9e:	6825      	ldr	r5, [r4, #0]
 8013ba0:	f015 0506 	ands.w	r5, r5, #6
 8013ba4:	d106      	bne.n	8013bb4 <_printf_common+0x48>
 8013ba6:	f104 0a19 	add.w	sl, r4, #25
 8013baa:	68e3      	ldr	r3, [r4, #12]
 8013bac:	6832      	ldr	r2, [r6, #0]
 8013bae:	1a9b      	subs	r3, r3, r2
 8013bb0:	42ab      	cmp	r3, r5
 8013bb2:	dc26      	bgt.n	8013c02 <_printf_common+0x96>
 8013bb4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8013bb8:	6822      	ldr	r2, [r4, #0]
 8013bba:	3b00      	subs	r3, #0
 8013bbc:	bf18      	it	ne
 8013bbe:	2301      	movne	r3, #1
 8013bc0:	0692      	lsls	r2, r2, #26
 8013bc2:	d42b      	bmi.n	8013c1c <_printf_common+0xb0>
 8013bc4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8013bc8:	4641      	mov	r1, r8
 8013bca:	4638      	mov	r0, r7
 8013bcc:	47c8      	blx	r9
 8013bce:	3001      	adds	r0, #1
 8013bd0:	d01e      	beq.n	8013c10 <_printf_common+0xa4>
 8013bd2:	6823      	ldr	r3, [r4, #0]
 8013bd4:	6922      	ldr	r2, [r4, #16]
 8013bd6:	f003 0306 	and.w	r3, r3, #6
 8013bda:	2b04      	cmp	r3, #4
 8013bdc:	bf02      	ittt	eq
 8013bde:	68e5      	ldreq	r5, [r4, #12]
 8013be0:	6833      	ldreq	r3, [r6, #0]
 8013be2:	1aed      	subeq	r5, r5, r3
 8013be4:	68a3      	ldr	r3, [r4, #8]
 8013be6:	bf0c      	ite	eq
 8013be8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013bec:	2500      	movne	r5, #0
 8013bee:	4293      	cmp	r3, r2
 8013bf0:	bfc4      	itt	gt
 8013bf2:	1a9b      	subgt	r3, r3, r2
 8013bf4:	18ed      	addgt	r5, r5, r3
 8013bf6:	2600      	movs	r6, #0
 8013bf8:	341a      	adds	r4, #26
 8013bfa:	42b5      	cmp	r5, r6
 8013bfc:	d11a      	bne.n	8013c34 <_printf_common+0xc8>
 8013bfe:	2000      	movs	r0, #0
 8013c00:	e008      	b.n	8013c14 <_printf_common+0xa8>
 8013c02:	2301      	movs	r3, #1
 8013c04:	4652      	mov	r2, sl
 8013c06:	4641      	mov	r1, r8
 8013c08:	4638      	mov	r0, r7
 8013c0a:	47c8      	blx	r9
 8013c0c:	3001      	adds	r0, #1
 8013c0e:	d103      	bne.n	8013c18 <_printf_common+0xac>
 8013c10:	f04f 30ff 	mov.w	r0, #4294967295
 8013c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013c18:	3501      	adds	r5, #1
 8013c1a:	e7c6      	b.n	8013baa <_printf_common+0x3e>
 8013c1c:	18e1      	adds	r1, r4, r3
 8013c1e:	1c5a      	adds	r2, r3, #1
 8013c20:	2030      	movs	r0, #48	@ 0x30
 8013c22:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8013c26:	4422      	add	r2, r4
 8013c28:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8013c2c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8013c30:	3302      	adds	r3, #2
 8013c32:	e7c7      	b.n	8013bc4 <_printf_common+0x58>
 8013c34:	2301      	movs	r3, #1
 8013c36:	4622      	mov	r2, r4
 8013c38:	4641      	mov	r1, r8
 8013c3a:	4638      	mov	r0, r7
 8013c3c:	47c8      	blx	r9
 8013c3e:	3001      	adds	r0, #1
 8013c40:	d0e6      	beq.n	8013c10 <_printf_common+0xa4>
 8013c42:	3601      	adds	r6, #1
 8013c44:	e7d9      	b.n	8013bfa <_printf_common+0x8e>
	...

08013c48 <_printf_i>:
 8013c48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013c4c:	7e0f      	ldrb	r7, [r1, #24]
 8013c4e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8013c50:	2f78      	cmp	r7, #120	@ 0x78
 8013c52:	4691      	mov	r9, r2
 8013c54:	4680      	mov	r8, r0
 8013c56:	460c      	mov	r4, r1
 8013c58:	469a      	mov	sl, r3
 8013c5a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8013c5e:	d807      	bhi.n	8013c70 <_printf_i+0x28>
 8013c60:	2f62      	cmp	r7, #98	@ 0x62
 8013c62:	d80a      	bhi.n	8013c7a <_printf_i+0x32>
 8013c64:	2f00      	cmp	r7, #0
 8013c66:	f000 80d1 	beq.w	8013e0c <_printf_i+0x1c4>
 8013c6a:	2f58      	cmp	r7, #88	@ 0x58
 8013c6c:	f000 80b8 	beq.w	8013de0 <_printf_i+0x198>
 8013c70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013c74:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8013c78:	e03a      	b.n	8013cf0 <_printf_i+0xa8>
 8013c7a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8013c7e:	2b15      	cmp	r3, #21
 8013c80:	d8f6      	bhi.n	8013c70 <_printf_i+0x28>
 8013c82:	a101      	add	r1, pc, #4	@ (adr r1, 8013c88 <_printf_i+0x40>)
 8013c84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013c88:	08013ce1 	.word	0x08013ce1
 8013c8c:	08013cf5 	.word	0x08013cf5
 8013c90:	08013c71 	.word	0x08013c71
 8013c94:	08013c71 	.word	0x08013c71
 8013c98:	08013c71 	.word	0x08013c71
 8013c9c:	08013c71 	.word	0x08013c71
 8013ca0:	08013cf5 	.word	0x08013cf5
 8013ca4:	08013c71 	.word	0x08013c71
 8013ca8:	08013c71 	.word	0x08013c71
 8013cac:	08013c71 	.word	0x08013c71
 8013cb0:	08013c71 	.word	0x08013c71
 8013cb4:	08013df3 	.word	0x08013df3
 8013cb8:	08013d1f 	.word	0x08013d1f
 8013cbc:	08013dad 	.word	0x08013dad
 8013cc0:	08013c71 	.word	0x08013c71
 8013cc4:	08013c71 	.word	0x08013c71
 8013cc8:	08013e15 	.word	0x08013e15
 8013ccc:	08013c71 	.word	0x08013c71
 8013cd0:	08013d1f 	.word	0x08013d1f
 8013cd4:	08013c71 	.word	0x08013c71
 8013cd8:	08013c71 	.word	0x08013c71
 8013cdc:	08013db5 	.word	0x08013db5
 8013ce0:	6833      	ldr	r3, [r6, #0]
 8013ce2:	1d1a      	adds	r2, r3, #4
 8013ce4:	681b      	ldr	r3, [r3, #0]
 8013ce6:	6032      	str	r2, [r6, #0]
 8013ce8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013cec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8013cf0:	2301      	movs	r3, #1
 8013cf2:	e09c      	b.n	8013e2e <_printf_i+0x1e6>
 8013cf4:	6833      	ldr	r3, [r6, #0]
 8013cf6:	6820      	ldr	r0, [r4, #0]
 8013cf8:	1d19      	adds	r1, r3, #4
 8013cfa:	6031      	str	r1, [r6, #0]
 8013cfc:	0606      	lsls	r6, r0, #24
 8013cfe:	d501      	bpl.n	8013d04 <_printf_i+0xbc>
 8013d00:	681d      	ldr	r5, [r3, #0]
 8013d02:	e003      	b.n	8013d0c <_printf_i+0xc4>
 8013d04:	0645      	lsls	r5, r0, #25
 8013d06:	d5fb      	bpl.n	8013d00 <_printf_i+0xb8>
 8013d08:	f9b3 5000 	ldrsh.w	r5, [r3]
 8013d0c:	2d00      	cmp	r5, #0
 8013d0e:	da03      	bge.n	8013d18 <_printf_i+0xd0>
 8013d10:	232d      	movs	r3, #45	@ 0x2d
 8013d12:	426d      	negs	r5, r5
 8013d14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013d18:	4858      	ldr	r0, [pc, #352]	@ (8013e7c <_printf_i+0x234>)
 8013d1a:	230a      	movs	r3, #10
 8013d1c:	e011      	b.n	8013d42 <_printf_i+0xfa>
 8013d1e:	6821      	ldr	r1, [r4, #0]
 8013d20:	6833      	ldr	r3, [r6, #0]
 8013d22:	0608      	lsls	r0, r1, #24
 8013d24:	f853 5b04 	ldr.w	r5, [r3], #4
 8013d28:	d402      	bmi.n	8013d30 <_printf_i+0xe8>
 8013d2a:	0649      	lsls	r1, r1, #25
 8013d2c:	bf48      	it	mi
 8013d2e:	b2ad      	uxthmi	r5, r5
 8013d30:	2f6f      	cmp	r7, #111	@ 0x6f
 8013d32:	4852      	ldr	r0, [pc, #328]	@ (8013e7c <_printf_i+0x234>)
 8013d34:	6033      	str	r3, [r6, #0]
 8013d36:	bf14      	ite	ne
 8013d38:	230a      	movne	r3, #10
 8013d3a:	2308      	moveq	r3, #8
 8013d3c:	2100      	movs	r1, #0
 8013d3e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8013d42:	6866      	ldr	r6, [r4, #4]
 8013d44:	60a6      	str	r6, [r4, #8]
 8013d46:	2e00      	cmp	r6, #0
 8013d48:	db05      	blt.n	8013d56 <_printf_i+0x10e>
 8013d4a:	6821      	ldr	r1, [r4, #0]
 8013d4c:	432e      	orrs	r6, r5
 8013d4e:	f021 0104 	bic.w	r1, r1, #4
 8013d52:	6021      	str	r1, [r4, #0]
 8013d54:	d04b      	beq.n	8013dee <_printf_i+0x1a6>
 8013d56:	4616      	mov	r6, r2
 8013d58:	fbb5 f1f3 	udiv	r1, r5, r3
 8013d5c:	fb03 5711 	mls	r7, r3, r1, r5
 8013d60:	5dc7      	ldrb	r7, [r0, r7]
 8013d62:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8013d66:	462f      	mov	r7, r5
 8013d68:	42bb      	cmp	r3, r7
 8013d6a:	460d      	mov	r5, r1
 8013d6c:	d9f4      	bls.n	8013d58 <_printf_i+0x110>
 8013d6e:	2b08      	cmp	r3, #8
 8013d70:	d10b      	bne.n	8013d8a <_printf_i+0x142>
 8013d72:	6823      	ldr	r3, [r4, #0]
 8013d74:	07df      	lsls	r7, r3, #31
 8013d76:	d508      	bpl.n	8013d8a <_printf_i+0x142>
 8013d78:	6923      	ldr	r3, [r4, #16]
 8013d7a:	6861      	ldr	r1, [r4, #4]
 8013d7c:	4299      	cmp	r1, r3
 8013d7e:	bfde      	ittt	le
 8013d80:	2330      	movle	r3, #48	@ 0x30
 8013d82:	f806 3c01 	strble.w	r3, [r6, #-1]
 8013d86:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013d8a:	1b92      	subs	r2, r2, r6
 8013d8c:	6122      	str	r2, [r4, #16]
 8013d8e:	f8cd a000 	str.w	sl, [sp]
 8013d92:	464b      	mov	r3, r9
 8013d94:	aa03      	add	r2, sp, #12
 8013d96:	4621      	mov	r1, r4
 8013d98:	4640      	mov	r0, r8
 8013d9a:	f7ff fee7 	bl	8013b6c <_printf_common>
 8013d9e:	3001      	adds	r0, #1
 8013da0:	d14a      	bne.n	8013e38 <_printf_i+0x1f0>
 8013da2:	f04f 30ff 	mov.w	r0, #4294967295
 8013da6:	b004      	add	sp, #16
 8013da8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013dac:	6823      	ldr	r3, [r4, #0]
 8013dae:	f043 0320 	orr.w	r3, r3, #32
 8013db2:	6023      	str	r3, [r4, #0]
 8013db4:	4832      	ldr	r0, [pc, #200]	@ (8013e80 <_printf_i+0x238>)
 8013db6:	2778      	movs	r7, #120	@ 0x78
 8013db8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8013dbc:	6823      	ldr	r3, [r4, #0]
 8013dbe:	6831      	ldr	r1, [r6, #0]
 8013dc0:	061f      	lsls	r7, r3, #24
 8013dc2:	f851 5b04 	ldr.w	r5, [r1], #4
 8013dc6:	d402      	bmi.n	8013dce <_printf_i+0x186>
 8013dc8:	065f      	lsls	r7, r3, #25
 8013dca:	bf48      	it	mi
 8013dcc:	b2ad      	uxthmi	r5, r5
 8013dce:	6031      	str	r1, [r6, #0]
 8013dd0:	07d9      	lsls	r1, r3, #31
 8013dd2:	bf44      	itt	mi
 8013dd4:	f043 0320 	orrmi.w	r3, r3, #32
 8013dd8:	6023      	strmi	r3, [r4, #0]
 8013dda:	b11d      	cbz	r5, 8013de4 <_printf_i+0x19c>
 8013ddc:	2310      	movs	r3, #16
 8013dde:	e7ad      	b.n	8013d3c <_printf_i+0xf4>
 8013de0:	4826      	ldr	r0, [pc, #152]	@ (8013e7c <_printf_i+0x234>)
 8013de2:	e7e9      	b.n	8013db8 <_printf_i+0x170>
 8013de4:	6823      	ldr	r3, [r4, #0]
 8013de6:	f023 0320 	bic.w	r3, r3, #32
 8013dea:	6023      	str	r3, [r4, #0]
 8013dec:	e7f6      	b.n	8013ddc <_printf_i+0x194>
 8013dee:	4616      	mov	r6, r2
 8013df0:	e7bd      	b.n	8013d6e <_printf_i+0x126>
 8013df2:	6833      	ldr	r3, [r6, #0]
 8013df4:	6825      	ldr	r5, [r4, #0]
 8013df6:	6961      	ldr	r1, [r4, #20]
 8013df8:	1d18      	adds	r0, r3, #4
 8013dfa:	6030      	str	r0, [r6, #0]
 8013dfc:	062e      	lsls	r6, r5, #24
 8013dfe:	681b      	ldr	r3, [r3, #0]
 8013e00:	d501      	bpl.n	8013e06 <_printf_i+0x1be>
 8013e02:	6019      	str	r1, [r3, #0]
 8013e04:	e002      	b.n	8013e0c <_printf_i+0x1c4>
 8013e06:	0668      	lsls	r0, r5, #25
 8013e08:	d5fb      	bpl.n	8013e02 <_printf_i+0x1ba>
 8013e0a:	8019      	strh	r1, [r3, #0]
 8013e0c:	2300      	movs	r3, #0
 8013e0e:	6123      	str	r3, [r4, #16]
 8013e10:	4616      	mov	r6, r2
 8013e12:	e7bc      	b.n	8013d8e <_printf_i+0x146>
 8013e14:	6833      	ldr	r3, [r6, #0]
 8013e16:	1d1a      	adds	r2, r3, #4
 8013e18:	6032      	str	r2, [r6, #0]
 8013e1a:	681e      	ldr	r6, [r3, #0]
 8013e1c:	6862      	ldr	r2, [r4, #4]
 8013e1e:	2100      	movs	r1, #0
 8013e20:	4630      	mov	r0, r6
 8013e22:	f7ec f9fd 	bl	8000220 <memchr>
 8013e26:	b108      	cbz	r0, 8013e2c <_printf_i+0x1e4>
 8013e28:	1b80      	subs	r0, r0, r6
 8013e2a:	6060      	str	r0, [r4, #4]
 8013e2c:	6863      	ldr	r3, [r4, #4]
 8013e2e:	6123      	str	r3, [r4, #16]
 8013e30:	2300      	movs	r3, #0
 8013e32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013e36:	e7aa      	b.n	8013d8e <_printf_i+0x146>
 8013e38:	6923      	ldr	r3, [r4, #16]
 8013e3a:	4632      	mov	r2, r6
 8013e3c:	4649      	mov	r1, r9
 8013e3e:	4640      	mov	r0, r8
 8013e40:	47d0      	blx	sl
 8013e42:	3001      	adds	r0, #1
 8013e44:	d0ad      	beq.n	8013da2 <_printf_i+0x15a>
 8013e46:	6823      	ldr	r3, [r4, #0]
 8013e48:	079b      	lsls	r3, r3, #30
 8013e4a:	d413      	bmi.n	8013e74 <_printf_i+0x22c>
 8013e4c:	68e0      	ldr	r0, [r4, #12]
 8013e4e:	9b03      	ldr	r3, [sp, #12]
 8013e50:	4298      	cmp	r0, r3
 8013e52:	bfb8      	it	lt
 8013e54:	4618      	movlt	r0, r3
 8013e56:	e7a6      	b.n	8013da6 <_printf_i+0x15e>
 8013e58:	2301      	movs	r3, #1
 8013e5a:	4632      	mov	r2, r6
 8013e5c:	4649      	mov	r1, r9
 8013e5e:	4640      	mov	r0, r8
 8013e60:	47d0      	blx	sl
 8013e62:	3001      	adds	r0, #1
 8013e64:	d09d      	beq.n	8013da2 <_printf_i+0x15a>
 8013e66:	3501      	adds	r5, #1
 8013e68:	68e3      	ldr	r3, [r4, #12]
 8013e6a:	9903      	ldr	r1, [sp, #12]
 8013e6c:	1a5b      	subs	r3, r3, r1
 8013e6e:	42ab      	cmp	r3, r5
 8013e70:	dcf2      	bgt.n	8013e58 <_printf_i+0x210>
 8013e72:	e7eb      	b.n	8013e4c <_printf_i+0x204>
 8013e74:	2500      	movs	r5, #0
 8013e76:	f104 0619 	add.w	r6, r4, #25
 8013e7a:	e7f5      	b.n	8013e68 <_printf_i+0x220>
 8013e7c:	0801621a 	.word	0x0801621a
 8013e80:	0801622b 	.word	0x0801622b

08013e84 <std>:
 8013e84:	2300      	movs	r3, #0
 8013e86:	b510      	push	{r4, lr}
 8013e88:	4604      	mov	r4, r0
 8013e8a:	e9c0 3300 	strd	r3, r3, [r0]
 8013e8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013e92:	6083      	str	r3, [r0, #8]
 8013e94:	8181      	strh	r1, [r0, #12]
 8013e96:	6643      	str	r3, [r0, #100]	@ 0x64
 8013e98:	81c2      	strh	r2, [r0, #14]
 8013e9a:	6183      	str	r3, [r0, #24]
 8013e9c:	4619      	mov	r1, r3
 8013e9e:	2208      	movs	r2, #8
 8013ea0:	305c      	adds	r0, #92	@ 0x5c
 8013ea2:	f000 f8f4 	bl	801408e <memset>
 8013ea6:	4b0d      	ldr	r3, [pc, #52]	@ (8013edc <std+0x58>)
 8013ea8:	6263      	str	r3, [r4, #36]	@ 0x24
 8013eaa:	4b0d      	ldr	r3, [pc, #52]	@ (8013ee0 <std+0x5c>)
 8013eac:	62a3      	str	r3, [r4, #40]	@ 0x28
 8013eae:	4b0d      	ldr	r3, [pc, #52]	@ (8013ee4 <std+0x60>)
 8013eb0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8013eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8013ee8 <std+0x64>)
 8013eb4:	6323      	str	r3, [r4, #48]	@ 0x30
 8013eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8013eec <std+0x68>)
 8013eb8:	6224      	str	r4, [r4, #32]
 8013eba:	429c      	cmp	r4, r3
 8013ebc:	d006      	beq.n	8013ecc <std+0x48>
 8013ebe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8013ec2:	4294      	cmp	r4, r2
 8013ec4:	d002      	beq.n	8013ecc <std+0x48>
 8013ec6:	33d0      	adds	r3, #208	@ 0xd0
 8013ec8:	429c      	cmp	r4, r3
 8013eca:	d105      	bne.n	8013ed8 <std+0x54>
 8013ecc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8013ed0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013ed4:	f000 b9b6 	b.w	8014244 <__retarget_lock_init_recursive>
 8013ed8:	bd10      	pop	{r4, pc}
 8013eda:	bf00      	nop
 8013edc:	08014009 	.word	0x08014009
 8013ee0:	0801402b 	.word	0x0801402b
 8013ee4:	08014063 	.word	0x08014063
 8013ee8:	08014087 	.word	0x08014087
 8013eec:	20006ab4 	.word	0x20006ab4

08013ef0 <stdio_exit_handler>:
 8013ef0:	4a02      	ldr	r2, [pc, #8]	@ (8013efc <stdio_exit_handler+0xc>)
 8013ef2:	4903      	ldr	r1, [pc, #12]	@ (8013f00 <stdio_exit_handler+0x10>)
 8013ef4:	4803      	ldr	r0, [pc, #12]	@ (8013f04 <stdio_exit_handler+0x14>)
 8013ef6:	f000 b869 	b.w	8013fcc <_fwalk_sglue>
 8013efa:	bf00      	nop
 8013efc:	20000014 	.word	0x20000014
 8013f00:	08015915 	.word	0x08015915
 8013f04:	20000024 	.word	0x20000024

08013f08 <cleanup_stdio>:
 8013f08:	6841      	ldr	r1, [r0, #4]
 8013f0a:	4b0c      	ldr	r3, [pc, #48]	@ (8013f3c <cleanup_stdio+0x34>)
 8013f0c:	4299      	cmp	r1, r3
 8013f0e:	b510      	push	{r4, lr}
 8013f10:	4604      	mov	r4, r0
 8013f12:	d001      	beq.n	8013f18 <cleanup_stdio+0x10>
 8013f14:	f001 fcfe 	bl	8015914 <_fflush_r>
 8013f18:	68a1      	ldr	r1, [r4, #8]
 8013f1a:	4b09      	ldr	r3, [pc, #36]	@ (8013f40 <cleanup_stdio+0x38>)
 8013f1c:	4299      	cmp	r1, r3
 8013f1e:	d002      	beq.n	8013f26 <cleanup_stdio+0x1e>
 8013f20:	4620      	mov	r0, r4
 8013f22:	f001 fcf7 	bl	8015914 <_fflush_r>
 8013f26:	68e1      	ldr	r1, [r4, #12]
 8013f28:	4b06      	ldr	r3, [pc, #24]	@ (8013f44 <cleanup_stdio+0x3c>)
 8013f2a:	4299      	cmp	r1, r3
 8013f2c:	d004      	beq.n	8013f38 <cleanup_stdio+0x30>
 8013f2e:	4620      	mov	r0, r4
 8013f30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013f34:	f001 bcee 	b.w	8015914 <_fflush_r>
 8013f38:	bd10      	pop	{r4, pc}
 8013f3a:	bf00      	nop
 8013f3c:	20006ab4 	.word	0x20006ab4
 8013f40:	20006b1c 	.word	0x20006b1c
 8013f44:	20006b84 	.word	0x20006b84

08013f48 <global_stdio_init.part.0>:
 8013f48:	b510      	push	{r4, lr}
 8013f4a:	4b0b      	ldr	r3, [pc, #44]	@ (8013f78 <global_stdio_init.part.0+0x30>)
 8013f4c:	4c0b      	ldr	r4, [pc, #44]	@ (8013f7c <global_stdio_init.part.0+0x34>)
 8013f4e:	4a0c      	ldr	r2, [pc, #48]	@ (8013f80 <global_stdio_init.part.0+0x38>)
 8013f50:	601a      	str	r2, [r3, #0]
 8013f52:	4620      	mov	r0, r4
 8013f54:	2200      	movs	r2, #0
 8013f56:	2104      	movs	r1, #4
 8013f58:	f7ff ff94 	bl	8013e84 <std>
 8013f5c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8013f60:	2201      	movs	r2, #1
 8013f62:	2109      	movs	r1, #9
 8013f64:	f7ff ff8e 	bl	8013e84 <std>
 8013f68:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8013f6c:	2202      	movs	r2, #2
 8013f6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013f72:	2112      	movs	r1, #18
 8013f74:	f7ff bf86 	b.w	8013e84 <std>
 8013f78:	20006bec 	.word	0x20006bec
 8013f7c:	20006ab4 	.word	0x20006ab4
 8013f80:	08013ef1 	.word	0x08013ef1

08013f84 <__sfp_lock_acquire>:
 8013f84:	4801      	ldr	r0, [pc, #4]	@ (8013f8c <__sfp_lock_acquire+0x8>)
 8013f86:	f000 b95e 	b.w	8014246 <__retarget_lock_acquire_recursive>
 8013f8a:	bf00      	nop
 8013f8c:	20006bf5 	.word	0x20006bf5

08013f90 <__sfp_lock_release>:
 8013f90:	4801      	ldr	r0, [pc, #4]	@ (8013f98 <__sfp_lock_release+0x8>)
 8013f92:	f000 b959 	b.w	8014248 <__retarget_lock_release_recursive>
 8013f96:	bf00      	nop
 8013f98:	20006bf5 	.word	0x20006bf5

08013f9c <__sinit>:
 8013f9c:	b510      	push	{r4, lr}
 8013f9e:	4604      	mov	r4, r0
 8013fa0:	f7ff fff0 	bl	8013f84 <__sfp_lock_acquire>
 8013fa4:	6a23      	ldr	r3, [r4, #32]
 8013fa6:	b11b      	cbz	r3, 8013fb0 <__sinit+0x14>
 8013fa8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013fac:	f7ff bff0 	b.w	8013f90 <__sfp_lock_release>
 8013fb0:	4b04      	ldr	r3, [pc, #16]	@ (8013fc4 <__sinit+0x28>)
 8013fb2:	6223      	str	r3, [r4, #32]
 8013fb4:	4b04      	ldr	r3, [pc, #16]	@ (8013fc8 <__sinit+0x2c>)
 8013fb6:	681b      	ldr	r3, [r3, #0]
 8013fb8:	2b00      	cmp	r3, #0
 8013fba:	d1f5      	bne.n	8013fa8 <__sinit+0xc>
 8013fbc:	f7ff ffc4 	bl	8013f48 <global_stdio_init.part.0>
 8013fc0:	e7f2      	b.n	8013fa8 <__sinit+0xc>
 8013fc2:	bf00      	nop
 8013fc4:	08013f09 	.word	0x08013f09
 8013fc8:	20006bec 	.word	0x20006bec

08013fcc <_fwalk_sglue>:
 8013fcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013fd0:	4607      	mov	r7, r0
 8013fd2:	4688      	mov	r8, r1
 8013fd4:	4614      	mov	r4, r2
 8013fd6:	2600      	movs	r6, #0
 8013fd8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013fdc:	f1b9 0901 	subs.w	r9, r9, #1
 8013fe0:	d505      	bpl.n	8013fee <_fwalk_sglue+0x22>
 8013fe2:	6824      	ldr	r4, [r4, #0]
 8013fe4:	2c00      	cmp	r4, #0
 8013fe6:	d1f7      	bne.n	8013fd8 <_fwalk_sglue+0xc>
 8013fe8:	4630      	mov	r0, r6
 8013fea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013fee:	89ab      	ldrh	r3, [r5, #12]
 8013ff0:	2b01      	cmp	r3, #1
 8013ff2:	d907      	bls.n	8014004 <_fwalk_sglue+0x38>
 8013ff4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013ff8:	3301      	adds	r3, #1
 8013ffa:	d003      	beq.n	8014004 <_fwalk_sglue+0x38>
 8013ffc:	4629      	mov	r1, r5
 8013ffe:	4638      	mov	r0, r7
 8014000:	47c0      	blx	r8
 8014002:	4306      	orrs	r6, r0
 8014004:	3568      	adds	r5, #104	@ 0x68
 8014006:	e7e9      	b.n	8013fdc <_fwalk_sglue+0x10>

08014008 <__sread>:
 8014008:	b510      	push	{r4, lr}
 801400a:	460c      	mov	r4, r1
 801400c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014010:	f000 f8ca 	bl	80141a8 <_read_r>
 8014014:	2800      	cmp	r0, #0
 8014016:	bfab      	itete	ge
 8014018:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801401a:	89a3      	ldrhlt	r3, [r4, #12]
 801401c:	181b      	addge	r3, r3, r0
 801401e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8014022:	bfac      	ite	ge
 8014024:	6563      	strge	r3, [r4, #84]	@ 0x54
 8014026:	81a3      	strhlt	r3, [r4, #12]
 8014028:	bd10      	pop	{r4, pc}

0801402a <__swrite>:
 801402a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801402e:	461f      	mov	r7, r3
 8014030:	898b      	ldrh	r3, [r1, #12]
 8014032:	05db      	lsls	r3, r3, #23
 8014034:	4605      	mov	r5, r0
 8014036:	460c      	mov	r4, r1
 8014038:	4616      	mov	r6, r2
 801403a:	d505      	bpl.n	8014048 <__swrite+0x1e>
 801403c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014040:	2302      	movs	r3, #2
 8014042:	2200      	movs	r2, #0
 8014044:	f000 f89e 	bl	8014184 <_lseek_r>
 8014048:	89a3      	ldrh	r3, [r4, #12]
 801404a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801404e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8014052:	81a3      	strh	r3, [r4, #12]
 8014054:	4632      	mov	r2, r6
 8014056:	463b      	mov	r3, r7
 8014058:	4628      	mov	r0, r5
 801405a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801405e:	f000 b8b5 	b.w	80141cc <_write_r>

08014062 <__sseek>:
 8014062:	b510      	push	{r4, lr}
 8014064:	460c      	mov	r4, r1
 8014066:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801406a:	f000 f88b 	bl	8014184 <_lseek_r>
 801406e:	1c43      	adds	r3, r0, #1
 8014070:	89a3      	ldrh	r3, [r4, #12]
 8014072:	bf15      	itete	ne
 8014074:	6560      	strne	r0, [r4, #84]	@ 0x54
 8014076:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801407a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801407e:	81a3      	strheq	r3, [r4, #12]
 8014080:	bf18      	it	ne
 8014082:	81a3      	strhne	r3, [r4, #12]
 8014084:	bd10      	pop	{r4, pc}

08014086 <__sclose>:
 8014086:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801408a:	f000 b80d 	b.w	80140a8 <_close_r>

0801408e <memset>:
 801408e:	4402      	add	r2, r0
 8014090:	4603      	mov	r3, r0
 8014092:	4293      	cmp	r3, r2
 8014094:	d100      	bne.n	8014098 <memset+0xa>
 8014096:	4770      	bx	lr
 8014098:	f803 1b01 	strb.w	r1, [r3], #1
 801409c:	e7f9      	b.n	8014092 <memset+0x4>
	...

080140a0 <_localeconv_r>:
 80140a0:	4800      	ldr	r0, [pc, #0]	@ (80140a4 <_localeconv_r+0x4>)
 80140a2:	4770      	bx	lr
 80140a4:	20000160 	.word	0x20000160

080140a8 <_close_r>:
 80140a8:	b538      	push	{r3, r4, r5, lr}
 80140aa:	4d06      	ldr	r5, [pc, #24]	@ (80140c4 <_close_r+0x1c>)
 80140ac:	2300      	movs	r3, #0
 80140ae:	4604      	mov	r4, r0
 80140b0:	4608      	mov	r0, r1
 80140b2:	602b      	str	r3, [r5, #0]
 80140b4:	f7f4 ff24 	bl	8008f00 <_close>
 80140b8:	1c43      	adds	r3, r0, #1
 80140ba:	d102      	bne.n	80140c2 <_close_r+0x1a>
 80140bc:	682b      	ldr	r3, [r5, #0]
 80140be:	b103      	cbz	r3, 80140c2 <_close_r+0x1a>
 80140c0:	6023      	str	r3, [r4, #0]
 80140c2:	bd38      	pop	{r3, r4, r5, pc}
 80140c4:	20006bf0 	.word	0x20006bf0

080140c8 <_reclaim_reent>:
 80140c8:	4b2d      	ldr	r3, [pc, #180]	@ (8014180 <_reclaim_reent+0xb8>)
 80140ca:	681b      	ldr	r3, [r3, #0]
 80140cc:	4283      	cmp	r3, r0
 80140ce:	b570      	push	{r4, r5, r6, lr}
 80140d0:	4604      	mov	r4, r0
 80140d2:	d053      	beq.n	801417c <_reclaim_reent+0xb4>
 80140d4:	69c3      	ldr	r3, [r0, #28]
 80140d6:	b31b      	cbz	r3, 8014120 <_reclaim_reent+0x58>
 80140d8:	68db      	ldr	r3, [r3, #12]
 80140da:	b163      	cbz	r3, 80140f6 <_reclaim_reent+0x2e>
 80140dc:	2500      	movs	r5, #0
 80140de:	69e3      	ldr	r3, [r4, #28]
 80140e0:	68db      	ldr	r3, [r3, #12]
 80140e2:	5959      	ldr	r1, [r3, r5]
 80140e4:	b9b1      	cbnz	r1, 8014114 <_reclaim_reent+0x4c>
 80140e6:	3504      	adds	r5, #4
 80140e8:	2d80      	cmp	r5, #128	@ 0x80
 80140ea:	d1f8      	bne.n	80140de <_reclaim_reent+0x16>
 80140ec:	69e3      	ldr	r3, [r4, #28]
 80140ee:	4620      	mov	r0, r4
 80140f0:	68d9      	ldr	r1, [r3, #12]
 80140f2:	f000 ff11 	bl	8014f18 <_free_r>
 80140f6:	69e3      	ldr	r3, [r4, #28]
 80140f8:	6819      	ldr	r1, [r3, #0]
 80140fa:	b111      	cbz	r1, 8014102 <_reclaim_reent+0x3a>
 80140fc:	4620      	mov	r0, r4
 80140fe:	f000 ff0b 	bl	8014f18 <_free_r>
 8014102:	69e3      	ldr	r3, [r4, #28]
 8014104:	689d      	ldr	r5, [r3, #8]
 8014106:	b15d      	cbz	r5, 8014120 <_reclaim_reent+0x58>
 8014108:	4629      	mov	r1, r5
 801410a:	4620      	mov	r0, r4
 801410c:	682d      	ldr	r5, [r5, #0]
 801410e:	f000 ff03 	bl	8014f18 <_free_r>
 8014112:	e7f8      	b.n	8014106 <_reclaim_reent+0x3e>
 8014114:	680e      	ldr	r6, [r1, #0]
 8014116:	4620      	mov	r0, r4
 8014118:	f000 fefe 	bl	8014f18 <_free_r>
 801411c:	4631      	mov	r1, r6
 801411e:	e7e1      	b.n	80140e4 <_reclaim_reent+0x1c>
 8014120:	6961      	ldr	r1, [r4, #20]
 8014122:	b111      	cbz	r1, 801412a <_reclaim_reent+0x62>
 8014124:	4620      	mov	r0, r4
 8014126:	f000 fef7 	bl	8014f18 <_free_r>
 801412a:	69e1      	ldr	r1, [r4, #28]
 801412c:	b111      	cbz	r1, 8014134 <_reclaim_reent+0x6c>
 801412e:	4620      	mov	r0, r4
 8014130:	f000 fef2 	bl	8014f18 <_free_r>
 8014134:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8014136:	b111      	cbz	r1, 801413e <_reclaim_reent+0x76>
 8014138:	4620      	mov	r0, r4
 801413a:	f000 feed 	bl	8014f18 <_free_r>
 801413e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014140:	b111      	cbz	r1, 8014148 <_reclaim_reent+0x80>
 8014142:	4620      	mov	r0, r4
 8014144:	f000 fee8 	bl	8014f18 <_free_r>
 8014148:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801414a:	b111      	cbz	r1, 8014152 <_reclaim_reent+0x8a>
 801414c:	4620      	mov	r0, r4
 801414e:	f000 fee3 	bl	8014f18 <_free_r>
 8014152:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8014154:	b111      	cbz	r1, 801415c <_reclaim_reent+0x94>
 8014156:	4620      	mov	r0, r4
 8014158:	f000 fede 	bl	8014f18 <_free_r>
 801415c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801415e:	b111      	cbz	r1, 8014166 <_reclaim_reent+0x9e>
 8014160:	4620      	mov	r0, r4
 8014162:	f000 fed9 	bl	8014f18 <_free_r>
 8014166:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8014168:	b111      	cbz	r1, 8014170 <_reclaim_reent+0xa8>
 801416a:	4620      	mov	r0, r4
 801416c:	f000 fed4 	bl	8014f18 <_free_r>
 8014170:	6a23      	ldr	r3, [r4, #32]
 8014172:	b11b      	cbz	r3, 801417c <_reclaim_reent+0xb4>
 8014174:	4620      	mov	r0, r4
 8014176:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801417a:	4718      	bx	r3
 801417c:	bd70      	pop	{r4, r5, r6, pc}
 801417e:	bf00      	nop
 8014180:	20000020 	.word	0x20000020

08014184 <_lseek_r>:
 8014184:	b538      	push	{r3, r4, r5, lr}
 8014186:	4d07      	ldr	r5, [pc, #28]	@ (80141a4 <_lseek_r+0x20>)
 8014188:	4604      	mov	r4, r0
 801418a:	4608      	mov	r0, r1
 801418c:	4611      	mov	r1, r2
 801418e:	2200      	movs	r2, #0
 8014190:	602a      	str	r2, [r5, #0]
 8014192:	461a      	mov	r2, r3
 8014194:	f7f4 fedb 	bl	8008f4e <_lseek>
 8014198:	1c43      	adds	r3, r0, #1
 801419a:	d102      	bne.n	80141a2 <_lseek_r+0x1e>
 801419c:	682b      	ldr	r3, [r5, #0]
 801419e:	b103      	cbz	r3, 80141a2 <_lseek_r+0x1e>
 80141a0:	6023      	str	r3, [r4, #0]
 80141a2:	bd38      	pop	{r3, r4, r5, pc}
 80141a4:	20006bf0 	.word	0x20006bf0

080141a8 <_read_r>:
 80141a8:	b538      	push	{r3, r4, r5, lr}
 80141aa:	4d07      	ldr	r5, [pc, #28]	@ (80141c8 <_read_r+0x20>)
 80141ac:	4604      	mov	r4, r0
 80141ae:	4608      	mov	r0, r1
 80141b0:	4611      	mov	r1, r2
 80141b2:	2200      	movs	r2, #0
 80141b4:	602a      	str	r2, [r5, #0]
 80141b6:	461a      	mov	r2, r3
 80141b8:	f7f4 fe69 	bl	8008e8e <_read>
 80141bc:	1c43      	adds	r3, r0, #1
 80141be:	d102      	bne.n	80141c6 <_read_r+0x1e>
 80141c0:	682b      	ldr	r3, [r5, #0]
 80141c2:	b103      	cbz	r3, 80141c6 <_read_r+0x1e>
 80141c4:	6023      	str	r3, [r4, #0]
 80141c6:	bd38      	pop	{r3, r4, r5, pc}
 80141c8:	20006bf0 	.word	0x20006bf0

080141cc <_write_r>:
 80141cc:	b538      	push	{r3, r4, r5, lr}
 80141ce:	4d07      	ldr	r5, [pc, #28]	@ (80141ec <_write_r+0x20>)
 80141d0:	4604      	mov	r4, r0
 80141d2:	4608      	mov	r0, r1
 80141d4:	4611      	mov	r1, r2
 80141d6:	2200      	movs	r2, #0
 80141d8:	602a      	str	r2, [r5, #0]
 80141da:	461a      	mov	r2, r3
 80141dc:	f7f4 fe74 	bl	8008ec8 <_write>
 80141e0:	1c43      	adds	r3, r0, #1
 80141e2:	d102      	bne.n	80141ea <_write_r+0x1e>
 80141e4:	682b      	ldr	r3, [r5, #0]
 80141e6:	b103      	cbz	r3, 80141ea <_write_r+0x1e>
 80141e8:	6023      	str	r3, [r4, #0]
 80141ea:	bd38      	pop	{r3, r4, r5, pc}
 80141ec:	20006bf0 	.word	0x20006bf0

080141f0 <__errno>:
 80141f0:	4b01      	ldr	r3, [pc, #4]	@ (80141f8 <__errno+0x8>)
 80141f2:	6818      	ldr	r0, [r3, #0]
 80141f4:	4770      	bx	lr
 80141f6:	bf00      	nop
 80141f8:	20000020 	.word	0x20000020

080141fc <__libc_init_array>:
 80141fc:	b570      	push	{r4, r5, r6, lr}
 80141fe:	4d0d      	ldr	r5, [pc, #52]	@ (8014234 <__libc_init_array+0x38>)
 8014200:	4c0d      	ldr	r4, [pc, #52]	@ (8014238 <__libc_init_array+0x3c>)
 8014202:	1b64      	subs	r4, r4, r5
 8014204:	10a4      	asrs	r4, r4, #2
 8014206:	2600      	movs	r6, #0
 8014208:	42a6      	cmp	r6, r4
 801420a:	d109      	bne.n	8014220 <__libc_init_array+0x24>
 801420c:	4d0b      	ldr	r5, [pc, #44]	@ (801423c <__libc_init_array+0x40>)
 801420e:	4c0c      	ldr	r4, [pc, #48]	@ (8014240 <__libc_init_array+0x44>)
 8014210:	f001 ff1e 	bl	8016050 <_init>
 8014214:	1b64      	subs	r4, r4, r5
 8014216:	10a4      	asrs	r4, r4, #2
 8014218:	2600      	movs	r6, #0
 801421a:	42a6      	cmp	r6, r4
 801421c:	d105      	bne.n	801422a <__libc_init_array+0x2e>
 801421e:	bd70      	pop	{r4, r5, r6, pc}
 8014220:	f855 3b04 	ldr.w	r3, [r5], #4
 8014224:	4798      	blx	r3
 8014226:	3601      	adds	r6, #1
 8014228:	e7ee      	b.n	8014208 <__libc_init_array+0xc>
 801422a:	f855 3b04 	ldr.w	r3, [r5], #4
 801422e:	4798      	blx	r3
 8014230:	3601      	adds	r6, #1
 8014232:	e7f2      	b.n	801421a <__libc_init_array+0x1e>
 8014234:	08016584 	.word	0x08016584
 8014238:	08016584 	.word	0x08016584
 801423c:	08016584 	.word	0x08016584
 8014240:	08016588 	.word	0x08016588

08014244 <__retarget_lock_init_recursive>:
 8014244:	4770      	bx	lr

08014246 <__retarget_lock_acquire_recursive>:
 8014246:	4770      	bx	lr

08014248 <__retarget_lock_release_recursive>:
 8014248:	4770      	bx	lr

0801424a <memcpy>:
 801424a:	440a      	add	r2, r1
 801424c:	4291      	cmp	r1, r2
 801424e:	f100 33ff 	add.w	r3, r0, #4294967295
 8014252:	d100      	bne.n	8014256 <memcpy+0xc>
 8014254:	4770      	bx	lr
 8014256:	b510      	push	{r4, lr}
 8014258:	f811 4b01 	ldrb.w	r4, [r1], #1
 801425c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014260:	4291      	cmp	r1, r2
 8014262:	d1f9      	bne.n	8014258 <memcpy+0xe>
 8014264:	bd10      	pop	{r4, pc}

08014266 <quorem>:
 8014266:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801426a:	6903      	ldr	r3, [r0, #16]
 801426c:	690c      	ldr	r4, [r1, #16]
 801426e:	42a3      	cmp	r3, r4
 8014270:	4607      	mov	r7, r0
 8014272:	db7e      	blt.n	8014372 <quorem+0x10c>
 8014274:	3c01      	subs	r4, #1
 8014276:	f101 0814 	add.w	r8, r1, #20
 801427a:	00a3      	lsls	r3, r4, #2
 801427c:	f100 0514 	add.w	r5, r0, #20
 8014280:	9300      	str	r3, [sp, #0]
 8014282:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014286:	9301      	str	r3, [sp, #4]
 8014288:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801428c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014290:	3301      	adds	r3, #1
 8014292:	429a      	cmp	r2, r3
 8014294:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8014298:	fbb2 f6f3 	udiv	r6, r2, r3
 801429c:	d32e      	bcc.n	80142fc <quorem+0x96>
 801429e:	f04f 0a00 	mov.w	sl, #0
 80142a2:	46c4      	mov	ip, r8
 80142a4:	46ae      	mov	lr, r5
 80142a6:	46d3      	mov	fp, sl
 80142a8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80142ac:	b298      	uxth	r0, r3
 80142ae:	fb06 a000 	mla	r0, r6, r0, sl
 80142b2:	0c02      	lsrs	r2, r0, #16
 80142b4:	0c1b      	lsrs	r3, r3, #16
 80142b6:	fb06 2303 	mla	r3, r6, r3, r2
 80142ba:	f8de 2000 	ldr.w	r2, [lr]
 80142be:	b280      	uxth	r0, r0
 80142c0:	b292      	uxth	r2, r2
 80142c2:	1a12      	subs	r2, r2, r0
 80142c4:	445a      	add	r2, fp
 80142c6:	f8de 0000 	ldr.w	r0, [lr]
 80142ca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80142ce:	b29b      	uxth	r3, r3
 80142d0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80142d4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80142d8:	b292      	uxth	r2, r2
 80142da:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80142de:	45e1      	cmp	r9, ip
 80142e0:	f84e 2b04 	str.w	r2, [lr], #4
 80142e4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80142e8:	d2de      	bcs.n	80142a8 <quorem+0x42>
 80142ea:	9b00      	ldr	r3, [sp, #0]
 80142ec:	58eb      	ldr	r3, [r5, r3]
 80142ee:	b92b      	cbnz	r3, 80142fc <quorem+0x96>
 80142f0:	9b01      	ldr	r3, [sp, #4]
 80142f2:	3b04      	subs	r3, #4
 80142f4:	429d      	cmp	r5, r3
 80142f6:	461a      	mov	r2, r3
 80142f8:	d32f      	bcc.n	801435a <quorem+0xf4>
 80142fa:	613c      	str	r4, [r7, #16]
 80142fc:	4638      	mov	r0, r7
 80142fe:	f001 f97d 	bl	80155fc <__mcmp>
 8014302:	2800      	cmp	r0, #0
 8014304:	db25      	blt.n	8014352 <quorem+0xec>
 8014306:	4629      	mov	r1, r5
 8014308:	2000      	movs	r0, #0
 801430a:	f858 2b04 	ldr.w	r2, [r8], #4
 801430e:	f8d1 c000 	ldr.w	ip, [r1]
 8014312:	fa1f fe82 	uxth.w	lr, r2
 8014316:	fa1f f38c 	uxth.w	r3, ip
 801431a:	eba3 030e 	sub.w	r3, r3, lr
 801431e:	4403      	add	r3, r0
 8014320:	0c12      	lsrs	r2, r2, #16
 8014322:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8014326:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801432a:	b29b      	uxth	r3, r3
 801432c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014330:	45c1      	cmp	r9, r8
 8014332:	f841 3b04 	str.w	r3, [r1], #4
 8014336:	ea4f 4022 	mov.w	r0, r2, asr #16
 801433a:	d2e6      	bcs.n	801430a <quorem+0xa4>
 801433c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014340:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014344:	b922      	cbnz	r2, 8014350 <quorem+0xea>
 8014346:	3b04      	subs	r3, #4
 8014348:	429d      	cmp	r5, r3
 801434a:	461a      	mov	r2, r3
 801434c:	d30b      	bcc.n	8014366 <quorem+0x100>
 801434e:	613c      	str	r4, [r7, #16]
 8014350:	3601      	adds	r6, #1
 8014352:	4630      	mov	r0, r6
 8014354:	b003      	add	sp, #12
 8014356:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801435a:	6812      	ldr	r2, [r2, #0]
 801435c:	3b04      	subs	r3, #4
 801435e:	2a00      	cmp	r2, #0
 8014360:	d1cb      	bne.n	80142fa <quorem+0x94>
 8014362:	3c01      	subs	r4, #1
 8014364:	e7c6      	b.n	80142f4 <quorem+0x8e>
 8014366:	6812      	ldr	r2, [r2, #0]
 8014368:	3b04      	subs	r3, #4
 801436a:	2a00      	cmp	r2, #0
 801436c:	d1ef      	bne.n	801434e <quorem+0xe8>
 801436e:	3c01      	subs	r4, #1
 8014370:	e7ea      	b.n	8014348 <quorem+0xe2>
 8014372:	2000      	movs	r0, #0
 8014374:	e7ee      	b.n	8014354 <quorem+0xee>
	...

08014378 <_dtoa_r>:
 8014378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801437c:	69c7      	ldr	r7, [r0, #28]
 801437e:	b097      	sub	sp, #92	@ 0x5c
 8014380:	ed8d 0b04 	vstr	d0, [sp, #16]
 8014384:	ec55 4b10 	vmov	r4, r5, d0
 8014388:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801438a:	9107      	str	r1, [sp, #28]
 801438c:	4681      	mov	r9, r0
 801438e:	920c      	str	r2, [sp, #48]	@ 0x30
 8014390:	9311      	str	r3, [sp, #68]	@ 0x44
 8014392:	b97f      	cbnz	r7, 80143b4 <_dtoa_r+0x3c>
 8014394:	2010      	movs	r0, #16
 8014396:	f000 fe09 	bl	8014fac <malloc>
 801439a:	4602      	mov	r2, r0
 801439c:	f8c9 001c 	str.w	r0, [r9, #28]
 80143a0:	b920      	cbnz	r0, 80143ac <_dtoa_r+0x34>
 80143a2:	4ba9      	ldr	r3, [pc, #676]	@ (8014648 <_dtoa_r+0x2d0>)
 80143a4:	21ef      	movs	r1, #239	@ 0xef
 80143a6:	48a9      	ldr	r0, [pc, #676]	@ (801464c <_dtoa_r+0x2d4>)
 80143a8:	f001 faec 	bl	8015984 <__assert_func>
 80143ac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80143b0:	6007      	str	r7, [r0, #0]
 80143b2:	60c7      	str	r7, [r0, #12]
 80143b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80143b8:	6819      	ldr	r1, [r3, #0]
 80143ba:	b159      	cbz	r1, 80143d4 <_dtoa_r+0x5c>
 80143bc:	685a      	ldr	r2, [r3, #4]
 80143be:	604a      	str	r2, [r1, #4]
 80143c0:	2301      	movs	r3, #1
 80143c2:	4093      	lsls	r3, r2
 80143c4:	608b      	str	r3, [r1, #8]
 80143c6:	4648      	mov	r0, r9
 80143c8:	f000 fee6 	bl	8015198 <_Bfree>
 80143cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80143d0:	2200      	movs	r2, #0
 80143d2:	601a      	str	r2, [r3, #0]
 80143d4:	1e2b      	subs	r3, r5, #0
 80143d6:	bfb9      	ittee	lt
 80143d8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80143dc:	9305      	strlt	r3, [sp, #20]
 80143de:	2300      	movge	r3, #0
 80143e0:	6033      	strge	r3, [r6, #0]
 80143e2:	9f05      	ldr	r7, [sp, #20]
 80143e4:	4b9a      	ldr	r3, [pc, #616]	@ (8014650 <_dtoa_r+0x2d8>)
 80143e6:	bfbc      	itt	lt
 80143e8:	2201      	movlt	r2, #1
 80143ea:	6032      	strlt	r2, [r6, #0]
 80143ec:	43bb      	bics	r3, r7
 80143ee:	d112      	bne.n	8014416 <_dtoa_r+0x9e>
 80143f0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80143f2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80143f6:	6013      	str	r3, [r2, #0]
 80143f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80143fc:	4323      	orrs	r3, r4
 80143fe:	f000 855a 	beq.w	8014eb6 <_dtoa_r+0xb3e>
 8014402:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014404:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8014664 <_dtoa_r+0x2ec>
 8014408:	2b00      	cmp	r3, #0
 801440a:	f000 855c 	beq.w	8014ec6 <_dtoa_r+0xb4e>
 801440e:	f10a 0303 	add.w	r3, sl, #3
 8014412:	f000 bd56 	b.w	8014ec2 <_dtoa_r+0xb4a>
 8014416:	ed9d 7b04 	vldr	d7, [sp, #16]
 801441a:	2200      	movs	r2, #0
 801441c:	ec51 0b17 	vmov	r0, r1, d7
 8014420:	2300      	movs	r3, #0
 8014422:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8014426:	f7ec fb77 	bl	8000b18 <__aeabi_dcmpeq>
 801442a:	4680      	mov	r8, r0
 801442c:	b158      	cbz	r0, 8014446 <_dtoa_r+0xce>
 801442e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014430:	2301      	movs	r3, #1
 8014432:	6013      	str	r3, [r2, #0]
 8014434:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014436:	b113      	cbz	r3, 801443e <_dtoa_r+0xc6>
 8014438:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801443a:	4b86      	ldr	r3, [pc, #536]	@ (8014654 <_dtoa_r+0x2dc>)
 801443c:	6013      	str	r3, [r2, #0]
 801443e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8014668 <_dtoa_r+0x2f0>
 8014442:	f000 bd40 	b.w	8014ec6 <_dtoa_r+0xb4e>
 8014446:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801444a:	aa14      	add	r2, sp, #80	@ 0x50
 801444c:	a915      	add	r1, sp, #84	@ 0x54
 801444e:	4648      	mov	r0, r9
 8014450:	f001 f984 	bl	801575c <__d2b>
 8014454:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8014458:	9002      	str	r0, [sp, #8]
 801445a:	2e00      	cmp	r6, #0
 801445c:	d078      	beq.n	8014550 <_dtoa_r+0x1d8>
 801445e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014460:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8014464:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014468:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801446c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8014470:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8014474:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8014478:	4619      	mov	r1, r3
 801447a:	2200      	movs	r2, #0
 801447c:	4b76      	ldr	r3, [pc, #472]	@ (8014658 <_dtoa_r+0x2e0>)
 801447e:	f7eb ff2b 	bl	80002d8 <__aeabi_dsub>
 8014482:	a36b      	add	r3, pc, #428	@ (adr r3, 8014630 <_dtoa_r+0x2b8>)
 8014484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014488:	f7ec f8de 	bl	8000648 <__aeabi_dmul>
 801448c:	a36a      	add	r3, pc, #424	@ (adr r3, 8014638 <_dtoa_r+0x2c0>)
 801448e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014492:	f7eb ff23 	bl	80002dc <__adddf3>
 8014496:	4604      	mov	r4, r0
 8014498:	4630      	mov	r0, r6
 801449a:	460d      	mov	r5, r1
 801449c:	f7ec f86a 	bl	8000574 <__aeabi_i2d>
 80144a0:	a367      	add	r3, pc, #412	@ (adr r3, 8014640 <_dtoa_r+0x2c8>)
 80144a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144a6:	f7ec f8cf 	bl	8000648 <__aeabi_dmul>
 80144aa:	4602      	mov	r2, r0
 80144ac:	460b      	mov	r3, r1
 80144ae:	4620      	mov	r0, r4
 80144b0:	4629      	mov	r1, r5
 80144b2:	f7eb ff13 	bl	80002dc <__adddf3>
 80144b6:	4604      	mov	r4, r0
 80144b8:	460d      	mov	r5, r1
 80144ba:	f7ec fb75 	bl	8000ba8 <__aeabi_d2iz>
 80144be:	2200      	movs	r2, #0
 80144c0:	4607      	mov	r7, r0
 80144c2:	2300      	movs	r3, #0
 80144c4:	4620      	mov	r0, r4
 80144c6:	4629      	mov	r1, r5
 80144c8:	f7ec fb30 	bl	8000b2c <__aeabi_dcmplt>
 80144cc:	b140      	cbz	r0, 80144e0 <_dtoa_r+0x168>
 80144ce:	4638      	mov	r0, r7
 80144d0:	f7ec f850 	bl	8000574 <__aeabi_i2d>
 80144d4:	4622      	mov	r2, r4
 80144d6:	462b      	mov	r3, r5
 80144d8:	f7ec fb1e 	bl	8000b18 <__aeabi_dcmpeq>
 80144dc:	b900      	cbnz	r0, 80144e0 <_dtoa_r+0x168>
 80144de:	3f01      	subs	r7, #1
 80144e0:	2f16      	cmp	r7, #22
 80144e2:	d852      	bhi.n	801458a <_dtoa_r+0x212>
 80144e4:	4b5d      	ldr	r3, [pc, #372]	@ (801465c <_dtoa_r+0x2e4>)
 80144e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80144ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80144f2:	f7ec fb1b 	bl	8000b2c <__aeabi_dcmplt>
 80144f6:	2800      	cmp	r0, #0
 80144f8:	d049      	beq.n	801458e <_dtoa_r+0x216>
 80144fa:	3f01      	subs	r7, #1
 80144fc:	2300      	movs	r3, #0
 80144fe:	9310      	str	r3, [sp, #64]	@ 0x40
 8014500:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8014502:	1b9b      	subs	r3, r3, r6
 8014504:	1e5a      	subs	r2, r3, #1
 8014506:	bf45      	ittet	mi
 8014508:	f1c3 0301 	rsbmi	r3, r3, #1
 801450c:	9300      	strmi	r3, [sp, #0]
 801450e:	2300      	movpl	r3, #0
 8014510:	2300      	movmi	r3, #0
 8014512:	9206      	str	r2, [sp, #24]
 8014514:	bf54      	ite	pl
 8014516:	9300      	strpl	r3, [sp, #0]
 8014518:	9306      	strmi	r3, [sp, #24]
 801451a:	2f00      	cmp	r7, #0
 801451c:	db39      	blt.n	8014592 <_dtoa_r+0x21a>
 801451e:	9b06      	ldr	r3, [sp, #24]
 8014520:	970d      	str	r7, [sp, #52]	@ 0x34
 8014522:	443b      	add	r3, r7
 8014524:	9306      	str	r3, [sp, #24]
 8014526:	2300      	movs	r3, #0
 8014528:	9308      	str	r3, [sp, #32]
 801452a:	9b07      	ldr	r3, [sp, #28]
 801452c:	2b09      	cmp	r3, #9
 801452e:	d863      	bhi.n	80145f8 <_dtoa_r+0x280>
 8014530:	2b05      	cmp	r3, #5
 8014532:	bfc4      	itt	gt
 8014534:	3b04      	subgt	r3, #4
 8014536:	9307      	strgt	r3, [sp, #28]
 8014538:	9b07      	ldr	r3, [sp, #28]
 801453a:	f1a3 0302 	sub.w	r3, r3, #2
 801453e:	bfcc      	ite	gt
 8014540:	2400      	movgt	r4, #0
 8014542:	2401      	movle	r4, #1
 8014544:	2b03      	cmp	r3, #3
 8014546:	d863      	bhi.n	8014610 <_dtoa_r+0x298>
 8014548:	e8df f003 	tbb	[pc, r3]
 801454c:	2b375452 	.word	0x2b375452
 8014550:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8014554:	441e      	add	r6, r3
 8014556:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801455a:	2b20      	cmp	r3, #32
 801455c:	bfc1      	itttt	gt
 801455e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8014562:	409f      	lslgt	r7, r3
 8014564:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8014568:	fa24 f303 	lsrgt.w	r3, r4, r3
 801456c:	bfd6      	itet	le
 801456e:	f1c3 0320 	rsble	r3, r3, #32
 8014572:	ea47 0003 	orrgt.w	r0, r7, r3
 8014576:	fa04 f003 	lslle.w	r0, r4, r3
 801457a:	f7eb ffeb 	bl	8000554 <__aeabi_ui2d>
 801457e:	2201      	movs	r2, #1
 8014580:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8014584:	3e01      	subs	r6, #1
 8014586:	9212      	str	r2, [sp, #72]	@ 0x48
 8014588:	e776      	b.n	8014478 <_dtoa_r+0x100>
 801458a:	2301      	movs	r3, #1
 801458c:	e7b7      	b.n	80144fe <_dtoa_r+0x186>
 801458e:	9010      	str	r0, [sp, #64]	@ 0x40
 8014590:	e7b6      	b.n	8014500 <_dtoa_r+0x188>
 8014592:	9b00      	ldr	r3, [sp, #0]
 8014594:	1bdb      	subs	r3, r3, r7
 8014596:	9300      	str	r3, [sp, #0]
 8014598:	427b      	negs	r3, r7
 801459a:	9308      	str	r3, [sp, #32]
 801459c:	2300      	movs	r3, #0
 801459e:	930d      	str	r3, [sp, #52]	@ 0x34
 80145a0:	e7c3      	b.n	801452a <_dtoa_r+0x1b2>
 80145a2:	2301      	movs	r3, #1
 80145a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80145a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80145a8:	eb07 0b03 	add.w	fp, r7, r3
 80145ac:	f10b 0301 	add.w	r3, fp, #1
 80145b0:	2b01      	cmp	r3, #1
 80145b2:	9303      	str	r3, [sp, #12]
 80145b4:	bfb8      	it	lt
 80145b6:	2301      	movlt	r3, #1
 80145b8:	e006      	b.n	80145c8 <_dtoa_r+0x250>
 80145ba:	2301      	movs	r3, #1
 80145bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80145be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80145c0:	2b00      	cmp	r3, #0
 80145c2:	dd28      	ble.n	8014616 <_dtoa_r+0x29e>
 80145c4:	469b      	mov	fp, r3
 80145c6:	9303      	str	r3, [sp, #12]
 80145c8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80145cc:	2100      	movs	r1, #0
 80145ce:	2204      	movs	r2, #4
 80145d0:	f102 0514 	add.w	r5, r2, #20
 80145d4:	429d      	cmp	r5, r3
 80145d6:	d926      	bls.n	8014626 <_dtoa_r+0x2ae>
 80145d8:	6041      	str	r1, [r0, #4]
 80145da:	4648      	mov	r0, r9
 80145dc:	f000 fd9c 	bl	8015118 <_Balloc>
 80145e0:	4682      	mov	sl, r0
 80145e2:	2800      	cmp	r0, #0
 80145e4:	d142      	bne.n	801466c <_dtoa_r+0x2f4>
 80145e6:	4b1e      	ldr	r3, [pc, #120]	@ (8014660 <_dtoa_r+0x2e8>)
 80145e8:	4602      	mov	r2, r0
 80145ea:	f240 11af 	movw	r1, #431	@ 0x1af
 80145ee:	e6da      	b.n	80143a6 <_dtoa_r+0x2e>
 80145f0:	2300      	movs	r3, #0
 80145f2:	e7e3      	b.n	80145bc <_dtoa_r+0x244>
 80145f4:	2300      	movs	r3, #0
 80145f6:	e7d5      	b.n	80145a4 <_dtoa_r+0x22c>
 80145f8:	2401      	movs	r4, #1
 80145fa:	2300      	movs	r3, #0
 80145fc:	9307      	str	r3, [sp, #28]
 80145fe:	9409      	str	r4, [sp, #36]	@ 0x24
 8014600:	f04f 3bff 	mov.w	fp, #4294967295
 8014604:	2200      	movs	r2, #0
 8014606:	f8cd b00c 	str.w	fp, [sp, #12]
 801460a:	2312      	movs	r3, #18
 801460c:	920c      	str	r2, [sp, #48]	@ 0x30
 801460e:	e7db      	b.n	80145c8 <_dtoa_r+0x250>
 8014610:	2301      	movs	r3, #1
 8014612:	9309      	str	r3, [sp, #36]	@ 0x24
 8014614:	e7f4      	b.n	8014600 <_dtoa_r+0x288>
 8014616:	f04f 0b01 	mov.w	fp, #1
 801461a:	f8cd b00c 	str.w	fp, [sp, #12]
 801461e:	465b      	mov	r3, fp
 8014620:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8014624:	e7d0      	b.n	80145c8 <_dtoa_r+0x250>
 8014626:	3101      	adds	r1, #1
 8014628:	0052      	lsls	r2, r2, #1
 801462a:	e7d1      	b.n	80145d0 <_dtoa_r+0x258>
 801462c:	f3af 8000 	nop.w
 8014630:	636f4361 	.word	0x636f4361
 8014634:	3fd287a7 	.word	0x3fd287a7
 8014638:	8b60c8b3 	.word	0x8b60c8b3
 801463c:	3fc68a28 	.word	0x3fc68a28
 8014640:	509f79fb 	.word	0x509f79fb
 8014644:	3fd34413 	.word	0x3fd34413
 8014648:	08016249 	.word	0x08016249
 801464c:	08016260 	.word	0x08016260
 8014650:	7ff00000 	.word	0x7ff00000
 8014654:	08016219 	.word	0x08016219
 8014658:	3ff80000 	.word	0x3ff80000
 801465c:	080163b0 	.word	0x080163b0
 8014660:	080162b8 	.word	0x080162b8
 8014664:	08016245 	.word	0x08016245
 8014668:	08016218 	.word	0x08016218
 801466c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8014670:	6018      	str	r0, [r3, #0]
 8014672:	9b03      	ldr	r3, [sp, #12]
 8014674:	2b0e      	cmp	r3, #14
 8014676:	f200 80a1 	bhi.w	80147bc <_dtoa_r+0x444>
 801467a:	2c00      	cmp	r4, #0
 801467c:	f000 809e 	beq.w	80147bc <_dtoa_r+0x444>
 8014680:	2f00      	cmp	r7, #0
 8014682:	dd33      	ble.n	80146ec <_dtoa_r+0x374>
 8014684:	4b9c      	ldr	r3, [pc, #624]	@ (80148f8 <_dtoa_r+0x580>)
 8014686:	f007 020f 	and.w	r2, r7, #15
 801468a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801468e:	ed93 7b00 	vldr	d7, [r3]
 8014692:	05f8      	lsls	r0, r7, #23
 8014694:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8014698:	ea4f 1427 	mov.w	r4, r7, asr #4
 801469c:	d516      	bpl.n	80146cc <_dtoa_r+0x354>
 801469e:	4b97      	ldr	r3, [pc, #604]	@ (80148fc <_dtoa_r+0x584>)
 80146a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80146a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80146a8:	f7ec f8f8 	bl	800089c <__aeabi_ddiv>
 80146ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80146b0:	f004 040f 	and.w	r4, r4, #15
 80146b4:	2603      	movs	r6, #3
 80146b6:	4d91      	ldr	r5, [pc, #580]	@ (80148fc <_dtoa_r+0x584>)
 80146b8:	b954      	cbnz	r4, 80146d0 <_dtoa_r+0x358>
 80146ba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80146be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80146c2:	f7ec f8eb 	bl	800089c <__aeabi_ddiv>
 80146c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80146ca:	e028      	b.n	801471e <_dtoa_r+0x3a6>
 80146cc:	2602      	movs	r6, #2
 80146ce:	e7f2      	b.n	80146b6 <_dtoa_r+0x33e>
 80146d0:	07e1      	lsls	r1, r4, #31
 80146d2:	d508      	bpl.n	80146e6 <_dtoa_r+0x36e>
 80146d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80146d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80146dc:	f7eb ffb4 	bl	8000648 <__aeabi_dmul>
 80146e0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80146e4:	3601      	adds	r6, #1
 80146e6:	1064      	asrs	r4, r4, #1
 80146e8:	3508      	adds	r5, #8
 80146ea:	e7e5      	b.n	80146b8 <_dtoa_r+0x340>
 80146ec:	f000 80af 	beq.w	801484e <_dtoa_r+0x4d6>
 80146f0:	427c      	negs	r4, r7
 80146f2:	4b81      	ldr	r3, [pc, #516]	@ (80148f8 <_dtoa_r+0x580>)
 80146f4:	4d81      	ldr	r5, [pc, #516]	@ (80148fc <_dtoa_r+0x584>)
 80146f6:	f004 020f 	and.w	r2, r4, #15
 80146fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80146fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014702:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8014706:	f7eb ff9f 	bl	8000648 <__aeabi_dmul>
 801470a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801470e:	1124      	asrs	r4, r4, #4
 8014710:	2300      	movs	r3, #0
 8014712:	2602      	movs	r6, #2
 8014714:	2c00      	cmp	r4, #0
 8014716:	f040 808f 	bne.w	8014838 <_dtoa_r+0x4c0>
 801471a:	2b00      	cmp	r3, #0
 801471c:	d1d3      	bne.n	80146c6 <_dtoa_r+0x34e>
 801471e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014720:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8014724:	2b00      	cmp	r3, #0
 8014726:	f000 8094 	beq.w	8014852 <_dtoa_r+0x4da>
 801472a:	4b75      	ldr	r3, [pc, #468]	@ (8014900 <_dtoa_r+0x588>)
 801472c:	2200      	movs	r2, #0
 801472e:	4620      	mov	r0, r4
 8014730:	4629      	mov	r1, r5
 8014732:	f7ec f9fb 	bl	8000b2c <__aeabi_dcmplt>
 8014736:	2800      	cmp	r0, #0
 8014738:	f000 808b 	beq.w	8014852 <_dtoa_r+0x4da>
 801473c:	9b03      	ldr	r3, [sp, #12]
 801473e:	2b00      	cmp	r3, #0
 8014740:	f000 8087 	beq.w	8014852 <_dtoa_r+0x4da>
 8014744:	f1bb 0f00 	cmp.w	fp, #0
 8014748:	dd34      	ble.n	80147b4 <_dtoa_r+0x43c>
 801474a:	4620      	mov	r0, r4
 801474c:	4b6d      	ldr	r3, [pc, #436]	@ (8014904 <_dtoa_r+0x58c>)
 801474e:	2200      	movs	r2, #0
 8014750:	4629      	mov	r1, r5
 8014752:	f7eb ff79 	bl	8000648 <__aeabi_dmul>
 8014756:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801475a:	f107 38ff 	add.w	r8, r7, #4294967295
 801475e:	3601      	adds	r6, #1
 8014760:	465c      	mov	r4, fp
 8014762:	4630      	mov	r0, r6
 8014764:	f7eb ff06 	bl	8000574 <__aeabi_i2d>
 8014768:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801476c:	f7eb ff6c 	bl	8000648 <__aeabi_dmul>
 8014770:	4b65      	ldr	r3, [pc, #404]	@ (8014908 <_dtoa_r+0x590>)
 8014772:	2200      	movs	r2, #0
 8014774:	f7eb fdb2 	bl	80002dc <__adddf3>
 8014778:	4605      	mov	r5, r0
 801477a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801477e:	2c00      	cmp	r4, #0
 8014780:	d16a      	bne.n	8014858 <_dtoa_r+0x4e0>
 8014782:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014786:	4b61      	ldr	r3, [pc, #388]	@ (801490c <_dtoa_r+0x594>)
 8014788:	2200      	movs	r2, #0
 801478a:	f7eb fda5 	bl	80002d8 <__aeabi_dsub>
 801478e:	4602      	mov	r2, r0
 8014790:	460b      	mov	r3, r1
 8014792:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014796:	462a      	mov	r2, r5
 8014798:	4633      	mov	r3, r6
 801479a:	f7ec f9e5 	bl	8000b68 <__aeabi_dcmpgt>
 801479e:	2800      	cmp	r0, #0
 80147a0:	f040 8298 	bne.w	8014cd4 <_dtoa_r+0x95c>
 80147a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80147a8:	462a      	mov	r2, r5
 80147aa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80147ae:	f7ec f9bd 	bl	8000b2c <__aeabi_dcmplt>
 80147b2:	bb38      	cbnz	r0, 8014804 <_dtoa_r+0x48c>
 80147b4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80147b8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80147bc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80147be:	2b00      	cmp	r3, #0
 80147c0:	f2c0 8157 	blt.w	8014a72 <_dtoa_r+0x6fa>
 80147c4:	2f0e      	cmp	r7, #14
 80147c6:	f300 8154 	bgt.w	8014a72 <_dtoa_r+0x6fa>
 80147ca:	4b4b      	ldr	r3, [pc, #300]	@ (80148f8 <_dtoa_r+0x580>)
 80147cc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80147d0:	ed93 7b00 	vldr	d7, [r3]
 80147d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80147d6:	2b00      	cmp	r3, #0
 80147d8:	ed8d 7b00 	vstr	d7, [sp]
 80147dc:	f280 80e5 	bge.w	80149aa <_dtoa_r+0x632>
 80147e0:	9b03      	ldr	r3, [sp, #12]
 80147e2:	2b00      	cmp	r3, #0
 80147e4:	f300 80e1 	bgt.w	80149aa <_dtoa_r+0x632>
 80147e8:	d10c      	bne.n	8014804 <_dtoa_r+0x48c>
 80147ea:	4b48      	ldr	r3, [pc, #288]	@ (801490c <_dtoa_r+0x594>)
 80147ec:	2200      	movs	r2, #0
 80147ee:	ec51 0b17 	vmov	r0, r1, d7
 80147f2:	f7eb ff29 	bl	8000648 <__aeabi_dmul>
 80147f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80147fa:	f7ec f9ab 	bl	8000b54 <__aeabi_dcmpge>
 80147fe:	2800      	cmp	r0, #0
 8014800:	f000 8266 	beq.w	8014cd0 <_dtoa_r+0x958>
 8014804:	2400      	movs	r4, #0
 8014806:	4625      	mov	r5, r4
 8014808:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801480a:	4656      	mov	r6, sl
 801480c:	ea6f 0803 	mvn.w	r8, r3
 8014810:	2700      	movs	r7, #0
 8014812:	4621      	mov	r1, r4
 8014814:	4648      	mov	r0, r9
 8014816:	f000 fcbf 	bl	8015198 <_Bfree>
 801481a:	2d00      	cmp	r5, #0
 801481c:	f000 80bd 	beq.w	801499a <_dtoa_r+0x622>
 8014820:	b12f      	cbz	r7, 801482e <_dtoa_r+0x4b6>
 8014822:	42af      	cmp	r7, r5
 8014824:	d003      	beq.n	801482e <_dtoa_r+0x4b6>
 8014826:	4639      	mov	r1, r7
 8014828:	4648      	mov	r0, r9
 801482a:	f000 fcb5 	bl	8015198 <_Bfree>
 801482e:	4629      	mov	r1, r5
 8014830:	4648      	mov	r0, r9
 8014832:	f000 fcb1 	bl	8015198 <_Bfree>
 8014836:	e0b0      	b.n	801499a <_dtoa_r+0x622>
 8014838:	07e2      	lsls	r2, r4, #31
 801483a:	d505      	bpl.n	8014848 <_dtoa_r+0x4d0>
 801483c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014840:	f7eb ff02 	bl	8000648 <__aeabi_dmul>
 8014844:	3601      	adds	r6, #1
 8014846:	2301      	movs	r3, #1
 8014848:	1064      	asrs	r4, r4, #1
 801484a:	3508      	adds	r5, #8
 801484c:	e762      	b.n	8014714 <_dtoa_r+0x39c>
 801484e:	2602      	movs	r6, #2
 8014850:	e765      	b.n	801471e <_dtoa_r+0x3a6>
 8014852:	9c03      	ldr	r4, [sp, #12]
 8014854:	46b8      	mov	r8, r7
 8014856:	e784      	b.n	8014762 <_dtoa_r+0x3ea>
 8014858:	4b27      	ldr	r3, [pc, #156]	@ (80148f8 <_dtoa_r+0x580>)
 801485a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801485c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014860:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8014864:	4454      	add	r4, sl
 8014866:	2900      	cmp	r1, #0
 8014868:	d054      	beq.n	8014914 <_dtoa_r+0x59c>
 801486a:	4929      	ldr	r1, [pc, #164]	@ (8014910 <_dtoa_r+0x598>)
 801486c:	2000      	movs	r0, #0
 801486e:	f7ec f815 	bl	800089c <__aeabi_ddiv>
 8014872:	4633      	mov	r3, r6
 8014874:	462a      	mov	r2, r5
 8014876:	f7eb fd2f 	bl	80002d8 <__aeabi_dsub>
 801487a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801487e:	4656      	mov	r6, sl
 8014880:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014884:	f7ec f990 	bl	8000ba8 <__aeabi_d2iz>
 8014888:	4605      	mov	r5, r0
 801488a:	f7eb fe73 	bl	8000574 <__aeabi_i2d>
 801488e:	4602      	mov	r2, r0
 8014890:	460b      	mov	r3, r1
 8014892:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014896:	f7eb fd1f 	bl	80002d8 <__aeabi_dsub>
 801489a:	3530      	adds	r5, #48	@ 0x30
 801489c:	4602      	mov	r2, r0
 801489e:	460b      	mov	r3, r1
 80148a0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80148a4:	f806 5b01 	strb.w	r5, [r6], #1
 80148a8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80148ac:	f7ec f93e 	bl	8000b2c <__aeabi_dcmplt>
 80148b0:	2800      	cmp	r0, #0
 80148b2:	d172      	bne.n	801499a <_dtoa_r+0x622>
 80148b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80148b8:	4911      	ldr	r1, [pc, #68]	@ (8014900 <_dtoa_r+0x588>)
 80148ba:	2000      	movs	r0, #0
 80148bc:	f7eb fd0c 	bl	80002d8 <__aeabi_dsub>
 80148c0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80148c4:	f7ec f932 	bl	8000b2c <__aeabi_dcmplt>
 80148c8:	2800      	cmp	r0, #0
 80148ca:	f040 80b4 	bne.w	8014a36 <_dtoa_r+0x6be>
 80148ce:	42a6      	cmp	r6, r4
 80148d0:	f43f af70 	beq.w	80147b4 <_dtoa_r+0x43c>
 80148d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80148d8:	4b0a      	ldr	r3, [pc, #40]	@ (8014904 <_dtoa_r+0x58c>)
 80148da:	2200      	movs	r2, #0
 80148dc:	f7eb feb4 	bl	8000648 <__aeabi_dmul>
 80148e0:	4b08      	ldr	r3, [pc, #32]	@ (8014904 <_dtoa_r+0x58c>)
 80148e2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80148e6:	2200      	movs	r2, #0
 80148e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80148ec:	f7eb feac 	bl	8000648 <__aeabi_dmul>
 80148f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80148f4:	e7c4      	b.n	8014880 <_dtoa_r+0x508>
 80148f6:	bf00      	nop
 80148f8:	080163b0 	.word	0x080163b0
 80148fc:	08016388 	.word	0x08016388
 8014900:	3ff00000 	.word	0x3ff00000
 8014904:	40240000 	.word	0x40240000
 8014908:	401c0000 	.word	0x401c0000
 801490c:	40140000 	.word	0x40140000
 8014910:	3fe00000 	.word	0x3fe00000
 8014914:	4631      	mov	r1, r6
 8014916:	4628      	mov	r0, r5
 8014918:	f7eb fe96 	bl	8000648 <__aeabi_dmul>
 801491c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8014920:	9413      	str	r4, [sp, #76]	@ 0x4c
 8014922:	4656      	mov	r6, sl
 8014924:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014928:	f7ec f93e 	bl	8000ba8 <__aeabi_d2iz>
 801492c:	4605      	mov	r5, r0
 801492e:	f7eb fe21 	bl	8000574 <__aeabi_i2d>
 8014932:	4602      	mov	r2, r0
 8014934:	460b      	mov	r3, r1
 8014936:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801493a:	f7eb fccd 	bl	80002d8 <__aeabi_dsub>
 801493e:	3530      	adds	r5, #48	@ 0x30
 8014940:	f806 5b01 	strb.w	r5, [r6], #1
 8014944:	4602      	mov	r2, r0
 8014946:	460b      	mov	r3, r1
 8014948:	42a6      	cmp	r6, r4
 801494a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801494e:	f04f 0200 	mov.w	r2, #0
 8014952:	d124      	bne.n	801499e <_dtoa_r+0x626>
 8014954:	4baf      	ldr	r3, [pc, #700]	@ (8014c14 <_dtoa_r+0x89c>)
 8014956:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801495a:	f7eb fcbf 	bl	80002dc <__adddf3>
 801495e:	4602      	mov	r2, r0
 8014960:	460b      	mov	r3, r1
 8014962:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014966:	f7ec f8ff 	bl	8000b68 <__aeabi_dcmpgt>
 801496a:	2800      	cmp	r0, #0
 801496c:	d163      	bne.n	8014a36 <_dtoa_r+0x6be>
 801496e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8014972:	49a8      	ldr	r1, [pc, #672]	@ (8014c14 <_dtoa_r+0x89c>)
 8014974:	2000      	movs	r0, #0
 8014976:	f7eb fcaf 	bl	80002d8 <__aeabi_dsub>
 801497a:	4602      	mov	r2, r0
 801497c:	460b      	mov	r3, r1
 801497e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014982:	f7ec f8d3 	bl	8000b2c <__aeabi_dcmplt>
 8014986:	2800      	cmp	r0, #0
 8014988:	f43f af14 	beq.w	80147b4 <_dtoa_r+0x43c>
 801498c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801498e:	1e73      	subs	r3, r6, #1
 8014990:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014992:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8014996:	2b30      	cmp	r3, #48	@ 0x30
 8014998:	d0f8      	beq.n	801498c <_dtoa_r+0x614>
 801499a:	4647      	mov	r7, r8
 801499c:	e03b      	b.n	8014a16 <_dtoa_r+0x69e>
 801499e:	4b9e      	ldr	r3, [pc, #632]	@ (8014c18 <_dtoa_r+0x8a0>)
 80149a0:	f7eb fe52 	bl	8000648 <__aeabi_dmul>
 80149a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80149a8:	e7bc      	b.n	8014924 <_dtoa_r+0x5ac>
 80149aa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80149ae:	4656      	mov	r6, sl
 80149b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80149b4:	4620      	mov	r0, r4
 80149b6:	4629      	mov	r1, r5
 80149b8:	f7eb ff70 	bl	800089c <__aeabi_ddiv>
 80149bc:	f7ec f8f4 	bl	8000ba8 <__aeabi_d2iz>
 80149c0:	4680      	mov	r8, r0
 80149c2:	f7eb fdd7 	bl	8000574 <__aeabi_i2d>
 80149c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80149ca:	f7eb fe3d 	bl	8000648 <__aeabi_dmul>
 80149ce:	4602      	mov	r2, r0
 80149d0:	460b      	mov	r3, r1
 80149d2:	4620      	mov	r0, r4
 80149d4:	4629      	mov	r1, r5
 80149d6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80149da:	f7eb fc7d 	bl	80002d8 <__aeabi_dsub>
 80149de:	f806 4b01 	strb.w	r4, [r6], #1
 80149e2:	9d03      	ldr	r5, [sp, #12]
 80149e4:	eba6 040a 	sub.w	r4, r6, sl
 80149e8:	42a5      	cmp	r5, r4
 80149ea:	4602      	mov	r2, r0
 80149ec:	460b      	mov	r3, r1
 80149ee:	d133      	bne.n	8014a58 <_dtoa_r+0x6e0>
 80149f0:	f7eb fc74 	bl	80002dc <__adddf3>
 80149f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80149f8:	4604      	mov	r4, r0
 80149fa:	460d      	mov	r5, r1
 80149fc:	f7ec f8b4 	bl	8000b68 <__aeabi_dcmpgt>
 8014a00:	b9c0      	cbnz	r0, 8014a34 <_dtoa_r+0x6bc>
 8014a02:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014a06:	4620      	mov	r0, r4
 8014a08:	4629      	mov	r1, r5
 8014a0a:	f7ec f885 	bl	8000b18 <__aeabi_dcmpeq>
 8014a0e:	b110      	cbz	r0, 8014a16 <_dtoa_r+0x69e>
 8014a10:	f018 0f01 	tst.w	r8, #1
 8014a14:	d10e      	bne.n	8014a34 <_dtoa_r+0x6bc>
 8014a16:	9902      	ldr	r1, [sp, #8]
 8014a18:	4648      	mov	r0, r9
 8014a1a:	f000 fbbd 	bl	8015198 <_Bfree>
 8014a1e:	2300      	movs	r3, #0
 8014a20:	7033      	strb	r3, [r6, #0]
 8014a22:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014a24:	3701      	adds	r7, #1
 8014a26:	601f      	str	r7, [r3, #0]
 8014a28:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014a2a:	2b00      	cmp	r3, #0
 8014a2c:	f000 824b 	beq.w	8014ec6 <_dtoa_r+0xb4e>
 8014a30:	601e      	str	r6, [r3, #0]
 8014a32:	e248      	b.n	8014ec6 <_dtoa_r+0xb4e>
 8014a34:	46b8      	mov	r8, r7
 8014a36:	4633      	mov	r3, r6
 8014a38:	461e      	mov	r6, r3
 8014a3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014a3e:	2a39      	cmp	r2, #57	@ 0x39
 8014a40:	d106      	bne.n	8014a50 <_dtoa_r+0x6d8>
 8014a42:	459a      	cmp	sl, r3
 8014a44:	d1f8      	bne.n	8014a38 <_dtoa_r+0x6c0>
 8014a46:	2230      	movs	r2, #48	@ 0x30
 8014a48:	f108 0801 	add.w	r8, r8, #1
 8014a4c:	f88a 2000 	strb.w	r2, [sl]
 8014a50:	781a      	ldrb	r2, [r3, #0]
 8014a52:	3201      	adds	r2, #1
 8014a54:	701a      	strb	r2, [r3, #0]
 8014a56:	e7a0      	b.n	801499a <_dtoa_r+0x622>
 8014a58:	4b6f      	ldr	r3, [pc, #444]	@ (8014c18 <_dtoa_r+0x8a0>)
 8014a5a:	2200      	movs	r2, #0
 8014a5c:	f7eb fdf4 	bl	8000648 <__aeabi_dmul>
 8014a60:	2200      	movs	r2, #0
 8014a62:	2300      	movs	r3, #0
 8014a64:	4604      	mov	r4, r0
 8014a66:	460d      	mov	r5, r1
 8014a68:	f7ec f856 	bl	8000b18 <__aeabi_dcmpeq>
 8014a6c:	2800      	cmp	r0, #0
 8014a6e:	d09f      	beq.n	80149b0 <_dtoa_r+0x638>
 8014a70:	e7d1      	b.n	8014a16 <_dtoa_r+0x69e>
 8014a72:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014a74:	2a00      	cmp	r2, #0
 8014a76:	f000 80ea 	beq.w	8014c4e <_dtoa_r+0x8d6>
 8014a7a:	9a07      	ldr	r2, [sp, #28]
 8014a7c:	2a01      	cmp	r2, #1
 8014a7e:	f300 80cd 	bgt.w	8014c1c <_dtoa_r+0x8a4>
 8014a82:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8014a84:	2a00      	cmp	r2, #0
 8014a86:	f000 80c1 	beq.w	8014c0c <_dtoa_r+0x894>
 8014a8a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8014a8e:	9c08      	ldr	r4, [sp, #32]
 8014a90:	9e00      	ldr	r6, [sp, #0]
 8014a92:	9a00      	ldr	r2, [sp, #0]
 8014a94:	441a      	add	r2, r3
 8014a96:	9200      	str	r2, [sp, #0]
 8014a98:	9a06      	ldr	r2, [sp, #24]
 8014a9a:	2101      	movs	r1, #1
 8014a9c:	441a      	add	r2, r3
 8014a9e:	4648      	mov	r0, r9
 8014aa0:	9206      	str	r2, [sp, #24]
 8014aa2:	f000 fc2d 	bl	8015300 <__i2b>
 8014aa6:	4605      	mov	r5, r0
 8014aa8:	b166      	cbz	r6, 8014ac4 <_dtoa_r+0x74c>
 8014aaa:	9b06      	ldr	r3, [sp, #24]
 8014aac:	2b00      	cmp	r3, #0
 8014aae:	dd09      	ble.n	8014ac4 <_dtoa_r+0x74c>
 8014ab0:	42b3      	cmp	r3, r6
 8014ab2:	9a00      	ldr	r2, [sp, #0]
 8014ab4:	bfa8      	it	ge
 8014ab6:	4633      	movge	r3, r6
 8014ab8:	1ad2      	subs	r2, r2, r3
 8014aba:	9200      	str	r2, [sp, #0]
 8014abc:	9a06      	ldr	r2, [sp, #24]
 8014abe:	1af6      	subs	r6, r6, r3
 8014ac0:	1ad3      	subs	r3, r2, r3
 8014ac2:	9306      	str	r3, [sp, #24]
 8014ac4:	9b08      	ldr	r3, [sp, #32]
 8014ac6:	b30b      	cbz	r3, 8014b0c <_dtoa_r+0x794>
 8014ac8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014aca:	2b00      	cmp	r3, #0
 8014acc:	f000 80c6 	beq.w	8014c5c <_dtoa_r+0x8e4>
 8014ad0:	2c00      	cmp	r4, #0
 8014ad2:	f000 80c0 	beq.w	8014c56 <_dtoa_r+0x8de>
 8014ad6:	4629      	mov	r1, r5
 8014ad8:	4622      	mov	r2, r4
 8014ada:	4648      	mov	r0, r9
 8014adc:	f000 fcc8 	bl	8015470 <__pow5mult>
 8014ae0:	9a02      	ldr	r2, [sp, #8]
 8014ae2:	4601      	mov	r1, r0
 8014ae4:	4605      	mov	r5, r0
 8014ae6:	4648      	mov	r0, r9
 8014ae8:	f000 fc20 	bl	801532c <__multiply>
 8014aec:	9902      	ldr	r1, [sp, #8]
 8014aee:	4680      	mov	r8, r0
 8014af0:	4648      	mov	r0, r9
 8014af2:	f000 fb51 	bl	8015198 <_Bfree>
 8014af6:	9b08      	ldr	r3, [sp, #32]
 8014af8:	1b1b      	subs	r3, r3, r4
 8014afa:	9308      	str	r3, [sp, #32]
 8014afc:	f000 80b1 	beq.w	8014c62 <_dtoa_r+0x8ea>
 8014b00:	9a08      	ldr	r2, [sp, #32]
 8014b02:	4641      	mov	r1, r8
 8014b04:	4648      	mov	r0, r9
 8014b06:	f000 fcb3 	bl	8015470 <__pow5mult>
 8014b0a:	9002      	str	r0, [sp, #8]
 8014b0c:	2101      	movs	r1, #1
 8014b0e:	4648      	mov	r0, r9
 8014b10:	f000 fbf6 	bl	8015300 <__i2b>
 8014b14:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014b16:	4604      	mov	r4, r0
 8014b18:	2b00      	cmp	r3, #0
 8014b1a:	f000 81d8 	beq.w	8014ece <_dtoa_r+0xb56>
 8014b1e:	461a      	mov	r2, r3
 8014b20:	4601      	mov	r1, r0
 8014b22:	4648      	mov	r0, r9
 8014b24:	f000 fca4 	bl	8015470 <__pow5mult>
 8014b28:	9b07      	ldr	r3, [sp, #28]
 8014b2a:	2b01      	cmp	r3, #1
 8014b2c:	4604      	mov	r4, r0
 8014b2e:	f300 809f 	bgt.w	8014c70 <_dtoa_r+0x8f8>
 8014b32:	9b04      	ldr	r3, [sp, #16]
 8014b34:	2b00      	cmp	r3, #0
 8014b36:	f040 8097 	bne.w	8014c68 <_dtoa_r+0x8f0>
 8014b3a:	9b05      	ldr	r3, [sp, #20]
 8014b3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014b40:	2b00      	cmp	r3, #0
 8014b42:	f040 8093 	bne.w	8014c6c <_dtoa_r+0x8f4>
 8014b46:	9b05      	ldr	r3, [sp, #20]
 8014b48:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014b4c:	0d1b      	lsrs	r3, r3, #20
 8014b4e:	051b      	lsls	r3, r3, #20
 8014b50:	b133      	cbz	r3, 8014b60 <_dtoa_r+0x7e8>
 8014b52:	9b00      	ldr	r3, [sp, #0]
 8014b54:	3301      	adds	r3, #1
 8014b56:	9300      	str	r3, [sp, #0]
 8014b58:	9b06      	ldr	r3, [sp, #24]
 8014b5a:	3301      	adds	r3, #1
 8014b5c:	9306      	str	r3, [sp, #24]
 8014b5e:	2301      	movs	r3, #1
 8014b60:	9308      	str	r3, [sp, #32]
 8014b62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014b64:	2b00      	cmp	r3, #0
 8014b66:	f000 81b8 	beq.w	8014eda <_dtoa_r+0xb62>
 8014b6a:	6923      	ldr	r3, [r4, #16]
 8014b6c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8014b70:	6918      	ldr	r0, [r3, #16]
 8014b72:	f000 fb79 	bl	8015268 <__hi0bits>
 8014b76:	f1c0 0020 	rsb	r0, r0, #32
 8014b7a:	9b06      	ldr	r3, [sp, #24]
 8014b7c:	4418      	add	r0, r3
 8014b7e:	f010 001f 	ands.w	r0, r0, #31
 8014b82:	f000 8082 	beq.w	8014c8a <_dtoa_r+0x912>
 8014b86:	f1c0 0320 	rsb	r3, r0, #32
 8014b8a:	2b04      	cmp	r3, #4
 8014b8c:	dd73      	ble.n	8014c76 <_dtoa_r+0x8fe>
 8014b8e:	9b00      	ldr	r3, [sp, #0]
 8014b90:	f1c0 001c 	rsb	r0, r0, #28
 8014b94:	4403      	add	r3, r0
 8014b96:	9300      	str	r3, [sp, #0]
 8014b98:	9b06      	ldr	r3, [sp, #24]
 8014b9a:	4403      	add	r3, r0
 8014b9c:	4406      	add	r6, r0
 8014b9e:	9306      	str	r3, [sp, #24]
 8014ba0:	9b00      	ldr	r3, [sp, #0]
 8014ba2:	2b00      	cmp	r3, #0
 8014ba4:	dd05      	ble.n	8014bb2 <_dtoa_r+0x83a>
 8014ba6:	9902      	ldr	r1, [sp, #8]
 8014ba8:	461a      	mov	r2, r3
 8014baa:	4648      	mov	r0, r9
 8014bac:	f000 fcba 	bl	8015524 <__lshift>
 8014bb0:	9002      	str	r0, [sp, #8]
 8014bb2:	9b06      	ldr	r3, [sp, #24]
 8014bb4:	2b00      	cmp	r3, #0
 8014bb6:	dd05      	ble.n	8014bc4 <_dtoa_r+0x84c>
 8014bb8:	4621      	mov	r1, r4
 8014bba:	461a      	mov	r2, r3
 8014bbc:	4648      	mov	r0, r9
 8014bbe:	f000 fcb1 	bl	8015524 <__lshift>
 8014bc2:	4604      	mov	r4, r0
 8014bc4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014bc6:	2b00      	cmp	r3, #0
 8014bc8:	d061      	beq.n	8014c8e <_dtoa_r+0x916>
 8014bca:	9802      	ldr	r0, [sp, #8]
 8014bcc:	4621      	mov	r1, r4
 8014bce:	f000 fd15 	bl	80155fc <__mcmp>
 8014bd2:	2800      	cmp	r0, #0
 8014bd4:	da5b      	bge.n	8014c8e <_dtoa_r+0x916>
 8014bd6:	2300      	movs	r3, #0
 8014bd8:	9902      	ldr	r1, [sp, #8]
 8014bda:	220a      	movs	r2, #10
 8014bdc:	4648      	mov	r0, r9
 8014bde:	f000 fafd 	bl	80151dc <__multadd>
 8014be2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014be4:	9002      	str	r0, [sp, #8]
 8014be6:	f107 38ff 	add.w	r8, r7, #4294967295
 8014bea:	2b00      	cmp	r3, #0
 8014bec:	f000 8177 	beq.w	8014ede <_dtoa_r+0xb66>
 8014bf0:	4629      	mov	r1, r5
 8014bf2:	2300      	movs	r3, #0
 8014bf4:	220a      	movs	r2, #10
 8014bf6:	4648      	mov	r0, r9
 8014bf8:	f000 faf0 	bl	80151dc <__multadd>
 8014bfc:	f1bb 0f00 	cmp.w	fp, #0
 8014c00:	4605      	mov	r5, r0
 8014c02:	dc6f      	bgt.n	8014ce4 <_dtoa_r+0x96c>
 8014c04:	9b07      	ldr	r3, [sp, #28]
 8014c06:	2b02      	cmp	r3, #2
 8014c08:	dc49      	bgt.n	8014c9e <_dtoa_r+0x926>
 8014c0a:	e06b      	b.n	8014ce4 <_dtoa_r+0x96c>
 8014c0c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8014c0e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8014c12:	e73c      	b.n	8014a8e <_dtoa_r+0x716>
 8014c14:	3fe00000 	.word	0x3fe00000
 8014c18:	40240000 	.word	0x40240000
 8014c1c:	9b03      	ldr	r3, [sp, #12]
 8014c1e:	1e5c      	subs	r4, r3, #1
 8014c20:	9b08      	ldr	r3, [sp, #32]
 8014c22:	42a3      	cmp	r3, r4
 8014c24:	db09      	blt.n	8014c3a <_dtoa_r+0x8c2>
 8014c26:	1b1c      	subs	r4, r3, r4
 8014c28:	9b03      	ldr	r3, [sp, #12]
 8014c2a:	2b00      	cmp	r3, #0
 8014c2c:	f6bf af30 	bge.w	8014a90 <_dtoa_r+0x718>
 8014c30:	9b00      	ldr	r3, [sp, #0]
 8014c32:	9a03      	ldr	r2, [sp, #12]
 8014c34:	1a9e      	subs	r6, r3, r2
 8014c36:	2300      	movs	r3, #0
 8014c38:	e72b      	b.n	8014a92 <_dtoa_r+0x71a>
 8014c3a:	9b08      	ldr	r3, [sp, #32]
 8014c3c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014c3e:	9408      	str	r4, [sp, #32]
 8014c40:	1ae3      	subs	r3, r4, r3
 8014c42:	441a      	add	r2, r3
 8014c44:	9e00      	ldr	r6, [sp, #0]
 8014c46:	9b03      	ldr	r3, [sp, #12]
 8014c48:	920d      	str	r2, [sp, #52]	@ 0x34
 8014c4a:	2400      	movs	r4, #0
 8014c4c:	e721      	b.n	8014a92 <_dtoa_r+0x71a>
 8014c4e:	9c08      	ldr	r4, [sp, #32]
 8014c50:	9e00      	ldr	r6, [sp, #0]
 8014c52:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8014c54:	e728      	b.n	8014aa8 <_dtoa_r+0x730>
 8014c56:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8014c5a:	e751      	b.n	8014b00 <_dtoa_r+0x788>
 8014c5c:	9a08      	ldr	r2, [sp, #32]
 8014c5e:	9902      	ldr	r1, [sp, #8]
 8014c60:	e750      	b.n	8014b04 <_dtoa_r+0x78c>
 8014c62:	f8cd 8008 	str.w	r8, [sp, #8]
 8014c66:	e751      	b.n	8014b0c <_dtoa_r+0x794>
 8014c68:	2300      	movs	r3, #0
 8014c6a:	e779      	b.n	8014b60 <_dtoa_r+0x7e8>
 8014c6c:	9b04      	ldr	r3, [sp, #16]
 8014c6e:	e777      	b.n	8014b60 <_dtoa_r+0x7e8>
 8014c70:	2300      	movs	r3, #0
 8014c72:	9308      	str	r3, [sp, #32]
 8014c74:	e779      	b.n	8014b6a <_dtoa_r+0x7f2>
 8014c76:	d093      	beq.n	8014ba0 <_dtoa_r+0x828>
 8014c78:	9a00      	ldr	r2, [sp, #0]
 8014c7a:	331c      	adds	r3, #28
 8014c7c:	441a      	add	r2, r3
 8014c7e:	9200      	str	r2, [sp, #0]
 8014c80:	9a06      	ldr	r2, [sp, #24]
 8014c82:	441a      	add	r2, r3
 8014c84:	441e      	add	r6, r3
 8014c86:	9206      	str	r2, [sp, #24]
 8014c88:	e78a      	b.n	8014ba0 <_dtoa_r+0x828>
 8014c8a:	4603      	mov	r3, r0
 8014c8c:	e7f4      	b.n	8014c78 <_dtoa_r+0x900>
 8014c8e:	9b03      	ldr	r3, [sp, #12]
 8014c90:	2b00      	cmp	r3, #0
 8014c92:	46b8      	mov	r8, r7
 8014c94:	dc20      	bgt.n	8014cd8 <_dtoa_r+0x960>
 8014c96:	469b      	mov	fp, r3
 8014c98:	9b07      	ldr	r3, [sp, #28]
 8014c9a:	2b02      	cmp	r3, #2
 8014c9c:	dd1e      	ble.n	8014cdc <_dtoa_r+0x964>
 8014c9e:	f1bb 0f00 	cmp.w	fp, #0
 8014ca2:	f47f adb1 	bne.w	8014808 <_dtoa_r+0x490>
 8014ca6:	4621      	mov	r1, r4
 8014ca8:	465b      	mov	r3, fp
 8014caa:	2205      	movs	r2, #5
 8014cac:	4648      	mov	r0, r9
 8014cae:	f000 fa95 	bl	80151dc <__multadd>
 8014cb2:	4601      	mov	r1, r0
 8014cb4:	4604      	mov	r4, r0
 8014cb6:	9802      	ldr	r0, [sp, #8]
 8014cb8:	f000 fca0 	bl	80155fc <__mcmp>
 8014cbc:	2800      	cmp	r0, #0
 8014cbe:	f77f ada3 	ble.w	8014808 <_dtoa_r+0x490>
 8014cc2:	4656      	mov	r6, sl
 8014cc4:	2331      	movs	r3, #49	@ 0x31
 8014cc6:	f806 3b01 	strb.w	r3, [r6], #1
 8014cca:	f108 0801 	add.w	r8, r8, #1
 8014cce:	e59f      	b.n	8014810 <_dtoa_r+0x498>
 8014cd0:	9c03      	ldr	r4, [sp, #12]
 8014cd2:	46b8      	mov	r8, r7
 8014cd4:	4625      	mov	r5, r4
 8014cd6:	e7f4      	b.n	8014cc2 <_dtoa_r+0x94a>
 8014cd8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8014cdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014cde:	2b00      	cmp	r3, #0
 8014ce0:	f000 8101 	beq.w	8014ee6 <_dtoa_r+0xb6e>
 8014ce4:	2e00      	cmp	r6, #0
 8014ce6:	dd05      	ble.n	8014cf4 <_dtoa_r+0x97c>
 8014ce8:	4629      	mov	r1, r5
 8014cea:	4632      	mov	r2, r6
 8014cec:	4648      	mov	r0, r9
 8014cee:	f000 fc19 	bl	8015524 <__lshift>
 8014cf2:	4605      	mov	r5, r0
 8014cf4:	9b08      	ldr	r3, [sp, #32]
 8014cf6:	2b00      	cmp	r3, #0
 8014cf8:	d05c      	beq.n	8014db4 <_dtoa_r+0xa3c>
 8014cfa:	6869      	ldr	r1, [r5, #4]
 8014cfc:	4648      	mov	r0, r9
 8014cfe:	f000 fa0b 	bl	8015118 <_Balloc>
 8014d02:	4606      	mov	r6, r0
 8014d04:	b928      	cbnz	r0, 8014d12 <_dtoa_r+0x99a>
 8014d06:	4b82      	ldr	r3, [pc, #520]	@ (8014f10 <_dtoa_r+0xb98>)
 8014d08:	4602      	mov	r2, r0
 8014d0a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8014d0e:	f7ff bb4a 	b.w	80143a6 <_dtoa_r+0x2e>
 8014d12:	692a      	ldr	r2, [r5, #16]
 8014d14:	3202      	adds	r2, #2
 8014d16:	0092      	lsls	r2, r2, #2
 8014d18:	f105 010c 	add.w	r1, r5, #12
 8014d1c:	300c      	adds	r0, #12
 8014d1e:	f7ff fa94 	bl	801424a <memcpy>
 8014d22:	2201      	movs	r2, #1
 8014d24:	4631      	mov	r1, r6
 8014d26:	4648      	mov	r0, r9
 8014d28:	f000 fbfc 	bl	8015524 <__lshift>
 8014d2c:	f10a 0301 	add.w	r3, sl, #1
 8014d30:	9300      	str	r3, [sp, #0]
 8014d32:	eb0a 030b 	add.w	r3, sl, fp
 8014d36:	9308      	str	r3, [sp, #32]
 8014d38:	9b04      	ldr	r3, [sp, #16]
 8014d3a:	f003 0301 	and.w	r3, r3, #1
 8014d3e:	462f      	mov	r7, r5
 8014d40:	9306      	str	r3, [sp, #24]
 8014d42:	4605      	mov	r5, r0
 8014d44:	9b00      	ldr	r3, [sp, #0]
 8014d46:	9802      	ldr	r0, [sp, #8]
 8014d48:	4621      	mov	r1, r4
 8014d4a:	f103 3bff 	add.w	fp, r3, #4294967295
 8014d4e:	f7ff fa8a 	bl	8014266 <quorem>
 8014d52:	4603      	mov	r3, r0
 8014d54:	3330      	adds	r3, #48	@ 0x30
 8014d56:	9003      	str	r0, [sp, #12]
 8014d58:	4639      	mov	r1, r7
 8014d5a:	9802      	ldr	r0, [sp, #8]
 8014d5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8014d5e:	f000 fc4d 	bl	80155fc <__mcmp>
 8014d62:	462a      	mov	r2, r5
 8014d64:	9004      	str	r0, [sp, #16]
 8014d66:	4621      	mov	r1, r4
 8014d68:	4648      	mov	r0, r9
 8014d6a:	f000 fc63 	bl	8015634 <__mdiff>
 8014d6e:	68c2      	ldr	r2, [r0, #12]
 8014d70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014d72:	4606      	mov	r6, r0
 8014d74:	bb02      	cbnz	r2, 8014db8 <_dtoa_r+0xa40>
 8014d76:	4601      	mov	r1, r0
 8014d78:	9802      	ldr	r0, [sp, #8]
 8014d7a:	f000 fc3f 	bl	80155fc <__mcmp>
 8014d7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014d80:	4602      	mov	r2, r0
 8014d82:	4631      	mov	r1, r6
 8014d84:	4648      	mov	r0, r9
 8014d86:	920c      	str	r2, [sp, #48]	@ 0x30
 8014d88:	9309      	str	r3, [sp, #36]	@ 0x24
 8014d8a:	f000 fa05 	bl	8015198 <_Bfree>
 8014d8e:	9b07      	ldr	r3, [sp, #28]
 8014d90:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8014d92:	9e00      	ldr	r6, [sp, #0]
 8014d94:	ea42 0103 	orr.w	r1, r2, r3
 8014d98:	9b06      	ldr	r3, [sp, #24]
 8014d9a:	4319      	orrs	r1, r3
 8014d9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014d9e:	d10d      	bne.n	8014dbc <_dtoa_r+0xa44>
 8014da0:	2b39      	cmp	r3, #57	@ 0x39
 8014da2:	d027      	beq.n	8014df4 <_dtoa_r+0xa7c>
 8014da4:	9a04      	ldr	r2, [sp, #16]
 8014da6:	2a00      	cmp	r2, #0
 8014da8:	dd01      	ble.n	8014dae <_dtoa_r+0xa36>
 8014daa:	9b03      	ldr	r3, [sp, #12]
 8014dac:	3331      	adds	r3, #49	@ 0x31
 8014dae:	f88b 3000 	strb.w	r3, [fp]
 8014db2:	e52e      	b.n	8014812 <_dtoa_r+0x49a>
 8014db4:	4628      	mov	r0, r5
 8014db6:	e7b9      	b.n	8014d2c <_dtoa_r+0x9b4>
 8014db8:	2201      	movs	r2, #1
 8014dba:	e7e2      	b.n	8014d82 <_dtoa_r+0xa0a>
 8014dbc:	9904      	ldr	r1, [sp, #16]
 8014dbe:	2900      	cmp	r1, #0
 8014dc0:	db04      	blt.n	8014dcc <_dtoa_r+0xa54>
 8014dc2:	9807      	ldr	r0, [sp, #28]
 8014dc4:	4301      	orrs	r1, r0
 8014dc6:	9806      	ldr	r0, [sp, #24]
 8014dc8:	4301      	orrs	r1, r0
 8014dca:	d120      	bne.n	8014e0e <_dtoa_r+0xa96>
 8014dcc:	2a00      	cmp	r2, #0
 8014dce:	ddee      	ble.n	8014dae <_dtoa_r+0xa36>
 8014dd0:	9902      	ldr	r1, [sp, #8]
 8014dd2:	9300      	str	r3, [sp, #0]
 8014dd4:	2201      	movs	r2, #1
 8014dd6:	4648      	mov	r0, r9
 8014dd8:	f000 fba4 	bl	8015524 <__lshift>
 8014ddc:	4621      	mov	r1, r4
 8014dde:	9002      	str	r0, [sp, #8]
 8014de0:	f000 fc0c 	bl	80155fc <__mcmp>
 8014de4:	2800      	cmp	r0, #0
 8014de6:	9b00      	ldr	r3, [sp, #0]
 8014de8:	dc02      	bgt.n	8014df0 <_dtoa_r+0xa78>
 8014dea:	d1e0      	bne.n	8014dae <_dtoa_r+0xa36>
 8014dec:	07da      	lsls	r2, r3, #31
 8014dee:	d5de      	bpl.n	8014dae <_dtoa_r+0xa36>
 8014df0:	2b39      	cmp	r3, #57	@ 0x39
 8014df2:	d1da      	bne.n	8014daa <_dtoa_r+0xa32>
 8014df4:	2339      	movs	r3, #57	@ 0x39
 8014df6:	f88b 3000 	strb.w	r3, [fp]
 8014dfa:	4633      	mov	r3, r6
 8014dfc:	461e      	mov	r6, r3
 8014dfe:	3b01      	subs	r3, #1
 8014e00:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8014e04:	2a39      	cmp	r2, #57	@ 0x39
 8014e06:	d04e      	beq.n	8014ea6 <_dtoa_r+0xb2e>
 8014e08:	3201      	adds	r2, #1
 8014e0a:	701a      	strb	r2, [r3, #0]
 8014e0c:	e501      	b.n	8014812 <_dtoa_r+0x49a>
 8014e0e:	2a00      	cmp	r2, #0
 8014e10:	dd03      	ble.n	8014e1a <_dtoa_r+0xaa2>
 8014e12:	2b39      	cmp	r3, #57	@ 0x39
 8014e14:	d0ee      	beq.n	8014df4 <_dtoa_r+0xa7c>
 8014e16:	3301      	adds	r3, #1
 8014e18:	e7c9      	b.n	8014dae <_dtoa_r+0xa36>
 8014e1a:	9a00      	ldr	r2, [sp, #0]
 8014e1c:	9908      	ldr	r1, [sp, #32]
 8014e1e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8014e22:	428a      	cmp	r2, r1
 8014e24:	d028      	beq.n	8014e78 <_dtoa_r+0xb00>
 8014e26:	9902      	ldr	r1, [sp, #8]
 8014e28:	2300      	movs	r3, #0
 8014e2a:	220a      	movs	r2, #10
 8014e2c:	4648      	mov	r0, r9
 8014e2e:	f000 f9d5 	bl	80151dc <__multadd>
 8014e32:	42af      	cmp	r7, r5
 8014e34:	9002      	str	r0, [sp, #8]
 8014e36:	f04f 0300 	mov.w	r3, #0
 8014e3a:	f04f 020a 	mov.w	r2, #10
 8014e3e:	4639      	mov	r1, r7
 8014e40:	4648      	mov	r0, r9
 8014e42:	d107      	bne.n	8014e54 <_dtoa_r+0xadc>
 8014e44:	f000 f9ca 	bl	80151dc <__multadd>
 8014e48:	4607      	mov	r7, r0
 8014e4a:	4605      	mov	r5, r0
 8014e4c:	9b00      	ldr	r3, [sp, #0]
 8014e4e:	3301      	adds	r3, #1
 8014e50:	9300      	str	r3, [sp, #0]
 8014e52:	e777      	b.n	8014d44 <_dtoa_r+0x9cc>
 8014e54:	f000 f9c2 	bl	80151dc <__multadd>
 8014e58:	4629      	mov	r1, r5
 8014e5a:	4607      	mov	r7, r0
 8014e5c:	2300      	movs	r3, #0
 8014e5e:	220a      	movs	r2, #10
 8014e60:	4648      	mov	r0, r9
 8014e62:	f000 f9bb 	bl	80151dc <__multadd>
 8014e66:	4605      	mov	r5, r0
 8014e68:	e7f0      	b.n	8014e4c <_dtoa_r+0xad4>
 8014e6a:	f1bb 0f00 	cmp.w	fp, #0
 8014e6e:	bfcc      	ite	gt
 8014e70:	465e      	movgt	r6, fp
 8014e72:	2601      	movle	r6, #1
 8014e74:	4456      	add	r6, sl
 8014e76:	2700      	movs	r7, #0
 8014e78:	9902      	ldr	r1, [sp, #8]
 8014e7a:	9300      	str	r3, [sp, #0]
 8014e7c:	2201      	movs	r2, #1
 8014e7e:	4648      	mov	r0, r9
 8014e80:	f000 fb50 	bl	8015524 <__lshift>
 8014e84:	4621      	mov	r1, r4
 8014e86:	9002      	str	r0, [sp, #8]
 8014e88:	f000 fbb8 	bl	80155fc <__mcmp>
 8014e8c:	2800      	cmp	r0, #0
 8014e8e:	dcb4      	bgt.n	8014dfa <_dtoa_r+0xa82>
 8014e90:	d102      	bne.n	8014e98 <_dtoa_r+0xb20>
 8014e92:	9b00      	ldr	r3, [sp, #0]
 8014e94:	07db      	lsls	r3, r3, #31
 8014e96:	d4b0      	bmi.n	8014dfa <_dtoa_r+0xa82>
 8014e98:	4633      	mov	r3, r6
 8014e9a:	461e      	mov	r6, r3
 8014e9c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014ea0:	2a30      	cmp	r2, #48	@ 0x30
 8014ea2:	d0fa      	beq.n	8014e9a <_dtoa_r+0xb22>
 8014ea4:	e4b5      	b.n	8014812 <_dtoa_r+0x49a>
 8014ea6:	459a      	cmp	sl, r3
 8014ea8:	d1a8      	bne.n	8014dfc <_dtoa_r+0xa84>
 8014eaa:	2331      	movs	r3, #49	@ 0x31
 8014eac:	f108 0801 	add.w	r8, r8, #1
 8014eb0:	f88a 3000 	strb.w	r3, [sl]
 8014eb4:	e4ad      	b.n	8014812 <_dtoa_r+0x49a>
 8014eb6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014eb8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8014f14 <_dtoa_r+0xb9c>
 8014ebc:	b11b      	cbz	r3, 8014ec6 <_dtoa_r+0xb4e>
 8014ebe:	f10a 0308 	add.w	r3, sl, #8
 8014ec2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8014ec4:	6013      	str	r3, [r2, #0]
 8014ec6:	4650      	mov	r0, sl
 8014ec8:	b017      	add	sp, #92	@ 0x5c
 8014eca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014ece:	9b07      	ldr	r3, [sp, #28]
 8014ed0:	2b01      	cmp	r3, #1
 8014ed2:	f77f ae2e 	ble.w	8014b32 <_dtoa_r+0x7ba>
 8014ed6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014ed8:	9308      	str	r3, [sp, #32]
 8014eda:	2001      	movs	r0, #1
 8014edc:	e64d      	b.n	8014b7a <_dtoa_r+0x802>
 8014ede:	f1bb 0f00 	cmp.w	fp, #0
 8014ee2:	f77f aed9 	ble.w	8014c98 <_dtoa_r+0x920>
 8014ee6:	4656      	mov	r6, sl
 8014ee8:	9802      	ldr	r0, [sp, #8]
 8014eea:	4621      	mov	r1, r4
 8014eec:	f7ff f9bb 	bl	8014266 <quorem>
 8014ef0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8014ef4:	f806 3b01 	strb.w	r3, [r6], #1
 8014ef8:	eba6 020a 	sub.w	r2, r6, sl
 8014efc:	4593      	cmp	fp, r2
 8014efe:	ddb4      	ble.n	8014e6a <_dtoa_r+0xaf2>
 8014f00:	9902      	ldr	r1, [sp, #8]
 8014f02:	2300      	movs	r3, #0
 8014f04:	220a      	movs	r2, #10
 8014f06:	4648      	mov	r0, r9
 8014f08:	f000 f968 	bl	80151dc <__multadd>
 8014f0c:	9002      	str	r0, [sp, #8]
 8014f0e:	e7eb      	b.n	8014ee8 <_dtoa_r+0xb70>
 8014f10:	080162b8 	.word	0x080162b8
 8014f14:	0801623c 	.word	0x0801623c

08014f18 <_free_r>:
 8014f18:	b538      	push	{r3, r4, r5, lr}
 8014f1a:	4605      	mov	r5, r0
 8014f1c:	2900      	cmp	r1, #0
 8014f1e:	d041      	beq.n	8014fa4 <_free_r+0x8c>
 8014f20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014f24:	1f0c      	subs	r4, r1, #4
 8014f26:	2b00      	cmp	r3, #0
 8014f28:	bfb8      	it	lt
 8014f2a:	18e4      	addlt	r4, r4, r3
 8014f2c:	f000 f8e8 	bl	8015100 <__malloc_lock>
 8014f30:	4a1d      	ldr	r2, [pc, #116]	@ (8014fa8 <_free_r+0x90>)
 8014f32:	6813      	ldr	r3, [r2, #0]
 8014f34:	b933      	cbnz	r3, 8014f44 <_free_r+0x2c>
 8014f36:	6063      	str	r3, [r4, #4]
 8014f38:	6014      	str	r4, [r2, #0]
 8014f3a:	4628      	mov	r0, r5
 8014f3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014f40:	f000 b8e4 	b.w	801510c <__malloc_unlock>
 8014f44:	42a3      	cmp	r3, r4
 8014f46:	d908      	bls.n	8014f5a <_free_r+0x42>
 8014f48:	6820      	ldr	r0, [r4, #0]
 8014f4a:	1821      	adds	r1, r4, r0
 8014f4c:	428b      	cmp	r3, r1
 8014f4e:	bf01      	itttt	eq
 8014f50:	6819      	ldreq	r1, [r3, #0]
 8014f52:	685b      	ldreq	r3, [r3, #4]
 8014f54:	1809      	addeq	r1, r1, r0
 8014f56:	6021      	streq	r1, [r4, #0]
 8014f58:	e7ed      	b.n	8014f36 <_free_r+0x1e>
 8014f5a:	461a      	mov	r2, r3
 8014f5c:	685b      	ldr	r3, [r3, #4]
 8014f5e:	b10b      	cbz	r3, 8014f64 <_free_r+0x4c>
 8014f60:	42a3      	cmp	r3, r4
 8014f62:	d9fa      	bls.n	8014f5a <_free_r+0x42>
 8014f64:	6811      	ldr	r1, [r2, #0]
 8014f66:	1850      	adds	r0, r2, r1
 8014f68:	42a0      	cmp	r0, r4
 8014f6a:	d10b      	bne.n	8014f84 <_free_r+0x6c>
 8014f6c:	6820      	ldr	r0, [r4, #0]
 8014f6e:	4401      	add	r1, r0
 8014f70:	1850      	adds	r0, r2, r1
 8014f72:	4283      	cmp	r3, r0
 8014f74:	6011      	str	r1, [r2, #0]
 8014f76:	d1e0      	bne.n	8014f3a <_free_r+0x22>
 8014f78:	6818      	ldr	r0, [r3, #0]
 8014f7a:	685b      	ldr	r3, [r3, #4]
 8014f7c:	6053      	str	r3, [r2, #4]
 8014f7e:	4408      	add	r0, r1
 8014f80:	6010      	str	r0, [r2, #0]
 8014f82:	e7da      	b.n	8014f3a <_free_r+0x22>
 8014f84:	d902      	bls.n	8014f8c <_free_r+0x74>
 8014f86:	230c      	movs	r3, #12
 8014f88:	602b      	str	r3, [r5, #0]
 8014f8a:	e7d6      	b.n	8014f3a <_free_r+0x22>
 8014f8c:	6820      	ldr	r0, [r4, #0]
 8014f8e:	1821      	adds	r1, r4, r0
 8014f90:	428b      	cmp	r3, r1
 8014f92:	bf04      	itt	eq
 8014f94:	6819      	ldreq	r1, [r3, #0]
 8014f96:	685b      	ldreq	r3, [r3, #4]
 8014f98:	6063      	str	r3, [r4, #4]
 8014f9a:	bf04      	itt	eq
 8014f9c:	1809      	addeq	r1, r1, r0
 8014f9e:	6021      	streq	r1, [r4, #0]
 8014fa0:	6054      	str	r4, [r2, #4]
 8014fa2:	e7ca      	b.n	8014f3a <_free_r+0x22>
 8014fa4:	bd38      	pop	{r3, r4, r5, pc}
 8014fa6:	bf00      	nop
 8014fa8:	20006bfc 	.word	0x20006bfc

08014fac <malloc>:
 8014fac:	4b02      	ldr	r3, [pc, #8]	@ (8014fb8 <malloc+0xc>)
 8014fae:	4601      	mov	r1, r0
 8014fb0:	6818      	ldr	r0, [r3, #0]
 8014fb2:	f000 b825 	b.w	8015000 <_malloc_r>
 8014fb6:	bf00      	nop
 8014fb8:	20000020 	.word	0x20000020

08014fbc <sbrk_aligned>:
 8014fbc:	b570      	push	{r4, r5, r6, lr}
 8014fbe:	4e0f      	ldr	r6, [pc, #60]	@ (8014ffc <sbrk_aligned+0x40>)
 8014fc0:	460c      	mov	r4, r1
 8014fc2:	6831      	ldr	r1, [r6, #0]
 8014fc4:	4605      	mov	r5, r0
 8014fc6:	b911      	cbnz	r1, 8014fce <sbrk_aligned+0x12>
 8014fc8:	f000 fccc 	bl	8015964 <_sbrk_r>
 8014fcc:	6030      	str	r0, [r6, #0]
 8014fce:	4621      	mov	r1, r4
 8014fd0:	4628      	mov	r0, r5
 8014fd2:	f000 fcc7 	bl	8015964 <_sbrk_r>
 8014fd6:	1c43      	adds	r3, r0, #1
 8014fd8:	d103      	bne.n	8014fe2 <sbrk_aligned+0x26>
 8014fda:	f04f 34ff 	mov.w	r4, #4294967295
 8014fde:	4620      	mov	r0, r4
 8014fe0:	bd70      	pop	{r4, r5, r6, pc}
 8014fe2:	1cc4      	adds	r4, r0, #3
 8014fe4:	f024 0403 	bic.w	r4, r4, #3
 8014fe8:	42a0      	cmp	r0, r4
 8014fea:	d0f8      	beq.n	8014fde <sbrk_aligned+0x22>
 8014fec:	1a21      	subs	r1, r4, r0
 8014fee:	4628      	mov	r0, r5
 8014ff0:	f000 fcb8 	bl	8015964 <_sbrk_r>
 8014ff4:	3001      	adds	r0, #1
 8014ff6:	d1f2      	bne.n	8014fde <sbrk_aligned+0x22>
 8014ff8:	e7ef      	b.n	8014fda <sbrk_aligned+0x1e>
 8014ffa:	bf00      	nop
 8014ffc:	20006bf8 	.word	0x20006bf8

08015000 <_malloc_r>:
 8015000:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015004:	1ccd      	adds	r5, r1, #3
 8015006:	f025 0503 	bic.w	r5, r5, #3
 801500a:	3508      	adds	r5, #8
 801500c:	2d0c      	cmp	r5, #12
 801500e:	bf38      	it	cc
 8015010:	250c      	movcc	r5, #12
 8015012:	2d00      	cmp	r5, #0
 8015014:	4606      	mov	r6, r0
 8015016:	db01      	blt.n	801501c <_malloc_r+0x1c>
 8015018:	42a9      	cmp	r1, r5
 801501a:	d904      	bls.n	8015026 <_malloc_r+0x26>
 801501c:	230c      	movs	r3, #12
 801501e:	6033      	str	r3, [r6, #0]
 8015020:	2000      	movs	r0, #0
 8015022:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015026:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80150fc <_malloc_r+0xfc>
 801502a:	f000 f869 	bl	8015100 <__malloc_lock>
 801502e:	f8d8 3000 	ldr.w	r3, [r8]
 8015032:	461c      	mov	r4, r3
 8015034:	bb44      	cbnz	r4, 8015088 <_malloc_r+0x88>
 8015036:	4629      	mov	r1, r5
 8015038:	4630      	mov	r0, r6
 801503a:	f7ff ffbf 	bl	8014fbc <sbrk_aligned>
 801503e:	1c43      	adds	r3, r0, #1
 8015040:	4604      	mov	r4, r0
 8015042:	d158      	bne.n	80150f6 <_malloc_r+0xf6>
 8015044:	f8d8 4000 	ldr.w	r4, [r8]
 8015048:	4627      	mov	r7, r4
 801504a:	2f00      	cmp	r7, #0
 801504c:	d143      	bne.n	80150d6 <_malloc_r+0xd6>
 801504e:	2c00      	cmp	r4, #0
 8015050:	d04b      	beq.n	80150ea <_malloc_r+0xea>
 8015052:	6823      	ldr	r3, [r4, #0]
 8015054:	4639      	mov	r1, r7
 8015056:	4630      	mov	r0, r6
 8015058:	eb04 0903 	add.w	r9, r4, r3
 801505c:	f000 fc82 	bl	8015964 <_sbrk_r>
 8015060:	4581      	cmp	r9, r0
 8015062:	d142      	bne.n	80150ea <_malloc_r+0xea>
 8015064:	6821      	ldr	r1, [r4, #0]
 8015066:	1a6d      	subs	r5, r5, r1
 8015068:	4629      	mov	r1, r5
 801506a:	4630      	mov	r0, r6
 801506c:	f7ff ffa6 	bl	8014fbc <sbrk_aligned>
 8015070:	3001      	adds	r0, #1
 8015072:	d03a      	beq.n	80150ea <_malloc_r+0xea>
 8015074:	6823      	ldr	r3, [r4, #0]
 8015076:	442b      	add	r3, r5
 8015078:	6023      	str	r3, [r4, #0]
 801507a:	f8d8 3000 	ldr.w	r3, [r8]
 801507e:	685a      	ldr	r2, [r3, #4]
 8015080:	bb62      	cbnz	r2, 80150dc <_malloc_r+0xdc>
 8015082:	f8c8 7000 	str.w	r7, [r8]
 8015086:	e00f      	b.n	80150a8 <_malloc_r+0xa8>
 8015088:	6822      	ldr	r2, [r4, #0]
 801508a:	1b52      	subs	r2, r2, r5
 801508c:	d420      	bmi.n	80150d0 <_malloc_r+0xd0>
 801508e:	2a0b      	cmp	r2, #11
 8015090:	d917      	bls.n	80150c2 <_malloc_r+0xc2>
 8015092:	1961      	adds	r1, r4, r5
 8015094:	42a3      	cmp	r3, r4
 8015096:	6025      	str	r5, [r4, #0]
 8015098:	bf18      	it	ne
 801509a:	6059      	strne	r1, [r3, #4]
 801509c:	6863      	ldr	r3, [r4, #4]
 801509e:	bf08      	it	eq
 80150a0:	f8c8 1000 	streq.w	r1, [r8]
 80150a4:	5162      	str	r2, [r4, r5]
 80150a6:	604b      	str	r3, [r1, #4]
 80150a8:	4630      	mov	r0, r6
 80150aa:	f000 f82f 	bl	801510c <__malloc_unlock>
 80150ae:	f104 000b 	add.w	r0, r4, #11
 80150b2:	1d23      	adds	r3, r4, #4
 80150b4:	f020 0007 	bic.w	r0, r0, #7
 80150b8:	1ac2      	subs	r2, r0, r3
 80150ba:	bf1c      	itt	ne
 80150bc:	1a1b      	subne	r3, r3, r0
 80150be:	50a3      	strne	r3, [r4, r2]
 80150c0:	e7af      	b.n	8015022 <_malloc_r+0x22>
 80150c2:	6862      	ldr	r2, [r4, #4]
 80150c4:	42a3      	cmp	r3, r4
 80150c6:	bf0c      	ite	eq
 80150c8:	f8c8 2000 	streq.w	r2, [r8]
 80150cc:	605a      	strne	r2, [r3, #4]
 80150ce:	e7eb      	b.n	80150a8 <_malloc_r+0xa8>
 80150d0:	4623      	mov	r3, r4
 80150d2:	6864      	ldr	r4, [r4, #4]
 80150d4:	e7ae      	b.n	8015034 <_malloc_r+0x34>
 80150d6:	463c      	mov	r4, r7
 80150d8:	687f      	ldr	r7, [r7, #4]
 80150da:	e7b6      	b.n	801504a <_malloc_r+0x4a>
 80150dc:	461a      	mov	r2, r3
 80150de:	685b      	ldr	r3, [r3, #4]
 80150e0:	42a3      	cmp	r3, r4
 80150e2:	d1fb      	bne.n	80150dc <_malloc_r+0xdc>
 80150e4:	2300      	movs	r3, #0
 80150e6:	6053      	str	r3, [r2, #4]
 80150e8:	e7de      	b.n	80150a8 <_malloc_r+0xa8>
 80150ea:	230c      	movs	r3, #12
 80150ec:	6033      	str	r3, [r6, #0]
 80150ee:	4630      	mov	r0, r6
 80150f0:	f000 f80c 	bl	801510c <__malloc_unlock>
 80150f4:	e794      	b.n	8015020 <_malloc_r+0x20>
 80150f6:	6005      	str	r5, [r0, #0]
 80150f8:	e7d6      	b.n	80150a8 <_malloc_r+0xa8>
 80150fa:	bf00      	nop
 80150fc:	20006bfc 	.word	0x20006bfc

08015100 <__malloc_lock>:
 8015100:	4801      	ldr	r0, [pc, #4]	@ (8015108 <__malloc_lock+0x8>)
 8015102:	f7ff b8a0 	b.w	8014246 <__retarget_lock_acquire_recursive>
 8015106:	bf00      	nop
 8015108:	20006bf4 	.word	0x20006bf4

0801510c <__malloc_unlock>:
 801510c:	4801      	ldr	r0, [pc, #4]	@ (8015114 <__malloc_unlock+0x8>)
 801510e:	f7ff b89b 	b.w	8014248 <__retarget_lock_release_recursive>
 8015112:	bf00      	nop
 8015114:	20006bf4 	.word	0x20006bf4

08015118 <_Balloc>:
 8015118:	b570      	push	{r4, r5, r6, lr}
 801511a:	69c6      	ldr	r6, [r0, #28]
 801511c:	4604      	mov	r4, r0
 801511e:	460d      	mov	r5, r1
 8015120:	b976      	cbnz	r6, 8015140 <_Balloc+0x28>
 8015122:	2010      	movs	r0, #16
 8015124:	f7ff ff42 	bl	8014fac <malloc>
 8015128:	4602      	mov	r2, r0
 801512a:	61e0      	str	r0, [r4, #28]
 801512c:	b920      	cbnz	r0, 8015138 <_Balloc+0x20>
 801512e:	4b18      	ldr	r3, [pc, #96]	@ (8015190 <_Balloc+0x78>)
 8015130:	4818      	ldr	r0, [pc, #96]	@ (8015194 <_Balloc+0x7c>)
 8015132:	216b      	movs	r1, #107	@ 0x6b
 8015134:	f000 fc26 	bl	8015984 <__assert_func>
 8015138:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801513c:	6006      	str	r6, [r0, #0]
 801513e:	60c6      	str	r6, [r0, #12]
 8015140:	69e6      	ldr	r6, [r4, #28]
 8015142:	68f3      	ldr	r3, [r6, #12]
 8015144:	b183      	cbz	r3, 8015168 <_Balloc+0x50>
 8015146:	69e3      	ldr	r3, [r4, #28]
 8015148:	68db      	ldr	r3, [r3, #12]
 801514a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801514e:	b9b8      	cbnz	r0, 8015180 <_Balloc+0x68>
 8015150:	2101      	movs	r1, #1
 8015152:	fa01 f605 	lsl.w	r6, r1, r5
 8015156:	1d72      	adds	r2, r6, #5
 8015158:	0092      	lsls	r2, r2, #2
 801515a:	4620      	mov	r0, r4
 801515c:	f000 fc30 	bl	80159c0 <_calloc_r>
 8015160:	b160      	cbz	r0, 801517c <_Balloc+0x64>
 8015162:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8015166:	e00e      	b.n	8015186 <_Balloc+0x6e>
 8015168:	2221      	movs	r2, #33	@ 0x21
 801516a:	2104      	movs	r1, #4
 801516c:	4620      	mov	r0, r4
 801516e:	f000 fc27 	bl	80159c0 <_calloc_r>
 8015172:	69e3      	ldr	r3, [r4, #28]
 8015174:	60f0      	str	r0, [r6, #12]
 8015176:	68db      	ldr	r3, [r3, #12]
 8015178:	2b00      	cmp	r3, #0
 801517a:	d1e4      	bne.n	8015146 <_Balloc+0x2e>
 801517c:	2000      	movs	r0, #0
 801517e:	bd70      	pop	{r4, r5, r6, pc}
 8015180:	6802      	ldr	r2, [r0, #0]
 8015182:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015186:	2300      	movs	r3, #0
 8015188:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801518c:	e7f7      	b.n	801517e <_Balloc+0x66>
 801518e:	bf00      	nop
 8015190:	08016249 	.word	0x08016249
 8015194:	080162c9 	.word	0x080162c9

08015198 <_Bfree>:
 8015198:	b570      	push	{r4, r5, r6, lr}
 801519a:	69c6      	ldr	r6, [r0, #28]
 801519c:	4605      	mov	r5, r0
 801519e:	460c      	mov	r4, r1
 80151a0:	b976      	cbnz	r6, 80151c0 <_Bfree+0x28>
 80151a2:	2010      	movs	r0, #16
 80151a4:	f7ff ff02 	bl	8014fac <malloc>
 80151a8:	4602      	mov	r2, r0
 80151aa:	61e8      	str	r0, [r5, #28]
 80151ac:	b920      	cbnz	r0, 80151b8 <_Bfree+0x20>
 80151ae:	4b09      	ldr	r3, [pc, #36]	@ (80151d4 <_Bfree+0x3c>)
 80151b0:	4809      	ldr	r0, [pc, #36]	@ (80151d8 <_Bfree+0x40>)
 80151b2:	218f      	movs	r1, #143	@ 0x8f
 80151b4:	f000 fbe6 	bl	8015984 <__assert_func>
 80151b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80151bc:	6006      	str	r6, [r0, #0]
 80151be:	60c6      	str	r6, [r0, #12]
 80151c0:	b13c      	cbz	r4, 80151d2 <_Bfree+0x3a>
 80151c2:	69eb      	ldr	r3, [r5, #28]
 80151c4:	6862      	ldr	r2, [r4, #4]
 80151c6:	68db      	ldr	r3, [r3, #12]
 80151c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80151cc:	6021      	str	r1, [r4, #0]
 80151ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80151d2:	bd70      	pop	{r4, r5, r6, pc}
 80151d4:	08016249 	.word	0x08016249
 80151d8:	080162c9 	.word	0x080162c9

080151dc <__multadd>:
 80151dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80151e0:	690d      	ldr	r5, [r1, #16]
 80151e2:	4607      	mov	r7, r0
 80151e4:	460c      	mov	r4, r1
 80151e6:	461e      	mov	r6, r3
 80151e8:	f101 0c14 	add.w	ip, r1, #20
 80151ec:	2000      	movs	r0, #0
 80151ee:	f8dc 3000 	ldr.w	r3, [ip]
 80151f2:	b299      	uxth	r1, r3
 80151f4:	fb02 6101 	mla	r1, r2, r1, r6
 80151f8:	0c1e      	lsrs	r6, r3, #16
 80151fa:	0c0b      	lsrs	r3, r1, #16
 80151fc:	fb02 3306 	mla	r3, r2, r6, r3
 8015200:	b289      	uxth	r1, r1
 8015202:	3001      	adds	r0, #1
 8015204:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8015208:	4285      	cmp	r5, r0
 801520a:	f84c 1b04 	str.w	r1, [ip], #4
 801520e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8015212:	dcec      	bgt.n	80151ee <__multadd+0x12>
 8015214:	b30e      	cbz	r6, 801525a <__multadd+0x7e>
 8015216:	68a3      	ldr	r3, [r4, #8]
 8015218:	42ab      	cmp	r3, r5
 801521a:	dc19      	bgt.n	8015250 <__multadd+0x74>
 801521c:	6861      	ldr	r1, [r4, #4]
 801521e:	4638      	mov	r0, r7
 8015220:	3101      	adds	r1, #1
 8015222:	f7ff ff79 	bl	8015118 <_Balloc>
 8015226:	4680      	mov	r8, r0
 8015228:	b928      	cbnz	r0, 8015236 <__multadd+0x5a>
 801522a:	4602      	mov	r2, r0
 801522c:	4b0c      	ldr	r3, [pc, #48]	@ (8015260 <__multadd+0x84>)
 801522e:	480d      	ldr	r0, [pc, #52]	@ (8015264 <__multadd+0x88>)
 8015230:	21ba      	movs	r1, #186	@ 0xba
 8015232:	f000 fba7 	bl	8015984 <__assert_func>
 8015236:	6922      	ldr	r2, [r4, #16]
 8015238:	3202      	adds	r2, #2
 801523a:	f104 010c 	add.w	r1, r4, #12
 801523e:	0092      	lsls	r2, r2, #2
 8015240:	300c      	adds	r0, #12
 8015242:	f7ff f802 	bl	801424a <memcpy>
 8015246:	4621      	mov	r1, r4
 8015248:	4638      	mov	r0, r7
 801524a:	f7ff ffa5 	bl	8015198 <_Bfree>
 801524e:	4644      	mov	r4, r8
 8015250:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015254:	3501      	adds	r5, #1
 8015256:	615e      	str	r6, [r3, #20]
 8015258:	6125      	str	r5, [r4, #16]
 801525a:	4620      	mov	r0, r4
 801525c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015260:	080162b8 	.word	0x080162b8
 8015264:	080162c9 	.word	0x080162c9

08015268 <__hi0bits>:
 8015268:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801526c:	4603      	mov	r3, r0
 801526e:	bf36      	itet	cc
 8015270:	0403      	lslcc	r3, r0, #16
 8015272:	2000      	movcs	r0, #0
 8015274:	2010      	movcc	r0, #16
 8015276:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801527a:	bf3c      	itt	cc
 801527c:	021b      	lslcc	r3, r3, #8
 801527e:	3008      	addcc	r0, #8
 8015280:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015284:	bf3c      	itt	cc
 8015286:	011b      	lslcc	r3, r3, #4
 8015288:	3004      	addcc	r0, #4
 801528a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801528e:	bf3c      	itt	cc
 8015290:	009b      	lslcc	r3, r3, #2
 8015292:	3002      	addcc	r0, #2
 8015294:	2b00      	cmp	r3, #0
 8015296:	db05      	blt.n	80152a4 <__hi0bits+0x3c>
 8015298:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801529c:	f100 0001 	add.w	r0, r0, #1
 80152a0:	bf08      	it	eq
 80152a2:	2020      	moveq	r0, #32
 80152a4:	4770      	bx	lr

080152a6 <__lo0bits>:
 80152a6:	6803      	ldr	r3, [r0, #0]
 80152a8:	4602      	mov	r2, r0
 80152aa:	f013 0007 	ands.w	r0, r3, #7
 80152ae:	d00b      	beq.n	80152c8 <__lo0bits+0x22>
 80152b0:	07d9      	lsls	r1, r3, #31
 80152b2:	d421      	bmi.n	80152f8 <__lo0bits+0x52>
 80152b4:	0798      	lsls	r0, r3, #30
 80152b6:	bf49      	itett	mi
 80152b8:	085b      	lsrmi	r3, r3, #1
 80152ba:	089b      	lsrpl	r3, r3, #2
 80152bc:	2001      	movmi	r0, #1
 80152be:	6013      	strmi	r3, [r2, #0]
 80152c0:	bf5c      	itt	pl
 80152c2:	6013      	strpl	r3, [r2, #0]
 80152c4:	2002      	movpl	r0, #2
 80152c6:	4770      	bx	lr
 80152c8:	b299      	uxth	r1, r3
 80152ca:	b909      	cbnz	r1, 80152d0 <__lo0bits+0x2a>
 80152cc:	0c1b      	lsrs	r3, r3, #16
 80152ce:	2010      	movs	r0, #16
 80152d0:	b2d9      	uxtb	r1, r3
 80152d2:	b909      	cbnz	r1, 80152d8 <__lo0bits+0x32>
 80152d4:	3008      	adds	r0, #8
 80152d6:	0a1b      	lsrs	r3, r3, #8
 80152d8:	0719      	lsls	r1, r3, #28
 80152da:	bf04      	itt	eq
 80152dc:	091b      	lsreq	r3, r3, #4
 80152de:	3004      	addeq	r0, #4
 80152e0:	0799      	lsls	r1, r3, #30
 80152e2:	bf04      	itt	eq
 80152e4:	089b      	lsreq	r3, r3, #2
 80152e6:	3002      	addeq	r0, #2
 80152e8:	07d9      	lsls	r1, r3, #31
 80152ea:	d403      	bmi.n	80152f4 <__lo0bits+0x4e>
 80152ec:	085b      	lsrs	r3, r3, #1
 80152ee:	f100 0001 	add.w	r0, r0, #1
 80152f2:	d003      	beq.n	80152fc <__lo0bits+0x56>
 80152f4:	6013      	str	r3, [r2, #0]
 80152f6:	4770      	bx	lr
 80152f8:	2000      	movs	r0, #0
 80152fa:	4770      	bx	lr
 80152fc:	2020      	movs	r0, #32
 80152fe:	4770      	bx	lr

08015300 <__i2b>:
 8015300:	b510      	push	{r4, lr}
 8015302:	460c      	mov	r4, r1
 8015304:	2101      	movs	r1, #1
 8015306:	f7ff ff07 	bl	8015118 <_Balloc>
 801530a:	4602      	mov	r2, r0
 801530c:	b928      	cbnz	r0, 801531a <__i2b+0x1a>
 801530e:	4b05      	ldr	r3, [pc, #20]	@ (8015324 <__i2b+0x24>)
 8015310:	4805      	ldr	r0, [pc, #20]	@ (8015328 <__i2b+0x28>)
 8015312:	f240 1145 	movw	r1, #325	@ 0x145
 8015316:	f000 fb35 	bl	8015984 <__assert_func>
 801531a:	2301      	movs	r3, #1
 801531c:	6144      	str	r4, [r0, #20]
 801531e:	6103      	str	r3, [r0, #16]
 8015320:	bd10      	pop	{r4, pc}
 8015322:	bf00      	nop
 8015324:	080162b8 	.word	0x080162b8
 8015328:	080162c9 	.word	0x080162c9

0801532c <__multiply>:
 801532c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015330:	4617      	mov	r7, r2
 8015332:	690a      	ldr	r2, [r1, #16]
 8015334:	693b      	ldr	r3, [r7, #16]
 8015336:	429a      	cmp	r2, r3
 8015338:	bfa8      	it	ge
 801533a:	463b      	movge	r3, r7
 801533c:	4689      	mov	r9, r1
 801533e:	bfa4      	itt	ge
 8015340:	460f      	movge	r7, r1
 8015342:	4699      	movge	r9, r3
 8015344:	693d      	ldr	r5, [r7, #16]
 8015346:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801534a:	68bb      	ldr	r3, [r7, #8]
 801534c:	6879      	ldr	r1, [r7, #4]
 801534e:	eb05 060a 	add.w	r6, r5, sl
 8015352:	42b3      	cmp	r3, r6
 8015354:	b085      	sub	sp, #20
 8015356:	bfb8      	it	lt
 8015358:	3101      	addlt	r1, #1
 801535a:	f7ff fedd 	bl	8015118 <_Balloc>
 801535e:	b930      	cbnz	r0, 801536e <__multiply+0x42>
 8015360:	4602      	mov	r2, r0
 8015362:	4b41      	ldr	r3, [pc, #260]	@ (8015468 <__multiply+0x13c>)
 8015364:	4841      	ldr	r0, [pc, #260]	@ (801546c <__multiply+0x140>)
 8015366:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801536a:	f000 fb0b 	bl	8015984 <__assert_func>
 801536e:	f100 0414 	add.w	r4, r0, #20
 8015372:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8015376:	4623      	mov	r3, r4
 8015378:	2200      	movs	r2, #0
 801537a:	4573      	cmp	r3, lr
 801537c:	d320      	bcc.n	80153c0 <__multiply+0x94>
 801537e:	f107 0814 	add.w	r8, r7, #20
 8015382:	f109 0114 	add.w	r1, r9, #20
 8015386:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801538a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801538e:	9302      	str	r3, [sp, #8]
 8015390:	1beb      	subs	r3, r5, r7
 8015392:	3b15      	subs	r3, #21
 8015394:	f023 0303 	bic.w	r3, r3, #3
 8015398:	3304      	adds	r3, #4
 801539a:	3715      	adds	r7, #21
 801539c:	42bd      	cmp	r5, r7
 801539e:	bf38      	it	cc
 80153a0:	2304      	movcc	r3, #4
 80153a2:	9301      	str	r3, [sp, #4]
 80153a4:	9b02      	ldr	r3, [sp, #8]
 80153a6:	9103      	str	r1, [sp, #12]
 80153a8:	428b      	cmp	r3, r1
 80153aa:	d80c      	bhi.n	80153c6 <__multiply+0x9a>
 80153ac:	2e00      	cmp	r6, #0
 80153ae:	dd03      	ble.n	80153b8 <__multiply+0x8c>
 80153b0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80153b4:	2b00      	cmp	r3, #0
 80153b6:	d055      	beq.n	8015464 <__multiply+0x138>
 80153b8:	6106      	str	r6, [r0, #16]
 80153ba:	b005      	add	sp, #20
 80153bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80153c0:	f843 2b04 	str.w	r2, [r3], #4
 80153c4:	e7d9      	b.n	801537a <__multiply+0x4e>
 80153c6:	f8b1 a000 	ldrh.w	sl, [r1]
 80153ca:	f1ba 0f00 	cmp.w	sl, #0
 80153ce:	d01f      	beq.n	8015410 <__multiply+0xe4>
 80153d0:	46c4      	mov	ip, r8
 80153d2:	46a1      	mov	r9, r4
 80153d4:	2700      	movs	r7, #0
 80153d6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80153da:	f8d9 3000 	ldr.w	r3, [r9]
 80153de:	fa1f fb82 	uxth.w	fp, r2
 80153e2:	b29b      	uxth	r3, r3
 80153e4:	fb0a 330b 	mla	r3, sl, fp, r3
 80153e8:	443b      	add	r3, r7
 80153ea:	f8d9 7000 	ldr.w	r7, [r9]
 80153ee:	0c12      	lsrs	r2, r2, #16
 80153f0:	0c3f      	lsrs	r7, r7, #16
 80153f2:	fb0a 7202 	mla	r2, sl, r2, r7
 80153f6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80153fa:	b29b      	uxth	r3, r3
 80153fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015400:	4565      	cmp	r5, ip
 8015402:	f849 3b04 	str.w	r3, [r9], #4
 8015406:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801540a:	d8e4      	bhi.n	80153d6 <__multiply+0xaa>
 801540c:	9b01      	ldr	r3, [sp, #4]
 801540e:	50e7      	str	r7, [r4, r3]
 8015410:	9b03      	ldr	r3, [sp, #12]
 8015412:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8015416:	3104      	adds	r1, #4
 8015418:	f1b9 0f00 	cmp.w	r9, #0
 801541c:	d020      	beq.n	8015460 <__multiply+0x134>
 801541e:	6823      	ldr	r3, [r4, #0]
 8015420:	4647      	mov	r7, r8
 8015422:	46a4      	mov	ip, r4
 8015424:	f04f 0a00 	mov.w	sl, #0
 8015428:	f8b7 b000 	ldrh.w	fp, [r7]
 801542c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8015430:	fb09 220b 	mla	r2, r9, fp, r2
 8015434:	4452      	add	r2, sl
 8015436:	b29b      	uxth	r3, r3
 8015438:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801543c:	f84c 3b04 	str.w	r3, [ip], #4
 8015440:	f857 3b04 	ldr.w	r3, [r7], #4
 8015444:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015448:	f8bc 3000 	ldrh.w	r3, [ip]
 801544c:	fb09 330a 	mla	r3, r9, sl, r3
 8015450:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8015454:	42bd      	cmp	r5, r7
 8015456:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801545a:	d8e5      	bhi.n	8015428 <__multiply+0xfc>
 801545c:	9a01      	ldr	r2, [sp, #4]
 801545e:	50a3      	str	r3, [r4, r2]
 8015460:	3404      	adds	r4, #4
 8015462:	e79f      	b.n	80153a4 <__multiply+0x78>
 8015464:	3e01      	subs	r6, #1
 8015466:	e7a1      	b.n	80153ac <__multiply+0x80>
 8015468:	080162b8 	.word	0x080162b8
 801546c:	080162c9 	.word	0x080162c9

08015470 <__pow5mult>:
 8015470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015474:	4615      	mov	r5, r2
 8015476:	f012 0203 	ands.w	r2, r2, #3
 801547a:	4607      	mov	r7, r0
 801547c:	460e      	mov	r6, r1
 801547e:	d007      	beq.n	8015490 <__pow5mult+0x20>
 8015480:	4c25      	ldr	r4, [pc, #148]	@ (8015518 <__pow5mult+0xa8>)
 8015482:	3a01      	subs	r2, #1
 8015484:	2300      	movs	r3, #0
 8015486:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801548a:	f7ff fea7 	bl	80151dc <__multadd>
 801548e:	4606      	mov	r6, r0
 8015490:	10ad      	asrs	r5, r5, #2
 8015492:	d03d      	beq.n	8015510 <__pow5mult+0xa0>
 8015494:	69fc      	ldr	r4, [r7, #28]
 8015496:	b97c      	cbnz	r4, 80154b8 <__pow5mult+0x48>
 8015498:	2010      	movs	r0, #16
 801549a:	f7ff fd87 	bl	8014fac <malloc>
 801549e:	4602      	mov	r2, r0
 80154a0:	61f8      	str	r0, [r7, #28]
 80154a2:	b928      	cbnz	r0, 80154b0 <__pow5mult+0x40>
 80154a4:	4b1d      	ldr	r3, [pc, #116]	@ (801551c <__pow5mult+0xac>)
 80154a6:	481e      	ldr	r0, [pc, #120]	@ (8015520 <__pow5mult+0xb0>)
 80154a8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80154ac:	f000 fa6a 	bl	8015984 <__assert_func>
 80154b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80154b4:	6004      	str	r4, [r0, #0]
 80154b6:	60c4      	str	r4, [r0, #12]
 80154b8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80154bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80154c0:	b94c      	cbnz	r4, 80154d6 <__pow5mult+0x66>
 80154c2:	f240 2171 	movw	r1, #625	@ 0x271
 80154c6:	4638      	mov	r0, r7
 80154c8:	f7ff ff1a 	bl	8015300 <__i2b>
 80154cc:	2300      	movs	r3, #0
 80154ce:	f8c8 0008 	str.w	r0, [r8, #8]
 80154d2:	4604      	mov	r4, r0
 80154d4:	6003      	str	r3, [r0, #0]
 80154d6:	f04f 0900 	mov.w	r9, #0
 80154da:	07eb      	lsls	r3, r5, #31
 80154dc:	d50a      	bpl.n	80154f4 <__pow5mult+0x84>
 80154de:	4631      	mov	r1, r6
 80154e0:	4622      	mov	r2, r4
 80154e2:	4638      	mov	r0, r7
 80154e4:	f7ff ff22 	bl	801532c <__multiply>
 80154e8:	4631      	mov	r1, r6
 80154ea:	4680      	mov	r8, r0
 80154ec:	4638      	mov	r0, r7
 80154ee:	f7ff fe53 	bl	8015198 <_Bfree>
 80154f2:	4646      	mov	r6, r8
 80154f4:	106d      	asrs	r5, r5, #1
 80154f6:	d00b      	beq.n	8015510 <__pow5mult+0xa0>
 80154f8:	6820      	ldr	r0, [r4, #0]
 80154fa:	b938      	cbnz	r0, 801550c <__pow5mult+0x9c>
 80154fc:	4622      	mov	r2, r4
 80154fe:	4621      	mov	r1, r4
 8015500:	4638      	mov	r0, r7
 8015502:	f7ff ff13 	bl	801532c <__multiply>
 8015506:	6020      	str	r0, [r4, #0]
 8015508:	f8c0 9000 	str.w	r9, [r0]
 801550c:	4604      	mov	r4, r0
 801550e:	e7e4      	b.n	80154da <__pow5mult+0x6a>
 8015510:	4630      	mov	r0, r6
 8015512:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015516:	bf00      	nop
 8015518:	0801637c 	.word	0x0801637c
 801551c:	08016249 	.word	0x08016249
 8015520:	080162c9 	.word	0x080162c9

08015524 <__lshift>:
 8015524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015528:	460c      	mov	r4, r1
 801552a:	6849      	ldr	r1, [r1, #4]
 801552c:	6923      	ldr	r3, [r4, #16]
 801552e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8015532:	68a3      	ldr	r3, [r4, #8]
 8015534:	4607      	mov	r7, r0
 8015536:	4691      	mov	r9, r2
 8015538:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801553c:	f108 0601 	add.w	r6, r8, #1
 8015540:	42b3      	cmp	r3, r6
 8015542:	db0b      	blt.n	801555c <__lshift+0x38>
 8015544:	4638      	mov	r0, r7
 8015546:	f7ff fde7 	bl	8015118 <_Balloc>
 801554a:	4605      	mov	r5, r0
 801554c:	b948      	cbnz	r0, 8015562 <__lshift+0x3e>
 801554e:	4602      	mov	r2, r0
 8015550:	4b28      	ldr	r3, [pc, #160]	@ (80155f4 <__lshift+0xd0>)
 8015552:	4829      	ldr	r0, [pc, #164]	@ (80155f8 <__lshift+0xd4>)
 8015554:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8015558:	f000 fa14 	bl	8015984 <__assert_func>
 801555c:	3101      	adds	r1, #1
 801555e:	005b      	lsls	r3, r3, #1
 8015560:	e7ee      	b.n	8015540 <__lshift+0x1c>
 8015562:	2300      	movs	r3, #0
 8015564:	f100 0114 	add.w	r1, r0, #20
 8015568:	f100 0210 	add.w	r2, r0, #16
 801556c:	4618      	mov	r0, r3
 801556e:	4553      	cmp	r3, sl
 8015570:	db33      	blt.n	80155da <__lshift+0xb6>
 8015572:	6920      	ldr	r0, [r4, #16]
 8015574:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015578:	f104 0314 	add.w	r3, r4, #20
 801557c:	f019 091f 	ands.w	r9, r9, #31
 8015580:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015584:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015588:	d02b      	beq.n	80155e2 <__lshift+0xbe>
 801558a:	f1c9 0e20 	rsb	lr, r9, #32
 801558e:	468a      	mov	sl, r1
 8015590:	2200      	movs	r2, #0
 8015592:	6818      	ldr	r0, [r3, #0]
 8015594:	fa00 f009 	lsl.w	r0, r0, r9
 8015598:	4310      	orrs	r0, r2
 801559a:	f84a 0b04 	str.w	r0, [sl], #4
 801559e:	f853 2b04 	ldr.w	r2, [r3], #4
 80155a2:	459c      	cmp	ip, r3
 80155a4:	fa22 f20e 	lsr.w	r2, r2, lr
 80155a8:	d8f3      	bhi.n	8015592 <__lshift+0x6e>
 80155aa:	ebac 0304 	sub.w	r3, ip, r4
 80155ae:	3b15      	subs	r3, #21
 80155b0:	f023 0303 	bic.w	r3, r3, #3
 80155b4:	3304      	adds	r3, #4
 80155b6:	f104 0015 	add.w	r0, r4, #21
 80155ba:	4560      	cmp	r0, ip
 80155bc:	bf88      	it	hi
 80155be:	2304      	movhi	r3, #4
 80155c0:	50ca      	str	r2, [r1, r3]
 80155c2:	b10a      	cbz	r2, 80155c8 <__lshift+0xa4>
 80155c4:	f108 0602 	add.w	r6, r8, #2
 80155c8:	3e01      	subs	r6, #1
 80155ca:	4638      	mov	r0, r7
 80155cc:	612e      	str	r6, [r5, #16]
 80155ce:	4621      	mov	r1, r4
 80155d0:	f7ff fde2 	bl	8015198 <_Bfree>
 80155d4:	4628      	mov	r0, r5
 80155d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80155da:	f842 0f04 	str.w	r0, [r2, #4]!
 80155de:	3301      	adds	r3, #1
 80155e0:	e7c5      	b.n	801556e <__lshift+0x4a>
 80155e2:	3904      	subs	r1, #4
 80155e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80155e8:	f841 2f04 	str.w	r2, [r1, #4]!
 80155ec:	459c      	cmp	ip, r3
 80155ee:	d8f9      	bhi.n	80155e4 <__lshift+0xc0>
 80155f0:	e7ea      	b.n	80155c8 <__lshift+0xa4>
 80155f2:	bf00      	nop
 80155f4:	080162b8 	.word	0x080162b8
 80155f8:	080162c9 	.word	0x080162c9

080155fc <__mcmp>:
 80155fc:	690a      	ldr	r2, [r1, #16]
 80155fe:	4603      	mov	r3, r0
 8015600:	6900      	ldr	r0, [r0, #16]
 8015602:	1a80      	subs	r0, r0, r2
 8015604:	b530      	push	{r4, r5, lr}
 8015606:	d10e      	bne.n	8015626 <__mcmp+0x2a>
 8015608:	3314      	adds	r3, #20
 801560a:	3114      	adds	r1, #20
 801560c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8015610:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8015614:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015618:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801561c:	4295      	cmp	r5, r2
 801561e:	d003      	beq.n	8015628 <__mcmp+0x2c>
 8015620:	d205      	bcs.n	801562e <__mcmp+0x32>
 8015622:	f04f 30ff 	mov.w	r0, #4294967295
 8015626:	bd30      	pop	{r4, r5, pc}
 8015628:	42a3      	cmp	r3, r4
 801562a:	d3f3      	bcc.n	8015614 <__mcmp+0x18>
 801562c:	e7fb      	b.n	8015626 <__mcmp+0x2a>
 801562e:	2001      	movs	r0, #1
 8015630:	e7f9      	b.n	8015626 <__mcmp+0x2a>
	...

08015634 <__mdiff>:
 8015634:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015638:	4689      	mov	r9, r1
 801563a:	4606      	mov	r6, r0
 801563c:	4611      	mov	r1, r2
 801563e:	4648      	mov	r0, r9
 8015640:	4614      	mov	r4, r2
 8015642:	f7ff ffdb 	bl	80155fc <__mcmp>
 8015646:	1e05      	subs	r5, r0, #0
 8015648:	d112      	bne.n	8015670 <__mdiff+0x3c>
 801564a:	4629      	mov	r1, r5
 801564c:	4630      	mov	r0, r6
 801564e:	f7ff fd63 	bl	8015118 <_Balloc>
 8015652:	4602      	mov	r2, r0
 8015654:	b928      	cbnz	r0, 8015662 <__mdiff+0x2e>
 8015656:	4b3f      	ldr	r3, [pc, #252]	@ (8015754 <__mdiff+0x120>)
 8015658:	f240 2137 	movw	r1, #567	@ 0x237
 801565c:	483e      	ldr	r0, [pc, #248]	@ (8015758 <__mdiff+0x124>)
 801565e:	f000 f991 	bl	8015984 <__assert_func>
 8015662:	2301      	movs	r3, #1
 8015664:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8015668:	4610      	mov	r0, r2
 801566a:	b003      	add	sp, #12
 801566c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015670:	bfbc      	itt	lt
 8015672:	464b      	movlt	r3, r9
 8015674:	46a1      	movlt	r9, r4
 8015676:	4630      	mov	r0, r6
 8015678:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801567c:	bfba      	itte	lt
 801567e:	461c      	movlt	r4, r3
 8015680:	2501      	movlt	r5, #1
 8015682:	2500      	movge	r5, #0
 8015684:	f7ff fd48 	bl	8015118 <_Balloc>
 8015688:	4602      	mov	r2, r0
 801568a:	b918      	cbnz	r0, 8015694 <__mdiff+0x60>
 801568c:	4b31      	ldr	r3, [pc, #196]	@ (8015754 <__mdiff+0x120>)
 801568e:	f240 2145 	movw	r1, #581	@ 0x245
 8015692:	e7e3      	b.n	801565c <__mdiff+0x28>
 8015694:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8015698:	6926      	ldr	r6, [r4, #16]
 801569a:	60c5      	str	r5, [r0, #12]
 801569c:	f109 0310 	add.w	r3, r9, #16
 80156a0:	f109 0514 	add.w	r5, r9, #20
 80156a4:	f104 0e14 	add.w	lr, r4, #20
 80156a8:	f100 0b14 	add.w	fp, r0, #20
 80156ac:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80156b0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80156b4:	9301      	str	r3, [sp, #4]
 80156b6:	46d9      	mov	r9, fp
 80156b8:	f04f 0c00 	mov.w	ip, #0
 80156bc:	9b01      	ldr	r3, [sp, #4]
 80156be:	f85e 0b04 	ldr.w	r0, [lr], #4
 80156c2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80156c6:	9301      	str	r3, [sp, #4]
 80156c8:	fa1f f38a 	uxth.w	r3, sl
 80156cc:	4619      	mov	r1, r3
 80156ce:	b283      	uxth	r3, r0
 80156d0:	1acb      	subs	r3, r1, r3
 80156d2:	0c00      	lsrs	r0, r0, #16
 80156d4:	4463      	add	r3, ip
 80156d6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80156da:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80156de:	b29b      	uxth	r3, r3
 80156e0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80156e4:	4576      	cmp	r6, lr
 80156e6:	f849 3b04 	str.w	r3, [r9], #4
 80156ea:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80156ee:	d8e5      	bhi.n	80156bc <__mdiff+0x88>
 80156f0:	1b33      	subs	r3, r6, r4
 80156f2:	3b15      	subs	r3, #21
 80156f4:	f023 0303 	bic.w	r3, r3, #3
 80156f8:	3415      	adds	r4, #21
 80156fa:	3304      	adds	r3, #4
 80156fc:	42a6      	cmp	r6, r4
 80156fe:	bf38      	it	cc
 8015700:	2304      	movcc	r3, #4
 8015702:	441d      	add	r5, r3
 8015704:	445b      	add	r3, fp
 8015706:	461e      	mov	r6, r3
 8015708:	462c      	mov	r4, r5
 801570a:	4544      	cmp	r4, r8
 801570c:	d30e      	bcc.n	801572c <__mdiff+0xf8>
 801570e:	f108 0103 	add.w	r1, r8, #3
 8015712:	1b49      	subs	r1, r1, r5
 8015714:	f021 0103 	bic.w	r1, r1, #3
 8015718:	3d03      	subs	r5, #3
 801571a:	45a8      	cmp	r8, r5
 801571c:	bf38      	it	cc
 801571e:	2100      	movcc	r1, #0
 8015720:	440b      	add	r3, r1
 8015722:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015726:	b191      	cbz	r1, 801574e <__mdiff+0x11a>
 8015728:	6117      	str	r7, [r2, #16]
 801572a:	e79d      	b.n	8015668 <__mdiff+0x34>
 801572c:	f854 1b04 	ldr.w	r1, [r4], #4
 8015730:	46e6      	mov	lr, ip
 8015732:	0c08      	lsrs	r0, r1, #16
 8015734:	fa1c fc81 	uxtah	ip, ip, r1
 8015738:	4471      	add	r1, lr
 801573a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801573e:	b289      	uxth	r1, r1
 8015740:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8015744:	f846 1b04 	str.w	r1, [r6], #4
 8015748:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801574c:	e7dd      	b.n	801570a <__mdiff+0xd6>
 801574e:	3f01      	subs	r7, #1
 8015750:	e7e7      	b.n	8015722 <__mdiff+0xee>
 8015752:	bf00      	nop
 8015754:	080162b8 	.word	0x080162b8
 8015758:	080162c9 	.word	0x080162c9

0801575c <__d2b>:
 801575c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015760:	460f      	mov	r7, r1
 8015762:	2101      	movs	r1, #1
 8015764:	ec59 8b10 	vmov	r8, r9, d0
 8015768:	4616      	mov	r6, r2
 801576a:	f7ff fcd5 	bl	8015118 <_Balloc>
 801576e:	4604      	mov	r4, r0
 8015770:	b930      	cbnz	r0, 8015780 <__d2b+0x24>
 8015772:	4602      	mov	r2, r0
 8015774:	4b23      	ldr	r3, [pc, #140]	@ (8015804 <__d2b+0xa8>)
 8015776:	4824      	ldr	r0, [pc, #144]	@ (8015808 <__d2b+0xac>)
 8015778:	f240 310f 	movw	r1, #783	@ 0x30f
 801577c:	f000 f902 	bl	8015984 <__assert_func>
 8015780:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8015784:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015788:	b10d      	cbz	r5, 801578e <__d2b+0x32>
 801578a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801578e:	9301      	str	r3, [sp, #4]
 8015790:	f1b8 0300 	subs.w	r3, r8, #0
 8015794:	d023      	beq.n	80157de <__d2b+0x82>
 8015796:	4668      	mov	r0, sp
 8015798:	9300      	str	r3, [sp, #0]
 801579a:	f7ff fd84 	bl	80152a6 <__lo0bits>
 801579e:	e9dd 1200 	ldrd	r1, r2, [sp]
 80157a2:	b1d0      	cbz	r0, 80157da <__d2b+0x7e>
 80157a4:	f1c0 0320 	rsb	r3, r0, #32
 80157a8:	fa02 f303 	lsl.w	r3, r2, r3
 80157ac:	430b      	orrs	r3, r1
 80157ae:	40c2      	lsrs	r2, r0
 80157b0:	6163      	str	r3, [r4, #20]
 80157b2:	9201      	str	r2, [sp, #4]
 80157b4:	9b01      	ldr	r3, [sp, #4]
 80157b6:	61a3      	str	r3, [r4, #24]
 80157b8:	2b00      	cmp	r3, #0
 80157ba:	bf0c      	ite	eq
 80157bc:	2201      	moveq	r2, #1
 80157be:	2202      	movne	r2, #2
 80157c0:	6122      	str	r2, [r4, #16]
 80157c2:	b1a5      	cbz	r5, 80157ee <__d2b+0x92>
 80157c4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80157c8:	4405      	add	r5, r0
 80157ca:	603d      	str	r5, [r7, #0]
 80157cc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80157d0:	6030      	str	r0, [r6, #0]
 80157d2:	4620      	mov	r0, r4
 80157d4:	b003      	add	sp, #12
 80157d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80157da:	6161      	str	r1, [r4, #20]
 80157dc:	e7ea      	b.n	80157b4 <__d2b+0x58>
 80157de:	a801      	add	r0, sp, #4
 80157e0:	f7ff fd61 	bl	80152a6 <__lo0bits>
 80157e4:	9b01      	ldr	r3, [sp, #4]
 80157e6:	6163      	str	r3, [r4, #20]
 80157e8:	3020      	adds	r0, #32
 80157ea:	2201      	movs	r2, #1
 80157ec:	e7e8      	b.n	80157c0 <__d2b+0x64>
 80157ee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80157f2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80157f6:	6038      	str	r0, [r7, #0]
 80157f8:	6918      	ldr	r0, [r3, #16]
 80157fa:	f7ff fd35 	bl	8015268 <__hi0bits>
 80157fe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015802:	e7e5      	b.n	80157d0 <__d2b+0x74>
 8015804:	080162b8 	.word	0x080162b8
 8015808:	080162c9 	.word	0x080162c9

0801580c <__sflush_r>:
 801580c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015810:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015814:	0716      	lsls	r6, r2, #28
 8015816:	4605      	mov	r5, r0
 8015818:	460c      	mov	r4, r1
 801581a:	d454      	bmi.n	80158c6 <__sflush_r+0xba>
 801581c:	684b      	ldr	r3, [r1, #4]
 801581e:	2b00      	cmp	r3, #0
 8015820:	dc02      	bgt.n	8015828 <__sflush_r+0x1c>
 8015822:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8015824:	2b00      	cmp	r3, #0
 8015826:	dd48      	ble.n	80158ba <__sflush_r+0xae>
 8015828:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801582a:	2e00      	cmp	r6, #0
 801582c:	d045      	beq.n	80158ba <__sflush_r+0xae>
 801582e:	2300      	movs	r3, #0
 8015830:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8015834:	682f      	ldr	r7, [r5, #0]
 8015836:	6a21      	ldr	r1, [r4, #32]
 8015838:	602b      	str	r3, [r5, #0]
 801583a:	d030      	beq.n	801589e <__sflush_r+0x92>
 801583c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801583e:	89a3      	ldrh	r3, [r4, #12]
 8015840:	0759      	lsls	r1, r3, #29
 8015842:	d505      	bpl.n	8015850 <__sflush_r+0x44>
 8015844:	6863      	ldr	r3, [r4, #4]
 8015846:	1ad2      	subs	r2, r2, r3
 8015848:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801584a:	b10b      	cbz	r3, 8015850 <__sflush_r+0x44>
 801584c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801584e:	1ad2      	subs	r2, r2, r3
 8015850:	2300      	movs	r3, #0
 8015852:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015854:	6a21      	ldr	r1, [r4, #32]
 8015856:	4628      	mov	r0, r5
 8015858:	47b0      	blx	r6
 801585a:	1c43      	adds	r3, r0, #1
 801585c:	89a3      	ldrh	r3, [r4, #12]
 801585e:	d106      	bne.n	801586e <__sflush_r+0x62>
 8015860:	6829      	ldr	r1, [r5, #0]
 8015862:	291d      	cmp	r1, #29
 8015864:	d82b      	bhi.n	80158be <__sflush_r+0xb2>
 8015866:	4a2a      	ldr	r2, [pc, #168]	@ (8015910 <__sflush_r+0x104>)
 8015868:	40ca      	lsrs	r2, r1
 801586a:	07d6      	lsls	r6, r2, #31
 801586c:	d527      	bpl.n	80158be <__sflush_r+0xb2>
 801586e:	2200      	movs	r2, #0
 8015870:	6062      	str	r2, [r4, #4]
 8015872:	04d9      	lsls	r1, r3, #19
 8015874:	6922      	ldr	r2, [r4, #16]
 8015876:	6022      	str	r2, [r4, #0]
 8015878:	d504      	bpl.n	8015884 <__sflush_r+0x78>
 801587a:	1c42      	adds	r2, r0, #1
 801587c:	d101      	bne.n	8015882 <__sflush_r+0x76>
 801587e:	682b      	ldr	r3, [r5, #0]
 8015880:	b903      	cbnz	r3, 8015884 <__sflush_r+0x78>
 8015882:	6560      	str	r0, [r4, #84]	@ 0x54
 8015884:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015886:	602f      	str	r7, [r5, #0]
 8015888:	b1b9      	cbz	r1, 80158ba <__sflush_r+0xae>
 801588a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801588e:	4299      	cmp	r1, r3
 8015890:	d002      	beq.n	8015898 <__sflush_r+0x8c>
 8015892:	4628      	mov	r0, r5
 8015894:	f7ff fb40 	bl	8014f18 <_free_r>
 8015898:	2300      	movs	r3, #0
 801589a:	6363      	str	r3, [r4, #52]	@ 0x34
 801589c:	e00d      	b.n	80158ba <__sflush_r+0xae>
 801589e:	2301      	movs	r3, #1
 80158a0:	4628      	mov	r0, r5
 80158a2:	47b0      	blx	r6
 80158a4:	4602      	mov	r2, r0
 80158a6:	1c50      	adds	r0, r2, #1
 80158a8:	d1c9      	bne.n	801583e <__sflush_r+0x32>
 80158aa:	682b      	ldr	r3, [r5, #0]
 80158ac:	2b00      	cmp	r3, #0
 80158ae:	d0c6      	beq.n	801583e <__sflush_r+0x32>
 80158b0:	2b1d      	cmp	r3, #29
 80158b2:	d001      	beq.n	80158b8 <__sflush_r+0xac>
 80158b4:	2b16      	cmp	r3, #22
 80158b6:	d11e      	bne.n	80158f6 <__sflush_r+0xea>
 80158b8:	602f      	str	r7, [r5, #0]
 80158ba:	2000      	movs	r0, #0
 80158bc:	e022      	b.n	8015904 <__sflush_r+0xf8>
 80158be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80158c2:	b21b      	sxth	r3, r3
 80158c4:	e01b      	b.n	80158fe <__sflush_r+0xf2>
 80158c6:	690f      	ldr	r7, [r1, #16]
 80158c8:	2f00      	cmp	r7, #0
 80158ca:	d0f6      	beq.n	80158ba <__sflush_r+0xae>
 80158cc:	0793      	lsls	r3, r2, #30
 80158ce:	680e      	ldr	r6, [r1, #0]
 80158d0:	bf08      	it	eq
 80158d2:	694b      	ldreq	r3, [r1, #20]
 80158d4:	600f      	str	r7, [r1, #0]
 80158d6:	bf18      	it	ne
 80158d8:	2300      	movne	r3, #0
 80158da:	eba6 0807 	sub.w	r8, r6, r7
 80158de:	608b      	str	r3, [r1, #8]
 80158e0:	f1b8 0f00 	cmp.w	r8, #0
 80158e4:	dde9      	ble.n	80158ba <__sflush_r+0xae>
 80158e6:	6a21      	ldr	r1, [r4, #32]
 80158e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80158ea:	4643      	mov	r3, r8
 80158ec:	463a      	mov	r2, r7
 80158ee:	4628      	mov	r0, r5
 80158f0:	47b0      	blx	r6
 80158f2:	2800      	cmp	r0, #0
 80158f4:	dc08      	bgt.n	8015908 <__sflush_r+0xfc>
 80158f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80158fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80158fe:	81a3      	strh	r3, [r4, #12]
 8015900:	f04f 30ff 	mov.w	r0, #4294967295
 8015904:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015908:	4407      	add	r7, r0
 801590a:	eba8 0800 	sub.w	r8, r8, r0
 801590e:	e7e7      	b.n	80158e0 <__sflush_r+0xd4>
 8015910:	20400001 	.word	0x20400001

08015914 <_fflush_r>:
 8015914:	b538      	push	{r3, r4, r5, lr}
 8015916:	690b      	ldr	r3, [r1, #16]
 8015918:	4605      	mov	r5, r0
 801591a:	460c      	mov	r4, r1
 801591c:	b913      	cbnz	r3, 8015924 <_fflush_r+0x10>
 801591e:	2500      	movs	r5, #0
 8015920:	4628      	mov	r0, r5
 8015922:	bd38      	pop	{r3, r4, r5, pc}
 8015924:	b118      	cbz	r0, 801592e <_fflush_r+0x1a>
 8015926:	6a03      	ldr	r3, [r0, #32]
 8015928:	b90b      	cbnz	r3, 801592e <_fflush_r+0x1a>
 801592a:	f7fe fb37 	bl	8013f9c <__sinit>
 801592e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015932:	2b00      	cmp	r3, #0
 8015934:	d0f3      	beq.n	801591e <_fflush_r+0xa>
 8015936:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8015938:	07d0      	lsls	r0, r2, #31
 801593a:	d404      	bmi.n	8015946 <_fflush_r+0x32>
 801593c:	0599      	lsls	r1, r3, #22
 801593e:	d402      	bmi.n	8015946 <_fflush_r+0x32>
 8015940:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015942:	f7fe fc80 	bl	8014246 <__retarget_lock_acquire_recursive>
 8015946:	4628      	mov	r0, r5
 8015948:	4621      	mov	r1, r4
 801594a:	f7ff ff5f 	bl	801580c <__sflush_r>
 801594e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015950:	07da      	lsls	r2, r3, #31
 8015952:	4605      	mov	r5, r0
 8015954:	d4e4      	bmi.n	8015920 <_fflush_r+0xc>
 8015956:	89a3      	ldrh	r3, [r4, #12]
 8015958:	059b      	lsls	r3, r3, #22
 801595a:	d4e1      	bmi.n	8015920 <_fflush_r+0xc>
 801595c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801595e:	f7fe fc73 	bl	8014248 <__retarget_lock_release_recursive>
 8015962:	e7dd      	b.n	8015920 <_fflush_r+0xc>

08015964 <_sbrk_r>:
 8015964:	b538      	push	{r3, r4, r5, lr}
 8015966:	4d06      	ldr	r5, [pc, #24]	@ (8015980 <_sbrk_r+0x1c>)
 8015968:	2300      	movs	r3, #0
 801596a:	4604      	mov	r4, r0
 801596c:	4608      	mov	r0, r1
 801596e:	602b      	str	r3, [r5, #0]
 8015970:	f7f3 fafa 	bl	8008f68 <_sbrk>
 8015974:	1c43      	adds	r3, r0, #1
 8015976:	d102      	bne.n	801597e <_sbrk_r+0x1a>
 8015978:	682b      	ldr	r3, [r5, #0]
 801597a:	b103      	cbz	r3, 801597e <_sbrk_r+0x1a>
 801597c:	6023      	str	r3, [r4, #0]
 801597e:	bd38      	pop	{r3, r4, r5, pc}
 8015980:	20006bf0 	.word	0x20006bf0

08015984 <__assert_func>:
 8015984:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015986:	4614      	mov	r4, r2
 8015988:	461a      	mov	r2, r3
 801598a:	4b09      	ldr	r3, [pc, #36]	@ (80159b0 <__assert_func+0x2c>)
 801598c:	681b      	ldr	r3, [r3, #0]
 801598e:	4605      	mov	r5, r0
 8015990:	68d8      	ldr	r0, [r3, #12]
 8015992:	b14c      	cbz	r4, 80159a8 <__assert_func+0x24>
 8015994:	4b07      	ldr	r3, [pc, #28]	@ (80159b4 <__assert_func+0x30>)
 8015996:	9100      	str	r1, [sp, #0]
 8015998:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801599c:	4906      	ldr	r1, [pc, #24]	@ (80159b8 <__assert_func+0x34>)
 801599e:	462b      	mov	r3, r5
 80159a0:	f000 f842 	bl	8015a28 <fiprintf>
 80159a4:	f000 f852 	bl	8015a4c <abort>
 80159a8:	4b04      	ldr	r3, [pc, #16]	@ (80159bc <__assert_func+0x38>)
 80159aa:	461c      	mov	r4, r3
 80159ac:	e7f3      	b.n	8015996 <__assert_func+0x12>
 80159ae:	bf00      	nop
 80159b0:	20000020 	.word	0x20000020
 80159b4:	0801632c 	.word	0x0801632c
 80159b8:	08016339 	.word	0x08016339
 80159bc:	08016367 	.word	0x08016367

080159c0 <_calloc_r>:
 80159c0:	b570      	push	{r4, r5, r6, lr}
 80159c2:	fba1 5402 	umull	r5, r4, r1, r2
 80159c6:	b934      	cbnz	r4, 80159d6 <_calloc_r+0x16>
 80159c8:	4629      	mov	r1, r5
 80159ca:	f7ff fb19 	bl	8015000 <_malloc_r>
 80159ce:	4606      	mov	r6, r0
 80159d0:	b928      	cbnz	r0, 80159de <_calloc_r+0x1e>
 80159d2:	4630      	mov	r0, r6
 80159d4:	bd70      	pop	{r4, r5, r6, pc}
 80159d6:	220c      	movs	r2, #12
 80159d8:	6002      	str	r2, [r0, #0]
 80159da:	2600      	movs	r6, #0
 80159dc:	e7f9      	b.n	80159d2 <_calloc_r+0x12>
 80159de:	462a      	mov	r2, r5
 80159e0:	4621      	mov	r1, r4
 80159e2:	f7fe fb54 	bl	801408e <memset>
 80159e6:	e7f4      	b.n	80159d2 <_calloc_r+0x12>

080159e8 <__ascii_mbtowc>:
 80159e8:	b082      	sub	sp, #8
 80159ea:	b901      	cbnz	r1, 80159ee <__ascii_mbtowc+0x6>
 80159ec:	a901      	add	r1, sp, #4
 80159ee:	b142      	cbz	r2, 8015a02 <__ascii_mbtowc+0x1a>
 80159f0:	b14b      	cbz	r3, 8015a06 <__ascii_mbtowc+0x1e>
 80159f2:	7813      	ldrb	r3, [r2, #0]
 80159f4:	600b      	str	r3, [r1, #0]
 80159f6:	7812      	ldrb	r2, [r2, #0]
 80159f8:	1e10      	subs	r0, r2, #0
 80159fa:	bf18      	it	ne
 80159fc:	2001      	movne	r0, #1
 80159fe:	b002      	add	sp, #8
 8015a00:	4770      	bx	lr
 8015a02:	4610      	mov	r0, r2
 8015a04:	e7fb      	b.n	80159fe <__ascii_mbtowc+0x16>
 8015a06:	f06f 0001 	mvn.w	r0, #1
 8015a0a:	e7f8      	b.n	80159fe <__ascii_mbtowc+0x16>

08015a0c <__ascii_wctomb>:
 8015a0c:	4603      	mov	r3, r0
 8015a0e:	4608      	mov	r0, r1
 8015a10:	b141      	cbz	r1, 8015a24 <__ascii_wctomb+0x18>
 8015a12:	2aff      	cmp	r2, #255	@ 0xff
 8015a14:	d904      	bls.n	8015a20 <__ascii_wctomb+0x14>
 8015a16:	228a      	movs	r2, #138	@ 0x8a
 8015a18:	601a      	str	r2, [r3, #0]
 8015a1a:	f04f 30ff 	mov.w	r0, #4294967295
 8015a1e:	4770      	bx	lr
 8015a20:	700a      	strb	r2, [r1, #0]
 8015a22:	2001      	movs	r0, #1
 8015a24:	4770      	bx	lr
	...

08015a28 <fiprintf>:
 8015a28:	b40e      	push	{r1, r2, r3}
 8015a2a:	b503      	push	{r0, r1, lr}
 8015a2c:	4601      	mov	r1, r0
 8015a2e:	ab03      	add	r3, sp, #12
 8015a30:	4805      	ldr	r0, [pc, #20]	@ (8015a48 <fiprintf+0x20>)
 8015a32:	f853 2b04 	ldr.w	r2, [r3], #4
 8015a36:	6800      	ldr	r0, [r0, #0]
 8015a38:	9301      	str	r3, [sp, #4]
 8015a3a:	f000 f837 	bl	8015aac <_vfiprintf_r>
 8015a3e:	b002      	add	sp, #8
 8015a40:	f85d eb04 	ldr.w	lr, [sp], #4
 8015a44:	b003      	add	sp, #12
 8015a46:	4770      	bx	lr
 8015a48:	20000020 	.word	0x20000020

08015a4c <abort>:
 8015a4c:	b508      	push	{r3, lr}
 8015a4e:	2006      	movs	r0, #6
 8015a50:	f000 fa00 	bl	8015e54 <raise>
 8015a54:	2001      	movs	r0, #1
 8015a56:	f7f3 fa0f 	bl	8008e78 <_exit>

08015a5a <__sfputc_r>:
 8015a5a:	6893      	ldr	r3, [r2, #8]
 8015a5c:	3b01      	subs	r3, #1
 8015a5e:	2b00      	cmp	r3, #0
 8015a60:	b410      	push	{r4}
 8015a62:	6093      	str	r3, [r2, #8]
 8015a64:	da08      	bge.n	8015a78 <__sfputc_r+0x1e>
 8015a66:	6994      	ldr	r4, [r2, #24]
 8015a68:	42a3      	cmp	r3, r4
 8015a6a:	db01      	blt.n	8015a70 <__sfputc_r+0x16>
 8015a6c:	290a      	cmp	r1, #10
 8015a6e:	d103      	bne.n	8015a78 <__sfputc_r+0x1e>
 8015a70:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015a74:	f000 b932 	b.w	8015cdc <__swbuf_r>
 8015a78:	6813      	ldr	r3, [r2, #0]
 8015a7a:	1c58      	adds	r0, r3, #1
 8015a7c:	6010      	str	r0, [r2, #0]
 8015a7e:	7019      	strb	r1, [r3, #0]
 8015a80:	4608      	mov	r0, r1
 8015a82:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015a86:	4770      	bx	lr

08015a88 <__sfputs_r>:
 8015a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015a8a:	4606      	mov	r6, r0
 8015a8c:	460f      	mov	r7, r1
 8015a8e:	4614      	mov	r4, r2
 8015a90:	18d5      	adds	r5, r2, r3
 8015a92:	42ac      	cmp	r4, r5
 8015a94:	d101      	bne.n	8015a9a <__sfputs_r+0x12>
 8015a96:	2000      	movs	r0, #0
 8015a98:	e007      	b.n	8015aaa <__sfputs_r+0x22>
 8015a9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015a9e:	463a      	mov	r2, r7
 8015aa0:	4630      	mov	r0, r6
 8015aa2:	f7ff ffda 	bl	8015a5a <__sfputc_r>
 8015aa6:	1c43      	adds	r3, r0, #1
 8015aa8:	d1f3      	bne.n	8015a92 <__sfputs_r+0xa>
 8015aaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08015aac <_vfiprintf_r>:
 8015aac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015ab0:	460d      	mov	r5, r1
 8015ab2:	b09d      	sub	sp, #116	@ 0x74
 8015ab4:	4614      	mov	r4, r2
 8015ab6:	4698      	mov	r8, r3
 8015ab8:	4606      	mov	r6, r0
 8015aba:	b118      	cbz	r0, 8015ac4 <_vfiprintf_r+0x18>
 8015abc:	6a03      	ldr	r3, [r0, #32]
 8015abe:	b90b      	cbnz	r3, 8015ac4 <_vfiprintf_r+0x18>
 8015ac0:	f7fe fa6c 	bl	8013f9c <__sinit>
 8015ac4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015ac6:	07d9      	lsls	r1, r3, #31
 8015ac8:	d405      	bmi.n	8015ad6 <_vfiprintf_r+0x2a>
 8015aca:	89ab      	ldrh	r3, [r5, #12]
 8015acc:	059a      	lsls	r2, r3, #22
 8015ace:	d402      	bmi.n	8015ad6 <_vfiprintf_r+0x2a>
 8015ad0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015ad2:	f7fe fbb8 	bl	8014246 <__retarget_lock_acquire_recursive>
 8015ad6:	89ab      	ldrh	r3, [r5, #12]
 8015ad8:	071b      	lsls	r3, r3, #28
 8015ada:	d501      	bpl.n	8015ae0 <_vfiprintf_r+0x34>
 8015adc:	692b      	ldr	r3, [r5, #16]
 8015ade:	b99b      	cbnz	r3, 8015b08 <_vfiprintf_r+0x5c>
 8015ae0:	4629      	mov	r1, r5
 8015ae2:	4630      	mov	r0, r6
 8015ae4:	f000 f938 	bl	8015d58 <__swsetup_r>
 8015ae8:	b170      	cbz	r0, 8015b08 <_vfiprintf_r+0x5c>
 8015aea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015aec:	07dc      	lsls	r4, r3, #31
 8015aee:	d504      	bpl.n	8015afa <_vfiprintf_r+0x4e>
 8015af0:	f04f 30ff 	mov.w	r0, #4294967295
 8015af4:	b01d      	add	sp, #116	@ 0x74
 8015af6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015afa:	89ab      	ldrh	r3, [r5, #12]
 8015afc:	0598      	lsls	r0, r3, #22
 8015afe:	d4f7      	bmi.n	8015af0 <_vfiprintf_r+0x44>
 8015b00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015b02:	f7fe fba1 	bl	8014248 <__retarget_lock_release_recursive>
 8015b06:	e7f3      	b.n	8015af0 <_vfiprintf_r+0x44>
 8015b08:	2300      	movs	r3, #0
 8015b0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8015b0c:	2320      	movs	r3, #32
 8015b0e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015b12:	f8cd 800c 	str.w	r8, [sp, #12]
 8015b16:	2330      	movs	r3, #48	@ 0x30
 8015b18:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8015cc8 <_vfiprintf_r+0x21c>
 8015b1c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015b20:	f04f 0901 	mov.w	r9, #1
 8015b24:	4623      	mov	r3, r4
 8015b26:	469a      	mov	sl, r3
 8015b28:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015b2c:	b10a      	cbz	r2, 8015b32 <_vfiprintf_r+0x86>
 8015b2e:	2a25      	cmp	r2, #37	@ 0x25
 8015b30:	d1f9      	bne.n	8015b26 <_vfiprintf_r+0x7a>
 8015b32:	ebba 0b04 	subs.w	fp, sl, r4
 8015b36:	d00b      	beq.n	8015b50 <_vfiprintf_r+0xa4>
 8015b38:	465b      	mov	r3, fp
 8015b3a:	4622      	mov	r2, r4
 8015b3c:	4629      	mov	r1, r5
 8015b3e:	4630      	mov	r0, r6
 8015b40:	f7ff ffa2 	bl	8015a88 <__sfputs_r>
 8015b44:	3001      	adds	r0, #1
 8015b46:	f000 80a7 	beq.w	8015c98 <_vfiprintf_r+0x1ec>
 8015b4a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015b4c:	445a      	add	r2, fp
 8015b4e:	9209      	str	r2, [sp, #36]	@ 0x24
 8015b50:	f89a 3000 	ldrb.w	r3, [sl]
 8015b54:	2b00      	cmp	r3, #0
 8015b56:	f000 809f 	beq.w	8015c98 <_vfiprintf_r+0x1ec>
 8015b5a:	2300      	movs	r3, #0
 8015b5c:	f04f 32ff 	mov.w	r2, #4294967295
 8015b60:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015b64:	f10a 0a01 	add.w	sl, sl, #1
 8015b68:	9304      	str	r3, [sp, #16]
 8015b6a:	9307      	str	r3, [sp, #28]
 8015b6c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015b70:	931a      	str	r3, [sp, #104]	@ 0x68
 8015b72:	4654      	mov	r4, sl
 8015b74:	2205      	movs	r2, #5
 8015b76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015b7a:	4853      	ldr	r0, [pc, #332]	@ (8015cc8 <_vfiprintf_r+0x21c>)
 8015b7c:	f7ea fb50 	bl	8000220 <memchr>
 8015b80:	9a04      	ldr	r2, [sp, #16]
 8015b82:	b9d8      	cbnz	r0, 8015bbc <_vfiprintf_r+0x110>
 8015b84:	06d1      	lsls	r1, r2, #27
 8015b86:	bf44      	itt	mi
 8015b88:	2320      	movmi	r3, #32
 8015b8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015b8e:	0713      	lsls	r3, r2, #28
 8015b90:	bf44      	itt	mi
 8015b92:	232b      	movmi	r3, #43	@ 0x2b
 8015b94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015b98:	f89a 3000 	ldrb.w	r3, [sl]
 8015b9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8015b9e:	d015      	beq.n	8015bcc <_vfiprintf_r+0x120>
 8015ba0:	9a07      	ldr	r2, [sp, #28]
 8015ba2:	4654      	mov	r4, sl
 8015ba4:	2000      	movs	r0, #0
 8015ba6:	f04f 0c0a 	mov.w	ip, #10
 8015baa:	4621      	mov	r1, r4
 8015bac:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015bb0:	3b30      	subs	r3, #48	@ 0x30
 8015bb2:	2b09      	cmp	r3, #9
 8015bb4:	d94b      	bls.n	8015c4e <_vfiprintf_r+0x1a2>
 8015bb6:	b1b0      	cbz	r0, 8015be6 <_vfiprintf_r+0x13a>
 8015bb8:	9207      	str	r2, [sp, #28]
 8015bba:	e014      	b.n	8015be6 <_vfiprintf_r+0x13a>
 8015bbc:	eba0 0308 	sub.w	r3, r0, r8
 8015bc0:	fa09 f303 	lsl.w	r3, r9, r3
 8015bc4:	4313      	orrs	r3, r2
 8015bc6:	9304      	str	r3, [sp, #16]
 8015bc8:	46a2      	mov	sl, r4
 8015bca:	e7d2      	b.n	8015b72 <_vfiprintf_r+0xc6>
 8015bcc:	9b03      	ldr	r3, [sp, #12]
 8015bce:	1d19      	adds	r1, r3, #4
 8015bd0:	681b      	ldr	r3, [r3, #0]
 8015bd2:	9103      	str	r1, [sp, #12]
 8015bd4:	2b00      	cmp	r3, #0
 8015bd6:	bfbb      	ittet	lt
 8015bd8:	425b      	neglt	r3, r3
 8015bda:	f042 0202 	orrlt.w	r2, r2, #2
 8015bde:	9307      	strge	r3, [sp, #28]
 8015be0:	9307      	strlt	r3, [sp, #28]
 8015be2:	bfb8      	it	lt
 8015be4:	9204      	strlt	r2, [sp, #16]
 8015be6:	7823      	ldrb	r3, [r4, #0]
 8015be8:	2b2e      	cmp	r3, #46	@ 0x2e
 8015bea:	d10a      	bne.n	8015c02 <_vfiprintf_r+0x156>
 8015bec:	7863      	ldrb	r3, [r4, #1]
 8015bee:	2b2a      	cmp	r3, #42	@ 0x2a
 8015bf0:	d132      	bne.n	8015c58 <_vfiprintf_r+0x1ac>
 8015bf2:	9b03      	ldr	r3, [sp, #12]
 8015bf4:	1d1a      	adds	r2, r3, #4
 8015bf6:	681b      	ldr	r3, [r3, #0]
 8015bf8:	9203      	str	r2, [sp, #12]
 8015bfa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015bfe:	3402      	adds	r4, #2
 8015c00:	9305      	str	r3, [sp, #20]
 8015c02:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015cd8 <_vfiprintf_r+0x22c>
 8015c06:	7821      	ldrb	r1, [r4, #0]
 8015c08:	2203      	movs	r2, #3
 8015c0a:	4650      	mov	r0, sl
 8015c0c:	f7ea fb08 	bl	8000220 <memchr>
 8015c10:	b138      	cbz	r0, 8015c22 <_vfiprintf_r+0x176>
 8015c12:	9b04      	ldr	r3, [sp, #16]
 8015c14:	eba0 000a 	sub.w	r0, r0, sl
 8015c18:	2240      	movs	r2, #64	@ 0x40
 8015c1a:	4082      	lsls	r2, r0
 8015c1c:	4313      	orrs	r3, r2
 8015c1e:	3401      	adds	r4, #1
 8015c20:	9304      	str	r3, [sp, #16]
 8015c22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015c26:	4829      	ldr	r0, [pc, #164]	@ (8015ccc <_vfiprintf_r+0x220>)
 8015c28:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015c2c:	2206      	movs	r2, #6
 8015c2e:	f7ea faf7 	bl	8000220 <memchr>
 8015c32:	2800      	cmp	r0, #0
 8015c34:	d03f      	beq.n	8015cb6 <_vfiprintf_r+0x20a>
 8015c36:	4b26      	ldr	r3, [pc, #152]	@ (8015cd0 <_vfiprintf_r+0x224>)
 8015c38:	bb1b      	cbnz	r3, 8015c82 <_vfiprintf_r+0x1d6>
 8015c3a:	9b03      	ldr	r3, [sp, #12]
 8015c3c:	3307      	adds	r3, #7
 8015c3e:	f023 0307 	bic.w	r3, r3, #7
 8015c42:	3308      	adds	r3, #8
 8015c44:	9303      	str	r3, [sp, #12]
 8015c46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015c48:	443b      	add	r3, r7
 8015c4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8015c4c:	e76a      	b.n	8015b24 <_vfiprintf_r+0x78>
 8015c4e:	fb0c 3202 	mla	r2, ip, r2, r3
 8015c52:	460c      	mov	r4, r1
 8015c54:	2001      	movs	r0, #1
 8015c56:	e7a8      	b.n	8015baa <_vfiprintf_r+0xfe>
 8015c58:	2300      	movs	r3, #0
 8015c5a:	3401      	adds	r4, #1
 8015c5c:	9305      	str	r3, [sp, #20]
 8015c5e:	4619      	mov	r1, r3
 8015c60:	f04f 0c0a 	mov.w	ip, #10
 8015c64:	4620      	mov	r0, r4
 8015c66:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015c6a:	3a30      	subs	r2, #48	@ 0x30
 8015c6c:	2a09      	cmp	r2, #9
 8015c6e:	d903      	bls.n	8015c78 <_vfiprintf_r+0x1cc>
 8015c70:	2b00      	cmp	r3, #0
 8015c72:	d0c6      	beq.n	8015c02 <_vfiprintf_r+0x156>
 8015c74:	9105      	str	r1, [sp, #20]
 8015c76:	e7c4      	b.n	8015c02 <_vfiprintf_r+0x156>
 8015c78:	fb0c 2101 	mla	r1, ip, r1, r2
 8015c7c:	4604      	mov	r4, r0
 8015c7e:	2301      	movs	r3, #1
 8015c80:	e7f0      	b.n	8015c64 <_vfiprintf_r+0x1b8>
 8015c82:	ab03      	add	r3, sp, #12
 8015c84:	9300      	str	r3, [sp, #0]
 8015c86:	462a      	mov	r2, r5
 8015c88:	4b12      	ldr	r3, [pc, #72]	@ (8015cd4 <_vfiprintf_r+0x228>)
 8015c8a:	a904      	add	r1, sp, #16
 8015c8c:	4630      	mov	r0, r6
 8015c8e:	f7fd fd43 	bl	8013718 <_printf_float>
 8015c92:	4607      	mov	r7, r0
 8015c94:	1c78      	adds	r0, r7, #1
 8015c96:	d1d6      	bne.n	8015c46 <_vfiprintf_r+0x19a>
 8015c98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015c9a:	07d9      	lsls	r1, r3, #31
 8015c9c:	d405      	bmi.n	8015caa <_vfiprintf_r+0x1fe>
 8015c9e:	89ab      	ldrh	r3, [r5, #12]
 8015ca0:	059a      	lsls	r2, r3, #22
 8015ca2:	d402      	bmi.n	8015caa <_vfiprintf_r+0x1fe>
 8015ca4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015ca6:	f7fe facf 	bl	8014248 <__retarget_lock_release_recursive>
 8015caa:	89ab      	ldrh	r3, [r5, #12]
 8015cac:	065b      	lsls	r3, r3, #25
 8015cae:	f53f af1f 	bmi.w	8015af0 <_vfiprintf_r+0x44>
 8015cb2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015cb4:	e71e      	b.n	8015af4 <_vfiprintf_r+0x48>
 8015cb6:	ab03      	add	r3, sp, #12
 8015cb8:	9300      	str	r3, [sp, #0]
 8015cba:	462a      	mov	r2, r5
 8015cbc:	4b05      	ldr	r3, [pc, #20]	@ (8015cd4 <_vfiprintf_r+0x228>)
 8015cbe:	a904      	add	r1, sp, #16
 8015cc0:	4630      	mov	r0, r6
 8015cc2:	f7fd ffc1 	bl	8013c48 <_printf_i>
 8015cc6:	e7e4      	b.n	8015c92 <_vfiprintf_r+0x1e6>
 8015cc8:	08016368 	.word	0x08016368
 8015ccc:	08016372 	.word	0x08016372
 8015cd0:	08013719 	.word	0x08013719
 8015cd4:	08015a89 	.word	0x08015a89
 8015cd8:	0801636e 	.word	0x0801636e

08015cdc <__swbuf_r>:
 8015cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015cde:	460e      	mov	r6, r1
 8015ce0:	4614      	mov	r4, r2
 8015ce2:	4605      	mov	r5, r0
 8015ce4:	b118      	cbz	r0, 8015cee <__swbuf_r+0x12>
 8015ce6:	6a03      	ldr	r3, [r0, #32]
 8015ce8:	b90b      	cbnz	r3, 8015cee <__swbuf_r+0x12>
 8015cea:	f7fe f957 	bl	8013f9c <__sinit>
 8015cee:	69a3      	ldr	r3, [r4, #24]
 8015cf0:	60a3      	str	r3, [r4, #8]
 8015cf2:	89a3      	ldrh	r3, [r4, #12]
 8015cf4:	071a      	lsls	r2, r3, #28
 8015cf6:	d501      	bpl.n	8015cfc <__swbuf_r+0x20>
 8015cf8:	6923      	ldr	r3, [r4, #16]
 8015cfa:	b943      	cbnz	r3, 8015d0e <__swbuf_r+0x32>
 8015cfc:	4621      	mov	r1, r4
 8015cfe:	4628      	mov	r0, r5
 8015d00:	f000 f82a 	bl	8015d58 <__swsetup_r>
 8015d04:	b118      	cbz	r0, 8015d0e <__swbuf_r+0x32>
 8015d06:	f04f 37ff 	mov.w	r7, #4294967295
 8015d0a:	4638      	mov	r0, r7
 8015d0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015d0e:	6823      	ldr	r3, [r4, #0]
 8015d10:	6922      	ldr	r2, [r4, #16]
 8015d12:	1a98      	subs	r0, r3, r2
 8015d14:	6963      	ldr	r3, [r4, #20]
 8015d16:	b2f6      	uxtb	r6, r6
 8015d18:	4283      	cmp	r3, r0
 8015d1a:	4637      	mov	r7, r6
 8015d1c:	dc05      	bgt.n	8015d2a <__swbuf_r+0x4e>
 8015d1e:	4621      	mov	r1, r4
 8015d20:	4628      	mov	r0, r5
 8015d22:	f7ff fdf7 	bl	8015914 <_fflush_r>
 8015d26:	2800      	cmp	r0, #0
 8015d28:	d1ed      	bne.n	8015d06 <__swbuf_r+0x2a>
 8015d2a:	68a3      	ldr	r3, [r4, #8]
 8015d2c:	3b01      	subs	r3, #1
 8015d2e:	60a3      	str	r3, [r4, #8]
 8015d30:	6823      	ldr	r3, [r4, #0]
 8015d32:	1c5a      	adds	r2, r3, #1
 8015d34:	6022      	str	r2, [r4, #0]
 8015d36:	701e      	strb	r6, [r3, #0]
 8015d38:	6962      	ldr	r2, [r4, #20]
 8015d3a:	1c43      	adds	r3, r0, #1
 8015d3c:	429a      	cmp	r2, r3
 8015d3e:	d004      	beq.n	8015d4a <__swbuf_r+0x6e>
 8015d40:	89a3      	ldrh	r3, [r4, #12]
 8015d42:	07db      	lsls	r3, r3, #31
 8015d44:	d5e1      	bpl.n	8015d0a <__swbuf_r+0x2e>
 8015d46:	2e0a      	cmp	r6, #10
 8015d48:	d1df      	bne.n	8015d0a <__swbuf_r+0x2e>
 8015d4a:	4621      	mov	r1, r4
 8015d4c:	4628      	mov	r0, r5
 8015d4e:	f7ff fde1 	bl	8015914 <_fflush_r>
 8015d52:	2800      	cmp	r0, #0
 8015d54:	d0d9      	beq.n	8015d0a <__swbuf_r+0x2e>
 8015d56:	e7d6      	b.n	8015d06 <__swbuf_r+0x2a>

08015d58 <__swsetup_r>:
 8015d58:	b538      	push	{r3, r4, r5, lr}
 8015d5a:	4b29      	ldr	r3, [pc, #164]	@ (8015e00 <__swsetup_r+0xa8>)
 8015d5c:	4605      	mov	r5, r0
 8015d5e:	6818      	ldr	r0, [r3, #0]
 8015d60:	460c      	mov	r4, r1
 8015d62:	b118      	cbz	r0, 8015d6c <__swsetup_r+0x14>
 8015d64:	6a03      	ldr	r3, [r0, #32]
 8015d66:	b90b      	cbnz	r3, 8015d6c <__swsetup_r+0x14>
 8015d68:	f7fe f918 	bl	8013f9c <__sinit>
 8015d6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015d70:	0719      	lsls	r1, r3, #28
 8015d72:	d422      	bmi.n	8015dba <__swsetup_r+0x62>
 8015d74:	06da      	lsls	r2, r3, #27
 8015d76:	d407      	bmi.n	8015d88 <__swsetup_r+0x30>
 8015d78:	2209      	movs	r2, #9
 8015d7a:	602a      	str	r2, [r5, #0]
 8015d7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015d80:	81a3      	strh	r3, [r4, #12]
 8015d82:	f04f 30ff 	mov.w	r0, #4294967295
 8015d86:	e033      	b.n	8015df0 <__swsetup_r+0x98>
 8015d88:	0758      	lsls	r0, r3, #29
 8015d8a:	d512      	bpl.n	8015db2 <__swsetup_r+0x5a>
 8015d8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015d8e:	b141      	cbz	r1, 8015da2 <__swsetup_r+0x4a>
 8015d90:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015d94:	4299      	cmp	r1, r3
 8015d96:	d002      	beq.n	8015d9e <__swsetup_r+0x46>
 8015d98:	4628      	mov	r0, r5
 8015d9a:	f7ff f8bd 	bl	8014f18 <_free_r>
 8015d9e:	2300      	movs	r3, #0
 8015da0:	6363      	str	r3, [r4, #52]	@ 0x34
 8015da2:	89a3      	ldrh	r3, [r4, #12]
 8015da4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8015da8:	81a3      	strh	r3, [r4, #12]
 8015daa:	2300      	movs	r3, #0
 8015dac:	6063      	str	r3, [r4, #4]
 8015dae:	6923      	ldr	r3, [r4, #16]
 8015db0:	6023      	str	r3, [r4, #0]
 8015db2:	89a3      	ldrh	r3, [r4, #12]
 8015db4:	f043 0308 	orr.w	r3, r3, #8
 8015db8:	81a3      	strh	r3, [r4, #12]
 8015dba:	6923      	ldr	r3, [r4, #16]
 8015dbc:	b94b      	cbnz	r3, 8015dd2 <__swsetup_r+0x7a>
 8015dbe:	89a3      	ldrh	r3, [r4, #12]
 8015dc0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8015dc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015dc8:	d003      	beq.n	8015dd2 <__swsetup_r+0x7a>
 8015dca:	4621      	mov	r1, r4
 8015dcc:	4628      	mov	r0, r5
 8015dce:	f000 f883 	bl	8015ed8 <__smakebuf_r>
 8015dd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015dd6:	f013 0201 	ands.w	r2, r3, #1
 8015dda:	d00a      	beq.n	8015df2 <__swsetup_r+0x9a>
 8015ddc:	2200      	movs	r2, #0
 8015dde:	60a2      	str	r2, [r4, #8]
 8015de0:	6962      	ldr	r2, [r4, #20]
 8015de2:	4252      	negs	r2, r2
 8015de4:	61a2      	str	r2, [r4, #24]
 8015de6:	6922      	ldr	r2, [r4, #16]
 8015de8:	b942      	cbnz	r2, 8015dfc <__swsetup_r+0xa4>
 8015dea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8015dee:	d1c5      	bne.n	8015d7c <__swsetup_r+0x24>
 8015df0:	bd38      	pop	{r3, r4, r5, pc}
 8015df2:	0799      	lsls	r1, r3, #30
 8015df4:	bf58      	it	pl
 8015df6:	6962      	ldrpl	r2, [r4, #20]
 8015df8:	60a2      	str	r2, [r4, #8]
 8015dfa:	e7f4      	b.n	8015de6 <__swsetup_r+0x8e>
 8015dfc:	2000      	movs	r0, #0
 8015dfe:	e7f7      	b.n	8015df0 <__swsetup_r+0x98>
 8015e00:	20000020 	.word	0x20000020

08015e04 <_raise_r>:
 8015e04:	291f      	cmp	r1, #31
 8015e06:	b538      	push	{r3, r4, r5, lr}
 8015e08:	4605      	mov	r5, r0
 8015e0a:	460c      	mov	r4, r1
 8015e0c:	d904      	bls.n	8015e18 <_raise_r+0x14>
 8015e0e:	2316      	movs	r3, #22
 8015e10:	6003      	str	r3, [r0, #0]
 8015e12:	f04f 30ff 	mov.w	r0, #4294967295
 8015e16:	bd38      	pop	{r3, r4, r5, pc}
 8015e18:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8015e1a:	b112      	cbz	r2, 8015e22 <_raise_r+0x1e>
 8015e1c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015e20:	b94b      	cbnz	r3, 8015e36 <_raise_r+0x32>
 8015e22:	4628      	mov	r0, r5
 8015e24:	f000 f830 	bl	8015e88 <_getpid_r>
 8015e28:	4622      	mov	r2, r4
 8015e2a:	4601      	mov	r1, r0
 8015e2c:	4628      	mov	r0, r5
 8015e2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015e32:	f000 b817 	b.w	8015e64 <_kill_r>
 8015e36:	2b01      	cmp	r3, #1
 8015e38:	d00a      	beq.n	8015e50 <_raise_r+0x4c>
 8015e3a:	1c59      	adds	r1, r3, #1
 8015e3c:	d103      	bne.n	8015e46 <_raise_r+0x42>
 8015e3e:	2316      	movs	r3, #22
 8015e40:	6003      	str	r3, [r0, #0]
 8015e42:	2001      	movs	r0, #1
 8015e44:	e7e7      	b.n	8015e16 <_raise_r+0x12>
 8015e46:	2100      	movs	r1, #0
 8015e48:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8015e4c:	4620      	mov	r0, r4
 8015e4e:	4798      	blx	r3
 8015e50:	2000      	movs	r0, #0
 8015e52:	e7e0      	b.n	8015e16 <_raise_r+0x12>

08015e54 <raise>:
 8015e54:	4b02      	ldr	r3, [pc, #8]	@ (8015e60 <raise+0xc>)
 8015e56:	4601      	mov	r1, r0
 8015e58:	6818      	ldr	r0, [r3, #0]
 8015e5a:	f7ff bfd3 	b.w	8015e04 <_raise_r>
 8015e5e:	bf00      	nop
 8015e60:	20000020 	.word	0x20000020

08015e64 <_kill_r>:
 8015e64:	b538      	push	{r3, r4, r5, lr}
 8015e66:	4d07      	ldr	r5, [pc, #28]	@ (8015e84 <_kill_r+0x20>)
 8015e68:	2300      	movs	r3, #0
 8015e6a:	4604      	mov	r4, r0
 8015e6c:	4608      	mov	r0, r1
 8015e6e:	4611      	mov	r1, r2
 8015e70:	602b      	str	r3, [r5, #0]
 8015e72:	f7f2 fff1 	bl	8008e58 <_kill>
 8015e76:	1c43      	adds	r3, r0, #1
 8015e78:	d102      	bne.n	8015e80 <_kill_r+0x1c>
 8015e7a:	682b      	ldr	r3, [r5, #0]
 8015e7c:	b103      	cbz	r3, 8015e80 <_kill_r+0x1c>
 8015e7e:	6023      	str	r3, [r4, #0]
 8015e80:	bd38      	pop	{r3, r4, r5, pc}
 8015e82:	bf00      	nop
 8015e84:	20006bf0 	.word	0x20006bf0

08015e88 <_getpid_r>:
 8015e88:	f7f2 bfde 	b.w	8008e48 <_getpid>

08015e8c <__swhatbuf_r>:
 8015e8c:	b570      	push	{r4, r5, r6, lr}
 8015e8e:	460c      	mov	r4, r1
 8015e90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015e94:	2900      	cmp	r1, #0
 8015e96:	b096      	sub	sp, #88	@ 0x58
 8015e98:	4615      	mov	r5, r2
 8015e9a:	461e      	mov	r6, r3
 8015e9c:	da0d      	bge.n	8015eba <__swhatbuf_r+0x2e>
 8015e9e:	89a3      	ldrh	r3, [r4, #12]
 8015ea0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015ea4:	f04f 0100 	mov.w	r1, #0
 8015ea8:	bf14      	ite	ne
 8015eaa:	2340      	movne	r3, #64	@ 0x40
 8015eac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8015eb0:	2000      	movs	r0, #0
 8015eb2:	6031      	str	r1, [r6, #0]
 8015eb4:	602b      	str	r3, [r5, #0]
 8015eb6:	b016      	add	sp, #88	@ 0x58
 8015eb8:	bd70      	pop	{r4, r5, r6, pc}
 8015eba:	466a      	mov	r2, sp
 8015ebc:	f000 f848 	bl	8015f50 <_fstat_r>
 8015ec0:	2800      	cmp	r0, #0
 8015ec2:	dbec      	blt.n	8015e9e <__swhatbuf_r+0x12>
 8015ec4:	9901      	ldr	r1, [sp, #4]
 8015ec6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8015eca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8015ece:	4259      	negs	r1, r3
 8015ed0:	4159      	adcs	r1, r3
 8015ed2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015ed6:	e7eb      	b.n	8015eb0 <__swhatbuf_r+0x24>

08015ed8 <__smakebuf_r>:
 8015ed8:	898b      	ldrh	r3, [r1, #12]
 8015eda:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015edc:	079d      	lsls	r5, r3, #30
 8015ede:	4606      	mov	r6, r0
 8015ee0:	460c      	mov	r4, r1
 8015ee2:	d507      	bpl.n	8015ef4 <__smakebuf_r+0x1c>
 8015ee4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8015ee8:	6023      	str	r3, [r4, #0]
 8015eea:	6123      	str	r3, [r4, #16]
 8015eec:	2301      	movs	r3, #1
 8015eee:	6163      	str	r3, [r4, #20]
 8015ef0:	b003      	add	sp, #12
 8015ef2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015ef4:	ab01      	add	r3, sp, #4
 8015ef6:	466a      	mov	r2, sp
 8015ef8:	f7ff ffc8 	bl	8015e8c <__swhatbuf_r>
 8015efc:	9f00      	ldr	r7, [sp, #0]
 8015efe:	4605      	mov	r5, r0
 8015f00:	4639      	mov	r1, r7
 8015f02:	4630      	mov	r0, r6
 8015f04:	f7ff f87c 	bl	8015000 <_malloc_r>
 8015f08:	b948      	cbnz	r0, 8015f1e <__smakebuf_r+0x46>
 8015f0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015f0e:	059a      	lsls	r2, r3, #22
 8015f10:	d4ee      	bmi.n	8015ef0 <__smakebuf_r+0x18>
 8015f12:	f023 0303 	bic.w	r3, r3, #3
 8015f16:	f043 0302 	orr.w	r3, r3, #2
 8015f1a:	81a3      	strh	r3, [r4, #12]
 8015f1c:	e7e2      	b.n	8015ee4 <__smakebuf_r+0xc>
 8015f1e:	89a3      	ldrh	r3, [r4, #12]
 8015f20:	6020      	str	r0, [r4, #0]
 8015f22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015f26:	81a3      	strh	r3, [r4, #12]
 8015f28:	9b01      	ldr	r3, [sp, #4]
 8015f2a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8015f2e:	b15b      	cbz	r3, 8015f48 <__smakebuf_r+0x70>
 8015f30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015f34:	4630      	mov	r0, r6
 8015f36:	f000 f81d 	bl	8015f74 <_isatty_r>
 8015f3a:	b128      	cbz	r0, 8015f48 <__smakebuf_r+0x70>
 8015f3c:	89a3      	ldrh	r3, [r4, #12]
 8015f3e:	f023 0303 	bic.w	r3, r3, #3
 8015f42:	f043 0301 	orr.w	r3, r3, #1
 8015f46:	81a3      	strh	r3, [r4, #12]
 8015f48:	89a3      	ldrh	r3, [r4, #12]
 8015f4a:	431d      	orrs	r5, r3
 8015f4c:	81a5      	strh	r5, [r4, #12]
 8015f4e:	e7cf      	b.n	8015ef0 <__smakebuf_r+0x18>

08015f50 <_fstat_r>:
 8015f50:	b538      	push	{r3, r4, r5, lr}
 8015f52:	4d07      	ldr	r5, [pc, #28]	@ (8015f70 <_fstat_r+0x20>)
 8015f54:	2300      	movs	r3, #0
 8015f56:	4604      	mov	r4, r0
 8015f58:	4608      	mov	r0, r1
 8015f5a:	4611      	mov	r1, r2
 8015f5c:	602b      	str	r3, [r5, #0]
 8015f5e:	f7f2 ffdb 	bl	8008f18 <_fstat>
 8015f62:	1c43      	adds	r3, r0, #1
 8015f64:	d102      	bne.n	8015f6c <_fstat_r+0x1c>
 8015f66:	682b      	ldr	r3, [r5, #0]
 8015f68:	b103      	cbz	r3, 8015f6c <_fstat_r+0x1c>
 8015f6a:	6023      	str	r3, [r4, #0]
 8015f6c:	bd38      	pop	{r3, r4, r5, pc}
 8015f6e:	bf00      	nop
 8015f70:	20006bf0 	.word	0x20006bf0

08015f74 <_isatty_r>:
 8015f74:	b538      	push	{r3, r4, r5, lr}
 8015f76:	4d06      	ldr	r5, [pc, #24]	@ (8015f90 <_isatty_r+0x1c>)
 8015f78:	2300      	movs	r3, #0
 8015f7a:	4604      	mov	r4, r0
 8015f7c:	4608      	mov	r0, r1
 8015f7e:	602b      	str	r3, [r5, #0]
 8015f80:	f7f2 ffda 	bl	8008f38 <_isatty>
 8015f84:	1c43      	adds	r3, r0, #1
 8015f86:	d102      	bne.n	8015f8e <_isatty_r+0x1a>
 8015f88:	682b      	ldr	r3, [r5, #0]
 8015f8a:	b103      	cbz	r3, 8015f8e <_isatty_r+0x1a>
 8015f8c:	6023      	str	r3, [r4, #0]
 8015f8e:	bd38      	pop	{r3, r4, r5, pc}
 8015f90:	20006bf0 	.word	0x20006bf0

08015f94 <fmaxf>:
 8015f94:	b508      	push	{r3, lr}
 8015f96:	ed2d 8b02 	vpush	{d8}
 8015f9a:	eeb0 8a40 	vmov.f32	s16, s0
 8015f9e:	eef0 8a60 	vmov.f32	s17, s1
 8015fa2:	f000 f815 	bl	8015fd0 <__fpclassifyf>
 8015fa6:	b930      	cbnz	r0, 8015fb6 <fmaxf+0x22>
 8015fa8:	eeb0 8a68 	vmov.f32	s16, s17
 8015fac:	eeb0 0a48 	vmov.f32	s0, s16
 8015fb0:	ecbd 8b02 	vpop	{d8}
 8015fb4:	bd08      	pop	{r3, pc}
 8015fb6:	eeb0 0a68 	vmov.f32	s0, s17
 8015fba:	f000 f809 	bl	8015fd0 <__fpclassifyf>
 8015fbe:	2800      	cmp	r0, #0
 8015fc0:	d0f4      	beq.n	8015fac <fmaxf+0x18>
 8015fc2:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8015fc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015fca:	dded      	ble.n	8015fa8 <fmaxf+0x14>
 8015fcc:	e7ee      	b.n	8015fac <fmaxf+0x18>
	...

08015fd0 <__fpclassifyf>:
 8015fd0:	ee10 3a10 	vmov	r3, s0
 8015fd4:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8015fd8:	d00d      	beq.n	8015ff6 <__fpclassifyf+0x26>
 8015fda:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 8015fde:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8015fe2:	d30a      	bcc.n	8015ffa <__fpclassifyf+0x2a>
 8015fe4:	4b07      	ldr	r3, [pc, #28]	@ (8016004 <__fpclassifyf+0x34>)
 8015fe6:	1e42      	subs	r2, r0, #1
 8015fe8:	429a      	cmp	r2, r3
 8015fea:	d908      	bls.n	8015ffe <__fpclassifyf+0x2e>
 8015fec:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8015ff0:	4258      	negs	r0, r3
 8015ff2:	4158      	adcs	r0, r3
 8015ff4:	4770      	bx	lr
 8015ff6:	2002      	movs	r0, #2
 8015ff8:	4770      	bx	lr
 8015ffa:	2004      	movs	r0, #4
 8015ffc:	4770      	bx	lr
 8015ffe:	2003      	movs	r0, #3
 8016000:	4770      	bx	lr
 8016002:	bf00      	nop
 8016004:	007ffffe 	.word	0x007ffffe

08016008 <roundf>:
 8016008:	ee10 0a10 	vmov	r0, s0
 801600c:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8016010:	3a7f      	subs	r2, #127	@ 0x7f
 8016012:	2a16      	cmp	r2, #22
 8016014:	dc15      	bgt.n	8016042 <roundf+0x3a>
 8016016:	2a00      	cmp	r2, #0
 8016018:	da08      	bge.n	801602c <roundf+0x24>
 801601a:	3201      	adds	r2, #1
 801601c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8016020:	d101      	bne.n	8016026 <roundf+0x1e>
 8016022:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 8016026:	ee00 3a10 	vmov	s0, r3
 801602a:	4770      	bx	lr
 801602c:	4907      	ldr	r1, [pc, #28]	@ (801604c <roundf+0x44>)
 801602e:	4111      	asrs	r1, r2
 8016030:	4201      	tst	r1, r0
 8016032:	d0fa      	beq.n	801602a <roundf+0x22>
 8016034:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8016038:	4113      	asrs	r3, r2
 801603a:	4403      	add	r3, r0
 801603c:	ea23 0301 	bic.w	r3, r3, r1
 8016040:	e7f1      	b.n	8016026 <roundf+0x1e>
 8016042:	2a80      	cmp	r2, #128	@ 0x80
 8016044:	d1f1      	bne.n	801602a <roundf+0x22>
 8016046:	ee30 0a00 	vadd.f32	s0, s0, s0
 801604a:	4770      	bx	lr
 801604c:	007fffff 	.word	0x007fffff

08016050 <_init>:
 8016050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016052:	bf00      	nop
 8016054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016056:	bc08      	pop	{r3}
 8016058:	469e      	mov	lr, r3
 801605a:	4770      	bx	lr

0801605c <_fini>:
 801605c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801605e:	bf00      	nop
 8016060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016062:	bc08      	pop	{r3}
 8016064:	469e      	mov	lr, r3
 8016066:	4770      	bx	lr
