<profile>

<section name = "Vitis HLS Report for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'" level="0">
<item name = "Date">Thu Mar 27 00:01:16 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">Crypto</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 4.985 ns, 2.16 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4098, 4098, 32.784 us, 32.784 us, 4098, 4098, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP">4096, 4096, 2, 1, 1, 4096, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 107, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 86, -</column>
<column name="Register">-, -, 92, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln76_2_fu_262_p2">+, 0, 0, 14, 13, 1</column>
<column name="add_ln76_fu_274_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln78_fu_320_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln80_2_fu_339_p2">+, 0, 0, 13, 10, 10</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln76_fu_256_p2">icmp, 0, 0, 17, 13, 14</column>
<column name="icmp_ln78_fu_280_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="select_ln76_1_fu_294_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln76_fu_286_p3">select, 0, 0, 7, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="DataInStream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 13, 26</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_k_load">14, 3, 7, 21</column>
<column name="indvar_flatten_fu_108">9, 2, 13, 26</column>
<column name="j_fu_104">9, 2, 7, 14</column>
<column name="k_fu_100">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="DataStreamReg_data_reg_410">32, 0, 32, 0</column>
<column name="add_ln78_reg_422">7, 0, 7, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="empty_480_reg_401">3, 0, 3, 0</column>
<column name="empty_reg_388">10, 0, 10, 0</column>
<column name="indvar_flatten_fu_108">13, 0, 13, 0</column>
<column name="j_fu_104">7, 0, 7, 0</column>
<column name="k_fu_100">7, 0, 7, 0</column>
<column name="select_ln76_1_reg_396">7, 0, 7, 0</column>
<column name="trunc_ln_reg_406">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP, return value</column>
<column name="DataInStream_TVALID">in, 1, axis, DataInStream_V_data_V, pointer</column>
<column name="DataInStream_TDATA">in, 32, axis, DataInStream_V_data_V, pointer</column>
<column name="sub_ln80">in, 41, ap_none, sub_ln80, scalar</column>
<column name="DataRAM_address0">out, 13, ap_memory, DataRAM, array</column>
<column name="DataRAM_ce0">out, 1, ap_memory, DataRAM, array</column>
<column name="DataRAM_we0">out, 1, ap_memory, DataRAM, array</column>
<column name="DataRAM_d0">out, 32, ap_memory, DataRAM, array</column>
<column name="DataRAM_1_address0">out, 13, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_ce0">out, 1, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_we0">out, 1, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_d0">out, 32, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_2_address0">out, 13, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_ce0">out, 1, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_we0">out, 1, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_d0">out, 32, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_3_address0">out, 13, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_ce0">out, 1, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_we0">out, 1, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_d0">out, 32, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_4_address0">out, 13, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_ce0">out, 1, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_we0">out, 1, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_d0">out, 32, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_5_address0">out, 13, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_ce0">out, 1, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_we0">out, 1, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_d0">out, 32, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_6_address0">out, 13, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_ce0">out, 1, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_we0">out, 1, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_d0">out, 32, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_7_address0">out, 13, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_ce0">out, 1, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_we0">out, 1, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_d0">out, 32, ap_memory, DataRAM_7, array</column>
<column name="DataInStream_TREADY">out, 1, axis, DataInStream_V_last_V, pointer</column>
<column name="DataInStream_TLAST">in, 1, axis, DataInStream_V_last_V, pointer</column>
<column name="DataInStream_TKEEP">in, 4, axis, DataInStream_V_keep_V, pointer</column>
<column name="DataInStream_TSTRB">in, 4, axis, DataInStream_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
