61af6e22ec26 ("drm/meson: Switch PLL to 5.94GHz base for 297Mhz pixel clock")
ff217bc710e0 ("drm/meson: Add support for VIC alternate timings")
