import sys

def main():
    # Constants
    ROM_SIZE = 65536
    # Les 4 instructions de saut partagent le même opcode de base (10010)
    COMMANDS = ["HALT", "LOAD", "ADD", "ADDI", "SUB", "SUBI", "SHL", "SHLI", "SHR", "SHRI", 
                "AND", "ANDI", "NAND", "NANDI", "OR", "ORI", "XOR", "XORI", 
            "JMP", "IN", "OUT", "OUTI", "CALL", "RET", "INI", "ADDC", "SUBC"]
    
    JUMPS = ["JMP", "JM0", "JMC", "JMN", "JMV", "JMS"]

    REGISTERS = ["R0","R1","R2","R3","R4","R5","R6","R7","R8","R9","R10","R11","R12","R13", "R14", "SP"]
    SHORTCUTS = {"RAM0":16384, "SP0":32767, "GPI0":0, "GPI1":1, "GPO0":2, "GPO1":3, "SPI":4, "CONFSPI":5, "UART":6,"BAUDL":7, "BAUDH":8, "STATUS":9, "CONFINT":10}
    
    INTERRUPTS = ["interrupt_vector0","interrupt_vector1","interrupt_vector2","interrupt_vector3","interrupt_vector4","interrupt_vector5","interrupt_vector6","interrupt_vector7"]

    pc_offset = 0
    # Parse input file arguments
    try:
        source_file = sys.argv[1]
    except:
        source_file = "main.asm"

    # Parse output file arguments
    try:
        output_file = sys.argv[2]
        
        if output_file.endswith(".bin"):
            mode = 0  # binary output
        elif output_file.endswith(".v"):
            mode = 1  # Verilog ROM output
        elif output_file.endswith(".h"):
            mode = 3  #flasher header
        elif output_file.endswith(".py"):
            mode = 4  #flasher header
        elif output_file.endswith(".hex"):
            mode = 2  # hex output
        else:
            mode = 2  # hex output
    except:
        output_file = "D:/FPGA/Flasher/prog.h"
        mode = 3
    
    # Helper functions
    def to_binary(number, length):
        """Convert decimal to binary string of fixed length"""
        number = str(number)
        if number.startswith('0b'):
            base = 2
            number = number[2:]
        elif number.startswith('0x'):
            base = 16
            number = number[2:]
        else:
            base = 10
        number = int(number, base)
        if isinstance(number, int):
            return format(number & ((1 << length) - 1), f'0{length}b')
        try:
            return format(int(number) & ((1 << length) - 1), f'0{length}b')
        except ValueError:
            print("Error converting to binary:", number) 
            return "0" * length
    
    def to_hex8(binary_str):
        """Convert 29-bit binary string to 8-digit hex"""
        # Pad to 32 bits for easier conversion
        padded = "000" + str(binary_str)
        return format(int(padded, 2), '08x')
    
    def to_verilog(inst, pc):
        """Format instruction for Verilog ROM"""
        return f"        data[{pc}] = 29'h{to_hex8(inst)};\n"
    

    # First pass: collect labels
    labels = {}
    if mode == 3 or mode ==4:
        pc = 1024
        pc_offset = -1024
    else :
        pc = 0
        pc_offset = 0
    endPC = 0
    
    with open(source_file, "r") as source:
        for line in source:
            words = line.strip().split()
            if not words or words[0].startswith(';'):
                pc_offset += 1
                continue
            try:
                if words[0] in COMMANDS or words[0] in JUMPS:
                    pc += 1
                elif words[1] == ':':
                    labels[words[0]] = pc
                elif words[1].startswith(';') and words[0] not in ["HALT", "CALL", "RET"]:
                    print(f"Error: no argument for instruction but ';' found on line {pc+1+pc_offset}")
                    sys.exit(1)
                else :
                    print(f"Error: unrecognized instruction but found : {line} > On line {pc+1+pc_offset}")
                    sys.exit(1)
            except IndexError:
                continue
                
            if pc >= ROM_SIZE:
                print(f"Error: ROM size: {ROM_SIZE} exceeded")
                sys.exit(1)

    # Second pass: generate machine code
    with open(source_file, "r") as source, open(output_file, "w") as output:
        instruction = ''
        # Write Verilog header if needed
        if mode == 1:
            output.write("module ROM(\n"
                         "    output reg[28:0] DataROM,\n"
                         "    input wire[7:0] AddrROM\n"
                         ");\n"
                         "    reg[28:0] data [255:0];\n"
                         "    initial begin\n")
        elif mode == 3:
            output.write("const char code["+str((pc-1024)*4)+"] = {\n")
        elif mode == 4:
            output.write("code = bytes([\n")
        endPC = pc

        if mode == 3 or mode == 4:
            pc = 1024
            pc_offset = -1024
        else :
            pc = 0
            pc_offset = 0
        for line in source:
            words = line.strip().split()
            if not words or words[0].startswith(';') or words[0] in labels:
                pc_offset += 1
                continue
            elif words[0] == "HALT":
                instruction = "0" * 29

            elif words[0] =="LOAD":
                try:
                    if words[1] in REGISTERS:
                        if words[2] in SHORTCUTS:
                            instruction = "00001"+to_binary(REGISTERS.index(words[1]),4)+"0000"+to_binary(SHORTCUTS[words[2]],16)
                        else:
                            instruction = "00001"+to_binary(REGISTERS.index(words[1]),4)+"0000"+to_binary(words[2],16)
                    else:
                        print(f"Error: LOAD instruction without operands on line {pc+1+pc_offset}")
                        sys.exit(1)
                except: 
                    print(f"Error: LOAD instruction without target on line {pc+1+pc_offset}")
                    sys.exit(1)

            elif words[0] in ["ADD", "SUB", "SHL", "SHR", "AND", "NAND", "OR", "XOR", "ADDC", "SUBC"]:
                try:
                    if words[1] in REGISTERS and words[2] in REGISTERS and words[3] in REGISTERS:
                        instruction = to_binary(COMMANDS.index(words[0]),5)+to_binary(REGISTERS.index(words[1]),4)+to_binary(REGISTERS.index(words[2]),4)+to_binary(REGISTERS.index(words[3]),4)+"000000000000"
                    else:
                        print(f"Error: {words[0]} instruction without operands on line {pc+1+pc_offset}")
                        sys.exit(1)
                except: 
                    print(f"Error: {words[0]} instruction without target on line {pc+1+pc_offset}")
                    sys.exit(1)

            elif words[0] in ["ADDI", "SUBI", "SHLI", "SHRI", "ANDI", "NANDI", "ORI", "XORI"]:
                try:
                    if words[1] in REGISTERS and words[2] in REGISTERS:
                        if words[3] in labels:
                            instruction = to_binary(COMMANDS.index(words[0]),5)+to_binary(REGISTERS.index(words[1]),4)+to_binary(REGISTERS.index(words[2]),4)+to_binary(labels[words[3]],16)
                        elif words[3] in SHORTCUTS:
                            instruction = to_binary(COMMANDS.index(words[0]),5)+to_binary(REGISTERS.index(words[1]),4)+to_binary(REGISTERS.index(words[2]),4)+to_binary(SHORTCUTS[words[3]],16)
                        else:
                            instruction = to_binary(COMMANDS.index(words[0]),5)+to_binary(REGISTERS.index(words[1]),4)+to_binary(REGISTERS.index(words[2]),4)+to_binary(words[3],16)
                    else:
                        print(f"Error: {words[0]} instruction without operands on line {pc+1+pc_offset}")
                        sys.exit(1)
                except: 
                    print(f"Error: {words[0]} instruction without target on line {pc+1+pc_offset}")
                    sys.exit(1)

            elif words[0] in ["JMP", "JM0", "JMC", "JMN", "JMV", "JMS"]:
                try:
                    if words[1] in labels:
                        instruction = to_binary(18,5)+"0000"+to_binary(JUMPS.index(words[0]),4)+to_binary(labels[words[1]],16)
                    elif words[1] in SHORTCUTS:
                        instruction = to_binary(18,5)+"0000"+to_binary(JUMPS.index(words[0]),4)+to_binary(SHORTCUTS[words[1]],16)
                    else:
                        instruction = to_binary(18,5)+"0000"+to_binary(JUMPS.index(words[0]),4)+to_binary(words[1],16)
                except: 
                    print(f"Error: {words[0]} instruction without target on line {pc+1+pc_offset}")
                    sys.exit(1)

            elif words[0] =="IN":
                try:
                    if words[1] in REGISTERS and words[2] in REGISTERS:
                        instruction = to_binary(COMMANDS.index(words[0]),5)+to_binary(REGISTERS.index(words[1]),4)+"0000"+to_binary(REGISTERS.index(words[2]),4)+"0"*12
                    else:
                        print(f"Error: {words[0]} instruction without operands on line {pc+1+pc_offset}")
                        sys.exit(1)
                except: 
                    print(f"Error: {words[0]} instruction without target on line {pc+1+pc_offset}")
                    sys.exit(1)

            elif words[0] == "INI":
                try:
                    if words[1] in REGISTERS and words[2] in SHORTCUTS:
                        instruction = to_binary(COMMANDS.index(words[0]),5)+to_binary(REGISTERS.index(words[1]),4)+"0000"+to_binary(SHORTCUTS[words[2]],16)
                    else:
                        instruction = to_binary(COMMANDS.index(words[0]),5)+to_binary(REGISTERS.index(words[1]),4)+"0000"+to_binary(words[2],16)
                except: 
                    print(f"Error: {words[0]} instruction without target on line {pc+1+pc_offset}")
                    sys.exit(1)

            elif words[0] =="OUT":
                try:
                    if words[1] in REGISTERS and words[2] in REGISTERS:
                        instruction = to_binary(COMMANDS.index(words[0]),5)+"0000"+to_binary(REGISTERS.index(words[1]),4)+to_binary(REGISTERS.index(words[2]),4)+"0"*12
                    else:
                        print(f"Error: {words[0]} instruction without operands on line {pc+1+pc_offset}")
                        sys.exit(1)
                except: 
                    print(f"Error: {words[0]} instruction without target on line {pc+1+pc_offset}")
                    sys.exit(1)
            elif words[0] == "OUTI":
                try:
                    if words[1] in REGISTERS and words[2] in SHORTCUTS:
                        instruction = to_binary(COMMANDS.index(words[0]),5)+"0000"+to_binary(REGISTERS.index(words[1]),4)+to_binary(SHORTCUTS[words[2]],16)
                    else:
                        instruction = to_binary(COMMANDS.index(words[0]),5)+"0000"+to_binary(REGISTERS.index(words[1]),4)+to_binary(words[2],16)
                except:
                    print(f"Error: {words[0]} instruction without target on line {pc+1+pc_offset}")
                    sys.exit(1)
            elif words[0] == "RET":
                instruction = to_binary(COMMANDS.index(words[0]),5)+"00000000"+"1111"+"0" * 12
            elif words[0] == "CALL":
                instruction = to_binary(COMMANDS.index(words[0]),5)+"00000000"+"1111"+"0" * 10+"10"
            else :
                print(f"Error: unrecognized instruction but found : {line} > On line {pc+1+pc_offset}")
                sys.exit(1)

            if mode == 0:
                output.write(instruction + '\n')
            elif mode == 1:
                output.write(to_verilog(instruction, pc))
            elif mode == 2:
                output.write(to_hex8(instruction) + '\n')
            elif mode == 3:
                byte1=int(to_hex8(instruction),16)>>24
                byte2=(int(to_hex8(instruction),16)>>16)&0xFF
                byte3=(int(to_hex8(instruction),16)>>8)&0xFF
                byte4=int(to_hex8(instruction),16)&0xFF
                if(pc==(endPC-1)):
                    output.write("0x"+str(format(byte1,'02x'))+", 0x"+str(format(byte2,'02x'))+", 0x"+str(format(byte3,'02x'))+", 0x"+str(format(byte4,'02x'))+"\n};\n")
                else :
                    output.write("0x"+str(format(byte1,'02x'))+", 0x"+str(format(byte2,'02x'))+", 0x"+str(format(byte3,'02x'))+", 0x"+str(format(byte4,'02x'))+",\n")
            elif mode == 4:
                byte1=int(to_hex8(instruction),16)>>24
                byte2=(int(to_hex8(instruction),16)>>16)&0xFF
                byte3=(int(to_hex8(instruction),16)>>8)&0xFF
                byte4=int(to_hex8(instruction),16)&0xFF
                if(pc==(endPC-1)):
                    output.write("0x"+str(format(byte1,'02x'))+", 0x"+str(format(byte2,'02x'))+", 0x"+str(format(byte3,'02x'))+", 0x"+str(format(byte4,'02x'))+"\n])\n")
                else :
                    output.write("0x"+str(format(byte1,'02x'))+", 0x"+str(format(byte2,'02x'))+", 0x"+str(format(byte3,'02x'))+", 0x"+str(format(byte4,'02x'))+",\n")
            pc += 1
        
        # Write Verilog footer if needed
        if mode == 1:
            for i in range(0,8):
                if INTERRUPTS[i] in labels :
                    output.write("        data["+str(ROM_SIZE-8+i)+"] = 29'h1200"+str(format(labels[INTERRUPTS[i]],'02x'))+";\n")
            output.write("    end\n"
                        "    \n"
                        "    // Lecture synchrone ou asynchrone de la ROM\n"
                        "    always @(*) begin\n"
                        "        DataROM = data[AddrROM];\n"
                        "    end\n"
                        "endmodule\n")
        elif mode == 3:

            output.write("\n\nconst char vector_table[32] = {\n")
            
            for i in range(0,8):
                if INTERRUPTS[i] in labels :
                    byte1 = labels[INTERRUPTS[i]]>>8
                    byte2 = labels[INTERRUPTS[i]]&0xFF
                    if i==7 :
                        output.write("0x12, 0x00, 0x"+str(format(byte1,'02x'))+", 0x"+str(format(byte2,'02x'))+"\n};\n")
                    else :
                        output.write("0x12, 0x00, 0x"+str(format(byte1,'02x'))+", 0x"+str(format(byte2,'02x'))+",\n")
                else :
                    if i<7 :
                        output.write("0x17, 0x00, 0xF0, 0x00,\n")
                    else : 
                        output.write("0x17, 0x00, 0xF0, 0x00\n};\n")
        elif mode == 4:
            output.write("\n\nvector_table = bytes([\n")
            
            for i in range(0,8):
                if INTERRUPTS[i] in labels :
                    byte1 = labels[INTERRUPTS[i]]>>8
                    byte2 = labels[INTERRUPTS[i]]&0xFF
                    if i==7 :
                        output.write("0x12, 0x00, 0x"+str(format(byte1,'02x'))+", 0x"+str(format(byte2,'02x'))+"\n])\n")
                    else :
                        output.write("0x12, 0x00, 0x"+str(format(byte1,'02x'))+", 0x"+str(format(byte2,'02x'))+",\n")
                else :
                    if i<7 :
                        output.write("0x17, 0x00, 0xF0, 0x00,\n")
                    else : 
                        output.write("0x17, 0x00, 0xF0, 0x00\n])\n")

    if mode == 0 or mode == 1 or mode == 2 :
        print("Code size : "+str(pc)+" lines --> "+str((pc<<2))+"/"+str(ROM_SIZE<<2)+" ("+str(round(((pc<<2))*100/(ROM_SIZE<<2),2))+"%) Bytes")
    if mode == 3 or mode == 4 :
        print("Code size : "+str(pc-1024)+" lines --> "+str((pc<<2)-4096)+"/"+str(ROM_SIZE<<2)+" ("+str(round(((pc<<2)-4096)*100/(ROM_SIZE<<2),2))+"%) Bytes")
    print("\n\""+source_file+"\" successfully compiled to \""+output_file+"\"\n")

if __name__ == "__main__":
    main()