Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Mon Jan 13 21:39:59 2025
| Host             : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command          : report_power -file top_VGA_CAMERA_power_routed.rpt -pb top_VGA_CAMERA_power_summary_routed.pb -rpx top_VGA_CAMERA_power_routed.rpx
| Design           : top_VGA_CAMERA
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.279        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.205        |
| Device Static (W)        | 0.074        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.007 |       12 |       --- |             --- |
| Slice Logic    |     0.031 |    31804 |       --- |             --- |
|   LUT as Logic |     0.028 |    12396 |     20800 |           59.60 |
|   F7/F8 Muxes  |     0.002 |     5726 |     32600 |           17.56 |
|   CARRY4       |    <0.001 |      400 |      8150 |            4.91 |
|   Register     |    <0.001 |    12251 |     41600 |           29.45 |
|   BUFG         |    <0.001 |        2 |        32 |            6.25 |
|   Others       |     0.000 |       26 |       --- |             --- |
| Signals        |     0.050 |    20492 |       --- |             --- |
| Block RAM      |     0.015 |       32 |        50 |           64.00 |
| MMCM           |     0.085 |        1 |         5 |           20.00 |
| DSPs           |     0.009 |       37 |        90 |           41.11 |
| I/O            |     0.008 |       44 |       106 |           41.51 |
| Static Power   |     0.074 |          |           |                 |
| Total          |     0.279 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.122 |       0.111 |      0.011 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.060 |       0.047 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------+----------------------------------------+-----------------+
| Clock                    | Domain                                 | Constraint (ns) |
+--------------------------+----------------------------------------+-----------------+
| clk                      | clk                                    |            10.0 |
| clkfbout_clk_wiz_0       | U_clk_gene/inst/clkfbout_clk_wiz_0     |            10.0 |
| clkfbout_clk_wiz_0_1     | U_clk_gene/inst/clkfbout_clk_wiz_0     |            10.0 |
| ov7670_xclk1_clk_wiz_0   | U_clk_gene/inst/ov7670_xclk1_clk_wiz_0 |            41.7 |
| ov7670_xclk1_clk_wiz_0_1 | U_clk_gene/inst/ov7670_xclk1_clk_wiz_0 |            41.7 |
| ov7670_xclk2_clk_wiz_0   | U_clk_gene/inst/ov7670_xclk2_clk_wiz_0 |            41.7 |
| ov7670_xclk2_clk_wiz_0_1 | U_clk_gene/inst/ov7670_xclk2_clk_wiz_0 |            41.7 |
| sys_clk_pin              | clk                                    |            10.0 |
| vga_clk_clk_wiz_0        | U_clk_gene/inst/vga_clk_clk_wiz_0      |            40.0 |
| vga_clk_clk_wiz_0_1      | U_clk_gene/inst/vga_clk_clk_wiz_0      |            40.0 |
+--------------------------+----------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| top_VGA_CAMERA       |     0.205 |
|   U_FrameBufferLeft  |     0.008 |
|   U_FrameBufferRight |     0.008 |
|   U_SAD_SSD_CENSUS   |     0.081 |
|   U_clk_gene         |     0.085 |
|     inst             |     0.085 |
|   U_rgb2gray_L       |     0.005 |
|   U_rgb2gray_R       |     0.005 |
+----------------------+-----------+


