// Seed: 1682609710
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    output supply0 id_2,
    input supply0 id_3,
    input tri1 id_4,
    input supply0 id_5,
    output uwire id_6,
    output wor id_7,
    input wor id_8,
    input tri0 id_9,
    input tri0 id_10,
    input uwire id_11,
    input supply1 id_12,
    input tri id_13,
    input wand id_14,
    output wor id_15,
    input tri1 id_16,
    input wire id_17,
    input wor id_18,
    input supply0 id_19,
    input wor id_20,
    input tri0 id_21,
    output uwire id_22,
    input wor id_23,
    input uwire id_24
);
  logic id_26 = id_4, id_27;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input tri1 id_2,
    input tri1 id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri0 id_6,
    output tri id_7,
    input tri id_8,
    output tri0 id_9,
    output wor id_10,
    output wor id_11,
    input wire id_12
);
  assign id_9 = "" ? id_5 : -1;
  assign id_9 = -1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_1,
      id_5,
      id_2,
      id_12,
      id_7,
      id_10,
      id_6,
      id_8,
      id_5,
      id_0,
      id_6,
      id_8,
      id_8,
      id_7,
      id_2,
      id_8,
      id_8,
      id_2,
      id_6,
      id_2,
      id_10,
      id_0,
      id_2
  );
  assign modCall_1.id_23 = 0;
endmodule
