// Seed: 3631479518
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd96,
    parameter id_6 = 32'd92
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  inout wire _id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_3,
      id_4,
      id_3,
      id_4,
      id_4,
      id_3,
      id_3,
      id_3,
      id_4,
      id_2
  );
  inout wire id_3;
  input wire id_2;
  inout wire _id_1;
  assign id_6 = id_5[id_6];
  wire id_7;
  logic [(  id_1  ) : 1] id_8;
endmodule
