
Capstone.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007508  080002b0  080002b0  000102b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000164  080077b8  080077b8  000177b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800791c  0800791c  0001791c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08007920  08007920  00017920  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000078  24000000  08007924  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000267b4  24000078  0800799c  00020078  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  2402682c  0800799c  0002682c  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
  9 .debug_info   0002d011  00000000  00000000  000200a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 0000493a  00000000  00000000  0004d0b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001a50  00000000  00000000  000519f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 000018b8  00000000  00000000  00053448  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00033772  00000000  00000000  00054d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001c69e  00000000  00000000  00088472  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0014d1c6  00000000  00000000  000a4b10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000053  00000000  00000000  001f1cd6  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00007124  00000000  00000000  001f1d2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	; (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	; (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	; (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	24000078 	.word	0x24000078
 80002cc:	00000000 	.word	0x00000000
 80002d0:	080077a0 	.word	0x080077a0

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	; (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	; (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	; (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	2400007c 	.word	0x2400007c
 80002ec:	080077a0 	.word	0x080077a0

080002f0 <PowerOn_7_SEG_D1>:
#include "gpio.h"
#include "_7_seg.h"

void PowerOn_7_SEG_D1(void)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, SET);
 80002f4:	2201      	movs	r2, #1
 80002f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002fa:	4802      	ldr	r0, [pc, #8]	; (8000304 <PowerOn_7_SEG_D1+0x14>)
 80002fc:	f002 f812 	bl	8002324 <HAL_GPIO_WritePin>
}
 8000300:	bf00      	nop
 8000302:	bd80      	pop	{r7, pc}
 8000304:	58021000 	.word	0x58021000

08000308 <PowerOff_7_SEG_D1>:
void PowerOff_7_SEG_D1(void)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, RESET);
 800030c:	2200      	movs	r2, #0
 800030e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000312:	4802      	ldr	r0, [pc, #8]	; (800031c <PowerOff_7_SEG_D1+0x14>)
 8000314:	f002 f806 	bl	8002324 <HAL_GPIO_WritePin>
}
 8000318:	bf00      	nop
 800031a:	bd80      	pop	{r7, pc}
 800031c:	58021000 	.word	0x58021000

08000320 <PowerOn_7_SEG_D2>:
void PowerOn_7_SEG_D2(void)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, SET);
 8000324:	2201      	movs	r2, #1
 8000326:	f44f 7100 	mov.w	r1, #512	; 0x200
 800032a:	4802      	ldr	r0, [pc, #8]	; (8000334 <PowerOn_7_SEG_D2+0x14>)
 800032c:	f001 fffa 	bl	8002324 <HAL_GPIO_WritePin>
}
 8000330:	bf00      	nop
 8000332:	bd80      	pop	{r7, pc}
 8000334:	58021000 	.word	0x58021000

08000338 <PowerOff_7_SEG_D2>:
void PowerOff_7_SEG_D2(void)
{
 8000338:	b580      	push	{r7, lr}
 800033a:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, RESET);
 800033c:	2200      	movs	r2, #0
 800033e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000342:	4802      	ldr	r0, [pc, #8]	; (800034c <PowerOff_7_SEG_D2+0x14>)
 8000344:	f001 ffee 	bl	8002324 <HAL_GPIO_WritePin>
}
 8000348:	bf00      	nop
 800034a:	bd80      	pop	{r7, pc}
 800034c:	58021000 	.word	0x58021000

08000350 <PowerOn_7_SEG_D3>:
void PowerOn_7_SEG_D3(void)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, SET);
 8000354:	2201      	movs	r2, #1
 8000356:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800035a:	4802      	ldr	r0, [pc, #8]	; (8000364 <PowerOn_7_SEG_D3+0x14>)
 800035c:	f001 ffe2 	bl	8002324 <HAL_GPIO_WritePin>
}
 8000360:	bf00      	nop
 8000362:	bd80      	pop	{r7, pc}
 8000364:	58021000 	.word	0x58021000

08000368 <PowerOff_7_SEG_D3>:
void PowerOff_7_SEG_D3(void)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, RESET);
 800036c:	2200      	movs	r2, #0
 800036e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000372:	4802      	ldr	r0, [pc, #8]	; (800037c <PowerOff_7_SEG_D3+0x14>)
 8000374:	f001 ffd6 	bl	8002324 <HAL_GPIO_WritePin>
}
 8000378:	bf00      	nop
 800037a:	bd80      	pop	{r7, pc}
 800037c:	58021000 	.word	0x58021000

08000380 <PowerOn_7_SEG_D4>:
void PowerOn_7_SEG_D4(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, SET);
 8000384:	2201      	movs	r2, #1
 8000386:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800038a:	4802      	ldr	r0, [pc, #8]	; (8000394 <PowerOn_7_SEG_D4+0x14>)
 800038c:	f001 ffca 	bl	8002324 <HAL_GPIO_WritePin>
}
 8000390:	bf00      	nop
 8000392:	bd80      	pop	{r7, pc}
 8000394:	58021000 	.word	0x58021000

08000398 <PowerOff_7_SEG_D4>:
void PowerOff_7_SEG_D4(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, RESET);
 800039c:	2200      	movs	r2, #0
 800039e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80003a2:	4802      	ldr	r0, [pc, #8]	; (80003ac <PowerOff_7_SEG_D4+0x14>)
 80003a4:	f001 ffbe 	bl	8002324 <HAL_GPIO_WritePin>
}
 80003a8:	bf00      	nop
 80003aa:	bd80      	pop	{r7, pc}
 80003ac:	58021000 	.word	0x58021000

080003b0 <PowerOn_7_SEG_D5>:
void PowerOn_7_SEG_D5(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, SET);
 80003b4:	2201      	movs	r2, #1
 80003b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80003ba:	4802      	ldr	r0, [pc, #8]	; (80003c4 <PowerOn_7_SEG_D5+0x14>)
 80003bc:	f001 ffb2 	bl	8002324 <HAL_GPIO_WritePin>
}
 80003c0:	bf00      	nop
 80003c2:	bd80      	pop	{r7, pc}
 80003c4:	58021000 	.word	0x58021000

080003c8 <PowerOff_7_SEG_D5>:
void PowerOff_7_SEG_D5(void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, RESET);
 80003cc:	2200      	movs	r2, #0
 80003ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80003d2:	4802      	ldr	r0, [pc, #8]	; (80003dc <PowerOff_7_SEG_D5+0x14>)
 80003d4:	f001 ffa6 	bl	8002324 <HAL_GPIO_WritePin>
}
 80003d8:	bf00      	nop
 80003da:	bd80      	pop	{r7, pc}
 80003dc:	58021000 	.word	0x58021000

080003e0 <PowerOn_7_SEG_D6>:
void PowerOn_7_SEG_D6(void)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_13, SET);
 80003e4:	2201      	movs	r2, #1
 80003e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003ea:	4802      	ldr	r0, [pc, #8]	; (80003f4 <PowerOn_7_SEG_D6+0x14>)
 80003ec:	f001 ff9a 	bl	8002324 <HAL_GPIO_WritePin>
}
 80003f0:	bf00      	nop
 80003f2:	bd80      	pop	{r7, pc}
 80003f4:	58021000 	.word	0x58021000

080003f8 <PowerOff_7_SEG_D6>:
void PowerOff_7_SEG_D6(void)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_13, RESET);
 80003fc:	2200      	movs	r2, #0
 80003fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000402:	4802      	ldr	r0, [pc, #8]	; (800040c <PowerOff_7_SEG_D6+0x14>)
 8000404:	f001 ff8e 	bl	8002324 <HAL_GPIO_WritePin>
}
 8000408:	bf00      	nop
 800040a:	bd80      	pop	{r7, pc}
 800040c:	58021000 	.word	0x58021000

08000410 <PowerOn_7_SEG_D7>:
void PowerOn_7_SEG_D7(void)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, SET);
 8000414:	2201      	movs	r2, #1
 8000416:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800041a:	4802      	ldr	r0, [pc, #8]	; (8000424 <PowerOn_7_SEG_D7+0x14>)
 800041c:	f001 ff82 	bl	8002324 <HAL_GPIO_WritePin>
}
 8000420:	bf00      	nop
 8000422:	bd80      	pop	{r7, pc}
 8000424:	58021000 	.word	0x58021000

08000428 <PowerOff_7_SEG_D7>:
void PowerOff_7_SEG_D7(void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, RESET);
 800042c:	2200      	movs	r2, #0
 800042e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000432:	4802      	ldr	r0, [pc, #8]	; (800043c <PowerOff_7_SEG_D7+0x14>)
 8000434:	f001 ff76 	bl	8002324 <HAL_GPIO_WritePin>
}
 8000438:	bf00      	nop
 800043a:	bd80      	pop	{r7, pc}
 800043c:	58021000 	.word	0x58021000

08000440 <PowerOn_7_SEG_D8>:
void PowerOn_7_SEG_D8(void)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, SET);
 8000444:	2201      	movs	r2, #1
 8000446:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800044a:	4802      	ldr	r0, [pc, #8]	; (8000454 <PowerOn_7_SEG_D8+0x14>)
 800044c:	f001 ff6a 	bl	8002324 <HAL_GPIO_WritePin>
}
 8000450:	bf00      	nop
 8000452:	bd80      	pop	{r7, pc}
 8000454:	58021000 	.word	0x58021000

08000458 <PowerOff_7_SEG_D8>:
void PowerOff_7_SEG_D8(void)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, RESET);
 800045c:	2200      	movs	r2, #0
 800045e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000462:	4802      	ldr	r0, [pc, #8]	; (800046c <PowerOff_7_SEG_D8+0x14>)
 8000464:	f001 ff5e 	bl	8002324 <HAL_GPIO_WritePin>
}
 8000468:	bf00      	nop
 800046a:	bd80      	pop	{r7, pc}
 800046c:	58021000 	.word	0x58021000

08000470 <PowerOn_7_SEG_A1>:
void PowerOn_7_SEG_A1(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_0, SET);
 8000474:	2201      	movs	r2, #1
 8000476:	2101      	movs	r1, #1
 8000478:	4802      	ldr	r0, [pc, #8]	; (8000484 <PowerOn_7_SEG_A1+0x14>)
 800047a:	f001 ff53 	bl	8002324 <HAL_GPIO_WritePin>
}
 800047e:	bf00      	nop
 8000480:	bd80      	pop	{r7, pc}
 8000482:	bf00      	nop
 8000484:	58021000 	.word	0x58021000

08000488 <PowerOff_7_SEG_A1>:
void PowerOff_7_SEG_A1(void)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_0, RESET);
 800048c:	2200      	movs	r2, #0
 800048e:	2101      	movs	r1, #1
 8000490:	4802      	ldr	r0, [pc, #8]	; (800049c <PowerOff_7_SEG_A1+0x14>)
 8000492:	f001 ff47 	bl	8002324 <HAL_GPIO_WritePin>
}
 8000496:	bf00      	nop
 8000498:	bd80      	pop	{r7, pc}
 800049a:	bf00      	nop
 800049c:	58021000 	.word	0x58021000

080004a0 <PowerOn_7_SEG_A2>:
void PowerOn_7_SEG_A2(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, SET);
 80004a4:	2201      	movs	r2, #1
 80004a6:	2102      	movs	r1, #2
 80004a8:	4802      	ldr	r0, [pc, #8]	; (80004b4 <PowerOn_7_SEG_A2+0x14>)
 80004aa:	f001 ff3b 	bl	8002324 <HAL_GPIO_WritePin>
}
 80004ae:	bf00      	nop
 80004b0:	bd80      	pop	{r7, pc}
 80004b2:	bf00      	nop
 80004b4:	58021000 	.word	0x58021000

080004b8 <PowerOff_7_SEG_A2>:
void PowerOff_7_SEG_A2(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, RESET);
 80004bc:	2200      	movs	r2, #0
 80004be:	2102      	movs	r1, #2
 80004c0:	4802      	ldr	r0, [pc, #8]	; (80004cc <PowerOff_7_SEG_A2+0x14>)
 80004c2:	f001 ff2f 	bl	8002324 <HAL_GPIO_WritePin>
}
 80004c6:	bf00      	nop
 80004c8:	bd80      	pop	{r7, pc}
 80004ca:	bf00      	nop
 80004cc:	58021000 	.word	0x58021000

080004d0 <PowerOn_7_SEG_A3>:
void PowerOn_7_SEG_A3(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, SET);
 80004d4:	2201      	movs	r2, #1
 80004d6:	2104      	movs	r1, #4
 80004d8:	4802      	ldr	r0, [pc, #8]	; (80004e4 <PowerOn_7_SEG_A3+0x14>)
 80004da:	f001 ff23 	bl	8002324 <HAL_GPIO_WritePin>
}
 80004de:	bf00      	nop
 80004e0:	bd80      	pop	{r7, pc}
 80004e2:	bf00      	nop
 80004e4:	58021000 	.word	0x58021000

080004e8 <PowerOff_7_SEG_A3>:
void PowerOff_7_SEG_A3(void)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, RESET);
 80004ec:	2200      	movs	r2, #0
 80004ee:	2104      	movs	r1, #4
 80004f0:	4802      	ldr	r0, [pc, #8]	; (80004fc <PowerOff_7_SEG_A3+0x14>)
 80004f2:	f001 ff17 	bl	8002324 <HAL_GPIO_WritePin>
}
 80004f6:	bf00      	nop
 80004f8:	bd80      	pop	{r7, pc}
 80004fa:	bf00      	nop
 80004fc:	58021000 	.word	0x58021000

08000500 <PowerOn_7_SEG_A4>:
void PowerOn_7_SEG_A4(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, SET);
 8000504:	2201      	movs	r2, #1
 8000506:	2108      	movs	r1, #8
 8000508:	4802      	ldr	r0, [pc, #8]	; (8000514 <PowerOn_7_SEG_A4+0x14>)
 800050a:	f001 ff0b 	bl	8002324 <HAL_GPIO_WritePin>
}
 800050e:	bf00      	nop
 8000510:	bd80      	pop	{r7, pc}
 8000512:	bf00      	nop
 8000514:	58021000 	.word	0x58021000

08000518 <PowerOff_7_SEG_A4>:
void PowerOff_7_SEG_A4(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, RESET);
 800051c:	2200      	movs	r2, #0
 800051e:	2108      	movs	r1, #8
 8000520:	4802      	ldr	r0, [pc, #8]	; (800052c <PowerOff_7_SEG_A4+0x14>)
 8000522:	f001 feff 	bl	8002324 <HAL_GPIO_WritePin>
}
 8000526:	bf00      	nop
 8000528:	bd80      	pop	{r7, pc}
 800052a:	bf00      	nop
 800052c:	58021000 	.word	0x58021000

08000530 <PowerOn_7_SEG_A5>:
void PowerOn_7_SEG_A5(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, SET);
 8000534:	2201      	movs	r2, #1
 8000536:	2110      	movs	r1, #16
 8000538:	4802      	ldr	r0, [pc, #8]	; (8000544 <PowerOn_7_SEG_A5+0x14>)
 800053a:	f001 fef3 	bl	8002324 <HAL_GPIO_WritePin>
}
 800053e:	bf00      	nop
 8000540:	bd80      	pop	{r7, pc}
 8000542:	bf00      	nop
 8000544:	58021000 	.word	0x58021000

08000548 <PowerOff_7_SEG_A5>:
void PowerOff_7_SEG_A5(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, RESET);
 800054c:	2200      	movs	r2, #0
 800054e:	2110      	movs	r1, #16
 8000550:	4802      	ldr	r0, [pc, #8]	; (800055c <PowerOff_7_SEG_A5+0x14>)
 8000552:	f001 fee7 	bl	8002324 <HAL_GPIO_WritePin>
}
 8000556:	bf00      	nop
 8000558:	bd80      	pop	{r7, pc}
 800055a:	bf00      	nop
 800055c:	58021000 	.word	0x58021000

08000560 <PowerOn_7_SEG_A6>:
void PowerOn_7_SEG_A6(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, SET);
 8000564:	2201      	movs	r2, #1
 8000566:	2120      	movs	r1, #32
 8000568:	4802      	ldr	r0, [pc, #8]	; (8000574 <PowerOn_7_SEG_A6+0x14>)
 800056a:	f001 fedb 	bl	8002324 <HAL_GPIO_WritePin>
}
 800056e:	bf00      	nop
 8000570:	bd80      	pop	{r7, pc}
 8000572:	bf00      	nop
 8000574:	58021000 	.word	0x58021000

08000578 <PowerOff_7_SEG_A6>:
void PowerOff_7_SEG_A6(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, RESET);
 800057c:	2200      	movs	r2, #0
 800057e:	2120      	movs	r1, #32
 8000580:	4802      	ldr	r0, [pc, #8]	; (800058c <PowerOff_7_SEG_A6+0x14>)
 8000582:	f001 fecf 	bl	8002324 <HAL_GPIO_WritePin>
}
 8000586:	bf00      	nop
 8000588:	bd80      	pop	{r7, pc}
 800058a:	bf00      	nop
 800058c:	58021000 	.word	0x58021000

08000590 <PowerOn_7_SEG_A7>:
void PowerOn_7_SEG_A7(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, SET);
 8000594:	2201      	movs	r2, #1
 8000596:	2140      	movs	r1, #64	; 0x40
 8000598:	4802      	ldr	r0, [pc, #8]	; (80005a4 <PowerOn_7_SEG_A7+0x14>)
 800059a:	f001 fec3 	bl	8002324 <HAL_GPIO_WritePin>
}
 800059e:	bf00      	nop
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	58021000 	.word	0x58021000

080005a8 <PowerOff_7_SEG_A7>:
void PowerOff_7_SEG_A7(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, RESET);
 80005ac:	2200      	movs	r2, #0
 80005ae:	2140      	movs	r1, #64	; 0x40
 80005b0:	4802      	ldr	r0, [pc, #8]	; (80005bc <PowerOff_7_SEG_A7+0x14>)
 80005b2:	f001 feb7 	bl	8002324 <HAL_GPIO_WritePin>
}
 80005b6:	bf00      	nop
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	58021000 	.word	0x58021000

080005c0 <PowerOn_7_SEG_A8>:
void PowerOn_7_SEG_A8(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, SET);
 80005c4:	2201      	movs	r2, #1
 80005c6:	2180      	movs	r1, #128	; 0x80
 80005c8:	4802      	ldr	r0, [pc, #8]	; (80005d4 <PowerOn_7_SEG_A8+0x14>)
 80005ca:	f001 feab 	bl	8002324 <HAL_GPIO_WritePin>
}
 80005ce:	bf00      	nop
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	58021000 	.word	0x58021000

080005d8 <PowerOff_7_SEG_A8>:
void PowerOff_7_SEG_A8(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, RESET);
 80005dc:	2200      	movs	r2, #0
 80005de:	2180      	movs	r1, #128	; 0x80
 80005e0:	4802      	ldr	r0, [pc, #8]	; (80005ec <PowerOff_7_SEG_A8+0x14>)
 80005e2:	f001 fe9f 	bl	8002324 <HAL_GPIO_WritePin>
}
 80005e6:	bf00      	nop
 80005e8:	bd80      	pop	{r7, pc}
 80005ea:	bf00      	nop
 80005ec:	58021000 	.word	0x58021000

080005f0 <PowerOff_All>:
void PowerOff_All(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
	PowerOff_7_SEG_A1();
 80005f4:	f7ff ff48 	bl	8000488 <PowerOff_7_SEG_A1>
	PowerOff_7_SEG_A2();
 80005f8:	f7ff ff5e 	bl	80004b8 <PowerOff_7_SEG_A2>
	PowerOff_7_SEG_A3();
 80005fc:	f7ff ff74 	bl	80004e8 <PowerOff_7_SEG_A3>
	PowerOff_7_SEG_A4();
 8000600:	f7ff ff8a 	bl	8000518 <PowerOff_7_SEG_A4>
	PowerOff_7_SEG_A5();
 8000604:	f7ff ffa0 	bl	8000548 <PowerOff_7_SEG_A5>
	PowerOff_7_SEG_A6();
 8000608:	f7ff ffb6 	bl	8000578 <PowerOff_7_SEG_A6>
	PowerOff_7_SEG_A7();
 800060c:	f7ff ffcc 	bl	80005a8 <PowerOff_7_SEG_A7>
	PowerOff_7_SEG_A8();
 8000610:	f7ff ffe2 	bl	80005d8 <PowerOff_7_SEG_A8>
	PowerOff_7_SEG_D1();
 8000614:	f7ff fe78 	bl	8000308 <PowerOff_7_SEG_D1>
	PowerOff_7_SEG_D2();
 8000618:	f7ff fe8e 	bl	8000338 <PowerOff_7_SEG_D2>
	PowerOff_7_SEG_D3();
 800061c:	f7ff fea4 	bl	8000368 <PowerOff_7_SEG_D3>
	PowerOff_7_SEG_D4();
 8000620:	f7ff feba 	bl	8000398 <PowerOff_7_SEG_D4>
	PowerOff_7_SEG_D5();
 8000624:	f7ff fed0 	bl	80003c8 <PowerOff_7_SEG_D5>
	PowerOff_7_SEG_D6();
 8000628:	f7ff fee6 	bl	80003f8 <PowerOff_7_SEG_D6>
	PowerOff_7_SEG_D7();
 800062c:	f7ff fefc 	bl	8000428 <PowerOff_7_SEG_D7>
	PowerOff_7_SEG_D8();
 8000630:	f7ff ff12 	bl	8000458 <PowerOff_7_SEG_D8>
}
 8000634:	bf00      	nop
 8000636:	bd80      	pop	{r7, pc}

08000638 <Dot_left>:
void Dot_left(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b082      	sub	sp, #8
 800063c:	af00      	add	r7, sp, #0
	for(int i=0; i<50; i++)
 800063e:	2300      	movs	r3, #0
 8000640:	607b      	str	r3, [r7, #4]
 8000642:	e082      	b.n	800074a <Dot_left+0x112>
	{
		PowerOn_7_SEG_D1();
 8000644:	f7ff fe54 	bl	80002f0 <PowerOn_7_SEG_D1>
		  PowerOn_7_SEG_D5();
 8000648:	f7ff feb2 	bl	80003b0 <PowerOn_7_SEG_D5>
		  PowerOn_7_SEG_A3();
 800064c:	f7ff ff40 	bl	80004d0 <PowerOn_7_SEG_A3>
		  PowerOn_7_SEG_A4();
 8000650:	f7ff ff56 	bl	8000500 <PowerOn_7_SEG_A4>
		  PowerOn_7_SEG_D3();
 8000654:	f7ff fe7c 	bl	8000350 <PowerOn_7_SEG_D3>
		  PowerOn_7_SEG_D7();
 8000658:	f7ff feda 	bl	8000410 <PowerOn_7_SEG_D7>
		  PowerOn_7_SEG_D8();
 800065c:	f7ff fef0 	bl	8000440 <PowerOn_7_SEG_D8>
		  HAL_Delay(0);
 8000660:	2000      	movs	r0, #0
 8000662:	f000 ff0f 	bl	8001484 <HAL_Delay>
		  PowerOff_All();
 8000666:	f7ff ffc3 	bl	80005f0 <PowerOff_All>


		  PowerOn_7_SEG_D6();
 800066a:	f7ff feb9 	bl	80003e0 <PowerOn_7_SEG_D6>
		  PowerOn_7_SEG_D5();
 800066e:	f7ff fe9f 	bl	80003b0 <PowerOn_7_SEG_D5>
		  PowerOn_7_SEG_A3();
 8000672:	f7ff ff2d 	bl	80004d0 <PowerOn_7_SEG_A3>
		  PowerOn_7_SEG_A6();
 8000676:	f7ff ff73 	bl	8000560 <PowerOn_7_SEG_A6>
		  PowerOn_7_SEG_D3();
 800067a:	f7ff fe69 	bl	8000350 <PowerOn_7_SEG_D3>
		  PowerOn_7_SEG_D7();
 800067e:	f7ff fec7 	bl	8000410 <PowerOn_7_SEG_D7>
		  PowerOn_7_SEG_D8();
 8000682:	f7ff fedd 	bl	8000440 <PowerOn_7_SEG_D8>
		  HAL_Delay(0);
 8000686:	2000      	movs	r0, #0
 8000688:	f000 fefc 	bl	8001484 <HAL_Delay>
		  PowerOff_All();
 800068c:	f7ff ffb0 	bl	80005f0 <PowerOff_All>

		  PowerOn_7_SEG_A8();
 8000690:	f7ff ff96 	bl	80005c0 <PowerOn_7_SEG_A8>
		  PowerOn_7_SEG_D5();
 8000694:	f7ff fe8c 	bl	80003b0 <PowerOn_7_SEG_D5>
		  PowerOn_7_SEG_D2();
 8000698:	f7ff fe42 	bl	8000320 <PowerOn_7_SEG_D2>
		  PowerOn_7_SEG_A6();
 800069c:	f7ff ff60 	bl	8000560 <PowerOn_7_SEG_A6>
		  PowerOn_7_SEG_D3();
 80006a0:	f7ff fe56 	bl	8000350 <PowerOn_7_SEG_D3>
		  PowerOn_7_SEG_D7();
 80006a4:	f7ff feb4 	bl	8000410 <PowerOn_7_SEG_D7>
		  PowerOn_7_SEG_D8();
 80006a8:	f7ff feca 	bl	8000440 <PowerOn_7_SEG_D8>
		  HAL_Delay(0);
 80006ac:	2000      	movs	r0, #0
 80006ae:	f000 fee9 	bl	8001484 <HAL_Delay>
		  PowerOff_All();
 80006b2:	f7ff ff9d 	bl	80005f0 <PowerOff_All>

		  PowerOn_7_SEG_D4();
 80006b6:	f7ff fe63 	bl	8000380 <PowerOn_7_SEG_D4>
		  HAL_Delay(0);
 80006ba:	2000      	movs	r0, #0
 80006bc:	f000 fee2 	bl	8001484 <HAL_Delay>
		  PowerOff_All();
 80006c0:	f7ff ff96 	bl	80005f0 <PowerOff_All>

		  PowerOn_7_SEG_A1();
 80006c4:	f7ff fed4 	bl	8000470 <PowerOn_7_SEG_A1>
		  HAL_Delay(0);
 80006c8:	2000      	movs	r0, #0
 80006ca:	f000 fedb 	bl	8001484 <HAL_Delay>
		  PowerOff_All();
 80006ce:	f7ff ff8f 	bl	80005f0 <PowerOff_All>

		  PowerOn_7_SEG_A7();
 80006d2:	f7ff ff5d 	bl	8000590 <PowerOn_7_SEG_A7>
		  PowerOn_7_SEG_D5();
 80006d6:	f7ff fe6b 	bl	80003b0 <PowerOn_7_SEG_D5>
		  PowerOn_7_SEG_D2();
 80006da:	f7ff fe21 	bl	8000320 <PowerOn_7_SEG_D2>
		  PowerOn_7_SEG_A6();
 80006de:	f7ff ff3f 	bl	8000560 <PowerOn_7_SEG_A6>
		  PowerOn_7_SEG_D3();
 80006e2:	f7ff fe35 	bl	8000350 <PowerOn_7_SEG_D3>
		  PowerOn_7_SEG_D7();
 80006e6:	f7ff fe93 	bl	8000410 <PowerOn_7_SEG_D7>
		  PowerOn_7_SEG_D8();
 80006ea:	f7ff fea9 	bl	8000440 <PowerOn_7_SEG_D8>
		  HAL_Delay(0);
 80006ee:	2000      	movs	r0, #0
 80006f0:	f000 fec8 	bl	8001484 <HAL_Delay>
		  PowerOff_All();
 80006f4:	f7ff ff7c 	bl	80005f0 <PowerOff_All>

		  PowerOn_7_SEG_A2();
 80006f8:	f7ff fed2 	bl	80004a0 <PowerOn_7_SEG_A2>
		  PowerOn_7_SEG_D5();
 80006fc:	f7ff fe58 	bl	80003b0 <PowerOn_7_SEG_D5>
		  PowerOn_7_SEG_A3();
 8000700:	f7ff fee6 	bl	80004d0 <PowerOn_7_SEG_A3>
		  PowerOn_7_SEG_A6();
 8000704:	f7ff ff2c 	bl	8000560 <PowerOn_7_SEG_A6>
		  PowerOn_7_SEG_D3();
 8000708:	f7ff fe22 	bl	8000350 <PowerOn_7_SEG_D3>
		  PowerOn_7_SEG_D7();
 800070c:	f7ff fe80 	bl	8000410 <PowerOn_7_SEG_D7>
		  PowerOn_7_SEG_D8();
 8000710:	f7ff fe96 	bl	8000440 <PowerOn_7_SEG_D8>
		  HAL_Delay(0);
 8000714:	2000      	movs	r0, #0
 8000716:	f000 feb5 	bl	8001484 <HAL_Delay>
		  PowerOff_All();
 800071a:	f7ff ff69 	bl	80005f0 <PowerOff_All>

		  PowerOn_7_SEG_A5();
 800071e:	f7ff ff07 	bl	8000530 <PowerOn_7_SEG_A5>
		  PowerOn_7_SEG_D5();
 8000722:	f7ff fe45 	bl	80003b0 <PowerOn_7_SEG_D5>
		  PowerOn_7_SEG_A3();
 8000726:	f7ff fed3 	bl	80004d0 <PowerOn_7_SEG_A3>
		  PowerOn_7_SEG_A4();
 800072a:	f7ff fee9 	bl	8000500 <PowerOn_7_SEG_A4>
		  PowerOn_7_SEG_D3();
 800072e:	f7ff fe0f 	bl	8000350 <PowerOn_7_SEG_D3>
		  PowerOn_7_SEG_D7();
 8000732:	f7ff fe6d 	bl	8000410 <PowerOn_7_SEG_D7>
		  PowerOn_7_SEG_D8();
 8000736:	f7ff fe83 	bl	8000440 <PowerOn_7_SEG_D8>
		  HAL_Delay(0);
 800073a:	2000      	movs	r0, #0
 800073c:	f000 fea2 	bl	8001484 <HAL_Delay>
		  PowerOff_All();
 8000740:	f7ff ff56 	bl	80005f0 <PowerOff_All>
	for(int i=0; i<50; i++)
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	3301      	adds	r3, #1
 8000748:	607b      	str	r3, [r7, #4]
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	2b31      	cmp	r3, #49	; 0x31
 800074e:	f77f af79 	ble.w	8000644 <Dot_left+0xc>
	}
	HAL_Delay(500);
 8000752:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000756:	f000 fe95 	bl	8001484 <HAL_Delay>
}
 800075a:	bf00      	nop
 800075c:	3708      	adds	r7, #8
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}

08000762 <Dot_right>:

void Dot_right(void)
{
 8000762:	b580      	push	{r7, lr}
 8000764:	b082      	sub	sp, #8
 8000766:	af00      	add	r7, sp, #0
	for(int i=0; i<50; i++)
 8000768:	2300      	movs	r3, #0
 800076a:	607b      	str	r3, [r7, #4]
 800076c:	e082      	b.n	8000874 <Dot_right+0x112>
	{
		  PowerOn_7_SEG_D1();
 800076e:	f7ff fdbf 	bl	80002f0 <PowerOn_7_SEG_D1>
		  PowerOn_7_SEG_D5();
 8000772:	f7ff fe1d 	bl	80003b0 <PowerOn_7_SEG_D5>
		  PowerOn_7_SEG_A3();
 8000776:	f7ff feab 	bl	80004d0 <PowerOn_7_SEG_A3>
		  PowerOn_7_SEG_A4();
 800077a:	f7ff fec1 	bl	8000500 <PowerOn_7_SEG_A4>
		  PowerOn_7_SEG_D3();
 800077e:	f7ff fde7 	bl	8000350 <PowerOn_7_SEG_D3>
		  PowerOn_7_SEG_D7();
 8000782:	f7ff fe45 	bl	8000410 <PowerOn_7_SEG_D7>
		  PowerOn_7_SEG_D8();
 8000786:	f7ff fe5b 	bl	8000440 <PowerOn_7_SEG_D8>
		  HAL_Delay(0);
 800078a:	2000      	movs	r0, #0
 800078c:	f000 fe7a 	bl	8001484 <HAL_Delay>
		  PowerOff_All();
 8000790:	f7ff ff2e 	bl	80005f0 <PowerOff_All>


		  PowerOn_7_SEG_D6();
 8000794:	f7ff fe24 	bl	80003e0 <PowerOn_7_SEG_D6>
		  PowerOn_7_SEG_D5();
 8000798:	f7ff fe0a 	bl	80003b0 <PowerOn_7_SEG_D5>
		  PowerOn_7_SEG_A3();
 800079c:	f7ff fe98 	bl	80004d0 <PowerOn_7_SEG_A3>
		  PowerOn_7_SEG_A4();
 80007a0:	f7ff feae 	bl	8000500 <PowerOn_7_SEG_A4>
		  PowerOn_7_SEG_D2();
 80007a4:	f7ff fdbc 	bl	8000320 <PowerOn_7_SEG_D2>
		  PowerOn_7_SEG_D7();
 80007a8:	f7ff fe32 	bl	8000410 <PowerOn_7_SEG_D7>
		  PowerOn_7_SEG_D8();
 80007ac:	f7ff fe48 	bl	8000440 <PowerOn_7_SEG_D8>
		  HAL_Delay(0);
 80007b0:	2000      	movs	r0, #0
 80007b2:	f000 fe67 	bl	8001484 <HAL_Delay>
		  PowerOff_All();
 80007b6:	f7ff ff1b 	bl	80005f0 <PowerOff_All>

		  PowerOn_7_SEG_A8();
 80007ba:	f7ff ff01 	bl	80005c0 <PowerOn_7_SEG_A8>
		  PowerOn_7_SEG_D5();
 80007be:	f7ff fdf7 	bl	80003b0 <PowerOn_7_SEG_D5>
		  PowerOn_7_SEG_A3();
 80007c2:	f7ff fe85 	bl	80004d0 <PowerOn_7_SEG_A3>
		  PowerOn_7_SEG_A4();
 80007c6:	f7ff fe9b 	bl	8000500 <PowerOn_7_SEG_A4>
		  PowerOn_7_SEG_D2();
 80007ca:	f7ff fda9 	bl	8000320 <PowerOn_7_SEG_D2>
		  PowerOn_7_SEG_A6();
 80007ce:	f7ff fec7 	bl	8000560 <PowerOn_7_SEG_A6>
		  PowerOn_7_SEG_D8();
 80007d2:	f7ff fe35 	bl	8000440 <PowerOn_7_SEG_D8>
		  HAL_Delay(0);
 80007d6:	2000      	movs	r0, #0
 80007d8:	f000 fe54 	bl	8001484 <HAL_Delay>
		  PowerOff_All();
 80007dc:	f7ff ff08 	bl	80005f0 <PowerOff_All>

		  PowerOn_7_SEG_D4();
 80007e0:	f7ff fdce 	bl	8000380 <PowerOn_7_SEG_D4>
		  HAL_Delay(0);
 80007e4:	2000      	movs	r0, #0
 80007e6:	f000 fe4d 	bl	8001484 <HAL_Delay>
		  PowerOff_All();
 80007ea:	f7ff ff01 	bl	80005f0 <PowerOff_All>

		  PowerOn_7_SEG_A1();
 80007ee:	f7ff fe3f 	bl	8000470 <PowerOn_7_SEG_A1>
		  HAL_Delay(0);
 80007f2:	2000      	movs	r0, #0
 80007f4:	f000 fe46 	bl	8001484 <HAL_Delay>
		  PowerOff_All();
 80007f8:	f7ff fefa 	bl	80005f0 <PowerOff_All>

		  PowerOn_7_SEG_A7();
 80007fc:	f7ff fec8 	bl	8000590 <PowerOn_7_SEG_A7>
		  PowerOn_7_SEG_D5();
 8000800:	f7ff fdd6 	bl	80003b0 <PowerOn_7_SEG_D5>
		  PowerOn_7_SEG_A3();
 8000804:	f7ff fe64 	bl	80004d0 <PowerOn_7_SEG_A3>
		  PowerOn_7_SEG_A4();
 8000808:	f7ff fe7a 	bl	8000500 <PowerOn_7_SEG_A4>
		  PowerOn_7_SEG_D2();
 800080c:	f7ff fd88 	bl	8000320 <PowerOn_7_SEG_D2>
		  PowerOn_7_SEG_A6();
 8000810:	f7ff fea6 	bl	8000560 <PowerOn_7_SEG_A6>
		  PowerOn_7_SEG_D8();
 8000814:	f7ff fe14 	bl	8000440 <PowerOn_7_SEG_D8>
		  HAL_Delay(0);
 8000818:	2000      	movs	r0, #0
 800081a:	f000 fe33 	bl	8001484 <HAL_Delay>
		  PowerOff_All();
 800081e:	f7ff fee7 	bl	80005f0 <PowerOff_All>

		  PowerOn_7_SEG_A2();
 8000822:	f7ff fe3d 	bl	80004a0 <PowerOn_7_SEG_A2>
		  PowerOn_7_SEG_D5();
 8000826:	f7ff fdc3 	bl	80003b0 <PowerOn_7_SEG_D5>
		  PowerOn_7_SEG_A3();
 800082a:	f7ff fe51 	bl	80004d0 <PowerOn_7_SEG_A3>
		  PowerOn_7_SEG_A4();
 800082e:	f7ff fe67 	bl	8000500 <PowerOn_7_SEG_A4>
		  PowerOn_7_SEG_D2();
 8000832:	f7ff fd75 	bl	8000320 <PowerOn_7_SEG_D2>
		  PowerOn_7_SEG_D7();
 8000836:	f7ff fdeb 	bl	8000410 <PowerOn_7_SEG_D7>
		  PowerOn_7_SEG_D8();
 800083a:	f7ff fe01 	bl	8000440 <PowerOn_7_SEG_D8>
		  HAL_Delay(0);
 800083e:	2000      	movs	r0, #0
 8000840:	f000 fe20 	bl	8001484 <HAL_Delay>
		  PowerOff_All();
 8000844:	f7ff fed4 	bl	80005f0 <PowerOff_All>

		  PowerOn_7_SEG_A5();
 8000848:	f7ff fe72 	bl	8000530 <PowerOn_7_SEG_A5>
		  PowerOn_7_SEG_D5();
 800084c:	f7ff fdb0 	bl	80003b0 <PowerOn_7_SEG_D5>
		  PowerOn_7_SEG_A3();
 8000850:	f7ff fe3e 	bl	80004d0 <PowerOn_7_SEG_A3>
		  PowerOn_7_SEG_A4();
 8000854:	f7ff fe54 	bl	8000500 <PowerOn_7_SEG_A4>
		  PowerOn_7_SEG_D3();
 8000858:	f7ff fd7a 	bl	8000350 <PowerOn_7_SEG_D3>
		  PowerOn_7_SEG_D7();
 800085c:	f7ff fdd8 	bl	8000410 <PowerOn_7_SEG_D7>
		  PowerOn_7_SEG_D8();
 8000860:	f7ff fdee 	bl	8000440 <PowerOn_7_SEG_D8>
		  HAL_Delay(0);
 8000864:	2000      	movs	r0, #0
 8000866:	f000 fe0d 	bl	8001484 <HAL_Delay>
		  PowerOff_All();
 800086a:	f7ff fec1 	bl	80005f0 <PowerOff_All>
	for(int i=0; i<50; i++)
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	3301      	adds	r3, #1
 8000872:	607b      	str	r3, [r7, #4]
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	2b31      	cmp	r3, #49	; 0x31
 8000878:	f77f af79 	ble.w	800076e <Dot_right+0xc>
	}
	HAL_Delay(500);
 800087c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000880:	f000 fe00 	bl	8001484 <HAL_Delay>
}
 8000884:	bf00      	nop
 8000886:	3708      	adds	r7, #8
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}

0800088c <Dot_bisang>:


void Dot_bisang(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0
	for(int i=0; i<50; i++)
 8000892:	2300      	movs	r3, #0
 8000894:	607b      	str	r3, [r7, #4]
 8000896:	e072      	b.n	800097e <Dot_bisang+0xf2>
	{
		  PowerOn_7_SEG_D1();
 8000898:	f7ff fd2a 	bl	80002f0 <PowerOn_7_SEG_D1>
		  PowerOn_7_SEG_D5();
 800089c:	f7ff fd88 	bl	80003b0 <PowerOn_7_SEG_D5>
		  PowerOn_7_SEG_A3();
 80008a0:	f7ff fe16 	bl	80004d0 <PowerOn_7_SEG_A3>
		  PowerOn_7_SEG_A4();
 80008a4:	f7ff fe2c 	bl	8000500 <PowerOn_7_SEG_A4>
		  PowerOn_7_SEG_D3();
 80008a8:	f7ff fd52 	bl	8000350 <PowerOn_7_SEG_D3>
		  PowerOn_7_SEG_D7();
 80008ac:	f7ff fdb0 	bl	8000410 <PowerOn_7_SEG_D7>
		  PowerOn_7_SEG_D8();
 80008b0:	f7ff fdc6 	bl	8000440 <PowerOn_7_SEG_D8>
		  HAL_Delay(0);
 80008b4:	2000      	movs	r0, #0
 80008b6:	f000 fde5 	bl	8001484 <HAL_Delay>
		  PowerOff_All();
 80008ba:	f7ff fe99 	bl	80005f0 <PowerOff_All>


		  PowerOn_7_SEG_D6();
 80008be:	f7ff fd8f 	bl	80003e0 <PowerOn_7_SEG_D6>
		  PowerOn_7_SEG_D5();
 80008c2:	f7ff fd75 	bl	80003b0 <PowerOn_7_SEG_D5>
		  PowerOn_7_SEG_A3();
 80008c6:	f7ff fe03 	bl	80004d0 <PowerOn_7_SEG_A3>
		  PowerOn_7_SEG_D7();
 80008ca:	f7ff fda1 	bl	8000410 <PowerOn_7_SEG_D7>
		  PowerOn_7_SEG_D8();
 80008ce:	f7ff fdb7 	bl	8000440 <PowerOn_7_SEG_D8>
		  HAL_Delay(0);
 80008d2:	2000      	movs	r0, #0
 80008d4:	f000 fdd6 	bl	8001484 <HAL_Delay>
		  PowerOff_All();
 80008d8:	f7ff fe8a 	bl	80005f0 <PowerOff_All>

		  PowerOn_7_SEG_A8();
 80008dc:	f7ff fe70 	bl	80005c0 <PowerOn_7_SEG_A8>
		  PowerOn_7_SEG_D5();
 80008e0:	f7ff fd66 	bl	80003b0 <PowerOn_7_SEG_D5>
		  PowerOn_7_SEG_D2();
 80008e4:	f7ff fd1c 	bl	8000320 <PowerOn_7_SEG_D2>
		  PowerOn_7_SEG_A6();
 80008e8:	f7ff fe3a 	bl	8000560 <PowerOn_7_SEG_A6>
		  PowerOn_7_SEG_D8();
 80008ec:	f7ff fda8 	bl	8000440 <PowerOn_7_SEG_D8>
		  HAL_Delay(0);
 80008f0:	2000      	movs	r0, #0
 80008f2:	f000 fdc7 	bl	8001484 <HAL_Delay>
		  PowerOff_All();
 80008f6:	f7ff fe7b 	bl	80005f0 <PowerOff_All>

		  PowerOn_7_SEG_D4();
 80008fa:	f7ff fd41 	bl	8000380 <PowerOn_7_SEG_D4>
		  HAL_Delay(0);
 80008fe:	2000      	movs	r0, #0
 8000900:	f000 fdc0 	bl	8001484 <HAL_Delay>
		  PowerOff_All();
 8000904:	f7ff fe74 	bl	80005f0 <PowerOff_All>

		  PowerOn_7_SEG_A1();
 8000908:	f7ff fdb2 	bl	8000470 <PowerOn_7_SEG_A1>
		  HAL_Delay(0);
 800090c:	2000      	movs	r0, #0
 800090e:	f000 fdb9 	bl	8001484 <HAL_Delay>
		  PowerOff_All();
 8000912:	f7ff fe6d 	bl	80005f0 <PowerOff_All>

		  PowerOn_7_SEG_A7();
 8000916:	f7ff fe3b 	bl	8000590 <PowerOn_7_SEG_A7>
		  PowerOn_7_SEG_D5();
 800091a:	f7ff fd49 	bl	80003b0 <PowerOn_7_SEG_D5>
		  PowerOn_7_SEG_D2();
 800091e:	f7ff fcff 	bl	8000320 <PowerOn_7_SEG_D2>
		  PowerOn_7_SEG_A6();
 8000922:	f7ff fe1d 	bl	8000560 <PowerOn_7_SEG_A6>
		  PowerOn_7_SEG_D8();
 8000926:	f7ff fd8b 	bl	8000440 <PowerOn_7_SEG_D8>
		  HAL_Delay(0);
 800092a:	2000      	movs	r0, #0
 800092c:	f000 fdaa 	bl	8001484 <HAL_Delay>
		  PowerOff_All();
 8000930:	f7ff fe5e 	bl	80005f0 <PowerOff_All>

		  PowerOn_7_SEG_A2();
 8000934:	f7ff fdb4 	bl	80004a0 <PowerOn_7_SEG_A2>
		  PowerOn_7_SEG_D5();
 8000938:	f7ff fd3a 	bl	80003b0 <PowerOn_7_SEG_D5>
		  PowerOn_7_SEG_A3();
 800093c:	f7ff fdc8 	bl	80004d0 <PowerOn_7_SEG_A3>
		  PowerOn_7_SEG_D7();
 8000940:	f7ff fd66 	bl	8000410 <PowerOn_7_SEG_D7>
		  PowerOn_7_SEG_D8();
 8000944:	f7ff fd7c 	bl	8000440 <PowerOn_7_SEG_D8>
		  HAL_Delay(0);
 8000948:	2000      	movs	r0, #0
 800094a:	f000 fd9b 	bl	8001484 <HAL_Delay>
		  PowerOff_All();
 800094e:	f7ff fe4f 	bl	80005f0 <PowerOff_All>

		  PowerOn_7_SEG_A5();
 8000952:	f7ff fded 	bl	8000530 <PowerOn_7_SEG_A5>
		  PowerOn_7_SEG_D5();
 8000956:	f7ff fd2b 	bl	80003b0 <PowerOn_7_SEG_D5>
		  PowerOn_7_SEG_A3();
 800095a:	f7ff fdb9 	bl	80004d0 <PowerOn_7_SEG_A3>
		  PowerOn_7_SEG_A4();
 800095e:	f7ff fdcf 	bl	8000500 <PowerOn_7_SEG_A4>
		  PowerOn_7_SEG_D3();
 8000962:	f7ff fcf5 	bl	8000350 <PowerOn_7_SEG_D3>
		  PowerOn_7_SEG_D7();
 8000966:	f7ff fd53 	bl	8000410 <PowerOn_7_SEG_D7>
		  PowerOn_7_SEG_D8();
 800096a:	f7ff fd69 	bl	8000440 <PowerOn_7_SEG_D8>
		  HAL_Delay(0);
 800096e:	2000      	movs	r0, #0
 8000970:	f000 fd88 	bl	8001484 <HAL_Delay>
		  PowerOff_All();
 8000974:	f7ff fe3c 	bl	80005f0 <PowerOff_All>
	for(int i=0; i<50; i++)
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	3301      	adds	r3, #1
 800097c:	607b      	str	r3, [r7, #4]
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	2b31      	cmp	r3, #49	; 0x31
 8000982:	dd89      	ble.n	8000898 <Dot_bisang+0xc>
	}
	HAL_Delay(500);
 8000984:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000988:	f000 fd7c 	bl	8001484 <HAL_Delay>
}
 800098c:	bf00      	nop
 800098e:	3708      	adds	r7, #8
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}

08000994 <PowerOn_7_SEG_L1>:
void PowerOn_7_SEG_L1(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, SET);
 8000998:	2201      	movs	r2, #1
 800099a:	2101      	movs	r1, #1
 800099c:	4802      	ldr	r0, [pc, #8]	; (80009a8 <PowerOn_7_SEG_L1+0x14>)
 800099e:	f001 fcc1 	bl	8002324 <HAL_GPIO_WritePin>
}
 80009a2:	bf00      	nop
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	58020800 	.word	0x58020800

080009ac <PowerOff_7_SEG_L1>:
void PowerOff_7_SEG_L1(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, RESET);
 80009b0:	2200      	movs	r2, #0
 80009b2:	2101      	movs	r1, #1
 80009b4:	4802      	ldr	r0, [pc, #8]	; (80009c0 <PowerOff_7_SEG_L1+0x14>)
 80009b6:	f001 fcb5 	bl	8002324 <HAL_GPIO_WritePin>
}
 80009ba:	bf00      	nop
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	58020800 	.word	0x58020800

080009c4 <PowerOn_7_SEG_L2>:
void PowerOn_7_SEG_L2(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, SET);
 80009c8:	2201      	movs	r2, #1
 80009ca:	2102      	movs	r1, #2
 80009cc:	4802      	ldr	r0, [pc, #8]	; (80009d8 <PowerOn_7_SEG_L2+0x14>)
 80009ce:	f001 fca9 	bl	8002324 <HAL_GPIO_WritePin>
}
 80009d2:	bf00      	nop
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	58020800 	.word	0x58020800

080009dc <PowerOff_7_SEG_L2>:
void PowerOff_7_SEG_L2(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, RESET);
 80009e0:	2200      	movs	r2, #0
 80009e2:	2102      	movs	r1, #2
 80009e4:	4802      	ldr	r0, [pc, #8]	; (80009f0 <PowerOff_7_SEG_L2+0x14>)
 80009e6:	f001 fc9d 	bl	8002324 <HAL_GPIO_WritePin>
}
 80009ea:	bf00      	nop
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	58020800 	.word	0x58020800

080009f4 <PowerOn_7_SEG_L3>:
void PowerOn_7_SEG_L3(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, SET);
 80009f8:	2201      	movs	r2, #1
 80009fa:	2104      	movs	r1, #4
 80009fc:	4802      	ldr	r0, [pc, #8]	; (8000a08 <PowerOn_7_SEG_L3+0x14>)
 80009fe:	f001 fc91 	bl	8002324 <HAL_GPIO_WritePin>
}
 8000a02:	bf00      	nop
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	58020800 	.word	0x58020800

08000a0c <PowerOff_7_SEG_L3>:
void PowerOff_7_SEG_L3(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, RESET);
 8000a10:	2200      	movs	r2, #0
 8000a12:	2104      	movs	r1, #4
 8000a14:	4802      	ldr	r0, [pc, #8]	; (8000a20 <PowerOff_7_SEG_L3+0x14>)
 8000a16:	f001 fc85 	bl	8002324 <HAL_GPIO_WritePin>
}
 8000a1a:	bf00      	nop
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	58020800 	.word	0x58020800

08000a24 <PowerOn_7_SEG_L4>:
void PowerOn_7_SEG_L4(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, SET);
 8000a28:	2201      	movs	r2, #1
 8000a2a:	2108      	movs	r1, #8
 8000a2c:	4802      	ldr	r0, [pc, #8]	; (8000a38 <PowerOn_7_SEG_L4+0x14>)
 8000a2e:	f001 fc79 	bl	8002324 <HAL_GPIO_WritePin>
}
 8000a32:	bf00      	nop
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	58020800 	.word	0x58020800

08000a3c <PowerOff_7_SEG_L4>:
void PowerOff_7_SEG_L4(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, RESET);
 8000a40:	2200      	movs	r2, #0
 8000a42:	2108      	movs	r1, #8
 8000a44:	4802      	ldr	r0, [pc, #8]	; (8000a50 <PowerOff_7_SEG_L4+0x14>)
 8000a46:	f001 fc6d 	bl	8002324 <HAL_GPIO_WritePin>
}
 8000a4a:	bf00      	nop
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	58020800 	.word	0x58020800

08000a54 <Off_7_SEG_AllPin>:
{
On_7_SEG_OnePin (GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9
| GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12);
}
void Off_7_SEG_AllPin(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
Off_7_SEG_OnePin (GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9
 8000a58:	f44f 50fe 	mov.w	r0, #8128	; 0x1fc0
 8000a5c:	f000 f814 	bl	8000a88 <Off_7_SEG_OnePin>
| GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12);
}
 8000a60:	bf00      	nop
 8000a62:	bd80      	pop	{r7, pc}

08000a64 <On_7_SEG_OnePin>:


void On_7_SEG_OnePin(uint16_t pinNum)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b082      	sub	sp, #8
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	80fb      	strh	r3, [r7, #6]
   HAL_GPIO_WritePin(GPIOC,pinNum, RESET);
 8000a6e:	88fb      	ldrh	r3, [r7, #6]
 8000a70:	2200      	movs	r2, #0
 8000a72:	4619      	mov	r1, r3
 8000a74:	4803      	ldr	r0, [pc, #12]	; (8000a84 <On_7_SEG_OnePin+0x20>)
 8000a76:	f001 fc55 	bl	8002324 <HAL_GPIO_WritePin>
}
 8000a7a:	bf00      	nop
 8000a7c:	3708      	adds	r7, #8
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	58020800 	.word	0x58020800

08000a88 <Off_7_SEG_OnePin>:
void Off_7_SEG_OnePin(uint16_t pinNum)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	4603      	mov	r3, r0
 8000a90:	80fb      	strh	r3, [r7, #6]
   HAL_GPIO_WritePin(GPIOC,pinNum, SET);
 8000a92:	88fb      	ldrh	r3, [r7, #6]
 8000a94:	2201      	movs	r2, #1
 8000a96:	4619      	mov	r1, r3
 8000a98:	4803      	ldr	r0, [pc, #12]	; (8000aa8 <Off_7_SEG_OnePin+0x20>)
 8000a9a:	f001 fc43 	bl	8002324 <HAL_GPIO_WritePin>
}
 8000a9e:	bf00      	nop
 8000aa0:	3708      	adds	r7, #8
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	58020800 	.word	0x58020800

08000aac <_7_SEG_Num_Test2>:
        On_7_SEG_OnePin(GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_12|GPIO_PIN_11);
        break;
}
}
void _7_SEG_Num_Test2(int num)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  Off_7_SEG_AllPin();
 8000ab4:	f7ff ffce 	bl	8000a54 <Off_7_SEG_AllPin>
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	2b09      	cmp	r3, #9
 8000abc:	d848      	bhi.n	8000b50 <_7_SEG_Num_Test2+0xa4>
 8000abe:	a201      	add	r2, pc, #4	; (adr r2, 8000ac4 <_7_SEG_Num_Test2+0x18>)
 8000ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ac4:	08000aed 	.word	0x08000aed
 8000ac8:	08000af7 	.word	0x08000af7
 8000acc:	08000b01 	.word	0x08000b01
 8000ad0:	08000b0b 	.word	0x08000b0b
 8000ad4:	08000b15 	.word	0x08000b15
 8000ad8:	08000b1f 	.word	0x08000b1f
 8000adc:	08000b29 	.word	0x08000b29
 8000ae0:	08000b33 	.word	0x08000b33
 8000ae4:	08000b3d 	.word	0x08000b3d
 8000ae8:	08000b47 	.word	0x08000b47
  switch(num){
  case 0:
          On_7_SEG_OnePin(GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11);
 8000aec:	f44f 607c 	mov.w	r0, #4032	; 0xfc0
 8000af0:	f7ff ffb8 	bl	8000a64 <On_7_SEG_OnePin>
          break;
 8000af4:	e02c      	b.n	8000b50 <_7_SEG_Num_Test2+0xa4>
          case 1:
          On_7_SEG_OnePin(GPIO_PIN_7|GPIO_PIN_8);
 8000af6:	f44f 70c0 	mov.w	r0, #384	; 0x180
 8000afa:	f7ff ffb3 	bl	8000a64 <On_7_SEG_OnePin>
          break;
 8000afe:	e027      	b.n	8000b50 <_7_SEG_Num_Test2+0xa4>
          case 2:
          On_7_SEG_OnePin(GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_12|GPIO_PIN_10|GPIO_PIN_9);
 8000b00:	f44f 50b6 	mov.w	r0, #5824	; 0x16c0
 8000b04:	f7ff ffae 	bl	8000a64 <On_7_SEG_OnePin>
          break;
 8000b08:	e022      	b.n	8000b50 <_7_SEG_Num_Test2+0xa4>
          case 3:
          On_7_SEG_OnePin(GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_12|GPIO_PIN_8|GPIO_PIN_9);
 8000b0a:	f44f 509e 	mov.w	r0, #5056	; 0x13c0
 8000b0e:	f7ff ffa9 	bl	8000a64 <On_7_SEG_OnePin>
          break;
 8000b12:	e01d      	b.n	8000b50 <_7_SEG_Num_Test2+0xa4>
          case 4:
          On_7_SEG_OnePin(GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_12|GPIO_PIN_11);
 8000b14:	f44f 50cc 	mov.w	r0, #6528	; 0x1980
 8000b18:	f7ff ffa4 	bl	8000a64 <On_7_SEG_OnePin>
          break;
 8000b1c:	e018      	b.n	8000b50 <_7_SEG_Num_Test2+0xa4>
          case 5:
          On_7_SEG_OnePin(GPIO_PIN_6|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_8|GPIO_PIN_9);
 8000b1e:	f44f 50da 	mov.w	r0, #6976	; 0x1b40
 8000b22:	f7ff ff9f 	bl	8000a64 <On_7_SEG_OnePin>
          break;
 8000b26:	e013      	b.n	8000b50 <_7_SEG_Num_Test2+0xa4>
          case 6:
          On_7_SEG_OnePin(GPIO_PIN_6|GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_12);
 8000b28:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8000b2c:	f7ff ff9a 	bl	8000a64 <On_7_SEG_OnePin>
          break;
 8000b30:	e00e      	b.n	8000b50 <_7_SEG_Num_Test2+0xa4>
          case 7:
          On_7_SEG_OnePin(GPIO_PIN_6|GPIO_PIN_11|GPIO_PIN_7|GPIO_PIN_8);
 8000b32:	f44f 601c 	mov.w	r0, #2496	; 0x9c0
 8000b36:	f7ff ff95 	bl	8000a64 <On_7_SEG_OnePin>
          break;
 8000b3a:	e009      	b.n	8000b50 <_7_SEG_Num_Test2+0xa4>
          case 8:
          On_7_SEG_OnePin(GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12);
 8000b3c:	f44f 50fe 	mov.w	r0, #8128	; 0x1fc0
 8000b40:	f7ff ff90 	bl	8000a64 <On_7_SEG_OnePin>
          break;
 8000b44:	e004      	b.n	8000b50 <_7_SEG_Num_Test2+0xa4>
          case 9:
          On_7_SEG_OnePin(GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11);
 8000b46:	f44f 607c 	mov.w	r0, #4032	; 0xfc0
 8000b4a:	f7ff ff8b 	bl	8000a64 <On_7_SEG_OnePin>
          break;
 8000b4e:	bf00      	nop
}
}
 8000b50:	bf00      	nop
 8000b52:	3708      	adds	r7, #8
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}

08000b58 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000b5c:	4b3e      	ldr	r3, [pc, #248]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000b5e:	4a3f      	ldr	r2, [pc, #252]	; (8000c5c <MX_FDCAN1_Init+0x104>)
 8000b60:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 8000b62:	4b3d      	ldr	r3, [pc, #244]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000b64:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b68:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000b6a:	4b3b      	ldr	r3, [pc, #236]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8000b70:	4b39      	ldr	r3, [pc, #228]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000b72:	2201      	movs	r2, #1
 8000b74:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000b76:	4b38      	ldr	r3, [pc, #224]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000b7c:	4b36      	ldr	r3, [pc, #216]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8000b82:	4b35      	ldr	r3, [pc, #212]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000b84:	2201      	movs	r2, #1
 8000b86:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000b88:	4b33      	ldr	r3, [pc, #204]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 5;
 8000b8e:	4b32      	ldr	r3, [pc, #200]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000b90:	2205      	movs	r2, #5
 8000b92:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000b94:	4b30      	ldr	r3, [pc, #192]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000b96:	2202      	movs	r2, #2
 8000b98:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000b9a:	4b2f      	ldr	r3, [pc, #188]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 4;
 8000ba0:	4b2d      	ldr	r3, [pc, #180]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000ba2:	2204      	movs	r2, #4
 8000ba4:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 5;
 8000ba6:	4b2c      	ldr	r3, [pc, #176]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000ba8:	2205      	movs	r2, #5
 8000baa:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 4;
 8000bac:	4b2a      	ldr	r3, [pc, #168]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000bae:	2204      	movs	r2, #4
 8000bb0:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000bb2:	4b29      	ldr	r3, [pc, #164]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8000bb8:	4b27      	ldr	r3, [pc, #156]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000bba:	2201      	movs	r2, #1
 8000bbc:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000bbe:	4b26      	ldr	r3, [pc, #152]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 1;
 8000bc4:	4b24      	ldr	r3, [pc, #144]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000bca:	4b23      	ldr	r3, [pc, #140]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000bcc:	2204      	movs	r2, #4
 8000bce:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000bd0:	4b21      	ldr	r3, [pc, #132]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000bd6:	4b20      	ldr	r3, [pc, #128]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000bd8:	2204      	movs	r2, #4
 8000bda:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan1.Init.RxBuffersNbr = 1;
 8000bdc:	4b1e      	ldr	r3, [pc, #120]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000bde:	2201      	movs	r2, #1
 8000be0:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000be2:	4b1d      	ldr	r3, [pc, #116]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000be4:	2204      	movs	r2, #4
 8000be6:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000be8:	4b1b      	ldr	r3, [pc, #108]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000bee:	4b1a      	ldr	r3, [pc, #104]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 8000bf4:	4b18      	ldr	r3, [pc, #96]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000bfa:	4b17      	ldr	r3, [pc, #92]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000c00:	4b15      	ldr	r3, [pc, #84]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000c02:	2204      	movs	r2, #4
 8000c04:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000c06:	4814      	ldr	r0, [pc, #80]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000c08:	f000 fd40 	bl	800168c <HAL_FDCAN_Init>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d001      	beq.n	8000c16 <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 8000c12:	f000 fa89 	bl	8001128 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  sFilterConfig.IdType = FDCAN_STANDARD_ID; //IdType ?? ?????? ID ?? ?? ID????? ????????? ??????????? ????? .
 8000c16:	4b12      	ldr	r3, [pc, #72]	; (8000c60 <MX_FDCAN1_Init+0x108>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	601a      	str	r2, [r3, #0]
   sFilterConfig.FilterIndex = 0; //Filterindex ? ??  ??????? ?? ? ?????. 1 ??????? ???????? ?????? ? 0?????? ?????.
 8000c1c:	4b10      	ldr	r3, [pc, #64]	; (8000c60 <MX_FDCAN1_Init+0x108>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	605a      	str	r2, [r3, #4]
   sFilterConfig.FilterType = FDCAN_FILTER_MASK; //FilterType ?? ?? ???? ?? ?????. ?? MASK ??????? ???????? ????
 8000c22:	4b0f      	ldr	r3, [pc, #60]	; (8000c60 <MX_FDCAN1_Init+0x108>)
 8000c24:	2202      	movs	r2, #2
 8000c26:	609a      	str	r2, [r3, #8]
   sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0; //FilterConfig ? ??????? ?? ?????? ???? ?? ??? ???. RX FIFO 0?????? ?????? ???? ????.
 8000c28:	4b0d      	ldr	r3, [pc, #52]	; (8000c60 <MX_FDCAN1_Init+0x108>)
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	60da      	str	r2, [r3, #12]

   sFilterConfig.FilterID1 = 0x33; // ID Node2  //? MASK ???  ID1( 0x22 )? ID????? ???????? ID2( 0x22 )????? ? ????? ?????.
 8000c2e:	4b0c      	ldr	r3, [pc, #48]	; (8000c60 <MX_FDCAN1_Init+0x108>)
 8000c30:	2233      	movs	r2, #51	; 0x33
 8000c32:	611a      	str	r2, [r3, #16]
   sFilterConfig.FilterID2 = 0x7ff; // Ignore because FDCAN_FILTER_TO_RXBUFFER
 8000c34:	4b0a      	ldr	r3, [pc, #40]	; (8000c60 <MX_FDCAN1_Init+0x108>)
 8000c36:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8000c3a:	615a      	str	r2, [r3, #20]
   sFilterConfig.RxBufferIndex = 0; //RxBufferIndex ? FIFO ??? RX Buffer????? ???  ????????????? 0?????? ????.
 8000c3c:	4b08      	ldr	r3, [pc, #32]	; (8000c60 <MX_FDCAN1_Init+0x108>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	619a      	str	r2, [r3, #24]
     if(HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8000c42:	4907      	ldr	r1, [pc, #28]	; (8000c60 <MX_FDCAN1_Init+0x108>)
 8000c44:	4804      	ldr	r0, [pc, #16]	; (8000c58 <MX_FDCAN1_Init+0x100>)
 8000c46:	f000 ff03 	bl	8001a50 <HAL_FDCAN_ConfigFilter>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <MX_FDCAN1_Init+0xfc>
     {
       Error_Handler();
 8000c50:	f000 fa6a 	bl	8001128 <Error_Handler>
     }
  /* USER CODE END FDCAN1_Init 2 */

}
 8000c54:	bf00      	nop
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	24026688 	.word	0x24026688
 8000c5c:	4000a000 	.word	0x4000a000
 8000c60:	24026668 	.word	0x24026668

08000c64 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b0b8      	sub	sp, #224	; 0xe0
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c6c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000c70:	2200      	movs	r2, #0
 8000c72:	601a      	str	r2, [r3, #0]
 8000c74:	605a      	str	r2, [r3, #4]
 8000c76:	609a      	str	r2, [r3, #8]
 8000c78:	60da      	str	r2, [r3, #12]
 8000c7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c7c:	f107 0314 	add.w	r3, r7, #20
 8000c80:	22b8      	movs	r2, #184	; 0xb8
 8000c82:	2100      	movs	r1, #0
 8000c84:	4618      	mov	r0, r3
 8000c86:	f006 fcbd 	bl	8007604 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	4a25      	ldr	r2, [pc, #148]	; (8000d24 <HAL_FDCAN_MspInit+0xc0>)
 8000c90:	4293      	cmp	r3, r2
 8000c92:	d143      	bne.n	8000d1c <HAL_FDCAN_MspInit+0xb8>
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000c94:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000c98:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000c9a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000c9e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ca2:	f107 0314 	add.w	r3, r7, #20
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f002 fb6c 	bl	8003384 <HAL_RCCEx_PeriphCLKConfig>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d001      	beq.n	8000cb6 <HAL_FDCAN_MspInit+0x52>
    {
      Error_Handler();
 8000cb2:	f000 fa39 	bl	8001128 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000cb6:	4b1c      	ldr	r3, [pc, #112]	; (8000d28 <HAL_FDCAN_MspInit+0xc4>)
 8000cb8:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8000cbc:	4a1a      	ldr	r2, [pc, #104]	; (8000d28 <HAL_FDCAN_MspInit+0xc4>)
 8000cbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cc2:	f8c2 314c 	str.w	r3, [r2, #332]	; 0x14c
 8000cc6:	4b18      	ldr	r3, [pc, #96]	; (8000d28 <HAL_FDCAN_MspInit+0xc4>)
 8000cc8:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8000ccc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000cd0:	613b      	str	r3, [r7, #16]
 8000cd2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cd4:	4b14      	ldr	r3, [pc, #80]	; (8000d28 <HAL_FDCAN_MspInit+0xc4>)
 8000cd6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000cda:	4a13      	ldr	r2, [pc, #76]	; (8000d28 <HAL_FDCAN_MspInit+0xc4>)
 8000cdc:	f043 0308 	orr.w	r3, r3, #8
 8000ce0:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000ce4:	4b10      	ldr	r3, [pc, #64]	; (8000d28 <HAL_FDCAN_MspInit+0xc4>)
 8000ce6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000cea:	f003 0308 	and.w	r3, r3, #8
 8000cee:	60fb      	str	r3, [r7, #12]
 8000cf0:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000cf2:	2303      	movs	r3, #3
 8000cf4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf8:	2302      	movs	r3, #2
 8000cfa:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d04:	2300      	movs	r3, #0
 8000d06:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000d0a:	2309      	movs	r3, #9
 8000d0c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d10:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000d14:	4619      	mov	r1, r3
 8000d16:	4805      	ldr	r0, [pc, #20]	; (8000d2c <HAL_FDCAN_MspInit+0xc8>)
 8000d18:	f001 f93c 	bl	8001f94 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8000d1c:	bf00      	nop
 8000d1e:	37e0      	adds	r7, #224	; 0xe0
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	4000a000 	.word	0x4000a000
 8000d28:	58024400 	.word	0x58024400
 8000d2c:	58020c00 	.word	0x58020c00

08000d30 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000d34:	4a0c      	ldr	r2, [pc, #48]	; (8000d68 <MX_FREERTOS_Init+0x38>)
 8000d36:	2100      	movs	r1, #0
 8000d38:	480c      	ldr	r0, [pc, #48]	; (8000d6c <MX_FREERTOS_Init+0x3c>)
 8000d3a:	f003 fefb 	bl	8004b34 <osThreadNew>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	4a0b      	ldr	r2, [pc, #44]	; (8000d70 <MX_FREERTOS_Init+0x40>)
 8000d42:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 8000d44:	4a0b      	ldr	r2, [pc, #44]	; (8000d74 <MX_FREERTOS_Init+0x44>)
 8000d46:	2100      	movs	r1, #0
 8000d48:	480b      	ldr	r0, [pc, #44]	; (8000d78 <MX_FREERTOS_Init+0x48>)
 8000d4a:	f003 fef3 	bl	8004b34 <osThreadNew>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	4a0a      	ldr	r2, [pc, #40]	; (8000d7c <MX_FREERTOS_Init+0x4c>)
 8000d52:	6013      	str	r3, [r2, #0]

  /* creation of myTask03 */
  myTask03Handle = osThreadNew(StartTask03, NULL, &myTask03_attributes);
 8000d54:	4a0a      	ldr	r2, [pc, #40]	; (8000d80 <MX_FREERTOS_Init+0x50>)
 8000d56:	2100      	movs	r1, #0
 8000d58:	480a      	ldr	r0, [pc, #40]	; (8000d84 <MX_FREERTOS_Init+0x54>)
 8000d5a:	f003 feeb 	bl	8004b34 <osThreadNew>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	4a09      	ldr	r2, [pc, #36]	; (8000d88 <MX_FREERTOS_Init+0x58>)
 8000d62:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000d64:	bf00      	nop
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	08007840 	.word	0x08007840
 8000d6c:	08000d8d 	.word	0x08000d8d
 8000d70:	24026728 	.word	0x24026728
 8000d74:	08007864 	.word	0x08007864
 8000d78:	08000d9d 	.word	0x08000d9d
 8000d7c:	2402672c 	.word	0x2402672c
 8000d80:	08007888 	.word	0x08007888
 8000d84:	08000e05 	.word	0x08000e05
 8000d88:	24026730 	.word	0x24026730

08000d8c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000d94:	2001      	movs	r0, #1
 8000d96:	f003 ff5f 	bl	8004c58 <osDelay>
 8000d9a:	e7fb      	b.n	8000d94 <StartDefaultTask+0x8>

08000d9c <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b082      	sub	sp, #8
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6)==1)
 8000da4:	2140      	movs	r1, #64	; 0x40
 8000da6:	4816      	ldr	r0, [pc, #88]	; (8000e00 <StartTask02+0x64>)
 8000da8:	f001 faa4 	bl	80022f4 <HAL_GPIO_ReadPin>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b01      	cmp	r3, #1
 8000db0:	d111      	bne.n	8000dd6 <StartTask02+0x3a>
	  {
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5)==1)
 8000db2:	2120      	movs	r1, #32
 8000db4:	4812      	ldr	r0, [pc, #72]	; (8000e00 <StartTask02+0x64>)
 8000db6:	f001 fa9d 	bl	80022f4 <HAL_GPIO_ReadPin>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b01      	cmp	r3, #1
 8000dbe:	d101      	bne.n	8000dc4 <StartTask02+0x28>
		  	  	  	  {
			  	  	  	  Dot_right();
 8000dc0:	f7ff fccf 	bl	8000762 <Dot_right>
		  	  	  	  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5)==0)
 8000dc4:	2120      	movs	r1, #32
 8000dc6:	480e      	ldr	r0, [pc, #56]	; (8000e00 <StartTask02+0x64>)
 8000dc8:	f001 fa94 	bl	80022f4 <HAL_GPIO_ReadPin>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d101      	bne.n	8000dd6 <StartTask02+0x3a>
		  	  	  	  {
		  	  	  		  Dot_left();
 8000dd2:	f7ff fc31 	bl	8000638 <Dot_left>

		  	  	  	  }
	  }
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6)==0)
 8000dd6:	2140      	movs	r1, #64	; 0x40
 8000dd8:	4809      	ldr	r0, [pc, #36]	; (8000e00 <StartTask02+0x64>)
 8000dda:	f001 fa8b 	bl	80022f4 <HAL_GPIO_ReadPin>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d1df      	bne.n	8000da4 <StartTask02+0x8>
	  {
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7)==1)
 8000de4:	2180      	movs	r1, #128	; 0x80
 8000de6:	4806      	ldr	r0, [pc, #24]	; (8000e00 <StartTask02+0x64>)
 8000de8:	f001 fa84 	bl	80022f4 <HAL_GPIO_ReadPin>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b01      	cmp	r3, #1
 8000df0:	d101      	bne.n	8000df6 <StartTask02+0x5a>
		  		  	  	  		  {
		  		  	  	  			  Dot_bisang();
 8000df2:	f7ff fd4b 	bl	800088c <Dot_bisang>
		  		  	  	  		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7)==0)
 8000df6:	2180      	movs	r1, #128	; 0x80
 8000df8:	4801      	ldr	r0, [pc, #4]	; (8000e00 <StartTask02+0x64>)
 8000dfa:	f001 fa7b 	bl	80022f4 <HAL_GPIO_ReadPin>
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6)==1)
 8000dfe:	e7d1      	b.n	8000da4 <StartTask02+0x8>
 8000e00:	58020000 	.word	0x58020000

08000e04 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
	  PowerOn_7_SEG_L1();
 8000e0c:	f7ff fdc2 	bl	8000994 <PowerOn_7_SEG_L1>
	 	  	_7_SEG_Num_Test2(1);
 8000e10:	2001      	movs	r0, #1
 8000e12:	f7ff fe4b 	bl	8000aac <_7_SEG_Num_Test2>
	 	  	HAL_Delay(0);
 8000e16:	2000      	movs	r0, #0
 8000e18:	f000 fb34 	bl	8001484 <HAL_Delay>
	 	  	PowerOff_7_SEG_L1();
 8000e1c:	f7ff fdc6 	bl	80009ac <PowerOff_7_SEG_L1>
	 	  	PowerOn_7_SEG_L2();
 8000e20:	f7ff fdd0 	bl	80009c4 <PowerOn_7_SEG_L2>
	 	  	_7_SEG_Num_Test2(2);
 8000e24:	2002      	movs	r0, #2
 8000e26:	f7ff fe41 	bl	8000aac <_7_SEG_Num_Test2>
	 	  	HAL_Delay(0);
 8000e2a:	2000      	movs	r0, #0
 8000e2c:	f000 fb2a 	bl	8001484 <HAL_Delay>
	 	  	PowerOff_7_SEG_L2();
 8000e30:	f7ff fdd4 	bl	80009dc <PowerOff_7_SEG_L2>
	 	  	PowerOn_7_SEG_L3();
 8000e34:	f7ff fdde 	bl	80009f4 <PowerOn_7_SEG_L3>
	 	  	_7_SEG_Num_Test2(3);
 8000e38:	2003      	movs	r0, #3
 8000e3a:	f7ff fe37 	bl	8000aac <_7_SEG_Num_Test2>
	 	  	HAL_Delay(0);
 8000e3e:	2000      	movs	r0, #0
 8000e40:	f000 fb20 	bl	8001484 <HAL_Delay>
	 	  	PowerOff_7_SEG_L3();
 8000e44:	f7ff fde2 	bl	8000a0c <PowerOff_7_SEG_L3>
	 	  	PowerOn_7_SEG_L4();
 8000e48:	f7ff fdec 	bl	8000a24 <PowerOn_7_SEG_L4>
	 	  	_7_SEG_Num_Test2(2);
 8000e4c:	2002      	movs	r0, #2
 8000e4e:	f7ff fe2d 	bl	8000aac <_7_SEG_Num_Test2>
	 	  	HAL_Delay(0);
 8000e52:	2000      	movs	r0, #0
 8000e54:	f000 fb16 	bl	8001484 <HAL_Delay>
	 	  	PowerOff_7_SEG_L4();
 8000e58:	f7ff fdf0 	bl	8000a3c <PowerOff_7_SEG_L4>
	  PowerOn_7_SEG_L1();
 8000e5c:	e7d6      	b.n	8000e0c <StartTask03+0x8>
	...

08000e60 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b08a      	sub	sp, #40	; 0x28
 8000e64:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e66:	f107 0314 	add.w	r3, r7, #20
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	601a      	str	r2, [r3, #0]
 8000e6e:	605a      	str	r2, [r3, #4]
 8000e70:	609a      	str	r2, [r3, #8]
 8000e72:	60da      	str	r2, [r3, #12]
 8000e74:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e76:	4b46      	ldr	r3, [pc, #280]	; (8000f90 <MX_GPIO_Init+0x130>)
 8000e78:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000e7c:	4a44      	ldr	r2, [pc, #272]	; (8000f90 <MX_GPIO_Init+0x130>)
 8000e7e:	f043 0310 	orr.w	r3, r3, #16
 8000e82:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000e86:	4b42      	ldr	r3, [pc, #264]	; (8000f90 <MX_GPIO_Init+0x130>)
 8000e88:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000e8c:	f003 0310 	and.w	r3, r3, #16
 8000e90:	613b      	str	r3, [r7, #16]
 8000e92:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e94:	4b3e      	ldr	r3, [pc, #248]	; (8000f90 <MX_GPIO_Init+0x130>)
 8000e96:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000e9a:	4a3d      	ldr	r2, [pc, #244]	; (8000f90 <MX_GPIO_Init+0x130>)
 8000e9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ea0:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000ea4:	4b3a      	ldr	r3, [pc, #232]	; (8000f90 <MX_GPIO_Init+0x130>)
 8000ea6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000eaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000eae:	60fb      	str	r3, [r7, #12]
 8000eb0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eb2:	4b37      	ldr	r3, [pc, #220]	; (8000f90 <MX_GPIO_Init+0x130>)
 8000eb4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000eb8:	4a35      	ldr	r2, [pc, #212]	; (8000f90 <MX_GPIO_Init+0x130>)
 8000eba:	f043 0304 	orr.w	r3, r3, #4
 8000ebe:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000ec2:	4b33      	ldr	r3, [pc, #204]	; (8000f90 <MX_GPIO_Init+0x130>)
 8000ec4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000ec8:	f003 0304 	and.w	r3, r3, #4
 8000ecc:	60bb      	str	r3, [r7, #8]
 8000ece:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed0:	4b2f      	ldr	r3, [pc, #188]	; (8000f90 <MX_GPIO_Init+0x130>)
 8000ed2:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000ed6:	4a2e      	ldr	r2, [pc, #184]	; (8000f90 <MX_GPIO_Init+0x130>)
 8000ed8:	f043 0301 	orr.w	r3, r3, #1
 8000edc:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000ee0:	4b2b      	ldr	r3, [pc, #172]	; (8000f90 <MX_GPIO_Init+0x130>)
 8000ee2:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000ee6:	f003 0301 	and.w	r3, r3, #1
 8000eea:	607b      	str	r3, [r7, #4]
 8000eec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000eee:	4b28      	ldr	r3, [pc, #160]	; (8000f90 <MX_GPIO_Init+0x130>)
 8000ef0:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000ef4:	4a26      	ldr	r2, [pc, #152]	; (8000f90 <MX_GPIO_Init+0x130>)
 8000ef6:	f043 0308 	orr.w	r3, r3, #8
 8000efa:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000efe:	4b24      	ldr	r3, [pc, #144]	; (8000f90 <MX_GPIO_Init+0x130>)
 8000f00:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000f04:	f003 0308 	and.w	r3, r3, #8
 8000f08:	603b      	str	r3, [r7, #0]
 8000f0a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000f12:	4820      	ldr	r0, [pc, #128]	; (8000f94 <MX_GPIO_Init+0x134>)
 8000f14:	f001 fa06 	bl	8002324 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000f18:	2200      	movs	r2, #0
 8000f1a:	f641 71cf 	movw	r1, #8143	; 0x1fcf
 8000f1e:	481e      	ldr	r0, [pc, #120]	; (8000f98 <MX_GPIO_Init+0x138>)
 8000f20:	f001 fa00 	bl	8002324 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000f24:	2200      	movs	r2, #0
 8000f26:	21e0      	movs	r1, #224	; 0xe0
 8000f28:	481c      	ldr	r0, [pc, #112]	; (8000f9c <MX_GPIO_Init+0x13c>)
 8000f2a:	f001 f9fb 	bl	8002324 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE7 PE8 PE9
                           PE10 PE11 PE12 PE13
                           PE14 PE15 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8000f2e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f32:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f34:	2301      	movs	r3, #1
 8000f36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f40:	f107 0314 	add.w	r3, r7, #20
 8000f44:	4619      	mov	r1, r3
 8000f46:	4813      	ldr	r0, [pc, #76]	; (8000f94 <MX_GPIO_Init+0x134>)
 8000f48:	f001 f824 	bl	8001f94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC6 PC7 PC8 PC9
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000f4c:	f641 73cf 	movw	r3, #8143	; 0x1fcf
 8000f50:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f52:	2301      	movs	r3, #1
 8000f54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f56:	2300      	movs	r3, #0
 8000f58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f5e:	f107 0314 	add.w	r3, r7, #20
 8000f62:	4619      	mov	r1, r3
 8000f64:	480c      	ldr	r0, [pc, #48]	; (8000f98 <MX_GPIO_Init+0x138>)
 8000f66:	f001 f815 	bl	8001f94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000f6a:	23e0      	movs	r3, #224	; 0xe0
 8000f6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f72:	2300      	movs	r3, #0
 8000f74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f76:	2300      	movs	r3, #0
 8000f78:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f7a:	f107 0314 	add.w	r3, r7, #20
 8000f7e:	4619      	mov	r1, r3
 8000f80:	4806      	ldr	r0, [pc, #24]	; (8000f9c <MX_GPIO_Init+0x13c>)
 8000f82:	f001 f807 	bl	8001f94 <HAL_GPIO_Init>

}
 8000f86:	bf00      	nop
 8000f88:	3728      	adds	r7, #40	; 0x28
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	58024400 	.word	0x58024400
 8000f94:	58021000 	.word	0x58021000
 8000f98:	58020800 	.word	0x58020800
 8000f9c:	58020000 	.word	0x58020000

08000fa0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fa4:	f000 fa12 	bl	80013cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fa8:	f000 f83e 	bl	8001028 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fac:	f7ff ff58 	bl	8000e60 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 8000fb0:	f7ff fdd2 	bl	8000b58 <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */

  // STart FDCAN1
    if(HAL_FDCAN_Start(&hfdcan1)!= HAL_OK)
 8000fb4:	481a      	ldr	r0, [pc, #104]	; (8001020 <main+0x80>)
 8000fb6:	f000 fdc1 	bl	8001b3c <HAL_FDCAN_Start>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <main+0x24>
    {
     Error_Handler();
 8000fc0:	f000 f8b2 	bl	8001128 <Error_Handler>

    // STart FDCAN2


    // Activate the notification for new data in FIFO0 for FDCAN1
    if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	2101      	movs	r1, #1
 8000fc8:	4815      	ldr	r0, [pc, #84]	; (8001020 <main+0x80>)
 8000fca:	f000 fde3 	bl	8001b94 <HAL_FDCAN_ActivateNotification>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d001      	beq.n	8000fd8 <main+0x38>
    {
      /* Notification Error */
      Error_Handler();
 8000fd4:	f000 f8a8 	bl	8001128 <Error_Handler>
    }


    // Configure TX Header for FDCAN1
    TxHeader1.Identifier = 0x22;
 8000fd8:	4b12      	ldr	r3, [pc, #72]	; (8001024 <main+0x84>)
 8000fda:	2222      	movs	r2, #34	; 0x22
 8000fdc:	601a      	str	r2, [r3, #0]
    TxHeader1.IdType = FDCAN_STANDARD_ID;
 8000fde:	4b11      	ldr	r3, [pc, #68]	; (8001024 <main+0x84>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	605a      	str	r2, [r3, #4]
    TxHeader1.TxFrameType = FDCAN_DATA_FRAME;
 8000fe4:	4b0f      	ldr	r3, [pc, #60]	; (8001024 <main+0x84>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	609a      	str	r2, [r3, #8]
    TxHeader1.DataLength = FDCAN_DLC_BYTES_8;
 8000fea:	4b0e      	ldr	r3, [pc, #56]	; (8001024 <main+0x84>)
 8000fec:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000ff0:	60da      	str	r2, [r3, #12]
    TxHeader1.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000ff2:	4b0c      	ldr	r3, [pc, #48]	; (8001024 <main+0x84>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	611a      	str	r2, [r3, #16]
    TxHeader1.BitRateSwitch = FDCAN_BRS_OFF;
 8000ff8:	4b0a      	ldr	r3, [pc, #40]	; (8001024 <main+0x84>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	615a      	str	r2, [r3, #20]
    TxHeader1.FDFormat = FDCAN_FD_CAN;
 8000ffe:	4b09      	ldr	r3, [pc, #36]	; (8001024 <main+0x84>)
 8001000:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001004:	619a      	str	r2, [r3, #24]
    TxHeader1.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8001006:	4b07      	ldr	r3, [pc, #28]	; (8001024 <main+0x84>)
 8001008:	2200      	movs	r2, #0
 800100a:	61da      	str	r2, [r3, #28]
    TxHeader1.MessageMarker = 0;
 800100c:	4b05      	ldr	r3, [pc, #20]	; (8001024 <main+0x84>)
 800100e:	2200      	movs	r2, #0
 8001010:	621a      	str	r2, [r3, #32]
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001012:	f003 fd45 	bl	8004aa0 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001016:	f7ff fe8b 	bl	8000d30 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 800101a:	f003 fd65 	bl	8004ae8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800101e:	e7fe      	b.n	800101e <main+0x7e>
 8001020:	24026688 	.word	0x24026688
 8001024:	2402675c 	.word	0x2402675c

08001028 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b09c      	sub	sp, #112	; 0x70
 800102c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800102e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001032:	224c      	movs	r2, #76	; 0x4c
 8001034:	2100      	movs	r1, #0
 8001036:	4618      	mov	r0, r3
 8001038:	f006 fae4 	bl	8007604 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800103c:	1d3b      	adds	r3, r7, #4
 800103e:	2220      	movs	r2, #32
 8001040:	2100      	movs	r1, #0
 8001042:	4618      	mov	r0, r3
 8001044:	f006 fade 	bl	8007604 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8001048:	2004      	movs	r0, #4
 800104a:	f001 f985 	bl	8002358 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800104e:	2300      	movs	r3, #0
 8001050:	603b      	str	r3, [r7, #0]
 8001052:	4b2b      	ldr	r3, [pc, #172]	; (8001100 <SystemClock_Config+0xd8>)
 8001054:	699b      	ldr	r3, [r3, #24]
 8001056:	4a2a      	ldr	r2, [pc, #168]	; (8001100 <SystemClock_Config+0xd8>)
 8001058:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800105c:	6193      	str	r3, [r2, #24]
 800105e:	4b28      	ldr	r3, [pc, #160]	; (8001100 <SystemClock_Config+0xd8>)
 8001060:	699b      	ldr	r3, [r3, #24]
 8001062:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001066:	603b      	str	r3, [r7, #0]
 8001068:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800106a:	bf00      	nop
 800106c:	4b24      	ldr	r3, [pc, #144]	; (8001100 <SystemClock_Config+0xd8>)
 800106e:	699b      	ldr	r3, [r3, #24]
 8001070:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001074:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001078:	d1f8      	bne.n	800106c <SystemClock_Config+0x44>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800107a:	2302      	movs	r3, #2
 800107c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800107e:	2301      	movs	r3, #1
 8001080:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001082:	2340      	movs	r3, #64	; 0x40
 8001084:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001086:	2302      	movs	r3, #2
 8001088:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800108a:	2300      	movs	r3, #0
 800108c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800108e:	2304      	movs	r3, #4
 8001090:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 8;
 8001092:	2308      	movs	r3, #8
 8001094:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001096:	2302      	movs	r3, #2
 8001098:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 32;
 800109a:	2320      	movs	r3, #32
 800109c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800109e:	2302      	movs	r3, #2
 80010a0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80010a2:	230c      	movs	r3, #12
 80010a4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80010a6:	2300      	movs	r3, #0
 80010a8:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80010aa:	2300      	movs	r3, #0
 80010ac:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010b2:	4618      	mov	r0, r3
 80010b4:	f001 f9aa 	bl	800240c <HAL_RCC_OscConfig>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80010be:	f000 f833 	bl	8001128 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010c2:	233f      	movs	r3, #63	; 0x3f
 80010c4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80010c6:	2300      	movs	r3, #0
 80010c8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80010ca:	2300      	movs	r3, #0
 80010cc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80010ce:	2300      	movs	r3, #0
 80010d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80010d2:	2340      	movs	r3, #64	; 0x40
 80010d4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80010d6:	2340      	movs	r3, #64	; 0x40
 80010d8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80010da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80010de:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80010e0:	2340      	movs	r3, #64	; 0x40
 80010e2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010e4:	1d3b      	adds	r3, r7, #4
 80010e6:	2102      	movs	r1, #2
 80010e8:	4618      	mov	r0, r3
 80010ea:	f001 fd93 	bl	8002c14 <HAL_RCC_ClockConfig>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80010f4:	f000 f818 	bl	8001128 <Error_Handler>
  }
}
 80010f8:	bf00      	nop
 80010fa:	3770      	adds	r7, #112	; 0x70
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	58024800 	.word	0x58024800

08001104 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a04      	ldr	r2, [pc, #16]	; (8001124 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d101      	bne.n	800111a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001116:	f000 f995 	bl	8001444 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800111a:	bf00      	nop
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	40000800 	.word	0x40000800

08001128 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800112c:	b672      	cpsid	i
}
 800112e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001130:	e7fe      	b.n	8001130 <Error_Handler+0x8>
	...

08001134 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800113a:	4b0c      	ldr	r3, [pc, #48]	; (800116c <HAL_MspInit+0x38>)
 800113c:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8001140:	4a0a      	ldr	r2, [pc, #40]	; (800116c <HAL_MspInit+0x38>)
 8001142:	f043 0302 	orr.w	r3, r3, #2
 8001146:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 800114a:	4b08      	ldr	r3, [pc, #32]	; (800116c <HAL_MspInit+0x38>)
 800114c:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8001150:	f003 0302 	and.w	r3, r3, #2
 8001154:	607b      	str	r3, [r7, #4]
 8001156:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001158:	2200      	movs	r2, #0
 800115a:	210f      	movs	r1, #15
 800115c:	f06f 0001 	mvn.w	r0, #1
 8001160:	f000 fa6c 	bl	800163c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001164:	bf00      	nop
 8001166:	3708      	adds	r7, #8
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	58024400 	.word	0x58024400

08001170 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b090      	sub	sp, #64	; 0x40
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM4 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2b0f      	cmp	r3, #15
 800117c:	d827      	bhi.n	80011ce <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0U);
 800117e:	2200      	movs	r2, #0
 8001180:	6879      	ldr	r1, [r7, #4]
 8001182:	201e      	movs	r0, #30
 8001184:	f000 fa5a 	bl	800163c <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001188:	201e      	movs	r0, #30
 800118a:	f000 fa71 	bl	8001670 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 800118e:	4a29      	ldr	r2, [pc, #164]	; (8001234 <HAL_InitTick+0xc4>)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001194:	4b28      	ldr	r3, [pc, #160]	; (8001238 <HAL_InitTick+0xc8>)
 8001196:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800119a:	4a27      	ldr	r2, [pc, #156]	; (8001238 <HAL_InitTick+0xc8>)
 800119c:	f043 0304 	orr.w	r3, r3, #4
 80011a0:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 80011a4:	4b24      	ldr	r3, [pc, #144]	; (8001238 <HAL_InitTick+0xc8>)
 80011a6:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80011aa:	f003 0304 	and.w	r3, r3, #4
 80011ae:	60fb      	str	r3, [r7, #12]
 80011b0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80011b2:	f107 0210 	add.w	r2, r7, #16
 80011b6:	f107 0314 	add.w	r3, r7, #20
 80011ba:	4611      	mov	r1, r2
 80011bc:	4618      	mov	r0, r3
 80011be:	f002 f89f 	bl	8003300 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80011c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011c4:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80011c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d106      	bne.n	80011da <HAL_InitTick+0x6a>
 80011cc:	e001      	b.n	80011d2 <HAL_InitTick+0x62>
    return HAL_ERROR;
 80011ce:	2301      	movs	r3, #1
 80011d0:	e02b      	b.n	800122a <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80011d2:	f002 f87f 	bl	80032d4 <HAL_RCC_GetPCLK1Freq>
 80011d6:	63f8      	str	r0, [r7, #60]	; 0x3c
 80011d8:	e004      	b.n	80011e4 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80011da:	f002 f87b 	bl	80032d4 <HAL_RCC_GetPCLK1Freq>
 80011de:	4603      	mov	r3, r0
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80011e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80011e6:	4a15      	ldr	r2, [pc, #84]	; (800123c <HAL_InitTick+0xcc>)
 80011e8:	fba2 2303 	umull	r2, r3, r2, r3
 80011ec:	0c9b      	lsrs	r3, r3, #18
 80011ee:	3b01      	subs	r3, #1
 80011f0:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80011f2:	4b13      	ldr	r3, [pc, #76]	; (8001240 <HAL_InitTick+0xd0>)
 80011f4:	4a13      	ldr	r2, [pc, #76]	; (8001244 <HAL_InitTick+0xd4>)
 80011f6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80011f8:	4b11      	ldr	r3, [pc, #68]	; (8001240 <HAL_InitTick+0xd0>)
 80011fa:	f240 32e7 	movw	r2, #999	; 0x3e7
 80011fe:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001200:	4a0f      	ldr	r2, [pc, #60]	; (8001240 <HAL_InitTick+0xd0>)
 8001202:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001204:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001206:	4b0e      	ldr	r3, [pc, #56]	; (8001240 <HAL_InitTick+0xd0>)
 8001208:	2200      	movs	r2, #0
 800120a:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800120c:	4b0c      	ldr	r3, [pc, #48]	; (8001240 <HAL_InitTick+0xd0>)
 800120e:	2200      	movs	r2, #0
 8001210:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8001212:	480b      	ldr	r0, [pc, #44]	; (8001240 <HAL_InitTick+0xd0>)
 8001214:	f003 f926 	bl	8004464 <HAL_TIM_Base_Init>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d104      	bne.n	8001228 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 800121e:	4808      	ldr	r0, [pc, #32]	; (8001240 <HAL_InitTick+0xd0>)
 8001220:	f003 f982 	bl	8004528 <HAL_TIM_Base_Start_IT>
 8001224:	4603      	mov	r3, r0
 8001226:	e000      	b.n	800122a <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8001228:	2301      	movs	r3, #1
}
 800122a:	4618      	mov	r0, r3
 800122c:	3740      	adds	r7, #64	; 0x40
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	24000008 	.word	0x24000008
 8001238:	58024400 	.word	0x58024400
 800123c:	431bde83 	.word	0x431bde83
 8001240:	24026790 	.word	0x24026790
 8001244:	40000800 	.word	0x40000800

08001248 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800124c:	e7fe      	b.n	800124c <NMI_Handler+0x4>

0800124e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800124e:	b480      	push	{r7}
 8001250:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001252:	e7fe      	b.n	8001252 <HardFault_Handler+0x4>

08001254 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001258:	e7fe      	b.n	8001258 <MemManage_Handler+0x4>

0800125a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800125a:	b480      	push	{r7}
 800125c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800125e:	e7fe      	b.n	800125e <BusFault_Handler+0x4>

08001260 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001264:	e7fe      	b.n	8001264 <UsageFault_Handler+0x4>

08001266 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001266:	b480      	push	{r7}
 8001268:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800126a:	bf00      	nop
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr

08001274 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001278:	4802      	ldr	r0, [pc, #8]	; (8001284 <TIM4_IRQHandler+0x10>)
 800127a:	f003 f9cd 	bl	8004618 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800127e:	bf00      	nop
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	24026790 	.word	0x24026790

08001288 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800128c:	4b32      	ldr	r3, [pc, #200]	; (8001358 <SystemInit+0xd0>)
 800128e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001292:	4a31      	ldr	r2, [pc, #196]	; (8001358 <SystemInit+0xd0>)
 8001294:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001298:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800129c:	4b2f      	ldr	r3, [pc, #188]	; (800135c <SystemInit+0xd4>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f003 030f 	and.w	r3, r3, #15
 80012a4:	2b02      	cmp	r3, #2
 80012a6:	d807      	bhi.n	80012b8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80012a8:	4b2c      	ldr	r3, [pc, #176]	; (800135c <SystemInit+0xd4>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f023 030f 	bic.w	r3, r3, #15
 80012b0:	4a2a      	ldr	r2, [pc, #168]	; (800135c <SystemInit+0xd4>)
 80012b2:	f043 0303 	orr.w	r3, r3, #3
 80012b6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80012b8:	4b29      	ldr	r3, [pc, #164]	; (8001360 <SystemInit+0xd8>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a28      	ldr	r2, [pc, #160]	; (8001360 <SystemInit+0xd8>)
 80012be:	f043 0301 	orr.w	r3, r3, #1
 80012c2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80012c4:	4b26      	ldr	r3, [pc, #152]	; (8001360 <SystemInit+0xd8>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80012ca:	4b25      	ldr	r3, [pc, #148]	; (8001360 <SystemInit+0xd8>)
 80012cc:	681a      	ldr	r2, [r3, #0]
 80012ce:	4924      	ldr	r1, [pc, #144]	; (8001360 <SystemInit+0xd8>)
 80012d0:	4b24      	ldr	r3, [pc, #144]	; (8001364 <SystemInit+0xdc>)
 80012d2:	4013      	ands	r3, r2
 80012d4:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80012d6:	4b21      	ldr	r3, [pc, #132]	; (800135c <SystemInit+0xd4>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f003 030c 	and.w	r3, r3, #12
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d007      	beq.n	80012f2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80012e2:	4b1e      	ldr	r3, [pc, #120]	; (800135c <SystemInit+0xd4>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f023 030f 	bic.w	r3, r3, #15
 80012ea:	4a1c      	ldr	r2, [pc, #112]	; (800135c <SystemInit+0xd4>)
 80012ec:	f043 0303 	orr.w	r3, r3, #3
 80012f0:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 80012f2:	4b1b      	ldr	r3, [pc, #108]	; (8001360 <SystemInit+0xd8>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 80012f8:	4b19      	ldr	r3, [pc, #100]	; (8001360 <SystemInit+0xd8>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 80012fe:	4b18      	ldr	r3, [pc, #96]	; (8001360 <SystemInit+0xd8>)
 8001300:	2200      	movs	r2, #0
 8001302:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001304:	4b16      	ldr	r3, [pc, #88]	; (8001360 <SystemInit+0xd8>)
 8001306:	4a18      	ldr	r2, [pc, #96]	; (8001368 <SystemInit+0xe0>)
 8001308:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800130a:	4b15      	ldr	r3, [pc, #84]	; (8001360 <SystemInit+0xd8>)
 800130c:	4a17      	ldr	r2, [pc, #92]	; (800136c <SystemInit+0xe4>)
 800130e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001310:	4b13      	ldr	r3, [pc, #76]	; (8001360 <SystemInit+0xd8>)
 8001312:	4a17      	ldr	r2, [pc, #92]	; (8001370 <SystemInit+0xe8>)
 8001314:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001316:	4b12      	ldr	r3, [pc, #72]	; (8001360 <SystemInit+0xd8>)
 8001318:	2200      	movs	r2, #0
 800131a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800131c:	4b10      	ldr	r3, [pc, #64]	; (8001360 <SystemInit+0xd8>)
 800131e:	4a14      	ldr	r2, [pc, #80]	; (8001370 <SystemInit+0xe8>)
 8001320:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001322:	4b0f      	ldr	r3, [pc, #60]	; (8001360 <SystemInit+0xd8>)
 8001324:	2200      	movs	r2, #0
 8001326:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001328:	4b0d      	ldr	r3, [pc, #52]	; (8001360 <SystemInit+0xd8>)
 800132a:	4a11      	ldr	r2, [pc, #68]	; (8001370 <SystemInit+0xe8>)
 800132c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800132e:	4b0c      	ldr	r3, [pc, #48]	; (8001360 <SystemInit+0xd8>)
 8001330:	2200      	movs	r2, #0
 8001332:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001334:	4b0a      	ldr	r3, [pc, #40]	; (8001360 <SystemInit+0xd8>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a09      	ldr	r2, [pc, #36]	; (8001360 <SystemInit+0xd8>)
 800133a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800133e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001340:	4b07      	ldr	r3, [pc, #28]	; (8001360 <SystemInit+0xd8>)
 8001342:	2200      	movs	r2, #0
 8001344:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001346:	4b0b      	ldr	r3, [pc, #44]	; (8001374 <SystemInit+0xec>)
 8001348:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800134c:	601a      	str	r2, [r3, #0]
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/

}
 800134e:	bf00      	nop
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr
 8001358:	e000ed00 	.word	0xe000ed00
 800135c:	52002000 	.word	0x52002000
 8001360:	58024400 	.word	0x58024400
 8001364:	eaf6ed7f 	.word	0xeaf6ed7f
 8001368:	02020200 	.word	0x02020200
 800136c:	01ff0000 	.word	0x01ff0000
 8001370:	01010280 	.word	0x01010280
 8001374:	52004000 	.word	0x52004000

08001378 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001378:	f8df d034 	ldr.w	sp, [pc, #52]	; 80013b0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 800137c:	f7ff ff84 	bl	8001288 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001380:	480c      	ldr	r0, [pc, #48]	; (80013b4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001382:	490d      	ldr	r1, [pc, #52]	; (80013b8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001384:	4a0d      	ldr	r2, [pc, #52]	; (80013bc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001386:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001388:	e002      	b.n	8001390 <LoopCopyDataInit>

0800138a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800138a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800138c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800138e:	3304      	adds	r3, #4

08001390 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 8001390:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001392:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001394:	d3f9      	bcc.n	800138a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001396:	4a0a      	ldr	r2, [pc, #40]	; (80013c0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001398:	4c0a      	ldr	r4, [pc, #40]	; (80013c4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800139a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800139c:	e001      	b.n	80013a2 <LoopFillZerobss>

0800139e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800139e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013a0:	3204      	adds	r2, #4

080013a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013a4:	d3fb      	bcc.n	800139e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80013a6:	f006 f8f9 	bl	800759c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013aa:	f7ff fdf9 	bl	8000fa0 <main>
  bx  lr
 80013ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80013b0:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 80013b4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80013b8:	24000078 	.word	0x24000078
  ldr r2, =_sidata
 80013bc:	08007924 	.word	0x08007924
  ldr r2, =_sbss
 80013c0:	24000078 	.word	0x24000078
  ldr r4, =_ebss
 80013c4:	2402682c 	.word	0x2402682c

080013c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013c8:	e7fe      	b.n	80013c8 <ADC_IRQHandler>
	...

080013cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013d2:	2003      	movs	r0, #3
 80013d4:	f000 f927 	bl	8001626 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80013d8:	f001 fdd2 	bl	8002f80 <HAL_RCC_GetSysClockFreq>
 80013dc:	4602      	mov	r2, r0
 80013de:	4b15      	ldr	r3, [pc, #84]	; (8001434 <HAL_Init+0x68>)
 80013e0:	699b      	ldr	r3, [r3, #24]
 80013e2:	0a1b      	lsrs	r3, r3, #8
 80013e4:	f003 030f 	and.w	r3, r3, #15
 80013e8:	4913      	ldr	r1, [pc, #76]	; (8001438 <HAL_Init+0x6c>)
 80013ea:	5ccb      	ldrb	r3, [r1, r3]
 80013ec:	f003 031f 	and.w	r3, r3, #31
 80013f0:	fa22 f303 	lsr.w	r3, r2, r3
 80013f4:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80013f6:	4b0f      	ldr	r3, [pc, #60]	; (8001434 <HAL_Init+0x68>)
 80013f8:	699b      	ldr	r3, [r3, #24]
 80013fa:	f003 030f 	and.w	r3, r3, #15
 80013fe:	4a0e      	ldr	r2, [pc, #56]	; (8001438 <HAL_Init+0x6c>)
 8001400:	5cd3      	ldrb	r3, [r2, r3]
 8001402:	f003 031f 	and.w	r3, r3, #31
 8001406:	687a      	ldr	r2, [r7, #4]
 8001408:	fa22 f303 	lsr.w	r3, r2, r3
 800140c:	4a0b      	ldr	r2, [pc, #44]	; (800143c <HAL_Init+0x70>)
 800140e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001410:	4a0b      	ldr	r2, [pc, #44]	; (8001440 <HAL_Init+0x74>)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001416:	200f      	movs	r0, #15
 8001418:	f7ff feaa 	bl	8001170 <HAL_InitTick>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001422:	2301      	movs	r3, #1
 8001424:	e002      	b.n	800142c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001426:	f7ff fe85 	bl	8001134 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800142a:	2300      	movs	r3, #0
}
 800142c:	4618      	mov	r0, r3
 800142e:	3708      	adds	r7, #8
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	58024400 	.word	0x58024400
 8001438:	080078ac 	.word	0x080078ac
 800143c:	24000004 	.word	0x24000004
 8001440:	24000000 	.word	0x24000000

08001444 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001448:	4b06      	ldr	r3, [pc, #24]	; (8001464 <HAL_IncTick+0x20>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	461a      	mov	r2, r3
 800144e:	4b06      	ldr	r3, [pc, #24]	; (8001468 <HAL_IncTick+0x24>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4413      	add	r3, r2
 8001454:	4a04      	ldr	r2, [pc, #16]	; (8001468 <HAL_IncTick+0x24>)
 8001456:	6013      	str	r3, [r2, #0]
}
 8001458:	bf00      	nop
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop
 8001464:	2400000c 	.word	0x2400000c
 8001468:	240267dc 	.word	0x240267dc

0800146c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  return uwTick;
 8001470:	4b03      	ldr	r3, [pc, #12]	; (8001480 <HAL_GetTick+0x14>)
 8001472:	681b      	ldr	r3, [r3, #0]
}
 8001474:	4618      	mov	r0, r3
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	240267dc 	.word	0x240267dc

08001484 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800148c:	f7ff ffee 	bl	800146c <HAL_GetTick>
 8001490:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	f1b3 3fff 	cmp.w	r3, #4294967295
 800149c:	d005      	beq.n	80014aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800149e:	4b0a      	ldr	r3, [pc, #40]	; (80014c8 <HAL_Delay+0x44>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	461a      	mov	r2, r3
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	4413      	add	r3, r2
 80014a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014aa:	bf00      	nop
 80014ac:	f7ff ffde 	bl	800146c <HAL_GetTick>
 80014b0:	4602      	mov	r2, r0
 80014b2:	68bb      	ldr	r3, [r7, #8]
 80014b4:	1ad3      	subs	r3, r2, r3
 80014b6:	68fa      	ldr	r2, [r7, #12]
 80014b8:	429a      	cmp	r2, r3
 80014ba:	d8f7      	bhi.n	80014ac <HAL_Delay+0x28>
  {
  }
}
 80014bc:	bf00      	nop
 80014be:	bf00      	nop
 80014c0:	3710      	adds	r7, #16
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	2400000c 	.word	0x2400000c

080014cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b085      	sub	sp, #20
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	f003 0307 	and.w	r3, r3, #7
 80014da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014dc:	4b0b      	ldr	r3, [pc, #44]	; (800150c <__NVIC_SetPriorityGrouping+0x40>)
 80014de:	68db      	ldr	r3, [r3, #12]
 80014e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014e2:	68ba      	ldr	r2, [r7, #8]
 80014e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80014e8:	4013      	ands	r3, r2
 80014ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80014f4:	4b06      	ldr	r3, [pc, #24]	; (8001510 <__NVIC_SetPriorityGrouping+0x44>)
 80014f6:	4313      	orrs	r3, r2
 80014f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014fa:	4a04      	ldr	r2, [pc, #16]	; (800150c <__NVIC_SetPriorityGrouping+0x40>)
 80014fc:	68bb      	ldr	r3, [r7, #8]
 80014fe:	60d3      	str	r3, [r2, #12]
}
 8001500:	bf00      	nop
 8001502:	3714      	adds	r7, #20
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr
 800150c:	e000ed00 	.word	0xe000ed00
 8001510:	05fa0000 	.word	0x05fa0000

08001514 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001518:	4b04      	ldr	r3, [pc, #16]	; (800152c <__NVIC_GetPriorityGrouping+0x18>)
 800151a:	68db      	ldr	r3, [r3, #12]
 800151c:	0a1b      	lsrs	r3, r3, #8
 800151e:	f003 0307 	and.w	r3, r3, #7
}
 8001522:	4618      	mov	r0, r3
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr
 800152c:	e000ed00 	.word	0xe000ed00

08001530 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	4603      	mov	r3, r0
 8001538:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800153a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800153e:	2b00      	cmp	r3, #0
 8001540:	db0b      	blt.n	800155a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001542:	88fb      	ldrh	r3, [r7, #6]
 8001544:	f003 021f 	and.w	r2, r3, #31
 8001548:	4907      	ldr	r1, [pc, #28]	; (8001568 <__NVIC_EnableIRQ+0x38>)
 800154a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800154e:	095b      	lsrs	r3, r3, #5
 8001550:	2001      	movs	r0, #1
 8001552:	fa00 f202 	lsl.w	r2, r0, r2
 8001556:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800155a:	bf00      	nop
 800155c:	370c      	adds	r7, #12
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop
 8001568:	e000e100 	.word	0xe000e100

0800156c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800156c:	b480      	push	{r7}
 800156e:	b083      	sub	sp, #12
 8001570:	af00      	add	r7, sp, #0
 8001572:	4603      	mov	r3, r0
 8001574:	6039      	str	r1, [r7, #0]
 8001576:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001578:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800157c:	2b00      	cmp	r3, #0
 800157e:	db0a      	blt.n	8001596 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	b2da      	uxtb	r2, r3
 8001584:	490c      	ldr	r1, [pc, #48]	; (80015b8 <__NVIC_SetPriority+0x4c>)
 8001586:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800158a:	0112      	lsls	r2, r2, #4
 800158c:	b2d2      	uxtb	r2, r2
 800158e:	440b      	add	r3, r1
 8001590:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001594:	e00a      	b.n	80015ac <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	b2da      	uxtb	r2, r3
 800159a:	4908      	ldr	r1, [pc, #32]	; (80015bc <__NVIC_SetPriority+0x50>)
 800159c:	88fb      	ldrh	r3, [r7, #6]
 800159e:	f003 030f 	and.w	r3, r3, #15
 80015a2:	3b04      	subs	r3, #4
 80015a4:	0112      	lsls	r2, r2, #4
 80015a6:	b2d2      	uxtb	r2, r2
 80015a8:	440b      	add	r3, r1
 80015aa:	761a      	strb	r2, [r3, #24]
}
 80015ac:	bf00      	nop
 80015ae:	370c      	adds	r7, #12
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr
 80015b8:	e000e100 	.word	0xe000e100
 80015bc:	e000ed00 	.word	0xe000ed00

080015c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b089      	sub	sp, #36	; 0x24
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	60f8      	str	r0, [r7, #12]
 80015c8:	60b9      	str	r1, [r7, #8]
 80015ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	f003 0307 	and.w	r3, r3, #7
 80015d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015d4:	69fb      	ldr	r3, [r7, #28]
 80015d6:	f1c3 0307 	rsb	r3, r3, #7
 80015da:	2b04      	cmp	r3, #4
 80015dc:	bf28      	it	cs
 80015de:	2304      	movcs	r3, #4
 80015e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015e2:	69fb      	ldr	r3, [r7, #28]
 80015e4:	3304      	adds	r3, #4
 80015e6:	2b06      	cmp	r3, #6
 80015e8:	d902      	bls.n	80015f0 <NVIC_EncodePriority+0x30>
 80015ea:	69fb      	ldr	r3, [r7, #28]
 80015ec:	3b03      	subs	r3, #3
 80015ee:	e000      	b.n	80015f2 <NVIC_EncodePriority+0x32>
 80015f0:	2300      	movs	r3, #0
 80015f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015f4:	f04f 32ff 	mov.w	r2, #4294967295
 80015f8:	69bb      	ldr	r3, [r7, #24]
 80015fa:	fa02 f303 	lsl.w	r3, r2, r3
 80015fe:	43da      	mvns	r2, r3
 8001600:	68bb      	ldr	r3, [r7, #8]
 8001602:	401a      	ands	r2, r3
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001608:	f04f 31ff 	mov.w	r1, #4294967295
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	fa01 f303 	lsl.w	r3, r1, r3
 8001612:	43d9      	mvns	r1, r3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001618:	4313      	orrs	r3, r2
         );
}
 800161a:	4618      	mov	r0, r3
 800161c:	3724      	adds	r7, #36	; 0x24
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr

08001626 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001626:	b580      	push	{r7, lr}
 8001628:	b082      	sub	sp, #8
 800162a:	af00      	add	r7, sp, #0
 800162c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800162e:	6878      	ldr	r0, [r7, #4]
 8001630:	f7ff ff4c 	bl	80014cc <__NVIC_SetPriorityGrouping>
}
 8001634:	bf00      	nop
 8001636:	3708      	adds	r7, #8
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}

0800163c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b086      	sub	sp, #24
 8001640:	af00      	add	r7, sp, #0
 8001642:	4603      	mov	r3, r0
 8001644:	60b9      	str	r1, [r7, #8]
 8001646:	607a      	str	r2, [r7, #4]
 8001648:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800164a:	f7ff ff63 	bl	8001514 <__NVIC_GetPriorityGrouping>
 800164e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001650:	687a      	ldr	r2, [r7, #4]
 8001652:	68b9      	ldr	r1, [r7, #8]
 8001654:	6978      	ldr	r0, [r7, #20]
 8001656:	f7ff ffb3 	bl	80015c0 <NVIC_EncodePriority>
 800165a:	4602      	mov	r2, r0
 800165c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001660:	4611      	mov	r1, r2
 8001662:	4618      	mov	r0, r3
 8001664:	f7ff ff82 	bl	800156c <__NVIC_SetPriority>
}
 8001668:	bf00      	nop
 800166a:	3718      	adds	r7, #24
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}

08001670 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	4603      	mov	r3, r0
 8001678:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800167a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800167e:	4618      	mov	r0, r3
 8001680:	f7ff ff56 	bl	8001530 <__NVIC_EnableIRQ>
}
 8001684:	bf00      	nop
 8001686:	3708      	adds	r7, #8
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}

0800168c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b098      	sub	sp, #96	; 0x60
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8001694:	4a84      	ldr	r2, [pc, #528]	; (80018a8 <HAL_FDCAN_Init+0x21c>)
 8001696:	f107 030c 	add.w	r3, r7, #12
 800169a:	4611      	mov	r1, r2
 800169c:	224c      	movs	r2, #76	; 0x4c
 800169e:	4618      	mov	r0, r3
 80016a0:	f005 ffa2 	bl	80075e8 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d101      	bne.n	80016ae <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e1ca      	b.n	8001a44 <HAL_FDCAN_Init+0x3b8>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a7e      	ldr	r2, [pc, #504]	; (80018ac <HAL_FDCAN_Init+0x220>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d106      	bne.n	80016c6 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80016c0:	461a      	mov	r2, r3
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d106      	bne.n	80016e0 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2200      	movs	r2, #0
 80016d6:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80016da:	6878      	ldr	r0, [r7, #4]
 80016dc:	f7ff fac2 	bl	8000c64 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	699a      	ldr	r2, [r3, #24]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f022 0210 	bic.w	r2, r2, #16
 80016ee:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80016f0:	f7ff febc 	bl	800146c <HAL_GetTick>
 80016f4:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80016f6:	e014      	b.n	8001722 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80016f8:	f7ff feb8 	bl	800146c <HAL_GetTick>
 80016fc:	4602      	mov	r2, r0
 80016fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	2b0a      	cmp	r3, #10
 8001704:	d90d      	bls.n	8001722 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800170c:	f043 0201 	orr.w	r2, r3, #1
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2203      	movs	r2, #3
 800171a:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e190      	b.n	8001a44 <HAL_FDCAN_Init+0x3b8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	699b      	ldr	r3, [r3, #24]
 8001728:	f003 0308 	and.w	r3, r3, #8
 800172c:	2b08      	cmp	r3, #8
 800172e:	d0e3      	beq.n	80016f8 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	699a      	ldr	r2, [r3, #24]
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f042 0201 	orr.w	r2, r2, #1
 800173e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001740:	f7ff fe94 	bl	800146c <HAL_GetTick>
 8001744:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001746:	e014      	b.n	8001772 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001748:	f7ff fe90 	bl	800146c <HAL_GetTick>
 800174c:	4602      	mov	r2, r0
 800174e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	2b0a      	cmp	r3, #10
 8001754:	d90d      	bls.n	8001772 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800175c:	f043 0201 	orr.w	r2, r3, #1
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2203      	movs	r2, #3
 800176a:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e168      	b.n	8001a44 <HAL_FDCAN_Init+0x3b8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	699b      	ldr	r3, [r3, #24]
 8001778:	f003 0301 	and.w	r3, r3, #1
 800177c:	2b00      	cmp	r3, #0
 800177e:	d0e3      	beq.n	8001748 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	699a      	ldr	r2, [r3, #24]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f042 0202 	orr.w	r2, r2, #2
 800178e:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	7c1b      	ldrb	r3, [r3, #16]
 8001794:	2b01      	cmp	r3, #1
 8001796:	d108      	bne.n	80017aa <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	699a      	ldr	r2, [r3, #24]
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80017a6:	619a      	str	r2, [r3, #24]
 80017a8:	e007      	b.n	80017ba <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	699a      	ldr	r2, [r3, #24]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80017b8:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	7c5b      	ldrb	r3, [r3, #17]
 80017be:	2b01      	cmp	r3, #1
 80017c0:	d108      	bne.n	80017d4 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	699a      	ldr	r2, [r3, #24]
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80017d0:	619a      	str	r2, [r3, #24]
 80017d2:	e007      	b.n	80017e4 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	699a      	ldr	r2, [r3, #24]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80017e2:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	7c9b      	ldrb	r3, [r3, #18]
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d108      	bne.n	80017fe <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	699a      	ldr	r2, [r3, #24]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80017fa:	619a      	str	r2, [r3, #24]
 80017fc:	e007      	b.n	800180e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	699a      	ldr	r2, [r3, #24]
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800180c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	699b      	ldr	r3, [r3, #24]
 8001814:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	689a      	ldr	r2, [r3, #8]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	430a      	orrs	r2, r1
 8001822:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	699a      	ldr	r2, [r3, #24]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8001832:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	691a      	ldr	r2, [r3, #16]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f022 0210 	bic.w	r2, r2, #16
 8001842:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	68db      	ldr	r3, [r3, #12]
 8001848:	2b01      	cmp	r3, #1
 800184a:	d108      	bne.n	800185e <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	699a      	ldr	r2, [r3, #24]
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f042 0204 	orr.w	r2, r2, #4
 800185a:	619a      	str	r2, [r3, #24]
 800185c:	e030      	b.n	80018c0 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	68db      	ldr	r3, [r3, #12]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d02c      	beq.n	80018c0 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	68db      	ldr	r3, [r3, #12]
 800186a:	2b02      	cmp	r3, #2
 800186c:	d020      	beq.n	80018b0 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	699a      	ldr	r2, [r3, #24]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800187c:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	691a      	ldr	r2, [r3, #16]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f042 0210 	orr.w	r2, r2, #16
 800188c:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	68db      	ldr	r3, [r3, #12]
 8001892:	2b03      	cmp	r3, #3
 8001894:	d114      	bne.n	80018c0 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	699a      	ldr	r2, [r3, #24]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f042 0220 	orr.w	r2, r2, #32
 80018a4:	619a      	str	r2, [r3, #24]
 80018a6:	e00b      	b.n	80018c0 <HAL_FDCAN_Init+0x234>
 80018a8:	080077dc 	.word	0x080077dc
 80018ac:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	699a      	ldr	r2, [r3, #24]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f042 0220 	orr.w	r2, r2, #32
 80018be:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	699b      	ldr	r3, [r3, #24]
 80018c4:	3b01      	subs	r3, #1
 80018c6:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	69db      	ldr	r3, [r3, #28]
 80018cc:	3b01      	subs	r3, #1
 80018ce:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80018d0:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6a1b      	ldr	r3, [r3, #32]
 80018d6:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80018d8:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	695b      	ldr	r3, [r3, #20]
 80018e0:	3b01      	subs	r3, #1
 80018e2:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80018e8:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80018ea:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80018f4:	d115      	bne.n	8001922 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018fa:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001900:	3b01      	subs	r3, #1
 8001902:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8001904:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190a:	3b01      	subs	r3, #1
 800190c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 800190e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001916:	3b01      	subs	r3, #1
 8001918:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 800191e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8001920:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001926:	2b00      	cmp	r3, #0
 8001928:	d00a      	beq.n	8001940 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	430a      	orrs	r2, r1
 800193c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001948:	4413      	add	r3, r2
 800194a:	2b00      	cmp	r3, #0
 800194c:	d012      	beq.n	8001974 <HAL_FDCAN_Init+0x2e8>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8001956:	f023 0107 	bic.w	r1, r3, #7
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800195e:	009b      	lsls	r3, r3, #2
 8001960:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001964:	4413      	add	r3, r2
 8001966:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	430a      	orrs	r2, r1
 8001970:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001978:	2b00      	cmp	r3, #0
 800197a:	d012      	beq.n	80019a2 <HAL_FDCAN_Init+0x316>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8001984:	f023 0107 	bic.w	r1, r3, #7
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198c:	009b      	lsls	r3, r3, #2
 800198e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001992:	4413      	add	r3, r2
 8001994:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	430a      	orrs	r2, r1
 800199e:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d013      	beq.n	80019d2 <HAL_FDCAN_Init+0x346>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80019b2:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80019c0:	4413      	add	r3, r2
 80019c2:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80019c6:	011a      	lsls	r2, r3, #4
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	430a      	orrs	r2, r1
 80019ce:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d013      	beq.n	8001a02 <HAL_FDCAN_Init+0x376>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80019e2:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019ea:	009b      	lsls	r3, r3, #2
 80019ec:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80019f0:	4413      	add	r3, r2
 80019f2:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80019f6:	021a      	lsls	r2, r3, #8
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	430a      	orrs	r2, r1
 80019fe:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a11      	ldr	r2, [pc, #68]	; (8001a4c <HAL_FDCAN_Init+0x3c0>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d107      	bne.n	8001a1c <HAL_FDCAN_Init+0x390>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	689a      	ldr	r2, [r3, #8]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	f022 0203 	bic.w	r2, r2, #3
 8001a1a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2200      	movs	r2, #0
 8001a20:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2200      	movs	r2, #0
 8001a28:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2201      	movs	r2, #1
 8001a30:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8001a34:	6878      	ldr	r0, [r7, #4]
 8001a36:	f000 f927 	bl	8001c88 <FDCAN_CalcultateRamBlockAddresses>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 8001a40:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	3760      	adds	r7, #96	; 0x60
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	4000a000 	.word	0x4000a000

08001a50 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b087      	sub	sp, #28
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
 8001a58:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8001a60:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001a62:	7bfb      	ldrb	r3, [r7, #15]
 8001a64:	2b01      	cmp	r3, #1
 8001a66:	d002      	beq.n	8001a6e <HAL_FDCAN_ConfigFilter+0x1e>
 8001a68:	7bfb      	ldrb	r3, [r7, #15]
 8001a6a:	2b02      	cmp	r3, #2
 8001a6c:	d157      	bne.n	8001b1e <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d12b      	bne.n	8001ace <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	68db      	ldr	r3, [r3, #12]
 8001a7a:	2b07      	cmp	r3, #7
 8001a7c:	d10d      	bne.n	8001a9a <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	691b      	ldr	r3, [r3, #16]
 8001a82:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	69db      	ldr	r3, [r3, #28]
 8001a88:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8001a8a:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8001a90:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8001a92:	f043 5360 	orr.w	r3, r3, #939524096	; 0x38000000
 8001a96:	617b      	str	r3, [r7, #20]
 8001a98:	e00e      	b.n	8001ab8 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001aa6:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	691b      	ldr	r3, [r3, #16]
 8001aac:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8001aae:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	009b      	lsls	r3, r3, #2
 8001ac2:	4413      	add	r3, r2
 8001ac4:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8001ac6:	68bb      	ldr	r3, [r7, #8]
 8001ac8:	697a      	ldr	r2, [r7, #20]
 8001aca:	601a      	str	r2, [r3, #0]
 8001acc:	e025      	b.n	8001b1a <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	68db      	ldr	r3, [r3, #12]
 8001ad2:	075a      	lsls	r2, r3, #29
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	691b      	ldr	r3, [r3, #16]
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	2b07      	cmp	r3, #7
 8001ae2:	d103      	bne.n	8001aec <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	699b      	ldr	r3, [r3, #24]
 8001ae8:	613b      	str	r3, [r7, #16]
 8001aea:	e006      	b.n	8001afa <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	079a      	lsls	r2, r3, #30
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	695b      	ldr	r3, [r3, #20]
 8001af6:	4313      	orrs	r3, r2
 8001af8:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	00db      	lsls	r3, r3, #3
 8001b04:	4413      	add	r3, r2
 8001b06:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	697a      	ldr	r2, [r7, #20]
 8001b0c:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8001b0e:	68bb      	ldr	r3, [r7, #8]
 8001b10:	3304      	adds	r3, #4
 8001b12:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	693a      	ldr	r2, [r7, #16]
 8001b18:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	e008      	b.n	8001b30 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001b24:	f043 0202 	orr.w	r2, r3, #2
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
  }
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	371c      	adds	r7, #28
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr

08001b3c <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	d111      	bne.n	8001b74 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2202      	movs	r2, #2
 8001b54:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	699a      	ldr	r2, [r3, #24]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f022 0201 	bic.w	r2, r2, #1
 8001b66:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Return function status */
    return HAL_OK;
 8001b70:	2300      	movs	r3, #0
 8001b72:	e008      	b.n	8001b86 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001b7a:	f043 0204 	orr.w	r2, r3, #4
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 8001b84:	2301      	movs	r3, #1
  }
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	370c      	adds	r7, #12
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
	...

08001b94 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_COMPLETE
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs, uint32_t BufferIndexes)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b087      	sub	sp, #28
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	60f8      	str	r0, [r7, #12]
 8001b9c:	60b9      	str	r1, [r7, #8]
 8001b9e:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8001ba6:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001ba8:	7dfb      	ldrb	r3, [r7, #23]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d002      	beq.n	8001bb4 <HAL_FDCAN_ActivateNotification+0x20>
 8001bae:	7dfb      	ldrb	r3, [r7, #23]
 8001bb0:	2b02      	cmp	r3, #2
 8001bb2:	d155      	bne.n	8001c60 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d108      	bne.n	8001bd4 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f042 0201 	orr.w	r2, r2, #1
 8001bd0:	65da      	str	r2, [r3, #92]	; 0x5c
 8001bd2:	e014      	b.n	8001bfe <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001bda:	68bb      	ldr	r3, [r7, #8]
 8001bdc:	4013      	ands	r3, r2
 8001bde:	68ba      	ldr	r2, [r7, #8]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d108      	bne.n	8001bf6 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f042 0202 	orr.w	r2, r2, #2
 8001bf2:	65da      	str	r2, [r3, #92]	; 0x5c
 8001bf4:	e003      	b.n	8001bfe <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	2203      	movs	r2, #3
 8001bfc:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8001bfe:	68bb      	ldr	r3, [r7, #8]
 8001c00:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d009      	beq.n	8001c1c <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	687a      	ldr	r2, [r7, #4]
 8001c16:	430a      	orrs	r2, r1
 8001c18:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d009      	beq.n	8001c3a <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f8d3 10e4 	ldr.w	r1, [r3, #228]	; 0xe4
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	687a      	ldr	r2, [r7, #4]
 8001c34:	430a      	orrs	r2, r1
 8001c36:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8001c40:	68ba      	ldr	r2, [r7, #8]
 8001c42:	4b0f      	ldr	r3, [pc, #60]	; (8001c80 <HAL_FDCAN_ActivateNotification+0xec>)
 8001c44:	4013      	ands	r3, r2
 8001c46:	68fa      	ldr	r2, [r7, #12]
 8001c48:	6812      	ldr	r2, [r2, #0]
 8001c4a:	430b      	orrs	r3, r1
 8001c4c:	6553      	str	r3, [r2, #84]	; 0x54
 8001c4e:	4b0d      	ldr	r3, [pc, #52]	; (8001c84 <HAL_FDCAN_ActivateNotification+0xf0>)
 8001c50:	695a      	ldr	r2, [r3, #20]
 8001c52:	68bb      	ldr	r3, [r7, #8]
 8001c54:	0f9b      	lsrs	r3, r3, #30
 8001c56:	490b      	ldr	r1, [pc, #44]	; (8001c84 <HAL_FDCAN_ActivateNotification+0xf0>)
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	e008      	b.n	8001c72 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001c66:	f043 0202 	orr.w	r2, r3, #2
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
  }
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	371c      	adds	r7, #28
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	3fcfffff 	.word	0x3fcfffff
 8001c84:	4000a800 	.word	0x4000a800

08001c88 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b085      	sub	sp, #20
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c94:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8001c9e:	4ba7      	ldr	r3, [pc, #668]	; (8001f3c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	68ba      	ldr	r2, [r7, #8]
 8001ca4:	0091      	lsls	r1, r2, #2
 8001ca6:	687a      	ldr	r2, [r7, #4]
 8001ca8:	6812      	ldr	r2, [r2, #0]
 8001caa:	430b      	orrs	r3, r1
 8001cac:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001cb8:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cc0:	041a      	lsls	r2, r3, #16
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	430a      	orrs	r2, r1
 8001cc8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cd0:	68ba      	ldr	r2, [r7, #8]
 8001cd2:	4413      	add	r3, r2
 8001cd4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001cde:	4b97      	ldr	r3, [pc, #604]	; (8001f3c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	68ba      	ldr	r2, [r7, #8]
 8001ce4:	0091      	lsls	r1, r2, #2
 8001ce6:	687a      	ldr	r2, [r7, #4]
 8001ce8:	6812      	ldr	r2, [r2, #0]
 8001cea:	430b      	orrs	r3, r1
 8001cec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cf8:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d00:	041a      	lsls	r2, r3, #16
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	430a      	orrs	r2, r1
 8001d08:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d10:	005b      	lsls	r3, r3, #1
 8001d12:	68ba      	ldr	r2, [r7, #8]
 8001d14:	4413      	add	r3, r2
 8001d16:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8001d20:	4b86      	ldr	r3, [pc, #536]	; (8001f3c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001d22:	4013      	ands	r3, r2
 8001d24:	68ba      	ldr	r2, [r7, #8]
 8001d26:	0091      	lsls	r1, r2, #2
 8001d28:	687a      	ldr	r2, [r7, #4]
 8001d2a:	6812      	ldr	r2, [r2, #0]
 8001d2c:	430b      	orrs	r3, r1
 8001d2e:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8001d3a:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d42:	041a      	lsls	r2, r3, #16
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	430a      	orrs	r2, r1
 8001d4a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d52:	687a      	ldr	r2, [r7, #4]
 8001d54:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001d56:	fb02 f303 	mul.w	r3, r2, r3
 8001d5a:	68ba      	ldr	r2, [r7, #8]
 8001d5c:	4413      	add	r3, r2
 8001d5e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001d68:	4b74      	ldr	r3, [pc, #464]	; (8001f3c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	68ba      	ldr	r2, [r7, #8]
 8001d6e:	0091      	lsls	r1, r2, #2
 8001d70:	687a      	ldr	r2, [r7, #4]
 8001d72:	6812      	ldr	r2, [r2, #0]
 8001d74:	430b      	orrs	r3, r1
 8001d76:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8001d82:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d8a:	041a      	lsls	r2, r3, #16
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	430a      	orrs	r2, r1
 8001d92:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d9a:	687a      	ldr	r2, [r7, #4]
 8001d9c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001d9e:	fb02 f303 	mul.w	r3, r2, r3
 8001da2:	68ba      	ldr	r2, [r7, #8]
 8001da4:	4413      	add	r3, r2
 8001da6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8001db0:	4b62      	ldr	r3, [pc, #392]	; (8001f3c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001db2:	4013      	ands	r3, r2
 8001db4:	68ba      	ldr	r2, [r7, #8]
 8001db6:	0091      	lsls	r1, r2, #2
 8001db8:	687a      	ldr	r2, [r7, #4]
 8001dba:	6812      	ldr	r2, [r2, #0]
 8001dbc:	430b      	orrs	r3, r1
 8001dbe:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001dc6:	687a      	ldr	r2, [r7, #4]
 8001dc8:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8001dca:	fb02 f303 	mul.w	r3, r2, r3
 8001dce:	68ba      	ldr	r2, [r7, #8]
 8001dd0:	4413      	add	r3, r2
 8001dd2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8001ddc:	4b57      	ldr	r3, [pc, #348]	; (8001f3c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001dde:	4013      	ands	r3, r2
 8001de0:	68ba      	ldr	r2, [r7, #8]
 8001de2:	0091      	lsls	r1, r2, #2
 8001de4:	687a      	ldr	r2, [r7, #4]
 8001de6:	6812      	ldr	r2, [r2, #0]
 8001de8:	430b      	orrs	r3, r1
 8001dea:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001df6:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dfe:	041a      	lsls	r2, r3, #16
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	430a      	orrs	r2, r1
 8001e06:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e0e:	005b      	lsls	r3, r3, #1
 8001e10:	68ba      	ldr	r2, [r7, #8]
 8001e12:	4413      	add	r3, r2
 8001e14:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8001e1e:	4b47      	ldr	r3, [pc, #284]	; (8001f3c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001e20:	4013      	ands	r3, r2
 8001e22:	68ba      	ldr	r2, [r7, #8]
 8001e24:	0091      	lsls	r1, r2, #2
 8001e26:	687a      	ldr	r2, [r7, #4]
 8001e28:	6812      	ldr	r2, [r2, #0]
 8001e2a:	430b      	orrs	r3, r1
 8001e2c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001e38:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e40:	041a      	lsls	r2, r3, #16
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	430a      	orrs	r2, r1
 8001e48:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001e54:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e5c:	061a      	lsls	r2, r3, #24
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	430a      	orrs	r2, r1
 8001e64:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e6c:	4b34      	ldr	r3, [pc, #208]	; (8001f40 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8001e6e:	4413      	add	r3, r2
 8001e70:	009a      	lsls	r2, r3, #2
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	441a      	add	r2, r3
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e8e:	00db      	lsls	r3, r3, #3
 8001e90:	441a      	add	r2, r3
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9e:	6879      	ldr	r1, [r7, #4]
 8001ea0:	6c49      	ldr	r1, [r1, #68]	; 0x44
 8001ea2:	fb01 f303 	mul.w	r3, r1, r3
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	441a      	add	r2, r3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001eb6:	6879      	ldr	r1, [r7, #4]
 8001eb8:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 8001eba:	fb01 f303 	mul.w	r3, r1, r3
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	441a      	add	r2, r3
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ece:	6879      	ldr	r1, [r7, #4]
 8001ed0:	6d49      	ldr	r1, [r1, #84]	; 0x54
 8001ed2:	fb01 f303 	mul.w	r3, r1, r3
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	441a      	add	r2, r3
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eea:	00db      	lsls	r3, r3, #3
 8001eec:	441a      	add	r2, r3
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001efe:	6879      	ldr	r1, [r7, #4]
 8001f00:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8001f02:	fb01 f303 	mul.w	r3, r1, r3
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	441a      	add	r2, r3
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f1a:	6879      	ldr	r1, [r7, #4]
 8001f1c:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8001f1e:	fb01 f303 	mul.w	r3, r1, r3
 8001f22:	009b      	lsls	r3, r3, #2
 8001f24:	441a      	add	r2, r3
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f32:	4a04      	ldr	r2, [pc, #16]	; (8001f44 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d915      	bls.n	8001f64 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8001f38:	e006      	b.n	8001f48 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8001f3a:	bf00      	nop
 8001f3c:	ffff0003 	.word	0xffff0003
 8001f40:	10002b00 	.word	0x10002b00
 8001f44:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001f4e:	f043 0220 	orr.w	r2, r3, #32
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2203      	movs	r2, #3
 8001f5c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 8001f60:	2301      	movs	r3, #1
 8001f62:	e010      	b.n	8001f86 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001f68:	60fb      	str	r3, [r7, #12]
 8001f6a:	e005      	b.n	8001f78 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	3304      	adds	r3, #4
 8001f76:	60fb      	str	r3, [r7, #12]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f7e:	68fa      	ldr	r2, [r7, #12]
 8001f80:	429a      	cmp	r2, r3
 8001f82:	d3f3      	bcc.n	8001f6c <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8001f84:	2300      	movs	r3, #0
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3714      	adds	r7, #20
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop

08001f94 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b089      	sub	sp, #36	; 0x24
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
 8001f9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001fa2:	4b89      	ldr	r3, [pc, #548]	; (80021c8 <HAL_GPIO_Init+0x234>)
 8001fa4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001fa6:	e194      	b.n	80022d2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	2101      	movs	r1, #1
 8001fae:	69fb      	ldr	r3, [r7, #28]
 8001fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	f000 8186 	beq.w	80022cc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	f003 0303 	and.w	r3, r3, #3
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d005      	beq.n	8001fd8 <HAL_GPIO_Init+0x44>
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f003 0303 	and.w	r3, r3, #3
 8001fd4:	2b02      	cmp	r3, #2
 8001fd6:	d130      	bne.n	800203a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	689b      	ldr	r3, [r3, #8]
 8001fdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	005b      	lsls	r3, r3, #1
 8001fe2:	2203      	movs	r2, #3
 8001fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe8:	43db      	mvns	r3, r3
 8001fea:	69ba      	ldr	r2, [r7, #24]
 8001fec:	4013      	ands	r3, r2
 8001fee:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	68da      	ldr	r2, [r3, #12]
 8001ff4:	69fb      	ldr	r3, [r7, #28]
 8001ff6:	005b      	lsls	r3, r3, #1
 8001ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffc:	69ba      	ldr	r2, [r7, #24]
 8001ffe:	4313      	orrs	r3, r2
 8002000:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	69ba      	ldr	r2, [r7, #24]
 8002006:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800200e:	2201      	movs	r2, #1
 8002010:	69fb      	ldr	r3, [r7, #28]
 8002012:	fa02 f303 	lsl.w	r3, r2, r3
 8002016:	43db      	mvns	r3, r3
 8002018:	69ba      	ldr	r2, [r7, #24]
 800201a:	4013      	ands	r3, r2
 800201c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	091b      	lsrs	r3, r3, #4
 8002024:	f003 0201 	and.w	r2, r3, #1
 8002028:	69fb      	ldr	r3, [r7, #28]
 800202a:	fa02 f303 	lsl.w	r3, r2, r3
 800202e:	69ba      	ldr	r2, [r7, #24]
 8002030:	4313      	orrs	r3, r2
 8002032:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	69ba      	ldr	r2, [r7, #24]
 8002038:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	f003 0303 	and.w	r3, r3, #3
 8002042:	2b03      	cmp	r3, #3
 8002044:	d017      	beq.n	8002076 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	68db      	ldr	r3, [r3, #12]
 800204a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800204c:	69fb      	ldr	r3, [r7, #28]
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	2203      	movs	r2, #3
 8002052:	fa02 f303 	lsl.w	r3, r2, r3
 8002056:	43db      	mvns	r3, r3
 8002058:	69ba      	ldr	r2, [r7, #24]
 800205a:	4013      	ands	r3, r2
 800205c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	689a      	ldr	r2, [r3, #8]
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	005b      	lsls	r3, r3, #1
 8002066:	fa02 f303 	lsl.w	r3, r2, r3
 800206a:	69ba      	ldr	r2, [r7, #24]
 800206c:	4313      	orrs	r3, r2
 800206e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	69ba      	ldr	r2, [r7, #24]
 8002074:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	f003 0303 	and.w	r3, r3, #3
 800207e:	2b02      	cmp	r3, #2
 8002080:	d123      	bne.n	80020ca <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	08da      	lsrs	r2, r3, #3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	3208      	adds	r2, #8
 800208a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800208e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002090:	69fb      	ldr	r3, [r7, #28]
 8002092:	f003 0307 	and.w	r3, r3, #7
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	220f      	movs	r2, #15
 800209a:	fa02 f303 	lsl.w	r3, r2, r3
 800209e:	43db      	mvns	r3, r3
 80020a0:	69ba      	ldr	r2, [r7, #24]
 80020a2:	4013      	ands	r3, r2
 80020a4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	691a      	ldr	r2, [r3, #16]
 80020aa:	69fb      	ldr	r3, [r7, #28]
 80020ac:	f003 0307 	and.w	r3, r3, #7
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	fa02 f303 	lsl.w	r3, r2, r3
 80020b6:	69ba      	ldr	r2, [r7, #24]
 80020b8:	4313      	orrs	r3, r2
 80020ba:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80020bc:	69fb      	ldr	r3, [r7, #28]
 80020be:	08da      	lsrs	r2, r3, #3
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	3208      	adds	r2, #8
 80020c4:	69b9      	ldr	r1, [r7, #24]
 80020c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80020d0:	69fb      	ldr	r3, [r7, #28]
 80020d2:	005b      	lsls	r3, r3, #1
 80020d4:	2203      	movs	r2, #3
 80020d6:	fa02 f303 	lsl.w	r3, r2, r3
 80020da:	43db      	mvns	r3, r3
 80020dc:	69ba      	ldr	r2, [r7, #24]
 80020de:	4013      	ands	r3, r2
 80020e0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	f003 0203 	and.w	r2, r3, #3
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	005b      	lsls	r3, r3, #1
 80020ee:	fa02 f303 	lsl.w	r3, r2, r3
 80020f2:	69ba      	ldr	r2, [r7, #24]
 80020f4:	4313      	orrs	r3, r2
 80020f6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	69ba      	ldr	r2, [r7, #24]
 80020fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002106:	2b00      	cmp	r3, #0
 8002108:	f000 80e0 	beq.w	80022cc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800210c:	4b2f      	ldr	r3, [pc, #188]	; (80021cc <HAL_GPIO_Init+0x238>)
 800210e:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8002112:	4a2e      	ldr	r2, [pc, #184]	; (80021cc <HAL_GPIO_Init+0x238>)
 8002114:	f043 0302 	orr.w	r3, r3, #2
 8002118:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 800211c:	4b2b      	ldr	r3, [pc, #172]	; (80021cc <HAL_GPIO_Init+0x238>)
 800211e:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8002122:	f003 0302 	and.w	r3, r3, #2
 8002126:	60fb      	str	r3, [r7, #12]
 8002128:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800212a:	4a29      	ldr	r2, [pc, #164]	; (80021d0 <HAL_GPIO_Init+0x23c>)
 800212c:	69fb      	ldr	r3, [r7, #28]
 800212e:	089b      	lsrs	r3, r3, #2
 8002130:	3302      	adds	r3, #2
 8002132:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002136:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002138:	69fb      	ldr	r3, [r7, #28]
 800213a:	f003 0303 	and.w	r3, r3, #3
 800213e:	009b      	lsls	r3, r3, #2
 8002140:	220f      	movs	r2, #15
 8002142:	fa02 f303 	lsl.w	r3, r2, r3
 8002146:	43db      	mvns	r3, r3
 8002148:	69ba      	ldr	r2, [r7, #24]
 800214a:	4013      	ands	r3, r2
 800214c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4a20      	ldr	r2, [pc, #128]	; (80021d4 <HAL_GPIO_Init+0x240>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d052      	beq.n	80021fc <HAL_GPIO_Init+0x268>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4a1f      	ldr	r2, [pc, #124]	; (80021d8 <HAL_GPIO_Init+0x244>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d031      	beq.n	80021c2 <HAL_GPIO_Init+0x22e>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	4a1e      	ldr	r2, [pc, #120]	; (80021dc <HAL_GPIO_Init+0x248>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d02b      	beq.n	80021be <HAL_GPIO_Init+0x22a>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4a1d      	ldr	r2, [pc, #116]	; (80021e0 <HAL_GPIO_Init+0x24c>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d025      	beq.n	80021ba <HAL_GPIO_Init+0x226>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4a1c      	ldr	r2, [pc, #112]	; (80021e4 <HAL_GPIO_Init+0x250>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d01f      	beq.n	80021b6 <HAL_GPIO_Init+0x222>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4a1b      	ldr	r2, [pc, #108]	; (80021e8 <HAL_GPIO_Init+0x254>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d019      	beq.n	80021b2 <HAL_GPIO_Init+0x21e>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4a1a      	ldr	r2, [pc, #104]	; (80021ec <HAL_GPIO_Init+0x258>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d013      	beq.n	80021ae <HAL_GPIO_Init+0x21a>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4a19      	ldr	r2, [pc, #100]	; (80021f0 <HAL_GPIO_Init+0x25c>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d00d      	beq.n	80021aa <HAL_GPIO_Init+0x216>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4a18      	ldr	r2, [pc, #96]	; (80021f4 <HAL_GPIO_Init+0x260>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d007      	beq.n	80021a6 <HAL_GPIO_Init+0x212>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4a17      	ldr	r2, [pc, #92]	; (80021f8 <HAL_GPIO_Init+0x264>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d101      	bne.n	80021a2 <HAL_GPIO_Init+0x20e>
 800219e:	2309      	movs	r3, #9
 80021a0:	e02d      	b.n	80021fe <HAL_GPIO_Init+0x26a>
 80021a2:	230a      	movs	r3, #10
 80021a4:	e02b      	b.n	80021fe <HAL_GPIO_Init+0x26a>
 80021a6:	2308      	movs	r3, #8
 80021a8:	e029      	b.n	80021fe <HAL_GPIO_Init+0x26a>
 80021aa:	2307      	movs	r3, #7
 80021ac:	e027      	b.n	80021fe <HAL_GPIO_Init+0x26a>
 80021ae:	2306      	movs	r3, #6
 80021b0:	e025      	b.n	80021fe <HAL_GPIO_Init+0x26a>
 80021b2:	2305      	movs	r3, #5
 80021b4:	e023      	b.n	80021fe <HAL_GPIO_Init+0x26a>
 80021b6:	2304      	movs	r3, #4
 80021b8:	e021      	b.n	80021fe <HAL_GPIO_Init+0x26a>
 80021ba:	2303      	movs	r3, #3
 80021bc:	e01f      	b.n	80021fe <HAL_GPIO_Init+0x26a>
 80021be:	2302      	movs	r3, #2
 80021c0:	e01d      	b.n	80021fe <HAL_GPIO_Init+0x26a>
 80021c2:	2301      	movs	r3, #1
 80021c4:	e01b      	b.n	80021fe <HAL_GPIO_Init+0x26a>
 80021c6:	bf00      	nop
 80021c8:	58000080 	.word	0x58000080
 80021cc:	58024400 	.word	0x58024400
 80021d0:	58000400 	.word	0x58000400
 80021d4:	58020000 	.word	0x58020000
 80021d8:	58020400 	.word	0x58020400
 80021dc:	58020800 	.word	0x58020800
 80021e0:	58020c00 	.word	0x58020c00
 80021e4:	58021000 	.word	0x58021000
 80021e8:	58021400 	.word	0x58021400
 80021ec:	58021800 	.word	0x58021800
 80021f0:	58021c00 	.word	0x58021c00
 80021f4:	58022000 	.word	0x58022000
 80021f8:	58022400 	.word	0x58022400
 80021fc:	2300      	movs	r3, #0
 80021fe:	69fa      	ldr	r2, [r7, #28]
 8002200:	f002 0203 	and.w	r2, r2, #3
 8002204:	0092      	lsls	r2, r2, #2
 8002206:	4093      	lsls	r3, r2
 8002208:	69ba      	ldr	r2, [r7, #24]
 800220a:	4313      	orrs	r3, r2
 800220c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800220e:	4938      	ldr	r1, [pc, #224]	; (80022f0 <HAL_GPIO_Init+0x35c>)
 8002210:	69fb      	ldr	r3, [r7, #28]
 8002212:	089b      	lsrs	r3, r3, #2
 8002214:	3302      	adds	r3, #2
 8002216:	69ba      	ldr	r2, [r7, #24]
 8002218:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800221c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	43db      	mvns	r3, r3
 8002228:	69ba      	ldr	r2, [r7, #24]
 800222a:	4013      	ands	r3, r2
 800222c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d003      	beq.n	8002242 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800223a:	69ba      	ldr	r2, [r7, #24]
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	4313      	orrs	r3, r2
 8002240:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002242:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002246:	69bb      	ldr	r3, [r7, #24]
 8002248:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800224a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	43db      	mvns	r3, r3
 8002256:	69ba      	ldr	r2, [r7, #24]
 8002258:	4013      	ands	r3, r2
 800225a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002264:	2b00      	cmp	r3, #0
 8002266:	d003      	beq.n	8002270 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002268:	69ba      	ldr	r2, [r7, #24]
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	4313      	orrs	r3, r2
 800226e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002270:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002274:	69bb      	ldr	r3, [r7, #24]
 8002276:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	43db      	mvns	r3, r3
 8002282:	69ba      	ldr	r2, [r7, #24]
 8002284:	4013      	ands	r3, r2
 8002286:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002290:	2b00      	cmp	r3, #0
 8002292:	d003      	beq.n	800229c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002294:	69ba      	ldr	r2, [r7, #24]
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	4313      	orrs	r3, r2
 800229a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	69ba      	ldr	r2, [r7, #24]
 80022a0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	43db      	mvns	r3, r3
 80022ac:	69ba      	ldr	r2, [r7, #24]
 80022ae:	4013      	ands	r3, r2
 80022b0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d003      	beq.n	80022c6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80022be:	69ba      	ldr	r2, [r7, #24]
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	69ba      	ldr	r2, [r7, #24]
 80022ca:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	3301      	adds	r3, #1
 80022d0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	69fb      	ldr	r3, [r7, #28]
 80022d8:	fa22 f303 	lsr.w	r3, r2, r3
 80022dc:	2b00      	cmp	r3, #0
 80022de:	f47f ae63 	bne.w	8001fa8 <HAL_GPIO_Init+0x14>
  }
}
 80022e2:	bf00      	nop
 80022e4:	bf00      	nop
 80022e6:	3724      	adds	r7, #36	; 0x24
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr
 80022f0:	58000400 	.word	0x58000400

080022f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b085      	sub	sp, #20
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	460b      	mov	r3, r1
 80022fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	691a      	ldr	r2, [r3, #16]
 8002304:	887b      	ldrh	r3, [r7, #2]
 8002306:	4013      	ands	r3, r2
 8002308:	2b00      	cmp	r3, #0
 800230a:	d002      	beq.n	8002312 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800230c:	2301      	movs	r3, #1
 800230e:	73fb      	strb	r3, [r7, #15]
 8002310:	e001      	b.n	8002316 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002312:	2300      	movs	r3, #0
 8002314:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002316:	7bfb      	ldrb	r3, [r7, #15]
}
 8002318:	4618      	mov	r0, r3
 800231a:	3714      	adds	r7, #20
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr

08002324 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
 800232c:	460b      	mov	r3, r1
 800232e:	807b      	strh	r3, [r7, #2]
 8002330:	4613      	mov	r3, r2
 8002332:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002334:	787b      	ldrb	r3, [r7, #1]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d003      	beq.n	8002342 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800233a:	887a      	ldrh	r2, [r7, #2]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002340:	e003      	b.n	800234a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002342:	887b      	ldrh	r3, [r7, #2]
 8002344:	041a      	lsls	r2, r3, #16
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	619a      	str	r2, [r3, #24]
}
 800234a:	bf00      	nop
 800234c:	370c      	adds	r7, #12
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
	...

08002358 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002360:	4b29      	ldr	r3, [pc, #164]	; (8002408 <HAL_PWREx_ConfigSupply+0xb0>)
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	f003 0307 	and.w	r3, r3, #7
 8002368:	2b06      	cmp	r3, #6
 800236a:	d00a      	beq.n	8002382 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800236c:	4b26      	ldr	r3, [pc, #152]	; (8002408 <HAL_PWREx_ConfigSupply+0xb0>)
 800236e:	68db      	ldr	r3, [r3, #12]
 8002370:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002374:	687a      	ldr	r2, [r7, #4]
 8002376:	429a      	cmp	r2, r3
 8002378:	d001      	beq.n	800237e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	e040      	b.n	8002400 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800237e:	2300      	movs	r3, #0
 8002380:	e03e      	b.n	8002400 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002382:	4b21      	ldr	r3, [pc, #132]	; (8002408 <HAL_PWREx_ConfigSupply+0xb0>)
 8002384:	68db      	ldr	r3, [r3, #12]
 8002386:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 800238a:	491f      	ldr	r1, [pc, #124]	; (8002408 <HAL_PWREx_ConfigSupply+0xb0>)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	4313      	orrs	r3, r2
 8002390:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002392:	f7ff f86b 	bl	800146c <HAL_GetTick>
 8002396:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002398:	e009      	b.n	80023ae <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800239a:	f7ff f867 	bl	800146c <HAL_GetTick>
 800239e:	4602      	mov	r2, r0
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	1ad3      	subs	r3, r2, r3
 80023a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80023a8:	d901      	bls.n	80023ae <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e028      	b.n	8002400 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80023ae:	4b16      	ldr	r3, [pc, #88]	; (8002408 <HAL_PWREx_ConfigSupply+0xb0>)
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80023b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023ba:	d1ee      	bne.n	800239a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2b1e      	cmp	r3, #30
 80023c0:	d008      	beq.n	80023d4 <HAL_PWREx_ConfigSupply+0x7c>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2b2e      	cmp	r3, #46	; 0x2e
 80023c6:	d005      	beq.n	80023d4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2b1d      	cmp	r3, #29
 80023cc:	d002      	beq.n	80023d4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2b2d      	cmp	r3, #45	; 0x2d
 80023d2:	d114      	bne.n	80023fe <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80023d4:	f7ff f84a 	bl	800146c <HAL_GetTick>
 80023d8:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80023da:	e009      	b.n	80023f0 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80023dc:	f7ff f846 	bl	800146c <HAL_GetTick>
 80023e0:	4602      	mov	r2, r0
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80023ea:	d901      	bls.n	80023f0 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e007      	b.n	8002400 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80023f0:	4b05      	ldr	r3, [pc, #20]	; (8002408 <HAL_PWREx_ConfigSupply+0xb0>)
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023fc:	d1ee      	bne.n	80023dc <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80023fe:	2300      	movs	r3, #0
}
 8002400:	4618      	mov	r0, r3
 8002402:	3710      	adds	r7, #16
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	58024800 	.word	0x58024800

0800240c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b08c      	sub	sp, #48	; 0x30
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d101      	bne.n	800241e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e3f3      	b.n	8002c06 <HAL_RCC_OscConfig+0x7fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0301 	and.w	r3, r3, #1
 8002426:	2b00      	cmp	r3, #0
 8002428:	f000 80b3 	beq.w	8002592 <HAL_RCC_OscConfig+0x186>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800242c:	4b9e      	ldr	r3, [pc, #632]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 800242e:	691b      	ldr	r3, [r3, #16]
 8002430:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002434:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002436:	4b9c      	ldr	r3, [pc, #624]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 8002438:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800243a:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800243c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800243e:	2b10      	cmp	r3, #16
 8002440:	d007      	beq.n	8002452 <HAL_RCC_OscConfig+0x46>
 8002442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002444:	2b18      	cmp	r3, #24
 8002446:	d112      	bne.n	800246e <HAL_RCC_OscConfig+0x62>
 8002448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800244a:	f003 0303 	and.w	r3, r3, #3
 800244e:	2b02      	cmp	r3, #2
 8002450:	d10d      	bne.n	800246e <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002452:	4b95      	ldr	r3, [pc, #596]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800245a:	2b00      	cmp	r3, #0
 800245c:	f000 8098 	beq.w	8002590 <HAL_RCC_OscConfig+0x184>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	2b00      	cmp	r3, #0
 8002466:	f040 8093 	bne.w	8002590 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e3cb      	b.n	8002c06 <HAL_RCC_OscConfig+0x7fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002476:	d106      	bne.n	8002486 <HAL_RCC_OscConfig+0x7a>
 8002478:	4b8b      	ldr	r3, [pc, #556]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a8a      	ldr	r2, [pc, #552]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 800247e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002482:	6013      	str	r3, [r2, #0]
 8002484:	e058      	b.n	8002538 <HAL_RCC_OscConfig+0x12c>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d112      	bne.n	80024b4 <HAL_RCC_OscConfig+0xa8>
 800248e:	4b86      	ldr	r3, [pc, #536]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4a85      	ldr	r2, [pc, #532]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 8002494:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002498:	6013      	str	r3, [r2, #0]
 800249a:	4b83      	ldr	r3, [pc, #524]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a82      	ldr	r2, [pc, #520]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 80024a0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80024a4:	6013      	str	r3, [r2, #0]
 80024a6:	4b80      	ldr	r3, [pc, #512]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a7f      	ldr	r2, [pc, #508]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 80024ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024b0:	6013      	str	r3, [r2, #0]
 80024b2:	e041      	b.n	8002538 <HAL_RCC_OscConfig+0x12c>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024bc:	d112      	bne.n	80024e4 <HAL_RCC_OscConfig+0xd8>
 80024be:	4b7a      	ldr	r3, [pc, #488]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a79      	ldr	r2, [pc, #484]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 80024c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024c8:	6013      	str	r3, [r2, #0]
 80024ca:	4b77      	ldr	r3, [pc, #476]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a76      	ldr	r2, [pc, #472]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 80024d0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80024d4:	6013      	str	r3, [r2, #0]
 80024d6:	4b74      	ldr	r3, [pc, #464]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a73      	ldr	r2, [pc, #460]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 80024dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024e0:	6013      	str	r3, [r2, #0]
 80024e2:	e029      	b.n	8002538 <HAL_RCC_OscConfig+0x12c>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 80024ec:	d112      	bne.n	8002514 <HAL_RCC_OscConfig+0x108>
 80024ee:	4b6e      	ldr	r3, [pc, #440]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a6d      	ldr	r2, [pc, #436]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 80024f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024f8:	6013      	str	r3, [r2, #0]
 80024fa:	4b6b      	ldr	r3, [pc, #428]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a6a      	ldr	r2, [pc, #424]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 8002500:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002504:	6013      	str	r3, [r2, #0]
 8002506:	4b68      	ldr	r3, [pc, #416]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a67      	ldr	r2, [pc, #412]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 800250c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002510:	6013      	str	r3, [r2, #0]
 8002512:	e011      	b.n	8002538 <HAL_RCC_OscConfig+0x12c>
 8002514:	4b64      	ldr	r3, [pc, #400]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a63      	ldr	r2, [pc, #396]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 800251a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800251e:	6013      	str	r3, [r2, #0]
 8002520:	4b61      	ldr	r3, [pc, #388]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a60      	ldr	r2, [pc, #384]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 8002526:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800252a:	6013      	str	r3, [r2, #0]
 800252c:	4b5e      	ldr	r3, [pc, #376]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a5d      	ldr	r2, [pc, #372]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 8002532:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002536:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d013      	beq.n	8002568 <HAL_RCC_OscConfig+0x15c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002540:	f7fe ff94 	bl	800146c <HAL_GetTick>
 8002544:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002546:	e008      	b.n	800255a <HAL_RCC_OscConfig+0x14e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002548:	f7fe ff90 	bl	800146c <HAL_GetTick>
 800254c:	4602      	mov	r2, r0
 800254e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002550:	1ad3      	subs	r3, r2, r3
 8002552:	2b64      	cmp	r3, #100	; 0x64
 8002554:	d901      	bls.n	800255a <HAL_RCC_OscConfig+0x14e>
          {
            return HAL_TIMEOUT;
 8002556:	2303      	movs	r3, #3
 8002558:	e355      	b.n	8002c06 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800255a:	4b53      	ldr	r3, [pc, #332]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d0f0      	beq.n	8002548 <HAL_RCC_OscConfig+0x13c>
 8002566:	e014      	b.n	8002592 <HAL_RCC_OscConfig+0x186>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002568:	f7fe ff80 	bl	800146c <HAL_GetTick>
 800256c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800256e:	e008      	b.n	8002582 <HAL_RCC_OscConfig+0x176>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002570:	f7fe ff7c 	bl	800146c <HAL_GetTick>
 8002574:	4602      	mov	r2, r0
 8002576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	2b64      	cmp	r3, #100	; 0x64
 800257c:	d901      	bls.n	8002582 <HAL_RCC_OscConfig+0x176>
          {
            return HAL_TIMEOUT;
 800257e:	2303      	movs	r3, #3
 8002580:	e341      	b.n	8002c06 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002582:	4b49      	ldr	r3, [pc, #292]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d1f0      	bne.n	8002570 <HAL_RCC_OscConfig+0x164>
 800258e:	e000      	b.n	8002592 <HAL_RCC_OscConfig+0x186>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002590:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 0302 	and.w	r3, r3, #2
 800259a:	2b00      	cmp	r3, #0
 800259c:	f000 808c 	beq.w	80026b8 <HAL_RCC_OscConfig+0x2ac>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025a0:	4b41      	ldr	r3, [pc, #260]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 80025a2:	691b      	ldr	r3, [r3, #16]
 80025a4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80025a8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80025aa:	4b3f      	ldr	r3, [pc, #252]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 80025ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025ae:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80025b0:	6a3b      	ldr	r3, [r7, #32]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d007      	beq.n	80025c6 <HAL_RCC_OscConfig+0x1ba>
 80025b6:	6a3b      	ldr	r3, [r7, #32]
 80025b8:	2b18      	cmp	r3, #24
 80025ba:	d137      	bne.n	800262c <HAL_RCC_OscConfig+0x220>
 80025bc:	69fb      	ldr	r3, [r7, #28]
 80025be:	f003 0303 	and.w	r3, r3, #3
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d132      	bne.n	800262c <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025c6:	4b38      	ldr	r3, [pc, #224]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f003 0304 	and.w	r3, r3, #4
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d005      	beq.n	80025de <HAL_RCC_OscConfig+0x1d2>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	68db      	ldr	r3, [r3, #12]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d101      	bne.n	80025de <HAL_RCC_OscConfig+0x1d2>
      {
        return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e313      	b.n	8002c06 <HAL_RCC_OscConfig+0x7fa>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80025de:	4b32      	ldr	r3, [pc, #200]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f023 0219 	bic.w	r2, r3, #25
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	68db      	ldr	r3, [r3, #12]
 80025ea:	492f      	ldr	r1, [pc, #188]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 80025ec:	4313      	orrs	r3, r2
 80025ee:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80025f0:	f7fe ff3c 	bl	800146c <HAL_GetTick>
 80025f4:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80025f6:	e008      	b.n	800260a <HAL_RCC_OscConfig+0x1fe>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025f8:	f7fe ff38 	bl	800146c <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	2b02      	cmp	r3, #2
 8002604:	d901      	bls.n	800260a <HAL_RCC_OscConfig+0x1fe>
            {
              return HAL_TIMEOUT;
 8002606:	2303      	movs	r3, #3
 8002608:	e2fd      	b.n	8002c06 <HAL_RCC_OscConfig+0x7fa>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800260a:	4b27      	ldr	r3, [pc, #156]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0304 	and.w	r3, r3, #4
 8002612:	2b00      	cmp	r3, #0
 8002614:	d0f0      	beq.n	80025f8 <HAL_RCC_OscConfig+0x1ec>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002616:	4b24      	ldr	r3, [pc, #144]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	691b      	ldr	r3, [r3, #16]
 8002622:	061b      	lsls	r3, r3, #24
 8002624:	4920      	ldr	r1, [pc, #128]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 8002626:	4313      	orrs	r3, r2
 8002628:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800262a:	e045      	b.n	80026b8 <HAL_RCC_OscConfig+0x2ac>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	68db      	ldr	r3, [r3, #12]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d026      	beq.n	8002682 <HAL_RCC_OscConfig+0x276>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002634:	4b1c      	ldr	r3, [pc, #112]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f023 0219 	bic.w	r2, r3, #25
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	4919      	ldr	r1, [pc, #100]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 8002642:	4313      	orrs	r3, r2
 8002644:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002646:	f7fe ff11 	bl	800146c <HAL_GetTick>
 800264a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800264c:	e008      	b.n	8002660 <HAL_RCC_OscConfig+0x254>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800264e:	f7fe ff0d 	bl	800146c <HAL_GetTick>
 8002652:	4602      	mov	r2, r0
 8002654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002656:	1ad3      	subs	r3, r2, r3
 8002658:	2b02      	cmp	r3, #2
 800265a:	d901      	bls.n	8002660 <HAL_RCC_OscConfig+0x254>
          {
            return HAL_TIMEOUT;
 800265c:	2303      	movs	r3, #3
 800265e:	e2d2      	b.n	8002c06 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002660:	4b11      	ldr	r3, [pc, #68]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f003 0304 	and.w	r3, r3, #4
 8002668:	2b00      	cmp	r3, #0
 800266a:	d0f0      	beq.n	800264e <HAL_RCC_OscConfig+0x242>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800266c:	4b0e      	ldr	r3, [pc, #56]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	691b      	ldr	r3, [r3, #16]
 8002678:	061b      	lsls	r3, r3, #24
 800267a:	490b      	ldr	r1, [pc, #44]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 800267c:	4313      	orrs	r3, r2
 800267e:	604b      	str	r3, [r1, #4]
 8002680:	e01a      	b.n	80026b8 <HAL_RCC_OscConfig+0x2ac>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002682:	4b09      	ldr	r3, [pc, #36]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a08      	ldr	r2, [pc, #32]	; (80026a8 <HAL_RCC_OscConfig+0x29c>)
 8002688:	f023 0301 	bic.w	r3, r3, #1
 800268c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800268e:	f7fe feed 	bl	800146c <HAL_GetTick>
 8002692:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002694:	e00a      	b.n	80026ac <HAL_RCC_OscConfig+0x2a0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002696:	f7fe fee9 	bl	800146c <HAL_GetTick>
 800269a:	4602      	mov	r2, r0
 800269c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	2b02      	cmp	r3, #2
 80026a2:	d903      	bls.n	80026ac <HAL_RCC_OscConfig+0x2a0>
          {
            return HAL_TIMEOUT;
 80026a4:	2303      	movs	r3, #3
 80026a6:	e2ae      	b.n	8002c06 <HAL_RCC_OscConfig+0x7fa>
 80026a8:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80026ac:	4b99      	ldr	r3, [pc, #612]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f003 0304 	and.w	r3, r3, #4
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d1ee      	bne.n	8002696 <HAL_RCC_OscConfig+0x28a>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0310 	and.w	r3, r3, #16
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d06a      	beq.n	800279a <HAL_RCC_OscConfig+0x38e>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026c4:	4b93      	ldr	r3, [pc, #588]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 80026c6:	691b      	ldr	r3, [r3, #16]
 80026c8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80026cc:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80026ce:	4b91      	ldr	r3, [pc, #580]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 80026d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026d2:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80026d4:	69bb      	ldr	r3, [r7, #24]
 80026d6:	2b08      	cmp	r3, #8
 80026d8:	d007      	beq.n	80026ea <HAL_RCC_OscConfig+0x2de>
 80026da:	69bb      	ldr	r3, [r7, #24]
 80026dc:	2b18      	cmp	r3, #24
 80026de:	d11b      	bne.n	8002718 <HAL_RCC_OscConfig+0x30c>
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	f003 0303 	and.w	r3, r3, #3
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	d116      	bne.n	8002718 <HAL_RCC_OscConfig+0x30c>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80026ea:	4b8a      	ldr	r3, [pc, #552]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d005      	beq.n	8002702 <HAL_RCC_OscConfig+0x2f6>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	69db      	ldr	r3, [r3, #28]
 80026fa:	2b80      	cmp	r3, #128	; 0x80
 80026fc:	d001      	beq.n	8002702 <HAL_RCC_OscConfig+0x2f6>
      {
        return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e281      	b.n	8002c06 <HAL_RCC_OscConfig+0x7fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002702:	4b84      	ldr	r3, [pc, #528]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 8002704:	68db      	ldr	r3, [r3, #12]
 8002706:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6a1b      	ldr	r3, [r3, #32]
 800270e:	061b      	lsls	r3, r3, #24
 8002710:	4980      	ldr	r1, [pc, #512]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 8002712:	4313      	orrs	r3, r2
 8002714:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002716:	e040      	b.n	800279a <HAL_RCC_OscConfig+0x38e>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	69db      	ldr	r3, [r3, #28]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d023      	beq.n	8002768 <HAL_RCC_OscConfig+0x35c>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002720:	4b7c      	ldr	r3, [pc, #496]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a7b      	ldr	r2, [pc, #492]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 8002726:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800272a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800272c:	f7fe fe9e 	bl	800146c <HAL_GetTick>
 8002730:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002732:	e008      	b.n	8002746 <HAL_RCC_OscConfig+0x33a>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002734:	f7fe fe9a 	bl	800146c <HAL_GetTick>
 8002738:	4602      	mov	r2, r0
 800273a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800273c:	1ad3      	subs	r3, r2, r3
 800273e:	2b02      	cmp	r3, #2
 8002740:	d901      	bls.n	8002746 <HAL_RCC_OscConfig+0x33a>
          {
            return HAL_TIMEOUT;
 8002742:	2303      	movs	r3, #3
 8002744:	e25f      	b.n	8002c06 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002746:	4b73      	ldr	r3, [pc, #460]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800274e:	2b00      	cmp	r3, #0
 8002750:	d0f0      	beq.n	8002734 <HAL_RCC_OscConfig+0x328>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002752:	4b70      	ldr	r3, [pc, #448]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 8002754:	68db      	ldr	r3, [r3, #12]
 8002756:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6a1b      	ldr	r3, [r3, #32]
 800275e:	061b      	lsls	r3, r3, #24
 8002760:	496c      	ldr	r1, [pc, #432]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 8002762:	4313      	orrs	r3, r2
 8002764:	60cb      	str	r3, [r1, #12]
 8002766:	e018      	b.n	800279a <HAL_RCC_OscConfig+0x38e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002768:	4b6a      	ldr	r3, [pc, #424]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a69      	ldr	r2, [pc, #420]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 800276e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002772:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002774:	f7fe fe7a 	bl	800146c <HAL_GetTick>
 8002778:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800277a:	e008      	b.n	800278e <HAL_RCC_OscConfig+0x382>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800277c:	f7fe fe76 	bl	800146c <HAL_GetTick>
 8002780:	4602      	mov	r2, r0
 8002782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	2b02      	cmp	r3, #2
 8002788:	d901      	bls.n	800278e <HAL_RCC_OscConfig+0x382>
          {
            return HAL_TIMEOUT;
 800278a:	2303      	movs	r3, #3
 800278c:	e23b      	b.n	8002c06 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800278e:	4b61      	ldr	r3, [pc, #388]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002796:	2b00      	cmp	r3, #0
 8002798:	d1f0      	bne.n	800277c <HAL_RCC_OscConfig+0x370>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 0308 	and.w	r3, r3, #8
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d036      	beq.n	8002814 <HAL_RCC_OscConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	695b      	ldr	r3, [r3, #20]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d019      	beq.n	80027e2 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027ae:	4b59      	ldr	r3, [pc, #356]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 80027b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027b2:	4a58      	ldr	r2, [pc, #352]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 80027b4:	f043 0301 	orr.w	r3, r3, #1
 80027b8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027ba:	f7fe fe57 	bl	800146c <HAL_GetTick>
 80027be:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80027c0:	e008      	b.n	80027d4 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027c2:	f7fe fe53 	bl	800146c <HAL_GetTick>
 80027c6:	4602      	mov	r2, r0
 80027c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ca:	1ad3      	subs	r3, r2, r3
 80027cc:	2b02      	cmp	r3, #2
 80027ce:	d901      	bls.n	80027d4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80027d0:	2303      	movs	r3, #3
 80027d2:	e218      	b.n	8002c06 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80027d4:	4b4f      	ldr	r3, [pc, #316]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 80027d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027d8:	f003 0302 	and.w	r3, r3, #2
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d0f0      	beq.n	80027c2 <HAL_RCC_OscConfig+0x3b6>
 80027e0:	e018      	b.n	8002814 <HAL_RCC_OscConfig+0x408>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027e2:	4b4c      	ldr	r3, [pc, #304]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 80027e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027e6:	4a4b      	ldr	r2, [pc, #300]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 80027e8:	f023 0301 	bic.w	r3, r3, #1
 80027ec:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027ee:	f7fe fe3d 	bl	800146c <HAL_GetTick>
 80027f2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80027f4:	e008      	b.n	8002808 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027f6:	f7fe fe39 	bl	800146c <HAL_GetTick>
 80027fa:	4602      	mov	r2, r0
 80027fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027fe:	1ad3      	subs	r3, r2, r3
 8002800:	2b02      	cmp	r3, #2
 8002802:	d901      	bls.n	8002808 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8002804:	2303      	movs	r3, #3
 8002806:	e1fe      	b.n	8002c06 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002808:	4b42      	ldr	r3, [pc, #264]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 800280a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800280c:	f003 0302 	and.w	r3, r3, #2
 8002810:	2b00      	cmp	r3, #0
 8002812:	d1f0      	bne.n	80027f6 <HAL_RCC_OscConfig+0x3ea>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f003 0320 	and.w	r3, r3, #32
 800281c:	2b00      	cmp	r3, #0
 800281e:	d036      	beq.n	800288e <HAL_RCC_OscConfig+0x482>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	699b      	ldr	r3, [r3, #24]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d019      	beq.n	800285c <HAL_RCC_OscConfig+0x450>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002828:	4b3a      	ldr	r3, [pc, #232]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a39      	ldr	r2, [pc, #228]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 800282e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002832:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002834:	f7fe fe1a 	bl	800146c <HAL_GetTick>
 8002838:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800283a:	e008      	b.n	800284e <HAL_RCC_OscConfig+0x442>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800283c:	f7fe fe16 	bl	800146c <HAL_GetTick>
 8002840:	4602      	mov	r2, r0
 8002842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	2b02      	cmp	r3, #2
 8002848:	d901      	bls.n	800284e <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 800284a:	2303      	movs	r3, #3
 800284c:	e1db      	b.n	8002c06 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800284e:	4b31      	ldr	r3, [pc, #196]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002856:	2b00      	cmp	r3, #0
 8002858:	d0f0      	beq.n	800283c <HAL_RCC_OscConfig+0x430>
 800285a:	e018      	b.n	800288e <HAL_RCC_OscConfig+0x482>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800285c:	4b2d      	ldr	r3, [pc, #180]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a2c      	ldr	r2, [pc, #176]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 8002862:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002866:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002868:	f7fe fe00 	bl	800146c <HAL_GetTick>
 800286c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800286e:	e008      	b.n	8002882 <HAL_RCC_OscConfig+0x476>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002870:	f7fe fdfc 	bl	800146c <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	2b02      	cmp	r3, #2
 800287c:	d901      	bls.n	8002882 <HAL_RCC_OscConfig+0x476>
        {
          return HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	e1c1      	b.n	8002c06 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002882:	4b24      	ldr	r3, [pc, #144]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800288a:	2b00      	cmp	r3, #0
 800288c:	d1f0      	bne.n	8002870 <HAL_RCC_OscConfig+0x464>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f003 0304 	and.w	r3, r3, #4
 8002896:	2b00      	cmp	r3, #0
 8002898:	f000 80af 	beq.w	80029fa <HAL_RCC_OscConfig+0x5ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800289c:	4b1e      	ldr	r3, [pc, #120]	; (8002918 <HAL_RCC_OscConfig+0x50c>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a1d      	ldr	r2, [pc, #116]	; (8002918 <HAL_RCC_OscConfig+0x50c>)
 80028a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028a6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80028a8:	f7fe fde0 	bl	800146c <HAL_GetTick>
 80028ac:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80028ae:	e008      	b.n	80028c2 <HAL_RCC_OscConfig+0x4b6>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80028b0:	f7fe fddc 	bl	800146c <HAL_GetTick>
 80028b4:	4602      	mov	r2, r0
 80028b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	2b64      	cmp	r3, #100	; 0x64
 80028bc:	d901      	bls.n	80028c2 <HAL_RCC_OscConfig+0x4b6>
      {
        return HAL_TIMEOUT;
 80028be:	2303      	movs	r3, #3
 80028c0:	e1a1      	b.n	8002c06 <HAL_RCC_OscConfig+0x7fa>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80028c2:	4b15      	ldr	r3, [pc, #84]	; (8002918 <HAL_RCC_OscConfig+0x50c>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d0f0      	beq.n	80028b0 <HAL_RCC_OscConfig+0x4a4>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	2b01      	cmp	r3, #1
 80028d4:	d106      	bne.n	80028e4 <HAL_RCC_OscConfig+0x4d8>
 80028d6:	4b0f      	ldr	r3, [pc, #60]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 80028d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028da:	4a0e      	ldr	r2, [pc, #56]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 80028dc:	f043 0301 	orr.w	r3, r3, #1
 80028e0:	6713      	str	r3, [r2, #112]	; 0x70
 80028e2:	e05b      	b.n	800299c <HAL_RCC_OscConfig+0x590>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d117      	bne.n	800291c <HAL_RCC_OscConfig+0x510>
 80028ec:	4b09      	ldr	r3, [pc, #36]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 80028ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028f0:	4a08      	ldr	r2, [pc, #32]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 80028f2:	f023 0301 	bic.w	r3, r3, #1
 80028f6:	6713      	str	r3, [r2, #112]	; 0x70
 80028f8:	4b06      	ldr	r3, [pc, #24]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 80028fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028fc:	4a05      	ldr	r2, [pc, #20]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 80028fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002902:	6713      	str	r3, [r2, #112]	; 0x70
 8002904:	4b03      	ldr	r3, [pc, #12]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 8002906:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002908:	4a02      	ldr	r2, [pc, #8]	; (8002914 <HAL_RCC_OscConfig+0x508>)
 800290a:	f023 0304 	bic.w	r3, r3, #4
 800290e:	6713      	str	r3, [r2, #112]	; 0x70
 8002910:	e044      	b.n	800299c <HAL_RCC_OscConfig+0x590>
 8002912:	bf00      	nop
 8002914:	58024400 	.word	0x58024400
 8002918:	58024800 	.word	0x58024800
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	2b05      	cmp	r3, #5
 8002922:	d112      	bne.n	800294a <HAL_RCC_OscConfig+0x53e>
 8002924:	4b95      	ldr	r3, [pc, #596]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002926:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002928:	4a94      	ldr	r2, [pc, #592]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 800292a:	f043 0304 	orr.w	r3, r3, #4
 800292e:	6713      	str	r3, [r2, #112]	; 0x70
 8002930:	4b92      	ldr	r3, [pc, #584]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002932:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002934:	4a91      	ldr	r2, [pc, #580]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002936:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800293a:	6713      	str	r3, [r2, #112]	; 0x70
 800293c:	4b8f      	ldr	r3, [pc, #572]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 800293e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002940:	4a8e      	ldr	r2, [pc, #568]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002942:	f043 0301 	orr.w	r3, r3, #1
 8002946:	6713      	str	r3, [r2, #112]	; 0x70
 8002948:	e028      	b.n	800299c <HAL_RCC_OscConfig+0x590>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	2b85      	cmp	r3, #133	; 0x85
 8002950:	d112      	bne.n	8002978 <HAL_RCC_OscConfig+0x56c>
 8002952:	4b8a      	ldr	r3, [pc, #552]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002954:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002956:	4a89      	ldr	r2, [pc, #548]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002958:	f043 0304 	orr.w	r3, r3, #4
 800295c:	6713      	str	r3, [r2, #112]	; 0x70
 800295e:	4b87      	ldr	r3, [pc, #540]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002960:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002962:	4a86      	ldr	r2, [pc, #536]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002964:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002968:	6713      	str	r3, [r2, #112]	; 0x70
 800296a:	4b84      	ldr	r3, [pc, #528]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 800296c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800296e:	4a83      	ldr	r2, [pc, #524]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002970:	f043 0301 	orr.w	r3, r3, #1
 8002974:	6713      	str	r3, [r2, #112]	; 0x70
 8002976:	e011      	b.n	800299c <HAL_RCC_OscConfig+0x590>
 8002978:	4b80      	ldr	r3, [pc, #512]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 800297a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800297c:	4a7f      	ldr	r2, [pc, #508]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 800297e:	f023 0301 	bic.w	r3, r3, #1
 8002982:	6713      	str	r3, [r2, #112]	; 0x70
 8002984:	4b7d      	ldr	r3, [pc, #500]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002986:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002988:	4a7c      	ldr	r2, [pc, #496]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 800298a:	f023 0304 	bic.w	r3, r3, #4
 800298e:	6713      	str	r3, [r2, #112]	; 0x70
 8002990:	4b7a      	ldr	r3, [pc, #488]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002992:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002994:	4a79      	ldr	r2, [pc, #484]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002996:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800299a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d015      	beq.n	80029d0 <HAL_RCC_OscConfig+0x5c4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029a4:	f7fe fd62 	bl	800146c <HAL_GetTick>
 80029a8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80029aa:	e00a      	b.n	80029c2 <HAL_RCC_OscConfig+0x5b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029ac:	f7fe fd5e 	bl	800146c <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d901      	bls.n	80029c2 <HAL_RCC_OscConfig+0x5b6>
        {
          return HAL_TIMEOUT;
 80029be:	2303      	movs	r3, #3
 80029c0:	e121      	b.n	8002c06 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80029c2:	4b6e      	ldr	r3, [pc, #440]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 80029c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029c6:	f003 0302 	and.w	r3, r3, #2
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d0ee      	beq.n	80029ac <HAL_RCC_OscConfig+0x5a0>
 80029ce:	e014      	b.n	80029fa <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029d0:	f7fe fd4c 	bl	800146c <HAL_GetTick>
 80029d4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80029d6:	e00a      	b.n	80029ee <HAL_RCC_OscConfig+0x5e2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029d8:	f7fe fd48 	bl	800146c <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d901      	bls.n	80029ee <HAL_RCC_OscConfig+0x5e2>
        {
          return HAL_TIMEOUT;
 80029ea:	2303      	movs	r3, #3
 80029ec:	e10b      	b.n	8002c06 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80029ee:	4b63      	ldr	r3, [pc, #396]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 80029f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029f2:	f003 0302 	and.w	r3, r3, #2
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d1ee      	bne.n	80029d8 <HAL_RCC_OscConfig+0x5cc>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	f000 8100 	beq.w	8002c04 <HAL_RCC_OscConfig+0x7f8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002a04:	4b5d      	ldr	r3, [pc, #372]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002a06:	691b      	ldr	r3, [r3, #16]
 8002a08:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002a0c:	2b18      	cmp	r3, #24
 8002a0e:	f000 80bb 	beq.w	8002b88 <HAL_RCC_OscConfig+0x77c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a16:	2b02      	cmp	r3, #2
 8002a18:	f040 8095 	bne.w	8002b46 <HAL_RCC_OscConfig+0x73a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a1c:	4b57      	ldr	r3, [pc, #348]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a56      	ldr	r2, [pc, #344]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002a22:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a28:	f7fe fd20 	bl	800146c <HAL_GetTick>
 8002a2c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a2e:	e008      	b.n	8002a42 <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a30:	f7fe fd1c 	bl	800146c <HAL_GetTick>
 8002a34:	4602      	mov	r2, r0
 8002a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a38:	1ad3      	subs	r3, r2, r3
 8002a3a:	2b02      	cmp	r3, #2
 8002a3c:	d901      	bls.n	8002a42 <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 8002a3e:	2303      	movs	r3, #3
 8002a40:	e0e1      	b.n	8002c06 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a42:	4b4e      	ldr	r3, [pc, #312]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d1f0      	bne.n	8002a30 <HAL_RCC_OscConfig+0x624>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a4e:	4b4b      	ldr	r3, [pc, #300]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002a50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002a52:	4b4b      	ldr	r3, [pc, #300]	; (8002b80 <HAL_RCC_OscConfig+0x774>)
 8002a54:	4013      	ands	r3, r2
 8002a56:	687a      	ldr	r2, [r7, #4]
 8002a58:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002a5e:	0112      	lsls	r2, r2, #4
 8002a60:	430a      	orrs	r2, r1
 8002a62:	4946      	ldr	r1, [pc, #280]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002a64:	4313      	orrs	r3, r2
 8002a66:	628b      	str	r3, [r1, #40]	; 0x28
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a6c:	3b01      	subs	r3, #1
 8002a6e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a76:	3b01      	subs	r3, #1
 8002a78:	025b      	lsls	r3, r3, #9
 8002a7a:	b29b      	uxth	r3, r3
 8002a7c:	431a      	orrs	r2, r3
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a82:	3b01      	subs	r3, #1
 8002a84:	041b      	lsls	r3, r3, #16
 8002a86:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002a8a:	431a      	orrs	r2, r3
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a90:	3b01      	subs	r3, #1
 8002a92:	061b      	lsls	r3, r3, #24
 8002a94:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8002a98:	4938      	ldr	r1, [pc, #224]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8002a9e:	4b37      	ldr	r3, [pc, #220]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002aa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aa2:	4a36      	ldr	r2, [pc, #216]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002aa4:	f023 0301 	bic.w	r3, r3, #1
 8002aa8:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002aaa:	4b34      	ldr	r3, [pc, #208]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002aac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002aae:	4b35      	ldr	r3, [pc, #212]	; (8002b84 <HAL_RCC_OscConfig+0x778>)
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	687a      	ldr	r2, [r7, #4]
 8002ab4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002ab6:	00d2      	lsls	r2, r2, #3
 8002ab8:	4930      	ldr	r1, [pc, #192]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002aba:	4313      	orrs	r3, r2
 8002abc:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002abe:	4b2f      	ldr	r3, [pc, #188]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ac2:	f023 020c 	bic.w	r2, r3, #12
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aca:	492c      	ldr	r1, [pc, #176]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002acc:	4313      	orrs	r3, r2
 8002ace:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002ad0:	4b2a      	ldr	r3, [pc, #168]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002ad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ad4:	f023 0202 	bic.w	r2, r3, #2
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002adc:	4927      	ldr	r1, [pc, #156]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002ae2:	4b26      	ldr	r3, [pc, #152]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002ae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ae6:	4a25      	ldr	r2, [pc, #148]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002ae8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002aec:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002aee:	4b23      	ldr	r3, [pc, #140]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002af0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002af2:	4a22      	ldr	r2, [pc, #136]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002af4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002af8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002afa:	4b20      	ldr	r3, [pc, #128]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002afe:	4a1f      	ldr	r2, [pc, #124]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002b00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b04:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8002b06:	4b1d      	ldr	r3, [pc, #116]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002b08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b0a:	4a1c      	ldr	r2, [pc, #112]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002b0c:	f043 0301 	orr.w	r3, r3, #1
 8002b10:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b12:	4b1a      	ldr	r3, [pc, #104]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a19      	ldr	r2, [pc, #100]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002b18:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b1e:	f7fe fca5 	bl	800146c <HAL_GetTick>
 8002b22:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002b24:	e008      	b.n	8002b38 <HAL_RCC_OscConfig+0x72c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b26:	f7fe fca1 	bl	800146c <HAL_GetTick>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b2e:	1ad3      	subs	r3, r2, r3
 8002b30:	2b02      	cmp	r3, #2
 8002b32:	d901      	bls.n	8002b38 <HAL_RCC_OscConfig+0x72c>
          {
            return HAL_TIMEOUT;
 8002b34:	2303      	movs	r3, #3
 8002b36:	e066      	b.n	8002c06 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002b38:	4b10      	ldr	r3, [pc, #64]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d0f0      	beq.n	8002b26 <HAL_RCC_OscConfig+0x71a>
 8002b44:	e05e      	b.n	8002c04 <HAL_RCC_OscConfig+0x7f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b46:	4b0d      	ldr	r3, [pc, #52]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a0c      	ldr	r2, [pc, #48]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002b4c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002b50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b52:	f7fe fc8b 	bl	800146c <HAL_GetTick>
 8002b56:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002b58:	e008      	b.n	8002b6c <HAL_RCC_OscConfig+0x760>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b5a:	f7fe fc87 	bl	800146c <HAL_GetTick>
 8002b5e:	4602      	mov	r2, r0
 8002b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b62:	1ad3      	subs	r3, r2, r3
 8002b64:	2b02      	cmp	r3, #2
 8002b66:	d901      	bls.n	8002b6c <HAL_RCC_OscConfig+0x760>
          {
            return HAL_TIMEOUT;
 8002b68:	2303      	movs	r3, #3
 8002b6a:	e04c      	b.n	8002c06 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002b6c:	4b03      	ldr	r3, [pc, #12]	; (8002b7c <HAL_RCC_OscConfig+0x770>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d1f0      	bne.n	8002b5a <HAL_RCC_OscConfig+0x74e>
 8002b78:	e044      	b.n	8002c04 <HAL_RCC_OscConfig+0x7f8>
 8002b7a:	bf00      	nop
 8002b7c:	58024400 	.word	0x58024400
 8002b80:	fffffc0c 	.word	0xfffffc0c
 8002b84:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002b88:	4b21      	ldr	r3, [pc, #132]	; (8002c10 <HAL_RCC_OscConfig+0x804>)
 8002b8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b8c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002b8e:	4b20      	ldr	r3, [pc, #128]	; (8002c10 <HAL_RCC_OscConfig+0x804>)
 8002b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b92:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d031      	beq.n	8002c00 <HAL_RCC_OscConfig+0x7f4>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	f003 0203 	and.w	r2, r3, #3
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ba6:	429a      	cmp	r2, r3
 8002ba8:	d12a      	bne.n	8002c00 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	091b      	lsrs	r3, r3, #4
 8002bae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bb6:	429a      	cmp	r2, r3
 8002bb8:	d122      	bne.n	8002c00 <HAL_RCC_OscConfig+0x7f4>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc4:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d11a      	bne.n	8002c00 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	0a5b      	lsrs	r3, r3, #9
 8002bce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bd6:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d111      	bne.n	8002c00 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	0c1b      	lsrs	r3, r3, #16
 8002be0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002be8:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d108      	bne.n	8002c00 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	0e1b      	lsrs	r3, r3, #24
 8002bf2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bfa:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d001      	beq.n	8002c04 <HAL_RCC_OscConfig+0x7f8>
      {
        return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e000      	b.n	8002c06 <HAL_RCC_OscConfig+0x7fa>
      }
    }
  }
  return HAL_OK;
 8002c04:	2300      	movs	r3, #0
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3730      	adds	r7, #48	; 0x30
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	58024400 	.word	0x58024400

08002c14 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b086      	sub	sp, #24
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
 8002c1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d101      	bne.n	8002c28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e19c      	b.n	8002f62 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c28:	4b8a      	ldr	r3, [pc, #552]	; (8002e54 <HAL_RCC_ClockConfig+0x240>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f003 030f 	and.w	r3, r3, #15
 8002c30:	683a      	ldr	r2, [r7, #0]
 8002c32:	429a      	cmp	r2, r3
 8002c34:	d910      	bls.n	8002c58 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c36:	4b87      	ldr	r3, [pc, #540]	; (8002e54 <HAL_RCC_ClockConfig+0x240>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f023 020f 	bic.w	r2, r3, #15
 8002c3e:	4985      	ldr	r1, [pc, #532]	; (8002e54 <HAL_RCC_ClockConfig+0x240>)
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	4313      	orrs	r3, r2
 8002c44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c46:	4b83      	ldr	r3, [pc, #524]	; (8002e54 <HAL_RCC_ClockConfig+0x240>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 030f 	and.w	r3, r3, #15
 8002c4e:	683a      	ldr	r2, [r7, #0]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d001      	beq.n	8002c58 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	e184      	b.n	8002f62 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 0304 	and.w	r3, r3, #4
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d010      	beq.n	8002c86 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	691a      	ldr	r2, [r3, #16]
 8002c68:	4b7b      	ldr	r3, [pc, #492]	; (8002e58 <HAL_RCC_ClockConfig+0x244>)
 8002c6a:	699b      	ldr	r3, [r3, #24]
 8002c6c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d908      	bls.n	8002c86 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002c74:	4b78      	ldr	r3, [pc, #480]	; (8002e58 <HAL_RCC_ClockConfig+0x244>)
 8002c76:	699b      	ldr	r3, [r3, #24]
 8002c78:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	691b      	ldr	r3, [r3, #16]
 8002c80:	4975      	ldr	r1, [pc, #468]	; (8002e58 <HAL_RCC_ClockConfig+0x244>)
 8002c82:	4313      	orrs	r3, r2
 8002c84:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0308 	and.w	r3, r3, #8
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d010      	beq.n	8002cb4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	695a      	ldr	r2, [r3, #20]
 8002c96:	4b70      	ldr	r3, [pc, #448]	; (8002e58 <HAL_RCC_ClockConfig+0x244>)
 8002c98:	69db      	ldr	r3, [r3, #28]
 8002c9a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d908      	bls.n	8002cb4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002ca2:	4b6d      	ldr	r3, [pc, #436]	; (8002e58 <HAL_RCC_ClockConfig+0x244>)
 8002ca4:	69db      	ldr	r3, [r3, #28]
 8002ca6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	695b      	ldr	r3, [r3, #20]
 8002cae:	496a      	ldr	r1, [pc, #424]	; (8002e58 <HAL_RCC_ClockConfig+0x244>)
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	61cb      	str	r3, [r1, #28]
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0310 	and.w	r3, r3, #16
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d010      	beq.n	8002ce2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
     if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	699a      	ldr	r2, [r3, #24]
 8002cc4:	4b64      	ldr	r3, [pc, #400]	; (8002e58 <HAL_RCC_ClockConfig+0x244>)
 8002cc6:	69db      	ldr	r3, [r3, #28]
 8002cc8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d908      	bls.n	8002ce2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002cd0:	4b61      	ldr	r3, [pc, #388]	; (8002e58 <HAL_RCC_ClockConfig+0x244>)
 8002cd2:	69db      	ldr	r3, [r3, #28]
 8002cd4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	699b      	ldr	r3, [r3, #24]
 8002cdc:	495e      	ldr	r1, [pc, #376]	; (8002e58 <HAL_RCC_ClockConfig+0x244>)
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 0320 	and.w	r3, r3, #32
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d010      	beq.n	8002d10 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
    }
#else
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	69da      	ldr	r2, [r3, #28]
 8002cf2:	4b59      	ldr	r3, [pc, #356]	; (8002e58 <HAL_RCC_ClockConfig+0x244>)
 8002cf4:	6a1b      	ldr	r3, [r3, #32]
 8002cf6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d908      	bls.n	8002d10 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002cfe:	4b56      	ldr	r3, [pc, #344]	; (8002e58 <HAL_RCC_ClockConfig+0x244>)
 8002d00:	6a1b      	ldr	r3, [r3, #32]
 8002d02:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	69db      	ldr	r3, [r3, #28]
 8002d0a:	4953      	ldr	r1, [pc, #332]	; (8002e58 <HAL_RCC_ClockConfig+0x244>)
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 0302 	and.w	r3, r3, #2
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d010      	beq.n	8002d3e <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
        if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	68da      	ldr	r2, [r3, #12]
 8002d20:	4b4d      	ldr	r3, [pc, #308]	; (8002e58 <HAL_RCC_ClockConfig+0x244>)
 8002d22:	699b      	ldr	r3, [r3, #24]
 8002d24:	f003 030f 	and.w	r3, r3, #15
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d908      	bls.n	8002d3e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d2c:	4b4a      	ldr	r3, [pc, #296]	; (8002e58 <HAL_RCC_ClockConfig+0x244>)
 8002d2e:	699b      	ldr	r3, [r3, #24]
 8002d30:	f023 020f 	bic.w	r2, r3, #15
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	4947      	ldr	r1, [pc, #284]	; (8002e58 <HAL_RCC_ClockConfig+0x244>)
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f003 0301 	and.w	r3, r3, #1
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d055      	beq.n	8002df6 <HAL_RCC_ClockConfig+0x1e2>
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002d4a:	4b43      	ldr	r3, [pc, #268]	; (8002e58 <HAL_RCC_ClockConfig+0x244>)
 8002d4c:	699b      	ldr	r3, [r3, #24]
 8002d4e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	4940      	ldr	r1, [pc, #256]	; (8002e58 <HAL_RCC_ClockConfig+0x244>)
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	618b      	str	r3, [r1, #24]
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	2b02      	cmp	r3, #2
 8002d62:	d107      	bne.n	8002d74 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002d64:	4b3c      	ldr	r3, [pc, #240]	; (8002e58 <HAL_RCC_ClockConfig+0x244>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d121      	bne.n	8002db4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e0f6      	b.n	8002f62 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	2b03      	cmp	r3, #3
 8002d7a:	d107      	bne.n	8002d8c <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002d7c:	4b36      	ldr	r3, [pc, #216]	; (8002e58 <HAL_RCC_ClockConfig+0x244>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d115      	bne.n	8002db4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	e0ea      	b.n	8002f62 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	2b01      	cmp	r3, #1
 8002d92:	d107      	bne.n	8002da4 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002d94:	4b30      	ldr	r3, [pc, #192]	; (8002e58 <HAL_RCC_ClockConfig+0x244>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d109      	bne.n	8002db4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	e0de      	b.n	8002f62 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002da4:	4b2c      	ldr	r3, [pc, #176]	; (8002e58 <HAL_RCC_ClockConfig+0x244>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f003 0304 	and.w	r3, r3, #4
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d101      	bne.n	8002db4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	e0d6      	b.n	8002f62 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002db4:	4b28      	ldr	r3, [pc, #160]	; (8002e58 <HAL_RCC_ClockConfig+0x244>)
 8002db6:	691b      	ldr	r3, [r3, #16]
 8002db8:	f023 0207 	bic.w	r2, r3, #7
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	4925      	ldr	r1, [pc, #148]	; (8002e58 <HAL_RCC_ClockConfig+0x244>)
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dc6:	f7fe fb51 	bl	800146c <HAL_GetTick>
 8002dca:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dcc:	e00a      	b.n	8002de4 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dce:	f7fe fb4d 	bl	800146c <HAL_GetTick>
 8002dd2:	4602      	mov	r2, r0
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	1ad3      	subs	r3, r2, r3
 8002dd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d901      	bls.n	8002de4 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002de0:	2303      	movs	r3, #3
 8002de2:	e0be      	b.n	8002f62 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002de4:	4b1c      	ldr	r3, [pc, #112]	; (8002e58 <HAL_RCC_ClockConfig+0x244>)
 8002de6:	691b      	ldr	r3, [r3, #16]
 8002de8:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	00db      	lsls	r3, r3, #3
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d1eb      	bne.n	8002dce <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f003 0302 	and.w	r3, r3, #2
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d010      	beq.n	8002e24 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	68da      	ldr	r2, [r3, #12]
 8002e06:	4b14      	ldr	r3, [pc, #80]	; (8002e58 <HAL_RCC_ClockConfig+0x244>)
 8002e08:	699b      	ldr	r3, [r3, #24]
 8002e0a:	f003 030f 	and.w	r3, r3, #15
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	d208      	bcs.n	8002e24 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e12:	4b11      	ldr	r3, [pc, #68]	; (8002e58 <HAL_RCC_ClockConfig+0x244>)
 8002e14:	699b      	ldr	r3, [r3, #24]
 8002e16:	f023 020f 	bic.w	r2, r3, #15
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	68db      	ldr	r3, [r3, #12]
 8002e1e:	490e      	ldr	r1, [pc, #56]	; (8002e58 <HAL_RCC_ClockConfig+0x244>)
 8002e20:	4313      	orrs	r3, r2
 8002e22:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e24:	4b0b      	ldr	r3, [pc, #44]	; (8002e54 <HAL_RCC_ClockConfig+0x240>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 030f 	and.w	r3, r3, #15
 8002e2c:	683a      	ldr	r2, [r7, #0]
 8002e2e:	429a      	cmp	r2, r3
 8002e30:	d214      	bcs.n	8002e5c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e32:	4b08      	ldr	r3, [pc, #32]	; (8002e54 <HAL_RCC_ClockConfig+0x240>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f023 020f 	bic.w	r2, r3, #15
 8002e3a:	4906      	ldr	r1, [pc, #24]	; (8002e54 <HAL_RCC_ClockConfig+0x240>)
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e42:	4b04      	ldr	r3, [pc, #16]	; (8002e54 <HAL_RCC_ClockConfig+0x240>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f003 030f 	and.w	r3, r3, #15
 8002e4a:	683a      	ldr	r2, [r7, #0]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d005      	beq.n	8002e5c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	e086      	b.n	8002f62 <HAL_RCC_ClockConfig+0x34e>
 8002e54:	52002000 	.word	0x52002000
 8002e58:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f003 0304 	and.w	r3, r3, #4
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d010      	beq.n	8002e8a <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
   }
#else
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	691a      	ldr	r2, [r3, #16]
 8002e6c:	4b3f      	ldr	r3, [pc, #252]	; (8002f6c <HAL_RCC_ClockConfig+0x358>)
 8002e6e:	699b      	ldr	r3, [r3, #24]
 8002e70:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d208      	bcs.n	8002e8a <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002e78:	4b3c      	ldr	r3, [pc, #240]	; (8002f6c <HAL_RCC_ClockConfig+0x358>)
 8002e7a:	699b      	ldr	r3, [r3, #24]
 8002e7c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	691b      	ldr	r3, [r3, #16]
 8002e84:	4939      	ldr	r1, [pc, #228]	; (8002f6c <HAL_RCC_ClockConfig+0x358>)
 8002e86:	4313      	orrs	r3, r2
 8002e88:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0308 	and.w	r3, r3, #8
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d010      	beq.n	8002eb8 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	695a      	ldr	r2, [r3, #20]
 8002e9a:	4b34      	ldr	r3, [pc, #208]	; (8002f6c <HAL_RCC_ClockConfig+0x358>)
 8002e9c:	69db      	ldr	r3, [r3, #28]
 8002e9e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d208      	bcs.n	8002eb8 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002ea6:	4b31      	ldr	r3, [pc, #196]	; (8002f6c <HAL_RCC_ClockConfig+0x358>)
 8002ea8:	69db      	ldr	r3, [r3, #28]
 8002eaa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	695b      	ldr	r3, [r3, #20]
 8002eb2:	492e      	ldr	r1, [pc, #184]	; (8002f6c <HAL_RCC_ClockConfig+0x358>)
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 0310 	and.w	r3, r3, #16
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d010      	beq.n	8002ee6 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	699a      	ldr	r2, [r3, #24]
 8002ec8:	4b28      	ldr	r3, [pc, #160]	; (8002f6c <HAL_RCC_ClockConfig+0x358>)
 8002eca:	69db      	ldr	r3, [r3, #28]
 8002ecc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d208      	bcs.n	8002ee6 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002ed4:	4b25      	ldr	r3, [pc, #148]	; (8002f6c <HAL_RCC_ClockConfig+0x358>)
 8002ed6:	69db      	ldr	r3, [r3, #28]
 8002ed8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	699b      	ldr	r3, [r3, #24]
 8002ee0:	4922      	ldr	r1, [pc, #136]	; (8002f6c <HAL_RCC_ClockConfig+0x358>)
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0320 	and.w	r3, r3, #32
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d010      	beq.n	8002f14 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
   }
#else
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	69da      	ldr	r2, [r3, #28]
 8002ef6:	4b1d      	ldr	r3, [pc, #116]	; (8002f6c <HAL_RCC_ClockConfig+0x358>)
 8002ef8:	6a1b      	ldr	r3, [r3, #32]
 8002efa:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002efe:	429a      	cmp	r2, r3
 8002f00:	d208      	bcs.n	8002f14 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002f02:	4b1a      	ldr	r3, [pc, #104]	; (8002f6c <HAL_RCC_ClockConfig+0x358>)
 8002f04:	6a1b      	ldr	r3, [r3, #32]
 8002f06:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	69db      	ldr	r3, [r3, #28]
 8002f0e:	4917      	ldr	r1, [pc, #92]	; (8002f6c <HAL_RCC_ClockConfig+0x358>)
 8002f10:	4313      	orrs	r3, r2
 8002f12:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8002f14:	f000 f834 	bl	8002f80 <HAL_RCC_GetSysClockFreq>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	4b14      	ldr	r3, [pc, #80]	; (8002f6c <HAL_RCC_ClockConfig+0x358>)
 8002f1c:	699b      	ldr	r3, [r3, #24]
 8002f1e:	0a1b      	lsrs	r3, r3, #8
 8002f20:	f003 030f 	and.w	r3, r3, #15
 8002f24:	4912      	ldr	r1, [pc, #72]	; (8002f70 <HAL_RCC_ClockConfig+0x35c>)
 8002f26:	5ccb      	ldrb	r3, [r1, r3]
 8002f28:	f003 031f 	and.w	r3, r3, #31
 8002f2c:	fa22 f303 	lsr.w	r3, r2, r3
 8002f30:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8002f32:	4b0e      	ldr	r3, [pc, #56]	; (8002f6c <HAL_RCC_ClockConfig+0x358>)
 8002f34:	699b      	ldr	r3, [r3, #24]
 8002f36:	f003 030f 	and.w	r3, r3, #15
 8002f3a:	4a0d      	ldr	r2, [pc, #52]	; (8002f70 <HAL_RCC_ClockConfig+0x35c>)
 8002f3c:	5cd3      	ldrb	r3, [r2, r3]
 8002f3e:	f003 031f 	and.w	r3, r3, #31
 8002f42:	693a      	ldr	r2, [r7, #16]
 8002f44:	fa22 f303 	lsr.w	r3, r2, r3
 8002f48:	4a0a      	ldr	r2, [pc, #40]	; (8002f74 <HAL_RCC_ClockConfig+0x360>)
 8002f4a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002f4c:	4a0a      	ldr	r2, [pc, #40]	; (8002f78 <HAL_RCC_ClockConfig+0x364>)
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8002f52:	4b0a      	ldr	r3, [pc, #40]	; (8002f7c <HAL_RCC_ClockConfig+0x368>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7fe f90a 	bl	8001170 <HAL_InitTick>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002f60:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3718      	adds	r7, #24
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	58024400 	.word	0x58024400
 8002f70:	080078ac 	.word	0x080078ac
 8002f74:	24000004 	.word	0x24000004
 8002f78:	24000000 	.word	0x24000000
 8002f7c:	24000008 	.word	0x24000008

08002f80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b089      	sub	sp, #36	; 0x24
 8002f84:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f86:	4bb3      	ldr	r3, [pc, #716]	; (8003254 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f88:	691b      	ldr	r3, [r3, #16]
 8002f8a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002f8e:	2b18      	cmp	r3, #24
 8002f90:	f200 8155 	bhi.w	800323e <HAL_RCC_GetSysClockFreq+0x2be>
 8002f94:	a201      	add	r2, pc, #4	; (adr r2, 8002f9c <HAL_RCC_GetSysClockFreq+0x1c>)
 8002f96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f9a:	bf00      	nop
 8002f9c:	08003001 	.word	0x08003001
 8002fa0:	0800323f 	.word	0x0800323f
 8002fa4:	0800323f 	.word	0x0800323f
 8002fa8:	0800323f 	.word	0x0800323f
 8002fac:	0800323f 	.word	0x0800323f
 8002fb0:	0800323f 	.word	0x0800323f
 8002fb4:	0800323f 	.word	0x0800323f
 8002fb8:	0800323f 	.word	0x0800323f
 8002fbc:	08003027 	.word	0x08003027
 8002fc0:	0800323f 	.word	0x0800323f
 8002fc4:	0800323f 	.word	0x0800323f
 8002fc8:	0800323f 	.word	0x0800323f
 8002fcc:	0800323f 	.word	0x0800323f
 8002fd0:	0800323f 	.word	0x0800323f
 8002fd4:	0800323f 	.word	0x0800323f
 8002fd8:	0800323f 	.word	0x0800323f
 8002fdc:	0800302d 	.word	0x0800302d
 8002fe0:	0800323f 	.word	0x0800323f
 8002fe4:	0800323f 	.word	0x0800323f
 8002fe8:	0800323f 	.word	0x0800323f
 8002fec:	0800323f 	.word	0x0800323f
 8002ff0:	0800323f 	.word	0x0800323f
 8002ff4:	0800323f 	.word	0x0800323f
 8002ff8:	0800323f 	.word	0x0800323f
 8002ffc:	08003033 	.word	0x08003033
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003000:	4b94      	ldr	r3, [pc, #592]	; (8003254 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0320 	and.w	r3, r3, #32
 8003008:	2b00      	cmp	r3, #0
 800300a:	d009      	beq.n	8003020 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800300c:	4b91      	ldr	r3, [pc, #580]	; (8003254 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	08db      	lsrs	r3, r3, #3
 8003012:	f003 0303 	and.w	r3, r3, #3
 8003016:	4a90      	ldr	r2, [pc, #576]	; (8003258 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003018:	fa22 f303 	lsr.w	r3, r2, r3
 800301c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800301e:	e111      	b.n	8003244 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003020:	4b8d      	ldr	r3, [pc, #564]	; (8003258 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003022:	61bb      	str	r3, [r7, #24]
    break;
 8003024:	e10e      	b.n	8003244 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8003026:	4b8d      	ldr	r3, [pc, #564]	; (800325c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003028:	61bb      	str	r3, [r7, #24]
    break;
 800302a:	e10b      	b.n	8003244 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 800302c:	4b8c      	ldr	r3, [pc, #560]	; (8003260 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800302e:	61bb      	str	r3, [r7, #24]
    break;
 8003030:	e108      	b.n	8003244 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003032:	4b88      	ldr	r3, [pc, #544]	; (8003254 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003036:	f003 0303 	and.w	r3, r3, #3
 800303a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800303c:	4b85      	ldr	r3, [pc, #532]	; (8003254 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800303e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003040:	091b      	lsrs	r3, r3, #4
 8003042:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003046:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003048:	4b82      	ldr	r3, [pc, #520]	; (8003254 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800304a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800304c:	f003 0301 	and.w	r3, r3, #1
 8003050:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8003052:	4b80      	ldr	r3, [pc, #512]	; (8003254 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003054:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003056:	08db      	lsrs	r3, r3, #3
 8003058:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800305c:	68fa      	ldr	r2, [r7, #12]
 800305e:	fb02 f303 	mul.w	r3, r2, r3
 8003062:	ee07 3a90 	vmov	s15, r3
 8003066:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800306a:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	2b00      	cmp	r3, #0
 8003072:	f000 80e1 	beq.w	8003238 <HAL_RCC_GetSysClockFreq+0x2b8>
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	2b02      	cmp	r3, #2
 800307a:	f000 8083 	beq.w	8003184 <HAL_RCC_GetSysClockFreq+0x204>
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	2b02      	cmp	r3, #2
 8003082:	f200 80a1 	bhi.w	80031c8 <HAL_RCC_GetSysClockFreq+0x248>
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d003      	beq.n	8003094 <HAL_RCC_GetSysClockFreq+0x114>
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	2b01      	cmp	r3, #1
 8003090:	d056      	beq.n	8003140 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003092:	e099      	b.n	80031c8 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003094:	4b6f      	ldr	r3, [pc, #444]	; (8003254 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 0320 	and.w	r3, r3, #32
 800309c:	2b00      	cmp	r3, #0
 800309e:	d02d      	beq.n	80030fc <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80030a0:	4b6c      	ldr	r3, [pc, #432]	; (8003254 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	08db      	lsrs	r3, r3, #3
 80030a6:	f003 0303 	and.w	r3, r3, #3
 80030aa:	4a6b      	ldr	r2, [pc, #428]	; (8003258 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80030ac:	fa22 f303 	lsr.w	r3, r2, r3
 80030b0:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	ee07 3a90 	vmov	s15, r3
 80030b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	ee07 3a90 	vmov	s15, r3
 80030c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80030ca:	4b62      	ldr	r3, [pc, #392]	; (8003254 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030d2:	ee07 3a90 	vmov	s15, r3
 80030d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80030da:	ed97 6a02 	vldr	s12, [r7, #8]
 80030de:	eddf 5a61 	vldr	s11, [pc, #388]	; 8003264 <HAL_RCC_GetSysClockFreq+0x2e4>
 80030e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80030e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030ea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80030ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80030f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030f6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80030fa:	e087      	b.n	800320c <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80030fc:	693b      	ldr	r3, [r7, #16]
 80030fe:	ee07 3a90 	vmov	s15, r3
 8003102:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003106:	eddf 6a58 	vldr	s13, [pc, #352]	; 8003268 <HAL_RCC_GetSysClockFreq+0x2e8>
 800310a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800310e:	4b51      	ldr	r3, [pc, #324]	; (8003254 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003112:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003116:	ee07 3a90 	vmov	s15, r3
 800311a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800311e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003122:	eddf 5a50 	vldr	s11, [pc, #320]	; 8003264 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003126:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800312a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800312e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003132:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003136:	ee67 7a27 	vmul.f32	s15, s14, s15
 800313a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800313e:	e065      	b.n	800320c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	ee07 3a90 	vmov	s15, r3
 8003146:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800314a:	eddf 6a48 	vldr	s13, [pc, #288]	; 800326c <HAL_RCC_GetSysClockFreq+0x2ec>
 800314e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003152:	4b40      	ldr	r3, [pc, #256]	; (8003254 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003156:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800315a:	ee07 3a90 	vmov	s15, r3
 800315e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003162:	ed97 6a02 	vldr	s12, [r7, #8]
 8003166:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8003264 <HAL_RCC_GetSysClockFreq+0x2e4>
 800316a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800316e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003172:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003176:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800317a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800317e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003182:	e043      	b.n	800320c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	ee07 3a90 	vmov	s15, r3
 800318a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800318e:	eddf 6a38 	vldr	s13, [pc, #224]	; 8003270 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003192:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003196:	4b2f      	ldr	r3, [pc, #188]	; (8003254 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800319a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800319e:	ee07 3a90 	vmov	s15, r3
 80031a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80031a6:	ed97 6a02 	vldr	s12, [r7, #8]
 80031aa:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8003264 <HAL_RCC_GetSysClockFreq+0x2e4>
 80031ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80031b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80031b6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80031ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80031be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80031c6:	e021      	b.n	800320c <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	ee07 3a90 	vmov	s15, r3
 80031ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031d2:	eddf 6a26 	vldr	s13, [pc, #152]	; 800326c <HAL_RCC_GetSysClockFreq+0x2ec>
 80031d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80031da:	4b1e      	ldr	r3, [pc, #120]	; (8003254 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031e2:	ee07 3a90 	vmov	s15, r3
 80031e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80031ea:	ed97 6a02 	vldr	s12, [r7, #8]
 80031ee:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8003264 <HAL_RCC_GetSysClockFreq+0x2e4>
 80031f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80031f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80031fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80031fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003202:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003206:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800320a:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800320c:	4b11      	ldr	r3, [pc, #68]	; (8003254 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800320e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003210:	0a5b      	lsrs	r3, r3, #9
 8003212:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003216:	3301      	adds	r3, #1
 8003218:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	ee07 3a90 	vmov	s15, r3
 8003220:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003224:	edd7 6a07 	vldr	s13, [r7, #28]
 8003228:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800322c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003230:	ee17 3a90 	vmov	r3, s15
 8003234:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8003236:	e005      	b.n	8003244 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8003238:	2300      	movs	r3, #0
 800323a:	61bb      	str	r3, [r7, #24]
    break;
 800323c:	e002      	b.n	8003244 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800323e:	4b07      	ldr	r3, [pc, #28]	; (800325c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003240:	61bb      	str	r3, [r7, #24]
    break;
 8003242:	bf00      	nop
  }

  return sysclockfreq;
 8003244:	69bb      	ldr	r3, [r7, #24]
}
 8003246:	4618      	mov	r0, r3
 8003248:	3724      	adds	r7, #36	; 0x24
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop
 8003254:	58024400 	.word	0x58024400
 8003258:	03d09000 	.word	0x03d09000
 800325c:	003d0900 	.word	0x003d0900
 8003260:	016e3600 	.word	0x016e3600
 8003264:	46000000 	.word	0x46000000
 8003268:	4c742400 	.word	0x4c742400
 800326c:	4a742400 	.word	0x4a742400
 8003270:	4bb71b00 	.word	0x4bb71b00

08003274 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b082      	sub	sp, #8
 8003278:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 800327a:	f7ff fe81 	bl	8002f80 <HAL_RCC_GetSysClockFreq>
 800327e:	4602      	mov	r2, r0
 8003280:	4b10      	ldr	r3, [pc, #64]	; (80032c4 <HAL_RCC_GetHCLKFreq+0x50>)
 8003282:	699b      	ldr	r3, [r3, #24]
 8003284:	0a1b      	lsrs	r3, r3, #8
 8003286:	f003 030f 	and.w	r3, r3, #15
 800328a:	490f      	ldr	r1, [pc, #60]	; (80032c8 <HAL_RCC_GetHCLKFreq+0x54>)
 800328c:	5ccb      	ldrb	r3, [r1, r3]
 800328e:	f003 031f 	and.w	r3, r3, #31
 8003292:	fa22 f303 	lsr.w	r3, r2, r3
 8003296:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8003298:	4b0a      	ldr	r3, [pc, #40]	; (80032c4 <HAL_RCC_GetHCLKFreq+0x50>)
 800329a:	699b      	ldr	r3, [r3, #24]
 800329c:	f003 030f 	and.w	r3, r3, #15
 80032a0:	4a09      	ldr	r2, [pc, #36]	; (80032c8 <HAL_RCC_GetHCLKFreq+0x54>)
 80032a2:	5cd3      	ldrb	r3, [r2, r3]
 80032a4:	f003 031f 	and.w	r3, r3, #31
 80032a8:	687a      	ldr	r2, [r7, #4]
 80032aa:	fa22 f303 	lsr.w	r3, r2, r3
 80032ae:	4a07      	ldr	r2, [pc, #28]	; (80032cc <HAL_RCC_GetHCLKFreq+0x58>)
 80032b0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80032b2:	4a07      	ldr	r2, [pc, #28]	; (80032d0 <HAL_RCC_GetHCLKFreq+0x5c>)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80032b8:	4b04      	ldr	r3, [pc, #16]	; (80032cc <HAL_RCC_GetHCLKFreq+0x58>)
 80032ba:	681b      	ldr	r3, [r3, #0]
}
 80032bc:	4618      	mov	r0, r3
 80032be:	3708      	adds	r7, #8
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	58024400 	.word	0x58024400
 80032c8:	080078ac 	.word	0x080078ac
 80032cc:	24000004 	.word	0x24000004
 80032d0:	24000000 	.word	0x24000000

080032d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 80032d8:	f7ff ffcc 	bl	8003274 <HAL_RCC_GetHCLKFreq>
 80032dc:	4602      	mov	r2, r0
 80032de:	4b06      	ldr	r3, [pc, #24]	; (80032f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032e0:	69db      	ldr	r3, [r3, #28]
 80032e2:	091b      	lsrs	r3, r3, #4
 80032e4:	f003 0307 	and.w	r3, r3, #7
 80032e8:	4904      	ldr	r1, [pc, #16]	; (80032fc <HAL_RCC_GetPCLK1Freq+0x28>)
 80032ea:	5ccb      	ldrb	r3, [r1, r3]
 80032ec:	f003 031f 	and.w	r3, r3, #31
 80032f0:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	bd80      	pop	{r7, pc}
 80032f8:	58024400 	.word	0x58024400
 80032fc:	080078ac 	.word	0x080078ac

08003300 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003300:	b480      	push	{r7}
 8003302:	b083      	sub	sp, #12
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
 8003308:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	223f      	movs	r2, #63	; 0x3f
 800330e:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003310:	4b1a      	ldr	r3, [pc, #104]	; (800337c <HAL_RCC_GetClockConfig+0x7c>)
 8003312:	691b      	ldr	r3, [r3, #16]
 8003314:	f003 0207 	and.w	r2, r3, #7
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	605a      	str	r2, [r3, #4]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
#else
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE);
 800331c:	4b17      	ldr	r3, [pc, #92]	; (800337c <HAL_RCC_GetClockConfig+0x7c>)
 800331e:	699b      	ldr	r3, [r3, #24]
 8003320:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE);
 8003328:	4b14      	ldr	r3, [pc, #80]	; (800337c <HAL_RCC_GetClockConfig+0x7c>)
 800332a:	699b      	ldr	r3, [r3, #24]
 800332c:	f003 020f 	and.w	r2, r3, #15
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE);
 8003334:	4b11      	ldr	r3, [pc, #68]	; (800337c <HAL_RCC_GetClockConfig+0x7c>)
 8003336:	699b      	ldr	r3, [r3, #24]
 8003338:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1);
 8003340:	4b0e      	ldr	r3, [pc, #56]	; (800337c <HAL_RCC_GetClockConfig+0x7c>)
 8003342:	69db      	ldr	r3, [r3, #28]
 8003344:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2);
 800334c:	4b0b      	ldr	r3, [pc, #44]	; (800337c <HAL_RCC_GetClockConfig+0x7c>)
 800334e:	69db      	ldr	r3, [r3, #28]
 8003350:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
 8003358:	4b08      	ldr	r3, [pc, #32]	; (800337c <HAL_RCC_GetClockConfig+0x7c>)
 800335a:	6a1b      	ldr	r3, [r3, #32]
 800335c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	61da      	str	r2, [r3, #28]
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003364:	4b06      	ldr	r3, [pc, #24]	; (8003380 <HAL_RCC_GetClockConfig+0x80>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f003 020f 	and.w	r2, r3, #15
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	601a      	str	r2, [r3, #0]
}
 8003370:	bf00      	nop
 8003372:	370c      	adds	r7, #12
 8003374:	46bd      	mov	sp, r7
 8003376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337a:	4770      	bx	lr
 800337c:	58024400 	.word	0x58024400
 8003380:	52002000 	.word	0x52002000

08003384 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b086      	sub	sp, #24
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800338c:	2300      	movs	r3, #0
 800338e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003390:	2300      	movs	r3, #0
 8003392:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800339c:	2b00      	cmp	r3, #0
 800339e:	d03f      	beq.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80033a4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80033a8:	d02a      	beq.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80033aa:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80033ae:	d824      	bhi.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x76>
 80033b0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80033b4:	d018      	beq.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80033b6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80033ba:	d81e      	bhi.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x76>
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d003      	beq.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80033c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80033c4:	d007      	beq.n	80033d6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80033c6:	e018      	b.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80033c8:	4ba6      	ldr	r3, [pc, #664]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80033ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033cc:	4aa5      	ldr	r2, [pc, #660]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80033ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033d2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80033d4:	e015      	b.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	3304      	adds	r3, #4
 80033da:	2102      	movs	r1, #2
 80033dc:	4618      	mov	r0, r3
 80033de:	f000 fedd 	bl	800419c <RCCEx_PLL2_Config>
 80033e2:	4603      	mov	r3, r0
 80033e4:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80033e6:	e00c      	b.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	3324      	adds	r3, #36	; 0x24
 80033ec:	2102      	movs	r1, #2
 80033ee:	4618      	mov	r0, r3
 80033f0:	f000 ff86 	bl	8004300 <RCCEx_PLL3_Config>
 80033f4:	4603      	mov	r3, r0
 80033f6:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80033f8:	e003      	b.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	75fb      	strb	r3, [r7, #23]
      break;
 80033fe:	e000      	b.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003400:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003402:	7dfb      	ldrb	r3, [r7, #23]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d109      	bne.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003408:	4b96      	ldr	r3, [pc, #600]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800340a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800340c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003414:	4993      	ldr	r1, [pc, #588]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003416:	4313      	orrs	r3, r2
 8003418:	650b      	str	r3, [r1, #80]	; 0x50
 800341a:	e001      	b.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800341c:	7dfb      	ldrb	r3, [r7, #23]
 800341e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003428:	2b00      	cmp	r3, #0
 800342a:	d03d      	beq.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003430:	2b04      	cmp	r3, #4
 8003432:	d826      	bhi.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003434:	a201      	add	r2, pc, #4	; (adr r2, 800343c <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8003436:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800343a:	bf00      	nop
 800343c:	08003451 	.word	0x08003451
 8003440:	0800345f 	.word	0x0800345f
 8003444:	08003471 	.word	0x08003471
 8003448:	08003489 	.word	0x08003489
 800344c:	08003489 	.word	0x08003489
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003450:	4b84      	ldr	r3, [pc, #528]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003454:	4a83      	ldr	r2, [pc, #524]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003456:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800345a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800345c:	e015      	b.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	3304      	adds	r3, #4
 8003462:	2100      	movs	r1, #0
 8003464:	4618      	mov	r0, r3
 8003466:	f000 fe99 	bl	800419c <RCCEx_PLL2_Config>
 800346a:	4603      	mov	r3, r0
 800346c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800346e:	e00c      	b.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	3324      	adds	r3, #36	; 0x24
 8003474:	2100      	movs	r1, #0
 8003476:	4618      	mov	r0, r3
 8003478:	f000 ff42 	bl	8004300 <RCCEx_PLL3_Config>
 800347c:	4603      	mov	r3, r0
 800347e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003480:	e003      	b.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	75fb      	strb	r3, [r7, #23]
      break;
 8003486:	e000      	b.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8003488:	bf00      	nop
    }

    if(ret == HAL_OK)
 800348a:	7dfb      	ldrb	r3, [r7, #23]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d109      	bne.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003490:	4b74      	ldr	r3, [pc, #464]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003492:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003494:	f023 0207 	bic.w	r2, r3, #7
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800349c:	4971      	ldr	r1, [pc, #452]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800349e:	4313      	orrs	r3, r2
 80034a0:	650b      	str	r3, [r1, #80]	; 0x50
 80034a2:	e001      	b.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034a4:	7dfb      	ldrb	r3, [r7, #23]
 80034a6:	75bb      	strb	r3, [r7, #22]

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d04a      	beq.n	800354a <HAL_RCCEx_PeriphCLKConfig+0x1c6>
  {
    switch(PeriphClkInit->Sai2AClockSelection)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034b8:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80034bc:	d031      	beq.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x19e>
 80034be:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80034c2:	d82b      	bhi.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x198>
 80034c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034c8:	d02d      	beq.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 80034ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034ce:	d825      	bhi.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x198>
 80034d0:	2bc0      	cmp	r3, #192	; 0xc0
 80034d2:	d02a      	beq.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80034d4:	2bc0      	cmp	r3, #192	; 0xc0
 80034d6:	d821      	bhi.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x198>
 80034d8:	2b80      	cmp	r3, #128	; 0x80
 80034da:	d016      	beq.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x186>
 80034dc:	2b80      	cmp	r3, #128	; 0x80
 80034de:	d81d      	bhi.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x198>
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d002      	beq.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x166>
 80034e4:	2b40      	cmp	r3, #64	; 0x40
 80034e6:	d007      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x174>
 80034e8:	e018      	b.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
    case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
      /* Enable SAI2A Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034ea:	4b5e      	ldr	r3, [pc, #376]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80034ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ee:	4a5d      	ldr	r2, [pc, #372]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80034f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034f4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 80034f6:	e019      	b.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x1a8>

    case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	3304      	adds	r3, #4
 80034fc:	2100      	movs	r1, #0
 80034fe:	4618      	mov	r0, r3
 8003500:	f000 fe4c 	bl	800419c <RCCEx_PLL2_Config>
 8003504:	4603      	mov	r3, r0
 8003506:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 8003508:	e010      	b.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x1a8>

    case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	3324      	adds	r3, #36	; 0x24
 800350e:	2100      	movs	r1, #0
 8003510:	4618      	mov	r0, r3
 8003512:	f000 fef5 	bl	8004300 <RCCEx_PLL3_Config>
 8003516:	4603      	mov	r3, r0
 8003518:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 800351a:	e007      	b.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      /* SPDIF clock is used as source of SAI2A clock */
      /* SAI2A clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800351c:	2301      	movs	r3, #1
 800351e:	75fb      	strb	r3, [r7, #23]
      break;
 8003520:	e004      	b.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 8003522:	bf00      	nop
 8003524:	e002      	b.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 8003526:	bf00      	nop
 8003528:	e000      	b.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 800352a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800352c:	7dfb      	ldrb	r3, [r7, #23]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d109      	bne.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8003532:	4b4c      	ldr	r3, [pc, #304]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003534:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003536:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800353e:	4949      	ldr	r1, [pc, #292]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003540:	4313      	orrs	r3, r2
 8003542:	650b      	str	r3, [r1, #80]	; 0x50
 8003544:	e001      	b.n	800354a <HAL_RCCEx_PeriphCLKConfig+0x1c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003546:	7dfb      	ldrb	r3, [r7, #23]
 8003548:	75bb      	strb	r3, [r7, #22]
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003552:	2b00      	cmp	r3, #0
 8003554:	d04f      	beq.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    switch(PeriphClkInit->Sai2BClockSelection)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800355a:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 800355e:	d036      	beq.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x24a>
 8003560:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8003564:	d830      	bhi.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x244>
 8003566:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800356a:	d032      	beq.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0x24e>
 800356c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003570:	d82a      	bhi.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x244>
 8003572:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003576:	d02e      	beq.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x252>
 8003578:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800357c:	d824      	bhi.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x244>
 800357e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003582:	d018      	beq.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x232>
 8003584:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003588:	d81e      	bhi.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x244>
 800358a:	2b00      	cmp	r3, #0
 800358c:	d003      	beq.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x212>
 800358e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003592:	d007      	beq.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x220>
 8003594:	e018      	b.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x244>
    {
    case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003596:	4b33      	ldr	r3, [pc, #204]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800359a:	4a32      	ldr	r2, [pc, #200]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800359c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035a0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 80035a2:	e019      	b.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x254>

    case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	3304      	adds	r3, #4
 80035a8:	2100      	movs	r1, #0
 80035aa:	4618      	mov	r0, r3
 80035ac:	f000 fdf6 	bl	800419c <RCCEx_PLL2_Config>
 80035b0:	4603      	mov	r3, r0
 80035b2:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 80035b4:	e010      	b.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x254>

    case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	3324      	adds	r3, #36	; 0x24
 80035ba:	2100      	movs	r1, #0
 80035bc:	4618      	mov	r0, r3
 80035be:	f000 fe9f 	bl	8004300 <RCCEx_PLL3_Config>
 80035c2:	4603      	mov	r3, r0
 80035c4:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 80035c6:	e007      	b.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x254>
      /* SPDIF clock is used as source of SAI2B clock */
      /* SAI2B clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	75fb      	strb	r3, [r7, #23]
      break;
 80035cc:	e004      	b.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 80035ce:	bf00      	nop
 80035d0:	e002      	b.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 80035d2:	bf00      	nop
 80035d4:	e000      	b.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 80035d6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80035d8:	7dfb      	ldrb	r3, [r7, #23]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d109      	bne.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 80035de:	4b21      	ldr	r3, [pc, #132]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80035e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035e2:	f423 6260 	bic.w	r2, r3, #3584	; 0xe00
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035ea:	491e      	ldr	r1, [pc, #120]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80035ec:	4313      	orrs	r3, r2
 80035ee:	650b      	str	r3, [r1, #80]	; 0x50
 80035f0:	e001      	b.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x272>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035f2:	7dfb      	ldrb	r3, [r7, #23]
 80035f4:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d034      	beq.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    switch(PeriphClkInit->OspiClockSelection)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003606:	2b30      	cmp	r3, #48	; 0x30
 8003608:	d01c      	beq.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 800360a:	2b30      	cmp	r3, #48	; 0x30
 800360c:	d817      	bhi.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 800360e:	2b20      	cmp	r3, #32
 8003610:	d00c      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003612:	2b20      	cmp	r3, #32
 8003614:	d813      	bhi.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8003616:	2b00      	cmp	r3, #0
 8003618:	d016      	beq.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
 800361a:	2b10      	cmp	r3, #16
 800361c:	d10f      	bne.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800361e:	4b11      	ldr	r3, [pc, #68]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003622:	4a10      	ldr	r2, [pc, #64]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003624:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003628:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 800362a:	e00e      	b.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x2c6>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	3304      	adds	r3, #4
 8003630:	2102      	movs	r1, #2
 8003632:	4618      	mov	r0, r3
 8003634:	f000 fdb2 	bl	800419c <RCCEx_PLL2_Config>
 8003638:	4603      	mov	r3, r0
 800363a:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 800363c:	e005      	b.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	75fb      	strb	r3, [r7, #23]
      break;
 8003642:	e002      	b.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x2c6>
      break;
 8003644:	bf00      	nop
 8003646:	e000      	b.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x2c6>
      break;
 8003648:	bf00      	nop
    }

    if(ret == HAL_OK)
 800364a:	7dfb      	ldrb	r3, [r7, #23]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d10b      	bne.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003650:	4b04      	ldr	r3, [pc, #16]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003652:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003654:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800365c:	4901      	ldr	r1, [pc, #4]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800365e:	4313      	orrs	r3, r2
 8003660:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003662:	e003      	b.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8003664:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003668:	7dfb      	ldrb	r3, [r7, #23]
 800366a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003674:	2b00      	cmp	r3, #0
 8003676:	d047      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800367c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003680:	d030      	beq.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003682:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003686:	d82a      	bhi.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8003688:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800368c:	d02c      	beq.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x364>
 800368e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003692:	d824      	bhi.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8003694:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003698:	d018      	beq.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x348>
 800369a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800369e:	d81e      	bhi.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x35a>
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d003      	beq.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x328>
 80036a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036a8:	d007      	beq.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x336>
 80036aa:	e018      	b.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036ac:	4bb0      	ldr	r3, [pc, #704]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80036ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036b0:	4aaf      	ldr	r2, [pc, #700]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80036b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036b6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80036b8:	e017      	b.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x366>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	3304      	adds	r3, #4
 80036be:	2100      	movs	r1, #0
 80036c0:	4618      	mov	r0, r3
 80036c2:	f000 fd6b 	bl	800419c <RCCEx_PLL2_Config>
 80036c6:	4603      	mov	r3, r0
 80036c8:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80036ca:	e00e      	b.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x366>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	3324      	adds	r3, #36	; 0x24
 80036d0:	2100      	movs	r1, #0
 80036d2:	4618      	mov	r0, r3
 80036d4:	f000 fe14 	bl	8004300 <RCCEx_PLL3_Config>
 80036d8:	4603      	mov	r3, r0
 80036da:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80036dc:	e005      	b.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x366>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	75fb      	strb	r3, [r7, #23]
      break;
 80036e2:	e002      	b.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x366>
      break;
 80036e4:	bf00      	nop
 80036e6:	e000      	b.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x366>
      break;
 80036e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80036ea:	7dfb      	ldrb	r3, [r7, #23]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d109      	bne.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x380>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80036f0:	4b9f      	ldr	r3, [pc, #636]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80036f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036f4:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036fc:	499c      	ldr	r1, [pc, #624]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80036fe:	4313      	orrs	r3, r2
 8003700:	650b      	str	r3, [r1, #80]	; 0x50
 8003702:	e001      	b.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x384>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003704:	7dfb      	ldrb	r3, [r7, #23]
 8003706:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003710:	2b00      	cmp	r3, #0
 8003712:	d049      	beq.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x424>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003718:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800371c:	d02e      	beq.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800371e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003722:	d828      	bhi.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8003724:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003728:	d02a      	beq.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800372a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800372e:	d822      	bhi.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8003730:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003734:	d026      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8003736:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800373a:	d81c      	bhi.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 800373c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003740:	d010      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8003742:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003746:	d816      	bhi.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8003748:	2b00      	cmp	r3, #0
 800374a:	d01d      	beq.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x404>
 800374c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003750:	d111      	bne.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	3304      	adds	r3, #4
 8003756:	2101      	movs	r1, #1
 8003758:	4618      	mov	r0, r3
 800375a:	f000 fd1f 	bl	800419c <RCCEx_PLL2_Config>
 800375e:	4603      	mov	r3, r0
 8003760:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8003762:	e012      	b.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x406>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	3324      	adds	r3, #36	; 0x24
 8003768:	2101      	movs	r1, #1
 800376a:	4618      	mov	r0, r3
 800376c:	f000 fdc8 	bl	8004300 <RCCEx_PLL3_Config>
 8003770:	4603      	mov	r3, r0
 8003772:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8003774:	e009      	b.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	75fb      	strb	r3, [r7, #23]
      break;
 800377a:	e006      	b.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 800377c:	bf00      	nop
 800377e:	e004      	b.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8003780:	bf00      	nop
 8003782:	e002      	b.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8003784:	bf00      	nop
 8003786:	e000      	b.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8003788:	bf00      	nop
    }

    if(ret == HAL_OK)
 800378a:	7dfb      	ldrb	r3, [r7, #23]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d109      	bne.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x420>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003790:	4b77      	ldr	r3, [pc, #476]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8003792:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003794:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800379c:	4974      	ldr	r1, [pc, #464]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 800379e:	4313      	orrs	r3, r2
 80037a0:	650b      	str	r3, [r1, #80]	; 0x50
 80037a2:	e001      	b.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x424>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037a4:	7dfb      	ldrb	r3, [r7, #23]
 80037a6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d053      	beq.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x4d8>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80037ba:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 80037be:	d034      	beq.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80037c0:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 80037c4:	d82e      	bhi.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 80037c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80037ca:	d030      	beq.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 80037cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80037d0:	d828      	bhi.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 80037d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037d6:	d02c      	beq.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 80037d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037dc:	d822      	bhi.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 80037de:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80037e2:	d028      	beq.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 80037e4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80037e8:	d81c      	bhi.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 80037ea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80037ee:	d010      	beq.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x48e>
 80037f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80037f4:	d816      	bhi.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d01f      	beq.n	800383a <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 80037fa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80037fe:	d111      	bne.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	3304      	adds	r3, #4
 8003804:	2101      	movs	r1, #1
 8003806:	4618      	mov	r0, r3
 8003808:	f000 fcc8 	bl	800419c <RCCEx_PLL2_Config>
 800380c:	4603      	mov	r3, r0
 800380e:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8003810:	e014      	b.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	3324      	adds	r3, #36	; 0x24
 8003816:	2101      	movs	r1, #1
 8003818:	4618      	mov	r0, r3
 800381a:	f000 fd71 	bl	8004300 <RCCEx_PLL3_Config>
 800381e:	4603      	mov	r3, r0
 8003820:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8003822:	e00b      	b.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	75fb      	strb	r3, [r7, #23]
      break;
 8003828:	e008      	b.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 800382a:	bf00      	nop
 800382c:	e006      	b.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 800382e:	bf00      	nop
 8003830:	e004      	b.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8003832:	bf00      	nop
 8003834:	e002      	b.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8003836:	bf00      	nop
 8003838:	e000      	b.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 800383a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800383c:	7dfb      	ldrb	r3, [r7, #23]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d10a      	bne.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003842:	4b4b      	ldr	r3, [pc, #300]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8003844:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003846:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003850:	4947      	ldr	r1, [pc, #284]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8003852:	4313      	orrs	r3, r2
 8003854:	658b      	str	r3, [r1, #88]	; 0x58
 8003856:	e001      	b.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003858:	7dfb      	ldrb	r3, [r7, #23]
 800385a:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003864:	2b00      	cmp	r3, #0
 8003866:	d02f      	beq.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x544>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800386c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003870:	d00e      	beq.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8003872:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003876:	d814      	bhi.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8003878:	2b00      	cmp	r3, #0
 800387a:	d015      	beq.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800387c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003880:	d10f      	bne.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x51e>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003882:	4b3b      	ldr	r3, [pc, #236]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8003884:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003886:	4a3a      	ldr	r2, [pc, #232]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8003888:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800388c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800388e:	e00c      	b.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x526>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	3304      	adds	r3, #4
 8003894:	2101      	movs	r1, #1
 8003896:	4618      	mov	r0, r3
 8003898:	f000 fc80 	bl	800419c <RCCEx_PLL2_Config>
 800389c:	4603      	mov	r3, r0
 800389e:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80038a0:	e003      	b.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x526>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	75fb      	strb	r3, [r7, #23]
      break;
 80038a6:	e000      	b.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x526>
      break;
 80038a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80038aa:	7dfb      	ldrb	r3, [r7, #23]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d109      	bne.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x540>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80038b0:	4b2f      	ldr	r3, [pc, #188]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80038b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038b4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038bc:	492c      	ldr	r1, [pc, #176]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80038be:	4313      	orrs	r3, r2
 80038c0:	650b      	str	r3, [r1, #80]	; 0x50
 80038c2:	e001      	b.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x544>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038c4:	7dfb      	ldrb	r3, [r7, #23]
 80038c6:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d032      	beq.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x5b6>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038d8:	2b03      	cmp	r3, #3
 80038da:	d81b      	bhi.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x590>
 80038dc:	a201      	add	r2, pc, #4	; (adr r2, 80038e4 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 80038de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038e2:	bf00      	nop
 80038e4:	0800391b 	.word	0x0800391b
 80038e8:	080038f5 	.word	0x080038f5
 80038ec:	08003903 	.word	0x08003903
 80038f0:	0800391b 	.word	0x0800391b
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038f4:	4b1e      	ldr	r3, [pc, #120]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80038f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038f8:	4a1d      	ldr	r2, [pc, #116]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80038fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038fe:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003900:	e00c      	b.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x598>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	3304      	adds	r3, #4
 8003906:	2102      	movs	r1, #2
 8003908:	4618      	mov	r0, r3
 800390a:	f000 fc47 	bl	800419c <RCCEx_PLL2_Config>
 800390e:	4603      	mov	r3, r0
 8003910:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003912:	e003      	b.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x598>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	75fb      	strb	r3, [r7, #23]
      break;
 8003918:	e000      	b.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x598>
      break;
 800391a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800391c:	7dfb      	ldrb	r3, [r7, #23]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d109      	bne.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x5b2>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003922:	4b13      	ldr	r3, [pc, #76]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8003924:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003926:	f023 0203 	bic.w	r2, r3, #3
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800392e:	4910      	ldr	r1, [pc, #64]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8003930:	4313      	orrs	r3, r2
 8003932:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003934:	e001      	b.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003936:	7dfb      	ldrb	r3, [r7, #23]
 8003938:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003942:	2b00      	cmp	r3, #0
 8003944:	f000 808a 	beq.w	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003948:	4b0a      	ldr	r3, [pc, #40]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a09      	ldr	r2, [pc, #36]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800394e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003952:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003954:	f7fd fd8a 	bl	800146c <HAL_GetTick>
 8003958:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800395a:	e00d      	b.n	8003978 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800395c:	f7fd fd86 	bl	800146c <HAL_GetTick>
 8003960:	4602      	mov	r2, r0
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	1ad3      	subs	r3, r2, r3
 8003966:	2b64      	cmp	r3, #100	; 0x64
 8003968:	d906      	bls.n	8003978 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
      {
        ret = HAL_TIMEOUT;
 800396a:	2303      	movs	r3, #3
 800396c:	75fb      	strb	r3, [r7, #23]
        break;
 800396e:	e009      	b.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x600>
 8003970:	58024400 	.word	0x58024400
 8003974:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003978:	4bba      	ldr	r3, [pc, #744]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003980:	2b00      	cmp	r3, #0
 8003982:	d0eb      	beq.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x5d8>
      }
    }

    if(ret == HAL_OK)
 8003984:	7dfb      	ldrb	r3, [r7, #23]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d166      	bne.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800398a:	4bb7      	ldr	r3, [pc, #732]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800398c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003994:	4053      	eors	r3, r2
 8003996:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800399a:	2b00      	cmp	r3, #0
 800399c:	d013      	beq.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x642>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800399e:	4bb2      	ldr	r3, [pc, #712]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80039a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039a6:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80039a8:	4baf      	ldr	r3, [pc, #700]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80039aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039ac:	4aae      	ldr	r2, [pc, #696]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80039ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039b2:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80039b4:	4bac      	ldr	r3, [pc, #688]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80039b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039b8:	4aab      	ldr	r2, [pc, #684]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80039ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039be:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80039c0:	4aa9      	ldr	r2, [pc, #676]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80039cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039d0:	d115      	bne.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x67a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039d2:	f7fd fd4b 	bl	800146c <HAL_GetTick>
 80039d6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80039d8:	e00b      	b.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039da:	f7fd fd47 	bl	800146c <HAL_GetTick>
 80039de:	4602      	mov	r2, r0
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	1ad3      	subs	r3, r2, r3
 80039e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d902      	bls.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
          {
            ret = HAL_TIMEOUT;
 80039ec:	2303      	movs	r3, #3
 80039ee:	75fb      	strb	r3, [r7, #23]
            break;
 80039f0:	e005      	b.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x67a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80039f2:	4b9d      	ldr	r3, [pc, #628]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80039f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039f6:	f003 0302 	and.w	r3, r3, #2
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d0ed      	beq.n	80039da <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if(ret == HAL_OK)
 80039fe:	7dfb      	ldrb	r3, [r7, #23]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d126      	bne.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x6ce>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003a0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a0e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a12:	d10d      	bne.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x6ac>
 8003a14:	4b94      	ldr	r3, [pc, #592]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003a16:	691b      	ldr	r3, [r3, #16]
 8003a18:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003a22:	0919      	lsrs	r1, r3, #4
 8003a24:	4b91      	ldr	r3, [pc, #580]	; (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8003a26:	400b      	ands	r3, r1
 8003a28:	498f      	ldr	r1, [pc, #572]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	610b      	str	r3, [r1, #16]
 8003a2e:	e005      	b.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
 8003a30:	4b8d      	ldr	r3, [pc, #564]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003a32:	691b      	ldr	r3, [r3, #16]
 8003a34:	4a8c      	ldr	r2, [pc, #560]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003a36:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003a3a:	6113      	str	r3, [r2, #16]
 8003a3c:	4b8a      	ldr	r3, [pc, #552]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003a3e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003a46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a4a:	4987      	ldr	r1, [pc, #540]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	670b      	str	r3, [r1, #112]	; 0x70
 8003a50:	e004      	b.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003a52:	7dfb      	ldrb	r3, [r7, #23]
 8003a54:	75bb      	strb	r3, [r7, #22]
 8003a56:	e001      	b.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a58:	7dfb      	ldrb	r3, [r7, #23]
 8003a5a:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f003 0301 	and.w	r3, r3, #1
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d07f      	beq.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a6e:	2b28      	cmp	r3, #40	; 0x28
 8003a70:	d866      	bhi.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 8003a72:	a201      	add	r2, pc, #4	; (adr r2, 8003a78 <HAL_RCCEx_PeriphCLKConfig+0x6f4>)
 8003a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a78:	08003b47 	.word	0x08003b47
 8003a7c:	08003b41 	.word	0x08003b41
 8003a80:	08003b41 	.word	0x08003b41
 8003a84:	08003b41 	.word	0x08003b41
 8003a88:	08003b41 	.word	0x08003b41
 8003a8c:	08003b41 	.word	0x08003b41
 8003a90:	08003b41 	.word	0x08003b41
 8003a94:	08003b41 	.word	0x08003b41
 8003a98:	08003b1d 	.word	0x08003b1d
 8003a9c:	08003b41 	.word	0x08003b41
 8003aa0:	08003b41 	.word	0x08003b41
 8003aa4:	08003b41 	.word	0x08003b41
 8003aa8:	08003b41 	.word	0x08003b41
 8003aac:	08003b41 	.word	0x08003b41
 8003ab0:	08003b41 	.word	0x08003b41
 8003ab4:	08003b41 	.word	0x08003b41
 8003ab8:	08003b2f 	.word	0x08003b2f
 8003abc:	08003b41 	.word	0x08003b41
 8003ac0:	08003b41 	.word	0x08003b41
 8003ac4:	08003b41 	.word	0x08003b41
 8003ac8:	08003b41 	.word	0x08003b41
 8003acc:	08003b41 	.word	0x08003b41
 8003ad0:	08003b41 	.word	0x08003b41
 8003ad4:	08003b41 	.word	0x08003b41
 8003ad8:	08003b47 	.word	0x08003b47
 8003adc:	08003b41 	.word	0x08003b41
 8003ae0:	08003b41 	.word	0x08003b41
 8003ae4:	08003b41 	.word	0x08003b41
 8003ae8:	08003b41 	.word	0x08003b41
 8003aec:	08003b41 	.word	0x08003b41
 8003af0:	08003b41 	.word	0x08003b41
 8003af4:	08003b41 	.word	0x08003b41
 8003af8:	08003b47 	.word	0x08003b47
 8003afc:	08003b41 	.word	0x08003b41
 8003b00:	08003b41 	.word	0x08003b41
 8003b04:	08003b41 	.word	0x08003b41
 8003b08:	08003b41 	.word	0x08003b41
 8003b0c:	08003b41 	.word	0x08003b41
 8003b10:	08003b41 	.word	0x08003b41
 8003b14:	08003b41 	.word	0x08003b41
 8003b18:	08003b47 	.word	0x08003b47
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	3304      	adds	r3, #4
 8003b20:	2101      	movs	r1, #1
 8003b22:	4618      	mov	r0, r3
 8003b24:	f000 fb3a 	bl	800419c <RCCEx_PLL2_Config>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003b2c:	e00c      	b.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x7c4>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	3324      	adds	r3, #36	; 0x24
 8003b32:	2101      	movs	r1, #1
 8003b34:	4618      	mov	r0, r3
 8003b36:	f000 fbe3 	bl	8004300 <RCCEx_PLL3_Config>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003b3e:	e003      	b.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	75fb      	strb	r3, [r7, #23]
      break;
 8003b44:	e000      	b.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      break;
 8003b46:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b48:	7dfb      	ldrb	r3, [r7, #23]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d10a      	bne.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003b4e:	4b46      	ldr	r3, [pc, #280]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003b50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b52:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b5c:	4942      	ldr	r1, [pc, #264]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	654b      	str	r3, [r1, #84]	; 0x54
 8003b62:	e001      	b.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b64:	7dfb      	ldrb	r3, [r7, #23]
 8003b66:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 0302 	and.w	r3, r3, #2
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d038      	beq.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x862>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b78:	2b05      	cmp	r3, #5
 8003b7a:	d821      	bhi.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8003b7c:	a201      	add	r2, pc, #4	; (adr r2, 8003b84 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 8003b7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b82:	bf00      	nop
 8003b84:	08003bc7 	.word	0x08003bc7
 8003b88:	08003b9d 	.word	0x08003b9d
 8003b8c:	08003baf 	.word	0x08003baf
 8003b90:	08003bc7 	.word	0x08003bc7
 8003b94:	08003bc7 	.word	0x08003bc7
 8003b98:	08003bc7 	.word	0x08003bc7
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	3304      	adds	r3, #4
 8003ba0:	2101      	movs	r1, #1
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f000 fafa 	bl	800419c <RCCEx_PLL2_Config>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003bac:	e00c      	b.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x844>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	3324      	adds	r3, #36	; 0x24
 8003bb2:	2101      	movs	r1, #1
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f000 fba3 	bl	8004300 <RCCEx_PLL3_Config>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003bbe:	e003      	b.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x844>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	75fb      	strb	r3, [r7, #23]
      break;
 8003bc4:	e000      	b.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x844>
      break;
 8003bc6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003bc8:	7dfb      	ldrb	r3, [r7, #23]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d109      	bne.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003bce:	4b26      	ldr	r3, [pc, #152]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003bd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bd2:	f023 0207 	bic.w	r2, r3, #7
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003bda:	4923      	ldr	r1, [pc, #140]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	654b      	str	r3, [r1, #84]	; 0x54
 8003be0:	e001      	b.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x862>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003be2:	7dfb      	ldrb	r3, [r7, #23]
 8003be4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 0304 	and.w	r3, r3, #4
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d040      	beq.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003bf8:	2b05      	cmp	r3, #5
 8003bfa:	d821      	bhi.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8003bfc:	a201      	add	r2, pc, #4	; (adr r2, 8003c04 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8003bfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c02:	bf00      	nop
 8003c04:	08003c47 	.word	0x08003c47
 8003c08:	08003c1d 	.word	0x08003c1d
 8003c0c:	08003c2f 	.word	0x08003c2f
 8003c10:	08003c47 	.word	0x08003c47
 8003c14:	08003c47 	.word	0x08003c47
 8003c18:	08003c47 	.word	0x08003c47
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	3304      	adds	r3, #4
 8003c20:	2101      	movs	r1, #1
 8003c22:	4618      	mov	r0, r3
 8003c24:	f000 faba 	bl	800419c <RCCEx_PLL2_Config>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003c2c:	e00c      	b.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x8c4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	3324      	adds	r3, #36	; 0x24
 8003c32:	2101      	movs	r1, #1
 8003c34:	4618      	mov	r0, r3
 8003c36:	f000 fb63 	bl	8004300 <RCCEx_PLL3_Config>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003c3e:	e003      	b.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	75fb      	strb	r3, [r7, #23]
      break;
 8003c44:	e000      	b.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      break;
 8003c46:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c48:	7dfb      	ldrb	r3, [r7, #23]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d110      	bne.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003c4e:	4b06      	ldr	r3, [pc, #24]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003c50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c52:	f023 0207 	bic.w	r2, r3, #7
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003c5c:	4902      	ldr	r1, [pc, #8]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	658b      	str	r3, [r1, #88]	; 0x58
 8003c62:	e007      	b.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 8003c64:	58024800 	.word	0x58024800
 8003c68:	58024400 	.word	0x58024400
 8003c6c:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c70:	7dfb      	ldrb	r3, [r7, #23]
 8003c72:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f003 0320 	and.w	r3, r3, #32
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d04b      	beq.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0x994>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c86:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003c8a:	d02e      	beq.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x966>
 8003c8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003c90:	d828      	bhi.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8003c92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c96:	d02a      	beq.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8003c98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c9c:	d822      	bhi.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8003c9e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003ca2:	d026      	beq.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8003ca4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003ca8:	d81c      	bhi.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8003caa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003cae:	d010      	beq.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x94e>
 8003cb0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003cb4:	d816      	bhi.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d01d      	beq.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x972>
 8003cba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003cbe:	d111      	bne.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x960>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	3304      	adds	r3, #4
 8003cc4:	2100      	movs	r1, #0
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f000 fa68 	bl	800419c <RCCEx_PLL2_Config>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003cd0:	e012      	b.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x974>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	3324      	adds	r3, #36	; 0x24
 8003cd6:	2102      	movs	r1, #2
 8003cd8:	4618      	mov	r0, r3
 8003cda:	f000 fb11 	bl	8004300 <RCCEx_PLL3_Config>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003ce2:	e009      	b.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x974>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	75fb      	strb	r3, [r7, #23]
      break;
 8003ce8:	e006      	b.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8003cea:	bf00      	nop
 8003cec:	e004      	b.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8003cee:	bf00      	nop
 8003cf0:	e002      	b.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8003cf2:	bf00      	nop
 8003cf4:	e000      	b.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8003cf6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003cf8:	7dfb      	ldrb	r3, [r7, #23]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d10a      	bne.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x990>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003cfe:	4bb3      	ldr	r3, [pc, #716]	; (8003fcc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003d00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d02:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d0c:	49af      	ldr	r1, [pc, #700]	; (8003fcc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	654b      	str	r3, [r1, #84]	; 0x54
 8003d12:	e001      	b.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0x994>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d14:	7dfb      	ldrb	r3, [r7, #23]
 8003d16:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d04b      	beq.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0xa38>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003d2a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003d2e:	d02e      	beq.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 8003d30:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003d34:	d828      	bhi.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8003d36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d3a:	d02a      	beq.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 8003d3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d40:	d822      	bhi.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8003d42:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003d46:	d026      	beq.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8003d48:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003d4c:	d81c      	bhi.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8003d4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d52:	d010      	beq.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 8003d54:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d58:	d816      	bhi.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d01d      	beq.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0xa16>
 8003d5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d62:	d111      	bne.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0xa04>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	3304      	adds	r3, #4
 8003d68:	2100      	movs	r1, #0
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f000 fa16 	bl	800419c <RCCEx_PLL2_Config>
 8003d70:	4603      	mov	r3, r0
 8003d72:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003d74:	e012      	b.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0xa18>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	3324      	adds	r3, #36	; 0x24
 8003d7a:	2102      	movs	r1, #2
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f000 fabf 	bl	8004300 <RCCEx_PLL3_Config>
 8003d82:	4603      	mov	r3, r0
 8003d84:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003d86:	e009      	b.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	75fb      	strb	r3, [r7, #23]
      break;
 8003d8c:	e006      	b.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8003d8e:	bf00      	nop
 8003d90:	e004      	b.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8003d92:	bf00      	nop
 8003d94:	e002      	b.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8003d96:	bf00      	nop
 8003d98:	e000      	b.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8003d9a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d9c:	7dfb      	ldrb	r3, [r7, #23]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d10a      	bne.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003da2:	4b8a      	ldr	r3, [pc, #552]	; (8003fcc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003da4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003da6:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003db0:	4986      	ldr	r1, [pc, #536]	; (8003fcc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003db2:	4313      	orrs	r3, r2
 8003db4:	658b      	str	r3, [r1, #88]	; 0x58
 8003db6:	e001      	b.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0xa38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003db8:	7dfb      	ldrb	r3, [r7, #23]
 8003dba:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d04b      	beq.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003dce:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003dd2:	d02e      	beq.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0xaae>
 8003dd4:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003dd8:	d828      	bhi.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8003dda:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003dde:	d02a      	beq.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0xab2>
 8003de0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003de4:	d822      	bhi.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8003de6:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003dea:	d026      	beq.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0xab6>
 8003dec:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003df0:	d81c      	bhi.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8003df2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003df6:	d010      	beq.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0xa96>
 8003df8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003dfc:	d816      	bhi.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d01d      	beq.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0xaba>
 8003e02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e06:	d111      	bne.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	3304      	adds	r3, #4
 8003e0c:	2100      	movs	r1, #0
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f000 f9c4 	bl	800419c <RCCEx_PLL2_Config>
 8003e14:	4603      	mov	r3, r0
 8003e16:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003e18:	e012      	b.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0xabc>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	3324      	adds	r3, #36	; 0x24
 8003e1e:	2102      	movs	r1, #2
 8003e20:	4618      	mov	r0, r3
 8003e22:	f000 fa6d 	bl	8004300 <RCCEx_PLL3_Config>
 8003e26:	4603      	mov	r3, r0
 8003e28:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003e2a:	e009      	b.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	75fb      	strb	r3, [r7, #23]
      break;
 8003e30:	e006      	b.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8003e32:	bf00      	nop
 8003e34:	e004      	b.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8003e36:	bf00      	nop
 8003e38:	e002      	b.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8003e3a:	bf00      	nop
 8003e3c:	e000      	b.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8003e3e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e40:	7dfb      	ldrb	r3, [r7, #23]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d10a      	bne.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003e46:	4b61      	ldr	r3, [pc, #388]	; (8003fcc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003e48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e4a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003e54:	495d      	ldr	r1, [pc, #372]	; (8003fcc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003e56:	4313      	orrs	r3, r2
 8003e58:	658b      	str	r3, [r1, #88]	; 0x58
 8003e5a:	e001      	b.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0xadc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e5c:	7dfb      	ldrb	r3, [r7, #23]
 8003e5e:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f003 0308 	and.w	r3, r3, #8
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d01a      	beq.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e76:	d10a      	bne.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	3324      	adds	r3, #36	; 0x24
 8003e7c:	2102      	movs	r1, #2
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f000 fa3e 	bl	8004300 <RCCEx_PLL3_Config>
 8003e84:	4603      	mov	r3, r0
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d001      	beq.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
        {
          status = HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003e8e:	4b4f      	ldr	r3, [pc, #316]	; (8003fcc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003e90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e92:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e9c:	494b      	ldr	r1, [pc, #300]	; (8003fcc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f003 0310 	and.w	r3, r3, #16
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d01a      	beq.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0xb60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003eb4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003eb8:	d10a      	bne.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	3324      	adds	r3, #36	; 0x24
 8003ebe:	2102      	movs	r1, #2
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f000 fa1d 	bl	8004300 <RCCEx_PLL3_Config>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d001      	beq.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
      {
        status = HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003ed0:	4b3e      	ldr	r3, [pc, #248]	; (8003fcc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003ed2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ed4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003ede:	493b      	ldr	r1, [pc, #236]	; (8003fcc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d034      	beq.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003ef6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003efa:	d01d      	beq.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0xbb4>
 8003efc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003f00:	d817      	bhi.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0xbae>
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d003      	beq.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0xb8a>
 8003f06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f0a:	d009      	beq.n	8003f20 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8003f0c:	e011      	b.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0xbae>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	3304      	adds	r3, #4
 8003f12:	2100      	movs	r1, #0
 8003f14:	4618      	mov	r0, r3
 8003f16:	f000 f941 	bl	800419c <RCCEx_PLL2_Config>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8003f1e:	e00c      	b.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0xbb6>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	3324      	adds	r3, #36	; 0x24
 8003f24:	2102      	movs	r1, #2
 8003f26:	4618      	mov	r0, r3
 8003f28:	f000 f9ea 	bl	8004300 <RCCEx_PLL3_Config>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8003f30:	e003      	b.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0xbb6>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	75fb      	strb	r3, [r7, #23]
      break;
 8003f36:	e000      	b.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0xbb6>
      break;
 8003f38:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f3a:	7dfb      	ldrb	r3, [r7, #23]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d10a      	bne.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003f40:	4b22      	ldr	r3, [pc, #136]	; (8003fcc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003f42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f44:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003f4e:	491f      	ldr	r1, [pc, #124]	; (8003fcc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003f50:	4313      	orrs	r3, r2
 8003f52:	658b      	str	r3, [r1, #88]	; 0x58
 8003f54:	e001      	b.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f56:	7dfb      	ldrb	r3, [r7, #23]
 8003f58:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d036      	beq.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0xc50>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f6c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003f70:	d01c      	beq.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8003f72:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003f76:	d816      	bhi.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8003f78:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f7c:	d003      	beq.n	8003f86 <HAL_RCCEx_PeriphCLKConfig+0xc02>
 8003f7e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003f82:	d007      	beq.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8003f84:	e00f      	b.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f86:	4b11      	ldr	r3, [pc, #68]	; (8003fcc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f8a:	4a10      	ldr	r2, [pc, #64]	; (8003fcc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003f8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f90:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8003f92:	e00c      	b.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	3324      	adds	r3, #36	; 0x24
 8003f98:	2101      	movs	r1, #1
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f000 f9b0 	bl	8004300 <RCCEx_PLL3_Config>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8003fa4:	e003      	b.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	75fb      	strb	r3, [r7, #23]
      break;
 8003faa:	e000      	b.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8003fac:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003fae:	7dfb      	ldrb	r3, [r7, #23]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d10d      	bne.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003fb4:	4b05      	ldr	r3, [pc, #20]	; (8003fcc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003fb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fb8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003fc2:	4902      	ldr	r1, [pc, #8]	; (8003fcc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	654b      	str	r3, [r1, #84]	; 0x54
 8003fc8:	e004      	b.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 8003fca:	bf00      	nop
 8003fcc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fd0:	7dfb      	ldrb	r3, [r7, #23]
 8003fd2:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d029      	beq.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d003      	beq.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8003fe8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fec:	d007      	beq.n	8003ffe <HAL_RCCEx_PeriphCLKConfig+0xc7a>
 8003fee:	e00f      	b.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0xc8c>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ff0:	4b69      	ldr	r3, [pc, #420]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003ff2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ff4:	4a68      	ldr	r2, [pc, #416]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003ff6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ffa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003ffc:	e00b      	b.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0xc92>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	3304      	adds	r3, #4
 8004002:	2102      	movs	r1, #2
 8004004:	4618      	mov	r0, r3
 8004006:	f000 f8c9 	bl	800419c <RCCEx_PLL2_Config>
 800400a:	4603      	mov	r3, r0
 800400c:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800400e:	e002      	b.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0xc92>

    default:
      ret = HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	75fb      	strb	r3, [r7, #23]
      break;
 8004014:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004016:	7dfb      	ldrb	r3, [r7, #23]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d109      	bne.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0xcac>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800401c:	4b5e      	ldr	r3, [pc, #376]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800401e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004020:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004028:	495b      	ldr	r1, [pc, #364]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800402a:	4313      	orrs	r3, r2
 800402c:	64cb      	str	r3, [r1, #76]	; 0x4c
 800402e:	e001      	b.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004030:	7dfb      	ldrb	r3, [r7, #23]
 8004032:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800403c:	2b00      	cmp	r3, #0
 800403e:	d00a      	beq.n	8004056 <HAL_RCCEx_PeriphCLKConfig+0xcd2>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	3324      	adds	r3, #36	; 0x24
 8004044:	2102      	movs	r1, #2
 8004046:	4618      	mov	r0, r3
 8004048:	f000 f95a 	bl	8004300 <RCCEx_PLL3_Config>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d001      	beq.n	8004056 <HAL_RCCEx_PeriphCLKConfig+0xcd2>
    {
      status=HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800405e:	2b00      	cmp	r3, #0
 8004060:	d032      	beq.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {

    switch(PeriphClkInit->RngClockSelection)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004068:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800406c:	d017      	beq.n	800409e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
 800406e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004072:	d811      	bhi.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004074:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004078:	d013      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
 800407a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800407e:	d80b      	bhi.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004080:	2b00      	cmp	r3, #0
 8004082:	d010      	beq.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0xd22>
 8004084:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004088:	d106      	bne.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0xd14>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800408a:	4b43      	ldr	r3, [pc, #268]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800408c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800408e:	4a42      	ldr	r2, [pc, #264]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004090:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004094:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8004096:	e007      	b.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	75fb      	strb	r3, [r7, #23]
      break;
 800409c:	e004      	b.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      break;
 800409e:	bf00      	nop
 80040a0:	e002      	b.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      break;
 80040a2:	bf00      	nop
 80040a4:	e000      	b.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      break;
 80040a6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80040a8:	7dfb      	ldrb	r3, [r7, #23]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d10a      	bne.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80040ae:	4b3a      	ldr	r3, [pc, #232]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80040b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040b2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80040bc:	4936      	ldr	r1, [pc, #216]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80040be:	4313      	orrs	r3, r2
 80040c0:	654b      	str	r3, [r1, #84]	; 0x54
 80040c2:	e001      	b.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040c4:	7dfb      	ldrb	r3, [r7, #23]
 80040c6:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d008      	beq.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0xd62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80040d4:	4b30      	ldr	r3, [pc, #192]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80040d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040d8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80040e0:	492d      	ldr	r1, [pc, #180]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80040e2:	4313      	orrs	r3, r2
 80040e4:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d008      	beq.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0xd80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80040f2:	4b29      	ldr	r3, [pc, #164]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80040f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040f6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80040fe:	4926      	ldr	r1, [pc, #152]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004100:	4313      	orrs	r3, r2
 8004102:	650b      	str	r3, [r1, #80]	; 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800410c:	2b00      	cmp	r3, #0
 800410e:	d008      	beq.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0xd9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8004110:	4b21      	ldr	r3, [pc, #132]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004112:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004114:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800411c:	491e      	ldr	r1, [pc, #120]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800411e:	4313      	orrs	r3, r2
 8004120:	658b      	str	r3, [r1, #88]	; 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800412a:	2b00      	cmp	r3, #0
 800412c:	d00d      	beq.n	800414a <HAL_RCCEx_PeriphCLKConfig+0xdc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800412e:	4b1a      	ldr	r3, [pc, #104]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004130:	691b      	ldr	r3, [r3, #16]
 8004132:	4a19      	ldr	r2, [pc, #100]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004134:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004138:	6113      	str	r3, [r2, #16]
 800413a:	4b17      	ldr	r3, [pc, #92]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800413c:	691a      	ldr	r2, [r3, #16]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004144:	4914      	ldr	r1, [pc, #80]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004146:	4313      	orrs	r3, r2
 8004148:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	2b00      	cmp	r3, #0
 8004150:	da08      	bge.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0xde0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004152:	4b11      	ldr	r3, [pc, #68]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004154:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004156:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800415e:	490e      	ldr	r1, [pc, #56]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004160:	4313      	orrs	r3, r2
 8004162:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800416c:	2b00      	cmp	r3, #0
 800416e:	d009      	beq.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0xe00>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004170:	4b09      	ldr	r3, [pc, #36]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004172:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004174:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800417e:	4906      	ldr	r1, [pc, #24]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004180:	4313      	orrs	r3, r2
 8004182:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8004184:	7dbb      	ldrb	r3, [r7, #22]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d101      	bne.n	800418e <HAL_RCCEx_PeriphCLKConfig+0xe0a>
  {
    return HAL_OK;
 800418a:	2300      	movs	r3, #0
 800418c:	e000      	b.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0xe0c>
  }
  return HAL_ERROR;
 800418e:	2301      	movs	r3, #1
}
 8004190:	4618      	mov	r0, r3
 8004192:	3718      	adds	r7, #24
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}
 8004198:	58024400 	.word	0x58024400

0800419c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b084      	sub	sp, #16
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
 80041a4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80041a6:	2300      	movs	r3, #0
 80041a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80041aa:	4b53      	ldr	r3, [pc, #332]	; (80042f8 <RCCEx_PLL2_Config+0x15c>)
 80041ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ae:	f003 0303 	and.w	r3, r3, #3
 80041b2:	2b03      	cmp	r3, #3
 80041b4:	d101      	bne.n	80041ba <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	e099      	b.n	80042ee <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80041ba:	4b4f      	ldr	r3, [pc, #316]	; (80042f8 <RCCEx_PLL2_Config+0x15c>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4a4e      	ldr	r2, [pc, #312]	; (80042f8 <RCCEx_PLL2_Config+0x15c>)
 80041c0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80041c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041c6:	f7fd f951 	bl	800146c <HAL_GetTick>
 80041ca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80041cc:	e008      	b.n	80041e0 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80041ce:	f7fd f94d 	bl	800146c <HAL_GetTick>
 80041d2:	4602      	mov	r2, r0
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	1ad3      	subs	r3, r2, r3
 80041d8:	2b02      	cmp	r3, #2
 80041da:	d901      	bls.n	80041e0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80041dc:	2303      	movs	r3, #3
 80041de:	e086      	b.n	80042ee <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80041e0:	4b45      	ldr	r3, [pc, #276]	; (80042f8 <RCCEx_PLL2_Config+0x15c>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d1f0      	bne.n	80041ce <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80041ec:	4b42      	ldr	r3, [pc, #264]	; (80042f8 <RCCEx_PLL2_Config+0x15c>)
 80041ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041f0:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	031b      	lsls	r3, r3, #12
 80041fa:	493f      	ldr	r1, [pc, #252]	; (80042f8 <RCCEx_PLL2_Config+0x15c>)
 80041fc:	4313      	orrs	r3, r2
 80041fe:	628b      	str	r3, [r1, #40]	; 0x28
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	3b01      	subs	r3, #1
 8004206:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	689b      	ldr	r3, [r3, #8]
 800420e:	3b01      	subs	r3, #1
 8004210:	025b      	lsls	r3, r3, #9
 8004212:	b29b      	uxth	r3, r3
 8004214:	431a      	orrs	r2, r3
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	3b01      	subs	r3, #1
 800421c:	041b      	lsls	r3, r3, #16
 800421e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004222:	431a      	orrs	r2, r3
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	691b      	ldr	r3, [r3, #16]
 8004228:	3b01      	subs	r3, #1
 800422a:	061b      	lsls	r3, r3, #24
 800422c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004230:	4931      	ldr	r1, [pc, #196]	; (80042f8 <RCCEx_PLL2_Config+0x15c>)
 8004232:	4313      	orrs	r3, r2
 8004234:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004236:	4b30      	ldr	r3, [pc, #192]	; (80042f8 <RCCEx_PLL2_Config+0x15c>)
 8004238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800423a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	695b      	ldr	r3, [r3, #20]
 8004242:	492d      	ldr	r1, [pc, #180]	; (80042f8 <RCCEx_PLL2_Config+0x15c>)
 8004244:	4313      	orrs	r3, r2
 8004246:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004248:	4b2b      	ldr	r3, [pc, #172]	; (80042f8 <RCCEx_PLL2_Config+0x15c>)
 800424a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800424c:	f023 0220 	bic.w	r2, r3, #32
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	699b      	ldr	r3, [r3, #24]
 8004254:	4928      	ldr	r1, [pc, #160]	; (80042f8 <RCCEx_PLL2_Config+0x15c>)
 8004256:	4313      	orrs	r3, r2
 8004258:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800425a:	4b27      	ldr	r3, [pc, #156]	; (80042f8 <RCCEx_PLL2_Config+0x15c>)
 800425c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800425e:	4a26      	ldr	r2, [pc, #152]	; (80042f8 <RCCEx_PLL2_Config+0x15c>)
 8004260:	f023 0310 	bic.w	r3, r3, #16
 8004264:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004266:	4b24      	ldr	r3, [pc, #144]	; (80042f8 <RCCEx_PLL2_Config+0x15c>)
 8004268:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800426a:	4b24      	ldr	r3, [pc, #144]	; (80042fc <RCCEx_PLL2_Config+0x160>)
 800426c:	4013      	ands	r3, r2
 800426e:	687a      	ldr	r2, [r7, #4]
 8004270:	69d2      	ldr	r2, [r2, #28]
 8004272:	00d2      	lsls	r2, r2, #3
 8004274:	4920      	ldr	r1, [pc, #128]	; (80042f8 <RCCEx_PLL2_Config+0x15c>)
 8004276:	4313      	orrs	r3, r2
 8004278:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800427a:	4b1f      	ldr	r3, [pc, #124]	; (80042f8 <RCCEx_PLL2_Config+0x15c>)
 800427c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800427e:	4a1e      	ldr	r2, [pc, #120]	; (80042f8 <RCCEx_PLL2_Config+0x15c>)
 8004280:	f043 0310 	orr.w	r3, r3, #16
 8004284:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d106      	bne.n	800429a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800428c:	4b1a      	ldr	r3, [pc, #104]	; (80042f8 <RCCEx_PLL2_Config+0x15c>)
 800428e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004290:	4a19      	ldr	r2, [pc, #100]	; (80042f8 <RCCEx_PLL2_Config+0x15c>)
 8004292:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004296:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004298:	e00f      	b.n	80042ba <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	2b01      	cmp	r3, #1
 800429e:	d106      	bne.n	80042ae <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80042a0:	4b15      	ldr	r3, [pc, #84]	; (80042f8 <RCCEx_PLL2_Config+0x15c>)
 80042a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042a4:	4a14      	ldr	r2, [pc, #80]	; (80042f8 <RCCEx_PLL2_Config+0x15c>)
 80042a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80042aa:	62d3      	str	r3, [r2, #44]	; 0x2c
 80042ac:	e005      	b.n	80042ba <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80042ae:	4b12      	ldr	r3, [pc, #72]	; (80042f8 <RCCEx_PLL2_Config+0x15c>)
 80042b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042b2:	4a11      	ldr	r2, [pc, #68]	; (80042f8 <RCCEx_PLL2_Config+0x15c>)
 80042b4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80042b8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80042ba:	4b0f      	ldr	r3, [pc, #60]	; (80042f8 <RCCEx_PLL2_Config+0x15c>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a0e      	ldr	r2, [pc, #56]	; (80042f8 <RCCEx_PLL2_Config+0x15c>)
 80042c0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80042c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042c6:	f7fd f8d1 	bl	800146c <HAL_GetTick>
 80042ca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80042cc:	e008      	b.n	80042e0 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80042ce:	f7fd f8cd 	bl	800146c <HAL_GetTick>
 80042d2:	4602      	mov	r2, r0
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	1ad3      	subs	r3, r2, r3
 80042d8:	2b02      	cmp	r3, #2
 80042da:	d901      	bls.n	80042e0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80042dc:	2303      	movs	r3, #3
 80042de:	e006      	b.n	80042ee <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80042e0:	4b05      	ldr	r3, [pc, #20]	; (80042f8 <RCCEx_PLL2_Config+0x15c>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d0f0      	beq.n	80042ce <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80042ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3710      	adds	r7, #16
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}
 80042f6:	bf00      	nop
 80042f8:	58024400 	.word	0x58024400
 80042fc:	ffff0007 	.word	0xffff0007

08004300 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b084      	sub	sp, #16
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800430a:	2300      	movs	r3, #0
 800430c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800430e:	4b53      	ldr	r3, [pc, #332]	; (800445c <RCCEx_PLL3_Config+0x15c>)
 8004310:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004312:	f003 0303 	and.w	r3, r3, #3
 8004316:	2b03      	cmp	r3, #3
 8004318:	d101      	bne.n	800431e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e099      	b.n	8004452 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800431e:	4b4f      	ldr	r3, [pc, #316]	; (800445c <RCCEx_PLL3_Config+0x15c>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a4e      	ldr	r2, [pc, #312]	; (800445c <RCCEx_PLL3_Config+0x15c>)
 8004324:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004328:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800432a:	f7fd f89f 	bl	800146c <HAL_GetTick>
 800432e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004330:	e008      	b.n	8004344 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8004332:	f7fd f89b 	bl	800146c <HAL_GetTick>
 8004336:	4602      	mov	r2, r0
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	1ad3      	subs	r3, r2, r3
 800433c:	2b02      	cmp	r3, #2
 800433e:	d901      	bls.n	8004344 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004340:	2303      	movs	r3, #3
 8004342:	e086      	b.n	8004452 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004344:	4b45      	ldr	r3, [pc, #276]	; (800445c <RCCEx_PLL3_Config+0x15c>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800434c:	2b00      	cmp	r3, #0
 800434e:	d1f0      	bne.n	8004332 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004350:	4b42      	ldr	r3, [pc, #264]	; (800445c <RCCEx_PLL3_Config+0x15c>)
 8004352:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004354:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	051b      	lsls	r3, r3, #20
 800435e:	493f      	ldr	r1, [pc, #252]	; (800445c <RCCEx_PLL3_Config+0x15c>)
 8004360:	4313      	orrs	r3, r2
 8004362:	628b      	str	r3, [r1, #40]	; 0x28
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	3b01      	subs	r3, #1
 800436a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	3b01      	subs	r3, #1
 8004374:	025b      	lsls	r3, r3, #9
 8004376:	b29b      	uxth	r3, r3
 8004378:	431a      	orrs	r2, r3
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	68db      	ldr	r3, [r3, #12]
 800437e:	3b01      	subs	r3, #1
 8004380:	041b      	lsls	r3, r3, #16
 8004382:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004386:	431a      	orrs	r2, r3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	691b      	ldr	r3, [r3, #16]
 800438c:	3b01      	subs	r3, #1
 800438e:	061b      	lsls	r3, r3, #24
 8004390:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004394:	4931      	ldr	r1, [pc, #196]	; (800445c <RCCEx_PLL3_Config+0x15c>)
 8004396:	4313      	orrs	r3, r2
 8004398:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800439a:	4b30      	ldr	r3, [pc, #192]	; (800445c <RCCEx_PLL3_Config+0x15c>)
 800439c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800439e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	695b      	ldr	r3, [r3, #20]
 80043a6:	492d      	ldr	r1, [pc, #180]	; (800445c <RCCEx_PLL3_Config+0x15c>)
 80043a8:	4313      	orrs	r3, r2
 80043aa:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80043ac:	4b2b      	ldr	r3, [pc, #172]	; (800445c <RCCEx_PLL3_Config+0x15c>)
 80043ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043b0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	699b      	ldr	r3, [r3, #24]
 80043b8:	4928      	ldr	r1, [pc, #160]	; (800445c <RCCEx_PLL3_Config+0x15c>)
 80043ba:	4313      	orrs	r3, r2
 80043bc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80043be:	4b27      	ldr	r3, [pc, #156]	; (800445c <RCCEx_PLL3_Config+0x15c>)
 80043c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043c2:	4a26      	ldr	r2, [pc, #152]	; (800445c <RCCEx_PLL3_Config+0x15c>)
 80043c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80043c8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80043ca:	4b24      	ldr	r3, [pc, #144]	; (800445c <RCCEx_PLL3_Config+0x15c>)
 80043cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80043ce:	4b24      	ldr	r3, [pc, #144]	; (8004460 <RCCEx_PLL3_Config+0x160>)
 80043d0:	4013      	ands	r3, r2
 80043d2:	687a      	ldr	r2, [r7, #4]
 80043d4:	69d2      	ldr	r2, [r2, #28]
 80043d6:	00d2      	lsls	r2, r2, #3
 80043d8:	4920      	ldr	r1, [pc, #128]	; (800445c <RCCEx_PLL3_Config+0x15c>)
 80043da:	4313      	orrs	r3, r2
 80043dc:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80043de:	4b1f      	ldr	r3, [pc, #124]	; (800445c <RCCEx_PLL3_Config+0x15c>)
 80043e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043e2:	4a1e      	ldr	r2, [pc, #120]	; (800445c <RCCEx_PLL3_Config+0x15c>)
 80043e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043e8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d106      	bne.n	80043fe <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80043f0:	4b1a      	ldr	r3, [pc, #104]	; (800445c <RCCEx_PLL3_Config+0x15c>)
 80043f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043f4:	4a19      	ldr	r2, [pc, #100]	; (800445c <RCCEx_PLL3_Config+0x15c>)
 80043f6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80043fa:	62d3      	str	r3, [r2, #44]	; 0x2c
 80043fc:	e00f      	b.n	800441e <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	2b01      	cmp	r3, #1
 8004402:	d106      	bne.n	8004412 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004404:	4b15      	ldr	r3, [pc, #84]	; (800445c <RCCEx_PLL3_Config+0x15c>)
 8004406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004408:	4a14      	ldr	r2, [pc, #80]	; (800445c <RCCEx_PLL3_Config+0x15c>)
 800440a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800440e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004410:	e005      	b.n	800441e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004412:	4b12      	ldr	r3, [pc, #72]	; (800445c <RCCEx_PLL3_Config+0x15c>)
 8004414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004416:	4a11      	ldr	r2, [pc, #68]	; (800445c <RCCEx_PLL3_Config+0x15c>)
 8004418:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800441c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800441e:	4b0f      	ldr	r3, [pc, #60]	; (800445c <RCCEx_PLL3_Config+0x15c>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a0e      	ldr	r2, [pc, #56]	; (800445c <RCCEx_PLL3_Config+0x15c>)
 8004424:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004428:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800442a:	f7fd f81f 	bl	800146c <HAL_GetTick>
 800442e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004430:	e008      	b.n	8004444 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8004432:	f7fd f81b 	bl	800146c <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	2b02      	cmp	r3, #2
 800443e:	d901      	bls.n	8004444 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e006      	b.n	8004452 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004444:	4b05      	ldr	r3, [pc, #20]	; (800445c <RCCEx_PLL3_Config+0x15c>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800444c:	2b00      	cmp	r3, #0
 800444e:	d0f0      	beq.n	8004432 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004450:	7bfb      	ldrb	r3, [r7, #15]
}
 8004452:	4618      	mov	r0, r3
 8004454:	3710      	adds	r7, #16
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}
 800445a:	bf00      	nop
 800445c:	58024400 	.word	0x58024400
 8004460:	ffff0007 	.word	0xffff0007

08004464 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b082      	sub	sp, #8
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d101      	bne.n	8004476 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e049      	b.n	800450a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800447c:	b2db      	uxtb	r3, r3
 800447e:	2b00      	cmp	r3, #0
 8004480:	d106      	bne.n	8004490 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2200      	movs	r2, #0
 8004486:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f000 f841 	bl	8004512 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2202      	movs	r2, #2
 8004494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	3304      	adds	r3, #4
 80044a0:	4619      	mov	r1, r3
 80044a2:	4610      	mov	r0, r2
 80044a4:	f000 fa00 	bl	80048a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2201      	movs	r2, #1
 80044ac:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2201      	movs	r2, #1
 80044b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2201      	movs	r2, #1
 80044bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2201      	movs	r2, #1
 80044cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2201      	movs	r2, #1
 80044d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2201      	movs	r2, #1
 80044dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2201      	movs	r2, #1
 80044e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2201      	movs	r2, #1
 80044ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2201      	movs	r2, #1
 80044f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2201      	movs	r2, #1
 80044fc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2201      	movs	r2, #1
 8004504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004508:	2300      	movs	r3, #0
}
 800450a:	4618      	mov	r0, r3
 800450c:	3708      	adds	r7, #8
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}

08004512 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004512:	b480      	push	{r7}
 8004514:	b083      	sub	sp, #12
 8004516:	af00      	add	r7, sp, #0
 8004518:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800451a:	bf00      	nop
 800451c:	370c      	adds	r7, #12
 800451e:	46bd      	mov	sp, r7
 8004520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004524:	4770      	bx	lr
	...

08004528 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004528:	b480      	push	{r7}
 800452a:	b085      	sub	sp, #20
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004536:	b2db      	uxtb	r3, r3
 8004538:	2b01      	cmp	r3, #1
 800453a:	d001      	beq.n	8004540 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	e054      	b.n	80045ea <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2202      	movs	r2, #2
 8004544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	68da      	ldr	r2, [r3, #12]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f042 0201 	orr.w	r2, r2, #1
 8004556:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a26      	ldr	r2, [pc, #152]	; (80045f8 <HAL_TIM_Base_Start_IT+0xd0>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d022      	beq.n	80045a8 <HAL_TIM_Base_Start_IT+0x80>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800456a:	d01d      	beq.n	80045a8 <HAL_TIM_Base_Start_IT+0x80>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a22      	ldr	r2, [pc, #136]	; (80045fc <HAL_TIM_Base_Start_IT+0xd4>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d018      	beq.n	80045a8 <HAL_TIM_Base_Start_IT+0x80>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a21      	ldr	r2, [pc, #132]	; (8004600 <HAL_TIM_Base_Start_IT+0xd8>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d013      	beq.n	80045a8 <HAL_TIM_Base_Start_IT+0x80>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a1f      	ldr	r2, [pc, #124]	; (8004604 <HAL_TIM_Base_Start_IT+0xdc>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d00e      	beq.n	80045a8 <HAL_TIM_Base_Start_IT+0x80>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a1e      	ldr	r2, [pc, #120]	; (8004608 <HAL_TIM_Base_Start_IT+0xe0>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d009      	beq.n	80045a8 <HAL_TIM_Base_Start_IT+0x80>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a1c      	ldr	r2, [pc, #112]	; (800460c <HAL_TIM_Base_Start_IT+0xe4>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d004      	beq.n	80045a8 <HAL_TIM_Base_Start_IT+0x80>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a1b      	ldr	r2, [pc, #108]	; (8004610 <HAL_TIM_Base_Start_IT+0xe8>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d115      	bne.n	80045d4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	689a      	ldr	r2, [r3, #8]
 80045ae:	4b19      	ldr	r3, [pc, #100]	; (8004614 <HAL_TIM_Base_Start_IT+0xec>)
 80045b0:	4013      	ands	r3, r2
 80045b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2b06      	cmp	r3, #6
 80045b8:	d015      	beq.n	80045e6 <HAL_TIM_Base_Start_IT+0xbe>
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045c0:	d011      	beq.n	80045e6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	681a      	ldr	r2, [r3, #0]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f042 0201 	orr.w	r2, r2, #1
 80045d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045d2:	e008      	b.n	80045e6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f042 0201 	orr.w	r2, r2, #1
 80045e2:	601a      	str	r2, [r3, #0]
 80045e4:	e000      	b.n	80045e8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045e6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80045e8:	2300      	movs	r3, #0
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3714      	adds	r7, #20
 80045ee:	46bd      	mov	sp, r7
 80045f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f4:	4770      	bx	lr
 80045f6:	bf00      	nop
 80045f8:	40010000 	.word	0x40010000
 80045fc:	40000400 	.word	0x40000400
 8004600:	40000800 	.word	0x40000800
 8004604:	40000c00 	.word	0x40000c00
 8004608:	40010400 	.word	0x40010400
 800460c:	40001800 	.word	0x40001800
 8004610:	40014000 	.word	0x40014000
 8004614:	00010007 	.word	0x00010007

08004618 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b082      	sub	sp, #8
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	691b      	ldr	r3, [r3, #16]
 8004626:	f003 0302 	and.w	r3, r3, #2
 800462a:	2b02      	cmp	r3, #2
 800462c:	d122      	bne.n	8004674 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	68db      	ldr	r3, [r3, #12]
 8004634:	f003 0302 	and.w	r3, r3, #2
 8004638:	2b02      	cmp	r3, #2
 800463a:	d11b      	bne.n	8004674 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f06f 0202 	mvn.w	r2, #2
 8004644:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2201      	movs	r2, #1
 800464a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	699b      	ldr	r3, [r3, #24]
 8004652:	f003 0303 	and.w	r3, r3, #3
 8004656:	2b00      	cmp	r3, #0
 8004658:	d003      	beq.n	8004662 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f000 f905 	bl	800486a <HAL_TIM_IC_CaptureCallback>
 8004660:	e005      	b.n	800466e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f000 f8f7 	bl	8004856 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004668:	6878      	ldr	r0, [r7, #4]
 800466a:	f000 f908 	bl	800487e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2200      	movs	r2, #0
 8004672:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	691b      	ldr	r3, [r3, #16]
 800467a:	f003 0304 	and.w	r3, r3, #4
 800467e:	2b04      	cmp	r3, #4
 8004680:	d122      	bne.n	80046c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	f003 0304 	and.w	r3, r3, #4
 800468c:	2b04      	cmp	r3, #4
 800468e:	d11b      	bne.n	80046c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f06f 0204 	mvn.w	r2, #4
 8004698:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2202      	movs	r2, #2
 800469e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	699b      	ldr	r3, [r3, #24]
 80046a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d003      	beq.n	80046b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f000 f8db 	bl	800486a <HAL_TIM_IC_CaptureCallback>
 80046b4:	e005      	b.n	80046c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046b6:	6878      	ldr	r0, [r7, #4]
 80046b8:	f000 f8cd 	bl	8004856 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046bc:	6878      	ldr	r0, [r7, #4]
 80046be:	f000 f8de 	bl	800487e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	691b      	ldr	r3, [r3, #16]
 80046ce:	f003 0308 	and.w	r3, r3, #8
 80046d2:	2b08      	cmp	r3, #8
 80046d4:	d122      	bne.n	800471c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	68db      	ldr	r3, [r3, #12]
 80046dc:	f003 0308 	and.w	r3, r3, #8
 80046e0:	2b08      	cmp	r3, #8
 80046e2:	d11b      	bne.n	800471c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f06f 0208 	mvn.w	r2, #8
 80046ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2204      	movs	r2, #4
 80046f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	69db      	ldr	r3, [r3, #28]
 80046fa:	f003 0303 	and.w	r3, r3, #3
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d003      	beq.n	800470a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004702:	6878      	ldr	r0, [r7, #4]
 8004704:	f000 f8b1 	bl	800486a <HAL_TIM_IC_CaptureCallback>
 8004708:	e005      	b.n	8004716 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f000 f8a3 	bl	8004856 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004710:	6878      	ldr	r0, [r7, #4]
 8004712:	f000 f8b4 	bl	800487e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2200      	movs	r2, #0
 800471a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	691b      	ldr	r3, [r3, #16]
 8004722:	f003 0310 	and.w	r3, r3, #16
 8004726:	2b10      	cmp	r3, #16
 8004728:	d122      	bne.n	8004770 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	68db      	ldr	r3, [r3, #12]
 8004730:	f003 0310 	and.w	r3, r3, #16
 8004734:	2b10      	cmp	r3, #16
 8004736:	d11b      	bne.n	8004770 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f06f 0210 	mvn.w	r2, #16
 8004740:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2208      	movs	r2, #8
 8004746:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	69db      	ldr	r3, [r3, #28]
 800474e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004752:	2b00      	cmp	r3, #0
 8004754:	d003      	beq.n	800475e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004756:	6878      	ldr	r0, [r7, #4]
 8004758:	f000 f887 	bl	800486a <HAL_TIM_IC_CaptureCallback>
 800475c:	e005      	b.n	800476a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f000 f879 	bl	8004856 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f000 f88a 	bl	800487e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	691b      	ldr	r3, [r3, #16]
 8004776:	f003 0301 	and.w	r3, r3, #1
 800477a:	2b01      	cmp	r3, #1
 800477c:	d10e      	bne.n	800479c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	68db      	ldr	r3, [r3, #12]
 8004784:	f003 0301 	and.w	r3, r3, #1
 8004788:	2b01      	cmp	r3, #1
 800478a:	d107      	bne.n	800479c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f06f 0201 	mvn.w	r2, #1
 8004794:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004796:	6878      	ldr	r0, [r7, #4]
 8004798:	f7fc fcb4 	bl	8001104 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	691b      	ldr	r3, [r3, #16]
 80047a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047a6:	2b80      	cmp	r3, #128	; 0x80
 80047a8:	d10e      	bne.n	80047c8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	68db      	ldr	r3, [r3, #12]
 80047b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047b4:	2b80      	cmp	r3, #128	; 0x80
 80047b6:	d107      	bne.n	80047c8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80047c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f000 f914 	bl	80049f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	691b      	ldr	r3, [r3, #16]
 80047ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80047d6:	d10e      	bne.n	80047f6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	68db      	ldr	r3, [r3, #12]
 80047de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047e2:	2b80      	cmp	r3, #128	; 0x80
 80047e4:	d107      	bne.n	80047f6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80047ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80047f0:	6878      	ldr	r0, [r7, #4]
 80047f2:	f000 f907 	bl	8004a04 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	691b      	ldr	r3, [r3, #16]
 80047fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004800:	2b40      	cmp	r3, #64	; 0x40
 8004802:	d10e      	bne.n	8004822 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	68db      	ldr	r3, [r3, #12]
 800480a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800480e:	2b40      	cmp	r3, #64	; 0x40
 8004810:	d107      	bne.n	8004822 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800481a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800481c:	6878      	ldr	r0, [r7, #4]
 800481e:	f000 f838 	bl	8004892 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	691b      	ldr	r3, [r3, #16]
 8004828:	f003 0320 	and.w	r3, r3, #32
 800482c:	2b20      	cmp	r3, #32
 800482e:	d10e      	bne.n	800484e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	68db      	ldr	r3, [r3, #12]
 8004836:	f003 0320 	and.w	r3, r3, #32
 800483a:	2b20      	cmp	r3, #32
 800483c:	d107      	bne.n	800484e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f06f 0220 	mvn.w	r2, #32
 8004846:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f000 f8c7 	bl	80049dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800484e:	bf00      	nop
 8004850:	3708      	adds	r7, #8
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}

08004856 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004856:	b480      	push	{r7}
 8004858:	b083      	sub	sp, #12
 800485a:	af00      	add	r7, sp, #0
 800485c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800485e:	bf00      	nop
 8004860:	370c      	adds	r7, #12
 8004862:	46bd      	mov	sp, r7
 8004864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004868:	4770      	bx	lr

0800486a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800486a:	b480      	push	{r7}
 800486c:	b083      	sub	sp, #12
 800486e:	af00      	add	r7, sp, #0
 8004870:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004872:	bf00      	nop
 8004874:	370c      	adds	r7, #12
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr

0800487e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800487e:	b480      	push	{r7}
 8004880:	b083      	sub	sp, #12
 8004882:	af00      	add	r7, sp, #0
 8004884:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004886:	bf00      	nop
 8004888:	370c      	adds	r7, #12
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr

08004892 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004892:	b480      	push	{r7}
 8004894:	b083      	sub	sp, #12
 8004896:	af00      	add	r7, sp, #0
 8004898:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800489a:	bf00      	nop
 800489c:	370c      	adds	r7, #12
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr
	...

080048a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b085      	sub	sp, #20
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	4a40      	ldr	r2, [pc, #256]	; (80049bc <TIM_Base_SetConfig+0x114>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d013      	beq.n	80048e8 <TIM_Base_SetConfig+0x40>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048c6:	d00f      	beq.n	80048e8 <TIM_Base_SetConfig+0x40>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	4a3d      	ldr	r2, [pc, #244]	; (80049c0 <TIM_Base_SetConfig+0x118>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d00b      	beq.n	80048e8 <TIM_Base_SetConfig+0x40>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	4a3c      	ldr	r2, [pc, #240]	; (80049c4 <TIM_Base_SetConfig+0x11c>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d007      	beq.n	80048e8 <TIM_Base_SetConfig+0x40>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	4a3b      	ldr	r2, [pc, #236]	; (80049c8 <TIM_Base_SetConfig+0x120>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d003      	beq.n	80048e8 <TIM_Base_SetConfig+0x40>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	4a3a      	ldr	r2, [pc, #232]	; (80049cc <TIM_Base_SetConfig+0x124>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d108      	bne.n	80048fa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	68fa      	ldr	r2, [r7, #12]
 80048f6:	4313      	orrs	r3, r2
 80048f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	4a2f      	ldr	r2, [pc, #188]	; (80049bc <TIM_Base_SetConfig+0x114>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d01f      	beq.n	8004942 <TIM_Base_SetConfig+0x9a>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004908:	d01b      	beq.n	8004942 <TIM_Base_SetConfig+0x9a>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	4a2c      	ldr	r2, [pc, #176]	; (80049c0 <TIM_Base_SetConfig+0x118>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d017      	beq.n	8004942 <TIM_Base_SetConfig+0x9a>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	4a2b      	ldr	r2, [pc, #172]	; (80049c4 <TIM_Base_SetConfig+0x11c>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d013      	beq.n	8004942 <TIM_Base_SetConfig+0x9a>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	4a2a      	ldr	r2, [pc, #168]	; (80049c8 <TIM_Base_SetConfig+0x120>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d00f      	beq.n	8004942 <TIM_Base_SetConfig+0x9a>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	4a29      	ldr	r2, [pc, #164]	; (80049cc <TIM_Base_SetConfig+0x124>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d00b      	beq.n	8004942 <TIM_Base_SetConfig+0x9a>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	4a28      	ldr	r2, [pc, #160]	; (80049d0 <TIM_Base_SetConfig+0x128>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d007      	beq.n	8004942 <TIM_Base_SetConfig+0x9a>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	4a27      	ldr	r2, [pc, #156]	; (80049d4 <TIM_Base_SetConfig+0x12c>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d003      	beq.n	8004942 <TIM_Base_SetConfig+0x9a>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	4a26      	ldr	r2, [pc, #152]	; (80049d8 <TIM_Base_SetConfig+0x130>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d108      	bne.n	8004954 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004948:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	68db      	ldr	r3, [r3, #12]
 800494e:	68fa      	ldr	r2, [r7, #12]
 8004950:	4313      	orrs	r3, r2
 8004952:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	695b      	ldr	r3, [r3, #20]
 800495e:	4313      	orrs	r3, r2
 8004960:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	68fa      	ldr	r2, [r7, #12]
 8004966:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	689a      	ldr	r2, [r3, #8]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	4a10      	ldr	r2, [pc, #64]	; (80049bc <TIM_Base_SetConfig+0x114>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d00f      	beq.n	80049a0 <TIM_Base_SetConfig+0xf8>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	4a12      	ldr	r2, [pc, #72]	; (80049cc <TIM_Base_SetConfig+0x124>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d00b      	beq.n	80049a0 <TIM_Base_SetConfig+0xf8>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	4a11      	ldr	r2, [pc, #68]	; (80049d0 <TIM_Base_SetConfig+0x128>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d007      	beq.n	80049a0 <TIM_Base_SetConfig+0xf8>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	4a10      	ldr	r2, [pc, #64]	; (80049d4 <TIM_Base_SetConfig+0x12c>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d003      	beq.n	80049a0 <TIM_Base_SetConfig+0xf8>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	4a0f      	ldr	r2, [pc, #60]	; (80049d8 <TIM_Base_SetConfig+0x130>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d103      	bne.n	80049a8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	691a      	ldr	r2, [r3, #16]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2201      	movs	r2, #1
 80049ac:	615a      	str	r2, [r3, #20]
}
 80049ae:	bf00      	nop
 80049b0:	3714      	adds	r7, #20
 80049b2:	46bd      	mov	sp, r7
 80049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b8:	4770      	bx	lr
 80049ba:	bf00      	nop
 80049bc:	40010000 	.word	0x40010000
 80049c0:	40000400 	.word	0x40000400
 80049c4:	40000800 	.word	0x40000800
 80049c8:	40000c00 	.word	0x40000c00
 80049cc:	40010400 	.word	0x40010400
 80049d0:	40014000 	.word	0x40014000
 80049d4:	40014400 	.word	0x40014400
 80049d8:	40014800 	.word	0x40014800

080049dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80049dc:	b480      	push	{r7}
 80049de:	b083      	sub	sp, #12
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80049e4:	bf00      	nop
 80049e6:	370c      	adds	r7, #12
 80049e8:	46bd      	mov	sp, r7
 80049ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ee:	4770      	bx	lr

080049f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b083      	sub	sp, #12
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80049f8:	bf00      	nop
 80049fa:	370c      	adds	r7, #12
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr

08004a04 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b083      	sub	sp, #12
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004a0c:	bf00      	nop
 8004a0e:	370c      	adds	r7, #12
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr

08004a18 <__NVIC_SetPriority>:
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b083      	sub	sp, #12
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	4603      	mov	r3, r0
 8004a20:	6039      	str	r1, [r7, #0]
 8004a22:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004a24:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	db0a      	blt.n	8004a42 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	b2da      	uxtb	r2, r3
 8004a30:	490c      	ldr	r1, [pc, #48]	; (8004a64 <__NVIC_SetPriority+0x4c>)
 8004a32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a36:	0112      	lsls	r2, r2, #4
 8004a38:	b2d2      	uxtb	r2, r2
 8004a3a:	440b      	add	r3, r1
 8004a3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004a40:	e00a      	b.n	8004a58 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	b2da      	uxtb	r2, r3
 8004a46:	4908      	ldr	r1, [pc, #32]	; (8004a68 <__NVIC_SetPriority+0x50>)
 8004a48:	88fb      	ldrh	r3, [r7, #6]
 8004a4a:	f003 030f 	and.w	r3, r3, #15
 8004a4e:	3b04      	subs	r3, #4
 8004a50:	0112      	lsls	r2, r2, #4
 8004a52:	b2d2      	uxtb	r2, r2
 8004a54:	440b      	add	r3, r1
 8004a56:	761a      	strb	r2, [r3, #24]
}
 8004a58:	bf00      	nop
 8004a5a:	370c      	adds	r7, #12
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a62:	4770      	bx	lr
 8004a64:	e000e100 	.word	0xe000e100
 8004a68:	e000ed00 	.word	0xe000ed00

08004a6c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004a70:	4b05      	ldr	r3, [pc, #20]	; (8004a88 <SysTick_Handler+0x1c>)
 8004a72:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004a74:	f001 fd28 	bl	80064c8 <xTaskGetSchedulerState>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	2b01      	cmp	r3, #1
 8004a7c:	d001      	beq.n	8004a82 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004a7e:	f002 fb13 	bl	80070a8 <xPortSysTickHandler>
  }
}
 8004a82:	bf00      	nop
 8004a84:	bd80      	pop	{r7, pc}
 8004a86:	bf00      	nop
 8004a88:	e000e010 	.word	0xe000e010

08004a8c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004a90:	2100      	movs	r1, #0
 8004a92:	f06f 0004 	mvn.w	r0, #4
 8004a96:	f7ff ffbf 	bl	8004a18 <__NVIC_SetPriority>
#endif
}
 8004a9a:	bf00      	nop
 8004a9c:	bd80      	pop	{r7, pc}
	...

08004aa0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004aa0:	b480      	push	{r7}
 8004aa2:	b083      	sub	sp, #12
 8004aa4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004aa6:	f3ef 8305 	mrs	r3, IPSR
 8004aaa:	603b      	str	r3, [r7, #0]
  return(result);
 8004aac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d003      	beq.n	8004aba <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004ab2:	f06f 0305 	mvn.w	r3, #5
 8004ab6:	607b      	str	r3, [r7, #4]
 8004ab8:	e00c      	b.n	8004ad4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004aba:	4b0a      	ldr	r3, [pc, #40]	; (8004ae4 <osKernelInitialize+0x44>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d105      	bne.n	8004ace <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004ac2:	4b08      	ldr	r3, [pc, #32]	; (8004ae4 <osKernelInitialize+0x44>)
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004ac8:	2300      	movs	r3, #0
 8004aca:	607b      	str	r3, [r7, #4]
 8004acc:	e002      	b.n	8004ad4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004ace:	f04f 33ff 	mov.w	r3, #4294967295
 8004ad2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004ad4:	687b      	ldr	r3, [r7, #4]
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	370c      	adds	r7, #12
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr
 8004ae2:	bf00      	nop
 8004ae4:	24000094 	.word	0x24000094

08004ae8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b082      	sub	sp, #8
 8004aec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004aee:	f3ef 8305 	mrs	r3, IPSR
 8004af2:	603b      	str	r3, [r7, #0]
  return(result);
 8004af4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d003      	beq.n	8004b02 <osKernelStart+0x1a>
    stat = osErrorISR;
 8004afa:	f06f 0305 	mvn.w	r3, #5
 8004afe:	607b      	str	r3, [r7, #4]
 8004b00:	e010      	b.n	8004b24 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004b02:	4b0b      	ldr	r3, [pc, #44]	; (8004b30 <osKernelStart+0x48>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d109      	bne.n	8004b1e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004b0a:	f7ff ffbf 	bl	8004a8c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004b0e:	4b08      	ldr	r3, [pc, #32]	; (8004b30 <osKernelStart+0x48>)
 8004b10:	2202      	movs	r2, #2
 8004b12:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004b14:	f001 f87c 	bl	8005c10 <vTaskStartScheduler>
      stat = osOK;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	607b      	str	r3, [r7, #4]
 8004b1c:	e002      	b.n	8004b24 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004b1e:	f04f 33ff 	mov.w	r3, #4294967295
 8004b22:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004b24:	687b      	ldr	r3, [r7, #4]
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	3708      	adds	r7, #8
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}
 8004b2e:	bf00      	nop
 8004b30:	24000094 	.word	0x24000094

08004b34 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b08e      	sub	sp, #56	; 0x38
 8004b38:	af04      	add	r7, sp, #16
 8004b3a:	60f8      	str	r0, [r7, #12]
 8004b3c:	60b9      	str	r1, [r7, #8]
 8004b3e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004b40:	2300      	movs	r3, #0
 8004b42:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b44:	f3ef 8305 	mrs	r3, IPSR
 8004b48:	617b      	str	r3, [r7, #20]
  return(result);
 8004b4a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d17e      	bne.n	8004c4e <osThreadNew+0x11a>
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d07b      	beq.n	8004c4e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004b56:	2380      	movs	r3, #128	; 0x80
 8004b58:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004b5a:	2318      	movs	r3, #24
 8004b5c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004b5e:	2300      	movs	r3, #0
 8004b60:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8004b62:	f04f 33ff 	mov.w	r3, #4294967295
 8004b66:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d045      	beq.n	8004bfa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d002      	beq.n	8004b7c <osThreadNew+0x48>
        name = attr->name;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	699b      	ldr	r3, [r3, #24]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d002      	beq.n	8004b8a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	699b      	ldr	r3, [r3, #24]
 8004b88:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004b8a:	69fb      	ldr	r3, [r7, #28]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d008      	beq.n	8004ba2 <osThreadNew+0x6e>
 8004b90:	69fb      	ldr	r3, [r7, #28]
 8004b92:	2b38      	cmp	r3, #56	; 0x38
 8004b94:	d805      	bhi.n	8004ba2 <osThreadNew+0x6e>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	f003 0301 	and.w	r3, r3, #1
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d001      	beq.n	8004ba6 <osThreadNew+0x72>
        return (NULL);
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	e054      	b.n	8004c50 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	695b      	ldr	r3, [r3, #20]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d003      	beq.n	8004bb6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	695b      	ldr	r3, [r3, #20]
 8004bb2:	089b      	lsrs	r3, r3, #2
 8004bb4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d00e      	beq.n	8004bdc <osThreadNew+0xa8>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	68db      	ldr	r3, [r3, #12]
 8004bc2:	2bbb      	cmp	r3, #187	; 0xbb
 8004bc4:	d90a      	bls.n	8004bdc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d006      	beq.n	8004bdc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	695b      	ldr	r3, [r3, #20]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d002      	beq.n	8004bdc <osThreadNew+0xa8>
        mem = 1;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	61bb      	str	r3, [r7, #24]
 8004bda:	e010      	b.n	8004bfe <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d10c      	bne.n	8004bfe <osThreadNew+0xca>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	68db      	ldr	r3, [r3, #12]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d108      	bne.n	8004bfe <osThreadNew+0xca>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	691b      	ldr	r3, [r3, #16]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d104      	bne.n	8004bfe <osThreadNew+0xca>
          mem = 0;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	61bb      	str	r3, [r7, #24]
 8004bf8:	e001      	b.n	8004bfe <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004bfe:	69bb      	ldr	r3, [r7, #24]
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d110      	bne.n	8004c26 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004c08:	687a      	ldr	r2, [r7, #4]
 8004c0a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004c0c:	9202      	str	r2, [sp, #8]
 8004c0e:	9301      	str	r3, [sp, #4]
 8004c10:	69fb      	ldr	r3, [r7, #28]
 8004c12:	9300      	str	r3, [sp, #0]
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	6a3a      	ldr	r2, [r7, #32]
 8004c18:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004c1a:	68f8      	ldr	r0, [r7, #12]
 8004c1c:	f000 fe0c 	bl	8005838 <xTaskCreateStatic>
 8004c20:	4603      	mov	r3, r0
 8004c22:	613b      	str	r3, [r7, #16]
 8004c24:	e013      	b.n	8004c4e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004c26:	69bb      	ldr	r3, [r7, #24]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d110      	bne.n	8004c4e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004c2c:	6a3b      	ldr	r3, [r7, #32]
 8004c2e:	b29a      	uxth	r2, r3
 8004c30:	f107 0310 	add.w	r3, r7, #16
 8004c34:	9301      	str	r3, [sp, #4]
 8004c36:	69fb      	ldr	r3, [r7, #28]
 8004c38:	9300      	str	r3, [sp, #0]
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004c3e:	68f8      	ldr	r0, [r7, #12]
 8004c40:	f000 fe57 	bl	80058f2 <xTaskCreate>
 8004c44:	4603      	mov	r3, r0
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d001      	beq.n	8004c4e <osThreadNew+0x11a>
            hTask = NULL;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004c4e:	693b      	ldr	r3, [r7, #16]
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3728      	adds	r7, #40	; 0x28
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}

08004c58 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b084      	sub	sp, #16
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c60:	f3ef 8305 	mrs	r3, IPSR
 8004c64:	60bb      	str	r3, [r7, #8]
  return(result);
 8004c66:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d003      	beq.n	8004c74 <osDelay+0x1c>
    stat = osErrorISR;
 8004c6c:	f06f 0305 	mvn.w	r3, #5
 8004c70:	60fb      	str	r3, [r7, #12]
 8004c72:	e007      	b.n	8004c84 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004c74:	2300      	movs	r3, #0
 8004c76:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d002      	beq.n	8004c84 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	f000 ff92 	bl	8005ba8 <vTaskDelay>
    }
  }

  return (stat);
 8004c84:	68fb      	ldr	r3, [r7, #12]
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3710      	adds	r7, #16
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}
	...

08004c90 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004c90:	b480      	push	{r7}
 8004c92:	b085      	sub	sp, #20
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	60f8      	str	r0, [r7, #12]
 8004c98:	60b9      	str	r1, [r7, #8]
 8004c9a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	4a07      	ldr	r2, [pc, #28]	; (8004cbc <vApplicationGetIdleTaskMemory+0x2c>)
 8004ca0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	4a06      	ldr	r2, [pc, #24]	; (8004cc0 <vApplicationGetIdleTaskMemory+0x30>)
 8004ca6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2280      	movs	r2, #128	; 0x80
 8004cac:	601a      	str	r2, [r3, #0]
}
 8004cae:	bf00      	nop
 8004cb0:	3714      	adds	r7, #20
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb8:	4770      	bx	lr
 8004cba:	bf00      	nop
 8004cbc:	24000098 	.word	0x24000098
 8004cc0:	24000154 	.word	0x24000154

08004cc4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004cc4:	b480      	push	{r7}
 8004cc6:	b085      	sub	sp, #20
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	60f8      	str	r0, [r7, #12]
 8004ccc:	60b9      	str	r1, [r7, #8]
 8004cce:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	4a07      	ldr	r2, [pc, #28]	; (8004cf0 <vApplicationGetTimerTaskMemory+0x2c>)
 8004cd4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	4a06      	ldr	r2, [pc, #24]	; (8004cf4 <vApplicationGetTimerTaskMemory+0x30>)
 8004cda:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004ce2:	601a      	str	r2, [r3, #0]
}
 8004ce4:	bf00      	nop
 8004ce6:	3714      	adds	r7, #20
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cee:	4770      	bx	lr
 8004cf0:	24000354 	.word	0x24000354
 8004cf4:	24000410 	.word	0x24000410

08004cf8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b083      	sub	sp, #12
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	f103 0208 	add.w	r2, r3, #8
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	f04f 32ff 	mov.w	r2, #4294967295
 8004d10:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	f103 0208 	add.w	r2, r3, #8
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	f103 0208 	add.w	r2, r3, #8
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004d2c:	bf00      	nop
 8004d2e:	370c      	adds	r7, #12
 8004d30:	46bd      	mov	sp, r7
 8004d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d36:	4770      	bx	lr

08004d38 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b083      	sub	sp, #12
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2200      	movs	r2, #0
 8004d44:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004d46:	bf00      	nop
 8004d48:	370c      	adds	r7, #12
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d50:	4770      	bx	lr

08004d52 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004d52:	b480      	push	{r7}
 8004d54:	b085      	sub	sp, #20
 8004d56:	af00      	add	r7, sp, #0
 8004d58:	6078      	str	r0, [r7, #4]
 8004d5a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	685b      	ldr	r3, [r3, #4]
 8004d60:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	68fa      	ldr	r2, [r7, #12]
 8004d66:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	689a      	ldr	r2, [r3, #8]
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	683a      	ldr	r2, [r7, #0]
 8004d76:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	683a      	ldr	r2, [r7, #0]
 8004d7c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	687a      	ldr	r2, [r7, #4]
 8004d82:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	1c5a      	adds	r2, r3, #1
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	601a      	str	r2, [r3, #0]
}
 8004d8e:	bf00      	nop
 8004d90:	3714      	adds	r7, #20
 8004d92:	46bd      	mov	sp, r7
 8004d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d98:	4770      	bx	lr

08004d9a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004d9a:	b480      	push	{r7}
 8004d9c:	b085      	sub	sp, #20
 8004d9e:	af00      	add	r7, sp, #0
 8004da0:	6078      	str	r0, [r7, #4]
 8004da2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004db0:	d103      	bne.n	8004dba <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	691b      	ldr	r3, [r3, #16]
 8004db6:	60fb      	str	r3, [r7, #12]
 8004db8:	e00c      	b.n	8004dd4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	3308      	adds	r3, #8
 8004dbe:	60fb      	str	r3, [r7, #12]
 8004dc0:	e002      	b.n	8004dc8 <vListInsert+0x2e>
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	60fb      	str	r3, [r7, #12]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	68ba      	ldr	r2, [r7, #8]
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d2f6      	bcs.n	8004dc2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	685a      	ldr	r2, [r3, #4]
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	683a      	ldr	r2, [r7, #0]
 8004de2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	68fa      	ldr	r2, [r7, #12]
 8004de8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	683a      	ldr	r2, [r7, #0]
 8004dee:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	687a      	ldr	r2, [r7, #4]
 8004df4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	1c5a      	adds	r2, r3, #1
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	601a      	str	r2, [r3, #0]
}
 8004e00:	bf00      	nop
 8004e02:	3714      	adds	r7, #20
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr

08004e0c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b085      	sub	sp, #20
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	691b      	ldr	r3, [r3, #16]
 8004e18:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	687a      	ldr	r2, [r7, #4]
 8004e20:	6892      	ldr	r2, [r2, #8]
 8004e22:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	687a      	ldr	r2, [r7, #4]
 8004e2a:	6852      	ldr	r2, [r2, #4]
 8004e2c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	687a      	ldr	r2, [r7, #4]
 8004e34:	429a      	cmp	r2, r3
 8004e36:	d103      	bne.n	8004e40 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	689a      	ldr	r2, [r3, #8]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2200      	movs	r2, #0
 8004e44:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	1e5a      	subs	r2, r3, #1
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	3714      	adds	r7, #20
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr

08004e60 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b084      	sub	sp, #16
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
 8004e68:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d10a      	bne.n	8004e8a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e78:	f383 8811 	msr	BASEPRI, r3
 8004e7c:	f3bf 8f6f 	isb	sy
 8004e80:	f3bf 8f4f 	dsb	sy
 8004e84:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004e86:	bf00      	nop
 8004e88:	e7fe      	b.n	8004e88 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004e8a:	f002 f87b 	bl	8006f84 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681a      	ldr	r2, [r3, #0]
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e96:	68f9      	ldr	r1, [r7, #12]
 8004e98:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004e9a:	fb01 f303 	mul.w	r3, r1, r3
 8004e9e:	441a      	add	r2, r3
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004eba:	3b01      	subs	r3, #1
 8004ebc:	68f9      	ldr	r1, [r7, #12]
 8004ebe:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004ec0:	fb01 f303 	mul.w	r3, r1, r3
 8004ec4:	441a      	add	r2, r3
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	22ff      	movs	r2, #255	; 0xff
 8004ece:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	22ff      	movs	r2, #255	; 0xff
 8004ed6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d114      	bne.n	8004f0a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	691b      	ldr	r3, [r3, #16]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d01a      	beq.n	8004f1e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	3310      	adds	r3, #16
 8004eec:	4618      	mov	r0, r3
 8004eee:	f001 f929 	bl	8006144 <xTaskRemoveFromEventList>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d012      	beq.n	8004f1e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004ef8:	4b0c      	ldr	r3, [pc, #48]	; (8004f2c <xQueueGenericReset+0xcc>)
 8004efa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004efe:	601a      	str	r2, [r3, #0]
 8004f00:	f3bf 8f4f 	dsb	sy
 8004f04:	f3bf 8f6f 	isb	sy
 8004f08:	e009      	b.n	8004f1e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	3310      	adds	r3, #16
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f7ff fef2 	bl	8004cf8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	3324      	adds	r3, #36	; 0x24
 8004f18:	4618      	mov	r0, r3
 8004f1a:	f7ff feed 	bl	8004cf8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004f1e:	f002 f861 	bl	8006fe4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004f22:	2301      	movs	r3, #1
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	3710      	adds	r7, #16
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}
 8004f2c:	e000ed04 	.word	0xe000ed04

08004f30 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b08e      	sub	sp, #56	; 0x38
 8004f34:	af02      	add	r7, sp, #8
 8004f36:	60f8      	str	r0, [r7, #12]
 8004f38:	60b9      	str	r1, [r7, #8]
 8004f3a:	607a      	str	r2, [r7, #4]
 8004f3c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d10a      	bne.n	8004f5a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f48:	f383 8811 	msr	BASEPRI, r3
 8004f4c:	f3bf 8f6f 	isb	sy
 8004f50:	f3bf 8f4f 	dsb	sy
 8004f54:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004f56:	bf00      	nop
 8004f58:	e7fe      	b.n	8004f58 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d10a      	bne.n	8004f76 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004f60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f64:	f383 8811 	msr	BASEPRI, r3
 8004f68:	f3bf 8f6f 	isb	sy
 8004f6c:	f3bf 8f4f 	dsb	sy
 8004f70:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004f72:	bf00      	nop
 8004f74:	e7fe      	b.n	8004f74 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d002      	beq.n	8004f82 <xQueueGenericCreateStatic+0x52>
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d001      	beq.n	8004f86 <xQueueGenericCreateStatic+0x56>
 8004f82:	2301      	movs	r3, #1
 8004f84:	e000      	b.n	8004f88 <xQueueGenericCreateStatic+0x58>
 8004f86:	2300      	movs	r3, #0
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d10a      	bne.n	8004fa2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8004f8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f90:	f383 8811 	msr	BASEPRI, r3
 8004f94:	f3bf 8f6f 	isb	sy
 8004f98:	f3bf 8f4f 	dsb	sy
 8004f9c:	623b      	str	r3, [r7, #32]
}
 8004f9e:	bf00      	nop
 8004fa0:	e7fe      	b.n	8004fa0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d102      	bne.n	8004fae <xQueueGenericCreateStatic+0x7e>
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d101      	bne.n	8004fb2 <xQueueGenericCreateStatic+0x82>
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e000      	b.n	8004fb4 <xQueueGenericCreateStatic+0x84>
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d10a      	bne.n	8004fce <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004fb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fbc:	f383 8811 	msr	BASEPRI, r3
 8004fc0:	f3bf 8f6f 	isb	sy
 8004fc4:	f3bf 8f4f 	dsb	sy
 8004fc8:	61fb      	str	r3, [r7, #28]
}
 8004fca:	bf00      	nop
 8004fcc:	e7fe      	b.n	8004fcc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004fce:	2350      	movs	r3, #80	; 0x50
 8004fd0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	2b50      	cmp	r3, #80	; 0x50
 8004fd6:	d00a      	beq.n	8004fee <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004fd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fdc:	f383 8811 	msr	BASEPRI, r3
 8004fe0:	f3bf 8f6f 	isb	sy
 8004fe4:	f3bf 8f4f 	dsb	sy
 8004fe8:	61bb      	str	r3, [r7, #24]
}
 8004fea:	bf00      	nop
 8004fec:	e7fe      	b.n	8004fec <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004fee:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004ff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d00d      	beq.n	8005016 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005002:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005008:	9300      	str	r3, [sp, #0]
 800500a:	4613      	mov	r3, r2
 800500c:	687a      	ldr	r2, [r7, #4]
 800500e:	68b9      	ldr	r1, [r7, #8]
 8005010:	68f8      	ldr	r0, [r7, #12]
 8005012:	f000 f805 	bl	8005020 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005016:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005018:	4618      	mov	r0, r3
 800501a:	3730      	adds	r7, #48	; 0x30
 800501c:	46bd      	mov	sp, r7
 800501e:	bd80      	pop	{r7, pc}

08005020 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b084      	sub	sp, #16
 8005024:	af00      	add	r7, sp, #0
 8005026:	60f8      	str	r0, [r7, #12]
 8005028:	60b9      	str	r1, [r7, #8]
 800502a:	607a      	str	r2, [r7, #4]
 800502c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d103      	bne.n	800503c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005034:	69bb      	ldr	r3, [r7, #24]
 8005036:	69ba      	ldr	r2, [r7, #24]
 8005038:	601a      	str	r2, [r3, #0]
 800503a:	e002      	b.n	8005042 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800503c:	69bb      	ldr	r3, [r7, #24]
 800503e:	687a      	ldr	r2, [r7, #4]
 8005040:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005042:	69bb      	ldr	r3, [r7, #24]
 8005044:	68fa      	ldr	r2, [r7, #12]
 8005046:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005048:	69bb      	ldr	r3, [r7, #24]
 800504a:	68ba      	ldr	r2, [r7, #8]
 800504c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800504e:	2101      	movs	r1, #1
 8005050:	69b8      	ldr	r0, [r7, #24]
 8005052:	f7ff ff05 	bl	8004e60 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005056:	69bb      	ldr	r3, [r7, #24]
 8005058:	78fa      	ldrb	r2, [r7, #3]
 800505a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800505e:	bf00      	nop
 8005060:	3710      	adds	r7, #16
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}
	...

08005068 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b08e      	sub	sp, #56	; 0x38
 800506c:	af00      	add	r7, sp, #0
 800506e:	60f8      	str	r0, [r7, #12]
 8005070:	60b9      	str	r1, [r7, #8]
 8005072:	607a      	str	r2, [r7, #4]
 8005074:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005076:	2300      	movs	r3, #0
 8005078:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800507e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005080:	2b00      	cmp	r3, #0
 8005082:	d10a      	bne.n	800509a <xQueueGenericSend+0x32>
	__asm volatile
 8005084:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005088:	f383 8811 	msr	BASEPRI, r3
 800508c:	f3bf 8f6f 	isb	sy
 8005090:	f3bf 8f4f 	dsb	sy
 8005094:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005096:	bf00      	nop
 8005098:	e7fe      	b.n	8005098 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d103      	bne.n	80050a8 <xQueueGenericSend+0x40>
 80050a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d101      	bne.n	80050ac <xQueueGenericSend+0x44>
 80050a8:	2301      	movs	r3, #1
 80050aa:	e000      	b.n	80050ae <xQueueGenericSend+0x46>
 80050ac:	2300      	movs	r3, #0
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d10a      	bne.n	80050c8 <xQueueGenericSend+0x60>
	__asm volatile
 80050b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050b6:	f383 8811 	msr	BASEPRI, r3
 80050ba:	f3bf 8f6f 	isb	sy
 80050be:	f3bf 8f4f 	dsb	sy
 80050c2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80050c4:	bf00      	nop
 80050c6:	e7fe      	b.n	80050c6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	2b02      	cmp	r3, #2
 80050cc:	d103      	bne.n	80050d6 <xQueueGenericSend+0x6e>
 80050ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d101      	bne.n	80050da <xQueueGenericSend+0x72>
 80050d6:	2301      	movs	r3, #1
 80050d8:	e000      	b.n	80050dc <xQueueGenericSend+0x74>
 80050da:	2300      	movs	r3, #0
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d10a      	bne.n	80050f6 <xQueueGenericSend+0x8e>
	__asm volatile
 80050e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050e4:	f383 8811 	msr	BASEPRI, r3
 80050e8:	f3bf 8f6f 	isb	sy
 80050ec:	f3bf 8f4f 	dsb	sy
 80050f0:	623b      	str	r3, [r7, #32]
}
 80050f2:	bf00      	nop
 80050f4:	e7fe      	b.n	80050f4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80050f6:	f001 f9e7 	bl	80064c8 <xTaskGetSchedulerState>
 80050fa:	4603      	mov	r3, r0
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d102      	bne.n	8005106 <xQueueGenericSend+0x9e>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d101      	bne.n	800510a <xQueueGenericSend+0xa2>
 8005106:	2301      	movs	r3, #1
 8005108:	e000      	b.n	800510c <xQueueGenericSend+0xa4>
 800510a:	2300      	movs	r3, #0
 800510c:	2b00      	cmp	r3, #0
 800510e:	d10a      	bne.n	8005126 <xQueueGenericSend+0xbe>
	__asm volatile
 8005110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005114:	f383 8811 	msr	BASEPRI, r3
 8005118:	f3bf 8f6f 	isb	sy
 800511c:	f3bf 8f4f 	dsb	sy
 8005120:	61fb      	str	r3, [r7, #28]
}
 8005122:	bf00      	nop
 8005124:	e7fe      	b.n	8005124 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005126:	f001 ff2d 	bl	8006f84 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800512a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800512c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800512e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005130:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005132:	429a      	cmp	r2, r3
 8005134:	d302      	bcc.n	800513c <xQueueGenericSend+0xd4>
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	2b02      	cmp	r3, #2
 800513a:	d129      	bne.n	8005190 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800513c:	683a      	ldr	r2, [r7, #0]
 800513e:	68b9      	ldr	r1, [r7, #8]
 8005140:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005142:	f000 fa0b 	bl	800555c <prvCopyDataToQueue>
 8005146:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800514a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800514c:	2b00      	cmp	r3, #0
 800514e:	d010      	beq.n	8005172 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005150:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005152:	3324      	adds	r3, #36	; 0x24
 8005154:	4618      	mov	r0, r3
 8005156:	f000 fff5 	bl	8006144 <xTaskRemoveFromEventList>
 800515a:	4603      	mov	r3, r0
 800515c:	2b00      	cmp	r3, #0
 800515e:	d013      	beq.n	8005188 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005160:	4b3f      	ldr	r3, [pc, #252]	; (8005260 <xQueueGenericSend+0x1f8>)
 8005162:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005166:	601a      	str	r2, [r3, #0]
 8005168:	f3bf 8f4f 	dsb	sy
 800516c:	f3bf 8f6f 	isb	sy
 8005170:	e00a      	b.n	8005188 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005174:	2b00      	cmp	r3, #0
 8005176:	d007      	beq.n	8005188 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005178:	4b39      	ldr	r3, [pc, #228]	; (8005260 <xQueueGenericSend+0x1f8>)
 800517a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800517e:	601a      	str	r2, [r3, #0]
 8005180:	f3bf 8f4f 	dsb	sy
 8005184:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005188:	f001 ff2c 	bl	8006fe4 <vPortExitCritical>
				return pdPASS;
 800518c:	2301      	movs	r3, #1
 800518e:	e063      	b.n	8005258 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d103      	bne.n	800519e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005196:	f001 ff25 	bl	8006fe4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800519a:	2300      	movs	r3, #0
 800519c:	e05c      	b.n	8005258 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800519e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d106      	bne.n	80051b2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80051a4:	f107 0314 	add.w	r3, r7, #20
 80051a8:	4618      	mov	r0, r3
 80051aa:	f001 f82f 	bl	800620c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80051ae:	2301      	movs	r3, #1
 80051b0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80051b2:	f001 ff17 	bl	8006fe4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80051b6:	f000 fd9b 	bl	8005cf0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80051ba:	f001 fee3 	bl	8006f84 <vPortEnterCritical>
 80051be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80051c4:	b25b      	sxtb	r3, r3
 80051c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051ca:	d103      	bne.n	80051d4 <xQueueGenericSend+0x16c>
 80051cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051ce:	2200      	movs	r2, #0
 80051d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80051d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051d6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80051da:	b25b      	sxtb	r3, r3
 80051dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051e0:	d103      	bne.n	80051ea <xQueueGenericSend+0x182>
 80051e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051e4:	2200      	movs	r2, #0
 80051e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80051ea:	f001 fefb 	bl	8006fe4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80051ee:	1d3a      	adds	r2, r7, #4
 80051f0:	f107 0314 	add.w	r3, r7, #20
 80051f4:	4611      	mov	r1, r2
 80051f6:	4618      	mov	r0, r3
 80051f8:	f001 f81e 	bl	8006238 <xTaskCheckForTimeOut>
 80051fc:	4603      	mov	r3, r0
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d124      	bne.n	800524c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005202:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005204:	f000 faa2 	bl	800574c <prvIsQueueFull>
 8005208:	4603      	mov	r3, r0
 800520a:	2b00      	cmp	r3, #0
 800520c:	d018      	beq.n	8005240 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800520e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005210:	3310      	adds	r3, #16
 8005212:	687a      	ldr	r2, [r7, #4]
 8005214:	4611      	mov	r1, r2
 8005216:	4618      	mov	r0, r3
 8005218:	f000 ff44 	bl	80060a4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800521c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800521e:	f000 fa2d 	bl	800567c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005222:	f000 fd73 	bl	8005d0c <xTaskResumeAll>
 8005226:	4603      	mov	r3, r0
 8005228:	2b00      	cmp	r3, #0
 800522a:	f47f af7c 	bne.w	8005126 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800522e:	4b0c      	ldr	r3, [pc, #48]	; (8005260 <xQueueGenericSend+0x1f8>)
 8005230:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005234:	601a      	str	r2, [r3, #0]
 8005236:	f3bf 8f4f 	dsb	sy
 800523a:	f3bf 8f6f 	isb	sy
 800523e:	e772      	b.n	8005126 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005240:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005242:	f000 fa1b 	bl	800567c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005246:	f000 fd61 	bl	8005d0c <xTaskResumeAll>
 800524a:	e76c      	b.n	8005126 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800524c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800524e:	f000 fa15 	bl	800567c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005252:	f000 fd5b 	bl	8005d0c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005256:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005258:	4618      	mov	r0, r3
 800525a:	3738      	adds	r7, #56	; 0x38
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}
 8005260:	e000ed04 	.word	0xe000ed04

08005264 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b090      	sub	sp, #64	; 0x40
 8005268:	af00      	add	r7, sp, #0
 800526a:	60f8      	str	r0, [r7, #12]
 800526c:	60b9      	str	r1, [r7, #8]
 800526e:	607a      	str	r2, [r7, #4]
 8005270:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8005276:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005278:	2b00      	cmp	r3, #0
 800527a:	d10a      	bne.n	8005292 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800527c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005280:	f383 8811 	msr	BASEPRI, r3
 8005284:	f3bf 8f6f 	isb	sy
 8005288:	f3bf 8f4f 	dsb	sy
 800528c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800528e:	bf00      	nop
 8005290:	e7fe      	b.n	8005290 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d103      	bne.n	80052a0 <xQueueGenericSendFromISR+0x3c>
 8005298:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800529a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800529c:	2b00      	cmp	r3, #0
 800529e:	d101      	bne.n	80052a4 <xQueueGenericSendFromISR+0x40>
 80052a0:	2301      	movs	r3, #1
 80052a2:	e000      	b.n	80052a6 <xQueueGenericSendFromISR+0x42>
 80052a4:	2300      	movs	r3, #0
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d10a      	bne.n	80052c0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80052aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052ae:	f383 8811 	msr	BASEPRI, r3
 80052b2:	f3bf 8f6f 	isb	sy
 80052b6:	f3bf 8f4f 	dsb	sy
 80052ba:	627b      	str	r3, [r7, #36]	; 0x24
}
 80052bc:	bf00      	nop
 80052be:	e7fe      	b.n	80052be <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	2b02      	cmp	r3, #2
 80052c4:	d103      	bne.n	80052ce <xQueueGenericSendFromISR+0x6a>
 80052c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052ca:	2b01      	cmp	r3, #1
 80052cc:	d101      	bne.n	80052d2 <xQueueGenericSendFromISR+0x6e>
 80052ce:	2301      	movs	r3, #1
 80052d0:	e000      	b.n	80052d4 <xQueueGenericSendFromISR+0x70>
 80052d2:	2300      	movs	r3, #0
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d10a      	bne.n	80052ee <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80052d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052dc:	f383 8811 	msr	BASEPRI, r3
 80052e0:	f3bf 8f6f 	isb	sy
 80052e4:	f3bf 8f4f 	dsb	sy
 80052e8:	623b      	str	r3, [r7, #32]
}
 80052ea:	bf00      	nop
 80052ec:	e7fe      	b.n	80052ec <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80052ee:	f001 ff2b 	bl	8007148 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80052f2:	f3ef 8211 	mrs	r2, BASEPRI
 80052f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052fa:	f383 8811 	msr	BASEPRI, r3
 80052fe:	f3bf 8f6f 	isb	sy
 8005302:	f3bf 8f4f 	dsb	sy
 8005306:	61fa      	str	r2, [r7, #28]
 8005308:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800530a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800530c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800530e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005310:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005312:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005314:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005316:	429a      	cmp	r2, r3
 8005318:	d302      	bcc.n	8005320 <xQueueGenericSendFromISR+0xbc>
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	2b02      	cmp	r3, #2
 800531e:	d12f      	bne.n	8005380 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005320:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005322:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005326:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800532a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800532c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800532e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005330:	683a      	ldr	r2, [r7, #0]
 8005332:	68b9      	ldr	r1, [r7, #8]
 8005334:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005336:	f000 f911 	bl	800555c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800533a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800533e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005342:	d112      	bne.n	800536a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005344:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005348:	2b00      	cmp	r3, #0
 800534a:	d016      	beq.n	800537a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800534c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800534e:	3324      	adds	r3, #36	; 0x24
 8005350:	4618      	mov	r0, r3
 8005352:	f000 fef7 	bl	8006144 <xTaskRemoveFromEventList>
 8005356:	4603      	mov	r3, r0
 8005358:	2b00      	cmp	r3, #0
 800535a:	d00e      	beq.n	800537a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d00b      	beq.n	800537a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2201      	movs	r2, #1
 8005366:	601a      	str	r2, [r3, #0]
 8005368:	e007      	b.n	800537a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800536a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800536e:	3301      	adds	r3, #1
 8005370:	b2db      	uxtb	r3, r3
 8005372:	b25a      	sxtb	r2, r3
 8005374:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005376:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800537a:	2301      	movs	r3, #1
 800537c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800537e:	e001      	b.n	8005384 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005380:	2300      	movs	r3, #0
 8005382:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005384:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005386:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800538e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005390:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8005392:	4618      	mov	r0, r3
 8005394:	3740      	adds	r7, #64	; 0x40
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}
	...

0800539c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b08c      	sub	sp, #48	; 0x30
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	60b9      	str	r1, [r7, #8]
 80053a6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80053a8:	2300      	movs	r3, #0
 80053aa:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80053b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d10a      	bne.n	80053cc <xQueueReceive+0x30>
	__asm volatile
 80053b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053ba:	f383 8811 	msr	BASEPRI, r3
 80053be:	f3bf 8f6f 	isb	sy
 80053c2:	f3bf 8f4f 	dsb	sy
 80053c6:	623b      	str	r3, [r7, #32]
}
 80053c8:	bf00      	nop
 80053ca:	e7fe      	b.n	80053ca <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d103      	bne.n	80053da <xQueueReceive+0x3e>
 80053d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d101      	bne.n	80053de <xQueueReceive+0x42>
 80053da:	2301      	movs	r3, #1
 80053dc:	e000      	b.n	80053e0 <xQueueReceive+0x44>
 80053de:	2300      	movs	r3, #0
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d10a      	bne.n	80053fa <xQueueReceive+0x5e>
	__asm volatile
 80053e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053e8:	f383 8811 	msr	BASEPRI, r3
 80053ec:	f3bf 8f6f 	isb	sy
 80053f0:	f3bf 8f4f 	dsb	sy
 80053f4:	61fb      	str	r3, [r7, #28]
}
 80053f6:	bf00      	nop
 80053f8:	e7fe      	b.n	80053f8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80053fa:	f001 f865 	bl	80064c8 <xTaskGetSchedulerState>
 80053fe:	4603      	mov	r3, r0
 8005400:	2b00      	cmp	r3, #0
 8005402:	d102      	bne.n	800540a <xQueueReceive+0x6e>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d101      	bne.n	800540e <xQueueReceive+0x72>
 800540a:	2301      	movs	r3, #1
 800540c:	e000      	b.n	8005410 <xQueueReceive+0x74>
 800540e:	2300      	movs	r3, #0
 8005410:	2b00      	cmp	r3, #0
 8005412:	d10a      	bne.n	800542a <xQueueReceive+0x8e>
	__asm volatile
 8005414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005418:	f383 8811 	msr	BASEPRI, r3
 800541c:	f3bf 8f6f 	isb	sy
 8005420:	f3bf 8f4f 	dsb	sy
 8005424:	61bb      	str	r3, [r7, #24]
}
 8005426:	bf00      	nop
 8005428:	e7fe      	b.n	8005428 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800542a:	f001 fdab 	bl	8006f84 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800542e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005430:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005432:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005436:	2b00      	cmp	r3, #0
 8005438:	d01f      	beq.n	800547a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800543a:	68b9      	ldr	r1, [r7, #8]
 800543c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800543e:	f000 f8f7 	bl	8005630 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005444:	1e5a      	subs	r2, r3, #1
 8005446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005448:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800544a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800544c:	691b      	ldr	r3, [r3, #16]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d00f      	beq.n	8005472 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005452:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005454:	3310      	adds	r3, #16
 8005456:	4618      	mov	r0, r3
 8005458:	f000 fe74 	bl	8006144 <xTaskRemoveFromEventList>
 800545c:	4603      	mov	r3, r0
 800545e:	2b00      	cmp	r3, #0
 8005460:	d007      	beq.n	8005472 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005462:	4b3d      	ldr	r3, [pc, #244]	; (8005558 <xQueueReceive+0x1bc>)
 8005464:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005468:	601a      	str	r2, [r3, #0]
 800546a:	f3bf 8f4f 	dsb	sy
 800546e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005472:	f001 fdb7 	bl	8006fe4 <vPortExitCritical>
				return pdPASS;
 8005476:	2301      	movs	r3, #1
 8005478:	e069      	b.n	800554e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d103      	bne.n	8005488 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005480:	f001 fdb0 	bl	8006fe4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005484:	2300      	movs	r3, #0
 8005486:	e062      	b.n	800554e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005488:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800548a:	2b00      	cmp	r3, #0
 800548c:	d106      	bne.n	800549c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800548e:	f107 0310 	add.w	r3, r7, #16
 8005492:	4618      	mov	r0, r3
 8005494:	f000 feba 	bl	800620c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005498:	2301      	movs	r3, #1
 800549a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800549c:	f001 fda2 	bl	8006fe4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80054a0:	f000 fc26 	bl	8005cf0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80054a4:	f001 fd6e 	bl	8006f84 <vPortEnterCritical>
 80054a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054aa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80054ae:	b25b      	sxtb	r3, r3
 80054b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054b4:	d103      	bne.n	80054be <xQueueReceive+0x122>
 80054b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054b8:	2200      	movs	r2, #0
 80054ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80054be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80054c4:	b25b      	sxtb	r3, r3
 80054c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ca:	d103      	bne.n	80054d4 <xQueueReceive+0x138>
 80054cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054ce:	2200      	movs	r2, #0
 80054d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80054d4:	f001 fd86 	bl	8006fe4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80054d8:	1d3a      	adds	r2, r7, #4
 80054da:	f107 0310 	add.w	r3, r7, #16
 80054de:	4611      	mov	r1, r2
 80054e0:	4618      	mov	r0, r3
 80054e2:	f000 fea9 	bl	8006238 <xTaskCheckForTimeOut>
 80054e6:	4603      	mov	r3, r0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d123      	bne.n	8005534 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80054ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80054ee:	f000 f917 	bl	8005720 <prvIsQueueEmpty>
 80054f2:	4603      	mov	r3, r0
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d017      	beq.n	8005528 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80054f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054fa:	3324      	adds	r3, #36	; 0x24
 80054fc:	687a      	ldr	r2, [r7, #4]
 80054fe:	4611      	mov	r1, r2
 8005500:	4618      	mov	r0, r3
 8005502:	f000 fdcf 	bl	80060a4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005506:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005508:	f000 f8b8 	bl	800567c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800550c:	f000 fbfe 	bl	8005d0c <xTaskResumeAll>
 8005510:	4603      	mov	r3, r0
 8005512:	2b00      	cmp	r3, #0
 8005514:	d189      	bne.n	800542a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8005516:	4b10      	ldr	r3, [pc, #64]	; (8005558 <xQueueReceive+0x1bc>)
 8005518:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800551c:	601a      	str	r2, [r3, #0]
 800551e:	f3bf 8f4f 	dsb	sy
 8005522:	f3bf 8f6f 	isb	sy
 8005526:	e780      	b.n	800542a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005528:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800552a:	f000 f8a7 	bl	800567c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800552e:	f000 fbed 	bl	8005d0c <xTaskResumeAll>
 8005532:	e77a      	b.n	800542a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005534:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005536:	f000 f8a1 	bl	800567c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800553a:	f000 fbe7 	bl	8005d0c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800553e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005540:	f000 f8ee 	bl	8005720 <prvIsQueueEmpty>
 8005544:	4603      	mov	r3, r0
 8005546:	2b00      	cmp	r3, #0
 8005548:	f43f af6f 	beq.w	800542a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800554c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800554e:	4618      	mov	r0, r3
 8005550:	3730      	adds	r7, #48	; 0x30
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}
 8005556:	bf00      	nop
 8005558:	e000ed04 	.word	0xe000ed04

0800555c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b086      	sub	sp, #24
 8005560:	af00      	add	r7, sp, #0
 8005562:	60f8      	str	r0, [r7, #12]
 8005564:	60b9      	str	r1, [r7, #8]
 8005566:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005568:	2300      	movs	r3, #0
 800556a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005570:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005576:	2b00      	cmp	r3, #0
 8005578:	d10d      	bne.n	8005596 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d14d      	bne.n	800561e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	689b      	ldr	r3, [r3, #8]
 8005586:	4618      	mov	r0, r3
 8005588:	f000 ffbc 	bl	8006504 <xTaskPriorityDisinherit>
 800558c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2200      	movs	r2, #0
 8005592:	609a      	str	r2, [r3, #8]
 8005594:	e043      	b.n	800561e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d119      	bne.n	80055d0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	6858      	ldr	r0, [r3, #4]
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055a4:	461a      	mov	r2, r3
 80055a6:	68b9      	ldr	r1, [r7, #8]
 80055a8:	f002 f81e 	bl	80075e8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	685a      	ldr	r2, [r3, #4]
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b4:	441a      	add	r2, r3
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	685a      	ldr	r2, [r3, #4]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	429a      	cmp	r2, r3
 80055c4:	d32b      	bcc.n	800561e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681a      	ldr	r2, [r3, #0]
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	605a      	str	r2, [r3, #4]
 80055ce:	e026      	b.n	800561e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	68d8      	ldr	r0, [r3, #12]
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055d8:	461a      	mov	r2, r3
 80055da:	68b9      	ldr	r1, [r7, #8]
 80055dc:	f002 f804 	bl	80075e8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	68da      	ldr	r2, [r3, #12]
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055e8:	425b      	negs	r3, r3
 80055ea:	441a      	add	r2, r3
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	68da      	ldr	r2, [r3, #12]
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	429a      	cmp	r2, r3
 80055fa:	d207      	bcs.n	800560c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	689a      	ldr	r2, [r3, #8]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005604:	425b      	negs	r3, r3
 8005606:	441a      	add	r2, r3
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2b02      	cmp	r3, #2
 8005610:	d105      	bne.n	800561e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d002      	beq.n	800561e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005618:	693b      	ldr	r3, [r7, #16]
 800561a:	3b01      	subs	r3, #1
 800561c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	1c5a      	adds	r2, r3, #1
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005626:	697b      	ldr	r3, [r7, #20]
}
 8005628:	4618      	mov	r0, r3
 800562a:	3718      	adds	r7, #24
 800562c:	46bd      	mov	sp, r7
 800562e:	bd80      	pop	{r7, pc}

08005630 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b082      	sub	sp, #8
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
 8005638:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800563e:	2b00      	cmp	r3, #0
 8005640:	d018      	beq.n	8005674 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	68da      	ldr	r2, [r3, #12]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800564a:	441a      	add	r2, r3
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	68da      	ldr	r2, [r3, #12]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	429a      	cmp	r2, r3
 800565a:	d303      	bcc.n	8005664 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681a      	ldr	r2, [r3, #0]
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	68d9      	ldr	r1, [r3, #12]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800566c:	461a      	mov	r2, r3
 800566e:	6838      	ldr	r0, [r7, #0]
 8005670:	f001 ffba 	bl	80075e8 <memcpy>
	}
}
 8005674:	bf00      	nop
 8005676:	3708      	adds	r7, #8
 8005678:	46bd      	mov	sp, r7
 800567a:	bd80      	pop	{r7, pc}

0800567c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b084      	sub	sp, #16
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005684:	f001 fc7e 	bl	8006f84 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800568e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005690:	e011      	b.n	80056b6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005696:	2b00      	cmp	r3, #0
 8005698:	d012      	beq.n	80056c0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	3324      	adds	r3, #36	; 0x24
 800569e:	4618      	mov	r0, r3
 80056a0:	f000 fd50 	bl	8006144 <xTaskRemoveFromEventList>
 80056a4:	4603      	mov	r3, r0
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d001      	beq.n	80056ae <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80056aa:	f000 fe27 	bl	80062fc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80056ae:	7bfb      	ldrb	r3, [r7, #15]
 80056b0:	3b01      	subs	r3, #1
 80056b2:	b2db      	uxtb	r3, r3
 80056b4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80056b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	dce9      	bgt.n	8005692 <prvUnlockQueue+0x16>
 80056be:	e000      	b.n	80056c2 <prvUnlockQueue+0x46>
					break;
 80056c0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	22ff      	movs	r2, #255	; 0xff
 80056c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80056ca:	f001 fc8b 	bl	8006fe4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80056ce:	f001 fc59 	bl	8006f84 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80056d8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80056da:	e011      	b.n	8005700 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	691b      	ldr	r3, [r3, #16]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d012      	beq.n	800570a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	3310      	adds	r3, #16
 80056e8:	4618      	mov	r0, r3
 80056ea:	f000 fd2b 	bl	8006144 <xTaskRemoveFromEventList>
 80056ee:	4603      	mov	r3, r0
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d001      	beq.n	80056f8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80056f4:	f000 fe02 	bl	80062fc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80056f8:	7bbb      	ldrb	r3, [r7, #14]
 80056fa:	3b01      	subs	r3, #1
 80056fc:	b2db      	uxtb	r3, r3
 80056fe:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005700:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005704:	2b00      	cmp	r3, #0
 8005706:	dce9      	bgt.n	80056dc <prvUnlockQueue+0x60>
 8005708:	e000      	b.n	800570c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800570a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	22ff      	movs	r2, #255	; 0xff
 8005710:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005714:	f001 fc66 	bl	8006fe4 <vPortExitCritical>
}
 8005718:	bf00      	nop
 800571a:	3710      	adds	r7, #16
 800571c:	46bd      	mov	sp, r7
 800571e:	bd80      	pop	{r7, pc}

08005720 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b084      	sub	sp, #16
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005728:	f001 fc2c 	bl	8006f84 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005730:	2b00      	cmp	r3, #0
 8005732:	d102      	bne.n	800573a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005734:	2301      	movs	r3, #1
 8005736:	60fb      	str	r3, [r7, #12]
 8005738:	e001      	b.n	800573e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800573a:	2300      	movs	r3, #0
 800573c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800573e:	f001 fc51 	bl	8006fe4 <vPortExitCritical>

	return xReturn;
 8005742:	68fb      	ldr	r3, [r7, #12]
}
 8005744:	4618      	mov	r0, r3
 8005746:	3710      	adds	r7, #16
 8005748:	46bd      	mov	sp, r7
 800574a:	bd80      	pop	{r7, pc}

0800574c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b084      	sub	sp, #16
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005754:	f001 fc16 	bl	8006f84 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005760:	429a      	cmp	r2, r3
 8005762:	d102      	bne.n	800576a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005764:	2301      	movs	r3, #1
 8005766:	60fb      	str	r3, [r7, #12]
 8005768:	e001      	b.n	800576e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800576a:	2300      	movs	r3, #0
 800576c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800576e:	f001 fc39 	bl	8006fe4 <vPortExitCritical>

	return xReturn;
 8005772:	68fb      	ldr	r3, [r7, #12]
}
 8005774:	4618      	mov	r0, r3
 8005776:	3710      	adds	r7, #16
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}

0800577c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800577c:	b480      	push	{r7}
 800577e:	b085      	sub	sp, #20
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
 8005784:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005786:	2300      	movs	r3, #0
 8005788:	60fb      	str	r3, [r7, #12]
 800578a:	e014      	b.n	80057b6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800578c:	4a0f      	ldr	r2, [pc, #60]	; (80057cc <vQueueAddToRegistry+0x50>)
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d10b      	bne.n	80057b0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005798:	490c      	ldr	r1, [pc, #48]	; (80057cc <vQueueAddToRegistry+0x50>)
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	683a      	ldr	r2, [r7, #0]
 800579e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80057a2:	4a0a      	ldr	r2, [pc, #40]	; (80057cc <vQueueAddToRegistry+0x50>)
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	00db      	lsls	r3, r3, #3
 80057a8:	4413      	add	r3, r2
 80057aa:	687a      	ldr	r2, [r7, #4]
 80057ac:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80057ae:	e006      	b.n	80057be <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	3301      	adds	r3, #1
 80057b4:	60fb      	str	r3, [r7, #12]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2b07      	cmp	r3, #7
 80057ba:	d9e7      	bls.n	800578c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80057bc:	bf00      	nop
 80057be:	bf00      	nop
 80057c0:	3714      	adds	r7, #20
 80057c2:	46bd      	mov	sp, r7
 80057c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c8:	4770      	bx	lr
 80057ca:	bf00      	nop
 80057cc:	240267e0 	.word	0x240267e0

080057d0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b086      	sub	sp, #24
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	60f8      	str	r0, [r7, #12]
 80057d8:	60b9      	str	r1, [r7, #8]
 80057da:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80057e0:	f001 fbd0 	bl	8006f84 <vPortEnterCritical>
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80057ea:	b25b      	sxtb	r3, r3
 80057ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057f0:	d103      	bne.n	80057fa <vQueueWaitForMessageRestricted+0x2a>
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	2200      	movs	r2, #0
 80057f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005800:	b25b      	sxtb	r3, r3
 8005802:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005806:	d103      	bne.n	8005810 <vQueueWaitForMessageRestricted+0x40>
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	2200      	movs	r2, #0
 800580c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005810:	f001 fbe8 	bl	8006fe4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005814:	697b      	ldr	r3, [r7, #20]
 8005816:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005818:	2b00      	cmp	r3, #0
 800581a:	d106      	bne.n	800582a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	3324      	adds	r3, #36	; 0x24
 8005820:	687a      	ldr	r2, [r7, #4]
 8005822:	68b9      	ldr	r1, [r7, #8]
 8005824:	4618      	mov	r0, r3
 8005826:	f000 fc61 	bl	80060ec <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800582a:	6978      	ldr	r0, [r7, #20]
 800582c:	f7ff ff26 	bl	800567c <prvUnlockQueue>
	}
 8005830:	bf00      	nop
 8005832:	3718      	adds	r7, #24
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}

08005838 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005838:	b580      	push	{r7, lr}
 800583a:	b08e      	sub	sp, #56	; 0x38
 800583c:	af04      	add	r7, sp, #16
 800583e:	60f8      	str	r0, [r7, #12]
 8005840:	60b9      	str	r1, [r7, #8]
 8005842:	607a      	str	r2, [r7, #4]
 8005844:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005846:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005848:	2b00      	cmp	r3, #0
 800584a:	d10a      	bne.n	8005862 <xTaskCreateStatic+0x2a>
	__asm volatile
 800584c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005850:	f383 8811 	msr	BASEPRI, r3
 8005854:	f3bf 8f6f 	isb	sy
 8005858:	f3bf 8f4f 	dsb	sy
 800585c:	623b      	str	r3, [r7, #32]
}
 800585e:	bf00      	nop
 8005860:	e7fe      	b.n	8005860 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005862:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005864:	2b00      	cmp	r3, #0
 8005866:	d10a      	bne.n	800587e <xTaskCreateStatic+0x46>
	__asm volatile
 8005868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800586c:	f383 8811 	msr	BASEPRI, r3
 8005870:	f3bf 8f6f 	isb	sy
 8005874:	f3bf 8f4f 	dsb	sy
 8005878:	61fb      	str	r3, [r7, #28]
}
 800587a:	bf00      	nop
 800587c:	e7fe      	b.n	800587c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800587e:	23bc      	movs	r3, #188	; 0xbc
 8005880:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	2bbc      	cmp	r3, #188	; 0xbc
 8005886:	d00a      	beq.n	800589e <xTaskCreateStatic+0x66>
	__asm volatile
 8005888:	f04f 0350 	mov.w	r3, #80	; 0x50
 800588c:	f383 8811 	msr	BASEPRI, r3
 8005890:	f3bf 8f6f 	isb	sy
 8005894:	f3bf 8f4f 	dsb	sy
 8005898:	61bb      	str	r3, [r7, #24]
}
 800589a:	bf00      	nop
 800589c:	e7fe      	b.n	800589c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800589e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80058a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d01e      	beq.n	80058e4 <xTaskCreateStatic+0xac>
 80058a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d01b      	beq.n	80058e4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80058ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058ae:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80058b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80058b4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80058b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b8:	2202      	movs	r2, #2
 80058ba:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80058be:	2300      	movs	r3, #0
 80058c0:	9303      	str	r3, [sp, #12]
 80058c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c4:	9302      	str	r3, [sp, #8]
 80058c6:	f107 0314 	add.w	r3, r7, #20
 80058ca:	9301      	str	r3, [sp, #4]
 80058cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058ce:	9300      	str	r3, [sp, #0]
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	687a      	ldr	r2, [r7, #4]
 80058d4:	68b9      	ldr	r1, [r7, #8]
 80058d6:	68f8      	ldr	r0, [r7, #12]
 80058d8:	f000 f850 	bl	800597c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80058dc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80058de:	f000 f8f3 	bl	8005ac8 <prvAddNewTaskToReadyList>
 80058e2:	e001      	b.n	80058e8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80058e4:	2300      	movs	r3, #0
 80058e6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80058e8:	697b      	ldr	r3, [r7, #20]
	}
 80058ea:	4618      	mov	r0, r3
 80058ec:	3728      	adds	r7, #40	; 0x28
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}

080058f2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80058f2:	b580      	push	{r7, lr}
 80058f4:	b08c      	sub	sp, #48	; 0x30
 80058f6:	af04      	add	r7, sp, #16
 80058f8:	60f8      	str	r0, [r7, #12]
 80058fa:	60b9      	str	r1, [r7, #8]
 80058fc:	603b      	str	r3, [r7, #0]
 80058fe:	4613      	mov	r3, r2
 8005900:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005902:	88fb      	ldrh	r3, [r7, #6]
 8005904:	009b      	lsls	r3, r3, #2
 8005906:	4618      	mov	r0, r3
 8005908:	f001 fc5e 	bl	80071c8 <pvPortMalloc>
 800590c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d00e      	beq.n	8005932 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005914:	20bc      	movs	r0, #188	; 0xbc
 8005916:	f001 fc57 	bl	80071c8 <pvPortMalloc>
 800591a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800591c:	69fb      	ldr	r3, [r7, #28]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d003      	beq.n	800592a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005922:	69fb      	ldr	r3, [r7, #28]
 8005924:	697a      	ldr	r2, [r7, #20]
 8005926:	631a      	str	r2, [r3, #48]	; 0x30
 8005928:	e005      	b.n	8005936 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800592a:	6978      	ldr	r0, [r7, #20]
 800592c:	f001 fd18 	bl	8007360 <vPortFree>
 8005930:	e001      	b.n	8005936 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005932:	2300      	movs	r3, #0
 8005934:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005936:	69fb      	ldr	r3, [r7, #28]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d017      	beq.n	800596c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800593c:	69fb      	ldr	r3, [r7, #28]
 800593e:	2200      	movs	r2, #0
 8005940:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005944:	88fa      	ldrh	r2, [r7, #6]
 8005946:	2300      	movs	r3, #0
 8005948:	9303      	str	r3, [sp, #12]
 800594a:	69fb      	ldr	r3, [r7, #28]
 800594c:	9302      	str	r3, [sp, #8]
 800594e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005950:	9301      	str	r3, [sp, #4]
 8005952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005954:	9300      	str	r3, [sp, #0]
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	68b9      	ldr	r1, [r7, #8]
 800595a:	68f8      	ldr	r0, [r7, #12]
 800595c:	f000 f80e 	bl	800597c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005960:	69f8      	ldr	r0, [r7, #28]
 8005962:	f000 f8b1 	bl	8005ac8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005966:	2301      	movs	r3, #1
 8005968:	61bb      	str	r3, [r7, #24]
 800596a:	e002      	b.n	8005972 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800596c:	f04f 33ff 	mov.w	r3, #4294967295
 8005970:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005972:	69bb      	ldr	r3, [r7, #24]
	}
 8005974:	4618      	mov	r0, r3
 8005976:	3720      	adds	r7, #32
 8005978:	46bd      	mov	sp, r7
 800597a:	bd80      	pop	{r7, pc}

0800597c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b088      	sub	sp, #32
 8005980:	af00      	add	r7, sp, #0
 8005982:	60f8      	str	r0, [r7, #12]
 8005984:	60b9      	str	r1, [r7, #8]
 8005986:	607a      	str	r2, [r7, #4]
 8005988:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800598a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800598c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	009b      	lsls	r3, r3, #2
 8005992:	461a      	mov	r2, r3
 8005994:	21a5      	movs	r1, #165	; 0xa5
 8005996:	f001 fe35 	bl	8007604 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800599a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800599c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800599e:	6879      	ldr	r1, [r7, #4]
 80059a0:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80059a4:	440b      	add	r3, r1
 80059a6:	009b      	lsls	r3, r3, #2
 80059a8:	4413      	add	r3, r2
 80059aa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80059ac:	69bb      	ldr	r3, [r7, #24]
 80059ae:	f023 0307 	bic.w	r3, r3, #7
 80059b2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80059b4:	69bb      	ldr	r3, [r7, #24]
 80059b6:	f003 0307 	and.w	r3, r3, #7
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d00a      	beq.n	80059d4 <prvInitialiseNewTask+0x58>
	__asm volatile
 80059be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059c2:	f383 8811 	msr	BASEPRI, r3
 80059c6:	f3bf 8f6f 	isb	sy
 80059ca:	f3bf 8f4f 	dsb	sy
 80059ce:	617b      	str	r3, [r7, #20]
}
 80059d0:	bf00      	nop
 80059d2:	e7fe      	b.n	80059d2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d01f      	beq.n	8005a1a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80059da:	2300      	movs	r3, #0
 80059dc:	61fb      	str	r3, [r7, #28]
 80059de:	e012      	b.n	8005a06 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80059e0:	68ba      	ldr	r2, [r7, #8]
 80059e2:	69fb      	ldr	r3, [r7, #28]
 80059e4:	4413      	add	r3, r2
 80059e6:	7819      	ldrb	r1, [r3, #0]
 80059e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059ea:	69fb      	ldr	r3, [r7, #28]
 80059ec:	4413      	add	r3, r2
 80059ee:	3334      	adds	r3, #52	; 0x34
 80059f0:	460a      	mov	r2, r1
 80059f2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80059f4:	68ba      	ldr	r2, [r7, #8]
 80059f6:	69fb      	ldr	r3, [r7, #28]
 80059f8:	4413      	add	r3, r2
 80059fa:	781b      	ldrb	r3, [r3, #0]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d006      	beq.n	8005a0e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005a00:	69fb      	ldr	r3, [r7, #28]
 8005a02:	3301      	adds	r3, #1
 8005a04:	61fb      	str	r3, [r7, #28]
 8005a06:	69fb      	ldr	r3, [r7, #28]
 8005a08:	2b0f      	cmp	r3, #15
 8005a0a:	d9e9      	bls.n	80059e0 <prvInitialiseNewTask+0x64>
 8005a0c:	e000      	b.n	8005a10 <prvInitialiseNewTask+0x94>
			{
				break;
 8005a0e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005a10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a12:	2200      	movs	r2, #0
 8005a14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005a18:	e003      	b.n	8005a22 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005a1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005a22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a24:	2b37      	cmp	r3, #55	; 0x37
 8005a26:	d901      	bls.n	8005a2c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005a28:	2337      	movs	r3, #55	; 0x37
 8005a2a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005a2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005a30:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a34:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005a36:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005a38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005a3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a40:	3304      	adds	r3, #4
 8005a42:	4618      	mov	r0, r3
 8005a44:	f7ff f978 	bl	8004d38 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005a48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a4a:	3318      	adds	r3, #24
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	f7ff f973 	bl	8004d38 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005a52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a56:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a5a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a60:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005a62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a66:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005a70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a72:	2200      	movs	r2, #0
 8005a74:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005a78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a7a:	3354      	adds	r3, #84	; 0x54
 8005a7c:	2260      	movs	r2, #96	; 0x60
 8005a7e:	2100      	movs	r1, #0
 8005a80:	4618      	mov	r0, r3
 8005a82:	f001 fdbf 	bl	8007604 <memset>
 8005a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a88:	4a0c      	ldr	r2, [pc, #48]	; (8005abc <prvInitialiseNewTask+0x140>)
 8005a8a:	659a      	str	r2, [r3, #88]	; 0x58
 8005a8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a8e:	4a0c      	ldr	r2, [pc, #48]	; (8005ac0 <prvInitialiseNewTask+0x144>)
 8005a90:	65da      	str	r2, [r3, #92]	; 0x5c
 8005a92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a94:	4a0b      	ldr	r2, [pc, #44]	; (8005ac4 <prvInitialiseNewTask+0x148>)
 8005a96:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005a98:	683a      	ldr	r2, [r7, #0]
 8005a9a:	68f9      	ldr	r1, [r7, #12]
 8005a9c:	69b8      	ldr	r0, [r7, #24]
 8005a9e:	f001 f941 	bl	8006d24 <pxPortInitialiseStack>
 8005aa2:	4602      	mov	r2, r0
 8005aa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005aa6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005aa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d002      	beq.n	8005ab4 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ab0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ab2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005ab4:	bf00      	nop
 8005ab6:	3720      	adds	r7, #32
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd80      	pop	{r7, pc}
 8005abc:	080078dc 	.word	0x080078dc
 8005ac0:	080078fc 	.word	0x080078fc
 8005ac4:	080078bc 	.word	0x080078bc

08005ac8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b082      	sub	sp, #8
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005ad0:	f001 fa58 	bl	8006f84 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005ad4:	4b2d      	ldr	r3, [pc, #180]	; (8005b8c <prvAddNewTaskToReadyList+0xc4>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	3301      	adds	r3, #1
 8005ada:	4a2c      	ldr	r2, [pc, #176]	; (8005b8c <prvAddNewTaskToReadyList+0xc4>)
 8005adc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005ade:	4b2c      	ldr	r3, [pc, #176]	; (8005b90 <prvAddNewTaskToReadyList+0xc8>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d109      	bne.n	8005afa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005ae6:	4a2a      	ldr	r2, [pc, #168]	; (8005b90 <prvAddNewTaskToReadyList+0xc8>)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005aec:	4b27      	ldr	r3, [pc, #156]	; (8005b8c <prvAddNewTaskToReadyList+0xc4>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	2b01      	cmp	r3, #1
 8005af2:	d110      	bne.n	8005b16 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005af4:	f000 fc26 	bl	8006344 <prvInitialiseTaskLists>
 8005af8:	e00d      	b.n	8005b16 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005afa:	4b26      	ldr	r3, [pc, #152]	; (8005b94 <prvAddNewTaskToReadyList+0xcc>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d109      	bne.n	8005b16 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005b02:	4b23      	ldr	r3, [pc, #140]	; (8005b90 <prvAddNewTaskToReadyList+0xc8>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b0c:	429a      	cmp	r2, r3
 8005b0e:	d802      	bhi.n	8005b16 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005b10:	4a1f      	ldr	r2, [pc, #124]	; (8005b90 <prvAddNewTaskToReadyList+0xc8>)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005b16:	4b20      	ldr	r3, [pc, #128]	; (8005b98 <prvAddNewTaskToReadyList+0xd0>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	3301      	adds	r3, #1
 8005b1c:	4a1e      	ldr	r2, [pc, #120]	; (8005b98 <prvAddNewTaskToReadyList+0xd0>)
 8005b1e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005b20:	4b1d      	ldr	r3, [pc, #116]	; (8005b98 <prvAddNewTaskToReadyList+0xd0>)
 8005b22:	681a      	ldr	r2, [r3, #0]
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b2c:	4b1b      	ldr	r3, [pc, #108]	; (8005b9c <prvAddNewTaskToReadyList+0xd4>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	429a      	cmp	r2, r3
 8005b32:	d903      	bls.n	8005b3c <prvAddNewTaskToReadyList+0x74>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b38:	4a18      	ldr	r2, [pc, #96]	; (8005b9c <prvAddNewTaskToReadyList+0xd4>)
 8005b3a:	6013      	str	r3, [r2, #0]
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b40:	4613      	mov	r3, r2
 8005b42:	009b      	lsls	r3, r3, #2
 8005b44:	4413      	add	r3, r2
 8005b46:	009b      	lsls	r3, r3, #2
 8005b48:	4a15      	ldr	r2, [pc, #84]	; (8005ba0 <prvAddNewTaskToReadyList+0xd8>)
 8005b4a:	441a      	add	r2, r3
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	3304      	adds	r3, #4
 8005b50:	4619      	mov	r1, r3
 8005b52:	4610      	mov	r0, r2
 8005b54:	f7ff f8fd 	bl	8004d52 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005b58:	f001 fa44 	bl	8006fe4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005b5c:	4b0d      	ldr	r3, [pc, #52]	; (8005b94 <prvAddNewTaskToReadyList+0xcc>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d00e      	beq.n	8005b82 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005b64:	4b0a      	ldr	r3, [pc, #40]	; (8005b90 <prvAddNewTaskToReadyList+0xc8>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b6e:	429a      	cmp	r2, r3
 8005b70:	d207      	bcs.n	8005b82 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005b72:	4b0c      	ldr	r3, [pc, #48]	; (8005ba4 <prvAddNewTaskToReadyList+0xdc>)
 8005b74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b78:	601a      	str	r2, [r3, #0]
 8005b7a:	f3bf 8f4f 	dsb	sy
 8005b7e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005b82:	bf00      	nop
 8005b84:	3708      	adds	r7, #8
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}
 8005b8a:	bf00      	nop
 8005b8c:	24000ce4 	.word	0x24000ce4
 8005b90:	24000810 	.word	0x24000810
 8005b94:	24000cf0 	.word	0x24000cf0
 8005b98:	24000d00 	.word	0x24000d00
 8005b9c:	24000cec 	.word	0x24000cec
 8005ba0:	24000814 	.word	0x24000814
 8005ba4:	e000ed04 	.word	0xe000ed04

08005ba8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b084      	sub	sp, #16
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d017      	beq.n	8005bea <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005bba:	4b13      	ldr	r3, [pc, #76]	; (8005c08 <vTaskDelay+0x60>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d00a      	beq.n	8005bd8 <vTaskDelay+0x30>
	__asm volatile
 8005bc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bc6:	f383 8811 	msr	BASEPRI, r3
 8005bca:	f3bf 8f6f 	isb	sy
 8005bce:	f3bf 8f4f 	dsb	sy
 8005bd2:	60bb      	str	r3, [r7, #8]
}
 8005bd4:	bf00      	nop
 8005bd6:	e7fe      	b.n	8005bd6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005bd8:	f000 f88a 	bl	8005cf0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005bdc:	2100      	movs	r1, #0
 8005bde:	6878      	ldr	r0, [r7, #4]
 8005be0:	f000 fcfe 	bl	80065e0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005be4:	f000 f892 	bl	8005d0c <xTaskResumeAll>
 8005be8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d107      	bne.n	8005c00 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005bf0:	4b06      	ldr	r3, [pc, #24]	; (8005c0c <vTaskDelay+0x64>)
 8005bf2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005bf6:	601a      	str	r2, [r3, #0]
 8005bf8:	f3bf 8f4f 	dsb	sy
 8005bfc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005c00:	bf00      	nop
 8005c02:	3710      	adds	r7, #16
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}
 8005c08:	24000d0c 	.word	0x24000d0c
 8005c0c:	e000ed04 	.word	0xe000ed04

08005c10 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b08a      	sub	sp, #40	; 0x28
 8005c14:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005c16:	2300      	movs	r3, #0
 8005c18:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005c1e:	463a      	mov	r2, r7
 8005c20:	1d39      	adds	r1, r7, #4
 8005c22:	f107 0308 	add.w	r3, r7, #8
 8005c26:	4618      	mov	r0, r3
 8005c28:	f7ff f832 	bl	8004c90 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005c2c:	6839      	ldr	r1, [r7, #0]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	68ba      	ldr	r2, [r7, #8]
 8005c32:	9202      	str	r2, [sp, #8]
 8005c34:	9301      	str	r3, [sp, #4]
 8005c36:	2300      	movs	r3, #0
 8005c38:	9300      	str	r3, [sp, #0]
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	460a      	mov	r2, r1
 8005c3e:	4924      	ldr	r1, [pc, #144]	; (8005cd0 <vTaskStartScheduler+0xc0>)
 8005c40:	4824      	ldr	r0, [pc, #144]	; (8005cd4 <vTaskStartScheduler+0xc4>)
 8005c42:	f7ff fdf9 	bl	8005838 <xTaskCreateStatic>
 8005c46:	4603      	mov	r3, r0
 8005c48:	4a23      	ldr	r2, [pc, #140]	; (8005cd8 <vTaskStartScheduler+0xc8>)
 8005c4a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005c4c:	4b22      	ldr	r3, [pc, #136]	; (8005cd8 <vTaskStartScheduler+0xc8>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d002      	beq.n	8005c5a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005c54:	2301      	movs	r3, #1
 8005c56:	617b      	str	r3, [r7, #20]
 8005c58:	e001      	b.n	8005c5e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	2b01      	cmp	r3, #1
 8005c62:	d102      	bne.n	8005c6a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005c64:	f000 fd10 	bl	8006688 <xTimerCreateTimerTask>
 8005c68:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	2b01      	cmp	r3, #1
 8005c6e:	d11b      	bne.n	8005ca8 <vTaskStartScheduler+0x98>
	__asm volatile
 8005c70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c74:	f383 8811 	msr	BASEPRI, r3
 8005c78:	f3bf 8f6f 	isb	sy
 8005c7c:	f3bf 8f4f 	dsb	sy
 8005c80:	613b      	str	r3, [r7, #16]
}
 8005c82:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005c84:	4b15      	ldr	r3, [pc, #84]	; (8005cdc <vTaskStartScheduler+0xcc>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	3354      	adds	r3, #84	; 0x54
 8005c8a:	4a15      	ldr	r2, [pc, #84]	; (8005ce0 <vTaskStartScheduler+0xd0>)
 8005c8c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005c8e:	4b15      	ldr	r3, [pc, #84]	; (8005ce4 <vTaskStartScheduler+0xd4>)
 8005c90:	f04f 32ff 	mov.w	r2, #4294967295
 8005c94:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005c96:	4b14      	ldr	r3, [pc, #80]	; (8005ce8 <vTaskStartScheduler+0xd8>)
 8005c98:	2201      	movs	r2, #1
 8005c9a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005c9c:	4b13      	ldr	r3, [pc, #76]	; (8005cec <vTaskStartScheduler+0xdc>)
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005ca2:	f001 f8cd 	bl	8006e40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005ca6:	e00e      	b.n	8005cc6 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cae:	d10a      	bne.n	8005cc6 <vTaskStartScheduler+0xb6>
	__asm volatile
 8005cb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cb4:	f383 8811 	msr	BASEPRI, r3
 8005cb8:	f3bf 8f6f 	isb	sy
 8005cbc:	f3bf 8f4f 	dsb	sy
 8005cc0:	60fb      	str	r3, [r7, #12]
}
 8005cc2:	bf00      	nop
 8005cc4:	e7fe      	b.n	8005cc4 <vTaskStartScheduler+0xb4>
}
 8005cc6:	bf00      	nop
 8005cc8:	3718      	adds	r7, #24
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}
 8005cce:	bf00      	nop
 8005cd0:	08007828 	.word	0x08007828
 8005cd4:	08006315 	.word	0x08006315
 8005cd8:	24000d08 	.word	0x24000d08
 8005cdc:	24000810 	.word	0x24000810
 8005ce0:	24000014 	.word	0x24000014
 8005ce4:	24000d04 	.word	0x24000d04
 8005ce8:	24000cf0 	.word	0x24000cf0
 8005cec:	24000ce8 	.word	0x24000ce8

08005cf0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005cf4:	4b04      	ldr	r3, [pc, #16]	; (8005d08 <vTaskSuspendAll+0x18>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	3301      	adds	r3, #1
 8005cfa:	4a03      	ldr	r2, [pc, #12]	; (8005d08 <vTaskSuspendAll+0x18>)
 8005cfc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005cfe:	bf00      	nop
 8005d00:	46bd      	mov	sp, r7
 8005d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d06:	4770      	bx	lr
 8005d08:	24000d0c 	.word	0x24000d0c

08005d0c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b084      	sub	sp, #16
 8005d10:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005d12:	2300      	movs	r3, #0
 8005d14:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005d16:	2300      	movs	r3, #0
 8005d18:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005d1a:	4b42      	ldr	r3, [pc, #264]	; (8005e24 <xTaskResumeAll+0x118>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d10a      	bne.n	8005d38 <xTaskResumeAll+0x2c>
	__asm volatile
 8005d22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d26:	f383 8811 	msr	BASEPRI, r3
 8005d2a:	f3bf 8f6f 	isb	sy
 8005d2e:	f3bf 8f4f 	dsb	sy
 8005d32:	603b      	str	r3, [r7, #0]
}
 8005d34:	bf00      	nop
 8005d36:	e7fe      	b.n	8005d36 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005d38:	f001 f924 	bl	8006f84 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005d3c:	4b39      	ldr	r3, [pc, #228]	; (8005e24 <xTaskResumeAll+0x118>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	3b01      	subs	r3, #1
 8005d42:	4a38      	ldr	r2, [pc, #224]	; (8005e24 <xTaskResumeAll+0x118>)
 8005d44:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d46:	4b37      	ldr	r3, [pc, #220]	; (8005e24 <xTaskResumeAll+0x118>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d162      	bne.n	8005e14 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005d4e:	4b36      	ldr	r3, [pc, #216]	; (8005e28 <xTaskResumeAll+0x11c>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d05e      	beq.n	8005e14 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005d56:	e02f      	b.n	8005db8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d58:	4b34      	ldr	r3, [pc, #208]	; (8005e2c <xTaskResumeAll+0x120>)
 8005d5a:	68db      	ldr	r3, [r3, #12]
 8005d5c:	68db      	ldr	r3, [r3, #12]
 8005d5e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	3318      	adds	r3, #24
 8005d64:	4618      	mov	r0, r3
 8005d66:	f7ff f851 	bl	8004e0c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	3304      	adds	r3, #4
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f7ff f84c 	bl	8004e0c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d78:	4b2d      	ldr	r3, [pc, #180]	; (8005e30 <xTaskResumeAll+0x124>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	429a      	cmp	r2, r3
 8005d7e:	d903      	bls.n	8005d88 <xTaskResumeAll+0x7c>
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d84:	4a2a      	ldr	r2, [pc, #168]	; (8005e30 <xTaskResumeAll+0x124>)
 8005d86:	6013      	str	r3, [r2, #0]
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d8c:	4613      	mov	r3, r2
 8005d8e:	009b      	lsls	r3, r3, #2
 8005d90:	4413      	add	r3, r2
 8005d92:	009b      	lsls	r3, r3, #2
 8005d94:	4a27      	ldr	r2, [pc, #156]	; (8005e34 <xTaskResumeAll+0x128>)
 8005d96:	441a      	add	r2, r3
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	3304      	adds	r3, #4
 8005d9c:	4619      	mov	r1, r3
 8005d9e:	4610      	mov	r0, r2
 8005da0:	f7fe ffd7 	bl	8004d52 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005da8:	4b23      	ldr	r3, [pc, #140]	; (8005e38 <xTaskResumeAll+0x12c>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dae:	429a      	cmp	r2, r3
 8005db0:	d302      	bcc.n	8005db8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005db2:	4b22      	ldr	r3, [pc, #136]	; (8005e3c <xTaskResumeAll+0x130>)
 8005db4:	2201      	movs	r2, #1
 8005db6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005db8:	4b1c      	ldr	r3, [pc, #112]	; (8005e2c <xTaskResumeAll+0x120>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d1cb      	bne.n	8005d58 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d001      	beq.n	8005dca <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005dc6:	f000 fb5f 	bl	8006488 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005dca:	4b1d      	ldr	r3, [pc, #116]	; (8005e40 <xTaskResumeAll+0x134>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d010      	beq.n	8005df8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005dd6:	f000 f847 	bl	8005e68 <xTaskIncrementTick>
 8005dda:	4603      	mov	r3, r0
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d002      	beq.n	8005de6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005de0:	4b16      	ldr	r3, [pc, #88]	; (8005e3c <xTaskResumeAll+0x130>)
 8005de2:	2201      	movs	r2, #1
 8005de4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	3b01      	subs	r3, #1
 8005dea:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d1f1      	bne.n	8005dd6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005df2:	4b13      	ldr	r3, [pc, #76]	; (8005e40 <xTaskResumeAll+0x134>)
 8005df4:	2200      	movs	r2, #0
 8005df6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005df8:	4b10      	ldr	r3, [pc, #64]	; (8005e3c <xTaskResumeAll+0x130>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d009      	beq.n	8005e14 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005e00:	2301      	movs	r3, #1
 8005e02:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005e04:	4b0f      	ldr	r3, [pc, #60]	; (8005e44 <xTaskResumeAll+0x138>)
 8005e06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e0a:	601a      	str	r2, [r3, #0]
 8005e0c:	f3bf 8f4f 	dsb	sy
 8005e10:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005e14:	f001 f8e6 	bl	8006fe4 <vPortExitCritical>

	return xAlreadyYielded;
 8005e18:	68bb      	ldr	r3, [r7, #8]
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	3710      	adds	r7, #16
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}
 8005e22:	bf00      	nop
 8005e24:	24000d0c 	.word	0x24000d0c
 8005e28:	24000ce4 	.word	0x24000ce4
 8005e2c:	24000ca4 	.word	0x24000ca4
 8005e30:	24000cec 	.word	0x24000cec
 8005e34:	24000814 	.word	0x24000814
 8005e38:	24000810 	.word	0x24000810
 8005e3c:	24000cf8 	.word	0x24000cf8
 8005e40:	24000cf4 	.word	0x24000cf4
 8005e44:	e000ed04 	.word	0xe000ed04

08005e48 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b083      	sub	sp, #12
 8005e4c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005e4e:	4b05      	ldr	r3, [pc, #20]	; (8005e64 <xTaskGetTickCount+0x1c>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005e54:	687b      	ldr	r3, [r7, #4]
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	370c      	adds	r7, #12
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e60:	4770      	bx	lr
 8005e62:	bf00      	nop
 8005e64:	24000ce8 	.word	0x24000ce8

08005e68 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b086      	sub	sp, #24
 8005e6c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005e6e:	2300      	movs	r3, #0
 8005e70:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e72:	4b4f      	ldr	r3, [pc, #316]	; (8005fb0 <xTaskIncrementTick+0x148>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	f040 808f 	bne.w	8005f9a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005e7c:	4b4d      	ldr	r3, [pc, #308]	; (8005fb4 <xTaskIncrementTick+0x14c>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	3301      	adds	r3, #1
 8005e82:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005e84:	4a4b      	ldr	r2, [pc, #300]	; (8005fb4 <xTaskIncrementTick+0x14c>)
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005e8a:	693b      	ldr	r3, [r7, #16]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d120      	bne.n	8005ed2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005e90:	4b49      	ldr	r3, [pc, #292]	; (8005fb8 <xTaskIncrementTick+0x150>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d00a      	beq.n	8005eb0 <xTaskIncrementTick+0x48>
	__asm volatile
 8005e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e9e:	f383 8811 	msr	BASEPRI, r3
 8005ea2:	f3bf 8f6f 	isb	sy
 8005ea6:	f3bf 8f4f 	dsb	sy
 8005eaa:	603b      	str	r3, [r7, #0]
}
 8005eac:	bf00      	nop
 8005eae:	e7fe      	b.n	8005eae <xTaskIncrementTick+0x46>
 8005eb0:	4b41      	ldr	r3, [pc, #260]	; (8005fb8 <xTaskIncrementTick+0x150>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	60fb      	str	r3, [r7, #12]
 8005eb6:	4b41      	ldr	r3, [pc, #260]	; (8005fbc <xTaskIncrementTick+0x154>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a3f      	ldr	r2, [pc, #252]	; (8005fb8 <xTaskIncrementTick+0x150>)
 8005ebc:	6013      	str	r3, [r2, #0]
 8005ebe:	4a3f      	ldr	r2, [pc, #252]	; (8005fbc <xTaskIncrementTick+0x154>)
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	6013      	str	r3, [r2, #0]
 8005ec4:	4b3e      	ldr	r3, [pc, #248]	; (8005fc0 <xTaskIncrementTick+0x158>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	3301      	adds	r3, #1
 8005eca:	4a3d      	ldr	r2, [pc, #244]	; (8005fc0 <xTaskIncrementTick+0x158>)
 8005ecc:	6013      	str	r3, [r2, #0]
 8005ece:	f000 fadb 	bl	8006488 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005ed2:	4b3c      	ldr	r3, [pc, #240]	; (8005fc4 <xTaskIncrementTick+0x15c>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	693a      	ldr	r2, [r7, #16]
 8005ed8:	429a      	cmp	r2, r3
 8005eda:	d349      	bcc.n	8005f70 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005edc:	4b36      	ldr	r3, [pc, #216]	; (8005fb8 <xTaskIncrementTick+0x150>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d104      	bne.n	8005ef0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ee6:	4b37      	ldr	r3, [pc, #220]	; (8005fc4 <xTaskIncrementTick+0x15c>)
 8005ee8:	f04f 32ff 	mov.w	r2, #4294967295
 8005eec:	601a      	str	r2, [r3, #0]
					break;
 8005eee:	e03f      	b.n	8005f70 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ef0:	4b31      	ldr	r3, [pc, #196]	; (8005fb8 <xTaskIncrementTick+0x150>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	68db      	ldr	r3, [r3, #12]
 8005ef6:	68db      	ldr	r3, [r3, #12]
 8005ef8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005f00:	693a      	ldr	r2, [r7, #16]
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d203      	bcs.n	8005f10 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005f08:	4a2e      	ldr	r2, [pc, #184]	; (8005fc4 <xTaskIncrementTick+0x15c>)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005f0e:	e02f      	b.n	8005f70 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	3304      	adds	r3, #4
 8005f14:	4618      	mov	r0, r3
 8005f16:	f7fe ff79 	bl	8004e0c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d004      	beq.n	8005f2c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	3318      	adds	r3, #24
 8005f26:	4618      	mov	r0, r3
 8005f28:	f7fe ff70 	bl	8004e0c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f30:	4b25      	ldr	r3, [pc, #148]	; (8005fc8 <xTaskIncrementTick+0x160>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	429a      	cmp	r2, r3
 8005f36:	d903      	bls.n	8005f40 <xTaskIncrementTick+0xd8>
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f3c:	4a22      	ldr	r2, [pc, #136]	; (8005fc8 <xTaskIncrementTick+0x160>)
 8005f3e:	6013      	str	r3, [r2, #0]
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f44:	4613      	mov	r3, r2
 8005f46:	009b      	lsls	r3, r3, #2
 8005f48:	4413      	add	r3, r2
 8005f4a:	009b      	lsls	r3, r3, #2
 8005f4c:	4a1f      	ldr	r2, [pc, #124]	; (8005fcc <xTaskIncrementTick+0x164>)
 8005f4e:	441a      	add	r2, r3
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	3304      	adds	r3, #4
 8005f54:	4619      	mov	r1, r3
 8005f56:	4610      	mov	r0, r2
 8005f58:	f7fe fefb 	bl	8004d52 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f60:	4b1b      	ldr	r3, [pc, #108]	; (8005fd0 <xTaskIncrementTick+0x168>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f66:	429a      	cmp	r2, r3
 8005f68:	d3b8      	bcc.n	8005edc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f6e:	e7b5      	b.n	8005edc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005f70:	4b17      	ldr	r3, [pc, #92]	; (8005fd0 <xTaskIncrementTick+0x168>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f76:	4915      	ldr	r1, [pc, #84]	; (8005fcc <xTaskIncrementTick+0x164>)
 8005f78:	4613      	mov	r3, r2
 8005f7a:	009b      	lsls	r3, r3, #2
 8005f7c:	4413      	add	r3, r2
 8005f7e:	009b      	lsls	r3, r3, #2
 8005f80:	440b      	add	r3, r1
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d901      	bls.n	8005f8c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005f88:	2301      	movs	r3, #1
 8005f8a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005f8c:	4b11      	ldr	r3, [pc, #68]	; (8005fd4 <xTaskIncrementTick+0x16c>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d007      	beq.n	8005fa4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005f94:	2301      	movs	r3, #1
 8005f96:	617b      	str	r3, [r7, #20]
 8005f98:	e004      	b.n	8005fa4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005f9a:	4b0f      	ldr	r3, [pc, #60]	; (8005fd8 <xTaskIncrementTick+0x170>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	3301      	adds	r3, #1
 8005fa0:	4a0d      	ldr	r2, [pc, #52]	; (8005fd8 <xTaskIncrementTick+0x170>)
 8005fa2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005fa4:	697b      	ldr	r3, [r7, #20]
}
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	3718      	adds	r7, #24
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}
 8005fae:	bf00      	nop
 8005fb0:	24000d0c 	.word	0x24000d0c
 8005fb4:	24000ce8 	.word	0x24000ce8
 8005fb8:	24000c9c 	.word	0x24000c9c
 8005fbc:	24000ca0 	.word	0x24000ca0
 8005fc0:	24000cfc 	.word	0x24000cfc
 8005fc4:	24000d04 	.word	0x24000d04
 8005fc8:	24000cec 	.word	0x24000cec
 8005fcc:	24000814 	.word	0x24000814
 8005fd0:	24000810 	.word	0x24000810
 8005fd4:	24000cf8 	.word	0x24000cf8
 8005fd8:	24000cf4 	.word	0x24000cf4

08005fdc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b085      	sub	sp, #20
 8005fe0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005fe2:	4b2a      	ldr	r3, [pc, #168]	; (800608c <vTaskSwitchContext+0xb0>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d003      	beq.n	8005ff2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005fea:	4b29      	ldr	r3, [pc, #164]	; (8006090 <vTaskSwitchContext+0xb4>)
 8005fec:	2201      	movs	r2, #1
 8005fee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005ff0:	e046      	b.n	8006080 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8005ff2:	4b27      	ldr	r3, [pc, #156]	; (8006090 <vTaskSwitchContext+0xb4>)
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ff8:	4b26      	ldr	r3, [pc, #152]	; (8006094 <vTaskSwitchContext+0xb8>)
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	60fb      	str	r3, [r7, #12]
 8005ffe:	e010      	b.n	8006022 <vTaskSwitchContext+0x46>
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d10a      	bne.n	800601c <vTaskSwitchContext+0x40>
	__asm volatile
 8006006:	f04f 0350 	mov.w	r3, #80	; 0x50
 800600a:	f383 8811 	msr	BASEPRI, r3
 800600e:	f3bf 8f6f 	isb	sy
 8006012:	f3bf 8f4f 	dsb	sy
 8006016:	607b      	str	r3, [r7, #4]
}
 8006018:	bf00      	nop
 800601a:	e7fe      	b.n	800601a <vTaskSwitchContext+0x3e>
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	3b01      	subs	r3, #1
 8006020:	60fb      	str	r3, [r7, #12]
 8006022:	491d      	ldr	r1, [pc, #116]	; (8006098 <vTaskSwitchContext+0xbc>)
 8006024:	68fa      	ldr	r2, [r7, #12]
 8006026:	4613      	mov	r3, r2
 8006028:	009b      	lsls	r3, r3, #2
 800602a:	4413      	add	r3, r2
 800602c:	009b      	lsls	r3, r3, #2
 800602e:	440b      	add	r3, r1
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d0e4      	beq.n	8006000 <vTaskSwitchContext+0x24>
 8006036:	68fa      	ldr	r2, [r7, #12]
 8006038:	4613      	mov	r3, r2
 800603a:	009b      	lsls	r3, r3, #2
 800603c:	4413      	add	r3, r2
 800603e:	009b      	lsls	r3, r3, #2
 8006040:	4a15      	ldr	r2, [pc, #84]	; (8006098 <vTaskSwitchContext+0xbc>)
 8006042:	4413      	add	r3, r2
 8006044:	60bb      	str	r3, [r7, #8]
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	685a      	ldr	r2, [r3, #4]
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	605a      	str	r2, [r3, #4]
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	685a      	ldr	r2, [r3, #4]
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	3308      	adds	r3, #8
 8006058:	429a      	cmp	r2, r3
 800605a:	d104      	bne.n	8006066 <vTaskSwitchContext+0x8a>
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	685a      	ldr	r2, [r3, #4]
 8006062:	68bb      	ldr	r3, [r7, #8]
 8006064:	605a      	str	r2, [r3, #4]
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	68db      	ldr	r3, [r3, #12]
 800606c:	4a0b      	ldr	r2, [pc, #44]	; (800609c <vTaskSwitchContext+0xc0>)
 800606e:	6013      	str	r3, [r2, #0]
 8006070:	4a08      	ldr	r2, [pc, #32]	; (8006094 <vTaskSwitchContext+0xb8>)
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006076:	4b09      	ldr	r3, [pc, #36]	; (800609c <vTaskSwitchContext+0xc0>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	3354      	adds	r3, #84	; 0x54
 800607c:	4a08      	ldr	r2, [pc, #32]	; (80060a0 <vTaskSwitchContext+0xc4>)
 800607e:	6013      	str	r3, [r2, #0]
}
 8006080:	bf00      	nop
 8006082:	3714      	adds	r7, #20
 8006084:	46bd      	mov	sp, r7
 8006086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608a:	4770      	bx	lr
 800608c:	24000d0c 	.word	0x24000d0c
 8006090:	24000cf8 	.word	0x24000cf8
 8006094:	24000cec 	.word	0x24000cec
 8006098:	24000814 	.word	0x24000814
 800609c:	24000810 	.word	0x24000810
 80060a0:	24000014 	.word	0x24000014

080060a4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b084      	sub	sp, #16
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
 80060ac:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d10a      	bne.n	80060ca <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80060b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060b8:	f383 8811 	msr	BASEPRI, r3
 80060bc:	f3bf 8f6f 	isb	sy
 80060c0:	f3bf 8f4f 	dsb	sy
 80060c4:	60fb      	str	r3, [r7, #12]
}
 80060c6:	bf00      	nop
 80060c8:	e7fe      	b.n	80060c8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80060ca:	4b07      	ldr	r3, [pc, #28]	; (80060e8 <vTaskPlaceOnEventList+0x44>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	3318      	adds	r3, #24
 80060d0:	4619      	mov	r1, r3
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f7fe fe61 	bl	8004d9a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80060d8:	2101      	movs	r1, #1
 80060da:	6838      	ldr	r0, [r7, #0]
 80060dc:	f000 fa80 	bl	80065e0 <prvAddCurrentTaskToDelayedList>
}
 80060e0:	bf00      	nop
 80060e2:	3710      	adds	r7, #16
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}
 80060e8:	24000810 	.word	0x24000810

080060ec <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b086      	sub	sp, #24
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	60f8      	str	r0, [r7, #12]
 80060f4:	60b9      	str	r1, [r7, #8]
 80060f6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d10a      	bne.n	8006114 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80060fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006102:	f383 8811 	msr	BASEPRI, r3
 8006106:	f3bf 8f6f 	isb	sy
 800610a:	f3bf 8f4f 	dsb	sy
 800610e:	617b      	str	r3, [r7, #20]
}
 8006110:	bf00      	nop
 8006112:	e7fe      	b.n	8006112 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006114:	4b0a      	ldr	r3, [pc, #40]	; (8006140 <vTaskPlaceOnEventListRestricted+0x54>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	3318      	adds	r3, #24
 800611a:	4619      	mov	r1, r3
 800611c:	68f8      	ldr	r0, [r7, #12]
 800611e:	f7fe fe18 	bl	8004d52 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d002      	beq.n	800612e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8006128:	f04f 33ff 	mov.w	r3, #4294967295
 800612c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800612e:	6879      	ldr	r1, [r7, #4]
 8006130:	68b8      	ldr	r0, [r7, #8]
 8006132:	f000 fa55 	bl	80065e0 <prvAddCurrentTaskToDelayedList>
	}
 8006136:	bf00      	nop
 8006138:	3718      	adds	r7, #24
 800613a:	46bd      	mov	sp, r7
 800613c:	bd80      	pop	{r7, pc}
 800613e:	bf00      	nop
 8006140:	24000810 	.word	0x24000810

08006144 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b086      	sub	sp, #24
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	68db      	ldr	r3, [r3, #12]
 8006150:	68db      	ldr	r3, [r3, #12]
 8006152:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d10a      	bne.n	8006170 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800615a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800615e:	f383 8811 	msr	BASEPRI, r3
 8006162:	f3bf 8f6f 	isb	sy
 8006166:	f3bf 8f4f 	dsb	sy
 800616a:	60fb      	str	r3, [r7, #12]
}
 800616c:	bf00      	nop
 800616e:	e7fe      	b.n	800616e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	3318      	adds	r3, #24
 8006174:	4618      	mov	r0, r3
 8006176:	f7fe fe49 	bl	8004e0c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800617a:	4b1e      	ldr	r3, [pc, #120]	; (80061f4 <xTaskRemoveFromEventList+0xb0>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d11d      	bne.n	80061be <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	3304      	adds	r3, #4
 8006186:	4618      	mov	r0, r3
 8006188:	f7fe fe40 	bl	8004e0c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800618c:	693b      	ldr	r3, [r7, #16]
 800618e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006190:	4b19      	ldr	r3, [pc, #100]	; (80061f8 <xTaskRemoveFromEventList+0xb4>)
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	429a      	cmp	r2, r3
 8006196:	d903      	bls.n	80061a0 <xTaskRemoveFromEventList+0x5c>
 8006198:	693b      	ldr	r3, [r7, #16]
 800619a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800619c:	4a16      	ldr	r2, [pc, #88]	; (80061f8 <xTaskRemoveFromEventList+0xb4>)
 800619e:	6013      	str	r3, [r2, #0]
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061a4:	4613      	mov	r3, r2
 80061a6:	009b      	lsls	r3, r3, #2
 80061a8:	4413      	add	r3, r2
 80061aa:	009b      	lsls	r3, r3, #2
 80061ac:	4a13      	ldr	r2, [pc, #76]	; (80061fc <xTaskRemoveFromEventList+0xb8>)
 80061ae:	441a      	add	r2, r3
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	3304      	adds	r3, #4
 80061b4:	4619      	mov	r1, r3
 80061b6:	4610      	mov	r0, r2
 80061b8:	f7fe fdcb 	bl	8004d52 <vListInsertEnd>
 80061bc:	e005      	b.n	80061ca <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80061be:	693b      	ldr	r3, [r7, #16]
 80061c0:	3318      	adds	r3, #24
 80061c2:	4619      	mov	r1, r3
 80061c4:	480e      	ldr	r0, [pc, #56]	; (8006200 <xTaskRemoveFromEventList+0xbc>)
 80061c6:	f7fe fdc4 	bl	8004d52 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061ce:	4b0d      	ldr	r3, [pc, #52]	; (8006204 <xTaskRemoveFromEventList+0xc0>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061d4:	429a      	cmp	r2, r3
 80061d6:	d905      	bls.n	80061e4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80061d8:	2301      	movs	r3, #1
 80061da:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80061dc:	4b0a      	ldr	r3, [pc, #40]	; (8006208 <xTaskRemoveFromEventList+0xc4>)
 80061de:	2201      	movs	r2, #1
 80061e0:	601a      	str	r2, [r3, #0]
 80061e2:	e001      	b.n	80061e8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80061e4:	2300      	movs	r3, #0
 80061e6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80061e8:	697b      	ldr	r3, [r7, #20]
}
 80061ea:	4618      	mov	r0, r3
 80061ec:	3718      	adds	r7, #24
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bd80      	pop	{r7, pc}
 80061f2:	bf00      	nop
 80061f4:	24000d0c 	.word	0x24000d0c
 80061f8:	24000cec 	.word	0x24000cec
 80061fc:	24000814 	.word	0x24000814
 8006200:	24000ca4 	.word	0x24000ca4
 8006204:	24000810 	.word	0x24000810
 8006208:	24000cf8 	.word	0x24000cf8

0800620c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800620c:	b480      	push	{r7}
 800620e:	b083      	sub	sp, #12
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006214:	4b06      	ldr	r3, [pc, #24]	; (8006230 <vTaskInternalSetTimeOutState+0x24>)
 8006216:	681a      	ldr	r2, [r3, #0]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800621c:	4b05      	ldr	r3, [pc, #20]	; (8006234 <vTaskInternalSetTimeOutState+0x28>)
 800621e:	681a      	ldr	r2, [r3, #0]
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	605a      	str	r2, [r3, #4]
}
 8006224:	bf00      	nop
 8006226:	370c      	adds	r7, #12
 8006228:	46bd      	mov	sp, r7
 800622a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622e:	4770      	bx	lr
 8006230:	24000cfc 	.word	0x24000cfc
 8006234:	24000ce8 	.word	0x24000ce8

08006238 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b088      	sub	sp, #32
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
 8006240:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d10a      	bne.n	800625e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006248:	f04f 0350 	mov.w	r3, #80	; 0x50
 800624c:	f383 8811 	msr	BASEPRI, r3
 8006250:	f3bf 8f6f 	isb	sy
 8006254:	f3bf 8f4f 	dsb	sy
 8006258:	613b      	str	r3, [r7, #16]
}
 800625a:	bf00      	nop
 800625c:	e7fe      	b.n	800625c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d10a      	bne.n	800627a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006268:	f383 8811 	msr	BASEPRI, r3
 800626c:	f3bf 8f6f 	isb	sy
 8006270:	f3bf 8f4f 	dsb	sy
 8006274:	60fb      	str	r3, [r7, #12]
}
 8006276:	bf00      	nop
 8006278:	e7fe      	b.n	8006278 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800627a:	f000 fe83 	bl	8006f84 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800627e:	4b1d      	ldr	r3, [pc, #116]	; (80062f4 <xTaskCheckForTimeOut+0xbc>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	685b      	ldr	r3, [r3, #4]
 8006288:	69ba      	ldr	r2, [r7, #24]
 800628a:	1ad3      	subs	r3, r2, r3
 800628c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006296:	d102      	bne.n	800629e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006298:	2300      	movs	r3, #0
 800629a:	61fb      	str	r3, [r7, #28]
 800629c:	e023      	b.n	80062e6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681a      	ldr	r2, [r3, #0]
 80062a2:	4b15      	ldr	r3, [pc, #84]	; (80062f8 <xTaskCheckForTimeOut+0xc0>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	429a      	cmp	r2, r3
 80062a8:	d007      	beq.n	80062ba <xTaskCheckForTimeOut+0x82>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	69ba      	ldr	r2, [r7, #24]
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d302      	bcc.n	80062ba <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80062b4:	2301      	movs	r3, #1
 80062b6:	61fb      	str	r3, [r7, #28]
 80062b8:	e015      	b.n	80062e6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	697a      	ldr	r2, [r7, #20]
 80062c0:	429a      	cmp	r2, r3
 80062c2:	d20b      	bcs.n	80062dc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	681a      	ldr	r2, [r3, #0]
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	1ad2      	subs	r2, r2, r3
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80062d0:	6878      	ldr	r0, [r7, #4]
 80062d2:	f7ff ff9b 	bl	800620c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80062d6:	2300      	movs	r3, #0
 80062d8:	61fb      	str	r3, [r7, #28]
 80062da:	e004      	b.n	80062e6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	2200      	movs	r2, #0
 80062e0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80062e2:	2301      	movs	r3, #1
 80062e4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80062e6:	f000 fe7d 	bl	8006fe4 <vPortExitCritical>

	return xReturn;
 80062ea:	69fb      	ldr	r3, [r7, #28]
}
 80062ec:	4618      	mov	r0, r3
 80062ee:	3720      	adds	r7, #32
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bd80      	pop	{r7, pc}
 80062f4:	24000ce8 	.word	0x24000ce8
 80062f8:	24000cfc 	.word	0x24000cfc

080062fc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80062fc:	b480      	push	{r7}
 80062fe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006300:	4b03      	ldr	r3, [pc, #12]	; (8006310 <vTaskMissedYield+0x14>)
 8006302:	2201      	movs	r2, #1
 8006304:	601a      	str	r2, [r3, #0]
}
 8006306:	bf00      	nop
 8006308:	46bd      	mov	sp, r7
 800630a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630e:	4770      	bx	lr
 8006310:	24000cf8 	.word	0x24000cf8

08006314 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b082      	sub	sp, #8
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800631c:	f000 f852 	bl	80063c4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006320:	4b06      	ldr	r3, [pc, #24]	; (800633c <prvIdleTask+0x28>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	2b01      	cmp	r3, #1
 8006326:	d9f9      	bls.n	800631c <prvIdleTask+0x8>
			{
				taskYIELD();
 8006328:	4b05      	ldr	r3, [pc, #20]	; (8006340 <prvIdleTask+0x2c>)
 800632a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800632e:	601a      	str	r2, [r3, #0]
 8006330:	f3bf 8f4f 	dsb	sy
 8006334:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006338:	e7f0      	b.n	800631c <prvIdleTask+0x8>
 800633a:	bf00      	nop
 800633c:	24000814 	.word	0x24000814
 8006340:	e000ed04 	.word	0xe000ed04

08006344 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b082      	sub	sp, #8
 8006348:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800634a:	2300      	movs	r3, #0
 800634c:	607b      	str	r3, [r7, #4]
 800634e:	e00c      	b.n	800636a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006350:	687a      	ldr	r2, [r7, #4]
 8006352:	4613      	mov	r3, r2
 8006354:	009b      	lsls	r3, r3, #2
 8006356:	4413      	add	r3, r2
 8006358:	009b      	lsls	r3, r3, #2
 800635a:	4a12      	ldr	r2, [pc, #72]	; (80063a4 <prvInitialiseTaskLists+0x60>)
 800635c:	4413      	add	r3, r2
 800635e:	4618      	mov	r0, r3
 8006360:	f7fe fcca 	bl	8004cf8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	3301      	adds	r3, #1
 8006368:	607b      	str	r3, [r7, #4]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2b37      	cmp	r3, #55	; 0x37
 800636e:	d9ef      	bls.n	8006350 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006370:	480d      	ldr	r0, [pc, #52]	; (80063a8 <prvInitialiseTaskLists+0x64>)
 8006372:	f7fe fcc1 	bl	8004cf8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006376:	480d      	ldr	r0, [pc, #52]	; (80063ac <prvInitialiseTaskLists+0x68>)
 8006378:	f7fe fcbe 	bl	8004cf8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800637c:	480c      	ldr	r0, [pc, #48]	; (80063b0 <prvInitialiseTaskLists+0x6c>)
 800637e:	f7fe fcbb 	bl	8004cf8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006382:	480c      	ldr	r0, [pc, #48]	; (80063b4 <prvInitialiseTaskLists+0x70>)
 8006384:	f7fe fcb8 	bl	8004cf8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006388:	480b      	ldr	r0, [pc, #44]	; (80063b8 <prvInitialiseTaskLists+0x74>)
 800638a:	f7fe fcb5 	bl	8004cf8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800638e:	4b0b      	ldr	r3, [pc, #44]	; (80063bc <prvInitialiseTaskLists+0x78>)
 8006390:	4a05      	ldr	r2, [pc, #20]	; (80063a8 <prvInitialiseTaskLists+0x64>)
 8006392:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006394:	4b0a      	ldr	r3, [pc, #40]	; (80063c0 <prvInitialiseTaskLists+0x7c>)
 8006396:	4a05      	ldr	r2, [pc, #20]	; (80063ac <prvInitialiseTaskLists+0x68>)
 8006398:	601a      	str	r2, [r3, #0]
}
 800639a:	bf00      	nop
 800639c:	3708      	adds	r7, #8
 800639e:	46bd      	mov	sp, r7
 80063a0:	bd80      	pop	{r7, pc}
 80063a2:	bf00      	nop
 80063a4:	24000814 	.word	0x24000814
 80063a8:	24000c74 	.word	0x24000c74
 80063ac:	24000c88 	.word	0x24000c88
 80063b0:	24000ca4 	.word	0x24000ca4
 80063b4:	24000cb8 	.word	0x24000cb8
 80063b8:	24000cd0 	.word	0x24000cd0
 80063bc:	24000c9c 	.word	0x24000c9c
 80063c0:	24000ca0 	.word	0x24000ca0

080063c4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b082      	sub	sp, #8
 80063c8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80063ca:	e019      	b.n	8006400 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80063cc:	f000 fdda 	bl	8006f84 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063d0:	4b10      	ldr	r3, [pc, #64]	; (8006414 <prvCheckTasksWaitingTermination+0x50>)
 80063d2:	68db      	ldr	r3, [r3, #12]
 80063d4:	68db      	ldr	r3, [r3, #12]
 80063d6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	3304      	adds	r3, #4
 80063dc:	4618      	mov	r0, r3
 80063de:	f7fe fd15 	bl	8004e0c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80063e2:	4b0d      	ldr	r3, [pc, #52]	; (8006418 <prvCheckTasksWaitingTermination+0x54>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	3b01      	subs	r3, #1
 80063e8:	4a0b      	ldr	r2, [pc, #44]	; (8006418 <prvCheckTasksWaitingTermination+0x54>)
 80063ea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80063ec:	4b0b      	ldr	r3, [pc, #44]	; (800641c <prvCheckTasksWaitingTermination+0x58>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	3b01      	subs	r3, #1
 80063f2:	4a0a      	ldr	r2, [pc, #40]	; (800641c <prvCheckTasksWaitingTermination+0x58>)
 80063f4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80063f6:	f000 fdf5 	bl	8006fe4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f000 f810 	bl	8006420 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006400:	4b06      	ldr	r3, [pc, #24]	; (800641c <prvCheckTasksWaitingTermination+0x58>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d1e1      	bne.n	80063cc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006408:	bf00      	nop
 800640a:	bf00      	nop
 800640c:	3708      	adds	r7, #8
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}
 8006412:	bf00      	nop
 8006414:	24000cb8 	.word	0x24000cb8
 8006418:	24000ce4 	.word	0x24000ce4
 800641c:	24000ccc 	.word	0x24000ccc

08006420 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006420:	b580      	push	{r7, lr}
 8006422:	b084      	sub	sp, #16
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	3354      	adds	r3, #84	; 0x54
 800642c:	4618      	mov	r0, r3
 800642e:	f001 f8ff 	bl	8007630 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8006438:	2b00      	cmp	r3, #0
 800643a:	d108      	bne.n	800644e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006440:	4618      	mov	r0, r3
 8006442:	f000 ff8d 	bl	8007360 <vPortFree>
				vPortFree( pxTCB );
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f000 ff8a 	bl	8007360 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800644c:	e018      	b.n	8006480 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8006454:	2b01      	cmp	r3, #1
 8006456:	d103      	bne.n	8006460 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006458:	6878      	ldr	r0, [r7, #4]
 800645a:	f000 ff81 	bl	8007360 <vPortFree>
	}
 800645e:	e00f      	b.n	8006480 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8006466:	2b02      	cmp	r3, #2
 8006468:	d00a      	beq.n	8006480 <prvDeleteTCB+0x60>
	__asm volatile
 800646a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800646e:	f383 8811 	msr	BASEPRI, r3
 8006472:	f3bf 8f6f 	isb	sy
 8006476:	f3bf 8f4f 	dsb	sy
 800647a:	60fb      	str	r3, [r7, #12]
}
 800647c:	bf00      	nop
 800647e:	e7fe      	b.n	800647e <prvDeleteTCB+0x5e>
	}
 8006480:	bf00      	nop
 8006482:	3710      	adds	r7, #16
 8006484:	46bd      	mov	sp, r7
 8006486:	bd80      	pop	{r7, pc}

08006488 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006488:	b480      	push	{r7}
 800648a:	b083      	sub	sp, #12
 800648c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800648e:	4b0c      	ldr	r3, [pc, #48]	; (80064c0 <prvResetNextTaskUnblockTime+0x38>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d104      	bne.n	80064a2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006498:	4b0a      	ldr	r3, [pc, #40]	; (80064c4 <prvResetNextTaskUnblockTime+0x3c>)
 800649a:	f04f 32ff 	mov.w	r2, #4294967295
 800649e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80064a0:	e008      	b.n	80064b4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064a2:	4b07      	ldr	r3, [pc, #28]	; (80064c0 <prvResetNextTaskUnblockTime+0x38>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	68db      	ldr	r3, [r3, #12]
 80064a8:	68db      	ldr	r3, [r3, #12]
 80064aa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	685b      	ldr	r3, [r3, #4]
 80064b0:	4a04      	ldr	r2, [pc, #16]	; (80064c4 <prvResetNextTaskUnblockTime+0x3c>)
 80064b2:	6013      	str	r3, [r2, #0]
}
 80064b4:	bf00      	nop
 80064b6:	370c      	adds	r7, #12
 80064b8:	46bd      	mov	sp, r7
 80064ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064be:	4770      	bx	lr
 80064c0:	24000c9c 	.word	0x24000c9c
 80064c4:	24000d04 	.word	0x24000d04

080064c8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80064c8:	b480      	push	{r7}
 80064ca:	b083      	sub	sp, #12
 80064cc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80064ce:	4b0b      	ldr	r3, [pc, #44]	; (80064fc <xTaskGetSchedulerState+0x34>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d102      	bne.n	80064dc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80064d6:	2301      	movs	r3, #1
 80064d8:	607b      	str	r3, [r7, #4]
 80064da:	e008      	b.n	80064ee <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80064dc:	4b08      	ldr	r3, [pc, #32]	; (8006500 <xTaskGetSchedulerState+0x38>)
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d102      	bne.n	80064ea <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80064e4:	2302      	movs	r3, #2
 80064e6:	607b      	str	r3, [r7, #4]
 80064e8:	e001      	b.n	80064ee <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80064ea:	2300      	movs	r3, #0
 80064ec:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80064ee:	687b      	ldr	r3, [r7, #4]
	}
 80064f0:	4618      	mov	r0, r3
 80064f2:	370c      	adds	r7, #12
 80064f4:	46bd      	mov	sp, r7
 80064f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fa:	4770      	bx	lr
 80064fc:	24000cf0 	.word	0x24000cf0
 8006500:	24000d0c 	.word	0x24000d0c

08006504 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006504:	b580      	push	{r7, lr}
 8006506:	b086      	sub	sp, #24
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006510:	2300      	movs	r3, #0
 8006512:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d056      	beq.n	80065c8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800651a:	4b2e      	ldr	r3, [pc, #184]	; (80065d4 <xTaskPriorityDisinherit+0xd0>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	693a      	ldr	r2, [r7, #16]
 8006520:	429a      	cmp	r2, r3
 8006522:	d00a      	beq.n	800653a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006524:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006528:	f383 8811 	msr	BASEPRI, r3
 800652c:	f3bf 8f6f 	isb	sy
 8006530:	f3bf 8f4f 	dsb	sy
 8006534:	60fb      	str	r3, [r7, #12]
}
 8006536:	bf00      	nop
 8006538:	e7fe      	b.n	8006538 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800653a:	693b      	ldr	r3, [r7, #16]
 800653c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800653e:	2b00      	cmp	r3, #0
 8006540:	d10a      	bne.n	8006558 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8006542:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006546:	f383 8811 	msr	BASEPRI, r3
 800654a:	f3bf 8f6f 	isb	sy
 800654e:	f3bf 8f4f 	dsb	sy
 8006552:	60bb      	str	r3, [r7, #8]
}
 8006554:	bf00      	nop
 8006556:	e7fe      	b.n	8006556 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006558:	693b      	ldr	r3, [r7, #16]
 800655a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800655c:	1e5a      	subs	r2, r3, #1
 800655e:	693b      	ldr	r3, [r7, #16]
 8006560:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006562:	693b      	ldr	r3, [r7, #16]
 8006564:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006566:	693b      	ldr	r3, [r7, #16]
 8006568:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800656a:	429a      	cmp	r2, r3
 800656c:	d02c      	beq.n	80065c8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800656e:	693b      	ldr	r3, [r7, #16]
 8006570:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006572:	2b00      	cmp	r3, #0
 8006574:	d128      	bne.n	80065c8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006576:	693b      	ldr	r3, [r7, #16]
 8006578:	3304      	adds	r3, #4
 800657a:	4618      	mov	r0, r3
 800657c:	f7fe fc46 	bl	8004e0c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006580:	693b      	ldr	r3, [r7, #16]
 8006582:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006584:	693b      	ldr	r3, [r7, #16]
 8006586:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006588:	693b      	ldr	r3, [r7, #16]
 800658a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800658c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006594:	693b      	ldr	r3, [r7, #16]
 8006596:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006598:	4b0f      	ldr	r3, [pc, #60]	; (80065d8 <xTaskPriorityDisinherit+0xd4>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	429a      	cmp	r2, r3
 800659e:	d903      	bls.n	80065a8 <xTaskPriorityDisinherit+0xa4>
 80065a0:	693b      	ldr	r3, [r7, #16]
 80065a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065a4:	4a0c      	ldr	r2, [pc, #48]	; (80065d8 <xTaskPriorityDisinherit+0xd4>)
 80065a6:	6013      	str	r3, [r2, #0]
 80065a8:	693b      	ldr	r3, [r7, #16]
 80065aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065ac:	4613      	mov	r3, r2
 80065ae:	009b      	lsls	r3, r3, #2
 80065b0:	4413      	add	r3, r2
 80065b2:	009b      	lsls	r3, r3, #2
 80065b4:	4a09      	ldr	r2, [pc, #36]	; (80065dc <xTaskPriorityDisinherit+0xd8>)
 80065b6:	441a      	add	r2, r3
 80065b8:	693b      	ldr	r3, [r7, #16]
 80065ba:	3304      	adds	r3, #4
 80065bc:	4619      	mov	r1, r3
 80065be:	4610      	mov	r0, r2
 80065c0:	f7fe fbc7 	bl	8004d52 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80065c4:	2301      	movs	r3, #1
 80065c6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80065c8:	697b      	ldr	r3, [r7, #20]
	}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3718      	adds	r7, #24
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}
 80065d2:	bf00      	nop
 80065d4:	24000810 	.word	0x24000810
 80065d8:	24000cec 	.word	0x24000cec
 80065dc:	24000814 	.word	0x24000814

080065e0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b084      	sub	sp, #16
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
 80065e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80065ea:	4b21      	ldr	r3, [pc, #132]	; (8006670 <prvAddCurrentTaskToDelayedList+0x90>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80065f0:	4b20      	ldr	r3, [pc, #128]	; (8006674 <prvAddCurrentTaskToDelayedList+0x94>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	3304      	adds	r3, #4
 80065f6:	4618      	mov	r0, r3
 80065f8:	f7fe fc08 	bl	8004e0c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006602:	d10a      	bne.n	800661a <prvAddCurrentTaskToDelayedList+0x3a>
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d007      	beq.n	800661a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800660a:	4b1a      	ldr	r3, [pc, #104]	; (8006674 <prvAddCurrentTaskToDelayedList+0x94>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	3304      	adds	r3, #4
 8006610:	4619      	mov	r1, r3
 8006612:	4819      	ldr	r0, [pc, #100]	; (8006678 <prvAddCurrentTaskToDelayedList+0x98>)
 8006614:	f7fe fb9d 	bl	8004d52 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006618:	e026      	b.n	8006668 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800661a:	68fa      	ldr	r2, [r7, #12]
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	4413      	add	r3, r2
 8006620:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006622:	4b14      	ldr	r3, [pc, #80]	; (8006674 <prvAddCurrentTaskToDelayedList+0x94>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	68ba      	ldr	r2, [r7, #8]
 8006628:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800662a:	68ba      	ldr	r2, [r7, #8]
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	429a      	cmp	r2, r3
 8006630:	d209      	bcs.n	8006646 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006632:	4b12      	ldr	r3, [pc, #72]	; (800667c <prvAddCurrentTaskToDelayedList+0x9c>)
 8006634:	681a      	ldr	r2, [r3, #0]
 8006636:	4b0f      	ldr	r3, [pc, #60]	; (8006674 <prvAddCurrentTaskToDelayedList+0x94>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	3304      	adds	r3, #4
 800663c:	4619      	mov	r1, r3
 800663e:	4610      	mov	r0, r2
 8006640:	f7fe fbab 	bl	8004d9a <vListInsert>
}
 8006644:	e010      	b.n	8006668 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006646:	4b0e      	ldr	r3, [pc, #56]	; (8006680 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006648:	681a      	ldr	r2, [r3, #0]
 800664a:	4b0a      	ldr	r3, [pc, #40]	; (8006674 <prvAddCurrentTaskToDelayedList+0x94>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	3304      	adds	r3, #4
 8006650:	4619      	mov	r1, r3
 8006652:	4610      	mov	r0, r2
 8006654:	f7fe fba1 	bl	8004d9a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006658:	4b0a      	ldr	r3, [pc, #40]	; (8006684 <prvAddCurrentTaskToDelayedList+0xa4>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	68ba      	ldr	r2, [r7, #8]
 800665e:	429a      	cmp	r2, r3
 8006660:	d202      	bcs.n	8006668 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006662:	4a08      	ldr	r2, [pc, #32]	; (8006684 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006664:	68bb      	ldr	r3, [r7, #8]
 8006666:	6013      	str	r3, [r2, #0]
}
 8006668:	bf00      	nop
 800666a:	3710      	adds	r7, #16
 800666c:	46bd      	mov	sp, r7
 800666e:	bd80      	pop	{r7, pc}
 8006670:	24000ce8 	.word	0x24000ce8
 8006674:	24000810 	.word	0x24000810
 8006678:	24000cd0 	.word	0x24000cd0
 800667c:	24000ca0 	.word	0x24000ca0
 8006680:	24000c9c 	.word	0x24000c9c
 8006684:	24000d04 	.word	0x24000d04

08006688 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b08a      	sub	sp, #40	; 0x28
 800668c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800668e:	2300      	movs	r3, #0
 8006690:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006692:	f000 fb07 	bl	8006ca4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006696:	4b1c      	ldr	r3, [pc, #112]	; (8006708 <xTimerCreateTimerTask+0x80>)
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d021      	beq.n	80066e2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800669e:	2300      	movs	r3, #0
 80066a0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80066a2:	2300      	movs	r3, #0
 80066a4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80066a6:	1d3a      	adds	r2, r7, #4
 80066a8:	f107 0108 	add.w	r1, r7, #8
 80066ac:	f107 030c 	add.w	r3, r7, #12
 80066b0:	4618      	mov	r0, r3
 80066b2:	f7fe fb07 	bl	8004cc4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80066b6:	6879      	ldr	r1, [r7, #4]
 80066b8:	68bb      	ldr	r3, [r7, #8]
 80066ba:	68fa      	ldr	r2, [r7, #12]
 80066bc:	9202      	str	r2, [sp, #8]
 80066be:	9301      	str	r3, [sp, #4]
 80066c0:	2302      	movs	r3, #2
 80066c2:	9300      	str	r3, [sp, #0]
 80066c4:	2300      	movs	r3, #0
 80066c6:	460a      	mov	r2, r1
 80066c8:	4910      	ldr	r1, [pc, #64]	; (800670c <xTimerCreateTimerTask+0x84>)
 80066ca:	4811      	ldr	r0, [pc, #68]	; (8006710 <xTimerCreateTimerTask+0x88>)
 80066cc:	f7ff f8b4 	bl	8005838 <xTaskCreateStatic>
 80066d0:	4603      	mov	r3, r0
 80066d2:	4a10      	ldr	r2, [pc, #64]	; (8006714 <xTimerCreateTimerTask+0x8c>)
 80066d4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80066d6:	4b0f      	ldr	r3, [pc, #60]	; (8006714 <xTimerCreateTimerTask+0x8c>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d001      	beq.n	80066e2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80066de:	2301      	movs	r3, #1
 80066e0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d10a      	bne.n	80066fe <xTimerCreateTimerTask+0x76>
	__asm volatile
 80066e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066ec:	f383 8811 	msr	BASEPRI, r3
 80066f0:	f3bf 8f6f 	isb	sy
 80066f4:	f3bf 8f4f 	dsb	sy
 80066f8:	613b      	str	r3, [r7, #16]
}
 80066fa:	bf00      	nop
 80066fc:	e7fe      	b.n	80066fc <xTimerCreateTimerTask+0x74>
	return xReturn;
 80066fe:	697b      	ldr	r3, [r7, #20]
}
 8006700:	4618      	mov	r0, r3
 8006702:	3718      	adds	r7, #24
 8006704:	46bd      	mov	sp, r7
 8006706:	bd80      	pop	{r7, pc}
 8006708:	24000d40 	.word	0x24000d40
 800670c:	08007830 	.word	0x08007830
 8006710:	0800684d 	.word	0x0800684d
 8006714:	24000d44 	.word	0x24000d44

08006718 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b08a      	sub	sp, #40	; 0x28
 800671c:	af00      	add	r7, sp, #0
 800671e:	60f8      	str	r0, [r7, #12]
 8006720:	60b9      	str	r1, [r7, #8]
 8006722:	607a      	str	r2, [r7, #4]
 8006724:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006726:	2300      	movs	r3, #0
 8006728:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d10a      	bne.n	8006746 <xTimerGenericCommand+0x2e>
	__asm volatile
 8006730:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006734:	f383 8811 	msr	BASEPRI, r3
 8006738:	f3bf 8f6f 	isb	sy
 800673c:	f3bf 8f4f 	dsb	sy
 8006740:	623b      	str	r3, [r7, #32]
}
 8006742:	bf00      	nop
 8006744:	e7fe      	b.n	8006744 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006746:	4b1a      	ldr	r3, [pc, #104]	; (80067b0 <xTimerGenericCommand+0x98>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d02a      	beq.n	80067a4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800675a:	68bb      	ldr	r3, [r7, #8]
 800675c:	2b05      	cmp	r3, #5
 800675e:	dc18      	bgt.n	8006792 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006760:	f7ff feb2 	bl	80064c8 <xTaskGetSchedulerState>
 8006764:	4603      	mov	r3, r0
 8006766:	2b02      	cmp	r3, #2
 8006768:	d109      	bne.n	800677e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800676a:	4b11      	ldr	r3, [pc, #68]	; (80067b0 <xTimerGenericCommand+0x98>)
 800676c:	6818      	ldr	r0, [r3, #0]
 800676e:	f107 0110 	add.w	r1, r7, #16
 8006772:	2300      	movs	r3, #0
 8006774:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006776:	f7fe fc77 	bl	8005068 <xQueueGenericSend>
 800677a:	6278      	str	r0, [r7, #36]	; 0x24
 800677c:	e012      	b.n	80067a4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800677e:	4b0c      	ldr	r3, [pc, #48]	; (80067b0 <xTimerGenericCommand+0x98>)
 8006780:	6818      	ldr	r0, [r3, #0]
 8006782:	f107 0110 	add.w	r1, r7, #16
 8006786:	2300      	movs	r3, #0
 8006788:	2200      	movs	r2, #0
 800678a:	f7fe fc6d 	bl	8005068 <xQueueGenericSend>
 800678e:	6278      	str	r0, [r7, #36]	; 0x24
 8006790:	e008      	b.n	80067a4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006792:	4b07      	ldr	r3, [pc, #28]	; (80067b0 <xTimerGenericCommand+0x98>)
 8006794:	6818      	ldr	r0, [r3, #0]
 8006796:	f107 0110 	add.w	r1, r7, #16
 800679a:	2300      	movs	r3, #0
 800679c:	683a      	ldr	r2, [r7, #0]
 800679e:	f7fe fd61 	bl	8005264 <xQueueGenericSendFromISR>
 80067a2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80067a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80067a6:	4618      	mov	r0, r3
 80067a8:	3728      	adds	r7, #40	; 0x28
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bd80      	pop	{r7, pc}
 80067ae:	bf00      	nop
 80067b0:	24000d40 	.word	0x24000d40

080067b4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b088      	sub	sp, #32
 80067b8:	af02      	add	r7, sp, #8
 80067ba:	6078      	str	r0, [r7, #4]
 80067bc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80067be:	4b22      	ldr	r3, [pc, #136]	; (8006848 <prvProcessExpiredTimer+0x94>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	68db      	ldr	r3, [r3, #12]
 80067c4:	68db      	ldr	r3, [r3, #12]
 80067c6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	3304      	adds	r3, #4
 80067cc:	4618      	mov	r0, r3
 80067ce:	f7fe fb1d 	bl	8004e0c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80067d8:	f003 0304 	and.w	r3, r3, #4
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d022      	beq.n	8006826 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	699a      	ldr	r2, [r3, #24]
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	18d1      	adds	r1, r2, r3
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	683a      	ldr	r2, [r7, #0]
 80067ec:	6978      	ldr	r0, [r7, #20]
 80067ee:	f000 f8d1 	bl	8006994 <prvInsertTimerInActiveList>
 80067f2:	4603      	mov	r3, r0
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d01f      	beq.n	8006838 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80067f8:	2300      	movs	r3, #0
 80067fa:	9300      	str	r3, [sp, #0]
 80067fc:	2300      	movs	r3, #0
 80067fe:	687a      	ldr	r2, [r7, #4]
 8006800:	2100      	movs	r1, #0
 8006802:	6978      	ldr	r0, [r7, #20]
 8006804:	f7ff ff88 	bl	8006718 <xTimerGenericCommand>
 8006808:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800680a:	693b      	ldr	r3, [r7, #16]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d113      	bne.n	8006838 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8006810:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006814:	f383 8811 	msr	BASEPRI, r3
 8006818:	f3bf 8f6f 	isb	sy
 800681c:	f3bf 8f4f 	dsb	sy
 8006820:	60fb      	str	r3, [r7, #12]
}
 8006822:	bf00      	nop
 8006824:	e7fe      	b.n	8006824 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800682c:	f023 0301 	bic.w	r3, r3, #1
 8006830:	b2da      	uxtb	r2, r3
 8006832:	697b      	ldr	r3, [r7, #20]
 8006834:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006838:	697b      	ldr	r3, [r7, #20]
 800683a:	6a1b      	ldr	r3, [r3, #32]
 800683c:	6978      	ldr	r0, [r7, #20]
 800683e:	4798      	blx	r3
}
 8006840:	bf00      	nop
 8006842:	3718      	adds	r7, #24
 8006844:	46bd      	mov	sp, r7
 8006846:	bd80      	pop	{r7, pc}
 8006848:	24000d38 	.word	0x24000d38

0800684c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b084      	sub	sp, #16
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006854:	f107 0308 	add.w	r3, r7, #8
 8006858:	4618      	mov	r0, r3
 800685a:	f000 f857 	bl	800690c <prvGetNextExpireTime>
 800685e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	4619      	mov	r1, r3
 8006864:	68f8      	ldr	r0, [r7, #12]
 8006866:	f000 f803 	bl	8006870 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800686a:	f000 f8d5 	bl	8006a18 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800686e:	e7f1      	b.n	8006854 <prvTimerTask+0x8>

08006870 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b084      	sub	sp, #16
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
 8006878:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800687a:	f7ff fa39 	bl	8005cf0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800687e:	f107 0308 	add.w	r3, r7, #8
 8006882:	4618      	mov	r0, r3
 8006884:	f000 f866 	bl	8006954 <prvSampleTimeNow>
 8006888:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d130      	bne.n	80068f2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d10a      	bne.n	80068ac <prvProcessTimerOrBlockTask+0x3c>
 8006896:	687a      	ldr	r2, [r7, #4]
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	429a      	cmp	r2, r3
 800689c:	d806      	bhi.n	80068ac <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800689e:	f7ff fa35 	bl	8005d0c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80068a2:	68f9      	ldr	r1, [r7, #12]
 80068a4:	6878      	ldr	r0, [r7, #4]
 80068a6:	f7ff ff85 	bl	80067b4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80068aa:	e024      	b.n	80068f6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d008      	beq.n	80068c4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80068b2:	4b13      	ldr	r3, [pc, #76]	; (8006900 <prvProcessTimerOrBlockTask+0x90>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d101      	bne.n	80068c0 <prvProcessTimerOrBlockTask+0x50>
 80068bc:	2301      	movs	r3, #1
 80068be:	e000      	b.n	80068c2 <prvProcessTimerOrBlockTask+0x52>
 80068c0:	2300      	movs	r3, #0
 80068c2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80068c4:	4b0f      	ldr	r3, [pc, #60]	; (8006904 <prvProcessTimerOrBlockTask+0x94>)
 80068c6:	6818      	ldr	r0, [r3, #0]
 80068c8:	687a      	ldr	r2, [r7, #4]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	1ad3      	subs	r3, r2, r3
 80068ce:	683a      	ldr	r2, [r7, #0]
 80068d0:	4619      	mov	r1, r3
 80068d2:	f7fe ff7d 	bl	80057d0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80068d6:	f7ff fa19 	bl	8005d0c <xTaskResumeAll>
 80068da:	4603      	mov	r3, r0
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d10a      	bne.n	80068f6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80068e0:	4b09      	ldr	r3, [pc, #36]	; (8006908 <prvProcessTimerOrBlockTask+0x98>)
 80068e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80068e6:	601a      	str	r2, [r3, #0]
 80068e8:	f3bf 8f4f 	dsb	sy
 80068ec:	f3bf 8f6f 	isb	sy
}
 80068f0:	e001      	b.n	80068f6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80068f2:	f7ff fa0b 	bl	8005d0c <xTaskResumeAll>
}
 80068f6:	bf00      	nop
 80068f8:	3710      	adds	r7, #16
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bd80      	pop	{r7, pc}
 80068fe:	bf00      	nop
 8006900:	24000d3c 	.word	0x24000d3c
 8006904:	24000d40 	.word	0x24000d40
 8006908:	e000ed04 	.word	0xe000ed04

0800690c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800690c:	b480      	push	{r7}
 800690e:	b085      	sub	sp, #20
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006914:	4b0e      	ldr	r3, [pc, #56]	; (8006950 <prvGetNextExpireTime+0x44>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d101      	bne.n	8006922 <prvGetNextExpireTime+0x16>
 800691e:	2201      	movs	r2, #1
 8006920:	e000      	b.n	8006924 <prvGetNextExpireTime+0x18>
 8006922:	2200      	movs	r2, #0
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d105      	bne.n	800693c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006930:	4b07      	ldr	r3, [pc, #28]	; (8006950 <prvGetNextExpireTime+0x44>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	68db      	ldr	r3, [r3, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	60fb      	str	r3, [r7, #12]
 800693a:	e001      	b.n	8006940 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800693c:	2300      	movs	r3, #0
 800693e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006940:	68fb      	ldr	r3, [r7, #12]
}
 8006942:	4618      	mov	r0, r3
 8006944:	3714      	adds	r7, #20
 8006946:	46bd      	mov	sp, r7
 8006948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694c:	4770      	bx	lr
 800694e:	bf00      	nop
 8006950:	24000d38 	.word	0x24000d38

08006954 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b084      	sub	sp, #16
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800695c:	f7ff fa74 	bl	8005e48 <xTaskGetTickCount>
 8006960:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006962:	4b0b      	ldr	r3, [pc, #44]	; (8006990 <prvSampleTimeNow+0x3c>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	68fa      	ldr	r2, [r7, #12]
 8006968:	429a      	cmp	r2, r3
 800696a:	d205      	bcs.n	8006978 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800696c:	f000 f936 	bl	8006bdc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2201      	movs	r2, #1
 8006974:	601a      	str	r2, [r3, #0]
 8006976:	e002      	b.n	800697e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2200      	movs	r2, #0
 800697c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800697e:	4a04      	ldr	r2, [pc, #16]	; (8006990 <prvSampleTimeNow+0x3c>)
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006984:	68fb      	ldr	r3, [r7, #12]
}
 8006986:	4618      	mov	r0, r3
 8006988:	3710      	adds	r7, #16
 800698a:	46bd      	mov	sp, r7
 800698c:	bd80      	pop	{r7, pc}
 800698e:	bf00      	nop
 8006990:	24000d48 	.word	0x24000d48

08006994 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006994:	b580      	push	{r7, lr}
 8006996:	b086      	sub	sp, #24
 8006998:	af00      	add	r7, sp, #0
 800699a:	60f8      	str	r0, [r7, #12]
 800699c:	60b9      	str	r1, [r7, #8]
 800699e:	607a      	str	r2, [r7, #4]
 80069a0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80069a2:	2300      	movs	r3, #0
 80069a4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	68ba      	ldr	r2, [r7, #8]
 80069aa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	68fa      	ldr	r2, [r7, #12]
 80069b0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80069b2:	68ba      	ldr	r2, [r7, #8]
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	429a      	cmp	r2, r3
 80069b8:	d812      	bhi.n	80069e0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069ba:	687a      	ldr	r2, [r7, #4]
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	1ad2      	subs	r2, r2, r3
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	699b      	ldr	r3, [r3, #24]
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d302      	bcc.n	80069ce <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80069c8:	2301      	movs	r3, #1
 80069ca:	617b      	str	r3, [r7, #20]
 80069cc:	e01b      	b.n	8006a06 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80069ce:	4b10      	ldr	r3, [pc, #64]	; (8006a10 <prvInsertTimerInActiveList+0x7c>)
 80069d0:	681a      	ldr	r2, [r3, #0]
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	3304      	adds	r3, #4
 80069d6:	4619      	mov	r1, r3
 80069d8:	4610      	mov	r0, r2
 80069da:	f7fe f9de 	bl	8004d9a <vListInsert>
 80069de:	e012      	b.n	8006a06 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80069e0:	687a      	ldr	r2, [r7, #4]
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	429a      	cmp	r2, r3
 80069e6:	d206      	bcs.n	80069f6 <prvInsertTimerInActiveList+0x62>
 80069e8:	68ba      	ldr	r2, [r7, #8]
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	429a      	cmp	r2, r3
 80069ee:	d302      	bcc.n	80069f6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80069f0:	2301      	movs	r3, #1
 80069f2:	617b      	str	r3, [r7, #20]
 80069f4:	e007      	b.n	8006a06 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80069f6:	4b07      	ldr	r3, [pc, #28]	; (8006a14 <prvInsertTimerInActiveList+0x80>)
 80069f8:	681a      	ldr	r2, [r3, #0]
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	3304      	adds	r3, #4
 80069fe:	4619      	mov	r1, r3
 8006a00:	4610      	mov	r0, r2
 8006a02:	f7fe f9ca 	bl	8004d9a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006a06:	697b      	ldr	r3, [r7, #20]
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	3718      	adds	r7, #24
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bd80      	pop	{r7, pc}
 8006a10:	24000d3c 	.word	0x24000d3c
 8006a14:	24000d38 	.word	0x24000d38

08006a18 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b08e      	sub	sp, #56	; 0x38
 8006a1c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006a1e:	e0ca      	b.n	8006bb6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	da18      	bge.n	8006a58 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006a26:	1d3b      	adds	r3, r7, #4
 8006a28:	3304      	adds	r3, #4
 8006a2a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006a2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d10a      	bne.n	8006a48 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8006a32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a36:	f383 8811 	msr	BASEPRI, r3
 8006a3a:	f3bf 8f6f 	isb	sy
 8006a3e:	f3bf 8f4f 	dsb	sy
 8006a42:	61fb      	str	r3, [r7, #28]
}
 8006a44:	bf00      	nop
 8006a46:	e7fe      	b.n	8006a46 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006a48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006a4e:	6850      	ldr	r0, [r2, #4]
 8006a50:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006a52:	6892      	ldr	r2, [r2, #8]
 8006a54:	4611      	mov	r1, r2
 8006a56:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	f2c0 80aa 	blt.w	8006bb4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a66:	695b      	ldr	r3, [r3, #20]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d004      	beq.n	8006a76 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006a6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a6e:	3304      	adds	r3, #4
 8006a70:	4618      	mov	r0, r3
 8006a72:	f7fe f9cb 	bl	8004e0c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006a76:	463b      	mov	r3, r7
 8006a78:	4618      	mov	r0, r3
 8006a7a:	f7ff ff6b 	bl	8006954 <prvSampleTimeNow>
 8006a7e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2b09      	cmp	r3, #9
 8006a84:	f200 8097 	bhi.w	8006bb6 <prvProcessReceivedCommands+0x19e>
 8006a88:	a201      	add	r2, pc, #4	; (adr r2, 8006a90 <prvProcessReceivedCommands+0x78>)
 8006a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a8e:	bf00      	nop
 8006a90:	08006ab9 	.word	0x08006ab9
 8006a94:	08006ab9 	.word	0x08006ab9
 8006a98:	08006ab9 	.word	0x08006ab9
 8006a9c:	08006b2d 	.word	0x08006b2d
 8006aa0:	08006b41 	.word	0x08006b41
 8006aa4:	08006b8b 	.word	0x08006b8b
 8006aa8:	08006ab9 	.word	0x08006ab9
 8006aac:	08006ab9 	.word	0x08006ab9
 8006ab0:	08006b2d 	.word	0x08006b2d
 8006ab4:	08006b41 	.word	0x08006b41
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006ab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006aba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006abe:	f043 0301 	orr.w	r3, r3, #1
 8006ac2:	b2da      	uxtb	r2, r3
 8006ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ac6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006aca:	68ba      	ldr	r2, [r7, #8]
 8006acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ace:	699b      	ldr	r3, [r3, #24]
 8006ad0:	18d1      	adds	r1, r2, r3
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ad6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006ad8:	f7ff ff5c 	bl	8006994 <prvInsertTimerInActiveList>
 8006adc:	4603      	mov	r3, r0
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d069      	beq.n	8006bb6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006ae2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ae4:	6a1b      	ldr	r3, [r3, #32]
 8006ae6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006ae8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006aec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006af0:	f003 0304 	and.w	r3, r3, #4
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d05e      	beq.n	8006bb6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006af8:	68ba      	ldr	r2, [r7, #8]
 8006afa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006afc:	699b      	ldr	r3, [r3, #24]
 8006afe:	441a      	add	r2, r3
 8006b00:	2300      	movs	r3, #0
 8006b02:	9300      	str	r3, [sp, #0]
 8006b04:	2300      	movs	r3, #0
 8006b06:	2100      	movs	r1, #0
 8006b08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b0a:	f7ff fe05 	bl	8006718 <xTimerGenericCommand>
 8006b0e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006b10:	6a3b      	ldr	r3, [r7, #32]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d14f      	bne.n	8006bb6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8006b16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b1a:	f383 8811 	msr	BASEPRI, r3
 8006b1e:	f3bf 8f6f 	isb	sy
 8006b22:	f3bf 8f4f 	dsb	sy
 8006b26:	61bb      	str	r3, [r7, #24]
}
 8006b28:	bf00      	nop
 8006b2a:	e7fe      	b.n	8006b2a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006b2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b2e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006b32:	f023 0301 	bic.w	r3, r3, #1
 8006b36:	b2da      	uxtb	r2, r3
 8006b38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b3a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8006b3e:	e03a      	b.n	8006bb6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b42:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006b46:	f043 0301 	orr.w	r3, r3, #1
 8006b4a:	b2da      	uxtb	r2, r3
 8006b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b4e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006b52:	68ba      	ldr	r2, [r7, #8]
 8006b54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b56:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b5a:	699b      	ldr	r3, [r3, #24]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d10a      	bne.n	8006b76 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8006b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b64:	f383 8811 	msr	BASEPRI, r3
 8006b68:	f3bf 8f6f 	isb	sy
 8006b6c:	f3bf 8f4f 	dsb	sy
 8006b70:	617b      	str	r3, [r7, #20]
}
 8006b72:	bf00      	nop
 8006b74:	e7fe      	b.n	8006b74 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006b76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b78:	699a      	ldr	r2, [r3, #24]
 8006b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b7c:	18d1      	adds	r1, r2, r3
 8006b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b82:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b84:	f7ff ff06 	bl	8006994 <prvInsertTimerInActiveList>
					break;
 8006b88:	e015      	b.n	8006bb6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006b8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b8c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006b90:	f003 0302 	and.w	r3, r3, #2
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d103      	bne.n	8006ba0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8006b98:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b9a:	f000 fbe1 	bl	8007360 <vPortFree>
 8006b9e:	e00a      	b.n	8006bb6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006ba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ba2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006ba6:	f023 0301 	bic.w	r3, r3, #1
 8006baa:	b2da      	uxtb	r2, r3
 8006bac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006bb2:	e000      	b.n	8006bb6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006bb4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006bb6:	4b08      	ldr	r3, [pc, #32]	; (8006bd8 <prvProcessReceivedCommands+0x1c0>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	1d39      	adds	r1, r7, #4
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	f7fe fbec 	bl	800539c <xQueueReceive>
 8006bc4:	4603      	mov	r3, r0
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	f47f af2a 	bne.w	8006a20 <prvProcessReceivedCommands+0x8>
	}
}
 8006bcc:	bf00      	nop
 8006bce:	bf00      	nop
 8006bd0:	3730      	adds	r7, #48	; 0x30
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bd80      	pop	{r7, pc}
 8006bd6:	bf00      	nop
 8006bd8:	24000d40 	.word	0x24000d40

08006bdc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b088      	sub	sp, #32
 8006be0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006be2:	e048      	b.n	8006c76 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006be4:	4b2d      	ldr	r3, [pc, #180]	; (8006c9c <prvSwitchTimerLists+0xc0>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	68db      	ldr	r3, [r3, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006bee:	4b2b      	ldr	r3, [pc, #172]	; (8006c9c <prvSwitchTimerLists+0xc0>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	68db      	ldr	r3, [r3, #12]
 8006bf4:	68db      	ldr	r3, [r3, #12]
 8006bf6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	3304      	adds	r3, #4
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	f7fe f905 	bl	8004e0c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	6a1b      	ldr	r3, [r3, #32]
 8006c06:	68f8      	ldr	r0, [r7, #12]
 8006c08:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006c10:	f003 0304 	and.w	r3, r3, #4
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d02e      	beq.n	8006c76 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	699b      	ldr	r3, [r3, #24]
 8006c1c:	693a      	ldr	r2, [r7, #16]
 8006c1e:	4413      	add	r3, r2
 8006c20:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006c22:	68ba      	ldr	r2, [r7, #8]
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	429a      	cmp	r2, r3
 8006c28:	d90e      	bls.n	8006c48 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	68ba      	ldr	r2, [r7, #8]
 8006c2e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	68fa      	ldr	r2, [r7, #12]
 8006c34:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006c36:	4b19      	ldr	r3, [pc, #100]	; (8006c9c <prvSwitchTimerLists+0xc0>)
 8006c38:	681a      	ldr	r2, [r3, #0]
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	3304      	adds	r3, #4
 8006c3e:	4619      	mov	r1, r3
 8006c40:	4610      	mov	r0, r2
 8006c42:	f7fe f8aa 	bl	8004d9a <vListInsert>
 8006c46:	e016      	b.n	8006c76 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006c48:	2300      	movs	r3, #0
 8006c4a:	9300      	str	r3, [sp, #0]
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	693a      	ldr	r2, [r7, #16]
 8006c50:	2100      	movs	r1, #0
 8006c52:	68f8      	ldr	r0, [r7, #12]
 8006c54:	f7ff fd60 	bl	8006718 <xTimerGenericCommand>
 8006c58:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d10a      	bne.n	8006c76 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8006c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c64:	f383 8811 	msr	BASEPRI, r3
 8006c68:	f3bf 8f6f 	isb	sy
 8006c6c:	f3bf 8f4f 	dsb	sy
 8006c70:	603b      	str	r3, [r7, #0]
}
 8006c72:	bf00      	nop
 8006c74:	e7fe      	b.n	8006c74 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006c76:	4b09      	ldr	r3, [pc, #36]	; (8006c9c <prvSwitchTimerLists+0xc0>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d1b1      	bne.n	8006be4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006c80:	4b06      	ldr	r3, [pc, #24]	; (8006c9c <prvSwitchTimerLists+0xc0>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006c86:	4b06      	ldr	r3, [pc, #24]	; (8006ca0 <prvSwitchTimerLists+0xc4>)
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	4a04      	ldr	r2, [pc, #16]	; (8006c9c <prvSwitchTimerLists+0xc0>)
 8006c8c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006c8e:	4a04      	ldr	r2, [pc, #16]	; (8006ca0 <prvSwitchTimerLists+0xc4>)
 8006c90:	697b      	ldr	r3, [r7, #20]
 8006c92:	6013      	str	r3, [r2, #0]
}
 8006c94:	bf00      	nop
 8006c96:	3718      	adds	r7, #24
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	bd80      	pop	{r7, pc}
 8006c9c:	24000d38 	.word	0x24000d38
 8006ca0:	24000d3c 	.word	0x24000d3c

08006ca4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b082      	sub	sp, #8
 8006ca8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006caa:	f000 f96b 	bl	8006f84 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006cae:	4b15      	ldr	r3, [pc, #84]	; (8006d04 <prvCheckForValidListAndQueue+0x60>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d120      	bne.n	8006cf8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006cb6:	4814      	ldr	r0, [pc, #80]	; (8006d08 <prvCheckForValidListAndQueue+0x64>)
 8006cb8:	f7fe f81e 	bl	8004cf8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006cbc:	4813      	ldr	r0, [pc, #76]	; (8006d0c <prvCheckForValidListAndQueue+0x68>)
 8006cbe:	f7fe f81b 	bl	8004cf8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006cc2:	4b13      	ldr	r3, [pc, #76]	; (8006d10 <prvCheckForValidListAndQueue+0x6c>)
 8006cc4:	4a10      	ldr	r2, [pc, #64]	; (8006d08 <prvCheckForValidListAndQueue+0x64>)
 8006cc6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006cc8:	4b12      	ldr	r3, [pc, #72]	; (8006d14 <prvCheckForValidListAndQueue+0x70>)
 8006cca:	4a10      	ldr	r2, [pc, #64]	; (8006d0c <prvCheckForValidListAndQueue+0x68>)
 8006ccc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006cce:	2300      	movs	r3, #0
 8006cd0:	9300      	str	r3, [sp, #0]
 8006cd2:	4b11      	ldr	r3, [pc, #68]	; (8006d18 <prvCheckForValidListAndQueue+0x74>)
 8006cd4:	4a11      	ldr	r2, [pc, #68]	; (8006d1c <prvCheckForValidListAndQueue+0x78>)
 8006cd6:	2110      	movs	r1, #16
 8006cd8:	200a      	movs	r0, #10
 8006cda:	f7fe f929 	bl	8004f30 <xQueueGenericCreateStatic>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	4a08      	ldr	r2, [pc, #32]	; (8006d04 <prvCheckForValidListAndQueue+0x60>)
 8006ce2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006ce4:	4b07      	ldr	r3, [pc, #28]	; (8006d04 <prvCheckForValidListAndQueue+0x60>)
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d005      	beq.n	8006cf8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006cec:	4b05      	ldr	r3, [pc, #20]	; (8006d04 <prvCheckForValidListAndQueue+0x60>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	490b      	ldr	r1, [pc, #44]	; (8006d20 <prvCheckForValidListAndQueue+0x7c>)
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	f7fe fd42 	bl	800577c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006cf8:	f000 f974 	bl	8006fe4 <vPortExitCritical>
}
 8006cfc:	bf00      	nop
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bd80      	pop	{r7, pc}
 8006d02:	bf00      	nop
 8006d04:	24000d40 	.word	0x24000d40
 8006d08:	24000d10 	.word	0x24000d10
 8006d0c:	24000d24 	.word	0x24000d24
 8006d10:	24000d38 	.word	0x24000d38
 8006d14:	24000d3c 	.word	0x24000d3c
 8006d18:	24000dec 	.word	0x24000dec
 8006d1c:	24000d4c 	.word	0x24000d4c
 8006d20:	08007838 	.word	0x08007838

08006d24 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006d24:	b480      	push	{r7}
 8006d26:	b085      	sub	sp, #20
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	60f8      	str	r0, [r7, #12]
 8006d2c:	60b9      	str	r1, [r7, #8]
 8006d2e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	3b04      	subs	r3, #4
 8006d34:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006d3c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	3b04      	subs	r3, #4
 8006d42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	f023 0201 	bic.w	r2, r3, #1
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	3b04      	subs	r3, #4
 8006d52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006d54:	4a0c      	ldr	r2, [pc, #48]	; (8006d88 <pxPortInitialiseStack+0x64>)
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	3b14      	subs	r3, #20
 8006d5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006d60:	687a      	ldr	r2, [r7, #4]
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	3b04      	subs	r3, #4
 8006d6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	f06f 0202 	mvn.w	r2, #2
 8006d72:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	3b20      	subs	r3, #32
 8006d78:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3714      	adds	r7, #20
 8006d80:	46bd      	mov	sp, r7
 8006d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d86:	4770      	bx	lr
 8006d88:	08006d8d 	.word	0x08006d8d

08006d8c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b085      	sub	sp, #20
 8006d90:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006d92:	2300      	movs	r3, #0
 8006d94:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006d96:	4b12      	ldr	r3, [pc, #72]	; (8006de0 <prvTaskExitError+0x54>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d9e:	d00a      	beq.n	8006db6 <prvTaskExitError+0x2a>
	__asm volatile
 8006da0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006da4:	f383 8811 	msr	BASEPRI, r3
 8006da8:	f3bf 8f6f 	isb	sy
 8006dac:	f3bf 8f4f 	dsb	sy
 8006db0:	60fb      	str	r3, [r7, #12]
}
 8006db2:	bf00      	nop
 8006db4:	e7fe      	b.n	8006db4 <prvTaskExitError+0x28>
	__asm volatile
 8006db6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dba:	f383 8811 	msr	BASEPRI, r3
 8006dbe:	f3bf 8f6f 	isb	sy
 8006dc2:	f3bf 8f4f 	dsb	sy
 8006dc6:	60bb      	str	r3, [r7, #8]
}
 8006dc8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006dca:	bf00      	nop
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d0fc      	beq.n	8006dcc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006dd2:	bf00      	nop
 8006dd4:	bf00      	nop
 8006dd6:	3714      	adds	r7, #20
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dde:	4770      	bx	lr
 8006de0:	24000010 	.word	0x24000010
	...

08006df0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006df0:	4b07      	ldr	r3, [pc, #28]	; (8006e10 <pxCurrentTCBConst2>)
 8006df2:	6819      	ldr	r1, [r3, #0]
 8006df4:	6808      	ldr	r0, [r1, #0]
 8006df6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dfa:	f380 8809 	msr	PSP, r0
 8006dfe:	f3bf 8f6f 	isb	sy
 8006e02:	f04f 0000 	mov.w	r0, #0
 8006e06:	f380 8811 	msr	BASEPRI, r0
 8006e0a:	4770      	bx	lr
 8006e0c:	f3af 8000 	nop.w

08006e10 <pxCurrentTCBConst2>:
 8006e10:	24000810 	.word	0x24000810
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006e14:	bf00      	nop
 8006e16:	bf00      	nop

08006e18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006e18:	4808      	ldr	r0, [pc, #32]	; (8006e3c <prvPortStartFirstTask+0x24>)
 8006e1a:	6800      	ldr	r0, [r0, #0]
 8006e1c:	6800      	ldr	r0, [r0, #0]
 8006e1e:	f380 8808 	msr	MSP, r0
 8006e22:	f04f 0000 	mov.w	r0, #0
 8006e26:	f380 8814 	msr	CONTROL, r0
 8006e2a:	b662      	cpsie	i
 8006e2c:	b661      	cpsie	f
 8006e2e:	f3bf 8f4f 	dsb	sy
 8006e32:	f3bf 8f6f 	isb	sy
 8006e36:	df00      	svc	0
 8006e38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006e3a:	bf00      	nop
 8006e3c:	e000ed08 	.word	0xe000ed08

08006e40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b086      	sub	sp, #24
 8006e44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006e46:	4b46      	ldr	r3, [pc, #280]	; (8006f60 <xPortStartScheduler+0x120>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	4a46      	ldr	r2, [pc, #280]	; (8006f64 <xPortStartScheduler+0x124>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d10a      	bne.n	8006e66 <xPortStartScheduler+0x26>
	__asm volatile
 8006e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e54:	f383 8811 	msr	BASEPRI, r3
 8006e58:	f3bf 8f6f 	isb	sy
 8006e5c:	f3bf 8f4f 	dsb	sy
 8006e60:	613b      	str	r3, [r7, #16]
}
 8006e62:	bf00      	nop
 8006e64:	e7fe      	b.n	8006e64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006e66:	4b3e      	ldr	r3, [pc, #248]	; (8006f60 <xPortStartScheduler+0x120>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4a3f      	ldr	r2, [pc, #252]	; (8006f68 <xPortStartScheduler+0x128>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d10a      	bne.n	8006e86 <xPortStartScheduler+0x46>
	__asm volatile
 8006e70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e74:	f383 8811 	msr	BASEPRI, r3
 8006e78:	f3bf 8f6f 	isb	sy
 8006e7c:	f3bf 8f4f 	dsb	sy
 8006e80:	60fb      	str	r3, [r7, #12]
}
 8006e82:	bf00      	nop
 8006e84:	e7fe      	b.n	8006e84 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006e86:	4b39      	ldr	r3, [pc, #228]	; (8006f6c <xPortStartScheduler+0x12c>)
 8006e88:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006e8a:	697b      	ldr	r3, [r7, #20]
 8006e8c:	781b      	ldrb	r3, [r3, #0]
 8006e8e:	b2db      	uxtb	r3, r3
 8006e90:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	22ff      	movs	r2, #255	; 0xff
 8006e96:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006e98:	697b      	ldr	r3, [r7, #20]
 8006e9a:	781b      	ldrb	r3, [r3, #0]
 8006e9c:	b2db      	uxtb	r3, r3
 8006e9e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006ea0:	78fb      	ldrb	r3, [r7, #3]
 8006ea2:	b2db      	uxtb	r3, r3
 8006ea4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006ea8:	b2da      	uxtb	r2, r3
 8006eaa:	4b31      	ldr	r3, [pc, #196]	; (8006f70 <xPortStartScheduler+0x130>)
 8006eac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006eae:	4b31      	ldr	r3, [pc, #196]	; (8006f74 <xPortStartScheduler+0x134>)
 8006eb0:	2207      	movs	r2, #7
 8006eb2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006eb4:	e009      	b.n	8006eca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006eb6:	4b2f      	ldr	r3, [pc, #188]	; (8006f74 <xPortStartScheduler+0x134>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	3b01      	subs	r3, #1
 8006ebc:	4a2d      	ldr	r2, [pc, #180]	; (8006f74 <xPortStartScheduler+0x134>)
 8006ebe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006ec0:	78fb      	ldrb	r3, [r7, #3]
 8006ec2:	b2db      	uxtb	r3, r3
 8006ec4:	005b      	lsls	r3, r3, #1
 8006ec6:	b2db      	uxtb	r3, r3
 8006ec8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006eca:	78fb      	ldrb	r3, [r7, #3]
 8006ecc:	b2db      	uxtb	r3, r3
 8006ece:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ed2:	2b80      	cmp	r3, #128	; 0x80
 8006ed4:	d0ef      	beq.n	8006eb6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006ed6:	4b27      	ldr	r3, [pc, #156]	; (8006f74 <xPortStartScheduler+0x134>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f1c3 0307 	rsb	r3, r3, #7
 8006ede:	2b04      	cmp	r3, #4
 8006ee0:	d00a      	beq.n	8006ef8 <xPortStartScheduler+0xb8>
	__asm volatile
 8006ee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ee6:	f383 8811 	msr	BASEPRI, r3
 8006eea:	f3bf 8f6f 	isb	sy
 8006eee:	f3bf 8f4f 	dsb	sy
 8006ef2:	60bb      	str	r3, [r7, #8]
}
 8006ef4:	bf00      	nop
 8006ef6:	e7fe      	b.n	8006ef6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006ef8:	4b1e      	ldr	r3, [pc, #120]	; (8006f74 <xPortStartScheduler+0x134>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	021b      	lsls	r3, r3, #8
 8006efe:	4a1d      	ldr	r2, [pc, #116]	; (8006f74 <xPortStartScheduler+0x134>)
 8006f00:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006f02:	4b1c      	ldr	r3, [pc, #112]	; (8006f74 <xPortStartScheduler+0x134>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006f0a:	4a1a      	ldr	r2, [pc, #104]	; (8006f74 <xPortStartScheduler+0x134>)
 8006f0c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	b2da      	uxtb	r2, r3
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006f16:	4b18      	ldr	r3, [pc, #96]	; (8006f78 <xPortStartScheduler+0x138>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a17      	ldr	r2, [pc, #92]	; (8006f78 <xPortStartScheduler+0x138>)
 8006f1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006f20:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006f22:	4b15      	ldr	r3, [pc, #84]	; (8006f78 <xPortStartScheduler+0x138>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a14      	ldr	r2, [pc, #80]	; (8006f78 <xPortStartScheduler+0x138>)
 8006f28:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006f2c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006f2e:	f000 f8dd 	bl	80070ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006f32:	4b12      	ldr	r3, [pc, #72]	; (8006f7c <xPortStartScheduler+0x13c>)
 8006f34:	2200      	movs	r2, #0
 8006f36:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006f38:	f000 f8fc 	bl	8007134 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006f3c:	4b10      	ldr	r3, [pc, #64]	; (8006f80 <xPortStartScheduler+0x140>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4a0f      	ldr	r2, [pc, #60]	; (8006f80 <xPortStartScheduler+0x140>)
 8006f42:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006f46:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006f48:	f7ff ff66 	bl	8006e18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006f4c:	f7ff f846 	bl	8005fdc <vTaskSwitchContext>
	prvTaskExitError();
 8006f50:	f7ff ff1c 	bl	8006d8c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006f54:	2300      	movs	r3, #0
}
 8006f56:	4618      	mov	r0, r3
 8006f58:	3718      	adds	r7, #24
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bd80      	pop	{r7, pc}
 8006f5e:	bf00      	nop
 8006f60:	e000ed00 	.word	0xe000ed00
 8006f64:	410fc271 	.word	0x410fc271
 8006f68:	410fc270 	.word	0x410fc270
 8006f6c:	e000e400 	.word	0xe000e400
 8006f70:	24000e3c 	.word	0x24000e3c
 8006f74:	24000e40 	.word	0x24000e40
 8006f78:	e000ed20 	.word	0xe000ed20
 8006f7c:	24000010 	.word	0x24000010
 8006f80:	e000ef34 	.word	0xe000ef34

08006f84 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006f84:	b480      	push	{r7}
 8006f86:	b083      	sub	sp, #12
 8006f88:	af00      	add	r7, sp, #0
	__asm volatile
 8006f8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f8e:	f383 8811 	msr	BASEPRI, r3
 8006f92:	f3bf 8f6f 	isb	sy
 8006f96:	f3bf 8f4f 	dsb	sy
 8006f9a:	607b      	str	r3, [r7, #4]
}
 8006f9c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006f9e:	4b0f      	ldr	r3, [pc, #60]	; (8006fdc <vPortEnterCritical+0x58>)
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	3301      	adds	r3, #1
 8006fa4:	4a0d      	ldr	r2, [pc, #52]	; (8006fdc <vPortEnterCritical+0x58>)
 8006fa6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006fa8:	4b0c      	ldr	r3, [pc, #48]	; (8006fdc <vPortEnterCritical+0x58>)
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	2b01      	cmp	r3, #1
 8006fae:	d10f      	bne.n	8006fd0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006fb0:	4b0b      	ldr	r3, [pc, #44]	; (8006fe0 <vPortEnterCritical+0x5c>)
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	b2db      	uxtb	r3, r3
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d00a      	beq.n	8006fd0 <vPortEnterCritical+0x4c>
	__asm volatile
 8006fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fbe:	f383 8811 	msr	BASEPRI, r3
 8006fc2:	f3bf 8f6f 	isb	sy
 8006fc6:	f3bf 8f4f 	dsb	sy
 8006fca:	603b      	str	r3, [r7, #0]
}
 8006fcc:	bf00      	nop
 8006fce:	e7fe      	b.n	8006fce <vPortEnterCritical+0x4a>
	}
}
 8006fd0:	bf00      	nop
 8006fd2:	370c      	adds	r7, #12
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fda:	4770      	bx	lr
 8006fdc:	24000010 	.word	0x24000010
 8006fe0:	e000ed04 	.word	0xe000ed04

08006fe4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b083      	sub	sp, #12
 8006fe8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006fea:	4b12      	ldr	r3, [pc, #72]	; (8007034 <vPortExitCritical+0x50>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d10a      	bne.n	8007008 <vPortExitCritical+0x24>
	__asm volatile
 8006ff2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ff6:	f383 8811 	msr	BASEPRI, r3
 8006ffa:	f3bf 8f6f 	isb	sy
 8006ffe:	f3bf 8f4f 	dsb	sy
 8007002:	607b      	str	r3, [r7, #4]
}
 8007004:	bf00      	nop
 8007006:	e7fe      	b.n	8007006 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007008:	4b0a      	ldr	r3, [pc, #40]	; (8007034 <vPortExitCritical+0x50>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	3b01      	subs	r3, #1
 800700e:	4a09      	ldr	r2, [pc, #36]	; (8007034 <vPortExitCritical+0x50>)
 8007010:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007012:	4b08      	ldr	r3, [pc, #32]	; (8007034 <vPortExitCritical+0x50>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d105      	bne.n	8007026 <vPortExitCritical+0x42>
 800701a:	2300      	movs	r3, #0
 800701c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	f383 8811 	msr	BASEPRI, r3
}
 8007024:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007026:	bf00      	nop
 8007028:	370c      	adds	r7, #12
 800702a:	46bd      	mov	sp, r7
 800702c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007030:	4770      	bx	lr
 8007032:	bf00      	nop
 8007034:	24000010 	.word	0x24000010
	...

08007040 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007040:	f3ef 8009 	mrs	r0, PSP
 8007044:	f3bf 8f6f 	isb	sy
 8007048:	4b15      	ldr	r3, [pc, #84]	; (80070a0 <pxCurrentTCBConst>)
 800704a:	681a      	ldr	r2, [r3, #0]
 800704c:	f01e 0f10 	tst.w	lr, #16
 8007050:	bf08      	it	eq
 8007052:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007056:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800705a:	6010      	str	r0, [r2, #0]
 800705c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007060:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007064:	f380 8811 	msr	BASEPRI, r0
 8007068:	f3bf 8f4f 	dsb	sy
 800706c:	f3bf 8f6f 	isb	sy
 8007070:	f7fe ffb4 	bl	8005fdc <vTaskSwitchContext>
 8007074:	f04f 0000 	mov.w	r0, #0
 8007078:	f380 8811 	msr	BASEPRI, r0
 800707c:	bc09      	pop	{r0, r3}
 800707e:	6819      	ldr	r1, [r3, #0]
 8007080:	6808      	ldr	r0, [r1, #0]
 8007082:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007086:	f01e 0f10 	tst.w	lr, #16
 800708a:	bf08      	it	eq
 800708c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007090:	f380 8809 	msr	PSP, r0
 8007094:	f3bf 8f6f 	isb	sy
 8007098:	4770      	bx	lr
 800709a:	bf00      	nop
 800709c:	f3af 8000 	nop.w

080070a0 <pxCurrentTCBConst>:
 80070a0:	24000810 	.word	0x24000810
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80070a4:	bf00      	nop
 80070a6:	bf00      	nop

080070a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b082      	sub	sp, #8
 80070ac:	af00      	add	r7, sp, #0
	__asm volatile
 80070ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070b2:	f383 8811 	msr	BASEPRI, r3
 80070b6:	f3bf 8f6f 	isb	sy
 80070ba:	f3bf 8f4f 	dsb	sy
 80070be:	607b      	str	r3, [r7, #4]
}
 80070c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80070c2:	f7fe fed1 	bl	8005e68 <xTaskIncrementTick>
 80070c6:	4603      	mov	r3, r0
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d003      	beq.n	80070d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80070cc:	4b06      	ldr	r3, [pc, #24]	; (80070e8 <xPortSysTickHandler+0x40>)
 80070ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80070d2:	601a      	str	r2, [r3, #0]
 80070d4:	2300      	movs	r3, #0
 80070d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	f383 8811 	msr	BASEPRI, r3
}
 80070de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80070e0:	bf00      	nop
 80070e2:	3708      	adds	r7, #8
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bd80      	pop	{r7, pc}
 80070e8:	e000ed04 	.word	0xe000ed04

080070ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80070ec:	b480      	push	{r7}
 80070ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80070f0:	4b0b      	ldr	r3, [pc, #44]	; (8007120 <vPortSetupTimerInterrupt+0x34>)
 80070f2:	2200      	movs	r2, #0
 80070f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80070f6:	4b0b      	ldr	r3, [pc, #44]	; (8007124 <vPortSetupTimerInterrupt+0x38>)
 80070f8:	2200      	movs	r2, #0
 80070fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80070fc:	4b0a      	ldr	r3, [pc, #40]	; (8007128 <vPortSetupTimerInterrupt+0x3c>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	4a0a      	ldr	r2, [pc, #40]	; (800712c <vPortSetupTimerInterrupt+0x40>)
 8007102:	fba2 2303 	umull	r2, r3, r2, r3
 8007106:	099b      	lsrs	r3, r3, #6
 8007108:	4a09      	ldr	r2, [pc, #36]	; (8007130 <vPortSetupTimerInterrupt+0x44>)
 800710a:	3b01      	subs	r3, #1
 800710c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800710e:	4b04      	ldr	r3, [pc, #16]	; (8007120 <vPortSetupTimerInterrupt+0x34>)
 8007110:	2207      	movs	r2, #7
 8007112:	601a      	str	r2, [r3, #0]
}
 8007114:	bf00      	nop
 8007116:	46bd      	mov	sp, r7
 8007118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711c:	4770      	bx	lr
 800711e:	bf00      	nop
 8007120:	e000e010 	.word	0xe000e010
 8007124:	e000e018 	.word	0xe000e018
 8007128:	24000000 	.word	0x24000000
 800712c:	10624dd3 	.word	0x10624dd3
 8007130:	e000e014 	.word	0xe000e014

08007134 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007134:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007144 <vPortEnableVFP+0x10>
 8007138:	6801      	ldr	r1, [r0, #0]
 800713a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800713e:	6001      	str	r1, [r0, #0]
 8007140:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007142:	bf00      	nop
 8007144:	e000ed88 	.word	0xe000ed88

08007148 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007148:	b480      	push	{r7}
 800714a:	b085      	sub	sp, #20
 800714c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800714e:	f3ef 8305 	mrs	r3, IPSR
 8007152:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	2b0f      	cmp	r3, #15
 8007158:	d914      	bls.n	8007184 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800715a:	4a17      	ldr	r2, [pc, #92]	; (80071b8 <vPortValidateInterruptPriority+0x70>)
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	4413      	add	r3, r2
 8007160:	781b      	ldrb	r3, [r3, #0]
 8007162:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007164:	4b15      	ldr	r3, [pc, #84]	; (80071bc <vPortValidateInterruptPriority+0x74>)
 8007166:	781b      	ldrb	r3, [r3, #0]
 8007168:	7afa      	ldrb	r2, [r7, #11]
 800716a:	429a      	cmp	r2, r3
 800716c:	d20a      	bcs.n	8007184 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800716e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007172:	f383 8811 	msr	BASEPRI, r3
 8007176:	f3bf 8f6f 	isb	sy
 800717a:	f3bf 8f4f 	dsb	sy
 800717e:	607b      	str	r3, [r7, #4]
}
 8007180:	bf00      	nop
 8007182:	e7fe      	b.n	8007182 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007184:	4b0e      	ldr	r3, [pc, #56]	; (80071c0 <vPortValidateInterruptPriority+0x78>)
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800718c:	4b0d      	ldr	r3, [pc, #52]	; (80071c4 <vPortValidateInterruptPriority+0x7c>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	429a      	cmp	r2, r3
 8007192:	d90a      	bls.n	80071aa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007194:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007198:	f383 8811 	msr	BASEPRI, r3
 800719c:	f3bf 8f6f 	isb	sy
 80071a0:	f3bf 8f4f 	dsb	sy
 80071a4:	603b      	str	r3, [r7, #0]
}
 80071a6:	bf00      	nop
 80071a8:	e7fe      	b.n	80071a8 <vPortValidateInterruptPriority+0x60>
	}
 80071aa:	bf00      	nop
 80071ac:	3714      	adds	r7, #20
 80071ae:	46bd      	mov	sp, r7
 80071b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b4:	4770      	bx	lr
 80071b6:	bf00      	nop
 80071b8:	e000e3f0 	.word	0xe000e3f0
 80071bc:	24000e3c 	.word	0x24000e3c
 80071c0:	e000ed0c 	.word	0xe000ed0c
 80071c4:	24000e40 	.word	0x24000e40

080071c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b08a      	sub	sp, #40	; 0x28
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80071d0:	2300      	movs	r3, #0
 80071d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80071d4:	f7fe fd8c 	bl	8005cf0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80071d8:	4b5b      	ldr	r3, [pc, #364]	; (8007348 <pvPortMalloc+0x180>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d101      	bne.n	80071e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80071e0:	f000 f920 	bl	8007424 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80071e4:	4b59      	ldr	r3, [pc, #356]	; (800734c <pvPortMalloc+0x184>)
 80071e6:	681a      	ldr	r2, [r3, #0]
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	4013      	ands	r3, r2
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	f040 8093 	bne.w	8007318 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d01d      	beq.n	8007234 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80071f8:	2208      	movs	r2, #8
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	4413      	add	r3, r2
 80071fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	f003 0307 	and.w	r3, r3, #7
 8007206:	2b00      	cmp	r3, #0
 8007208:	d014      	beq.n	8007234 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	f023 0307 	bic.w	r3, r3, #7
 8007210:	3308      	adds	r3, #8
 8007212:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	f003 0307 	and.w	r3, r3, #7
 800721a:	2b00      	cmp	r3, #0
 800721c:	d00a      	beq.n	8007234 <pvPortMalloc+0x6c>
	__asm volatile
 800721e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007222:	f383 8811 	msr	BASEPRI, r3
 8007226:	f3bf 8f6f 	isb	sy
 800722a:	f3bf 8f4f 	dsb	sy
 800722e:	617b      	str	r3, [r7, #20]
}
 8007230:	bf00      	nop
 8007232:	e7fe      	b.n	8007232 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d06e      	beq.n	8007318 <pvPortMalloc+0x150>
 800723a:	4b45      	ldr	r3, [pc, #276]	; (8007350 <pvPortMalloc+0x188>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	687a      	ldr	r2, [r7, #4]
 8007240:	429a      	cmp	r2, r3
 8007242:	d869      	bhi.n	8007318 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007244:	4b43      	ldr	r3, [pc, #268]	; (8007354 <pvPortMalloc+0x18c>)
 8007246:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007248:	4b42      	ldr	r3, [pc, #264]	; (8007354 <pvPortMalloc+0x18c>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800724e:	e004      	b.n	800725a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007252:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800725a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	687a      	ldr	r2, [r7, #4]
 8007260:	429a      	cmp	r2, r3
 8007262:	d903      	bls.n	800726c <pvPortMalloc+0xa4>
 8007264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d1f1      	bne.n	8007250 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800726c:	4b36      	ldr	r3, [pc, #216]	; (8007348 <pvPortMalloc+0x180>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007272:	429a      	cmp	r2, r3
 8007274:	d050      	beq.n	8007318 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007276:	6a3b      	ldr	r3, [r7, #32]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	2208      	movs	r2, #8
 800727c:	4413      	add	r3, r2
 800727e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007282:	681a      	ldr	r2, [r3, #0]
 8007284:	6a3b      	ldr	r3, [r7, #32]
 8007286:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800728a:	685a      	ldr	r2, [r3, #4]
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	1ad2      	subs	r2, r2, r3
 8007290:	2308      	movs	r3, #8
 8007292:	005b      	lsls	r3, r3, #1
 8007294:	429a      	cmp	r2, r3
 8007296:	d91f      	bls.n	80072d8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007298:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	4413      	add	r3, r2
 800729e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80072a0:	69bb      	ldr	r3, [r7, #24]
 80072a2:	f003 0307 	and.w	r3, r3, #7
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d00a      	beq.n	80072c0 <pvPortMalloc+0xf8>
	__asm volatile
 80072aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072ae:	f383 8811 	msr	BASEPRI, r3
 80072b2:	f3bf 8f6f 	isb	sy
 80072b6:	f3bf 8f4f 	dsb	sy
 80072ba:	613b      	str	r3, [r7, #16]
}
 80072bc:	bf00      	nop
 80072be:	e7fe      	b.n	80072be <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80072c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c2:	685a      	ldr	r2, [r3, #4]
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	1ad2      	subs	r2, r2, r3
 80072c8:	69bb      	ldr	r3, [r7, #24]
 80072ca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80072cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072ce:	687a      	ldr	r2, [r7, #4]
 80072d0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80072d2:	69b8      	ldr	r0, [r7, #24]
 80072d4:	f000 f908 	bl	80074e8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80072d8:	4b1d      	ldr	r3, [pc, #116]	; (8007350 <pvPortMalloc+0x188>)
 80072da:	681a      	ldr	r2, [r3, #0]
 80072dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072de:	685b      	ldr	r3, [r3, #4]
 80072e0:	1ad3      	subs	r3, r2, r3
 80072e2:	4a1b      	ldr	r2, [pc, #108]	; (8007350 <pvPortMalloc+0x188>)
 80072e4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80072e6:	4b1a      	ldr	r3, [pc, #104]	; (8007350 <pvPortMalloc+0x188>)
 80072e8:	681a      	ldr	r2, [r3, #0]
 80072ea:	4b1b      	ldr	r3, [pc, #108]	; (8007358 <pvPortMalloc+0x190>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	429a      	cmp	r2, r3
 80072f0:	d203      	bcs.n	80072fa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80072f2:	4b17      	ldr	r3, [pc, #92]	; (8007350 <pvPortMalloc+0x188>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	4a18      	ldr	r2, [pc, #96]	; (8007358 <pvPortMalloc+0x190>)
 80072f8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80072fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072fc:	685a      	ldr	r2, [r3, #4]
 80072fe:	4b13      	ldr	r3, [pc, #76]	; (800734c <pvPortMalloc+0x184>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	431a      	orrs	r2, r3
 8007304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007306:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800730a:	2200      	movs	r2, #0
 800730c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800730e:	4b13      	ldr	r3, [pc, #76]	; (800735c <pvPortMalloc+0x194>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	3301      	adds	r3, #1
 8007314:	4a11      	ldr	r2, [pc, #68]	; (800735c <pvPortMalloc+0x194>)
 8007316:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007318:	f7fe fcf8 	bl	8005d0c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800731c:	69fb      	ldr	r3, [r7, #28]
 800731e:	f003 0307 	and.w	r3, r3, #7
 8007322:	2b00      	cmp	r3, #0
 8007324:	d00a      	beq.n	800733c <pvPortMalloc+0x174>
	__asm volatile
 8007326:	f04f 0350 	mov.w	r3, #80	; 0x50
 800732a:	f383 8811 	msr	BASEPRI, r3
 800732e:	f3bf 8f6f 	isb	sy
 8007332:	f3bf 8f4f 	dsb	sy
 8007336:	60fb      	str	r3, [r7, #12]
}
 8007338:	bf00      	nop
 800733a:	e7fe      	b.n	800733a <pvPortMalloc+0x172>
	return pvReturn;
 800733c:	69fb      	ldr	r3, [r7, #28]
}
 800733e:	4618      	mov	r0, r3
 8007340:	3728      	adds	r7, #40	; 0x28
 8007342:	46bd      	mov	sp, r7
 8007344:	bd80      	pop	{r7, pc}
 8007346:	bf00      	nop
 8007348:	2402664c 	.word	0x2402664c
 800734c:	24026660 	.word	0x24026660
 8007350:	24026650 	.word	0x24026650
 8007354:	24026644 	.word	0x24026644
 8007358:	24026654 	.word	0x24026654
 800735c:	24026658 	.word	0x24026658

08007360 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007360:	b580      	push	{r7, lr}
 8007362:	b086      	sub	sp, #24
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d04d      	beq.n	800740e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007372:	2308      	movs	r3, #8
 8007374:	425b      	negs	r3, r3
 8007376:	697a      	ldr	r2, [r7, #20]
 8007378:	4413      	add	r3, r2
 800737a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007380:	693b      	ldr	r3, [r7, #16]
 8007382:	685a      	ldr	r2, [r3, #4]
 8007384:	4b24      	ldr	r3, [pc, #144]	; (8007418 <vPortFree+0xb8>)
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4013      	ands	r3, r2
 800738a:	2b00      	cmp	r3, #0
 800738c:	d10a      	bne.n	80073a4 <vPortFree+0x44>
	__asm volatile
 800738e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007392:	f383 8811 	msr	BASEPRI, r3
 8007396:	f3bf 8f6f 	isb	sy
 800739a:	f3bf 8f4f 	dsb	sy
 800739e:	60fb      	str	r3, [r7, #12]
}
 80073a0:	bf00      	nop
 80073a2:	e7fe      	b.n	80073a2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80073a4:	693b      	ldr	r3, [r7, #16]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d00a      	beq.n	80073c2 <vPortFree+0x62>
	__asm volatile
 80073ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073b0:	f383 8811 	msr	BASEPRI, r3
 80073b4:	f3bf 8f6f 	isb	sy
 80073b8:	f3bf 8f4f 	dsb	sy
 80073bc:	60bb      	str	r3, [r7, #8]
}
 80073be:	bf00      	nop
 80073c0:	e7fe      	b.n	80073c0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	685a      	ldr	r2, [r3, #4]
 80073c6:	4b14      	ldr	r3, [pc, #80]	; (8007418 <vPortFree+0xb8>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	4013      	ands	r3, r2
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d01e      	beq.n	800740e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80073d0:	693b      	ldr	r3, [r7, #16]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d11a      	bne.n	800740e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80073d8:	693b      	ldr	r3, [r7, #16]
 80073da:	685a      	ldr	r2, [r3, #4]
 80073dc:	4b0e      	ldr	r3, [pc, #56]	; (8007418 <vPortFree+0xb8>)
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	43db      	mvns	r3, r3
 80073e2:	401a      	ands	r2, r3
 80073e4:	693b      	ldr	r3, [r7, #16]
 80073e6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80073e8:	f7fe fc82 	bl	8005cf0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80073ec:	693b      	ldr	r3, [r7, #16]
 80073ee:	685a      	ldr	r2, [r3, #4]
 80073f0:	4b0a      	ldr	r3, [pc, #40]	; (800741c <vPortFree+0xbc>)
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	4413      	add	r3, r2
 80073f6:	4a09      	ldr	r2, [pc, #36]	; (800741c <vPortFree+0xbc>)
 80073f8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80073fa:	6938      	ldr	r0, [r7, #16]
 80073fc:	f000 f874 	bl	80074e8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007400:	4b07      	ldr	r3, [pc, #28]	; (8007420 <vPortFree+0xc0>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	3301      	adds	r3, #1
 8007406:	4a06      	ldr	r2, [pc, #24]	; (8007420 <vPortFree+0xc0>)
 8007408:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800740a:	f7fe fc7f 	bl	8005d0c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800740e:	bf00      	nop
 8007410:	3718      	adds	r7, #24
 8007412:	46bd      	mov	sp, r7
 8007414:	bd80      	pop	{r7, pc}
 8007416:	bf00      	nop
 8007418:	24026660 	.word	0x24026660
 800741c:	24026650 	.word	0x24026650
 8007420:	2402665c 	.word	0x2402665c

08007424 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007424:	b480      	push	{r7}
 8007426:	b085      	sub	sp, #20
 8007428:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800742a:	f44f 3316 	mov.w	r3, #153600	; 0x25800
 800742e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007430:	4b27      	ldr	r3, [pc, #156]	; (80074d0 <prvHeapInit+0xac>)
 8007432:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	f003 0307 	and.w	r3, r3, #7
 800743a:	2b00      	cmp	r3, #0
 800743c:	d00c      	beq.n	8007458 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	3307      	adds	r3, #7
 8007442:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	f023 0307 	bic.w	r3, r3, #7
 800744a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800744c:	68ba      	ldr	r2, [r7, #8]
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	1ad3      	subs	r3, r2, r3
 8007452:	4a1f      	ldr	r2, [pc, #124]	; (80074d0 <prvHeapInit+0xac>)
 8007454:	4413      	add	r3, r2
 8007456:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800745c:	4a1d      	ldr	r2, [pc, #116]	; (80074d4 <prvHeapInit+0xb0>)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007462:	4b1c      	ldr	r3, [pc, #112]	; (80074d4 <prvHeapInit+0xb0>)
 8007464:	2200      	movs	r2, #0
 8007466:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	68ba      	ldr	r2, [r7, #8]
 800746c:	4413      	add	r3, r2
 800746e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007470:	2208      	movs	r2, #8
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	1a9b      	subs	r3, r3, r2
 8007476:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	f023 0307 	bic.w	r3, r3, #7
 800747e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	4a15      	ldr	r2, [pc, #84]	; (80074d8 <prvHeapInit+0xb4>)
 8007484:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007486:	4b14      	ldr	r3, [pc, #80]	; (80074d8 <prvHeapInit+0xb4>)
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	2200      	movs	r2, #0
 800748c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800748e:	4b12      	ldr	r3, [pc, #72]	; (80074d8 <prvHeapInit+0xb4>)
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	2200      	movs	r2, #0
 8007494:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	68fa      	ldr	r2, [r7, #12]
 800749e:	1ad2      	subs	r2, r2, r3
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80074a4:	4b0c      	ldr	r3, [pc, #48]	; (80074d8 <prvHeapInit+0xb4>)
 80074a6:	681a      	ldr	r2, [r3, #0]
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	685b      	ldr	r3, [r3, #4]
 80074b0:	4a0a      	ldr	r2, [pc, #40]	; (80074dc <prvHeapInit+0xb8>)
 80074b2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	685b      	ldr	r3, [r3, #4]
 80074b8:	4a09      	ldr	r2, [pc, #36]	; (80074e0 <prvHeapInit+0xbc>)
 80074ba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80074bc:	4b09      	ldr	r3, [pc, #36]	; (80074e4 <prvHeapInit+0xc0>)
 80074be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80074c2:	601a      	str	r2, [r3, #0]
}
 80074c4:	bf00      	nop
 80074c6:	3714      	adds	r7, #20
 80074c8:	46bd      	mov	sp, r7
 80074ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ce:	4770      	bx	lr
 80074d0:	24000e44 	.word	0x24000e44
 80074d4:	24026644 	.word	0x24026644
 80074d8:	2402664c 	.word	0x2402664c
 80074dc:	24026654 	.word	0x24026654
 80074e0:	24026650 	.word	0x24026650
 80074e4:	24026660 	.word	0x24026660

080074e8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80074e8:	b480      	push	{r7}
 80074ea:	b085      	sub	sp, #20
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80074f0:	4b28      	ldr	r3, [pc, #160]	; (8007594 <prvInsertBlockIntoFreeList+0xac>)
 80074f2:	60fb      	str	r3, [r7, #12]
 80074f4:	e002      	b.n	80074fc <prvInsertBlockIntoFreeList+0x14>
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	60fb      	str	r3, [r7, #12]
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	687a      	ldr	r2, [r7, #4]
 8007502:	429a      	cmp	r2, r3
 8007504:	d8f7      	bhi.n	80074f6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	685b      	ldr	r3, [r3, #4]
 800750e:	68ba      	ldr	r2, [r7, #8]
 8007510:	4413      	add	r3, r2
 8007512:	687a      	ldr	r2, [r7, #4]
 8007514:	429a      	cmp	r2, r3
 8007516:	d108      	bne.n	800752a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	685a      	ldr	r2, [r3, #4]
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	685b      	ldr	r3, [r3, #4]
 8007520:	441a      	add	r2, r3
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	68ba      	ldr	r2, [r7, #8]
 8007534:	441a      	add	r2, r3
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	429a      	cmp	r2, r3
 800753c:	d118      	bne.n	8007570 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681a      	ldr	r2, [r3, #0]
 8007542:	4b15      	ldr	r3, [pc, #84]	; (8007598 <prvInsertBlockIntoFreeList+0xb0>)
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	429a      	cmp	r2, r3
 8007548:	d00d      	beq.n	8007566 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	685a      	ldr	r2, [r3, #4]
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	685b      	ldr	r3, [r3, #4]
 8007554:	441a      	add	r2, r3
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	681a      	ldr	r2, [r3, #0]
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	601a      	str	r2, [r3, #0]
 8007564:	e008      	b.n	8007578 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007566:	4b0c      	ldr	r3, [pc, #48]	; (8007598 <prvInsertBlockIntoFreeList+0xb0>)
 8007568:	681a      	ldr	r2, [r3, #0]
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	601a      	str	r2, [r3, #0]
 800756e:	e003      	b.n	8007578 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681a      	ldr	r2, [r3, #0]
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007578:	68fa      	ldr	r2, [r7, #12]
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	429a      	cmp	r2, r3
 800757e:	d002      	beq.n	8007586 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	687a      	ldr	r2, [r7, #4]
 8007584:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007586:	bf00      	nop
 8007588:	3714      	adds	r7, #20
 800758a:	46bd      	mov	sp, r7
 800758c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007590:	4770      	bx	lr
 8007592:	bf00      	nop
 8007594:	24026644 	.word	0x24026644
 8007598:	2402664c 	.word	0x2402664c

0800759c <__libc_init_array>:
 800759c:	b570      	push	{r4, r5, r6, lr}
 800759e:	4d0d      	ldr	r5, [pc, #52]	; (80075d4 <__libc_init_array+0x38>)
 80075a0:	4c0d      	ldr	r4, [pc, #52]	; (80075d8 <__libc_init_array+0x3c>)
 80075a2:	1b64      	subs	r4, r4, r5
 80075a4:	10a4      	asrs	r4, r4, #2
 80075a6:	2600      	movs	r6, #0
 80075a8:	42a6      	cmp	r6, r4
 80075aa:	d109      	bne.n	80075c0 <__libc_init_array+0x24>
 80075ac:	4d0b      	ldr	r5, [pc, #44]	; (80075dc <__libc_init_array+0x40>)
 80075ae:	4c0c      	ldr	r4, [pc, #48]	; (80075e0 <__libc_init_array+0x44>)
 80075b0:	f000 f8f6 	bl	80077a0 <_init>
 80075b4:	1b64      	subs	r4, r4, r5
 80075b6:	10a4      	asrs	r4, r4, #2
 80075b8:	2600      	movs	r6, #0
 80075ba:	42a6      	cmp	r6, r4
 80075bc:	d105      	bne.n	80075ca <__libc_init_array+0x2e>
 80075be:	bd70      	pop	{r4, r5, r6, pc}
 80075c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80075c4:	4798      	blx	r3
 80075c6:	3601      	adds	r6, #1
 80075c8:	e7ee      	b.n	80075a8 <__libc_init_array+0xc>
 80075ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80075ce:	4798      	blx	r3
 80075d0:	3601      	adds	r6, #1
 80075d2:	e7f2      	b.n	80075ba <__libc_init_array+0x1e>
 80075d4:	0800791c 	.word	0x0800791c
 80075d8:	0800791c 	.word	0x0800791c
 80075dc:	0800791c 	.word	0x0800791c
 80075e0:	08007920 	.word	0x08007920

080075e4 <__retarget_lock_acquire_recursive>:
 80075e4:	4770      	bx	lr

080075e6 <__retarget_lock_release_recursive>:
 80075e6:	4770      	bx	lr

080075e8 <memcpy>:
 80075e8:	440a      	add	r2, r1
 80075ea:	4291      	cmp	r1, r2
 80075ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80075f0:	d100      	bne.n	80075f4 <memcpy+0xc>
 80075f2:	4770      	bx	lr
 80075f4:	b510      	push	{r4, lr}
 80075f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80075fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80075fe:	4291      	cmp	r1, r2
 8007600:	d1f9      	bne.n	80075f6 <memcpy+0xe>
 8007602:	bd10      	pop	{r4, pc}

08007604 <memset>:
 8007604:	4402      	add	r2, r0
 8007606:	4603      	mov	r3, r0
 8007608:	4293      	cmp	r3, r2
 800760a:	d100      	bne.n	800760e <memset+0xa>
 800760c:	4770      	bx	lr
 800760e:	f803 1b01 	strb.w	r1, [r3], #1
 8007612:	e7f9      	b.n	8007608 <memset+0x4>

08007614 <cleanup_glue>:
 8007614:	b538      	push	{r3, r4, r5, lr}
 8007616:	460c      	mov	r4, r1
 8007618:	6809      	ldr	r1, [r1, #0]
 800761a:	4605      	mov	r5, r0
 800761c:	b109      	cbz	r1, 8007622 <cleanup_glue+0xe>
 800761e:	f7ff fff9 	bl	8007614 <cleanup_glue>
 8007622:	4621      	mov	r1, r4
 8007624:	4628      	mov	r0, r5
 8007626:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800762a:	f000 b869 	b.w	8007700 <_free_r>
	...

08007630 <_reclaim_reent>:
 8007630:	4b2c      	ldr	r3, [pc, #176]	; (80076e4 <_reclaim_reent+0xb4>)
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	4283      	cmp	r3, r0
 8007636:	b570      	push	{r4, r5, r6, lr}
 8007638:	4604      	mov	r4, r0
 800763a:	d051      	beq.n	80076e0 <_reclaim_reent+0xb0>
 800763c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800763e:	b143      	cbz	r3, 8007652 <_reclaim_reent+0x22>
 8007640:	68db      	ldr	r3, [r3, #12]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d14a      	bne.n	80076dc <_reclaim_reent+0xac>
 8007646:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007648:	6819      	ldr	r1, [r3, #0]
 800764a:	b111      	cbz	r1, 8007652 <_reclaim_reent+0x22>
 800764c:	4620      	mov	r0, r4
 800764e:	f000 f857 	bl	8007700 <_free_r>
 8007652:	6961      	ldr	r1, [r4, #20]
 8007654:	b111      	cbz	r1, 800765c <_reclaim_reent+0x2c>
 8007656:	4620      	mov	r0, r4
 8007658:	f000 f852 	bl	8007700 <_free_r>
 800765c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800765e:	b111      	cbz	r1, 8007666 <_reclaim_reent+0x36>
 8007660:	4620      	mov	r0, r4
 8007662:	f000 f84d 	bl	8007700 <_free_r>
 8007666:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007668:	b111      	cbz	r1, 8007670 <_reclaim_reent+0x40>
 800766a:	4620      	mov	r0, r4
 800766c:	f000 f848 	bl	8007700 <_free_r>
 8007670:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8007672:	b111      	cbz	r1, 800767a <_reclaim_reent+0x4a>
 8007674:	4620      	mov	r0, r4
 8007676:	f000 f843 	bl	8007700 <_free_r>
 800767a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800767c:	b111      	cbz	r1, 8007684 <_reclaim_reent+0x54>
 800767e:	4620      	mov	r0, r4
 8007680:	f000 f83e 	bl	8007700 <_free_r>
 8007684:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8007686:	b111      	cbz	r1, 800768e <_reclaim_reent+0x5e>
 8007688:	4620      	mov	r0, r4
 800768a:	f000 f839 	bl	8007700 <_free_r>
 800768e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8007690:	b111      	cbz	r1, 8007698 <_reclaim_reent+0x68>
 8007692:	4620      	mov	r0, r4
 8007694:	f000 f834 	bl	8007700 <_free_r>
 8007698:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800769a:	b111      	cbz	r1, 80076a2 <_reclaim_reent+0x72>
 800769c:	4620      	mov	r0, r4
 800769e:	f000 f82f 	bl	8007700 <_free_r>
 80076a2:	69a3      	ldr	r3, [r4, #24]
 80076a4:	b1e3      	cbz	r3, 80076e0 <_reclaim_reent+0xb0>
 80076a6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80076a8:	4620      	mov	r0, r4
 80076aa:	4798      	blx	r3
 80076ac:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80076ae:	b1b9      	cbz	r1, 80076e0 <_reclaim_reent+0xb0>
 80076b0:	4620      	mov	r0, r4
 80076b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80076b6:	f7ff bfad 	b.w	8007614 <cleanup_glue>
 80076ba:	5949      	ldr	r1, [r1, r5]
 80076bc:	b941      	cbnz	r1, 80076d0 <_reclaim_reent+0xa0>
 80076be:	3504      	adds	r5, #4
 80076c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80076c2:	2d80      	cmp	r5, #128	; 0x80
 80076c4:	68d9      	ldr	r1, [r3, #12]
 80076c6:	d1f8      	bne.n	80076ba <_reclaim_reent+0x8a>
 80076c8:	4620      	mov	r0, r4
 80076ca:	f000 f819 	bl	8007700 <_free_r>
 80076ce:	e7ba      	b.n	8007646 <_reclaim_reent+0x16>
 80076d0:	680e      	ldr	r6, [r1, #0]
 80076d2:	4620      	mov	r0, r4
 80076d4:	f000 f814 	bl	8007700 <_free_r>
 80076d8:	4631      	mov	r1, r6
 80076da:	e7ef      	b.n	80076bc <_reclaim_reent+0x8c>
 80076dc:	2500      	movs	r5, #0
 80076de:	e7ef      	b.n	80076c0 <_reclaim_reent+0x90>
 80076e0:	bd70      	pop	{r4, r5, r6, pc}
 80076e2:	bf00      	nop
 80076e4:	24000014 	.word	0x24000014

080076e8 <__malloc_lock>:
 80076e8:	4801      	ldr	r0, [pc, #4]	; (80076f0 <__malloc_lock+0x8>)
 80076ea:	f7ff bf7b 	b.w	80075e4 <__retarget_lock_acquire_recursive>
 80076ee:	bf00      	nop
 80076f0:	24026824 	.word	0x24026824

080076f4 <__malloc_unlock>:
 80076f4:	4801      	ldr	r0, [pc, #4]	; (80076fc <__malloc_unlock+0x8>)
 80076f6:	f7ff bf76 	b.w	80075e6 <__retarget_lock_release_recursive>
 80076fa:	bf00      	nop
 80076fc:	24026824 	.word	0x24026824

08007700 <_free_r>:
 8007700:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007702:	2900      	cmp	r1, #0
 8007704:	d048      	beq.n	8007798 <_free_r+0x98>
 8007706:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800770a:	9001      	str	r0, [sp, #4]
 800770c:	2b00      	cmp	r3, #0
 800770e:	f1a1 0404 	sub.w	r4, r1, #4
 8007712:	bfb8      	it	lt
 8007714:	18e4      	addlt	r4, r4, r3
 8007716:	f7ff ffe7 	bl	80076e8 <__malloc_lock>
 800771a:	4a20      	ldr	r2, [pc, #128]	; (800779c <_free_r+0x9c>)
 800771c:	9801      	ldr	r0, [sp, #4]
 800771e:	6813      	ldr	r3, [r2, #0]
 8007720:	4615      	mov	r5, r2
 8007722:	b933      	cbnz	r3, 8007732 <_free_r+0x32>
 8007724:	6063      	str	r3, [r4, #4]
 8007726:	6014      	str	r4, [r2, #0]
 8007728:	b003      	add	sp, #12
 800772a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800772e:	f7ff bfe1 	b.w	80076f4 <__malloc_unlock>
 8007732:	42a3      	cmp	r3, r4
 8007734:	d90b      	bls.n	800774e <_free_r+0x4e>
 8007736:	6821      	ldr	r1, [r4, #0]
 8007738:	1862      	adds	r2, r4, r1
 800773a:	4293      	cmp	r3, r2
 800773c:	bf04      	itt	eq
 800773e:	681a      	ldreq	r2, [r3, #0]
 8007740:	685b      	ldreq	r3, [r3, #4]
 8007742:	6063      	str	r3, [r4, #4]
 8007744:	bf04      	itt	eq
 8007746:	1852      	addeq	r2, r2, r1
 8007748:	6022      	streq	r2, [r4, #0]
 800774a:	602c      	str	r4, [r5, #0]
 800774c:	e7ec      	b.n	8007728 <_free_r+0x28>
 800774e:	461a      	mov	r2, r3
 8007750:	685b      	ldr	r3, [r3, #4]
 8007752:	b10b      	cbz	r3, 8007758 <_free_r+0x58>
 8007754:	42a3      	cmp	r3, r4
 8007756:	d9fa      	bls.n	800774e <_free_r+0x4e>
 8007758:	6811      	ldr	r1, [r2, #0]
 800775a:	1855      	adds	r5, r2, r1
 800775c:	42a5      	cmp	r5, r4
 800775e:	d10b      	bne.n	8007778 <_free_r+0x78>
 8007760:	6824      	ldr	r4, [r4, #0]
 8007762:	4421      	add	r1, r4
 8007764:	1854      	adds	r4, r2, r1
 8007766:	42a3      	cmp	r3, r4
 8007768:	6011      	str	r1, [r2, #0]
 800776a:	d1dd      	bne.n	8007728 <_free_r+0x28>
 800776c:	681c      	ldr	r4, [r3, #0]
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	6053      	str	r3, [r2, #4]
 8007772:	4421      	add	r1, r4
 8007774:	6011      	str	r1, [r2, #0]
 8007776:	e7d7      	b.n	8007728 <_free_r+0x28>
 8007778:	d902      	bls.n	8007780 <_free_r+0x80>
 800777a:	230c      	movs	r3, #12
 800777c:	6003      	str	r3, [r0, #0]
 800777e:	e7d3      	b.n	8007728 <_free_r+0x28>
 8007780:	6825      	ldr	r5, [r4, #0]
 8007782:	1961      	adds	r1, r4, r5
 8007784:	428b      	cmp	r3, r1
 8007786:	bf04      	itt	eq
 8007788:	6819      	ldreq	r1, [r3, #0]
 800778a:	685b      	ldreq	r3, [r3, #4]
 800778c:	6063      	str	r3, [r4, #4]
 800778e:	bf04      	itt	eq
 8007790:	1949      	addeq	r1, r1, r5
 8007792:	6021      	streq	r1, [r4, #0]
 8007794:	6054      	str	r4, [r2, #4]
 8007796:	e7c7      	b.n	8007728 <_free_r+0x28>
 8007798:	b003      	add	sp, #12
 800779a:	bd30      	pop	{r4, r5, pc}
 800779c:	24026664 	.word	0x24026664

080077a0 <_init>:
 80077a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077a2:	bf00      	nop
 80077a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077a6:	bc08      	pop	{r3}
 80077a8:	469e      	mov	lr, r3
 80077aa:	4770      	bx	lr

080077ac <_fini>:
 80077ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077ae:	bf00      	nop
 80077b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077b2:	bc08      	pop	{r3}
 80077b4:	469e      	mov	lr, r3
 80077b6:	4770      	bx	lr
