	 pln0348
	 compiled:  Oct  5 2024  10:09:59

    pin_c
Flags :
Params :
	--assign_unconstrained_pins	in_define_order
	--blif	/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/design195_5_10_top/run_1/synth_1_1/synthesis/fabric_design195_5_10_top_post_synth.eblif
	--clk_map	design195_5_10_top.temp_file_clkmap
	--csv	/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
	--edits	/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/design195_5_10_top/run_1/synth_1_1/synthesis/config.json
	--output	design195_5_10_top_pin_loc.place
	--read_repack	/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/fpga_repack_constraints.xml
	--write_repack	design195_5_10_top_repack_constraints.xml

********************************


********************************


  === pin_c options ===
        xml_name (--xml) : 
        csv_name (--csv) : /nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
       user_pcf_ (--pcf) : 
      blif_name (--blif) : /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/design195_5_10_top/run_1/synth_1_1/synthesis/fabric_design195_5_10_top_post_synth.eblif
 json_name (--port_info) : 
    edits_file (--edits) : /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/design195_5_10_top/run_1/synth_1_1/synthesis/config.json
    output_name (--output) : design195_5_10_top_pin_loc.place
	 assign_method= in_define_order

... reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/design195_5_10_top/run_1/synth_1_1/synthesis/fabric_design195_5_10_top_post_synth.eblif

____ BEGIN pinc_check_blif:  /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/design195_5_10_top/run_1/synth_1_1/synthesis/fabric_design195_5_10_top_post_synth.eblif

  (blif_file)   #inputs= 34  #outputs= 98  topModel= fabric_design195_5_10_top

>>>>> checking BLIF /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/design195_5_10_top/run_1/synth_1_1/synthesis/fabric_design195_5_10_top_post_synth.eblif  ...


=====   passed: YES
-----    topModel: fabric_design195_5_10_top
-----        file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/design195_5_10_top/run_1/synth_1_1/synthesis/fabric_design195_5_10_top_post_synth.eblif
-----     #inputs= 34
-----    #outputs= 98
-----
-----   #ALL_LUTs= 1466
-----       #LUT1= 31
-----       #LUT2= 503
-----       #LUT3= 201
-----       #LUT4= 203
-----       #LUT5= 184
-----       #LUT6= 344
-----    #FFs= 1225
-----
-----     #I_BUFs= 0   #I_FABs= 0
-----     #O_BUFs= 0   #O_FABs= 32
-----   #CLK_BUFs= 0
-----
-----     #I_SERDES= 0
-----       #DSP19X= 0
-----        #DSP38= 9
-----   #TDP_RAM36K= 5
----- #TDP_RAM18KX2= 0
-----
-----    PinGraph: 
=====    passed: YES

=====  BLIF is OK.

           pinc_check_blif STATUS = PASS

------ END pinc_check_blif:  /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/design195_5_10_top/run_1/synth_1_1/synthesis/fabric_design195_5_10_top_post_synth.eblif

  (blif_file)   #inputs= 34  #outputs= 98  topModel= fabric_design195_5_10_top

pin_c: finished read_blif().  #inputs= 34  #outputs= 98

DONE read_design_ports()  #udes_inputs= 34  #udes_outputs= 98


read_PT_CSV() __ Reading csv
  cvs_name= /nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
pin_c CsvReader::read_csv( /nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv )  num_udes_pins= 132
pin_c CSV:  #rows= 5310   #colums= 76
  #RX_cols= 17  #TX_cols= 17  #GPIO_cols= 1

initRows:  num_rows= 5310  num_cols= 76  start_GBOX_GPIO_row_= 367


	  ***  pin_c  read_PT_CSV  SUCCEEDED  ***


	  has_edits_ : /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/design195_5_10_top/run_1/synth_1_1/synthesis/config.json


create_temp_pcf() : 156440.temp_pcf.pcf

--- writing pcf inputs (34)

--- writing pcf outputs (98)

pin_c: reading .pcf from 156440.temp_pcf.pcf

PcfReader::read_pcf_file( 156440.temp_pcf.pcf )
pin_c PCF:  num_pcf_commands= 132  num_internal_pins= 0

	  ***  pin_c  read_PCF  SUCCEEDED  ***
translatePinNames() @ (finalize_edits)

DONE translatePinNames() @ (finalize_edits)
     number of translated pins = 0  (inp:0 out:0)
PCF command translation:  #input translations= 0  #output translations= 0
total number of translated PCF commands = 0

pin_c: writing .place output file: design195_5_10_top_pin_loc.place

written 132 pins to design195_5_10_top_pin_loc.place
  min_pt_row= 13  max_pt_row= 1960
pin_c:  write_clocks_logical_to_physical()..
pin_c:  current directory= /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/design195_5_10_top/run_1/synth_1_1/impl_1_1_1/placement

clock mapping:  # user-design clocks = 1  # device clocks = 1pin_c:  written OK: design195_5_10_top_repack_constraints.xml
full path: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/design195_5_10_top/run_1/synth_1_1/impl_1_1_1/placement/design195_5_10_top_repack_constraints.xml
input was: /nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/fpga_repack_constraints.xml
pin_c:  removed clock-map file: design195_5_10_top.temp_file_clkmap
PinPlacer::map_clocks() returns OK

pin_c done:  read_and_write() succeeded.  map_clk_status= 1

======== pin_c stats:
 --> got 34 inputs and 98 outputs

 ---- inputs(34): ---- 
  I  $clk_buf_$ibuf_clk   trans-->  $clk_buf_$ibuf_clk   placed at (51 44 _23)  device: BOOT_PWM2_GPIO_12  pt_row: 59  Fullchip_N: fpga_pad_c[12]
  I  $ibuf_in[0]   trans-->  $ibuf_in[0]   placed at (51 44 _22)  device: BOOT_PWM3_GPIO_13  pt_row: 60  Fullchip_N: fpga_pad_c[13]
  I  $ibuf_in[10]   trans-->  $ibuf_in[10]   placed at (51 44 _21)  device: BOOT_UART_CTS_GPIO_14  pt_row: 61  Fullchip_N: fpga_pad_c[14]
  I  $ibuf_in[11]   trans-->  $ibuf_in[11]   placed at (51 44 _20)  device: BOOT_UART_RTS_GPIO_15  pt_row: 62  Fullchip_N: fpga_pad_c[15]
  I  $ibuf_in[12]   trans-->  $ibuf_in[12]   placed at (48 44 _23)  device: BOOT_CONFIG_DONE_GPIO_0  pt_row: 47  Fullchip_N: fpga_pad_c[0]
  I  $ibuf_in[13]   trans-->  $ibuf_in[13]   placed at (48 44 _22)  device: BOOT_CONFIG_ERROR_GPIO_1  pt_row: 48  Fullchip_N: fpga_pad_c[1]
  I  $ibuf_in[14]   trans-->  $ibuf_in[14]   placed at (48 44 _21)  device: BOOT_UART_TX_GPIO_2  pt_row: 49  Fullchip_N: fpga_pad_c[2]
  I  $ibuf_in[15]   trans-->  $ibuf_in[15]   placed at (48 44 _20)  device: BOOT_UART_RX_GPIO_3  pt_row: 50  Fullchip_N: fpga_pad_c[3]
  I  $ibuf_in[16]   trans-->  $ibuf_in[16]   placed at (48 44 _19)  device: BOOT_SPI_CS_GPIO_4  pt_row: 51  Fullchip_N: fpga_pad_c[4]
  I  $ibuf_in[17]   trans-->  $ibuf_in[17]   placed at (48 44 _18)  device: BOOT_SPI_MOSI_DQ0_GPIO_5  pt_row: 52  Fullchip_N: fpga_pad_c[5]
  I  $ibuf_in[18]   trans-->  $ibuf_in[18]   placed at (48 44 _17)  device: BOOT_SPI_MISO_DQ1_GPIO_6  pt_row: 53  Fullchip_N: fpga_pad_c[6]
  I  $ibuf_in[19]   trans-->  $ibuf_in[19]   placed at (48 44 _16)  device: BOOT_SPI_DQ2_GPIO_7  pt_row: 54  Fullchip_N: fpga_pad_c[7]
  I  $ibuf_in[1]   trans-->  $ibuf_in[1]   placed at (48 44 _15)  device: BOOT_SPI_DQ3_GPIO_8  pt_row: 55  Fullchip_N: fpga_pad_c[8]
  I  $ibuf_in[20]   trans-->  $ibuf_in[20]   placed at (48 44 _14)  device: BOOT_I2C_SDA_GPIO_9  pt_row: 56  Fullchip_N: fpga_pad_c[9]
  I  $ibuf_in[21]   trans-->  $ibuf_in[21]   placed at (48 44 _13)  device: BOOT_PWM0_GPIO_10  pt_row: 57  Fullchip_N: fpga_pad_c[10]
  I  $ibuf_in[22]   trans-->  $ibuf_in[22]   placed at (48 44 _12)  device: BOOT_PWM1_GPIO_11  pt_row: 58  Fullchip_N: fpga_pad_c[11]
  I  $ibuf_in[23]   trans-->  $ibuf_in[23]   placed at (1 2 _17)  device: HR_1_0_0P  pt_row: 375  Fullchip_N: g2f_rx_dpa_lock
  I  $ibuf_in[24]   trans-->  $ibuf_in[24]   placed at (1 3 _23)  device: HR_1_0_0P  pt_row: 389  Fullchip_N: g2f_rx_dvalid_A
  I  $ibuf_in[25]   trans-->  $ibuf_in[25]   placed at (1 3 _12)  device: HR_1_1_0N  pt_row: 400  Fullchip_N: g2f_rx_dvalid_B
  I  $ibuf_in[26]   trans-->  $ibuf_in[26]   placed at (1 4 _23)  device: HR_1_2_1P  pt_row: 425  Fullchip_N: g2f_rx_dvalid_A
  I  $ibuf_in[27]   trans-->  $ibuf_in[27]   placed at (1 4 _12)  device: HR_1_3_1N  pt_row: 436  Fullchip_N: g2f_rx_dvalid_B
  I  $ibuf_in[28]   trans-->  $ibuf_in[28]   placed at (1 5 _23)  device: HR_1_4_2P  pt_row: 461  Fullchip_N: g2f_rx_dvalid_A
	  ... ...


 ---- outputs(98): ---- 
  O  $auto_131908   trans-->  $auto_131908   placed at (49 44 _71)  device: BOOT_CONFIG_DONE_GPIO_0  pt_row: 15  Fullchip_N: fpga_pad_i[0]  CustomerInternal_BU: SOC_GPIO0_O
  O  $auto_131909   trans-->  $auto_131909   placed at (49 44 _70)  device: BOOT_CONFIG_ERROR_GPIO_1  pt_row: 16  Fullchip_N: fpga_pad_i[1]  CustomerInternal_BU: SOC_GPIO1_O
  O  $auto_131910   trans-->  $auto_131910   placed at (49 44 _69)  device: BOOT_UART_TX_GPIO_2  pt_row: 17  Fullchip_N: fpga_pad_i[2]  CustomerInternal_BU: SOC_GPIO2_O
  O  $auto_131911   trans-->  $auto_131911   placed at (49 44 _68)  device: BOOT_UART_RX_GPIO_3  pt_row: 18  Fullchip_N: fpga_pad_i[3]  CustomerInternal_BU: SOC_GPIO3_O
  O  $auto_131912   trans-->  $auto_131912   placed at (49 44 _67)  device: BOOT_SPI_CS_GPIO_4  pt_row: 19  Fullchip_N: fpga_pad_i[4]  CustomerInternal_BU: SOC_GPIO4_O
  O  $auto_131913   trans-->  $auto_131913   placed at (49 44 _66)  device: BOOT_SPI_MOSI_DQ0_GPIO_5  pt_row: 20  Fullchip_N: fpga_pad_i[5]  CustomerInternal_BU: SOC_GPIO5_O
  O  $auto_131914   trans-->  $auto_131914   placed at (49 44 _65)  device: BOOT_SPI_MISO_DQ1_GPIO_6  pt_row: 21  Fullchip_N: fpga_pad_i[6]  CustomerInternal_BU: SOC_GPIO6_O
  O  $auto_131915   trans-->  $auto_131915   placed at (49 44 _64)  device: BOOT_SPI_DQ2_GPIO_7  pt_row: 22  Fullchip_N: fpga_pad_i[7]  CustomerInternal_BU: SOC_GPIO7_O
  O  $auto_131916   trans-->  $auto_131916   placed at (49 44 _63)  device: BOOT_SPI_DQ3_GPIO_8  pt_row: 23  Fullchip_N: fpga_pad_i[8]  CustomerInternal_BU: SOC_GPIO16_O
  O  $auto_131917   trans-->  $auto_131917   placed at (49 44 _62)  device: BOOT_I2C_SDA_GPIO_9  pt_row: 24  Fullchip_N: fpga_pad_i[9]  CustomerInternal_BU: SOC_GPIO17_O
  O  $auto_131918   trans-->  $auto_131918   placed at (49 44 _61)  device: BOOT_PWM0_GPIO_10  pt_row: 25  Fullchip_N: fpga_pad_i[10]  CustomerInternal_BU: SOC_GPIO18_O
  O  $auto_131919   trans-->  $auto_131919   placed at (49 44 _60)  device: BOOT_PWM1_GPIO_11  pt_row: 26  Fullchip_N: fpga_pad_i[11]  CustomerInternal_BU: SOC_GPIO19_O
  O  $auto_131920   trans-->  $auto_131920   placed at (49 44 _59)  device: BOOT_PWM2_GPIO_12  pt_row: 27  Fullchip_N: fpga_pad_i[12]  CustomerInternal_BU: SOC_GPIO20_O
  O  $auto_131921   trans-->  $auto_131921   placed at (49 44 _58)  device: BOOT_PWM3_GPIO_13  pt_row: 28  Fullchip_N: fpga_pad_i[13]  CustomerInternal_BU: SOC_GPIO21_O
  O  $auto_131922   trans-->  $auto_131922   placed at (49 44 _57)  device: BOOT_UART_CTS_GPIO_14  pt_row: 29  Fullchip_N: fpga_pad_i[14]  CustomerInternal_BU: SOC_GPIO22_O
  O  $auto_131923   trans-->  $auto_131923   placed at (49 44 _56)  device: BOOT_UART_RTS_GPIO_15  pt_row: 30  Fullchip_N: fpga_pad_i[15]  CustomerInternal_BU: SOC_GPIO23_O
  O  $auto_131924   trans-->  $auto_131924   placed at (51 44 _71)  device: BOOT_CONFIG_DONE_GPIO_0  pt_row: 31  Fullchip_N: fpga_pad_oen[0]  CustomerInternal_BU: SOC_GPIO0_O
  O  $auto_131925   trans-->  $auto_131925   placed at (51 44 _70)  device: BOOT_CONFIG_ERROR_GPIO_1  pt_row: 32  Fullchip_N: fpga_pad_oen[1]  CustomerInternal_BU: SOC_GPIO1_O
  O  $auto_131926   trans-->  $auto_131926   placed at (51 44 _69)  device: BOOT_UART_TX_GPIO_2  pt_row: 33  Fullchip_N: fpga_pad_oen[2]  CustomerInternal_BU: SOC_GPIO2_O
  O  $auto_131927   trans-->  $auto_131927   placed at (51 44 _68)  device: BOOT_UART_RX_GPIO_3  pt_row: 34  Fullchip_N: fpga_pad_oen[3]  CustomerInternal_BU: SOC_GPIO3_O
  O  $auto_131928   trans-->  $auto_131928   placed at (51 44 _67)  device: BOOT_SPI_CS_GPIO_4  pt_row: 35  Fullchip_N: fpga_pad_oen[4]  CustomerInternal_BU: SOC_GPIO4_O
  O  $auto_131929   trans-->  $auto_131929   placed at (51 44 _66)  device: BOOT_SPI_MOSI_DQ0_GPIO_5  pt_row: 36  Fullchip_N: fpga_pad_oen[5]  CustomerInternal_BU: SOC_GPIO5_O
	  ... ...


 <----- pin_c got 34 inputs and 98 outputs
 <-- pin_c placed 34 inputs and 98 outputs
  min_pt_row= 15  max_pt_row= 1962

ROW-RECORD stats ( numRows= 5310 )
              No_dir : 710
           Input_dir : 1992
          Output_dir : 1320
         HasBoth_dir : 840
      AllEnabled_dir : 448
        #AXI = 0
       #GPIO = 50
  #GBOX_GPIO = 4880
   #inp_colm A2F = 1815
   #out_colm F2A = 3395
======== end pin_c stats.

======== pin_c summary:
   Pin Table csv :  /nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
       BLIF file :  /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/design195_5_10_top/run_1/synth_1_1/synthesis/fabric_design195_5_10_top_post_synth.eblif
        total design inputs: 34   placed design inputs: 34
       total design outputs: 98   placed design outputs: 98
     pin_c output :  design195_5_10_top_pin_loc.place
     auto-PCF : TRUE
     has edits (config.json) : /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/design195_5_10_top/run_1/synth_1_1/synthesis/config.json
     number of translated pins = 0  (input: 0  output: 0)
                clk_map_file : design195_5_10_top.temp_file_clkmap
           check BLIF status : PASS
  pinc_trace verbosity= 3
======== end pin_c summary.

deal_pinc() succeeded.

