{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757585406478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757585406483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 11 12:10:06 2025 " "Processing started: Thu Sep 11 12:10:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757585406483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757585406483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HDL_TP1_EX2 -c add8b " "Command: quartus_map --read_settings_files=on --write_settings_files=off HDL_TP1_EX2 -c add8b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757585406483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1757585406852 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1757585406852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add8b.v 1 1 " "Found 1 design units, including 1 entities, in source file add8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 add8b " "Found entity 1: add8b" {  } { { "add8b.v" "" { Text "C:/quartus/HDL_TP1_EX2/add8b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757585416791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757585416791 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "add8b.v(5) " "Verilog HDL error at add8b.v(5): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "add8b.v" "" { Text "C:/quartus/HDL_TP1_EX2/add8b.v" 5 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1757585416792 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "add8b.v(6) " "Verilog HDL error at add8b.v(6): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "add8b.v" "" { Text "C:/quartus/HDL_TP1_EX2/add8b.v" 6 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1757585416792 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "S unpacked add8b.v(9) " "Verilog HDL Port Declaration warning at add8b.v(9): port declaration for \"S\" declares unpacked dimensions but the data type declaration does not" {  } { { "add8b.v" "" { Text "C:/quartus/HDL_TP1_EX2/add8b.v" 9 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1757585416792 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "S add8b.v(8) " "HDL info at add8b.v(8): see declaration for object \"S\"" {  } { { "add8b.v" "" { Text "C:/quartus/HDL_TP1_EX2/add8b.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757585416792 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "S packed add8b.v(9) " "Verilog HDL Port Declaration warning at add8b.v(9): data type declaration for \"S\" declares packed dimensions but the port declaration declaration does not" {  } { { "add8b.v" "" { Text "C:/quartus/HDL_TP1_EX2/add8b.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1757585416793 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "a add8b.v(14) " "Verilog HDL error at add8b.v(14): object \"a\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "add8b.v" "" { Text "C:/quartus/HDL_TP1_EX2/add8b.v" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1757585416793 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "b add8b.v(14) " "Verilog HDL error at add8b.v(14): object \"b\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "add8b.v" "" { Text "C:/quartus/HDL_TP1_EX2/add8b.v" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1757585416793 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757585416864 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 11 12:10:16 2025 " "Processing ended: Thu Sep 11 12:10:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757585416864 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757585416864 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757585416864 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757585416864 ""}
