Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Mar 27 19:53:18 2023
| Host         : DESKTOP-OK3HDTO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Execute_timing_summary_routed.rpt -pb Execute_timing_summary_routed.pb -rpx Execute_timing_summary_routed.rpx -warn_on_violation
| Design       : Execute
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   72          inf        0.000                      0                   72           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ALUSrc
                            (input port)
  Destination:            ALUResult[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.295ns  (logic 2.836ns (10.785%)  route 23.459ns (89.215%))
  Logic Levels:           19  (LUT3=1 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ALUSrc (IN)
                         net (fo=514, unset)          0.973     0.973    ALU_inst/ALUSrc
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  ALU_inst/ALUResult[2]_INST_0_i_10/O
                         net (fo=131, routed)         5.080     6.177    ALU_inst/RD2[0]
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.301 r  ALU_inst/ALUResult[22]_INST_0_i_137/O
                         net (fo=5, routed)           1.139     7.440    ALU_inst/ALUResult[22]_INST_0_i_137_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.564 r  ALU_inst/ALUResult[22]_INST_0_i_120/O
                         net (fo=4, routed)           1.120     8.684    ALU_inst/ALUResult[22]_INST_0_i_120_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.808 f  ALU_inst/ALUResult[22]_INST_0_i_103/O
                         net (fo=3, routed)           0.647     9.455    ALU_inst/ALUResult[22]_INST_0_i_103_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.579 r  ALU_inst/ALUResult[22]_INST_0_i_82/O
                         net (fo=2, routed)           1.029    10.608    ALU_inst/ALUResult[22]_INST_0_i_82_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.732 r  ALU_inst/ALUResult[27]_INST_0_i_82/O
                         net (fo=2, routed)           1.394    12.125    ALU_inst/ALUResult[27]_INST_0_i_82_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I4_O)        0.124    12.249 r  ALU_inst/ALUResult[22]_INST_0_i_60/O
                         net (fo=2, routed)           0.957    13.206    ALU_inst/ALUResult[22]_INST_0_i_60_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124    13.330 r  ALU_inst/ALUResult[22]_INST_0_i_42/O
                         net (fo=2, routed)           0.887    14.218    ALU_inst/ALUResult[22]_INST_0_i_42_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124    14.342 f  ALU_inst/ALUResult[22]_INST_0_i_32/O
                         net (fo=3, routed)           0.923    15.265    ALU_inst/ALUResult[22]_INST_0_i_32_n_0
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.124    15.389 r  ALU_inst/ALUResult[22]_INST_0_i_37/O
                         net (fo=2, routed)           1.242    16.630    ALU_inst/ALUResult[22]_INST_0_i_37_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124    16.754 r  ALU_inst/ALUResult[24]_INST_0_i_27/O
                         net (fo=2, routed)           0.856    17.610    ALU_inst/ALUResult[24]_INST_0_i_27_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.124    17.734 r  ALU_inst/ALUResult[24]_INST_0_i_21/O
                         net (fo=2, routed)           1.019    18.754    ALU_inst/ALUResult[24]_INST_0_i_21_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124    18.878 r  ALU_inst/ALUResult[22]_INST_0_i_10/O
                         net (fo=4, routed)           1.007    19.884    ALU_inst/ALUResult[22]_INST_0_i_10_n_0
    SLICE_X7Y17          LUT5 (Prop_lut5_I1_O)        0.124    20.008 r  ALU_inst/ALUResult[30]_INST_0_i_22/O
                         net (fo=1, routed)           0.639    20.647    ALU_inst/ALUResult[30]_INST_0_i_22_n_0
    SLICE_X6Y17          LUT5 (Prop_lut5_I0_O)        0.150    20.797 f  ALU_inst/ALUResult[30]_INST_0_i_18/O
                         net (fo=1, routed)           0.316    21.113    ALU_inst/ALUResult[30]_INST_0_i_18_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I0_O)        0.348    21.461 r  ALU_inst/ALUResult[30]_INST_0_i_12/O
                         net (fo=3, routed)           0.830    22.291    ALU_inst/ALUResult[30]_INST_0_i_12_n_0
    SLICE_X6Y19          LUT5 (Prop_lut5_I2_O)        0.150    22.441 r  ALU_inst/ALUResult[29]_INST_0_i_4/O
                         net (fo=3, routed)           1.452    23.893    ALU_inst/multi_result[29]
    SLICE_X12Y21         LUT6 (Prop_lut6_I3_O)        0.328    24.221 r  ALU_inst/ALUResult[29]_INST_0_i_2/O
                         net (fo=1, routed)           0.977    25.198    ALU_inst/ALUResult[29]_INST_0_i_2_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    25.322 r  ALU_inst/ALUResult[29]_INST_0/O
                         net (fo=0)                   0.973    26.295    ALUResult[29]
                                                                      r  ALUResult[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrc
                            (input port)
  Destination:            ALUResult[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.117ns  (logic 2.356ns (9.021%)  route 23.761ns (90.979%))
  Logic Levels:           19  (LUT3=1 LUT5=2 LUT6=16)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ALUSrc (IN)
                         net (fo=514, unset)          0.973     0.973    ALU_inst/ALUSrc
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  ALU_inst/ALUResult[2]_INST_0_i_10/O
                         net (fo=131, routed)         5.080     6.177    ALU_inst/RD2[0]
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.301 r  ALU_inst/ALUResult[22]_INST_0_i_137/O
                         net (fo=5, routed)           1.139     7.440    ALU_inst/ALUResult[22]_INST_0_i_137_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.564 r  ALU_inst/ALUResult[22]_INST_0_i_120/O
                         net (fo=4, routed)           1.120     8.684    ALU_inst/ALUResult[22]_INST_0_i_120_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.808 f  ALU_inst/ALUResult[22]_INST_0_i_103/O
                         net (fo=3, routed)           0.647     9.455    ALU_inst/ALUResult[22]_INST_0_i_103_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.579 r  ALU_inst/ALUResult[22]_INST_0_i_82/O
                         net (fo=2, routed)           1.029    10.608    ALU_inst/ALUResult[22]_INST_0_i_82_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.732 r  ALU_inst/ALUResult[27]_INST_0_i_82/O
                         net (fo=2, routed)           1.394    12.125    ALU_inst/ALUResult[27]_INST_0_i_82_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I4_O)        0.124    12.249 r  ALU_inst/ALUResult[22]_INST_0_i_60/O
                         net (fo=2, routed)           0.957    13.206    ALU_inst/ALUResult[22]_INST_0_i_60_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124    13.330 r  ALU_inst/ALUResult[22]_INST_0_i_42/O
                         net (fo=2, routed)           0.887    14.218    ALU_inst/ALUResult[22]_INST_0_i_42_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124    14.342 f  ALU_inst/ALUResult[22]_INST_0_i_32/O
                         net (fo=3, routed)           0.923    15.265    ALU_inst/ALUResult[22]_INST_0_i_32_n_0
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.124    15.389 r  ALU_inst/ALUResult[22]_INST_0_i_37/O
                         net (fo=2, routed)           1.043    16.431    ALU_inst/ALUResult[22]_INST_0_i_37_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.124    16.555 r  ALU_inst/ALUResult[22]_INST_0_i_22/O
                         net (fo=3, routed)           0.959    17.514    ALU_inst/ALUResult[22]_INST_0_i_22_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I0_O)        0.124    17.638 r  ALU_inst/ALUResult[24]_INST_0_i_22/O
                         net (fo=2, routed)           1.004    18.642    ALU_inst/ALUResult[24]_INST_0_i_22_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I5_O)        0.124    18.766 r  ALU_inst/ALUResult[24]_INST_0_i_11/O
                         net (fo=5, routed)           0.824    19.590    ALU_inst/ALUResult[24]_INST_0_i_11_n_0
    SLICE_X7Y17          LUT6 (Prop_lut6_I2_O)        0.124    19.714 f  ALU_inst/ALUResult[31]_INST_0_i_28/O
                         net (fo=1, routed)           0.878    20.592    ALU_inst/ALUResult[31]_INST_0_i_28_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I1_O)        0.124    20.716 r  ALU_inst/ALUResult[31]_INST_0_i_19/O
                         net (fo=1, routed)           0.633    21.349    ALU_inst/ALUResult[31]_INST_0_i_19_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I0_O)        0.124    21.473 r  ALU_inst/ALUResult[31]_INST_0_i_13/O
                         net (fo=1, routed)           0.831    22.304    ALU_inst/ALUResult[31]_INST_0_i_13_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.124    22.428 r  ALU_inst/ALUResult[31]_INST_0_i_4/O
                         net (fo=3, routed)           1.576    24.004    ALU_inst/multi_result[31]
    SLICE_X3Y24          LUT6 (Prop_lut6_I3_O)        0.124    24.128 r  ALU_inst/ALUResult[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.892    25.020    ALU_inst/ALUResult[31]_INST_0_i_2_n_0
    SLICE_X4Y25          LUT5 (Prop_lut5_I2_O)        0.124    25.144 r  ALU_inst/ALUResult[31]_INST_0/O
                         net (fo=0)                   0.973    26.117    ALUResult[31]
                                                                      r  ALUResult[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrc
                            (input port)
  Destination:            ALUResult[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.877ns  (logic 2.692ns (10.403%)  route 23.185ns (89.597%))
  Logic Levels:           18  (LUT3=1 LUT5=4 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ALUSrc (IN)
                         net (fo=514, unset)          0.973     0.973    ALU_inst/ALUSrc
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  ALU_inst/ALUResult[2]_INST_0_i_10/O
                         net (fo=131, routed)         5.080     6.177    ALU_inst/RD2[0]
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.301 r  ALU_inst/ALUResult[22]_INST_0_i_137/O
                         net (fo=5, routed)           1.139     7.440    ALU_inst/ALUResult[22]_INST_0_i_137_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.564 r  ALU_inst/ALUResult[22]_INST_0_i_120/O
                         net (fo=4, routed)           1.120     8.684    ALU_inst/ALUResult[22]_INST_0_i_120_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.808 f  ALU_inst/ALUResult[22]_INST_0_i_103/O
                         net (fo=3, routed)           0.647     9.455    ALU_inst/ALUResult[22]_INST_0_i_103_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.579 r  ALU_inst/ALUResult[22]_INST_0_i_82/O
                         net (fo=2, routed)           1.029    10.608    ALU_inst/ALUResult[22]_INST_0_i_82_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.732 r  ALU_inst/ALUResult[27]_INST_0_i_82/O
                         net (fo=2, routed)           1.394    12.125    ALU_inst/ALUResult[27]_INST_0_i_82_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I4_O)        0.124    12.249 r  ALU_inst/ALUResult[22]_INST_0_i_60/O
                         net (fo=2, routed)           0.957    13.206    ALU_inst/ALUResult[22]_INST_0_i_60_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124    13.330 r  ALU_inst/ALUResult[22]_INST_0_i_42/O
                         net (fo=2, routed)           0.887    14.218    ALU_inst/ALUResult[22]_INST_0_i_42_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124    14.342 f  ALU_inst/ALUResult[22]_INST_0_i_32/O
                         net (fo=3, routed)           0.923    15.265    ALU_inst/ALUResult[22]_INST_0_i_32_n_0
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.124    15.389 r  ALU_inst/ALUResult[22]_INST_0_i_37/O
                         net (fo=2, routed)           1.242    16.630    ALU_inst/ALUResult[22]_INST_0_i_37_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124    16.754 r  ALU_inst/ALUResult[24]_INST_0_i_27/O
                         net (fo=2, routed)           0.856    17.610    ALU_inst/ALUResult[24]_INST_0_i_27_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.124    17.734 r  ALU_inst/ALUResult[24]_INST_0_i_21/O
                         net (fo=2, routed)           1.019    18.754    ALU_inst/ALUResult[24]_INST_0_i_21_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124    18.878 r  ALU_inst/ALUResult[22]_INST_0_i_10/O
                         net (fo=4, routed)           1.218    20.095    ALU_inst/ALUResult[22]_INST_0_i_10_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I3_O)        0.150    20.245 r  ALU_inst/ALUResult[24]_INST_0_i_12/O
                         net (fo=3, routed)           1.119    21.364    ALU_inst/ALUResult[24]_INST_0_i_12_n_0
    SLICE_X6Y17          LUT5 (Prop_lut5_I0_O)        0.354    21.718 r  ALU_inst/ALUResult[27]_INST_0_i_15/O
                         net (fo=3, routed)           0.819    22.537    ALU_inst/ALUResult[27]_INST_0_i_15_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.328    22.865 r  ALU_inst/ALUResult[26]_INST_0_i_4/O
                         net (fo=3, routed)           0.979    23.844    ALU_inst/multi_result[26]
    SLICE_X5Y25          LUT6 (Prop_lut6_I1_O)        0.124    23.968 r  ALU_inst/ALUResult[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.812    24.780    ALU_inst/ALUResult[26]_INST_0_i_3_n_0
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.124    24.904 r  ALU_inst/ALUResult[26]_INST_0/O
                         net (fo=0)                   0.973    25.877    ALUResult[26]
                                                                      r  ALUResult[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrc
                            (input port)
  Destination:            ALUResult[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.870ns  (logic 2.922ns (11.295%)  route 22.948ns (88.705%))
  Logic Levels:           18  (LUT3=2 LUT5=3 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ALUSrc (IN)
                         net (fo=514, unset)          0.973     0.973    ALU_inst/ALUSrc
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  ALU_inst/ALUResult[2]_INST_0_i_10/O
                         net (fo=131, routed)         5.080     6.177    ALU_inst/RD2[0]
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.301 r  ALU_inst/ALUResult[22]_INST_0_i_137/O
                         net (fo=5, routed)           1.139     7.440    ALU_inst/ALUResult[22]_INST_0_i_137_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.564 r  ALU_inst/ALUResult[22]_INST_0_i_120/O
                         net (fo=4, routed)           1.120     8.684    ALU_inst/ALUResult[22]_INST_0_i_120_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.808 f  ALU_inst/ALUResult[22]_INST_0_i_103/O
                         net (fo=3, routed)           0.647     9.455    ALU_inst/ALUResult[22]_INST_0_i_103_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.579 r  ALU_inst/ALUResult[22]_INST_0_i_82/O
                         net (fo=2, routed)           1.029    10.608    ALU_inst/ALUResult[22]_INST_0_i_82_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.732 r  ALU_inst/ALUResult[27]_INST_0_i_82/O
                         net (fo=2, routed)           1.394    12.125    ALU_inst/ALUResult[27]_INST_0_i_82_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I4_O)        0.124    12.249 r  ALU_inst/ALUResult[22]_INST_0_i_60/O
                         net (fo=2, routed)           0.957    13.206    ALU_inst/ALUResult[22]_INST_0_i_60_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124    13.330 r  ALU_inst/ALUResult[22]_INST_0_i_42/O
                         net (fo=2, routed)           0.887    14.218    ALU_inst/ALUResult[22]_INST_0_i_42_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124    14.342 f  ALU_inst/ALUResult[22]_INST_0_i_32/O
                         net (fo=3, routed)           0.923    15.265    ALU_inst/ALUResult[22]_INST_0_i_32_n_0
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.124    15.389 r  ALU_inst/ALUResult[22]_INST_0_i_37/O
                         net (fo=2, routed)           1.242    16.630    ALU_inst/ALUResult[22]_INST_0_i_37_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124    16.754 r  ALU_inst/ALUResult[24]_INST_0_i_27/O
                         net (fo=2, routed)           0.856    17.610    ALU_inst/ALUResult[24]_INST_0_i_27_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.124    17.734 r  ALU_inst/ALUResult[24]_INST_0_i_21/O
                         net (fo=2, routed)           1.019    18.754    ALU_inst/ALUResult[24]_INST_0_i_21_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124    18.878 r  ALU_inst/ALUResult[22]_INST_0_i_10/O
                         net (fo=4, routed)           1.218    20.095    ALU_inst/ALUResult[22]_INST_0_i_10_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I3_O)        0.150    20.245 r  ALU_inst/ALUResult[24]_INST_0_i_12/O
                         net (fo=3, routed)           1.119    21.364    ALU_inst/ALUResult[24]_INST_0_i_12_n_0
    SLICE_X6Y17          LUT5 (Prop_lut5_I0_O)        0.354    21.718 r  ALU_inst/ALUResult[27]_INST_0_i_15/O
                         net (fo=3, routed)           0.819    22.537    ALU_inst/ALUResult[27]_INST_0_i_15_n_0
    SLICE_X5Y18          LUT3 (Prop_lut3_I0_O)        0.356    22.893 r  ALU_inst/ALUResult[25]_INST_0_i_4/O
                         net (fo=3, routed)           1.121    24.014    ALU_inst/multi_result[25]
    SLICE_X9Y23          LUT6 (Prop_lut6_I1_O)        0.326    24.340 r  ALU_inst/ALUResult[25]_INST_0_i_3/O
                         net (fo=1, routed)           0.433    24.773    ALU_inst/ALUResult[25]_INST_0_i_3_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I4_O)        0.124    24.897 r  ALU_inst/ALUResult[25]_INST_0/O
                         net (fo=0)                   0.973    25.870    ALUResult[25]
                                                                      r  ALUResult[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrc
                            (input port)
  Destination:            ALUResult[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.737ns  (logic 2.692ns (10.460%)  route 23.045ns (89.540%))
  Logic Levels:           18  (LUT3=1 LUT5=3 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ALUSrc (IN)
                         net (fo=514, unset)          0.973     0.973    ALU_inst/ALUSrc
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  ALU_inst/ALUResult[2]_INST_0_i_10/O
                         net (fo=131, routed)         5.080     6.177    ALU_inst/RD2[0]
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.301 r  ALU_inst/ALUResult[22]_INST_0_i_137/O
                         net (fo=5, routed)           1.139     7.440    ALU_inst/ALUResult[22]_INST_0_i_137_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.564 r  ALU_inst/ALUResult[22]_INST_0_i_120/O
                         net (fo=4, routed)           1.120     8.684    ALU_inst/ALUResult[22]_INST_0_i_120_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.808 f  ALU_inst/ALUResult[22]_INST_0_i_103/O
                         net (fo=3, routed)           0.647     9.455    ALU_inst/ALUResult[22]_INST_0_i_103_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.579 r  ALU_inst/ALUResult[22]_INST_0_i_82/O
                         net (fo=2, routed)           1.029    10.608    ALU_inst/ALUResult[22]_INST_0_i_82_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.732 r  ALU_inst/ALUResult[27]_INST_0_i_82/O
                         net (fo=2, routed)           1.394    12.125    ALU_inst/ALUResult[27]_INST_0_i_82_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I4_O)        0.124    12.249 r  ALU_inst/ALUResult[22]_INST_0_i_60/O
                         net (fo=2, routed)           0.957    13.206    ALU_inst/ALUResult[22]_INST_0_i_60_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124    13.330 r  ALU_inst/ALUResult[22]_INST_0_i_42/O
                         net (fo=2, routed)           0.887    14.218    ALU_inst/ALUResult[22]_INST_0_i_42_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124    14.342 f  ALU_inst/ALUResult[22]_INST_0_i_32/O
                         net (fo=3, routed)           0.923    15.265    ALU_inst/ALUResult[22]_INST_0_i_32_n_0
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.124    15.389 r  ALU_inst/ALUResult[22]_INST_0_i_37/O
                         net (fo=2, routed)           1.242    16.630    ALU_inst/ALUResult[22]_INST_0_i_37_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124    16.754 r  ALU_inst/ALUResult[24]_INST_0_i_27/O
                         net (fo=2, routed)           0.856    17.610    ALU_inst/ALUResult[24]_INST_0_i_27_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.124    17.734 r  ALU_inst/ALUResult[24]_INST_0_i_21/O
                         net (fo=2, routed)           1.019    18.754    ALU_inst/ALUResult[24]_INST_0_i_21_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124    18.878 r  ALU_inst/ALUResult[22]_INST_0_i_10/O
                         net (fo=4, routed)           1.218    20.095    ALU_inst/ALUResult[22]_INST_0_i_10_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I3_O)        0.150    20.245 r  ALU_inst/ALUResult[24]_INST_0_i_12/O
                         net (fo=3, routed)           1.119    21.364    ALU_inst/ALUResult[24]_INST_0_i_12_n_0
    SLICE_X6Y17          LUT5 (Prop_lut5_I0_O)        0.354    21.718 r  ALU_inst/ALUResult[27]_INST_0_i_15/O
                         net (fo=3, routed)           0.821    22.539    ALU_inst/ALUResult[27]_INST_0_i_15_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I4_O)        0.328    22.867 r  ALU_inst/ALUResult[27]_INST_0_i_4/O
                         net (fo=3, routed)           0.979    23.846    ALU_inst/multi_result[27]
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.124    23.970 r  ALU_inst/ALUResult[27]_INST_0_i_1/O
                         net (fo=1, routed)           0.670    24.640    ALU_inst/ALUResult[27]_INST_0_i_1_n_0
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.124    24.764 r  ALU_inst/ALUResult[27]_INST_0/O
                         net (fo=0)                   0.973    25.737    ALUResult[27]
                                                                      r  ALUResult[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrc
                            (input port)
  Destination:            ALUResult[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.342ns  (logic 2.606ns (10.283%)  route 22.736ns (89.717%))
  Logic Levels:           19  (LUT3=2 LUT5=4 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ALUSrc (IN)
                         net (fo=514, unset)          0.973     0.973    ALU_inst/ALUSrc
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  ALU_inst/ALUResult[2]_INST_0_i_10/O
                         net (fo=131, routed)         5.080     6.177    ALU_inst/RD2[0]
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.301 r  ALU_inst/ALUResult[22]_INST_0_i_137/O
                         net (fo=5, routed)           1.139     7.440    ALU_inst/ALUResult[22]_INST_0_i_137_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.564 r  ALU_inst/ALUResult[22]_INST_0_i_120/O
                         net (fo=4, routed)           1.120     8.684    ALU_inst/ALUResult[22]_INST_0_i_120_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.808 f  ALU_inst/ALUResult[22]_INST_0_i_103/O
                         net (fo=3, routed)           0.647     9.455    ALU_inst/ALUResult[22]_INST_0_i_103_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.579 r  ALU_inst/ALUResult[22]_INST_0_i_82/O
                         net (fo=2, routed)           1.029    10.608    ALU_inst/ALUResult[22]_INST_0_i_82_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.732 r  ALU_inst/ALUResult[27]_INST_0_i_82/O
                         net (fo=2, routed)           1.394    12.125    ALU_inst/ALUResult[27]_INST_0_i_82_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I4_O)        0.124    12.249 r  ALU_inst/ALUResult[22]_INST_0_i_60/O
                         net (fo=2, routed)           0.957    13.206    ALU_inst/ALUResult[22]_INST_0_i_60_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124    13.330 r  ALU_inst/ALUResult[22]_INST_0_i_42/O
                         net (fo=2, routed)           0.887    14.218    ALU_inst/ALUResult[22]_INST_0_i_42_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124    14.342 f  ALU_inst/ALUResult[22]_INST_0_i_32/O
                         net (fo=3, routed)           0.923    15.265    ALU_inst/ALUResult[22]_INST_0_i_32_n_0
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.124    15.389 r  ALU_inst/ALUResult[22]_INST_0_i_37/O
                         net (fo=2, routed)           1.242    16.630    ALU_inst/ALUResult[22]_INST_0_i_37_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124    16.754 r  ALU_inst/ALUResult[24]_INST_0_i_27/O
                         net (fo=2, routed)           0.856    17.610    ALU_inst/ALUResult[24]_INST_0_i_27_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.124    17.734 r  ALU_inst/ALUResult[24]_INST_0_i_21/O
                         net (fo=2, routed)           1.019    18.754    ALU_inst/ALUResult[24]_INST_0_i_21_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124    18.878 r  ALU_inst/ALUResult[22]_INST_0_i_10/O
                         net (fo=4, routed)           1.007    19.884    ALU_inst/ALUResult[22]_INST_0_i_10_n_0
    SLICE_X7Y17          LUT5 (Prop_lut5_I1_O)        0.124    20.008 r  ALU_inst/ALUResult[30]_INST_0_i_22/O
                         net (fo=1, routed)           0.639    20.647    ALU_inst/ALUResult[30]_INST_0_i_22_n_0
    SLICE_X6Y17          LUT5 (Prop_lut5_I0_O)        0.150    20.797 f  ALU_inst/ALUResult[30]_INST_0_i_18/O
                         net (fo=1, routed)           0.316    21.113    ALU_inst/ALUResult[30]_INST_0_i_18_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I0_O)        0.348    21.461 r  ALU_inst/ALUResult[30]_INST_0_i_12/O
                         net (fo=3, routed)           0.830    22.291    ALU_inst/ALUResult[30]_INST_0_i_12_n_0
    SLICE_X6Y19          LUT3 (Prop_lut3_I0_O)        0.124    22.415 r  ALU_inst/ALUResult[28]_INST_0_i_4/O
                         net (fo=3, routed)           1.017    23.432    ALU_inst/multi_result[28]
    SLICE_X8Y25          LUT6 (Prop_lut6_I0_O)        0.124    23.556 r  ALU_inst/ALUResult[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.689    24.245    ALU_inst/ALUResult[28]_INST_0_i_1_n_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I0_O)        0.124    24.369 r  ALU_inst/ALUResult[28]_INST_0/O
                         net (fo=0)                   0.973    25.342    ALUResult[28]
                                                                      r  ALUResult[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrc
                            (input port)
  Destination:            ALUResult[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.168ns  (logic 2.606ns (10.354%)  route 22.562ns (89.646%))
  Logic Levels:           19  (LUT3=1 LUT5=4 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ALUSrc (IN)
                         net (fo=514, unset)          0.973     0.973    ALU_inst/ALUSrc
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  ALU_inst/ALUResult[2]_INST_0_i_10/O
                         net (fo=131, routed)         5.080     6.177    ALU_inst/RD2[0]
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.301 r  ALU_inst/ALUResult[22]_INST_0_i_137/O
                         net (fo=5, routed)           1.139     7.440    ALU_inst/ALUResult[22]_INST_0_i_137_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.564 r  ALU_inst/ALUResult[22]_INST_0_i_120/O
                         net (fo=4, routed)           1.120     8.684    ALU_inst/ALUResult[22]_INST_0_i_120_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.808 f  ALU_inst/ALUResult[22]_INST_0_i_103/O
                         net (fo=3, routed)           0.647     9.455    ALU_inst/ALUResult[22]_INST_0_i_103_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.579 r  ALU_inst/ALUResult[22]_INST_0_i_82/O
                         net (fo=2, routed)           1.029    10.608    ALU_inst/ALUResult[22]_INST_0_i_82_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.732 r  ALU_inst/ALUResult[27]_INST_0_i_82/O
                         net (fo=2, routed)           1.394    12.125    ALU_inst/ALUResult[27]_INST_0_i_82_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I4_O)        0.124    12.249 r  ALU_inst/ALUResult[22]_INST_0_i_60/O
                         net (fo=2, routed)           0.957    13.206    ALU_inst/ALUResult[22]_INST_0_i_60_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124    13.330 r  ALU_inst/ALUResult[22]_INST_0_i_42/O
                         net (fo=2, routed)           0.887    14.218    ALU_inst/ALUResult[22]_INST_0_i_42_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124    14.342 f  ALU_inst/ALUResult[22]_INST_0_i_32/O
                         net (fo=3, routed)           0.923    15.265    ALU_inst/ALUResult[22]_INST_0_i_32_n_0
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.124    15.389 r  ALU_inst/ALUResult[22]_INST_0_i_37/O
                         net (fo=2, routed)           1.242    16.630    ALU_inst/ALUResult[22]_INST_0_i_37_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124    16.754 r  ALU_inst/ALUResult[24]_INST_0_i_27/O
                         net (fo=2, routed)           0.856    17.610    ALU_inst/ALUResult[24]_INST_0_i_27_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.124    17.734 r  ALU_inst/ALUResult[24]_INST_0_i_21/O
                         net (fo=2, routed)           1.019    18.754    ALU_inst/ALUResult[24]_INST_0_i_21_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124    18.878 r  ALU_inst/ALUResult[22]_INST_0_i_10/O
                         net (fo=4, routed)           1.007    19.884    ALU_inst/ALUResult[22]_INST_0_i_10_n_0
    SLICE_X7Y17          LUT5 (Prop_lut5_I1_O)        0.124    20.008 r  ALU_inst/ALUResult[30]_INST_0_i_22/O
                         net (fo=1, routed)           0.639    20.647    ALU_inst/ALUResult[30]_INST_0_i_22_n_0
    SLICE_X6Y17          LUT5 (Prop_lut5_I0_O)        0.150    20.797 f  ALU_inst/ALUResult[30]_INST_0_i_18/O
                         net (fo=1, routed)           0.316    21.113    ALU_inst/ALUResult[30]_INST_0_i_18_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I0_O)        0.348    21.461 r  ALU_inst/ALUResult[30]_INST_0_i_12/O
                         net (fo=3, routed)           0.820    22.281    ALU_inst/ALUResult[30]_INST_0_i_12_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I2_O)        0.124    22.405 r  ALU_inst/ALUResult[30]_INST_0_i_4/O
                         net (fo=3, routed)           0.872    23.277    ALU_inst/multi_result[30]
    SLICE_X7Y26          LUT6 (Prop_lut6_I0_O)        0.124    23.401 r  ALU_inst/ALUResult[30]_INST_0_i_1/O
                         net (fo=1, routed)           0.670    24.071    ALU_inst/ALUResult[30]_INST_0_i_1_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I0_O)        0.124    24.195 r  ALU_inst/ALUResult[30]_INST_0/O
                         net (fo=0)                   0.973    25.168    ALUResult[30]
                                                                      r  ALUResult[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrc
                            (input port)
  Destination:            ALUResult[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.008ns  (logic 2.338ns (9.349%)  route 22.670ns (90.651%))
  Logic Levels:           17  (LUT3=1 LUT5=3 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ALUSrc (IN)
                         net (fo=514, unset)          0.973     0.973    ALU_inst/ALUSrc
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  ALU_inst/ALUResult[2]_INST_0_i_10/O
                         net (fo=131, routed)         5.080     6.177    ALU_inst/RD2[0]
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.301 r  ALU_inst/ALUResult[22]_INST_0_i_137/O
                         net (fo=5, routed)           1.139     7.440    ALU_inst/ALUResult[22]_INST_0_i_137_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.564 r  ALU_inst/ALUResult[22]_INST_0_i_120/O
                         net (fo=4, routed)           1.120     8.684    ALU_inst/ALUResult[22]_INST_0_i_120_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.808 f  ALU_inst/ALUResult[22]_INST_0_i_103/O
                         net (fo=3, routed)           0.647     9.455    ALU_inst/ALUResult[22]_INST_0_i_103_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.579 r  ALU_inst/ALUResult[22]_INST_0_i_82/O
                         net (fo=2, routed)           1.029    10.608    ALU_inst/ALUResult[22]_INST_0_i_82_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.732 r  ALU_inst/ALUResult[27]_INST_0_i_82/O
                         net (fo=2, routed)           1.394    12.125    ALU_inst/ALUResult[27]_INST_0_i_82_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I4_O)        0.124    12.249 r  ALU_inst/ALUResult[22]_INST_0_i_60/O
                         net (fo=2, routed)           0.957    13.206    ALU_inst/ALUResult[22]_INST_0_i_60_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124    13.330 r  ALU_inst/ALUResult[22]_INST_0_i_42/O
                         net (fo=2, routed)           0.887    14.218    ALU_inst/ALUResult[22]_INST_0_i_42_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124    14.342 f  ALU_inst/ALUResult[22]_INST_0_i_32/O
                         net (fo=3, routed)           0.923    15.265    ALU_inst/ALUResult[22]_INST_0_i_32_n_0
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.124    15.389 r  ALU_inst/ALUResult[22]_INST_0_i_37/O
                         net (fo=2, routed)           1.242    16.630    ALU_inst/ALUResult[22]_INST_0_i_37_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124    16.754 r  ALU_inst/ALUResult[24]_INST_0_i_27/O
                         net (fo=2, routed)           0.856    17.610    ALU_inst/ALUResult[24]_INST_0_i_27_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.124    17.734 r  ALU_inst/ALUResult[24]_INST_0_i_21/O
                         net (fo=2, routed)           1.019    18.754    ALU_inst/ALUResult[24]_INST_0_i_21_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124    18.878 r  ALU_inst/ALUResult[22]_INST_0_i_10/O
                         net (fo=4, routed)           1.218    20.095    ALU_inst/ALUResult[22]_INST_0_i_10_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I3_O)        0.150    20.245 r  ALU_inst/ALUResult[24]_INST_0_i_12/O
                         net (fo=3, routed)           1.119    21.364    ALU_inst/ALUResult[24]_INST_0_i_12_n_0
    SLICE_X6Y17          LUT5 (Prop_lut5_I2_O)        0.328    21.692 r  ALU_inst/ALUResult[24]_INST_0_i_4/O
                         net (fo=3, routed)           1.248    22.939    ALU_inst/multi_result[24]
    SLICE_X9Y25          LUT6 (Prop_lut6_I0_O)        0.124    23.063 r  ALU_inst/ALUResult[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.847    23.911    ALU_inst/ALUResult[24]_INST_0_i_1_n_0
    SLICE_X9Y25          LUT5 (Prop_lut5_I0_O)        0.124    24.035 r  ALU_inst/ALUResult[24]_INST_0/O
                         net (fo=0)                   0.973    25.008    ALUResult[24]
                                                                      r  ALUResult[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrc
                            (input port)
  Destination:            ALUResult[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.205ns  (logic 2.338ns (9.659%)  route 21.867ns (90.341%))
  Logic Levels:           17  (LUT3=2 LUT5=2 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ALUSrc (IN)
                         net (fo=514, unset)          0.973     0.973    ALU_inst/ALUSrc
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  ALU_inst/ALUResult[2]_INST_0_i_10/O
                         net (fo=131, routed)         5.080     6.177    ALU_inst/RD2[0]
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.301 r  ALU_inst/ALUResult[22]_INST_0_i_137/O
                         net (fo=5, routed)           1.139     7.440    ALU_inst/ALUResult[22]_INST_0_i_137_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.564 r  ALU_inst/ALUResult[22]_INST_0_i_120/O
                         net (fo=4, routed)           1.120     8.684    ALU_inst/ALUResult[22]_INST_0_i_120_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.808 f  ALU_inst/ALUResult[22]_INST_0_i_103/O
                         net (fo=3, routed)           0.647     9.455    ALU_inst/ALUResult[22]_INST_0_i_103_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.579 r  ALU_inst/ALUResult[22]_INST_0_i_82/O
                         net (fo=2, routed)           1.029    10.608    ALU_inst/ALUResult[22]_INST_0_i_82_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.732 r  ALU_inst/ALUResult[27]_INST_0_i_82/O
                         net (fo=2, routed)           1.394    12.125    ALU_inst/ALUResult[27]_INST_0_i_82_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I4_O)        0.124    12.249 r  ALU_inst/ALUResult[22]_INST_0_i_60/O
                         net (fo=2, routed)           0.957    13.206    ALU_inst/ALUResult[22]_INST_0_i_60_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124    13.330 r  ALU_inst/ALUResult[22]_INST_0_i_42/O
                         net (fo=2, routed)           0.887    14.218    ALU_inst/ALUResult[22]_INST_0_i_42_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124    14.342 f  ALU_inst/ALUResult[22]_INST_0_i_32/O
                         net (fo=3, routed)           0.923    15.265    ALU_inst/ALUResult[22]_INST_0_i_32_n_0
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.124    15.389 r  ALU_inst/ALUResult[22]_INST_0_i_37/O
                         net (fo=2, routed)           1.242    16.630    ALU_inst/ALUResult[22]_INST_0_i_37_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124    16.754 r  ALU_inst/ALUResult[24]_INST_0_i_27/O
                         net (fo=2, routed)           0.856    17.610    ALU_inst/ALUResult[24]_INST_0_i_27_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.124    17.734 r  ALU_inst/ALUResult[24]_INST_0_i_21/O
                         net (fo=2, routed)           1.019    18.754    ALU_inst/ALUResult[24]_INST_0_i_21_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124    18.878 r  ALU_inst/ALUResult[22]_INST_0_i_10/O
                         net (fo=4, routed)           1.218    20.095    ALU_inst/ALUResult[22]_INST_0_i_10_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I3_O)        0.150    20.245 r  ALU_inst/ALUResult[24]_INST_0_i_12/O
                         net (fo=3, routed)           0.682    20.927    ALU_inst/ALUResult[24]_INST_0_i_12_n_0
    SLICE_X7Y17          LUT3 (Prop_lut3_I0_O)        0.328    21.255 r  ALU_inst/ALUResult[23]_INST_0_i_4/O
                         net (fo=3, routed)           1.040    22.295    ALU_inst/multi_result[23]
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.124    22.419 r  ALU_inst/ALUResult[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.689    23.108    ALU_inst/ALUResult[23]_INST_0_i_1_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    23.232 r  ALU_inst/ALUResult[23]_INST_0/O
                         net (fo=0)                   0.973    24.205    ALUResult[23]
                                                                      r  ALUResult[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrc
                            (input port)
  Destination:            ALUResult[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.355ns  (logic 1.984ns (8.495%)  route 21.371ns (91.505%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ALUSrc (IN)
                         net (fo=514, unset)          0.973     0.973    ALU_inst/ALUSrc
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  ALU_inst/ALUResult[2]_INST_0_i_10/O
                         net (fo=131, routed)         5.080     6.177    ALU_inst/RD2[0]
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.301 r  ALU_inst/ALUResult[22]_INST_0_i_137/O
                         net (fo=5, routed)           1.139     7.440    ALU_inst/ALUResult[22]_INST_0_i_137_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.564 r  ALU_inst/ALUResult[22]_INST_0_i_120/O
                         net (fo=4, routed)           1.120     8.684    ALU_inst/ALUResult[22]_INST_0_i_120_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.808 f  ALU_inst/ALUResult[22]_INST_0_i_103/O
                         net (fo=3, routed)           0.647     9.455    ALU_inst/ALUResult[22]_INST_0_i_103_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.579 r  ALU_inst/ALUResult[22]_INST_0_i_82/O
                         net (fo=2, routed)           1.029    10.608    ALU_inst/ALUResult[22]_INST_0_i_82_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.732 r  ALU_inst/ALUResult[27]_INST_0_i_82/O
                         net (fo=2, routed)           1.394    12.125    ALU_inst/ALUResult[27]_INST_0_i_82_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I4_O)        0.124    12.249 r  ALU_inst/ALUResult[22]_INST_0_i_60/O
                         net (fo=2, routed)           0.957    13.206    ALU_inst/ALUResult[22]_INST_0_i_60_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124    13.330 r  ALU_inst/ALUResult[22]_INST_0_i_42/O
                         net (fo=2, routed)           0.887    14.218    ALU_inst/ALUResult[22]_INST_0_i_42_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124    14.342 f  ALU_inst/ALUResult[22]_INST_0_i_32/O
                         net (fo=3, routed)           0.923    15.265    ALU_inst/ALUResult[22]_INST_0_i_32_n_0
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.124    15.389 r  ALU_inst/ALUResult[22]_INST_0_i_37/O
                         net (fo=2, routed)           1.242    16.630    ALU_inst/ALUResult[22]_INST_0_i_37_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124    16.754 r  ALU_inst/ALUResult[24]_INST_0_i_27/O
                         net (fo=2, routed)           0.856    17.610    ALU_inst/ALUResult[24]_INST_0_i_27_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.124    17.734 r  ALU_inst/ALUResult[24]_INST_0_i_21/O
                         net (fo=2, routed)           1.019    18.754    ALU_inst/ALUResult[24]_INST_0_i_21_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124    18.878 r  ALU_inst/ALUResult[22]_INST_0_i_10/O
                         net (fo=4, routed)           1.218    20.095    ALU_inst/ALUResult[22]_INST_0_i_10_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I0_O)        0.124    20.219 r  ALU_inst/ALUResult[22]_INST_0_i_4/O
                         net (fo=3, routed)           1.449    21.668    ALU_inst/multi_result[22]
    SLICE_X6Y25          LUT6 (Prop_lut6_I1_O)        0.124    21.792 r  ALU_inst/ALUResult[22]_INST_0_i_3/O
                         net (fo=1, routed)           0.466    22.258    ALU_inst/ALUResult[22]_INST_0_i_3_n_0
    SLICE_X6Y25          LUT5 (Prop_lut5_I4_O)        0.124    22.382 r  ALU_inst/ALUResult[22]_INST_0/O
                         net (fo=0)                   0.973    23.355    ALUResult[22]
                                                                      r  ALUResult[22] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MemWrite
                            (input port)
  Destination:            MemWriteOut
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  MemWrite (IN)
                         net (fo=-1, unset)           0.410     0.410    MemWrite
                                                                      r  MemWriteOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MemtoReg
                            (input port)
  Destination:            MemtoRegOut
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  MemtoReg (IN)
                         net (fo=-1, unset)           0.410     0.410    MemtoReg
                                                                      r  MemtoRegOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegWrite
                            (input port)
  Destination:            RegWriteOut
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  RegWrite (IN)
                         net (fo=-1, unset)           0.410     0.410    RegWrite
                                                                      r  RegWriteOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegSrcB[0]
                            (input port)
  Destination:            WriteData[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  RegSrcB[0] (IN)
                         net (fo=28, unset)           0.410     0.410    RegSrcB[0]
                                                                      r  WriteData[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegSrcB[10]
                            (input port)
  Destination:            WriteData[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  RegSrcB[10] (IN)
                         net (fo=20, unset)           0.410     0.410    RegSrcB[10]
                                                                      r  WriteData[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegSrcB[11]
                            (input port)
  Destination:            WriteData[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  RegSrcB[11] (IN)
                         net (fo=22, unset)           0.410     0.410    RegSrcB[11]
                                                                      r  WriteData[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegSrcB[12]
                            (input port)
  Destination:            WriteData[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  RegSrcB[12] (IN)
                         net (fo=34, unset)           0.410     0.410    RegSrcB[12]
                                                                      r  WriteData[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegSrcB[13]
                            (input port)
  Destination:            WriteData[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  RegSrcB[13] (IN)
                         net (fo=23, unset)           0.410     0.410    RegSrcB[13]
                                                                      r  WriteData[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegSrcB[14]
                            (input port)
  Destination:            WriteData[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  RegSrcB[14] (IN)
                         net (fo=20, unset)           0.410     0.410    RegSrcB[14]
                                                                      r  WriteData[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegSrcB[15]
                            (input port)
  Destination:            WriteData[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  RegSrcB[15] (IN)
                         net (fo=34, unset)           0.410     0.410    RegSrcB[15]
                                                                      r  WriteData[15] (OUT)
  -------------------------------------------------------------------    -------------------





