=====
SETUP
-3.795
10.370
6.575
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
2.653
2.901
u_psram/u_gowin_psram_if_2ch/u_dll
3.016
3.582
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19
6.988
7.538
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
7.538
7.595
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
7.595
7.652
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
7.652
7.709
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
7.709
7.766
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
7.766
7.823
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
7.823
7.880
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
7.880
7.937
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
8.511
9.572
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_1_s0
10.370
=====
SETUP
-3.795
10.370
6.575
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
2.653
2.901
u_psram/u_gowin_psram_if_2ch/u_dll
3.016
3.582
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19
6.988
7.538
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
7.538
7.595
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
7.595
7.652
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
7.652
7.709
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
7.709
7.766
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
7.766
7.823
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
7.823
7.880
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
7.880
7.937
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
8.511
9.572
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_2_s0
10.370
=====
SETUP
-3.795
10.370
6.575
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
2.653
2.901
u_psram/u_gowin_psram_if_2ch/u_dll
3.016
3.582
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19
6.988
7.538
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
7.538
7.595
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
7.595
7.652
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
7.652
7.709
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
7.709
7.766
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
7.766
7.823
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
7.823
7.880
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
7.880
7.937
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
8.511
9.572
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_3_s0
10.370
=====
SETUP
-3.795
10.370
6.575
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
2.653
2.901
u_psram/u_gowin_psram_if_2ch/u_dll
3.016
3.582
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19
6.988
7.538
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
7.538
7.595
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
7.595
7.652
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
7.652
7.709
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
7.709
7.766
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
7.766
7.823
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
7.823
7.880
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
7.880
7.937
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
8.511
9.572
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_4_s0
10.370
=====
SETUP
-3.795
10.370
6.575
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
2.653
2.901
u_psram/u_gowin_psram_if_2ch/u_dll
3.016
3.582
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19
6.988
7.538
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
7.538
7.595
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
7.595
7.652
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
7.652
7.709
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
7.709
7.766
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
7.766
7.823
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
7.823
7.880
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
7.880
7.937
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
8.511
9.572
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_5_s0
10.370
=====
SETUP
-3.795
10.370
6.575
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
2.653
2.901
u_psram/u_gowin_psram_if_2ch/u_dll
3.016
3.582
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19
6.988
7.538
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
7.538
7.595
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
7.595
7.652
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
7.652
7.709
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
7.709
7.766
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
7.766
7.823
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
7.823
7.880
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
7.880
7.937
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
8.511
9.572
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_6_s0
10.370
=====
SETUP
-3.793
16.442
12.649
u_msxbus/ff_mem_wr_s0
2.838
3.297
ff_wr_s4
4.132
5.231
n1029_s1
6.051
7.083
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
8.250
9.282
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
11.736
12.768
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
13.582
14.208
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
14.230
14.855
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s
16.442
=====
SETUP
-3.777
10.352
6.575
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
2.653
2.901
u_psram/u_gowin_psram_if_2ch/u_dll
3.016
3.582
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20
6.356
6.906
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21
6.906
6.963
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22
6.963
7.020
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23
7.020
7.077
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
7.077
7.134
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
7.134
7.191
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
7.191
7.245
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
8.194
8.819
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_1_s0
10.352
=====
SETUP
-3.777
10.352
6.575
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
2.653
2.901
u_psram/u_gowin_psram_if_2ch/u_dll
3.016
3.582
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20
6.356
6.906
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21
6.906
6.963
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22
6.963
7.020
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23
7.020
7.077
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
7.077
7.134
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
7.134
7.191
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
7.191
7.245
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
8.194
8.819
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_2_s0
10.352
=====
SETUP
-3.777
10.352
6.575
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
2.653
2.901
u_psram/u_gowin_psram_if_2ch/u_dll
3.016
3.582
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20
6.356
6.906
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21
6.906
6.963
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22
6.963
7.020
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23
7.020
7.077
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
7.077
7.134
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
7.134
7.191
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
7.191
7.245
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
8.194
8.819
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_3_s0
10.352
=====
SETUP
-3.777
10.352
6.575
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
2.653
2.901
u_psram/u_gowin_psram_if_2ch/u_dll
3.016
3.582
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20
6.356
6.906
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21
6.906
6.963
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22
6.963
7.020
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23
7.020
7.077
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
7.077
7.134
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
7.134
7.191
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
7.191
7.245
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
8.194
8.819
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_4_s0
10.352
=====
SETUP
-3.777
10.352
6.575
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
2.653
2.901
u_psram/u_gowin_psram_if_2ch/u_dll
3.016
3.582
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20
6.356
6.906
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21
6.906
6.963
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22
6.963
7.020
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23
7.020
7.077
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
7.077
7.134
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
7.134
7.191
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
7.191
7.245
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
8.194
8.819
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_5_s0
10.352
=====
SETUP
-3.777
10.352
6.575
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
2.653
2.901
u_psram/u_gowin_psram_if_2ch/u_dll
3.016
3.582
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20
6.356
6.906
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21
6.906
6.963
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22
6.963
7.020
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23
7.020
7.077
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
7.077
7.134
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
7.134
7.191
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
7.191
7.245
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
8.194
8.819
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_6_s0
10.352
=====
SETUP
-3.756
16.404
12.649
u_msxbus/ff_mem_wr_s0
2.838
3.297
ff_wr_s4
4.132
5.231
n1029_s1
6.051
7.083
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
8.250
9.282
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
11.736
12.768
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
13.582
14.208
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
14.230
14.855
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_4_s
16.404
=====
SETUP
-3.704
16.353
12.649
u_msxbus/ff_mem_wr_s0
2.838
3.297
ff_wr_s4
4.132
5.231
n1029_s1
6.051
7.083
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
8.250
9.282
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
11.736
12.768
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
13.582
14.208
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
14.230
14.855
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_6_s
16.353
=====
SETUP
-3.703
10.278
6.575
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
2.653
2.901
u_psram/u_gowin_psram_if_2ch/u_dll
3.016
3.582
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19
6.988
7.538
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
7.538
7.595
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
7.595
7.652
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
7.652
7.709
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
7.709
7.766
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
7.766
7.823
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
7.823
7.880
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
7.880
7.937
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
8.511
9.572
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_7_s0
10.278
=====
SETUP
-3.703
10.278
6.575
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
2.653
2.901
u_psram/u_gowin_psram_if_2ch/u_dll
3.016
3.582
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19
6.988
7.538
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
7.538
7.595
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
7.595
7.652
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
7.652
7.709
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
7.709
7.766
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
7.766
7.823
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
7.823
7.880
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
7.880
7.937
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
8.511
9.572
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_8_s0
10.278
=====
SETUP
-3.653
16.301
12.649
u_msxbus/ff_mem_wr_s0
2.838
3.297
ff_wr_s4
4.132
5.231
n1029_s1
6.051
7.083
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
8.250
9.282
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
11.736
12.768
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
13.582
14.208
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_3_s6
14.230
14.855
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_2_s1
16.301
=====
SETUP
-3.653
16.301
12.649
u_msxbus/ff_mem_wr_s0
2.838
3.297
ff_wr_s4
4.132
5.231
n1029_s1
6.051
7.083
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
8.250
9.282
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
11.736
12.768
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
13.582
14.208
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_3_s6
14.230
14.855
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_3_s1
16.301
=====
SETUP
-3.426
16.075
12.649
u_msxbus/ff_mem_wr_s0
2.838
3.297
ff_wr_s4
4.132
5.231
n1029_s1
6.051
7.083
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
8.250
9.282
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
11.736
12.768
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
13.582
14.208
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
14.230
14.855
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_8_s
16.075
=====
SETUP
-3.392
9.610
6.218
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
2.653
2.901
u_psram/u_gowin_psram_if_2ch/u_dll
3.016
3.582
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19
6.988
7.538
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
7.538
7.595
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
7.595
7.652
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
7.652
7.709
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
7.709
7.766
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
7.766
7.823
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
7.823
7.880
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
7.880
7.937
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n203_s3
8.511
9.610
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_0_s1
9.610
=====
SETUP
-3.345
15.994
12.649
u_msxbus/ff_mem_wr_s0
2.838
3.297
ff_wr_s4
4.132
5.231
n1029_s1
6.051
7.083
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
8.250
9.282
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
11.736
12.768
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
13.582
14.208
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
14.230
14.855
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_7_s
15.994
=====
SETUP
-3.339
15.987
12.649
u_msxbus/ff_mem_wr_s0
2.838
3.297
ff_wr_s4
4.132
5.231
n1029_s1
6.051
7.083
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
8.250
9.282
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
11.736
12.768
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
13.582
14.208
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
14.230
14.855
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_3_s
15.987
=====
SETUP
-3.337
15.986
12.649
u_msxbus/ff_mem_wr_s0
2.838
3.297
ff_wr_s4
4.132
5.231
n1029_s1
6.051
7.083
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
8.250
9.282
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
11.736
12.768
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
13.582
14.208
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
14.230
14.855
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_2_s
15.986
=====
SETUP
-3.287
15.936
12.649
u_msxbus/ff_mem_wr_s0
2.838
3.297
ff_wr_s4
4.132
5.231
n1029_s1
6.051
7.083
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
8.250
9.282
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
11.736
12.768
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
13.582
14.208
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
14.230
14.855
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_5_s
15.936
=====
HOLD
-0.771
2.209
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4
2.209
=====
HOLD
-0.771
2.209
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4
2.209
=====
HOLD
-0.730
2.250
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4
2.250
=====
HOLD
-0.707
2.273
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4
2.273
=====
HOLD
-0.666
2.314
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4
2.314
=====
HOLD
-0.494
2.486
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4
2.486
=====
HOLD
-0.494
2.486
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4
2.486
=====
HOLD
-0.463
2.517
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4
2.517
=====
HOLD
-0.449
2.531
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4
2.531
=====
HOLD
-0.423
2.557
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4
2.557
=====
HOLD
-0.383
2.597
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4
2.597
=====
HOLD
-0.383
2.597
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4
2.597
=====
HOLD
-0.186
2.794
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4
2.794
=====
HOLD
-0.161
2.819
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4
2.819
=====
HOLD
-0.121
2.859
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4
2.859
=====
HOLD
-0.121
2.859
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4
2.859
=====
HOLD
0.077
2.886
2.809
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid_d_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid0_d_s
1.382
1.767
u_psram/n183_s2
2.330
2.886
u_psram/ff_rd_data0_2_s0
2.886
=====
HOLD
0.077
2.886
2.809
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid_d_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid0_d_s
1.382
1.767
u_psram/n182_s2
2.330
2.886
u_psram/ff_rd_data0_3_s0
2.886
=====
HOLD
0.077
2.886
2.809
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid_d_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid0_d_s
1.382
1.767
u_psram/n181_s2
2.330
2.886
u_psram/ff_rd_data0_4_s0
2.886
=====
HOLD
0.077
2.886
2.809
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid_d_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid0_d_s
1.382
1.767
u_psram/n180_s2
2.330
2.886
u_psram/ff_rd_data0_5_s0
2.886
=====
HOLD
0.240
3.049
2.809
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid_d_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid0_d_s
1.382
1.767
u_psram/n185_s2
2.323
3.049
u_psram/ff_rd_data0_0_s0
3.049
=====
HOLD
0.240
3.049
2.809
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid_d_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid0_d_s
1.382
1.767
u_psram/n184_s2
2.323
3.049
u_psram/ff_rd_data0_1_s0
3.049
=====
HOLD
0.315
3.125
2.809
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid_d_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid0_d_s
1.382
1.767
u_psram/n179_s2
2.569
3.125
u_psram/ff_rd_data0_6_s0
3.125
=====
HOLD
0.315
3.125
2.809
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid_d_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid0_d_s
1.382
1.767
u_psram/n178_s2
2.569
3.125
u_psram/ff_rd_data0_7_s0
3.125
=====
HOLD
0.543
3.368
2.824
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid_d_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid0_d_s
1.382
1.767
u_psram/n166_s0
2.569
3.125
u_psram/ff_rd_data0_dump_s0
3.368
