$comment
	File created using the following command:
		vcd file gerador.msim.vcd -direction
$end
$date
	Thu May 14 15:41:32 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module gerador_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " GERA $end
$var wire 1 # Moore_ot $end
$var wire 1 $ reset $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var wire 1 ( devoe $end
$var wire 1 ) devclrn $end
$var wire 1 * devpor $end
$var wire 1 + ww_devoe $end
$var wire 1 , ww_devclrn $end
$var wire 1 - ww_devpor $end
$var wire 1 . ww_clk $end
$var wire 1 / ww_reset $end
$var wire 1 0 ww_GERA $end
$var wire 1 1 ww_Moore_ot $end
$var wire 1 2 \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 3 \clk~input_o\ $end
$var wire 1 4 \GERA~input_o\ $end
$var wire 1 5 \stateMoore_reg~0_combout\ $end
$var wire 1 6 \stateMoore_reg~feeder_combout\ $end
$var wire 1 7 \reset~input_o\ $end
$var wire 1 8 \stateMoore_reg~q\ $end
$var wire 1 9 \Moore_ot$latch~combout\ $end
$var wire 1 : \ALT_INV_reset~input_o\ $end
$var wire 1 ; \ALT_INV_GERA~input_o\ $end
$var wire 1 < \ALT_INV_Moore_ot$latch~combout\ $end
$var wire 1 = \ALT_INV_stateMoore_reg~0_combout\ $end
$var wire 1 > \ALT_INV_stateMoore_reg~q\ $end
