
<html><head><title>Preface</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jommy" />
<meta name="CreateDate" content="2019-09-18" />
<meta name="CreateTime" content="1568827719" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the analog and mixed-signal aspects of the Cadence Verilog-AMS language. With Verilog-AMS, you can create and use modules that describe the high-level behavior and structure of analog, digital, and mixed-signal components and systems." />
<meta name="DocTitle" content="Cadence Verilog-AMS Language Reference" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Preface" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.1" />
<meta name="Keyword" content="verilogamsref" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2019-09-18" />
<meta name="ModifiedTime" content="1568827719" />
<meta name="NextFile" content="chap1.html" />
<meta name="Group" content="Analog Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification" />
<meta name="PrevFile" content="verilogamsrefTOC.html" />
<meta name="Product" content="Xcelium" />
<meta name="ProductFamily" content="Xcelium" />
<meta name="ProductVersion" content="19.09" />
<meta name="RightsManagement" content="Copyright 2012-2019 Cadence Design Systems Inc." />
<meta name="Title" content="Cadence Verilog-AMS Language Reference -- Preface" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="product_feature" content="" />
<meta name="product_subfeature" content="" />
<meta name="Version" content="19.09" />
<meta name="SpaceKey" content="verilogamsref1909" />
<meta name="webflare-version" content="1.4" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="verilogamsrefTOC.html">Contents</a></li><li><a class="prev" href="verilogamsrefTOC.html" title="Contents">Contents</a></li><li style="float: right;"><a class="viewPrint" href="verilogamsref.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap1.html" title="Modeling Concepts">Modeling Concepts</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Cadence Verilog-AMS Language Reference<br />Product Version 19.09, September 2019</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;">

<h1>
<a id="pgfId-1031799"></a><hr />
Preface<hr />
</h1>

<p>
<a id="pgfId-1031800"></a>This manual describes the analog and mixed-signal aspects of the Cadence<sup>&#174; </sup>Verilog<sup>&#174;</sup>-AMS language. With Verilog-AMS, you can create and use modules that describe the high-level behavior and structure of analog, digital, and mixed-signal components and systems. The guidance given here is designed for users who are familiar with the development, design, and simulation of circuits and with high-level programming languages, such as C.</p>
<p>
<a id="pgfId-1035110"></a>For information about the digital aspects of Verilog-AMS, the definitive source is <em>IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language (IEEE Std 1364-1995)</em>, published by the IEEE. Cadence documents that describe digital Verilog include the <em>NC Verilog Simulator Help</em> and the <em>Verilog-XL Reference</em>.</p>
<p>
<a id="pgfId-1033348"></a>The preface discusses the following:</p>
<ul><li>
<a id="pgfId-1031804"></a><a href="preface.html#27769">Related Documents</a></li><li>
<a id="pgfId-1031808"></a><a href="preface.html#34392">Internet Mail Address</a></li><li>
<a id="pgfId-1031812"></a><a href="preface.html#26200">Typographic and Syntax Conventions</a></li></ul>



<h2>
<a id="pgfId-1031815"></a><a id="27769"></a>Related Documents</h2>

<p>
<a id="pgfId-1031816"></a>For more information about Verilog-AMS and related products, consult the sources listed below.</p>
<ul><li>
<a id="pgfId-1035115"></a><em>Virtuoso AMS Designer Environment User Guide</em></li><li>
<a id="pgfId-1035117"></a><em>Virtuoso AMS Designer Simulator User Guide</em></li><li>
<a id="pgfId-1032883"></a><em>Virtuoso Analog Design Environment User Guide</em></li><li>
<a id="pgfId-1035122"></a><em>Virtuoso Mixed-Signal Circuit Design Environment User Guide</em></li><li>
<a id="pgfId-1035125"></a><em>SimVision Analysis Environment User Guide</em></li><li>
<a id="pgfId-1034683"></a><em>Virtuoso Spectre Circuit Simulator Reference</em></li><li>
<a id="pgfId-1034685"></a><em>Virtuoso Spectre Circuit Simulator User Guide</em></li><li>
<a id="pgfId-1034686"></a><em>Verilog-A Debugging Tool User Guide</em></li><li>
<a id="pgfId-1035130"></a><em>Cadence Verilog-A Language Reference</em></li><li>
<a id="pgfId-1032040"></a><em>Cadence Hierarchy Editor User Guide</em></li><li>
<a id="pgfId-1032059"></a><em>Component Description Format User Guide</em></li><li>
<a id="pgfId-1035135"></a><em>IEEE Standard VHDL Language Reference Manual (Integrated with VHDL-AMS Changes), IEEE Std 1076.1</em>. Available from IEEE.</li><li>
<a id="pgfId-1034087"></a><em>Instance-Based View Switching Application Note</em></li><li>
<a id="pgfId-1034090"></a><em>Cadence Library Manager User Guide</em></li><li>
<a id="pgfId-1035140"></a><em>Signalscan Waves User Guide</em></li><li>
<a id="pgfId-1033946"></a><em>Virtuoso Schematic Editor User Guide</em></li><li>
<a id="pgfId-1035145"></a><em>Verilog-AMS Language Reference Manual</em>. Available from Open Verilog International.</li><li>
<a id="pgfId-1035146"></a><em>Verilog-XL Reference</em></li></ul>


















<h2>
<a id="pgfId-1031838"></a><a id="34392"></a>Internet Mail Address</h2>

<p>
<a id="pgfId-1031839"></a>You can send product enhancement requests and report obscure problems to Customer Support. For current phone numbers and e-mail addresses, go to <h-hot><a actuate="user" class="URL" href="http://support.cadence.com" show="replace" xml:link="simple">Cadence Online Support</a></h-hot> and click the <em>Contact Us</em> link on the Home page.</p>
<p>
<a id="pgfId-1031841"></a>For help with obscure problems, please include the following in your e-mail:</p>
<ul><li>
<a id="pgfId-1031842"></a>The license server host ID<br />
<a id="pgfId-1031843"></a>To determine what your server&#8217;s host ID is, use the Subscription Service of Cadence Online Support for assistance.</li><li>
<a id="pgfId-1031844"></a>A description of the problem</li><li>
<a id="pgfId-1031845"></a>The version of the Verilog-AMS product that you are using<br />
<a id="pgfId-1031846"></a>The version of the Verilog-AMS product described here is 1.0.</li><li>
<a id="pgfId-1031847"></a>Analog simulation control files, top-level modules and all included files including hardware design language (HDL) modules so that Customer Support can reproduce the problem</li><li>
<a id="pgfId-1031848"></a>Output logs and error messages</li></ul>











<h2>
<a id="pgfId-1031850"></a><a id="26200"></a>Typographic and Syntax Conventions</h2>

<p>
<a id="pgfId-1031853"></a>Special typographical <a id="marker-1031851"></a>convention<a id="marker-1031852"></a>s are used to distinguish certain kinds of text in this document. The formal syntax used in this reference uses the <a id="marker-1031854"></a>definition operator, <code>::=</code> , to define the more complex elements of the Verilog-AMS language in terms of less complex elements. </p>
<ul><li>
<a id="pgfId-1031855"></a>Lowercase words represent syntactic categories. For example,<br /><pre class="webflare-pre-block webflare-courier-new" id="#id1031856">
<a id="pgfId-1031856"></a>module_declaration</pre>
<a id="pgfId-1031857"></a>Some names begin with a part that indicates how the name is used. For example,<pre class="webflare-pre-block webflare-courier-new" id="#id1031858">
<a id="pgfId-1031858"></a>node_identifier</pre>
<a id="pgfId-1031859"></a>represents an identifier that is used to declare or reference a node.</li><li>
<a id="pgfId-1031860"></a>Boldface words represent elements of the syntax that must be used exactly as presented. Such items include keywords, operators, and punctuation marks. For example,<br /><pre class="webflare-pre-block webflare-courier-new" id="#id1031861">
<a id="pgfId-1031861"></a><strong>endmodule</strong></pre></li><li>
<a id="pgfId-1032794"></a><a id="marker-1032793"></a>Vertical bars indicate alternatives. You can choose to use any one of the items separated by the bars. For example,<br /><pre class="webflare-pre-block webflare-courier-new" id="#id1032795">
<a id="pgfId-1032795"></a>attribute ::=
     <strong>abstol
</strong> |   <strong>access
</strong> |   <strong>ddt_nature
</strong> |   <strong>idt_nature
</strong> |   <strong>units
</strong> |   <strong>huge
</strong> |   <strong>blowup
</strong> |   identifier</pre></li><li>
<a id="pgfId-1031866"></a><a id="marker-1031865"></a>Square brackets enclose optional items. For example,<br /><pre class="webflare-pre-block webflare-courier-new" id="#id1031867">
<a id="pgfId-1031867"></a>input declaration ::=
 <strong>input</strong> [ range ] list_of_port_identifiers <strong>;</strong></pre></li><li>
<a id="pgfId-1031869"></a><a id="marker-1031868"></a>Braces enclose an item that can be repeated zero or more times. For example,<br /><pre class="webflare-pre-block webflare-courier-new" id="#id1031870">
<a id="pgfId-1031870"></a>list_of_ports ::=
 <strong>(</strong> port { <strong>,</strong> port } <strong>)</strong></pre></li></ul>
















<p>
<a id="pgfId-1031871"></a>Code examples are displayed in constant-width font. </p>

<pre class="webflare-courier-new">
<a id="pgfId-1031872"></a>/* This is an example of the font used for code.*/ </pre>

<p>
<a id="pgfId-1031873"></a>Within the text, variables are in italic font, like this: <span class="webflare-courier-new" style="white-space:pre"><em>allowed_errors</em></span>.</p>
<p>
<a id="pgfId-1031874"></a>Within the text, keywords, filenames, names of natures, and names of disciplines are set in constant-width font, like this: <code>keyword</code>, <code>file_name</code>, <code>name_of_nature</code>, <code>name_of_discipline</code>.</p>
<p>
<a id="pgfId-1031875"></a>If a statement is too long to fit on one line, the remainder of the statement is indented on the next line, like this:</p>

<pre class="webflare-courier-new">
<a id="pgfId-1031876"></a>qgf = width*length*cfbb*(vgfs - wkf - qb/(2*cbb) - 
&#160;&#160;&#160;&#160;    (vgbs - vfbb + qb/(2*cob))) + qgf_par ;</pre>

<p>
<a id="pgfId-1035195"></a>To distinguish Verilog-AMS modules from the contents of analog simulation control files, the latter are enclosed in boxes and include a comment line at the beginning identifying them as analog simulation control files.</p>

<p>
<a id="pgfId-1035202"></a></p>
<div class="webflare-div-image">
<img width="667" height="122" src="images/preface-2.gif" /></div>

<p>
<a id="pgfId-1031793"></a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="verilogamsrefTOC.html" id="prev" title="Contents">Contents</a></em></b><b><em><a href="chap1.html" id="nex" title="Modeling Concepts">Modeling Concepts</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2019, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>