Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Jan 24 19:17:38 2020
| Host         : fpgadev running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 573 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 327 register/latch pins with no clock driven by root clock pin: clkout (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2974 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 98 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.212        0.000                      0                25659        0.090        0.000                      0                25603        3.000        0.000                       0                 13582  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                  ------------       ----------      --------------
clk_fpga_0                                             {0.000 5.000}      10.000          100.000         
fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_prop_clock_divider                          {0.000 9.766}      19.531          51.200          
  clkfbout_prop_clock_divider                          {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_prop_clock_divider                                4.843        0.000                      0                13576        0.090        0.000                      0                13576        9.266        0.000                       0                 13578  
  clkfbout_prop_clock_divider                                                                                                                                                                           47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_prop_clock_divider  clk_out1_prop_clock_divider        4.212        0.000                      0                12027        0.973        0.000                      0                12027  
**default**                                                                                998.487        0.000                      0                   56                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
  To Clock:  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_prop_clock_divider
  To Clock:  clk_out1_prop_clock_divider

Setup :            0  Failing Endpoints,  Worst Slack        4.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37245/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a16/NOR43210/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.642ns (14.916%)  route 3.662ns (85.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 11.301 - 9.766 ) 
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       2.057     2.057    fpgaagc/traya/a02/NOR37245/clk_out1
    SLICE_X108Y107       FDPE                                         r  fpgaagc/traya/a02/NOR37245/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y107       FDPE (Prop_fdpe_C_Q)         0.518     2.575 f  fpgaagc/traya/a02/NOR37245/y_reg/Q
                         net (fo=68, routed)          3.662     6.237    fpgaagc/traya/a16/NOR43210/GOJAM
    SLICE_X63Y66         LUT4 (Prop_lut4_I3_O)        0.124     6.361 r  fpgaagc/traya/a16/NOR43210//i_/O
                         net (fo=1, routed)           0.000     6.361    fpgaagc/traya/a16/NOR43210/next_val0
    SLICE_X63Y66         FDCE                                         r  fpgaagc/traya/a16/NOR43210/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.536    11.301    fpgaagc/traya/a16/NOR43210/clk_out1
    SLICE_X63Y66         FDCE                                         r  fpgaagc/traya/a16/NOR43210/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.315    
                         clock uncertainty           -0.144    11.172    
    SLICE_X63Y66         FDCE (Setup_fdce_C_D)        0.032    11.204    fpgaagc/traya/a16/NOR43210/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.204    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 fpgaagc/trayb/b08alarm/delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a02/NOR40250/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 1.024ns (21.728%)  route 3.689ns (78.272%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 11.550 - 9.766 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.870     1.870    fpgaagc/trayb/b08alarm/clk_out1
    SLICE_X112Y32        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y32        FDRE (Prop_fdre_C_Q)         0.478     2.348 r  fpgaagc/trayb/b08alarm/delay_counter_reg[1]/Q
                         net (fo=6, routed)           0.693     3.041    fpgaagc/trayb/b08alarm/delay_counter[1]
    SLICE_X113Y32        LUT6 (Prop_lut6_I3_O)        0.298     3.339 f  fpgaagc/trayb/b08alarm/i__i_1__18/O
                         net (fo=6, routed)           0.438     3.777    fpgaagc/trayb/b08alarm/delay_counter_reg[4]_0
    SLICE_X112Y31        LUT3 (Prop_lut3_I1_O)        0.124     3.901 f  fpgaagc/trayb/b08alarm/STRT2_OBUF_inst_i_1/O
                         net (fo=7, routed)           2.558     6.459    fpgaagc/traya/a02/NOR40250/next_val_reg_0
    SLICE_X97Y107        LUT5 (Prop_lut5_I4_O)        0.124     6.583 r  fpgaagc/traya/a02/NOR40250/next_val_i_1__2520/O
                         net (fo=1, routed)           0.000     6.583    fpgaagc/traya/a02/NOR40250/next_val0
    SLICE_X97Y107        FDCE                                         r  fpgaagc/traya/a02/NOR40250/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.784    11.550    fpgaagc/traya/a02/NOR40250/clk_out1
    SLICE_X97Y107        FDCE                                         r  fpgaagc/traya/a02/NOR40250/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.550    
                         clock uncertainty           -0.144    11.406    
    SLICE_X97Y107        FDCE (Setup_fdce_C_D)        0.032    11.438    fpgaagc/traya/a02/NOR40250/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.438    
                         arrival time                          -6.583    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37245/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a17/NOR44449/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.642ns (15.327%)  route 3.547ns (84.673%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 11.304 - 9.766 ) 
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       2.057     2.057    fpgaagc/traya/a02/NOR37245/clk_out1
    SLICE_X108Y107       FDPE                                         r  fpgaagc/traya/a02/NOR37245/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y107       FDPE (Prop_fdpe_C_Q)         0.518     2.575 f  fpgaagc/traya/a02/NOR37245/y_reg/Q
                         net (fo=68, routed)          3.547     6.122    fpgaagc/traya/a17/NOR44449/GOJAM
    SLICE_X64Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.246 r  fpgaagc/traya/a17/NOR44449/next_val_i_1__2305/O
                         net (fo=1, routed)           0.000     6.246    fpgaagc/traya/a17/NOR44449/next_val0
    SLICE_X64Y64         FDCE                                         r  fpgaagc/traya/a17/NOR44449/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.539    11.304    fpgaagc/traya/a17/NOR44449/clk_out1
    SLICE_X64Y64         FDCE                                         r  fpgaagc/traya/a17/NOR44449/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.318    
                         clock uncertainty           -0.144    11.175    
    SLICE_X64Y64         FDCE (Setup_fdce_C_D)        0.032    11.207    fpgaagc/traya/a17/NOR44449/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.207    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             4.996ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37245/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a16/NOR43351/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 0.642ns (15.461%)  route 3.510ns (84.539%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 11.301 - 9.766 ) 
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       2.057     2.057    fpgaagc/traya/a02/NOR37245/clk_out1
    SLICE_X108Y107       FDPE                                         r  fpgaagc/traya/a02/NOR37245/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y107       FDPE (Prop_fdpe_C_Q)         0.518     2.575 f  fpgaagc/traya/a02/NOR37245/y_reg/Q
                         net (fo=68, routed)          3.510     6.085    fpgaagc/traya/a16/NOR43351/GOJAM
    SLICE_X63Y66         LUT4 (Prop_lut4_I2_O)        0.124     6.209 r  fpgaagc/traya/a16/NOR43351//i_/O
                         net (fo=1, routed)           0.000     6.209    fpgaagc/traya/a16/NOR43351/next_val0
    SLICE_X63Y66         FDCE                                         r  fpgaagc/traya/a16/NOR43351/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.536    11.301    fpgaagc/traya/a16/NOR43351/clk_out1
    SLICE_X63Y66         FDCE                                         r  fpgaagc/traya/a16/NOR43351/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.315    
                         clock uncertainty           -0.144    11.172    
    SLICE_X63Y66         FDCE (Setup_fdce_C_D)        0.034    11.206    fpgaagc/traya/a16/NOR43351/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.206    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                  4.996    

Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37245/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a16/NOR43153/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.642ns (15.940%)  route 3.385ns (84.060%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 11.302 - 9.766 ) 
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       2.057     2.057    fpgaagc/traya/a02/NOR37245/clk_out1
    SLICE_X108Y107       FDPE                                         r  fpgaagc/traya/a02/NOR37245/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y107       FDPE (Prop_fdpe_C_Q)         0.518     2.575 f  fpgaagc/traya/a02/NOR37245/y_reg/Q
                         net (fo=68, routed)          3.385     5.960    fpgaagc/traya/a16/NOR43153/GOJAM
    SLICE_X62Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.084 r  fpgaagc/traya/a16/NOR43153//i_/O
                         net (fo=1, routed)           0.000     6.084    fpgaagc/traya/a16/NOR43153/next_val0
    SLICE_X62Y65         FDCE                                         r  fpgaagc/traya/a16/NOR43153/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.537    11.302    fpgaagc/traya/a16/NOR43153/clk_out1
    SLICE_X62Y65         FDCE                                         r  fpgaagc/traya/a16/NOR43153/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.316    
                         clock uncertainty           -0.144    11.173    
    SLICE_X62Y65         FDCE (Setup_fdce_C_D)        0.086    11.259    fpgaagc/traya/a16/NOR43153/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.259    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  5.174    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 fpgaagc/trayb/b08alarm/delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a13/NOR41232/next_val_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 1.024ns (24.459%)  route 3.163ns (75.541%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 11.301 - 9.766 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.870     1.870    fpgaagc/trayb/b08alarm/clk_out1
    SLICE_X112Y32        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y32        FDRE (Prop_fdre_C_Q)         0.478     2.348 r  fpgaagc/trayb/b08alarm/delay_counter_reg[1]/Q
                         net (fo=6, routed)           0.693     3.041    fpgaagc/trayb/b08alarm/delay_counter[1]
    SLICE_X113Y32        LUT6 (Prop_lut6_I3_O)        0.298     3.339 f  fpgaagc/trayb/b08alarm/i__i_1__18/O
                         net (fo=6, routed)           0.438     3.777    fpgaagc/trayb/b08alarm/delay_counter_reg[4]_0
    SLICE_X112Y31        LUT3 (Prop_lut3_I1_O)        0.124     3.901 f  fpgaagc/trayb/b08alarm/STRT2_OBUF_inst_i_1/O
                         net (fo=7, routed)           2.032     5.933    fpgaagc/traya/a13/NOR41232/next_val_reg_1
    SLICE_X66Y67         LUT4 (Prop_lut4_I3_O)        0.124     6.057 r  fpgaagc/traya/a13/NOR41232/next_val_i_1__2438/O
                         net (fo=1, routed)           0.000     6.057    fpgaagc/traya/a13/NOR41232/next_val_i_1__2438_n_0
    SLICE_X66Y67         FDPE                                         r  fpgaagc/traya/a13/NOR41232/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.536    11.301    fpgaagc/traya/a13/NOR41232/clk_out1
    SLICE_X66Y67         FDPE                                         r  fpgaagc/traya/a13/NOR41232/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.301    
                         clock uncertainty           -0.144    11.158    
    SLICE_X66Y67         FDPE (Setup_fdpe_C_D)        0.082    11.240    fpgaagc/traya/a13/NOR41232/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.240    
                         arrival time                          -6.057    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 fpgaagc/trayb/b08alarm/delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a02/NOR37228/next_val_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 1.024ns (22.865%)  route 3.455ns (77.135%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.627 - 9.766 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.870     1.870    fpgaagc/trayb/b08alarm/clk_out1
    SLICE_X112Y32        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y32        FDRE (Prop_fdre_C_Q)         0.478     2.348 r  fpgaagc/trayb/b08alarm/delay_counter_reg[1]/Q
                         net (fo=6, routed)           0.693     3.041    fpgaagc/trayb/b08alarm/delay_counter[1]
    SLICE_X113Y32        LUT6 (Prop_lut6_I3_O)        0.298     3.339 f  fpgaagc/trayb/b08alarm/i__i_1__18/O
                         net (fo=6, routed)           0.438     3.777    fpgaagc/trayb/b08alarm/delay_counter_reg[4]_0
    SLICE_X112Y31        LUT3 (Prop_lut3_I1_O)        0.124     3.901 f  fpgaagc/trayb/b08alarm/STRT2_OBUF_inst_i_1/O
                         net (fo=7, routed)           2.324     6.225    fpgaagc/traya/a02/NOR37228/next_val_reg_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     6.349 r  fpgaagc/traya/a02/NOR37228/next_val_i_1__2504/O
                         net (fo=1, routed)           0.000     6.349    fpgaagc/traya/a02/NOR37228/next_val_i_1__2504_n_0
    SLICE_X108Y101       FDPE                                         r  fpgaagc/traya/a02/NOR37228/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.861    11.627    fpgaagc/traya/a02/NOR37228/clk_out1
    SLICE_X108Y101       FDPE                                         r  fpgaagc/traya/a02/NOR37228/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.627    
                         clock uncertainty           -0.144    11.483    
    SLICE_X108Y101       FDPE (Setup_fdpe_C_D)        0.082    11.565    fpgaagc/traya/a02/NOR37228/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.565    
                         arrival time                          -6.349    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37245/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a22/NOR47206/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.642ns (16.320%)  route 3.292ns (83.680%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 11.295 - 9.766 ) 
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       2.057     2.057    fpgaagc/traya/a02/NOR37245/clk_out1
    SLICE_X108Y107       FDPE                                         r  fpgaagc/traya/a02/NOR37245/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y107       FDPE (Prop_fdpe_C_Q)         0.518     2.575 f  fpgaagc/traya/a02/NOR37245/y_reg/Q
                         net (fo=68, routed)          3.292     5.867    fpgaagc/traya/a22/NOR47206/GOJAM
    SLICE_X66Y72         LUT4 (Prop_lut4_I2_O)        0.124     5.991 r  fpgaagc/traya/a22/NOR47206//i_/O
                         net (fo=1, routed)           0.000     5.991    fpgaagc/traya/a22/NOR47206/next_val0
    SLICE_X66Y72         FDCE                                         r  fpgaagc/traya/a22/NOR47206/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.530    11.295    fpgaagc/traya/a22/NOR47206/clk_out1
    SLICE_X66Y72         FDCE                                         r  fpgaagc/traya/a22/NOR47206/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.309    
                         clock uncertainty           -0.144    11.166    
    SLICE_X66Y72         FDCE (Setup_fdce_C_D)        0.082    11.248    fpgaagc/traya/a22/NOR47206/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.248    
                         arrival time                          -5.991    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 fpgaagc/trayb/b08alarm/delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a13/NOR41231/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 1.024ns (23.454%)  route 3.342ns (76.546%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 11.628 - 9.766 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.870     1.870    fpgaagc/trayb/b08alarm/clk_out1
    SLICE_X112Y32        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y32        FDRE (Prop_fdre_C_Q)         0.478     2.348 r  fpgaagc/trayb/b08alarm/delay_counter_reg[1]/Q
                         net (fo=6, routed)           0.693     3.041    fpgaagc/trayb/b08alarm/delay_counter[1]
    SLICE_X113Y32        LUT6 (Prop_lut6_I3_O)        0.298     3.339 f  fpgaagc/trayb/b08alarm/i__i_1__18/O
                         net (fo=6, routed)           0.438     3.777    fpgaagc/trayb/b08alarm/delay_counter_reg[4]_0
    SLICE_X112Y31        LUT3 (Prop_lut3_I1_O)        0.124     3.901 f  fpgaagc/trayb/b08alarm/STRT2_OBUF_inst_i_1/O
                         net (fo=7, routed)           2.211     6.112    fpgaagc/traya/a13/NOR41231/next_val_reg_0
    SLICE_X112Y107       LUT3 (Prop_lut3_I2_O)        0.124     6.236 r  fpgaagc/traya/a13/NOR41231/next_val_i_1__2948/O
                         net (fo=1, routed)           0.000     6.236    fpgaagc/traya/a13/NOR41231/next_val_i_1__2948_n_0
    SLICE_X112Y107       FDCE                                         r  fpgaagc/traya/a13/NOR41231/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.862    11.628    fpgaagc/traya/a13/NOR41231/clk_out1
    SLICE_X112Y107       FDCE                                         r  fpgaagc/traya/a13/NOR41231/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.628    
                         clock uncertainty           -0.144    11.484    
    SLICE_X112Y107       FDCE (Setup_fdce_C_D)        0.086    11.570    fpgaagc/traya/a13/NOR41231/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.570    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37245/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a22/NOR47219/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.642ns (16.819%)  route 3.175ns (83.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 11.295 - 9.766 ) 
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       2.057     2.057    fpgaagc/traya/a02/NOR37245/clk_out1
    SLICE_X108Y107       FDPE                                         r  fpgaagc/traya/a02/NOR37245/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y107       FDPE (Prop_fdpe_C_Q)         0.518     2.575 f  fpgaagc/traya/a02/NOR37245/y_reg/Q
                         net (fo=68, routed)          3.175     5.750    fpgaagc/traya/a22/NOR47219/GOJAM
    SLICE_X66Y72         LUT4 (Prop_lut4_I3_O)        0.124     5.874 r  fpgaagc/traya/a22/NOR47219//i_/O
                         net (fo=1, routed)           0.000     5.874    fpgaagc/traya/a22/NOR47219/next_val0
    SLICE_X66Y72         FDCE                                         r  fpgaagc/traya/a22/NOR47219/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.530    11.295    fpgaagc/traya/a22/NOR47219/clk_out1
    SLICE_X66Y72         FDCE                                         r  fpgaagc/traya/a22/NOR47219/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.309    
                         clock uncertainty           -0.144    11.166    
    SLICE_X66Y72         FDCE (Setup_fdce_C_D)        0.084    11.250    fpgaagc/traya/a22/NOR47219/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.250    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                  5.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a23/NOR48127/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a23/NOR48127/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.297%)  route 0.200ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.664     0.664    fpgaagc/traya/a23/NOR48127/clk_out1
    SLICE_X61Y100        FDCE                                         r  fpgaagc/traya/a23/NOR48127/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDCE (Prop_fdce_C_Q)         0.141     0.805 r  fpgaagc/traya/a23/NOR48127/y_reg/Q
                         net (fo=3, routed)           0.200     1.006    fpgaagc/traya/a23/NOR48127/BOTHX
    SLICE_X60Y99         FDCE                                         r  fpgaagc/traya/a23/NOR48127/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.851     0.851    fpgaagc/traya/a23/NOR48127/clk_out1
    SLICE_X60Y99         FDCE                                         r  fpgaagc/traya/a23/NOR48127/prev_val_reg/C
                         clock pessimism             -0.005     0.846    
    SLICE_X60Y99         FDCE (Hold_fdce_C_D)         0.070     0.916    fpgaagc/traya/a23/NOR48127/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a03/NOR30426/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a03/NOR30426/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.628%)  route 0.195ns (54.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.693     0.693    fpgaagc/traya/a03/NOR30426/clk_out1
    SLICE_X104Y100       FDCE                                         r  fpgaagc/traya/a03/NOR30426/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDCE (Prop_fdce_C_Q)         0.164     0.857 r  fpgaagc/traya/a03/NOR30426/y_reg/Q
                         net (fo=7, routed)           0.195     1.053    fpgaagc/traya/a03/NOR30426/y_reg_0
    SLICE_X104Y99        FDCE                                         r  fpgaagc/traya/a03/NOR30426/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.882     0.882    fpgaagc/traya/a03/NOR30426/clk_out1
    SLICE_X104Y99        FDCE                                         r  fpgaagc/traya/a03/NOR30426/prev_val_reg/C
                         clock pessimism             -0.005     0.877    
    SLICE_X104Y99        FDCE (Hold_fdce_C_D)         0.060     0.937    fpgaagc/traya/a03/NOR30426/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a09/NOR52323/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a09/NOR52323/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.429%)  route 0.139ns (49.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.602     0.602    fpgaagc/traya/a09/NOR52323/clk_out1
    SLICE_X103Y69        FDCE                                         r  fpgaagc/traya/a09/NOR52323/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDCE (Prop_fdce_C_Q)         0.141     0.743 r  fpgaagc/traya/a09/NOR52323/y_reg/Q
                         net (fo=3, routed)           0.139     0.881    fpgaagc/traya/a09/NOR52323/NOR52323_out
    SLICE_X104Y69        FDCE                                         r  fpgaagc/traya/a09/NOR52323/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.871     0.871    fpgaagc/traya/a09/NOR52323/clk_out1
    SLICE_X104Y69        FDCE                                         r  fpgaagc/traya/a09/NOR52323/prev_val_reg/C
                         clock pessimism             -0.234     0.637    
    SLICE_X104Y69        FDCE (Hold_fdce_C_D)         0.075     0.712    fpgaagc/traya/a09/NOR52323/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b12erasablememory/NOR00072/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b12erasablememory/NOR00072/prev_val_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.105%)  route 0.110ns (43.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.691     0.691    fpgaagc/trayb/b12erasablememory/NOR00072/clk_out1
    SLICE_X95Y105        FDPE                                         r  fpgaagc/trayb/b12erasablememory/NOR00072/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y105        FDPE (Prop_fdpe_C_Q)         0.141     0.832 r  fpgaagc/trayb/b12erasablememory/NOR00072/y_reg/Q
                         net (fo=3, routed)           0.110     0.942    fpgaagc/trayb/b12erasablememory/NOR00072/NOR00072_out
    SLICE_X96Y106        FDPE                                         r  fpgaagc/trayb/b12erasablememory/NOR00072/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.965     0.965    fpgaagc/trayb/b12erasablememory/NOR00072/clk_out1
    SLICE_X96Y106        FDPE                                         r  fpgaagc/trayb/b12erasablememory/NOR00072/prev_val_reg/C
                         clock pessimism             -0.258     0.707    
    SLICE_X96Y106        FDPE (Hold_fdpe_C_D)         0.064     0.771    fpgaagc/trayb/b12erasablememory/NOR00072/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a12/NOR34113/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a12/NOR34113/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.105%)  route 0.125ns (46.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.583     0.583    fpgaagc/traya/a12/NOR34113/clk_out1
    SLICE_X87Y61         FDCE                                         r  fpgaagc/traya/a12/NOR34113/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y61         FDCE (Prop_fdce_C_Q)         0.141     0.724 r  fpgaagc/traya/a12/NOR34113/y_reg/Q
                         net (fo=4, routed)           0.125     0.848    fpgaagc/traya/a12/NOR34113/NOR34113_out
    SLICE_X88Y60         FDCE                                         r  fpgaagc/traya/a12/NOR34113/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.853     0.853    fpgaagc/traya/a12/NOR34113/clk_out1
    SLICE_X88Y60         FDCE                                         r  fpgaagc/traya/a12/NOR34113/prev_val_reg/C
                         clock pessimism             -0.254     0.599    
    SLICE_X88Y60         FDCE (Hold_fdce_C_D)         0.076     0.675    fpgaagc/traya/a12/NOR34113/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR45439/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a18/NOR45439/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.293%)  route 0.124ns (46.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.577     0.577    fpgaagc/traya/a18/NOR45439/clk_out1
    SLICE_X65Y64         FDCE                                         r  fpgaagc/traya/a18/NOR45439/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDCE (Prop_fdce_C_Q)         0.141     0.718 r  fpgaagc/traya/a18/NOR45439/y_reg/Q
                         net (fo=3, routed)           0.124     0.841    fpgaagc/traya/a18/NOR45439/A18_2_CHOR12_
    SLICE_X66Y64         FDCE                                         r  fpgaagc/traya/a18/NOR45439/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.845     0.845    fpgaagc/traya/a18/NOR45439/clk_out1
    SLICE_X66Y64         FDCE                                         r  fpgaagc/traya/a18/NOR45439/prev_val_reg/C
                         clock pessimism             -0.253     0.592    
    SLICE_X66Y64         FDCE (Hold_fdce_C_D)         0.076     0.668    fpgaagc/traya/a18/NOR45439/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a16/NOR43231/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a16/NOR43231/prev_val_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.223%)  route 0.151ns (51.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.575     0.575    fpgaagc/traya/a16/NOR43231/clk_out1
    SLICE_X55Y62         FDPE                                         r  fpgaagc/traya/a16/NOR43231/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDPE (Prop_fdpe_C_Q)         0.141     0.716 r  fpgaagc/traya/a16/NOR43231/y_reg/Q
                         net (fo=4, routed)           0.151     0.867    fpgaagc/traya/a16/NOR43231/NOR43231_out
    SLICE_X56Y61         FDPE                                         r  fpgaagc/traya/a16/NOR43231/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.847     0.847    fpgaagc/traya/a16/NOR43231/clk_out1
    SLICE_X56Y61         FDPE                                         r  fpgaagc/traya/a16/NOR43231/prev_val_reg/C
                         clock pessimism             -0.234     0.613    
    SLICE_X56Y61         FDPE (Hold_fdpe_C_D)         0.076     0.689    fpgaagc/traya/a16/NOR43231/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a16/NOR43201/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a16/NOR43201/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.445%)  route 0.123ns (46.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.578     0.578    fpgaagc/traya/a16/NOR43201/clk_out1
    SLICE_X57Y59         FDCE                                         r  fpgaagc/traya/a16/NOR43201/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.141     0.719 r  fpgaagc/traya/a16/NOR43201/y_reg/Q
                         net (fo=3, routed)           0.123     0.842    fpgaagc/traya/a16/NOR43201/NOR43201_out
    SLICE_X56Y59         FDCE                                         r  fpgaagc/traya/a16/NOR43201/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.848     0.848    fpgaagc/traya/a16/NOR43201/clk_out1
    SLICE_X56Y59         FDCE                                         r  fpgaagc/traya/a16/NOR43201/prev_val_reg/C
                         clock pessimism             -0.257     0.591    
    SLICE_X56Y59         FDCE (Hold_fdce_C_D)         0.072     0.663    fpgaagc/traya/a16/NOR43201/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a16/NOR43202/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a16/NOR43202/prev_val_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.202%)  route 0.124ns (46.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.577     0.577    fpgaagc/traya/a16/NOR43202/clk_out1
    SLICE_X56Y60         FDPE                                         r  fpgaagc/traya/a16/NOR43202/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDPE (Prop_fdpe_C_Q)         0.141     0.718 r  fpgaagc/traya/a16/NOR43202/y_reg/Q
                         net (fo=4, routed)           0.124     0.842    fpgaagc/traya/a16/NOR43202/NOR43202_out
    SLICE_X57Y59         FDPE                                         r  fpgaagc/traya/a16/NOR43202/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.848     0.848    fpgaagc/traya/a16/NOR43202/clk_out1
    SLICE_X57Y59         FDPE                                         r  fpgaagc/traya/a16/NOR43202/prev_val_reg/C
                         clock pessimism             -0.254     0.594    
    SLICE_X57Y59         FDPE (Hold_fdpe_C_D)         0.066     0.660    fpgaagc/traya/a16/NOR43202/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a20/NOR31208/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a20/NOR31208/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.431%)  route 0.133ns (48.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.688     0.688    fpgaagc/traya/a20/NOR31208/clk_out1
    SLICE_X91Y110        FDCE                                         r  fpgaagc/traya/a20/NOR31208/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y110        FDCE (Prop_fdce_C_Q)         0.141     0.829 r  fpgaagc/traya/a20/NOR31208/y_reg/Q
                         net (fo=4, routed)           0.133     0.962    fpgaagc/traya/a20/NOR31208/C34A
    SLICE_X90Y109        FDCE                                         r  fpgaagc/traya/a20/NOR31208/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.963     0.963    fpgaagc/traya/a20/NOR31208/clk_out1
    SLICE_X90Y109        FDCE                                         r  fpgaagc/traya/a20/NOR31208/prev_val_reg/C
                         clock pessimism             -0.258     0.705    
    SLICE_X90Y109        FDCE (Hold_fdce_C_D)         0.075     0.780    fpgaagc/traya/a20/NOR31208/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_prop_clock_divider
Waveform(ns):       { 0.000 9.766 }
Period(ns):         19.531
Sources:            { fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         19.531      17.376     BUFGCTRL_X0Y0    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         19.531      18.282     MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         19.531      18.531     SLICE_X50Y76     fpgaagc/traya/a01/NOR38415/y_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         19.531      18.531     SLICE_X52Y76     fpgaagc/traya/a01/NOR38416/next_val_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         19.531      18.531     SLICE_X53Y76     fpgaagc/traya/a01/NOR38416/prev_val_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         19.531      18.531     SLICE_X53Y76     fpgaagc/traya/a01/NOR38416/y_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         19.531      18.531     SLICE_X52Y76     fpgaagc/traya/a01/NOR38417/next_val_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         19.531      18.531     SLICE_X53Y76     fpgaagc/traya/a01/NOR38417/prev_val_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         19.531      18.531     SLICE_X53Y76     fpgaagc/traya/a01/NOR38417/y_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         19.531      18.531     SLICE_X57Y75     fpgaagc/traya/a01/NOR38421/next_val_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.531      193.829    MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X63Y69     fpgaagc/traya/a17/NOR44136/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X63Y69     fpgaagc/traya/a17/NOR44136/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X63Y69     fpgaagc/traya/a17/NOR44137/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X63Y69     fpgaagc/traya/a17/NOR44137/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X84Y75     fpgaagc/traya/a08/NOR51119/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X84Y75     fpgaagc/traya/a08/NOR51119/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X60Y69     fpgaagc/traya/a17/NOR44216/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X60Y69     fpgaagc/traya/a17/NOR44216/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X60Y79     fpgaagc/traya/a01/NOR38111/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X60Y79     fpgaagc/traya/a01/NOR38111/y_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X62Y69     fpgaagc/traya/a17/NOR44136/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X62Y69     fpgaagc/traya/a17/NOR44137/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X85Y75     fpgaagc/traya/a08/NOR51119/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X61Y69     fpgaagc/traya/a17/NOR44216/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X61Y79     fpgaagc/traya/a01/NOR38111/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X61Y79     fpgaagc/traya/a01/NOR38121/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X61Y79     fpgaagc/traya/a01/NOR38131/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X61Y79     fpgaagc/traya/a01/NOR38141/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X83Y74     fpgaagc/traya/a08/NOR51218/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X83Y74     fpgaagc/traya/a08/NOR51219/next_val_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prop_clock_divider
  To Clock:  clkfbout_prop_clock_divider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prop_clock_divider
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_prop_clock_divider
  To Clock:  clk_out1_prop_clock_divider

Setup :            0  Failing Endpoints,  Worst Slack        4.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.973ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.212ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a02/NOR49414/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 0.576ns (11.585%)  route 4.396ns (88.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.627 - 9.766 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.708     1.708    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X87Y72         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDCE (Prop_fdce_C_Q)         0.456     2.164 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.800     2.964    fpgaagc/trayb/b07oscillator/SBYREL_
    SLICE_X87Y64         LUT3 (Prop_lut3_I1_O)        0.120     3.084 f  fpgaagc/trayb/b07oscillator/next_val_i_1__3140/O
                         net (fo=5460, routed)        3.596     6.680    fpgaagc/traya/a02/NOR49414/vrst
    SLICE_X107Y100       FDCE                                         f  fpgaagc/traya/a02/NOR49414/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.861    11.627    fpgaagc/traya/a02/NOR49414/clk_out1
    SLICE_X107Y100       FDCE                                         r  fpgaagc/traya/a02/NOR49414/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.641    
                         clock uncertainty           -0.144    11.497    
    SLICE_X107Y100       FDCE (Recov_fdce_C_CLR)     -0.605    10.892    fpgaagc/traya/a02/NOR49414/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.892    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  4.212    

Slack (MET) :             4.212ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a21/NOR32223/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 0.576ns (11.585%)  route 4.396ns (88.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.627 - 9.766 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.708     1.708    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X87Y72         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDCE (Prop_fdce_C_Q)         0.456     2.164 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.800     2.964    fpgaagc/trayb/b07oscillator/SBYREL_
    SLICE_X87Y64         LUT3 (Prop_lut3_I1_O)        0.120     3.084 f  fpgaagc/trayb/b07oscillator/next_val_i_1__3140/O
                         net (fo=5460, routed)        3.596     6.680    fpgaagc/traya/a21/NOR32223/vrst
    SLICE_X107Y100       FDCE                                         f  fpgaagc/traya/a21/NOR32223/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.861    11.627    fpgaagc/traya/a21/NOR32223/clk_out1
    SLICE_X107Y100       FDCE                                         r  fpgaagc/traya/a21/NOR32223/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.641    
                         clock uncertainty           -0.144    11.497    
    SLICE_X107Y100       FDCE (Recov_fdce_C_CLR)     -0.605    10.892    fpgaagc/traya/a21/NOR32223/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.892    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  4.212    

Slack (MET) :             4.212ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a21/NOR32227/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 0.576ns (11.585%)  route 4.396ns (88.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.627 - 9.766 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.708     1.708    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X87Y72         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDCE (Prop_fdce_C_Q)         0.456     2.164 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.800     2.964    fpgaagc/trayb/b07oscillator/SBYREL_
    SLICE_X87Y64         LUT3 (Prop_lut3_I1_O)        0.120     3.084 f  fpgaagc/trayb/b07oscillator/next_val_i_1__3140/O
                         net (fo=5460, routed)        3.596     6.680    fpgaagc/traya/a21/NOR32227/vrst
    SLICE_X107Y100       FDCE                                         f  fpgaagc/traya/a21/NOR32227/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.861    11.627    fpgaagc/traya/a21/NOR32227/clk_out1
    SLICE_X107Y100       FDCE                                         r  fpgaagc/traya/a21/NOR32227/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.641    
                         clock uncertainty           -0.144    11.497    
    SLICE_X107Y100       FDCE (Recov_fdce_C_CLR)     -0.605    10.892    fpgaagc/traya/a21/NOR32227/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.892    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  4.212    

Slack (MET) :             4.212ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a21/NOR32233/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 0.576ns (11.585%)  route 4.396ns (88.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.627 - 9.766 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.708     1.708    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X87Y72         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDCE (Prop_fdce_C_Q)         0.456     2.164 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.800     2.964    fpgaagc/trayb/b07oscillator/SBYREL_
    SLICE_X87Y64         LUT3 (Prop_lut3_I1_O)        0.120     3.084 f  fpgaagc/trayb/b07oscillator/next_val_i_1__3140/O
                         net (fo=5460, routed)        3.596     6.680    fpgaagc/traya/a21/NOR32233/vrst
    SLICE_X107Y100       FDCE                                         f  fpgaagc/traya/a21/NOR32233/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.861    11.627    fpgaagc/traya/a21/NOR32233/clk_out1
    SLICE_X107Y100       FDCE                                         r  fpgaagc/traya/a21/NOR32233/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.641    
                         clock uncertainty           -0.144    11.497    
    SLICE_X107Y100       FDCE (Recov_fdce_C_CLR)     -0.605    10.892    fpgaagc/traya/a21/NOR32233/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.892    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  4.212    

Slack (MET) :             4.335ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a15/NOR35447/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 0.574ns (12.670%)  route 3.956ns (87.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 11.321 - 9.766 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.708     1.708    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X87Y72         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDCE (Prop_fdce_C_Q)         0.456     2.164 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.490     2.654    fpgaagc/traya/a18/NOR42457/y_reg_0
    SLICE_X87Y72         LUT3 (Prop_lut3_I1_O)        0.118     2.772 f  fpgaagc/traya/a18/NOR42457/next_val_i_2__40/O
                         net (fo=6567, routed)        3.466     6.238    fpgaagc/traya/a15/NOR35447/vrst
    SLICE_X70Y45         FDCE                                         f  fpgaagc/traya/a15/NOR35447/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.555    11.321    fpgaagc/traya/a15/NOR35447/clk_out1
    SLICE_X70Y45         FDCE                                         r  fpgaagc/traya/a15/NOR35447/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.321    
                         clock uncertainty           -0.144    11.177    
    SLICE_X70Y45         FDCE (Recov_fdce_C_CLR)     -0.604    10.573    fpgaagc/traya/a15/NOR35447/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.573    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                  4.335    

Slack (MET) :             4.335ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a15/NOR35455/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 0.574ns (12.670%)  route 3.956ns (87.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 11.321 - 9.766 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.708     1.708    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X87Y72         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDCE (Prop_fdce_C_Q)         0.456     2.164 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.490     2.654    fpgaagc/traya/a18/NOR42457/y_reg_0
    SLICE_X87Y72         LUT3 (Prop_lut3_I1_O)        0.118     2.772 f  fpgaagc/traya/a18/NOR42457/next_val_i_2__40/O
                         net (fo=6567, routed)        3.466     6.238    fpgaagc/traya/a15/NOR35455/vrst
    SLICE_X70Y45         FDCE                                         f  fpgaagc/traya/a15/NOR35455/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.555    11.321    fpgaagc/traya/a15/NOR35455/clk_out1
    SLICE_X70Y45         FDCE                                         r  fpgaagc/traya/a15/NOR35455/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.321    
                         clock uncertainty           -0.144    11.177    
    SLICE_X70Y45         FDCE (Recov_fdce_C_CLR)     -0.604    10.573    fpgaagc/traya/a15/NOR35455/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.573    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                  4.335    

Slack (MET) :             4.335ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a15/NOR35458/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 0.574ns (12.670%)  route 3.956ns (87.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 11.321 - 9.766 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.708     1.708    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X87Y72         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDCE (Prop_fdce_C_Q)         0.456     2.164 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.490     2.654    fpgaagc/traya/a18/NOR42457/y_reg_0
    SLICE_X87Y72         LUT3 (Prop_lut3_I1_O)        0.118     2.772 f  fpgaagc/traya/a18/NOR42457/next_val_i_2__40/O
                         net (fo=6567, routed)        3.466     6.238    fpgaagc/traya/a15/NOR35458/vrst
    SLICE_X70Y45         FDCE                                         f  fpgaagc/traya/a15/NOR35458/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.555    11.321    fpgaagc/traya/a15/NOR35458/clk_out1
    SLICE_X70Y45         FDCE                                         r  fpgaagc/traya/a15/NOR35458/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.321    
                         clock uncertainty           -0.144    11.177    
    SLICE_X70Y45         FDCE (Recov_fdce_C_CLR)     -0.604    10.573    fpgaagc/traya/a15/NOR35458/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.573    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                  4.335    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a21/NOR32221/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 0.576ns (11.894%)  route 4.267ns (88.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.627 - 9.766 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.708     1.708    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X87Y72         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDCE (Prop_fdce_C_Q)         0.456     2.164 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.800     2.964    fpgaagc/trayb/b07oscillator/SBYREL_
    SLICE_X87Y64         LUT3 (Prop_lut3_I1_O)        0.120     3.084 f  fpgaagc/trayb/b07oscillator/next_val_i_1__3140/O
                         net (fo=5460, routed)        3.467     6.551    fpgaagc/traya/a21/NOR32221/vrst
    SLICE_X107Y101       FDCE                                         f  fpgaagc/traya/a21/NOR32221/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.861    11.627    fpgaagc/traya/a21/NOR32221/clk_out1
    SLICE_X107Y101       FDCE                                         r  fpgaagc/traya/a21/NOR32221/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.641    
                         clock uncertainty           -0.144    11.497    
    SLICE_X107Y101       FDCE (Recov_fdce_C_CLR)     -0.605    10.892    fpgaagc/traya/a21/NOR32221/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.892    
                         arrival time                          -6.551    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a21/NOR32222/next_val_reg/PRE
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 0.576ns (11.894%)  route 4.267ns (88.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.627 - 9.766 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.708     1.708    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X87Y72         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDCE (Prop_fdce_C_Q)         0.456     2.164 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.800     2.964    fpgaagc/trayb/b07oscillator/SBYREL_
    SLICE_X87Y64         LUT3 (Prop_lut3_I1_O)        0.120     3.084 f  fpgaagc/trayb/b07oscillator/next_val_i_1__3140/O
                         net (fo=5460, routed)        3.467     6.551    fpgaagc/traya/a21/NOR32222/vrst
    SLICE_X107Y101       FDPE                                         f  fpgaagc/traya/a21/NOR32222/next_val_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.861    11.627    fpgaagc/traya/a21/NOR32222/clk_out1
    SLICE_X107Y101       FDPE                                         r  fpgaagc/traya/a21/NOR32222/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.641    
                         clock uncertainty           -0.144    11.497    
    SLICE_X107Y101       FDPE (Recov_fdpe_C_PRE)     -0.559    10.938    fpgaagc/traya/a21/NOR32222/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.938    
                         arrival time                          -6.551    
  -------------------------------------------------------------------
                         slack                                  4.387    

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a21/NOR32226/next_val_reg/PRE
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 0.576ns (11.894%)  route 4.267ns (88.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.627 - 9.766 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.708     1.708    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X87Y72         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDCE (Prop_fdce_C_Q)         0.456     2.164 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.800     2.964    fpgaagc/trayb/b07oscillator/SBYREL_
    SLICE_X87Y64         LUT3 (Prop_lut3_I1_O)        0.120     3.084 f  fpgaagc/trayb/b07oscillator/next_val_i_1__3140/O
                         net (fo=5460, routed)        3.467     6.551    fpgaagc/traya/a21/NOR32226/vrst
    SLICE_X107Y101       FDPE                                         f  fpgaagc/traya/a21/NOR32226/next_val_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       1.861    11.627    fpgaagc/traya/a21/NOR32226/clk_out1
    SLICE_X107Y101       FDPE                                         r  fpgaagc/traya/a21/NOR32226/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.641    
                         clock uncertainty           -0.144    11.497    
    SLICE_X107Y101       FDPE (Recov_fdpe_C_PRE)     -0.559    10.938    fpgaagc/traya/a21/NOR32226/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.938    
                         arrival time                          -6.551    
  -------------------------------------------------------------------
                         slack                                  4.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a08/NOR51217/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.189ns (22.777%)  route 0.641ns (77.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.575     0.575    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X87Y72         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDCE (Prop_fdce_C_Q)         0.141     0.716 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.182     0.898    fpgaagc/traya/a18/NOR42457/y_reg_0
    SLICE_X87Y72         LUT3 (Prop_lut3_I1_O)        0.048     0.946 f  fpgaagc/traya/a18/NOR42457/next_val_i_2__40/O
                         net (fo=6567, routed)        0.458     1.404    fpgaagc/traya/a08/NOR51217/vrst
    SLICE_X87Y73         FDCE                                         f  fpgaagc/traya/a08/NOR51217/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.840     0.840    fpgaagc/traya/a08/NOR51217/clk_out1
    SLICE_X87Y73         FDCE                                         r  fpgaagc/traya/a08/NOR51217/y_reg/C
                         clock pessimism             -0.254     0.586    
    SLICE_X87Y73         FDCE (Remov_fdce_C_CLR)     -0.154     0.432    fpgaagc/traya/a08/NOR51217/y_reg
  -------------------------------------------------------------------
                         required time                         -0.432    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a08/NOR51411/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.189ns (22.777%)  route 0.641ns (77.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.575     0.575    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X87Y72         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDCE (Prop_fdce_C_Q)         0.141     0.716 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.182     0.898    fpgaagc/traya/a18/NOR42457/y_reg_0
    SLICE_X87Y72         LUT3 (Prop_lut3_I1_O)        0.048     0.946 f  fpgaagc/traya/a18/NOR42457/next_val_i_2__40/O
                         net (fo=6567, routed)        0.458     1.404    fpgaagc/traya/a08/NOR51411/vrst
    SLICE_X87Y73         FDCE                                         f  fpgaagc/traya/a08/NOR51411/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.840     0.840    fpgaagc/traya/a08/NOR51411/clk_out1
    SLICE_X87Y73         FDCE                                         r  fpgaagc/traya/a08/NOR51411/prev_val_reg/C
                         clock pessimism             -0.254     0.586    
    SLICE_X87Y73         FDCE (Remov_fdce_C_CLR)     -0.154     0.432    fpgaagc/traya/a08/NOR51411/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.432    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a08/NOR51411/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.189ns (22.777%)  route 0.641ns (77.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.575     0.575    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X87Y72         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDCE (Prop_fdce_C_Q)         0.141     0.716 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.182     0.898    fpgaagc/traya/a18/NOR42457/y_reg_0
    SLICE_X87Y72         LUT3 (Prop_lut3_I1_O)        0.048     0.946 f  fpgaagc/traya/a18/NOR42457/next_val_i_2__40/O
                         net (fo=6567, routed)        0.458     1.404    fpgaagc/traya/a08/NOR51411/vrst
    SLICE_X87Y73         FDCE                                         f  fpgaagc/traya/a08/NOR51411/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.840     0.840    fpgaagc/traya/a08/NOR51411/clk_out1
    SLICE_X87Y73         FDCE                                         r  fpgaagc/traya/a08/NOR51411/y_reg/C
                         clock pessimism             -0.254     0.586    
    SLICE_X87Y73         FDCE (Remov_fdce_C_CLR)     -0.154     0.432    fpgaagc/traya/a08/NOR51411/y_reg
  -------------------------------------------------------------------
                         required time                         -0.432    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a08/NOR51413/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.189ns (22.777%)  route 0.641ns (77.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.575     0.575    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X87Y72         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDCE (Prop_fdce_C_Q)         0.141     0.716 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.182     0.898    fpgaagc/traya/a18/NOR42457/y_reg_0
    SLICE_X87Y72         LUT3 (Prop_lut3_I1_O)        0.048     0.946 f  fpgaagc/traya/a18/NOR42457/next_val_i_2__40/O
                         net (fo=6567, routed)        0.458     1.404    fpgaagc/traya/a08/NOR51413/vrst
    SLICE_X87Y73         FDCE                                         f  fpgaagc/traya/a08/NOR51413/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.840     0.840    fpgaagc/traya/a08/NOR51413/clk_out1
    SLICE_X87Y73         FDCE                                         r  fpgaagc/traya/a08/NOR51413/prev_val_reg/C
                         clock pessimism             -0.254     0.586    
    SLICE_X87Y73         FDCE (Remov_fdce_C_CLR)     -0.154     0.432    fpgaagc/traya/a08/NOR51413/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.432    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a08/NOR51413/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.189ns (22.777%)  route 0.641ns (77.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.575     0.575    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X87Y72         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDCE (Prop_fdce_C_Q)         0.141     0.716 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.182     0.898    fpgaagc/traya/a18/NOR42457/y_reg_0
    SLICE_X87Y72         LUT3 (Prop_lut3_I1_O)        0.048     0.946 f  fpgaagc/traya/a18/NOR42457/next_val_i_2__40/O
                         net (fo=6567, routed)        0.458     1.404    fpgaagc/traya/a08/NOR51413/vrst
    SLICE_X87Y73         FDCE                                         f  fpgaagc/traya/a08/NOR51413/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.840     0.840    fpgaagc/traya/a08/NOR51413/clk_out1
    SLICE_X87Y73         FDCE                                         r  fpgaagc/traya/a08/NOR51413/y_reg/C
                         clock pessimism             -0.254     0.586    
    SLICE_X87Y73         FDCE (Remov_fdce_C_CLR)     -0.154     0.432    fpgaagc/traya/a08/NOR51413/y_reg
  -------------------------------------------------------------------
                         required time                         -0.432    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a08/NOR51415/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.189ns (22.777%)  route 0.641ns (77.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.575     0.575    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X87Y72         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDCE (Prop_fdce_C_Q)         0.141     0.716 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.182     0.898    fpgaagc/traya/a18/NOR42457/y_reg_0
    SLICE_X87Y72         LUT3 (Prop_lut3_I1_O)        0.048     0.946 f  fpgaagc/traya/a18/NOR42457/next_val_i_2__40/O
                         net (fo=6567, routed)        0.458     1.404    fpgaagc/traya/a08/NOR51415/vrst
    SLICE_X87Y73         FDCE                                         f  fpgaagc/traya/a08/NOR51415/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.840     0.840    fpgaagc/traya/a08/NOR51415/clk_out1
    SLICE_X87Y73         FDCE                                         r  fpgaagc/traya/a08/NOR51415/y_reg/C
                         clock pessimism             -0.254     0.586    
    SLICE_X87Y73         FDCE (Remov_fdce_C_CLR)     -0.154     0.432    fpgaagc/traya/a08/NOR51415/y_reg
  -------------------------------------------------------------------
                         required time                         -0.432    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a08/NOR51417/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.189ns (22.777%)  route 0.641ns (77.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.575     0.575    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X87Y72         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDCE (Prop_fdce_C_Q)         0.141     0.716 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.182     0.898    fpgaagc/traya/a18/NOR42457/y_reg_0
    SLICE_X87Y72         LUT3 (Prop_lut3_I1_O)        0.048     0.946 f  fpgaagc/traya/a18/NOR42457/next_val_i_2__40/O
                         net (fo=6567, routed)        0.458     1.404    fpgaagc/traya/a08/NOR51417/vrst
    SLICE_X87Y73         FDCE                                         f  fpgaagc/traya/a08/NOR51417/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.840     0.840    fpgaagc/traya/a08/NOR51417/clk_out1
    SLICE_X87Y73         FDCE                                         r  fpgaagc/traya/a08/NOR51417/prev_val_reg/C
                         clock pessimism             -0.254     0.586    
    SLICE_X87Y73         FDCE (Remov_fdce_C_CLR)     -0.154     0.432    fpgaagc/traya/a08/NOR51417/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.432    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a08/NOR51417/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.189ns (22.777%)  route 0.641ns (77.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.575     0.575    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X87Y72         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDCE (Prop_fdce_C_Q)         0.141     0.716 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.182     0.898    fpgaagc/traya/a18/NOR42457/y_reg_0
    SLICE_X87Y72         LUT3 (Prop_lut3_I1_O)        0.048     0.946 f  fpgaagc/traya/a18/NOR42457/next_val_i_2__40/O
                         net (fo=6567, routed)        0.458     1.404    fpgaagc/traya/a08/NOR51417/vrst
    SLICE_X87Y73         FDCE                                         f  fpgaagc/traya/a08/NOR51417/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.840     0.840    fpgaagc/traya/a08/NOR51417/clk_out1
    SLICE_X87Y73         FDCE                                         r  fpgaagc/traya/a08/NOR51417/y_reg/C
                         clock pessimism             -0.254     0.586    
    SLICE_X87Y73         FDCE (Remov_fdce_C_CLR)     -0.154     0.432    fpgaagc/traya/a08/NOR51417/y_reg
  -------------------------------------------------------------------
                         required time                         -0.432    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a07/NOR33327/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.189ns (21.590%)  route 0.686ns (78.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.575     0.575    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X87Y72         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDCE (Prop_fdce_C_Q)         0.141     0.716 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.182     0.898    fpgaagc/traya/a18/NOR42457/y_reg_0
    SLICE_X87Y72         LUT3 (Prop_lut3_I1_O)        0.048     0.946 f  fpgaagc/traya/a18/NOR42457/next_val_i_2__40/O
                         net (fo=6567, routed)        0.504     1.450    fpgaagc/traya/a07/NOR33327/vrst
    SLICE_X84Y71         FDCE                                         f  fpgaagc/traya/a07/NOR33327/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.842     0.842    fpgaagc/traya/a07/NOR33327/clk_out1
    SLICE_X84Y71         FDCE                                         r  fpgaagc/traya/a07/NOR33327/prev_val_reg/C
                         clock pessimism             -0.234     0.608    
    SLICE_X84Y71         FDCE (Remov_fdce_C_CLR)     -0.154     0.454    fpgaagc/traya/a07/NOR33327/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a07/NOR33327/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.189ns (21.590%)  route 0.686ns (78.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.575     0.575    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X87Y72         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDCE (Prop_fdce_C_Q)         0.141     0.716 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.182     0.898    fpgaagc/traya/a18/NOR42457/y_reg_0
    SLICE_X87Y72         LUT3 (Prop_lut3_I1_O)        0.048     0.946 f  fpgaagc/traya/a18/NOR42457/next_val_i_2__40/O
                         net (fo=6567, routed)        0.504     1.450    fpgaagc/traya/a07/NOR33327/vrst
    SLICE_X84Y71         FDCE                                         f  fpgaagc/traya/a07/NOR33327/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13576, routed)       0.842     0.842    fpgaagc/traya/a07/NOR33327/clk_out1
    SLICE_X84Y71         FDCE                                         r  fpgaagc/traya/a07/NOR33327/y_reg/C
                         clock pessimism             -0.234     0.608    
    SLICE_X84Y71         FDCE (Remov_fdce_C_CLR)     -0.154     0.454    fpgaagc/traya/a07/NOR33327/y_reg
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.996    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      998.487ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.487ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.289ns  (logic 0.478ns (37.095%)  route 0.811ns (62.905%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y34        FDRE                         0.000     0.000 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X102Y34        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.811     1.289    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X104Y34        FDRE                                         r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X104Y34        FDRE (Setup_fdre_C_D)       -0.225   999.775    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.775    
                         arrival time                          -1.289    
  -------------------------------------------------------------------
                         slack                                998.487    

Slack (MET) :             998.604ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.177ns  (logic 0.419ns (35.587%)  route 0.758ns (64.413%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDRE                         0.000     0.000 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X55Y9          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.758     1.177    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X54Y9          FDRE                                         r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X54Y9          FDRE (Setup_fdre_C_D)       -0.218   999.782    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.782    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                998.604    

Slack (MET) :             998.660ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.237ns  (logic 0.456ns (36.864%)  route 0.781ns (63.136%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE                         0.000     0.000 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.781     1.237    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X52Y10         FDRE                                         r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X52Y10         FDRE (Setup_fdre_C_D)       -0.103   999.897    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.897    
                         arrival time                          -1.237    
  -------------------------------------------------------------------
                         slack                                998.660    

Slack (MET) :             998.671ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.063ns  (logic 0.478ns (44.986%)  route 0.585ns (55.014%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE                         0.000     0.000 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.585     1.063    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X51Y10         FDRE                                         r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X51Y10         FDRE (Setup_fdre_C_D)       -0.266   999.734    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.734    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                998.671    

Slack (MET) :             998.695ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.037ns  (logic 0.419ns (40.410%)  route 0.618ns (59.590%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE                         0.000     0.000 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.618     1.037    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X52Y10         FDRE                                         r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X52Y10         FDRE (Setup_fdre_C_D)       -0.268   999.732    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                998.695    

Slack (MET) :             998.711ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.071ns  (logic 0.478ns (44.628%)  route 0.593ns (55.372%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y34         FDRE                         0.000     0.000 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X92Y34         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.593     1.071    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X96Y34         FDRE                                         r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X96Y34         FDRE (Setup_fdre_C_D)       -0.218   999.782    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                        999.782    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                998.711    

Slack (MET) :             998.722ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.505%)  route 0.591ns (58.495%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE                         0.000     0.000 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.591     1.010    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X52Y17         FDRE                                         r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X52Y17         FDRE (Setup_fdre_C_D)       -0.268   999.732    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                998.722    

Slack (MET) :             998.756ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.022ns  (logic 0.419ns (41.005%)  route 0.603ns (58.994%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y40        FDRE                         0.000     0.000 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X101Y40        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.603     1.022    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X100Y40        FDRE                                         r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X100Y40        FDRE (Setup_fdre_C_D)       -0.222   999.778    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.778    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                998.756    

Slack (MET) :             998.770ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.012ns  (logic 0.419ns (41.414%)  route 0.593ns (58.586%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE                         0.000     0.000 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.593     1.012    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X50Y16         FDRE                                         r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X50Y16         FDRE (Setup_fdre_C_D)       -0.218   999.782    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                        999.782    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                998.770    

Slack (MET) :             998.774ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.575%)  route 0.589ns (58.425%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y31        FDRE                         0.000     0.000 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X101Y31        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.589     1.008    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X100Y31        FDRE                                         r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X100Y31        FDRE (Setup_fdre_C_D)       -0.218   999.782    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.782    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                998.774    





