INFO: Starting PRECISION_RTL for logic synthesis
precision: Executing on platform: CentOS release 5.10 (Final) Kernel \r on an \m  Linux eceLinux2.uwaterloo.ca 2.6.18-371.9.1.el5 #1 SMP Tue Jun 10 17:49:56 EDT 2014 x86_64 x86_64 x86_64 GNU/Linux 
precision: Setting MGC_HOME to /opt/Precision_Synthesis_2008a.47/Mgc_home ...
Note: Defaulting to use the Next Generation GUI.
//  Precision RTL Synthesis 2008a.47 (Production Release) Tue Dec  9 03:06:25 PST 2008
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2008, All Rights Reserved.
//             Portions copyright 1991-2004 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux gm2kerr@eceLinux2.uwaterloo.ca #1 SMP Tue Jun 10 17:49:56 EDT 2014 2.6.18-371.9.1.el5 x86_64
//  
//  Start time Sun Jul 20 19:40:34 2014
-------------------------------------------------
Info: Logging session transcript to file precision.log
Info: Results directory: uw_tmp/
Info: Moving session transcript to file uw_tmp/precision.log
Info:  Setting up the design to use synthesis library "stratixii.syn"
Info: The global max fanout is currently set to 1000 for Altera - Stratix II.
Info:  Setting Part to: "EP2S15F484C"
Info:  Setting Process to: "5"
Info: USING DESIGN ARCH
Info: Reading file: /opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/psr/techlibs/stratixii.syn.
Info: Loading library initialization file /opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/psr/userware/armstrong_rename.tcl
Info: vhdlorder, Release 2008a.22
Info: Files sorted successfully.
Info: hdl-analyze, Release RTLC-Precision 2008a.22
INFO: Analyzing "mem.vhd"
INFO: Analyzing "kirsch_synth_pkg.vhd"
INFO: Analyzing "kirsch_utility_pkg.vhd"
INFO: Analyzing "memory.vhd"
INFO: Analyzing "flow.vhd"
INFO: Analyzing "kirsch.vhd"
Info: Current working directory: uw_tmp/.
Info: RTLC-Driver, Release RTLC-Precision 2008a.22
Info: Last compiled on Nov 27 2008 12:40:04
Info: Initializing...
Info: Partitioning design ....

Info: RTLCompiler, Release RTLC-Precision 2008a.22
Info: Last compiled on Nov 27 2008 12:46:53
Info: Initializing...
Info: Root Module work.kirsch(main): Pre-processing...
Info: Module work.memory(main): Pre-processing...
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Pre-processing...
Info: Built-in hardware memory core inferred for variable ': mem.mem depth = 256, width = 8'.
Info: Module work.flow(main): Pre-processing...
Warning: "kirsch.vhd", line 23: Input port debug_key has never been used.
Warning: "kirsch.vhd", line 24: Input port debug_switch has never been used.
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Compiling...
Info: Module work.memory(main): Compiling...
Warning: "memory.vhd", line 92: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
Warning: "memory.vhd", line 92: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
Warning: "memory.vhd", line 84: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
Warning: "memory.vhd", line 196: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
Warning: "memory.vhd", line 186: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
Warning: "memory.vhd", line 40: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
Warning: "memory.vhd", line 190: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
Info: "memory.vhd", line 116: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_8" inferred for node "row".
Info: "memory.vhd", line 120: Macro Modgen_Counter "counter_up_sclear_clock_clk_en_cnt_en_0_8" inferred for node "column".
Info: Module work.flow(main): Compiling...
Info: "flow.vhd", line 166: Sharing register o_dir[0] with max_fwd
Info: Root Module work.kirsch(main): Compiling...
Info: Rebalanced Expression Tree...
Info: Compilation successfully completed.
Info: Counter Inferencing === Detected : 2, Inferred (Modgen/Selcounter/AddSub) : 2 (2 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
Info: Total CPU time taken for compilation: 0.0 secs.
Info: Total lines of RTL compiled: 700.
Info: Overall running time 1.0 secs.
Info: Current working directory: uw_tmp/.
Info: "flow.vhd", line 84: : Inferred shift register Instance 'instance:u_flow.ix170' of type 'cell:shiftregister_reg_p5r(7)_clk_reset_set_0_1_1_1_0_4'
Info: "flow.vhd", line 84: : Inferred shift register Instance 'instance:u_flow.ix172' of type 'cell:shiftregister_reg_p5r(6)_clk_reset_set_0_1_1_1_0_4'
Info: "flow.vhd", line 84: : Inferred shift register Instance 'instance:u_flow.ix173' of type 'cell:shiftregister_reg_p5r(5)_clk_reset_set_0_1_1_1_0_4'
Info: "flow.vhd", line 84: : Inferred shift register Instance 'instance:u_flow.ix174' of type 'cell:shiftregister_reg_p5r(4)_clk_reset_set_0_1_1_1_0_4'
Info: "flow.vhd", line 84: : Inferred shift register Instance 'instance:u_flow.ix175' of type 'cell:shiftregister_reg_p5r(3)_clk_reset_set_0_1_1_1_0_4'
Info: "flow.vhd", line 84: : Inferred shift register Instance 'instance:u_flow.ix176' of type 'cell:shiftregister_reg_p5r(2)_clk_reset_set_0_1_1_1_0_4'
Info: "flow.vhd", line 84: : Inferred shift register Instance 'instance:u_flow.ix177' of type 'cell:shiftregister_reg_p5r(1)_clk_reset_set_0_1_1_1_0_4'
Info: "flow.vhd", line 84: : Inferred shift register Instance 'instance:u_flow.ix178' of type 'cell:shiftregister_reg_p5r(0)_clk_reset_set_0_1_1_1_0_4'
Info: "flow.vhd", line 84: : Inferred shift register Instance 'instance:u_flow.ix179' of type 'cell:shiftregister_reg_p5m(1)_clk_reset_set_0_1_1_1_0_4'
Info: "flow.vhd", line 84: : Inferred shift register Instance 'instance:u_flow.ix180' of type 'cell:shiftregister_reg_p5m(0)_clk_reset_set_0_1_1_1_0_4'
Info: "flow.vhd", line 84: : Inferred shift register Instance 'instance:u_flow.ix181' of type 'cell:shiftregister_reg_p40_clk_reset_set_0_1_1_1_0_3'
Info: "flow.vhd", line 84: : Inferred shift register with taps Instance 'instance:u_flow.ix182' of type 'cell:shiftregister_with_taps_8_4_1'
Info: "flow.vhd", line 84: : Inferred shift register with taps Instance 'instance:u_flow.ix183' of type 'cell:shiftregister_with_taps_2_4_1'
Info: "flow.vhd", line 84: : Inferred shift register with taps Instance 'instance:u_flow.ix184' of type 'cell:shiftregister_with_taps_1_3_1'
Info: Finished compiling design.
Info: -- Saving the design database in uw_tmp/kirsch_gate.xdb
Info: Writing file: uw_tmp/kirsch_gate.vhd.
Info: Info, Command 'auto_write' finished successfully
Info: Current working directory: uw_tmp/.
Info: 3 Instances are flattened in hierarchical block .work.memory.main_unfold_1492.
Info:  1 adder tree of 3 input operands was generated.
Info:  1 adder tree of 3 input operands was generated.
Info: Optimizing design view:.work.memory.main_unfold_1492
Info: Optimizing design view:.work.flow.main
Info: Optimizing design view:.work.kirsch.main
Info: -- Running timing characterization...
Warning: Timer notification: Attempt to propagate clock i_valid(2) assigned to pin i_valid from
Warning:     instance u_memory/ix548 over non-unate connection, stopping propagation of clocks to O..
Info: Optimizing design view:.work.memory.main_unfold_1492
Info: Optimizing design view:.work.flow.main
Info: Optimizing design view:.work.kirsch.main
Info: -- Saving the design database in uw_tmp/kirsch.xdb
Info: Writing file: uw_tmp/kirsch.edf.
Info: -- Writing file uw_tmp/kirsch.tcl
Info: exq_pr_compile_project gen_vcf kirsch 1
Info: Finished synthesizing design.
Info: Total CPU time taken for synthesis: 5.8 secs.
Info: Overall running time 6.2 secs.
Info: uw_tmp/precision_tech.sdc
Info: -- Saving the design database in uw_tmp/kirsch_logic.xdb
Info: Writing file: uw_tmp/kirsch_logic.vhd.
Info: Info, Command 'auto_write' finished successfully
Info: i_clock i_valid
Info: -- Saving the design database in uw_tmp/kirsch_logic.xdb
Info: Writing file: uw_tmp/kirsch_logic.v.
Info: Info, Command 'auto_write' finished successfully
Info: *** logic synthesis succeeded ***
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
Warning: Library already exists at "altera_mf".
Modifying modelsim.ini
Warning: Library already exists at "stratixii".
Modifying modelsim.ini
INFO: generic-gate       netlist         written to uw_tmp/kirsch_gate.vhd
INFO: generic-gate       area estimate   written to RPT/area_gate.rpt
INFO: logic-synthesis    netlist         written to uw_tmp/kirsch_logic.edf
INFO: logic-synthesis    area estimate   written to RPT/area_logic.rpt
INFO: logic-synthesis    timing estimate written to RPT/timing_logic.rpt
INFO: -----------------------------------------------------------------------
INFO: CRITICAL PATHS (slowest 5 paths, estimated by logic synthesis)
INFO: 
INFO: ..........Delays.........
INFO:  Total  Datapath  Routing          Source              Dest
INFO: ------  --------  -------   --------------------  ---------------------
INFO:   6.74     6.53     0.21    reg_f_state(0)/clk    u_flow/re...1)/datain
INFO:   6.74     6.53     0.21    reg_f_state(1)/clk    u_flow/re...1)/datain
INFO:   6.58     6.37     0.21    reg_f_state(2)/clk    u_flow/re...1)/datain
INFO:   6.44     6.24     0.21    reg_f_state(3)/clk    u_flow/re...1)/datain
INFO:   6.08     5.87     0.21    u_memory/...0)(0)/clk u_flow/re...1)/datain
INFO: -----------------------------------------------------------------------
INFO: Speed on Stratix II = 148 MHz,  6.74 ns (estimated by logic-synthesis)
INFO: AREA = 319 cells (280 luts, 319 regs) (estimated by logic-synthesis)
INFO: OPTIMALITY
INFO: 
INFO:              ..............latency...............
INFO:              =<  8cyc   9cyc  10cyc   11cyc   12cyc
INFO: optimality   =   463    440    418     398     379
INFO: latency                 = 2
INFO: optimality with latency = 463
INFO: 
INFO: ***********************************************
INFO: *
INFO: * uw-synth to STRATIX was successful
INFO: * log file stored in LOG/uw-synth.log
INFO: *
INFO: ***********************************************
