INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aless/Documents/Lorenzo/FPGA/LMS_Echo_Cancelling/DSP_LMS_Algorithm.srcs/sources_1/new/Array_multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Array_multiplier'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aless/Documents/Lorenzo/FPGA/LMS_Echo_Cancelling/DSP_LMS_Algorithm.srcs/sources_1/new/Array_multiplier_cell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Array_multiplier_cell'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aless/Documents/Lorenzo/FPGA/LMS_Echo_Cancelling/DSP_LMS_Algorithm.srcs/sources_1/new/Array_multiplier_nand_cell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Array_multiplier_nand_cell'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aless/Documents/Lorenzo/FPGA/LMS_Echo_Cancelling/DSP_LMS_Algorithm.srcs/sources_1/new/BrentKung_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BrentKung_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aless/Documents/Lorenzo/FPGA/LMS_Echo_Cancelling/DSP_LMS_Algorithm.srcs/sources_1/new/Full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Full_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aless/Documents/Lorenzo/FPGA/LMS_Echo_Cancelling/DSP_LMS_Algorithm.srcs/sources_1/new/carry_calculation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'carry_calculation'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aless/Documents/Lorenzo/FPGA/LMS_Echo_Cancelling/DSP_LMS_Algorithm.srcs/sources_1/new/half_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'half_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aless/Documents/Lorenzo/FPGA/LMS_Echo_Cancelling/DSP_LMS_Algorithm.srcs/sources_1/new/pg_calculation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pg_calculation'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aless/Documents/Lorenzo/FPGA/LMS_Echo_Cancelling/DSP_LMS_Algorithm.srcs/sources_1/new/sum_calculation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sum_calculation'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aless/Documents/Lorenzo/FPGA/LMS_Echo_Cancelling/DSP_LMS_Algorithm.srcs/sim_1/new/Array_multiplier_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Array_multiplier'
