*************************************************************************
				Assignment_2: pipeline RISC-V sim						
*************************************************************************

Files: All in root dirextion.
    riscv_pipeline.c	riscv_sim_pipeline_framework.c
    riscv_sim_pipeline_framework.h  riscv_pipeline_registers.h
	   Makefile	designdoc.txt	README.md

Compile: type 'make' to compile.

Implement i-cache and d-cahce: Becuase of delay of memory access, Fetch and Memory stage may have more stall than asign2.

Fixed bugs in asignment2 about BTB and WX forward.
