Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Dec  6 11:33:39 2021
| Host         : DESKTOP-UNKKMEU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file block_design_wrapper_timing_summary_routed.rpt -pb block_design_wrapper_timing_summary_routed.pb -rpx block_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : block_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                      Violations  
---------  ----------------  -----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks   2           
TIMING-7   Critical Warning  No common node between related clocks            2           
TIMING-17  Critical Warning  Non-clocked sequential cell                      17          
DPIR-1     Warning           Asynchronous driver check                        4096        
LUTAR-1    Warning           LUT drives async reset alert                     12          
PDRC-190   Warning           Suboptimally placed synchronized register chain  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_go_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.567        0.000                      0                27661        0.015        0.000                      0                27649        3.020        0.000                       0                 10784  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 4.000}        8.000           125.000         
clk_fpga_1  {0.000 4.000}        8.000           125.000         
clk_fpga_2  {0.000 4.000}        8.000           125.000         
clk_fpga_3  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.567        0.000                      0                19402        0.015        0.000                      0                19402        3.020        0.000                       0                 10112  
clk_fpga_1          1.650        0.000                      0                 2980        0.056        0.000                      0                 2980        3.020        0.000                       0                   672  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0          4.021        0.000                      0                   34        0.158        0.000                      0                   28  
clk_fpga_0    clk_fpga_1          4.250        0.000                      0                   60        0.117        0.000                      0                   54  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.884        0.000                      0                 4897        0.354        0.000                      0                 4897  
**async_default**  clk_fpga_0         clk_fpga_1               2.742        0.000                      0                  202        0.509        0.000                      0                  202  
**async_default**  clk_fpga_1         clk_fpga_1               3.649        0.000                      0                  170        0.345        0.000                      0                  170  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[116][12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 0.478ns (6.880%)  route 6.469ns (93.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 10.804 - 8.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.645     2.939    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X32Y84         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDCE (Prop_fdce_C_Q)         0.478     3.417 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/Q
                         net (fo=2058, routed)        6.469     9.886    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/E[0]
    SLICE_X96Y3          FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[116][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.624    10.804    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/fclk0
    SLICE_X96Y3          FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[116][12]/C
                         clock pessimism              0.115    10.918    
                         clock uncertainty           -0.125    10.793    
    SLICE_X96Y3          FDCE (Setup_fdce_C_CE)      -0.340    10.453    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[116][12]
  -------------------------------------------------------------------
                         required time                         10.453    
                         arrival time                          -9.886    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[116][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 0.478ns (6.880%)  route 6.469ns (93.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 10.804 - 8.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.645     2.939    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X32Y84         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDCE (Prop_fdce_C_Q)         0.478     3.417 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/Q
                         net (fo=2058, routed)        6.469     9.886    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/E[0]
    SLICE_X96Y3          FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[116][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.624    10.804    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/fclk0
    SLICE_X96Y3          FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[116][13]/C
                         clock pessimism              0.115    10.918    
                         clock uncertainty           -0.125    10.793    
    SLICE_X96Y3          FDCE (Setup_fdce_C_CE)      -0.340    10.453    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[116][13]
  -------------------------------------------------------------------
                         required time                         10.453    
                         arrival time                          -9.886    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[116][14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 0.478ns (7.029%)  route 6.322ns (92.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 10.804 - 8.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.645     2.939    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X32Y84         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDCE (Prop_fdce_C_Q)         0.478     3.417 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/Q
                         net (fo=2058, routed)        6.322     9.739    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/E[0]
    SLICE_X98Y3          FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[116][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.625    10.804    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/fclk0
    SLICE_X98Y3          FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[116][14]/C
                         clock pessimism              0.115    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X98Y3          FDCE (Setup_fdce_C_CE)      -0.340    10.454    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[116][14]
  -------------------------------------------------------------------
                         required time                         10.454    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[117][12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 0.478ns (7.029%)  route 6.322ns (92.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 10.804 - 8.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.645     2.939    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X32Y84         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDCE (Prop_fdce_C_Q)         0.478     3.417 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/Q
                         net (fo=2058, routed)        6.322     9.739    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/E[0]
    SLICE_X98Y3          FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[117][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.625    10.804    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/fclk0
    SLICE_X98Y3          FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[117][12]/C
                         clock pessimism              0.115    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X98Y3          FDCE (Setup_fdce_C_CE)      -0.340    10.454    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[117][12]
  -------------------------------------------------------------------
                         required time                         10.454    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[117][14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 0.478ns (7.029%)  route 6.322ns (92.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 10.804 - 8.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.645     2.939    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X32Y84         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDCE (Prop_fdce_C_Q)         0.478     3.417 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/Q
                         net (fo=2058, routed)        6.322     9.739    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/E[0]
    SLICE_X98Y3          FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[117][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.625    10.804    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/fclk0
    SLICE_X98Y3          FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[117][14]/C
                         clock pessimism              0.115    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X98Y3          FDCE (Setup_fdce_C_CE)      -0.340    10.454    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[117][14]
  -------------------------------------------------------------------
                         required time                         10.454    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[114][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.690ns  (logic 0.478ns (7.145%)  route 6.212ns (92.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 10.804 - 8.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.645     2.939    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X32Y84         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDCE (Prop_fdce_C_Q)         0.478     3.417 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/Q
                         net (fo=2058, routed)        6.212     9.629    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/E[0]
    SLICE_X94Y2          FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[114][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.625    10.805    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/fclk0
    SLICE_X94Y2          FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[114][0]/C
                         clock pessimism              0.115    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X94Y2          FDCE (Setup_fdce_C_CE)      -0.340    10.454    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[114][0]
  -------------------------------------------------------------------
                         required time                         10.454    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[114][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.690ns  (logic 0.478ns (7.145%)  route 6.212ns (92.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 10.804 - 8.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.645     2.939    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X32Y84         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDCE (Prop_fdce_C_Q)         0.478     3.417 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/Q
                         net (fo=2058, routed)        6.212     9.629    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/E[0]
    SLICE_X94Y2          FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[114][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.625    10.805    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/fclk0
    SLICE_X94Y2          FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[114][2]/C
                         clock pessimism              0.115    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X94Y2          FDCE (Setup_fdce_C_CE)      -0.340    10.454    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[114][2]
  -------------------------------------------------------------------
                         required time                         10.454    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[114][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.690ns  (logic 0.478ns (7.145%)  route 6.212ns (92.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 10.804 - 8.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.645     2.939    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X32Y84         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDCE (Prop_fdce_C_Q)         0.478     3.417 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/Q
                         net (fo=2058, routed)        6.212     9.629    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/E[0]
    SLICE_X94Y2          FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[114][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.625    10.805    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/fclk0
    SLICE_X94Y2          FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[114][9]/C
                         clock pessimism              0.115    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X94Y2          FDCE (Setup_fdce_C_CE)      -0.340    10.454    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[114][9]
  -------------------------------------------------------------------
                         required time                         10.454    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[115][10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.690ns  (logic 0.478ns (7.145%)  route 6.212ns (92.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 10.804 - 8.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.645     2.939    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X32Y84         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDCE (Prop_fdce_C_Q)         0.478     3.417 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/Q
                         net (fo=2058, routed)        6.212     9.629    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/E[0]
    SLICE_X94Y2          FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[115][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.625    10.805    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/fclk0
    SLICE_X94Y2          FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[115][10]/C
                         clock pessimism              0.115    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X94Y2          FDCE (Setup_fdce_C_CE)      -0.340    10.454    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[115][10]
  -------------------------------------------------------------------
                         required time                         10.454    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[115][11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.690ns  (logic 0.478ns (7.145%)  route 6.212ns (92.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 10.804 - 8.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.645     2.939    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X32Y84         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDCE (Prop_fdce_C_Q)         0.478     3.417 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/kernel_load_reg/Q
                         net (fo=2058, routed)        6.212     9.629    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/E[0]
    SLICE_X94Y2          FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[115][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.625    10.805    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/fclk0
    SLICE_X94Y2          FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[115][11]/C
                         clock pessimism              0.115    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X94Y2          FDCE (Setup_fdce_C_CE)      -0.340    10.454    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[115][11]
  -------------------------------------------------------------------
                         required time                         10.454    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  0.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.output_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.251ns (59.216%)  route 0.173ns (40.784%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.578     0.914    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/fclk0
    SLICE_X59Y50         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[22]/Q
                         net (fo=1, routed)           0.173     1.227    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/right_tree_out[22]
    SLICE_X58Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.272 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.output[23]_i_3/O
                         net (fo=1, routed)           0.000     1.272    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.output[23]_i_3_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.337 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.output_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.337    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.output_reg[23]_i_1_n_5
    SLICE_X58Y49         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.output_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.853     1.219    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/fclk0
    SLICE_X58Y49         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.output_reg[22]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X58Y49         FDRE (Hold_fdre_C_D)         0.134     1.323    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.output_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.251ns (58.622%)  route 0.177ns (41.378%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.577     0.913    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/fclk0
    SLICE_X55Y50         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[18]/Q
                         net (fo=1, routed)           0.177     1.231    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE_n_17
    SLICE_X54Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.276 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output[19]_i_3/O
                         net (fo=1, routed)           0.000     1.276    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output[19]_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.341 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.341    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[19]_i_1_n_5
    SLICE_X54Y49         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.851     1.217    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/fclk0
    SLICE_X54Y49         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[18]/C
                         clock pessimism             -0.030     1.187    
    SLICE_X54Y49         FDRE (Hold_fdre_C_D)         0.134     1.321    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.275%)  route 0.172ns (53.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.566     0.902    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/user_clk
    SLICE_X54Y71         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDCE (Prop_fdce_C_Q)         0.148     1.050 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data_reg[1][7]/Q
                         net (fo=1, routed)           0.172     1.221    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X3Y28         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.875     1.241    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y28         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.958    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.243     1.201    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.252ns (59.499%)  route 0.172ns (40.501%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.614     0.950    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/fclk0
    SLICE_X97Y49         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y49         FDRE (Prop_fdre_C_Q)         0.141     1.091 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[17]/Q
                         net (fo=1, routed)           0.172     1.262    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE_n_16
    SLICE_X96Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.307 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output[19]_i_4/O
                         net (fo=1, routed)           0.000     1.307    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output[19]_i_4_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.373 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.373    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[19]_i_1_n_6
    SLICE_X96Y50         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.878     1.244    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/fclk0
    SLICE_X96Y50         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[17]/C
                         clock pessimism             -0.030     1.214    
    SLICE_X96Y50         FDRE (Hold_fdre_C_D)         0.134     1.348    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.313ns (71.998%)  route 0.122ns (28.002%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.563     0.899    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_LEFT_TREE/fclk0
    SLICE_X39Y48         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[14]/Q
                         net (fo=2, routed)           0.121     1.161    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_LEFT_TREE_n_19
    SLICE_X38Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.280 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.280    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[15]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.333 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.333    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[19]_i_1_n_7
    SLICE_X38Y50         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.825     1.191    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/fclk0
    SLICE_X38Y50         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[16]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.295    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.output_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.287ns (62.409%)  route 0.173ns (37.591%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.578     0.914    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/fclk0
    SLICE_X59Y50         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[22]/Q
                         net (fo=1, routed)           0.173     1.227    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/right_tree_out[22]
    SLICE_X58Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.272 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.output[23]_i_3/O
                         net (fo=1, routed)           0.000     1.272    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.output[23]_i_3_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.373 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.output_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.373    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.output_reg[23]_i_1_n_4
    SLICE_X58Y49         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.output_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.853     1.219    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/fclk0
    SLICE_X58Y49         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.output_reg[23]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X58Y49         FDRE (Hold_fdre_C_D)         0.134     1.323    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.output_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.326ns (72.811%)  route 0.122ns (27.189%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.563     0.899    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_LEFT_TREE/fclk0
    SLICE_X39Y48         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[14]/Q
                         net (fo=2, routed)           0.121     1.161    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_LEFT_TREE_n_19
    SLICE_X38Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.280 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.280    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[15]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.346 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.346    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[19]_i_1_n_5
    SLICE_X38Y50         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.825     1.191    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/fclk0
    SLICE_X38Y50         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[18]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.295    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.287ns (61.831%)  route 0.177ns (38.169%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.577     0.913    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/fclk0
    SLICE_X55Y50         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[18]/Q
                         net (fo=1, routed)           0.177     1.231    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE_n_17
    SLICE_X54Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.276 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output[19]_i_3/O
                         net (fo=1, routed)           0.000     1.276    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output[19]_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.377 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.377    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[19]_i_1_n_4
    SLICE_X54Y49         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.851     1.217    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/fclk0
    SLICE_X54Y49         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[19]/C
                         clock pessimism             -0.030     1.187    
    SLICE_X54Y49         FDRE (Hold_fdre_C_D)         0.134     1.321    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.output_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[44][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[45][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.640%)  route 0.240ns (59.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.559     0.895    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/fclk0
    SLICE_X32Y51         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[44][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDCE (Prop_fdce_C_Q)         0.164     1.059 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[44][4]/Q
                         net (fo=2, routed)           0.240     1.298    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[44][15]_0[4]
    SLICE_X32Y47         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[45][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.831     1.197    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/fclk0
    SLICE_X32Y47         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[45][4]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y47         FDCE (Hold_fdce_C_D)         0.075     1.242    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[45][4]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.348ns (76.506%)  route 0.107ns (23.494%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.614     0.950    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/fclk0
    SLICE_X97Y48         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y48         FDRE (Prop_fdre_C_Q)         0.141     1.091 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[15]/Q
                         net (fo=1, routed)           0.106     1.197    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE_n_18
    SLICE_X96Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.242 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output[15]_i_2/O
                         net (fo=1, routed)           0.000     1.242    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output[15]_i_2_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.351 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.351    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[15]_i_1_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.404 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.404    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[19]_i_1_n_7
    SLICE_X96Y50         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.878     1.244    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/fclk0
    SLICE_X96Y50         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[16]/C
                         clock pessimism             -0.030     1.214    
    SLICE_X96Y50         FDRE (Hold_fdre_C_D)         0.134     1.348    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_ADD_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_LEFT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.U_RIGHT_TREE/U_RECURSE.output_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X3Y20    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y26    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y32    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X3Y28    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y30     block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_MULT[0].product_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y8      block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_MULT[100].product_reg[100]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y9      block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_MULT[101].product_reg[101]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y10     block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_MULT[102].product_reg[102]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y11     block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_PIPELINE/U_MULT[103].product_reg[103]/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X46Y57    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X46Y57    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y87    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y87    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X32Y88    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X32Y88    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y87    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y87    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y87    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y87    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X46Y57    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X46Y57    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y87    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y87    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X32Y88    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X32Y88    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y87    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y87    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y87    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y87    block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.197ns  (logic 2.454ns (47.224%)  route 2.743ns (52.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.690 - 8.000 ) 
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.816     3.110    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/fclk1
    RAMB36_X5Y16         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.564 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_5/DOBDO[0]
                         net (fo=1, routed)           2.743     8.307    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X2Y32         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.511    10.690    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y32         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.129    10.819    
                         clock uncertainty           -0.125    10.694    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[5])
                                                     -0.737     9.957    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 2.454ns (47.643%)  route 2.697ns (52.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.690 - 8.000 ) 
    Source Clock Delay      (SCD):    3.103ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.809     3.103    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/fclk1
    RAMB36_X5Y15         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.557 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_1/DOBDO[0]
                         net (fo=1, routed)           2.697     8.254    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X2Y32         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.511    10.690    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y32         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.129    10.819    
                         clock uncertainty           -0.125    10.694    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[1])
                                                     -0.737     9.957    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_20/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 2.454ns (48.523%)  route 2.603ns (51.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.690 - 8.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.823     3.117    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/fclk1
    RAMB36_X4Y19         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_20/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.571 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_20/DOBDO[0]
                         net (fo=1, routed)           2.603     8.175    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[20]
    RAMB18_X2Y32         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.511    10.690    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y32         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.129    10.819    
                         clock uncertainty           -0.125    10.694    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                     -0.737     9.957    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 2.454ns (49.019%)  route 2.552ns (50.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.690 - 8.000 ) 
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.813     3.107    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/fclk1
    RAMB36_X5Y14         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.561 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_11/DOBDO[0]
                         net (fo=1, routed)           2.552     8.114    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[11]
    RAMB18_X2Y32         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.511    10.690    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y32         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.129    10.819    
                         clock uncertainty           -0.125    10.694    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[11])
                                                     -0.737     9.957    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -8.114    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.878ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_29/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 2.454ns (49.321%)  route 2.522ns (50.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.690 - 8.000 ) 
    Source Clock Delay      (SCD):    3.103ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.809     3.103    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/fclk1
    RAMB36_X4Y14         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_29/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.557 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_29/DOBDO[0]
                         net (fo=1, routed)           2.522     8.079    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[29]
    RAMB18_X2Y32         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.511    10.690    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y32         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.129    10.819    
                         clock uncertainty           -0.125    10.694    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.737     9.957    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  1.878    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_26/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 2.454ns (49.468%)  route 2.507ns (50.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.690 - 8.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.820     3.114    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/fclk1
    RAMB36_X4Y12         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_26/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.568 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_26/DOBDO[0]
                         net (fo=1, routed)           2.507     8.075    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[26]
    RAMB18_X2Y32         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.511    10.690    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y32         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.129    10.819    
                         clock uncertainty           -0.125    10.694    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.737     9.957    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 2.454ns (50.279%)  route 2.427ns (49.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.690 - 8.000 ) 
    Source Clock Delay      (SCD):    3.099ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.805     3.099    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/fclk1
    RAMB36_X4Y15         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.553 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_12/DOBDO[0]
                         net (fo=1, routed)           2.427     7.980    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[12]
    RAMB18_X2Y32         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.511    10.690    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y32         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.129    10.819    
                         clock uncertainty           -0.125    10.694    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[12])
                                                     -0.737     9.957    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -7.980    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 2.454ns (50.548%)  route 2.401ns (49.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.690 - 8.000 ) 
    Source Clock Delay      (SCD):    3.112ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.818     3.112    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/fclk1
    RAMB36_X4Y17         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.566 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_7/DOBDO[0]
                         net (fo=1, routed)           2.401     7.967    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X2Y32         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.511    10.690    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y32         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.129    10.819    
                         clock uncertainty           -0.125    10.694    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[7])
                                                     -0.737     9.957    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 2.454ns (51.524%)  route 2.309ns (48.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.690 - 8.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.812     3.106    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/fclk1
    RAMB36_X4Y16         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.560 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_3/DOBDO[0]
                         net (fo=1, routed)           2.309     7.869    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X2Y32         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.511    10.690    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y32         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.129    10.819    
                         clock uncertainty           -0.125    10.694    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[3])
                                                     -0.737     9.957    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 2.454ns (53.074%)  route 2.170ns (46.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.690 - 8.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.942     3.236    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/fclk1
    RAMB36_X3Y22         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.690 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_15/DOBDO[0]
                         net (fo=1, routed)           2.170     7.860    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[15]
    RAMB18_X2Y32         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.511    10.690    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y32         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.129    10.819    
                         clock uncertainty           -0.125    10.694    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[15])
                                                     -0.737     9.957    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -7.860    
  -------------------------------------------------------------------
                         slack                                  2.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[6]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_23/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.148ns (29.628%)  route 0.352ns (70.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.558     0.894    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/fclk1
    SLICE_X32Y53         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[6]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDCE (Prop_fdce_C_Q)         0.148     1.042 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[6]_rep__2/Q
                         net (fo=10, routed)          0.352     1.393    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/ADDRBWRADDR[6]
    RAMB36_X2Y9          RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_23/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.872     1.238    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/fclk1
    RAMB36_X2Y9          RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_23/CLKBWRCLK
                         clock pessimism             -0.030     1.208    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.129     1.337    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_23
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.229%)  route 0.259ns (64.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.556     0.892    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y54         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=3, routed)           0.259     1.292    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[5]
    SLICE_X52Y54         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.820     1.186    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X52Y54         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y54         FDRE (Hold_fdre_C_D)         0.075     1.226    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[5]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_22/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.389%)  route 0.168ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.558     0.894    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/fclk1
    SLICE_X32Y54         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[5]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDCE (Prop_fdce_C_Q)         0.164     1.058 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[5]_rep__2/Q
                         net (fo=10, routed)          0.168     1.226    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/ADDRBWRADDR[5]
    RAMB36_X2Y10         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_22/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.868     1.234    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/fclk1
    RAMB36_X2Y10         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_22/CLKBWRCLK
                         clock pessimism             -0.281     0.953    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.136    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_22
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.250%)  route 0.233ns (52.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.557     0.893    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X46Y52         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=2, routed)           0.233     1.290    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[0]
    SLICE_X52Y52         LUT2 (Prop_lut2_I1_O)        0.045     1.335 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     1.335    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[0]
    SLICE_X52Y52         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.821     1.187    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X52Y52         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.091     1.243    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_22/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.773%)  route 0.179ns (52.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.558     0.894    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/fclk1
    SLICE_X32Y54         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDCE (Prop_fdce_C_Q)         0.164     1.058 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[3]_rep__2/Q
                         net (fo=10, routed)          0.179     1.237    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/ADDRBWRADDR[3]
    RAMB36_X2Y10         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_22/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.868     1.234    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/fclk1
    RAMB36_X2Y10         RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_22/CLKBWRCLK
                         clock pessimism             -0.281     0.953    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.136    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_22
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[2]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_23/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.164ns (27.187%)  route 0.439ns (72.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.558     0.894    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/fclk1
    SLICE_X32Y53         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDCE (Prop_fdce_C_Q)         0.164     1.058 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[2]_rep__2/Q
                         net (fo=10, routed)          0.439     1.497    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/ADDRBWRADDR[2]
    RAMB36_X2Y9          RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_23/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.872     1.238    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/fclk1
    RAMB36_X2Y9          RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_23/CLKBWRCLK
                         clock pessimism             -0.030     1.208    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     1.391    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_23
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_31/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.171%)  route 0.210ns (59.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.560     0.896    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/fclk1
    SLICE_X33Y34         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.141     1.037 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]_rep__3/Q
                         net (fo=2, routed)           0.210     1.246    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/raddr[1]
    RAMB36_X2Y7          RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_31/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.867     1.233    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/fclk1
    RAMB36_X2Y7          RAMB36E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_31/CLKBWRCLK
                         clock pessimism             -0.280     0.953    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     1.136    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_31
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.574%)  route 0.225ns (61.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.567     0.903    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.225     1.268    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[4][3]
    RAMB18_X3Y28         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.872     1.238    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y28         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.264     0.974    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.157    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.545%)  route 0.484ns (77.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.556     0.892    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y54         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=3, routed)           0.484     1.517    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[5]
    RAMB18_X3Y20         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.888     1.254    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y20         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.035     1.219    
    RAMB18_X3Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.402    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.128ns (22.263%)  route 0.447ns (77.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.556     0.892    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y54         FDRE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=3, routed)           0.447     1.467    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]
    RAMB18_X3Y20         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.888     1.254    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y20         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.035     1.219    
    RAMB18_X3Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.129     1.348    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_FIFO/U_FIFO_CUSTOM/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X3Y5   block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X3Y6   block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y4   block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y4   block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y6   block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y7   block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y6   block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y5   block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y5   block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y5   block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_17/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X50Y41  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X50Y41  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X32Y48  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X32Y48  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y37  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y37  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X32Y43  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X32Y43  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y37  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y37  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X50Y41  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X50Y41  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X32Y48  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X32Y48  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y37  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y37  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X32Y43  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X32Y43  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y37  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y37  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 1.194ns (33.607%)  route 2.359ns (66.393%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 10.651 - 8.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.639     2.933    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/dram_clk_IBUF_BUFG
    SLICE_X47Y80         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDCE (Prop_fdce_C_Q)         0.419     3.352 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_ff_reg/Q
                         net (fo=4, routed)           0.963     4.315    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/U_TAKE_IT_SYNC/take_it_tg_ff
    SLICE_X47Y80         LUT4 (Prop_lut4_I1_O)        0.325     4.640 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/U_TAKE_IT_SYNC/dram_wr_en_OBUF_inst_i_1/O
                         net (fo=33, routed)          0.695     5.334    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/dram_wr_pending_IBUF
    SLICE_X43Y80         LUT5 (Prop_lut5_I3_O)        0.326     5.660 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/done_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.701     6.362    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/done
    SLICE_X39Y83         LUT5 (Prop_lut5_I1_O)        0.124     6.486 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.486    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state[1]_i_1_n_0
    SLICE_X39Y83         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.472    10.651    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/fclk0
    SLICE_X39Y83         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000    10.651    
                         clock uncertainty           -0.173    10.477    
    SLICE_X39Y83         FDCE (Setup_fdce_C_D)        0.029    10.506    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.506    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 1.188ns (33.494%)  route 2.359ns (66.506%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 10.651 - 8.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.639     2.933    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/dram_clk_IBUF_BUFG
    SLICE_X47Y80         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDCE (Prop_fdce_C_Q)         0.419     3.352 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_ff_reg/Q
                         net (fo=4, routed)           0.963     4.315    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/U_TAKE_IT_SYNC/take_it_tg_ff
    SLICE_X47Y80         LUT4 (Prop_lut4_I1_O)        0.325     4.640 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/U_TAKE_IT_SYNC/dram_wr_en_OBUF_inst_i_1/O
                         net (fo=33, routed)          0.695     5.334    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/dram_wr_pending_IBUF
    SLICE_X43Y80         LUT5 (Prop_lut5_I3_O)        0.326     5.660 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/done_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.701     6.362    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/done
    SLICE_X39Y83         LUT5 (Prop_lut5_I1_O)        0.118     6.480 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.480    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state[2]_i_1_n_0
    SLICE_X39Y83         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.472    10.651    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/fclk0
    SLICE_X39Y83         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000    10.651    
                         clock uncertainty           -0.173    10.477    
    SLICE_X39Y83         FDCE (Setup_fdce_C_D)        0.075    10.552    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         10.552    
                         arrival time                          -6.480    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/done_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 1.194ns (34.310%)  route 2.286ns (65.690%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 10.651 - 8.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.639     2.933    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/dram_clk_IBUF_BUFG
    SLICE_X47Y80         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDCE (Prop_fdce_C_Q)         0.419     3.352 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_ff_reg/Q
                         net (fo=4, routed)           0.963     4.315    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/U_TAKE_IT_SYNC/take_it_tg_ff
    SLICE_X47Y80         LUT4 (Prop_lut4_I1_O)        0.325     4.640 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/U_TAKE_IT_SYNC/dram_wr_en_OBUF_inst_i_1/O
                         net (fo=33, routed)          0.695     5.334    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/dram_wr_pending_IBUF
    SLICE_X43Y80         LUT5 (Prop_lut5_I3_O)        0.326     5.660 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/done_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.629     6.289    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/done
    SLICE_X39Y83         LUT6 (Prop_lut6_I4_O)        0.124     6.413 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/done_s_i_1/O
                         net (fo=1, routed)           0.000     6.413    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/done_s_i_1_n_0
    SLICE_X39Y83         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/done_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.472    10.651    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/fclk0
    SLICE_X39Y83         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/done_s_reg/C
                         clock pessimism              0.000    10.651    
                         clock uncertainty           -0.173    10.477    
    SLICE_X39Y83         FDCE (Setup_fdce_C_D)        0.031    10.508    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/done_s_reg
  -------------------------------------------------------------------
                         required time                         10.508    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 1.194ns (35.451%)  route 2.174ns (64.549%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 10.651 - 8.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.639     2.933    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/dram_clk_IBUF_BUFG
    SLICE_X47Y80         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDCE (Prop_fdce_C_Q)         0.419     3.352 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_ff_reg/Q
                         net (fo=4, routed)           0.963     4.315    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/U_TAKE_IT_SYNC/take_it_tg_ff
    SLICE_X47Y80         LUT4 (Prop_lut4_I1_O)        0.325     4.640 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_HANDSHAKE/U_TAKE_IT_SYNC/dram_wr_en_OBUF_inst_i_1/O
                         net (fo=33, routed)          0.695     5.334    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/dram_wr_pending_IBUF
    SLICE_X43Y80         LUT5 (Prop_lut5_I3_O)        0.326     5.660 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/done_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.517     6.177    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/done
    SLICE_X39Y83         LUT5 (Prop_lut5_I1_O)        0.124     6.301 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.301    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state[0]_i_1_n_0
    SLICE_X39Y83         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.472    10.651    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/fclk0
    SLICE_X39Y83         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000    10.651    
                         clock uncertainty           -0.173    10.477    
    SLICE_X39Y83         FDPE (Setup_fdpe_C_D)        0.031    10.508    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.508    
                         arrival time                          -6.301    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.518ns (19.848%)  route 2.092ns (80.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.692     2.986    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y74         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDPE (Prop_fdpe_C_Q)         0.518     3.504 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=35, routed)          2.092     5.596    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB18_X3Y28         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.566    10.745    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y28         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    10.745    
                         clock uncertainty           -0.173    10.572    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    10.213    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.213    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.660ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 0.518ns (20.211%)  route 2.045ns (79.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.644     2.938    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y66         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDPE (Prop_fdpe_C_Q)         0.518     3.456 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=35, routed)          2.045     5.501    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB18_X2Y26         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.514    10.693    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y26         RAMB18E1                                     r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    10.693    
                         clock uncertainty           -0.173    10.520    
    RAMB18_X2Y26         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    10.161    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.161    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  4.660    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/temp_signal_go_side_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 0.718ns (30.552%)  route 1.632ns (69.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 10.646 - 8.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.638     2.932    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/fclk1
    SLICE_X39Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.419     3.351 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s_reg/Q
                         net (fo=4, routed)           1.632     4.983    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s_reg_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I3_O)        0.299     5.282 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/temp_signal_go_side_i_1/O
                         net (fo=1, routed)           0.000     5.282    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/temp_signal_go_side_i_1_n_0
    SLICE_X38Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/temp_signal_go_side_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.467    10.646    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/fclk0
    SLICE_X38Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/temp_signal_go_side_reg/C
                         clock pessimism              0.000    10.646    
                         clock uncertainty           -0.173    10.472    
    SLICE_X38Y78         FDCE (Setup_fdce_C_D)        0.079    10.551    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/temp_signal_go_side_reg
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -5.282    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.518ns (25.311%)  route 1.529ns (74.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.645     2.939    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y65         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDCE (Prop_fdce_C_Q)         0.518     3.457 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           1.529     4.986    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X31Y65         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.519    10.698    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X31Y65         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.000    10.698    
                         clock uncertainty           -0.173    10.524    
    SLICE_X31Y65         FDCE (Setup_fdce_C_D)       -0.093    10.431    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.431    
                         arrival time                          -4.986    
  -------------------------------------------------------------------
                         slack                                  5.446    

Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_HANDSHAKE/U_GOT_IT_SYNC/cdc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_HANDSHAKE/U_GOT_IT_SYNC/sync1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.518ns (25.176%)  route 1.540ns (74.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.692 - 8.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.640     2.934    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_HANDSHAKE/U_GOT_IT_SYNC/dram_clk_IBUF_BUFG
    SLICE_X32Y69         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_HANDSHAKE/U_GOT_IT_SYNC/cdc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDCE (Prop_fdce_C_Q)         0.518     3.452 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_HANDSHAKE/U_GOT_IT_SYNC/cdc_reg[0]/Q
                         net (fo=1, routed)           1.540     4.992    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_HANDSHAKE/U_GOT_IT_SYNC/cdc_reg_n_0_[0]
    SLICE_X29Y71         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_HANDSHAKE/U_GOT_IT_SYNC/sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.513    10.692    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_HANDSHAKE/U_GOT_IT_SYNC/user_clk
    SLICE_X29Y71         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_HANDSHAKE/U_GOT_IT_SYNC/sync1_reg[0]/C
                         clock pessimism              0.000    10.692    
                         clock uncertainty           -0.173    10.518    
    SLICE_X29Y71         FDCE (Setup_fdce_C_D)       -0.081    10.437    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_HANDSHAKE/U_GOT_IT_SYNC/sync1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.437    
                         arrival time                          -4.992    
  -------------------------------------------------------------------
                         slack                                  5.446    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/FSM_sequential_state_src_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.718ns (33.161%)  route 1.447ns (66.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 10.646 - 8.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.638     2.932    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/fclk1
    SLICE_X39Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.419     3.351 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s_reg/Q
                         net (fo=4, routed)           1.447     4.798    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s_reg_n_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I4_O)        0.299     5.097 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/FSM_sequential_state_src[0]_i_1/O
                         net (fo=1, routed)           0.000     5.097    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/FSM_sequential_state_src[0]_i_1_n_0
    SLICE_X38Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/FSM_sequential_state_src_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.467    10.646    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/fclk0
    SLICE_X38Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/FSM_sequential_state_src_reg[0]/C
                         clock pessimism              0.000    10.646    
                         clock uncertainty           -0.173    10.472    
    SLICE_X38Y78         FDCE (Setup_fdce_C_D)        0.077    10.549    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/FSM_sequential_state_src_reg[0]
  -------------------------------------------------------------------
                         required time                         10.549    
                         arrival time                          -5.097    
  -------------------------------------------------------------------
                         slack                                  5.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.148ns (22.701%)  route 0.504ns (77.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.547     0.883    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X42Y79         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.148     1.031 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.504     1.535    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X42Y80         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.814     1.180    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X42Y80         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.173     1.353    
    SLICE_X42Y80         FDCE (Hold_fdce_C_D)         0.023     1.376    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.128ns (19.533%)  route 0.527ns (80.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.548     0.884    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X41Y80         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDCE (Prop_fdce_C_Q)         0.128     1.012 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.527     1.539    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X42Y80         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.814     1.180    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X42Y80         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.173     1.353    
    SLICE_X42Y80         FDCE (Hold_fdce_C_D)         0.023     1.376    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.148ns (23.614%)  route 0.479ns (76.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.567     0.903    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X58Y71         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDCE (Prop_fdce_C_Q)         0.148     1.051 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.479     1.529    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X56Y73         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.832     1.198    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X56Y73         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.173     1.371    
    SLICE_X56Y73         FDCE (Hold_fdce_C_D)        -0.006     1.365    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/FSM_sequential_state_src_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.225ns (29.175%)  route 0.546ns (70.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.546     0.882    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/fclk1
    SLICE_X39Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.128     1.010 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s_reg/Q
                         net (fo=4, routed)           0.546     1.556    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s_reg_n_0
    SLICE_X38Y78         LUT3 (Prop_lut3_I2_O)        0.097     1.653 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/FSM_sequential_state_src[1]_i_1/O
                         net (fo=1, routed)           0.000     1.653    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/FSM_sequential_state_src[1]_i_1_n_0
    SLICE_X38Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/FSM_sequential_state_src_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.812     1.178    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/fclk0
    SLICE_X38Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/FSM_sequential_state_src_reg[1]/C
                         clock pessimism              0.000     1.178    
                         clock uncertainty            0.173     1.351    
    SLICE_X38Y78         FDCE (Hold_fdce_C_D)         0.131     1.482    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/FSM_sequential_state_src_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.128ns (19.211%)  route 0.538ns (80.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.548     0.884    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X41Y80         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDCE (Prop_fdce_C_Q)         0.128     1.012 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.538     1.550    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X42Y80         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.814     1.180    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X42Y80         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.173     1.353    
    SLICE_X42Y80         FDCE (Hold_fdce_C_D)         0.023     1.376    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.141ns (20.370%)  route 0.551ns (79.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.547     0.883    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X40Y79         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDCE (Prop_fdce_C_Q)         0.141     1.024 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.551     1.575    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X41Y79         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.813     1.179    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X41Y79         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.173     1.352    
    SLICE_X41Y79         FDCE (Hold_fdce_C_D)         0.046     1.398    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/FSM_sequential_state_src_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.227ns (29.358%)  route 0.546ns (70.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.546     0.882    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/fclk1
    SLICE_X39Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.128     1.010 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s_reg/Q
                         net (fo=4, routed)           0.546     1.556    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/ack_s_reg_n_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I4_O)        0.099     1.655 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/FSM_sequential_state_src[0]_i_1/O
                         net (fo=1, routed)           0.000     1.655    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/FSM_sequential_state_src[0]_i_1_n_0
    SLICE_X38Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/FSM_sequential_state_src_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.812     1.178    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/fclk0
    SLICE_X38Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/FSM_sequential_state_src_reg[0]/C
                         clock pessimism              0.000     1.178    
                         clock uncertainty            0.173     1.351    
    SLICE_X38Y78         FDCE (Hold_fdce_C_D)         0.120     1.471    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/FSM_sequential_state_src_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.141ns (19.301%)  route 0.590ns (80.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.548     0.884    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X41Y80         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.590     1.614    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X42Y80         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.814     1.180    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X42Y80         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.173     1.353    
    SLICE_X42Y80         FDCE (Hold_fdce_C_D)         0.075     1.428    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_HANDSHAKE/U_GOT_IT_SYNC/cdc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_HANDSHAKE/U_GOT_IT_SYNC/sync1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.148ns (22.454%)  route 0.511ns (77.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.566     0.902    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_HANDSHAKE/U_GOT_IT_SYNC/dram_clk_IBUF_BUFG
    SLICE_X30Y77         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_HANDSHAKE/U_GOT_IT_SYNC/cdc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDCE (Prop_fdce_C_Q)         0.148     1.050 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_HANDSHAKE/U_GOT_IT_SYNC/cdc_reg[0]/Q
                         net (fo=1, routed)           0.511     1.561    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_HANDSHAKE/U_GOT_IT_SYNC/cdc_reg_n_0_[0]
    SLICE_X30Y79         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_HANDSHAKE/U_GOT_IT_SYNC/sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.833     1.199    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_HANDSHAKE/U_GOT_IT_SYNC/user_clk
    SLICE_X30Y79         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_HANDSHAKE/U_GOT_IT_SYNC/sync1_reg[0]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.173     1.372    
    SLICE_X30Y79         FDCE (Hold_fdce_C_D)        -0.001     1.371    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_HANDSHAKE/U_GOT_IT_SYNC/sync1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.965%)  route 0.565ns (80.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.548     0.884    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X41Y80         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.565     1.590    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X43Y81         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.815     1.181    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X43Y81         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.173     1.354    
    SLICE_X43Y81         FDCE (Hold_fdce_C_D)         0.046     1.400    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        4.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 1.692ns (50.425%)  route 1.663ns (49.575%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 10.646 - 8.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.635     2.929    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/user_clk
    SLICE_X33Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDCE (Prop_fdce_C_Q)         0.456     3.385 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[1]/Q
                         net (fo=1, routed)           1.663     5.048    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/Q[1]
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.124     5.172 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[0]_i_6/O
                         net (fo=1, routed)           0.000     5.172    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[0]_i_6_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.722 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.722    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[0]_i_2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[4]_i_1_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.950    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.284 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.284    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]_i_1_n_6
    SLICE_X33Y71         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.467    10.646    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X33Y71         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[13]/C
                         clock pessimism              0.000    10.646    
                         clock uncertainty           -0.173    10.472    
    SLICE_X33Y71         FDCE (Setup_fdce_C_D)        0.062    10.534    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[13]
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.754ns (52.508%)  route 1.586ns (47.492%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.692 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.679     2.973    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/user_clk
    SLICE_X30Y75         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDCE (Prop_fdce_C_Q)         0.518     3.491 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[1]/Q
                         net (fo=1, routed)           1.586     5.077    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/Q[1]
    SLICE_X31Y75         LUT3 (Prop_lut3_I2_O)        0.124     5.201 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[0]_i_6/O
                         net (fo=1, routed)           0.000     5.201    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[0]_i_6_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.751 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.751    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[0]_i_2_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.865 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.865    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[4]_i_1_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.979 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.979    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]_i_1_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.313 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.313    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[12]_i_1_n_6
    SLICE_X31Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.513    10.692    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/dram_clk_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[13]/C
                         clock pessimism              0.000    10.692    
                         clock uncertainty           -0.173    10.518    
    SLICE_X31Y78         FDCE (Setup_fdce_C_D)        0.062    10.580    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[13]
  -------------------------------------------------------------------
                         required time                         10.580    
                         arrival time                          -6.313    
  -------------------------------------------------------------------
                         slack                                  4.267    

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 1.597ns (48.981%)  route 1.663ns (51.019%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 10.646 - 8.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.635     2.929    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/user_clk
    SLICE_X33Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDCE (Prop_fdce_C_Q)         0.456     3.385 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[1]/Q
                         net (fo=1, routed)           1.663     5.048    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/Q[1]
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.124     5.172 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[0]_i_6/O
                         net (fo=1, routed)           0.000     5.172    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[0]_i_6_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.722 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.722    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[0]_i_2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[4]_i_1_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.950    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.189 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.189    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]_i_1_n_5
    SLICE_X33Y71         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.467    10.646    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X33Y71         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[14]/C
                         clock pessimism              0.000    10.646    
                         clock uncertainty           -0.173    10.472    
    SLICE_X33Y71         FDCE (Setup_fdce_C_D)        0.062    10.534    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[14]
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.189    
  -------------------------------------------------------------------
                         slack                                  4.345    

Slack (MET) :             4.361ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 1.581ns (48.729%)  route 1.663ns (51.271%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 10.646 - 8.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.635     2.929    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/user_clk
    SLICE_X33Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDCE (Prop_fdce_C_Q)         0.456     3.385 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[1]/Q
                         net (fo=1, routed)           1.663     5.048    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/Q[1]
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.124     5.172 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[0]_i_6/O
                         net (fo=1, routed)           0.000     5.172    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[0]_i_6_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.722 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.722    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[0]_i_2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[4]_i_1_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.950    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.173 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.173    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]_i_1_n_7
    SLICE_X33Y71         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.467    10.646    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X33Y71         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]/C
                         clock pessimism              0.000    10.646    
                         clock uncertainty           -0.173    10.472    
    SLICE_X33Y71         FDCE (Setup_fdce_C_D)        0.062    10.534    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[12]
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                  4.361    

Slack (MET) :             4.362ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 1.659ns (51.118%)  route 1.586ns (48.882%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.692 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.679     2.973    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/user_clk
    SLICE_X30Y75         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDCE (Prop_fdce_C_Q)         0.518     3.491 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[1]/Q
                         net (fo=1, routed)           1.586     5.077    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/Q[1]
    SLICE_X31Y75         LUT3 (Prop_lut3_I2_O)        0.124     5.201 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[0]_i_6/O
                         net (fo=1, routed)           0.000     5.201    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[0]_i_6_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.751 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.751    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[0]_i_2_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.865 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.865    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[4]_i_1_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.979 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.979    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]_i_1_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.218 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.218    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[12]_i_1_n_5
    SLICE_X31Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.513    10.692    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/dram_clk_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[14]/C
                         clock pessimism              0.000    10.692    
                         clock uncertainty           -0.173    10.518    
    SLICE_X31Y78         FDCE (Setup_fdce_C_D)        0.062    10.580    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[14]
  -------------------------------------------------------------------
                         required time                         10.580    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                  4.362    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 1.578ns (48.682%)  route 1.663ns (51.318%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 10.647 - 8.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.635     2.929    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/user_clk
    SLICE_X33Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDCE (Prop_fdce_C_Q)         0.456     3.385 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[1]/Q
                         net (fo=1, routed)           1.663     5.048    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/Q[1]
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.124     5.172 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[0]_i_6/O
                         net (fo=1, routed)           0.000     5.172    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[0]_i_6_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.722 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.722    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[0]_i_2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[4]_i_1_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.170 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.170    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1_n_6
    SLICE_X33Y70         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.468    10.647    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X33Y70         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[9]/C
                         clock pessimism              0.000    10.647    
                         clock uncertainty           -0.173    10.473    
    SLICE_X33Y70         FDCE (Setup_fdce_C_D)        0.062    10.535    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[9]
  -------------------------------------------------------------------
                         required time                         10.535    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 1.643ns (50.876%)  route 1.586ns (49.124%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.692 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.679     2.973    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/user_clk
    SLICE_X30Y75         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDCE (Prop_fdce_C_Q)         0.518     3.491 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[1]/Q
                         net (fo=1, routed)           1.586     5.077    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/Q[1]
    SLICE_X31Y75         LUT3 (Prop_lut3_I2_O)        0.124     5.201 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[0]_i_6/O
                         net (fo=1, routed)           0.000     5.201    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[0]_i_6_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.751 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.751    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[0]_i_2_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.865 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.865    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[4]_i_1_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.979 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.979    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]_i_1_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.202 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.202    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[12]_i_1_n_7
    SLICE_X31Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.513    10.692    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/dram_clk_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[12]/C
                         clock pessimism              0.000    10.692    
                         clock uncertainty           -0.173    10.518    
    SLICE_X31Y78         FDCE (Setup_fdce_C_D)        0.062    10.580    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[12]
  -------------------------------------------------------------------
                         required time                         10.580    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.379ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 1.640ns (50.830%)  route 1.586ns (49.170%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.690 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.679     2.973    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/user_clk
    SLICE_X30Y75         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDCE (Prop_fdce_C_Q)         0.518     3.491 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[1]/Q
                         net (fo=1, routed)           1.586     5.077    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/Q[1]
    SLICE_X31Y75         LUT3 (Prop_lut3_I2_O)        0.124     5.201 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[0]_i_6/O
                         net (fo=1, routed)           0.000     5.201    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[0]_i_6_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.751 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.751    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[0]_i_2_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.865 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.865    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[4]_i_1_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.199 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.199    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]_i_1_n_6
    SLICE_X31Y77         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.511    10.690    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/dram_clk_IBUF_BUFG
    SLICE_X31Y77         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[9]/C
                         clock pessimism              0.000    10.690    
                         clock uncertainty           -0.173    10.516    
    SLICE_X31Y77         FDCE (Setup_fdce_C_D)        0.062    10.578    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[9]
  -------------------------------------------------------------------
                         required time                         10.578    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  4.379    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 1.557ns (48.347%)  route 1.663ns (51.653%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 10.647 - 8.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.635     2.929    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/user_clk
    SLICE_X33Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDCE (Prop_fdce_C_Q)         0.456     3.385 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[1]/Q
                         net (fo=1, routed)           1.663     5.048    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/Q[1]
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.124     5.172 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[0]_i_6/O
                         net (fo=1, routed)           0.000     5.172    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[0]_i_6_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.722 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.722    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[0]_i_2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[4]_i_1_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.149 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.149    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1_n_4
    SLICE_X33Y70         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.468    10.647    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X33Y70         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[11]/C
                         clock pessimism              0.000    10.647    
                         clock uncertainty           -0.173    10.473    
    SLICE_X33Y70         FDCE (Setup_fdce_C_D)        0.062    10.535    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[11]
  -------------------------------------------------------------------
                         required time                         10.535    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 1.619ns (50.508%)  route 1.586ns (49.492%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.690 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.679     2.973    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/user_clk
    SLICE_X30Y75         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDCE (Prop_fdce_C_Q)         0.518     3.491 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[1]/Q
                         net (fo=1, routed)           1.586     5.077    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/Q[1]
    SLICE_X31Y75         LUT3 (Prop_lut3_I2_O)        0.124     5.201 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[0]_i_6/O
                         net (fo=1, routed)           0.000     5.201    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[0]_i_6_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.751 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.751    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[0]_i_2_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.865 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.865    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[4]_i_1_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.178 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.178    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]_i_1_n_4
    SLICE_X31Y77         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.511    10.690    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/dram_clk_IBUF_BUFG
    SLICE_X31Y77         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[11]/C
                         clock pessimism              0.000    10.690    
                         clock uncertainty           -0.173    10.516    
    SLICE_X31Y77         FDCE (Setup_fdce_C_D)        0.062    10.578    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[11]
  -------------------------------------------------------------------
                         required time                         10.578    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                  4.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.312ns (44.964%)  route 0.382ns (55.036%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.564     0.900    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/user_clk
    SLICE_X30Y76         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDCE (Prop_fdce_C_Q)         0.148     1.048 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[14]/Q
                         net (fo=1, routed)           0.382     1.429    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/Q[14]
    SLICE_X31Y78         LUT3 (Prop_lut3_I2_O)        0.098     1.527 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[12]_i_2/O
                         net (fo=1, routed)           0.000     1.527    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[12]_i_2_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.593 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.593    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[12]_i_1_n_5
    SLICE_X31Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.832     1.198    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/dram_clk_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[14]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.173     1.371    
    SLICE_X31Y78         FDCE (Hold_fdce_C_D)         0.105     1.476    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.296ns (42.748%)  route 0.396ns (57.252%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.548     0.884    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/user_clk
    SLICE_X33Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDCE (Prop_fdce_C_Q)         0.128     1.012 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[8]/Q
                         net (fo=1, routed)           0.396     1.408    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/Q[8]
    SLICE_X33Y70         LUT3 (Prop_lut3_I2_O)        0.098     1.506 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[8]_i_5/O
                         net (fo=1, routed)           0.000     1.506    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[8]_i_5_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.576 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.576    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1_n_7
    SLICE_X33Y70         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.814     1.180    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X33Y70         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]/C
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.173     1.353    
    SLICE_X33Y70         FDCE (Hold_fdce_C_D)         0.105     1.458    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.275ns (39.326%)  route 0.424ns (60.674%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.563     0.899    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/user_clk
    SLICE_X30Y75         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDCE (Prop_fdce_C_Q)         0.164     1.063 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[2]/Q
                         net (fo=1, routed)           0.424     1.487    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/Q[2]
    SLICE_X31Y75         LUT3 (Prop_lut3_I2_O)        0.045     1.532 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[0]_i_5/O
                         net (fo=1, routed)           0.000     1.532    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[0]_i_5_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.598 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.598    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[0]_i_2_n_5
    SLICE_X31Y75         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.828     1.194    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/dram_clk_IBUF_BUFG
    SLICE_X31Y75         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[2]/C
                         clock pessimism              0.000     1.194    
                         clock uncertainty            0.173     1.367    
    SLICE_X31Y75         FDCE (Hold_fdce_C_D)         0.105     1.472    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.312ns (44.091%)  route 0.396ns (55.909%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.548     0.884    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/user_clk
    SLICE_X32Y71         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDCE (Prop_fdce_C_Q)         0.148     1.032 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[5]/Q
                         net (fo=1, routed)           0.396     1.427    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/Q[5]
    SLICE_X33Y69         LUT3 (Prop_lut3_I2_O)        0.099     1.526 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[4]_i_4/O
                         net (fo=1, routed)           0.000     1.526    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[4]_i_4_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.591 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.591    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[4]_i_1_n_6
    SLICE_X33Y69         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.815     1.181    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X33Y69         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[5]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.173     1.354    
    SLICE_X33Y69         FDCE (Hold_fdce_C_D)         0.105     1.459    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.275ns (38.646%)  route 0.437ns (61.354%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.564     0.900    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/user_clk
    SLICE_X30Y76         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDCE (Prop_fdce_C_Q)         0.164     1.064 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[10]/Q
                         net (fo=1, routed)           0.437     1.500    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/Q[10]
    SLICE_X31Y77         LUT3 (Prop_lut3_I2_O)        0.045     1.545 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[8]_i_3/O
                         net (fo=1, routed)           0.000     1.545    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[8]_i_3_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.611 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.611    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]_i_1_n_5
    SLICE_X31Y77         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.831     1.197    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/dram_clk_IBUF_BUFG
    SLICE_X31Y77         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[10]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.173     1.370    
    SLICE_X31Y77         FDCE (Hold_fdce_C_D)         0.105     1.475    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.252ns (35.374%)  route 0.460ns (64.626%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.548     0.884    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/user_clk
    SLICE_X33Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[10]/Q
                         net (fo=1, routed)           0.460     1.485    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/Q[10]
    SLICE_X33Y70         LUT3 (Prop_lut3_I2_O)        0.045     1.530 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[8]_i_3/O
                         net (fo=1, routed)           0.000     1.530    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[8]_i_3_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.596 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.596    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1_n_5
    SLICE_X33Y70         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.814     1.180    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X33Y70         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[10]/C
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.173     1.353    
    SLICE_X33Y70         FDCE (Hold_fdce_C_D)         0.105     1.458    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/send_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/temp_signal_ack_side_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.215ns (29.444%)  route 0.515ns (70.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.546     0.882    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/fclk0
    SLICE_X38Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/send_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDCE (Prop_fdce_C_Q)         0.164     1.046 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/send_s_reg/Q
                         net (fo=5, routed)           0.515     1.561    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/send_s_reg_n_0
    SLICE_X39Y78         LUT4 (Prop_lut4_I2_O)        0.051     1.612 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/temp_signal_ack_side_i_1/O
                         net (fo=1, routed)           0.000     1.612    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/temp_signal_ack_side_i_1_n_0
    SLICE_X39Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/temp_signal_ack_side_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.812     1.178    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/fclk1
    SLICE_X39Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/temp_signal_ack_side_reg/C
                         clock pessimism              0.000     1.178    
                         clock uncertainty            0.173     1.351    
    SLICE_X39Y78         FDCE (Hold_fdce_C_D)         0.107     1.458    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/temp_signal_ack_side_reg
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.332ns (45.578%)  route 0.396ns (54.422%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.548     0.884    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/user_clk
    SLICE_X33Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDCE (Prop_fdce_C_Q)         0.128     1.012 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/start_addr_s_reg[8]/Q
                         net (fo=1, routed)           0.396     1.408    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/Q[8]
    SLICE_X33Y70         LUT3 (Prop_lut3_I2_O)        0.098     1.506 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[8]_i_5/O
                         net (fo=1, routed)           0.000     1.506    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current[8]_i_5_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.612 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.612    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[8]_i_1_n_6
    SLICE_X33Y70         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.814     1.180    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X33Y70         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[9]/C
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.173     1.353    
    SLICE_X33Y70         FDCE (Hold_fdce_C_D)         0.105     1.458    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_AG_SO/addr_current_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.308ns (42.061%)  route 0.424ns (57.939%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.563     0.899    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/user_clk
    SLICE_X30Y75         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDCE (Prop_fdce_C_Q)         0.164     1.063 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[2]/Q
                         net (fo=1, routed)           0.424     1.487    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/Q[2]
    SLICE_X31Y75         LUT3 (Prop_lut3_I2_O)        0.045     1.532 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[0]_i_5/O
                         net (fo=1, routed)           0.000     1.532    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[0]_i_5_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.631 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.631    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[0]_i_2_n_4
    SLICE_X31Y75         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.828     1.194    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/dram_clk_IBUF_BUFG
    SLICE_X31Y75         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[3]/C
                         clock pessimism              0.000     1.194    
                         clock uncertainty            0.173     1.367    
    SLICE_X31Y75         FDCE (Hold_fdce_C_D)         0.105     1.472    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.311ns (42.337%)  route 0.424ns (57.663%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.564     0.900    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/user_clk
    SLICE_X30Y76         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDCE (Prop_fdce_C_Q)         0.148     1.048 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/start_addr_s_reg[9]/Q
                         net (fo=1, routed)           0.424     1.471    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/Q[9]
    SLICE_X31Y77         LUT3 (Prop_lut3_I2_O)        0.098     1.569 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[8]_i_4/O
                         net (fo=1, routed)           0.000     1.569    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current[8]_i_4_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.634 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.634    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[8]_i_1_n_6
    SLICE_X31Y77         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.831     1.197    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/dram_clk_IBUF_BUFG
    SLICE_X31Y77         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[9]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.173     1.370    
    SLICE_X31Y77         FDCE (Hold_fdce_C_D)         0.105     1.475    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/addr_current_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[117][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.580ns (10.428%)  route 4.982ns (89.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 10.806 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.650     2.944    block_design_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.948     4.348    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/s00_axi_aresetn
    SLICE_X39Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.472 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/axi_awready_i_1/O
                         net (fo=4541, routed)        4.034     8.506    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/AR[0]
    SLICE_X101Y0         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[117][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.626    10.806    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/fclk0
    SLICE_X101Y0         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[117][1]/C
                         clock pessimism              0.115    10.920    
                         clock uncertainty           -0.125    10.795    
    SLICE_X101Y0         FDCE (Recov_fdce_C_CLR)     -0.405    10.390    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[117][1]
  -------------------------------------------------------------------
                         required time                         10.390    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[117][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.580ns (10.428%)  route 4.982ns (89.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 10.806 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.650     2.944    block_design_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.948     4.348    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/s00_axi_aresetn
    SLICE_X39Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.472 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/axi_awready_i_1/O
                         net (fo=4541, routed)        4.034     8.506    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/AR[0]
    SLICE_X101Y0         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[117][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.626    10.806    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/fclk0
    SLICE_X101Y0         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[117][3]/C
                         clock pessimism              0.115    10.920    
                         clock uncertainty           -0.125    10.795    
    SLICE_X101Y0         FDCE (Recov_fdce_C_CLR)     -0.405    10.390    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[117][3]
  -------------------------------------------------------------------
                         required time                         10.390    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[117][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.580ns (10.428%)  route 4.982ns (89.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 10.806 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.650     2.944    block_design_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.948     4.348    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/s00_axi_aresetn
    SLICE_X39Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.472 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/axi_awready_i_1/O
                         net (fo=4541, routed)        4.034     8.506    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/AR[0]
    SLICE_X101Y0         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[117][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.626    10.806    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/fclk0
    SLICE_X101Y0         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[117][6]/C
                         clock pessimism              0.115    10.920    
                         clock uncertainty           -0.125    10.795    
    SLICE_X101Y0         FDCE (Recov_fdce_C_CLR)     -0.405    10.390    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[117][6]
  -------------------------------------------------------------------
                         required time                         10.390    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[117][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.580ns (10.428%)  route 4.982ns (89.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 10.806 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.650     2.944    block_design_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.948     4.348    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/s00_axi_aresetn
    SLICE_X39Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.472 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/axi_awready_i_1/O
                         net (fo=4541, routed)        4.034     8.506    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/AR[0]
    SLICE_X101Y0         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[117][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.626    10.806    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/fclk0
    SLICE_X101Y0         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[117][7]/C
                         clock pessimism              0.115    10.920    
                         clock uncertainty           -0.125    10.795    
    SLICE_X101Y0         FDCE (Recov_fdce_C_CLR)     -0.405    10.390    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[117][7]
  -------------------------------------------------------------------
                         required time                         10.390    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[118][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.580ns (10.428%)  route 4.982ns (89.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 10.806 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.650     2.944    block_design_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.948     4.348    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/s00_axi_aresetn
    SLICE_X39Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.472 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/axi_awready_i_1/O
                         net (fo=4541, routed)        4.034     8.506    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/AR[0]
    SLICE_X101Y0         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[118][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.626    10.806    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/fclk0
    SLICE_X101Y0         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[118][1]/C
                         clock pessimism              0.115    10.920    
                         clock uncertainty           -0.125    10.795    
    SLICE_X101Y0         FDCE (Recov_fdce_C_CLR)     -0.405    10.390    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[118][1]
  -------------------------------------------------------------------
                         required time                         10.390    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[118][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.580ns (10.428%)  route 4.982ns (89.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 10.806 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.650     2.944    block_design_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.948     4.348    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/s00_axi_aresetn
    SLICE_X39Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.472 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/axi_awready_i_1/O
                         net (fo=4541, routed)        4.034     8.506    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/AR[0]
    SLICE_X101Y0         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[118][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.626    10.806    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/fclk0
    SLICE_X101Y0         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[118][3]/C
                         clock pessimism              0.115    10.920    
                         clock uncertainty           -0.125    10.795    
    SLICE_X101Y0         FDCE (Recov_fdce_C_CLR)     -0.405    10.390    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[118][3]
  -------------------------------------------------------------------
                         required time                         10.390    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[118][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.580ns (10.428%)  route 4.982ns (89.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 10.806 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.650     2.944    block_design_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.948     4.348    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/s00_axi_aresetn
    SLICE_X39Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.472 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/axi_awready_i_1/O
                         net (fo=4541, routed)        4.034     8.506    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/AR[0]
    SLICE_X101Y0         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[118][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.626    10.806    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/fclk0
    SLICE_X101Y0         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[118][6]/C
                         clock pessimism              0.115    10.920    
                         clock uncertainty           -0.125    10.795    
    SLICE_X101Y0         FDCE (Recov_fdce_C_CLR)     -0.405    10.390    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[118][6]
  -------------------------------------------------------------------
                         required time                         10.390    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[118][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.580ns (10.428%)  route 4.982ns (89.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 10.806 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.650     2.944    block_design_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.948     4.348    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/s00_axi_aresetn
    SLICE_X39Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.472 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/axi_awready_i_1/O
                         net (fo=4541, routed)        4.034     8.506    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/AR[0]
    SLICE_X101Y0         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[118][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.626    10.806    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/fclk0
    SLICE_X101Y0         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[118][7]/C
                         clock pessimism              0.115    10.920    
                         clock uncertainty           -0.125    10.795    
    SLICE_X101Y0         FDCE (Recov_fdce_C_CLR)     -0.405    10.390    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/window_outputs_reg[118][7]
  -------------------------------------------------------------------
                         required time                         10.390    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_SIGNAL_BUFFER/window_outputs_reg[117][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 0.580ns (10.440%)  route 4.976ns (89.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 10.806 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.650     2.944    block_design_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.948     4.348    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/s00_axi_aresetn
    SLICE_X39Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.472 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/axi_awready_i_1/O
                         net (fo=4541, routed)        4.028     8.500    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_SIGNAL_BUFFER/AR[0]
    SLICE_X105Y1         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_SIGNAL_BUFFER/window_outputs_reg[117][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.627    10.807    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_SIGNAL_BUFFER/fclk0
    SLICE_X105Y1         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_SIGNAL_BUFFER/window_outputs_reg[117][3]/C
                         clock pessimism              0.115    10.921    
                         clock uncertainty           -0.125    10.796    
    SLICE_X105Y1         FDCE (Recov_fdce_C_CLR)     -0.405    10.391    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_SIGNAL_BUFFER/window_outputs_reg[117][3]
  -------------------------------------------------------------------
                         required time                         10.391    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_SIGNAL_BUFFER/window_outputs_reg[117][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 0.580ns (10.440%)  route 4.976ns (89.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 10.806 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.650     2.944    block_design_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.948     4.348    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/s00_axi_aresetn
    SLICE_X39Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.472 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_KERNEL_BUFFER/axi_awready_i_1/O
                         net (fo=4541, routed)        4.028     8.500    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_SIGNAL_BUFFER/AR[0]
    SLICE_X105Y1         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_SIGNAL_BUFFER/window_outputs_reg[117][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.627    10.807    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_SIGNAL_BUFFER/fclk0
    SLICE_X105Y1         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_SIGNAL_BUFFER/window_outputs_reg[117][5]/C
                         clock pessimism              0.115    10.921    
                         clock uncertainty           -0.125    10.796    
    SLICE_X105Y1         FDCE (Recov_fdce_C_CLR)     -0.405    10.391    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_SIGNAL_BUFFER/window_outputs_reg[117][5]
  -------------------------------------------------------------------
                         required time                         10.391    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                  1.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.018%)  route 0.135ns (48.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.571     0.907    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y66         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.135     1.183    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X29Y66         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.837     1.203    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y66         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.282     0.921    
    SLICE_X29Y66         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.018%)  route 0.135ns (48.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.571     0.907    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y66         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.135     1.183    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X29Y66         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.837     1.203    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y66         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.282     0.921    
    SLICE_X29Y66         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.018%)  route 0.135ns (48.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.571     0.907    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y66         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.135     1.183    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X29Y66         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.837     1.203    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y66         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism             -0.282     0.921    
    SLICE_X29Y66         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.227%)  route 0.140ns (49.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.571     0.907    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y66         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.140     1.187    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X28Y66         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.837     1.203    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X28Y66         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.282     0.921    
    SLICE_X28Y66         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.227%)  route 0.140ns (49.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.571     0.907    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y66         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.140     1.187    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X28Y66         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.837     1.203    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X28Y66         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.282     0.921    
    SLICE_X28Y66         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.227%)  route 0.140ns (49.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.571     0.907    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y66         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.140     1.187    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X28Y66         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.837     1.203    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X28Y66         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.282     0.921    
    SLICE_X28Y66         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.227%)  route 0.140ns (49.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.571     0.907    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y66         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.140     1.187    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X28Y66         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.837     1.203    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X28Y66         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism             -0.282     0.921    
    SLICE_X28Y66         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.408%)  route 0.205ns (55.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.563     0.899    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y75         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.063 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.205     1.268    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y73         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.830     1.196    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y73         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.264     0.932    
    SLICE_X54Y73         FDCE (Remov_fdce_C_CLR)     -0.067     0.865    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.408%)  route 0.205ns (55.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.563     0.899    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y75         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.063 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.205     1.268    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y73         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.830     1.196    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y73         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.264     0.932    
    SLICE_X54Y73         FDCE (Remov_fdce_C_CLR)     -0.067     0.865    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.408%)  route 0.205ns (55.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.563     0.899    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y75         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.063 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.205     1.268    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y73         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.830     1.196    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y73         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.264     0.932    
    SLICE_X54Y73         FDCE (Remov_fdce_C_CLR)     -0.067     0.865    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.403    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        2.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.509ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.742ns  (required time - arrival time)
  Source:                 block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 0.699ns (16.361%)  route 3.573ns (83.639%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.699 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.650     2.944    block_design_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.348     4.748    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/s00_axi_aresetn
    SLICE_X31Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.872 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/FSM_onehot_state[2]_i_2/O
                         net (fo=262, routed)         0.896     5.769    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/rst
    SLICE_X39Y82         LUT2 (Prop_lut2_I1_O)        0.119     5.888 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/U_FIFO_i_1/O
                         net (fo=69, routed)          1.329     7.216    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X57Y75         FDPE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.520    10.699    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y75         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.000    10.699    
                         clock uncertainty           -0.173    10.525    
    SLICE_X57Y75         FDPE (Recov_fdpe_C_PRE)     -0.567     9.958    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.958    
                         arrival time                          -7.216    
  -------------------------------------------------------------------
                         slack                                  2.742    

Slack (MET) :             2.742ns  (required time - arrival time)
  Source:                 block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 0.699ns (16.361%)  route 3.573ns (83.639%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.699 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.650     2.944    block_design_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.348     4.748    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/s00_axi_aresetn
    SLICE_X31Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.872 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/FSM_onehot_state[2]_i_2/O
                         net (fo=262, routed)         0.896     5.769    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/rst
    SLICE_X39Y82         LUT2 (Prop_lut2_I1_O)        0.119     5.888 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/U_FIFO_i_1/O
                         net (fo=69, routed)          1.329     7.216    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X57Y75         FDPE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.520    10.699    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y75         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.000    10.699    
                         clock uncertainty           -0.173    10.525    
    SLICE_X57Y75         FDPE (Recov_fdpe_C_PRE)     -0.567     9.958    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.958    
                         arrival time                          -7.216    
  -------------------------------------------------------------------
                         slack                                  2.742    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[6]_rep__0/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.580ns (13.215%)  route 3.809ns (86.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 10.667 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.650     2.944    block_design_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.348     4.748    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/s00_axi_aresetn
    SLICE_X31Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.872 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/FSM_onehot_state[2]_i_2/O
                         net (fo=262, routed)         2.461     7.333    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[9]_rep__3_0
    SLICE_X33Y33         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[6]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.488    10.667    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/fclk1
    SLICE_X33Y33         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[6]_rep__0/C
                         clock pessimism              0.000    10.667    
                         clock uncertainty           -0.173    10.494    
    SLICE_X33Y33         FDCE (Recov_fdce_C_CLR)     -0.405    10.089    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                         10.089    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  2.756    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[9]_rep__0/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.580ns (13.215%)  route 3.809ns (86.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 10.667 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.650     2.944    block_design_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.348     4.748    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/s00_axi_aresetn
    SLICE_X31Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.872 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/FSM_onehot_state[2]_i_2/O
                         net (fo=262, routed)         2.461     7.333    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[9]_rep__3_0
    SLICE_X33Y33         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[9]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.488    10.667    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/fclk1
    SLICE_X33Y33         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[9]_rep__0/C
                         clock pessimism              0.000    10.667    
                         clock uncertainty           -0.173    10.494    
    SLICE_X33Y33         FDCE (Recov_fdce_C_CLR)     -0.405    10.089    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[9]_rep__0
  -------------------------------------------------------------------
                         required time                         10.089    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  2.756    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[9]_rep__1/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.580ns (13.215%)  route 3.809ns (86.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 10.667 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.650     2.944    block_design_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.348     4.748    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/s00_axi_aresetn
    SLICE_X31Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.872 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/FSM_onehot_state[2]_i_2/O
                         net (fo=262, routed)         2.461     7.333    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[9]_rep__3_0
    SLICE_X33Y33         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[9]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.488    10.667    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/fclk1
    SLICE_X33Y33         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[9]_rep__1/C
                         clock pessimism              0.000    10.667    
                         clock uncertainty           -0.173    10.494    
    SLICE_X33Y33         FDCE (Recov_fdce_C_CLR)     -0.405    10.089    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[9]_rep__1
  -------------------------------------------------------------------
                         required time                         10.089    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  2.756    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[9]_rep__3/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.580ns (13.215%)  route 3.809ns (86.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 10.667 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.650     2.944    block_design_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.348     4.748    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/s00_axi_aresetn
    SLICE_X31Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.872 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/FSM_onehot_state[2]_i_2/O
                         net (fo=262, routed)         2.461     7.333    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[9]_rep__3_0
    SLICE_X33Y33         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[9]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.488    10.667    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/fclk1
    SLICE_X33Y33         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[9]_rep__3/C
                         clock pessimism              0.000    10.667    
                         clock uncertainty           -0.173    10.494    
    SLICE_X33Y33         FDCE (Recov_fdce_C_CLR)     -0.405    10.089    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[9]_rep__3
  -------------------------------------------------------------------
                         required time                         10.089    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  2.756    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 0.580ns (13.224%)  route 3.806ns (86.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 10.668 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.650     2.944    block_design_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.348     4.748    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/s00_axi_aresetn
    SLICE_X31Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.872 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/FSM_onehot_state[2]_i_2/O
                         net (fo=262, routed)         2.457     7.330    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[9]_rep__3_0
    SLICE_X33Y34         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.489    10.668    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/fclk1
    SLICE_X33Y34         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]_rep__0/C
                         clock pessimism              0.000    10.668    
                         clock uncertainty           -0.173    10.495    
    SLICE_X33Y34         FDCE (Recov_fdce_C_CLR)     -0.405    10.090    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         10.090    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 0.580ns (13.224%)  route 3.806ns (86.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 10.668 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.650     2.944    block_design_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.348     4.748    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/s00_axi_aresetn
    SLICE_X31Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.872 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/FSM_onehot_state[2]_i_2/O
                         net (fo=262, routed)         2.457     7.330    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[9]_rep__3_0
    SLICE_X33Y34         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.489    10.668    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/fclk1
    SLICE_X33Y34         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]_rep__1/C
                         clock pessimism              0.000    10.668    
                         clock uncertainty           -0.173    10.495    
    SLICE_X33Y34         FDCE (Recov_fdce_C_CLR)     -0.405    10.090    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         10.090    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 0.580ns (13.224%)  route 3.806ns (86.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 10.668 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.650     2.944    block_design_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.348     4.748    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/s00_axi_aresetn
    SLICE_X31Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.872 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/FSM_onehot_state[2]_i_2/O
                         net (fo=262, routed)         2.457     7.330    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[9]_rep__3_0
    SLICE_X33Y34         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.489    10.668    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/fclk1
    SLICE_X33Y34         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]_rep__3/C
                         clock pessimism              0.000    10.668    
                         clock uncertainty           -0.173    10.495    
    SLICE_X33Y34         FDCE (Recov_fdce_C_CLR)     -0.405    10.090    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         10.090    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[2]_rep__0/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 0.580ns (13.224%)  route 3.806ns (86.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 10.668 - 8.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       1.650     2.944    block_design_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  block_design_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.348     4.748    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/s00_axi_aresetn
    SLICE_X31Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.872 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/FSM_onehot_state[2]_i_2/O
                         net (fo=262, routed)         2.457     7.330    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[9]_rep__3_0
    SLICE_X33Y34         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.489    10.668    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/fclk1
    SLICE_X33Y34         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[2]_rep__0/C
                         clock pessimism              0.000    10.668    
                         clock uncertainty           -0.173    10.495    
    SLICE_X33Y34         FDCE (Recov_fdce_C_CLR)     -0.405    10.090    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_ADDR_GEN/count_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         10.090    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                  2.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/state_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.209ns (23.184%)  route 0.692ns (76.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.554     0.890    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X32Y84         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDCE (Prop_fdce_C_Q)         0.164     1.054 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/ram1_rd_clear_reg/Q
                         net (fo=20, routed)          0.398     1.452    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/clear_IBUF
    SLICE_X39Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.497 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/U_FIFO_i_1/O
                         net (fo=68, routed)          0.294     1.791    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/AR[0]
    SLICE_X32Y76         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.810     1.176    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/dram_clk_IBUF_BUFG
    SLICE_X32Y76         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/state_reg/C
                         clock pessimism              0.000     1.176    
                         clock uncertainty            0.173     1.349    
    SLICE_X32Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.282    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_AG_SI/state_reg
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_RD_EN_DELAY/U_CYCLES_GT_0.regs_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.212ns (24.855%)  route 0.641ns (75.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.554     0.890    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/fclk0
    SLICE_X32Y84         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDCE (Prop_fdce_C_Q)         0.164     1.054 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_rst_reg/Q
                         net (fo=3, routed)           0.399     1.452    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/sw_rst
    SLICE_X31Y81         LUT3 (Prop_lut3_I2_O)        0.048     1.500 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/U_CYCLES_GT_0.regs[0][0]_i_1/O
                         net (fo=1, routed)           0.242     1.743    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_RD_EN_DELAY/flush_s
    SLICE_X32Y77         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_RD_EN_DELAY/U_CYCLES_GT_0.regs_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.812     1.178    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_RD_EN_DELAY/fclk1
    SLICE_X32Y77         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_RD_EN_DELAY/U_CYCLES_GT_0.regs_reg[0][0]/C
                         clock pessimism              0.000     1.178    
                         clock uncertainty            0.173     1.351    
    SLICE_X32Y77         FDCE (Remov_fdce_C_CLR)     -0.129     1.222    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_RD_EN_DELAY/U_CYCLES_GT_0.regs_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.186ns (22.104%)  route 0.655ns (77.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.551     0.887    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/fclk0
    SLICE_X39Y83         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.028 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/Q
                         net (fo=25, routed)          0.334     1.362    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/clear_IBUF
    SLICE_X39Y82         LUT2 (Prop_lut2_I0_O)        0.045     1.407 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/U_FIFO_i_1/O
                         net (fo=69, routed)          0.321     1.728    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/rst0_out
    SLICE_X48Y81         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.815     1.181    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X48Y81         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[0]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.173     1.354    
    SLICE_X48Y81         FDCE (Remov_fdce_C_CLR)     -0.159     1.195    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.186ns (22.104%)  route 0.655ns (77.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.551     0.887    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/fclk0
    SLICE_X39Y83         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.028 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/Q
                         net (fo=25, routed)          0.334     1.362    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/clear_IBUF
    SLICE_X39Y82         LUT2 (Prop_lut2_I0_O)        0.045     1.407 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/U_FIFO_i_1/O
                         net (fo=69, routed)          0.321     1.728    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/rst0_out
    SLICE_X48Y81         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.815     1.181    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X48Y81         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[1]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.173     1.354    
    SLICE_X48Y81         FDCE (Remov_fdce_C_CLR)     -0.159     1.195    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.186ns (22.104%)  route 0.655ns (77.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.551     0.887    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/fclk0
    SLICE_X39Y83         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.028 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/Q
                         net (fo=25, routed)          0.334     1.362    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/clear_IBUF
    SLICE_X39Y82         LUT2 (Prop_lut2_I0_O)        0.045     1.407 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/U_FIFO_i_1/O
                         net (fo=69, routed)          0.321     1.728    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/rst0_out
    SLICE_X48Y81         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.815     1.181    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X48Y81         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[2]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.173     1.354    
    SLICE_X48Y81         FDCE (Remov_fdce_C_CLR)     -0.159     1.195    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.186ns (22.104%)  route 0.655ns (77.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.551     0.887    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/fclk0
    SLICE_X39Y83         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.028 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/Q
                         net (fo=25, routed)          0.334     1.362    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/clear_IBUF
    SLICE_X39Y82         LUT2 (Prop_lut2_I0_O)        0.045     1.407 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/U_FIFO_i_1/O
                         net (fo=69, routed)          0.321     1.728    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/rst0_out
    SLICE_X48Y81         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.815     1.181    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X48Y81         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[3]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.173     1.354    
    SLICE_X48Y81         FDCE (Remov_fdce_C_CLR)     -0.159     1.195    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.977%)  route 0.660ns (78.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.551     0.887    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/fclk0
    SLICE_X39Y83         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.028 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/Q
                         net (fo=25, routed)          0.334     1.362    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/clear_IBUF
    SLICE_X39Y82         LUT2 (Prop_lut2_I0_O)        0.045     1.407 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/U_FIFO_i_1/O
                         net (fo=69, routed)          0.326     1.733    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/rst0_out
    SLICE_X48Y83         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.817     1.183    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X48Y83         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[10]/C
                         clock pessimism              0.000     1.183    
                         clock uncertainty            0.173     1.356    
    SLICE_X48Y83         FDCE (Remov_fdce_C_CLR)     -0.159     1.197    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.977%)  route 0.660ns (78.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.551     0.887    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/fclk0
    SLICE_X39Y83         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.028 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/Q
                         net (fo=25, routed)          0.334     1.362    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/clear_IBUF
    SLICE_X39Y82         LUT2 (Prop_lut2_I0_O)        0.045     1.407 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/U_FIFO_i_1/O
                         net (fo=69, routed)          0.326     1.733    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/rst0_out
    SLICE_X48Y83         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.817     1.183    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X48Y83         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[11]/C
                         clock pessimism              0.000     1.183    
                         clock uncertainty            0.173     1.356    
    SLICE_X48Y83         FDCE (Remov_fdce_C_CLR)     -0.159     1.197    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.977%)  route 0.660ns (78.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.551     0.887    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/fclk0
    SLICE_X39Y83         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.028 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/Q
                         net (fo=25, routed)          0.334     1.362    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/clear_IBUF
    SLICE_X39Y82         LUT2 (Prop_lut2_I0_O)        0.045     1.407 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/U_FIFO_i_1/O
                         net (fo=69, routed)          0.326     1.733    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/rst0_out
    SLICE_X48Y83         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.817     1.183    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X48Y83         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[8]/C
                         clock pessimism              0.000     1.183    
                         clock uncertainty            0.173     1.356    
    SLICE_X48Y83         FDCE (Remov_fdce_C_CLR)     -0.159     1.197    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.977%)  route 0.660ns (78.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.339ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10112, routed)       0.551     0.887    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/fclk0
    SLICE_X39Y83         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.028 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/FSM_onehot_state_reg[0]/Q
                         net (fo=25, routed)          0.334     1.362    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/clear_IBUF
    SLICE_X39Y82         LUT2 (Prop_lut2_I0_O)        0.045     1.407 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/U_FIFO_i_1/O
                         net (fo=69, routed)          0.326     1.733    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/rst0_out
    SLICE_X48Y83         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.817     1.183    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/dram_clk_IBUF_BUFG
    SLICE_X48Y83         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[9]/C
                         clock pessimism              0.000     1.183    
                         clock uncertainty            0.173     1.356    
    SLICE_X48Y83         FDCE (Remov_fdce_C_CLR)     -0.159     1.197    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_AG_SO/addr_current_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.536    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/rcv_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][28]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.606ns (17.155%)  route 2.927ns (82.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 10.717 - 8.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.638     2.932    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/fclk1
    SLICE_X39Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/rcv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.456     3.388 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/rcv_reg/Q
                         net (fo=3, routed)           0.729     4.117    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/dram0_rd_flush
    SLICE_X39Y81         LUT3 (Prop_lut3_I0_O)        0.150     4.267 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/U_CYCLES_GT_0.regs_c_i_1/O
                         net (fo=42, routed)          2.198     6.465    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/flush_s
    SLICE_X56Y51         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.538    10.717    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/fclk1
    SLICE_X56Y51         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][28]/C
                         clock pessimism              0.129    10.846    
                         clock uncertainty           -0.125    10.721    
    SLICE_X56Y51         FDCE (Recov_fdce_C_CLR)     -0.607    10.114    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][28]
  -------------------------------------------------------------------
                         required time                         10.114    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/rcv_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][29]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.606ns (17.155%)  route 2.927ns (82.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 10.717 - 8.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.638     2.932    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/fclk1
    SLICE_X39Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/rcv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.456     3.388 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/rcv_reg/Q
                         net (fo=3, routed)           0.729     4.117    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/dram0_rd_flush
    SLICE_X39Y81         LUT3 (Prop_lut3_I0_O)        0.150     4.267 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/U_CYCLES_GT_0.regs_c_i_1/O
                         net (fo=42, routed)          2.198     6.465    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/flush_s
    SLICE_X56Y51         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.538    10.717    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/fclk1
    SLICE_X56Y51         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][29]/C
                         clock pessimism              0.129    10.846    
                         clock uncertainty           -0.125    10.721    
    SLICE_X56Y51         FDCE (Recov_fdce_C_CLR)     -0.607    10.114    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][29]
  -------------------------------------------------------------------
                         required time                         10.114    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/rcv_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.606ns (17.155%)  route 2.927ns (82.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 10.717 - 8.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.638     2.932    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/fclk1
    SLICE_X39Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/rcv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.456     3.388 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/rcv_reg/Q
                         net (fo=3, routed)           0.729     4.117    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/dram0_rd_flush
    SLICE_X39Y81         LUT3 (Prop_lut3_I0_O)        0.150     4.267 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/U_CYCLES_GT_0.regs_c_i_1/O
                         net (fo=42, routed)          2.198     6.465    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/flush_s
    SLICE_X56Y51         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.538    10.717    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/fclk1
    SLICE_X56Y51         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][6]/C
                         clock pessimism              0.129    10.846    
                         clock uncertainty           -0.125    10.721    
    SLICE_X56Y51         FDCE (Recov_fdce_C_CLR)     -0.607    10.114    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][6]
  -------------------------------------------------------------------
                         required time                         10.114    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/rcv_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.606ns (17.155%)  route 2.927ns (82.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 10.717 - 8.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.638     2.932    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/fclk1
    SLICE_X39Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/rcv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.456     3.388 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/rcv_reg/Q
                         net (fo=3, routed)           0.729     4.117    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/dram0_rd_flush
    SLICE_X39Y81         LUT3 (Prop_lut3_I0_O)        0.150     4.267 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/U_CYCLES_GT_0.regs_c_i_1/O
                         net (fo=42, routed)          2.198     6.465    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/flush_s
    SLICE_X56Y51         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.538    10.717    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/fclk1
    SLICE_X56Y51         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][7]/C
                         clock pessimism              0.129    10.846    
                         clock uncertainty           -0.125    10.721    
    SLICE_X56Y51         FDCE (Recov_fdce_C_CLR)     -0.607    10.114    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][7]
  -------------------------------------------------------------------
                         required time                         10.114    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.732ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_HANDSHAKE/U_TAKE_IT_SYNC/output_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_RD_EN_DELAY/U_CYCLES_GT_0.regs_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.028ns (29.216%)  route 2.491ns (70.784%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 10.644 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.682     2.976    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_HANDSHAKE/U_TAKE_IT_SYNC/dram_clk_IBUF_BUFG
    SLICE_X30Y77         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_HANDSHAKE/U_TAKE_IT_SYNC/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDCE (Prop_fdce_C_Q)         0.518     3.494 r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_HANDSHAKE/U_TAKE_IT_SYNC/output_reg[0]/Q
                         net (fo=6, routed)           0.984     4.478    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_HANDSHAKE/U_TAKE_IT_SYNC/take_it_tg_sync
    SLICE_X32Y76         LUT2 (Prop_lut2_I1_O)        0.153     4.631 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_HANDSHAKE/U_TAKE_IT_SYNC/dram_rd_flush_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.010     5.641    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/dram_rd_flush
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.357     5.998 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/U_CYCLES_GT_0.regs[0][0]_i_1/O
                         net (fo=1, routed)           0.496     6.495    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_RD_EN_DELAY/flush_s
    SLICE_X32Y77         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_RD_EN_DELAY/U_CYCLES_GT_0.regs_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.465    10.644    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_RD_EN_DELAY/fclk1
    SLICE_X32Y77         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_RD_EN_DELAY/U_CYCLES_GT_0.regs_reg[0][0]/C
                         clock pessimism              0.229    10.873    
                         clock uncertainty           -0.125    10.748    
    SLICE_X32Y77         FDCE (Recov_fdce_C_CLR)     -0.521    10.227    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_RD_EN_DELAY/U_CYCLES_GT_0.regs_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.227    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                  3.732    

Slack (MET) :             3.787ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/rcv_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.606ns (17.854%)  route 2.788ns (82.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 10.717 - 8.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.638     2.932    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/fclk1
    SLICE_X39Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/rcv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.456     3.388 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/rcv_reg/Q
                         net (fo=3, routed)           0.729     4.117    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/dram0_rd_flush
    SLICE_X39Y81         LUT3 (Prop_lut3_I0_O)        0.150     4.267 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/U_CYCLES_GT_0.regs_c_i_1/O
                         net (fo=42, routed)          2.060     6.326    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/flush_s
    SLICE_X56Y50         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.538    10.717    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/fclk1
    SLICE_X56Y50         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][0]/C
                         clock pessimism              0.129    10.846    
                         clock uncertainty           -0.125    10.721    
    SLICE_X56Y50         FDCE (Recov_fdce_C_CLR)     -0.607    10.114    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][0]
  -------------------------------------------------------------------
                         required time                         10.114    
                         arrival time                          -6.326    
  -------------------------------------------------------------------
                         slack                                  3.787    

Slack (MET) :             3.787ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/rcv_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.606ns (17.854%)  route 2.788ns (82.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 10.717 - 8.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.638     2.932    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/fclk1
    SLICE_X39Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/rcv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.456     3.388 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/rcv_reg/Q
                         net (fo=3, routed)           0.729     4.117    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/dram0_rd_flush
    SLICE_X39Y81         LUT3 (Prop_lut3_I0_O)        0.150     4.267 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/U_CYCLES_GT_0.regs_c_i_1/O
                         net (fo=42, routed)          2.060     6.326    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/flush_s
    SLICE_X56Y50         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.538    10.717    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/fclk1
    SLICE_X56Y50         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][1]/C
                         clock pessimism              0.129    10.846    
                         clock uncertainty           -0.125    10.721    
    SLICE_X56Y50         FDCE (Recov_fdce_C_CLR)     -0.607    10.114    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][1]
  -------------------------------------------------------------------
                         required time                         10.114    
                         arrival time                          -6.326    
  -------------------------------------------------------------------
                         slack                                  3.787    

Slack (MET) :             3.787ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/rcv_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][8]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.606ns (17.854%)  route 2.788ns (82.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 10.717 - 8.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.638     2.932    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/fclk1
    SLICE_X39Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/rcv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.456     3.388 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/rcv_reg/Q
                         net (fo=3, routed)           0.729     4.117    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/dram0_rd_flush
    SLICE_X39Y81         LUT3 (Prop_lut3_I0_O)        0.150     4.267 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/U_CYCLES_GT_0.regs_c_i_1/O
                         net (fo=42, routed)          2.060     6.326    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/flush_s
    SLICE_X56Y50         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.538    10.717    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/fclk1
    SLICE_X56Y50         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][8]/C
                         clock pessimism              0.129    10.846    
                         clock uncertainty           -0.125    10.721    
    SLICE_X56Y50         FDCE (Recov_fdce_C_CLR)     -0.607    10.114    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][8]
  -------------------------------------------------------------------
                         required time                         10.114    
                         arrival time                          -6.326    
  -------------------------------------------------------------------
                         slack                                  3.787    

Slack (MET) :             3.787ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/rcv_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][9]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.606ns (17.854%)  route 2.788ns (82.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 10.717 - 8.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.638     2.932    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/fclk1
    SLICE_X39Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/rcv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.456     3.388 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/rcv_reg/Q
                         net (fo=3, routed)           0.729     4.117    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/dram0_rd_flush
    SLICE_X39Y81         LUT3 (Prop_lut3_I0_O)        0.150     4.267 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/U_CYCLES_GT_0.regs_c_i_1/O
                         net (fo=42, routed)          2.060     6.326    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/flush_s
    SLICE_X56Y50         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.538    10.717    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/fclk1
    SLICE_X56Y50         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][9]/C
                         clock pessimism              0.129    10.846    
                         clock uncertainty           -0.125    10.721    
    SLICE_X56Y50         FDCE (Recov_fdce_C_CLR)     -0.607    10.114    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][9]
  -------------------------------------------------------------------
                         required time                         10.114    
                         arrival time                          -6.326    
  -------------------------------------------------------------------
                         slack                                  3.787    

Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/rcv_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][21]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.606ns (18.014%)  route 2.758ns (81.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 10.646 - 8.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.638     2.932    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/fclk1
    SLICE_X39Y78         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/rcv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.456     3.388 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/rcv_reg/Q
                         net (fo=3, routed)           0.729     4.117    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/dram0_rd_flush
    SLICE_X39Y81         LUT3 (Prop_lut3_I0_O)        0.150     4.267 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_CUST/U_HANDSHAKE/U_CYCLES_GT_0.regs_c_i_1/O
                         net (fo=42, routed)          2.030     6.296    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/flush_s
    SLICE_X50Y51         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         1.467    10.646    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/fclk1
    SLICE_X50Y51         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][21]/C
                         clock pessimism              0.129    10.775    
                         clock uncertainty           -0.125    10.650    
    SLICE_X50Y51         FDCE (Recov_fdce_C_CLR)     -0.563    10.087    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][21]
  -------------------------------------------------------------------
                         required time                         10.087    
                         arrival time                          -6.296    
  -------------------------------------------------------------------
                         slack                                  3.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.022%)  route 0.129ns (43.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.553     0.889    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y66         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDPE (Prop_fdpe_C_Q)         0.164     1.053 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.129     1.181    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X32Y65         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.819     1.185    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y65         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                         clock pessimism             -0.281     0.904    
    SLICE_X32Y65         FDCE (Remov_fdce_C_CLR)     -0.067     0.837    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.239%)  route 0.168ns (56.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.564     0.900    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y75         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDPE (Prop_fdpe_C_Q)         0.128     1.028 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.168     1.196    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X58Y75         FDPE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.831     1.197    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y75         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.284     0.913    
    SLICE_X58Y75         FDPE (Remov_fdpe_C_PRE)     -0.125     0.788    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.096%)  route 0.184ns (52.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.564     0.900    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y74         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDPE (Prop_fdpe_C_Q)         0.164     1.064 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.184     1.248    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X56Y72         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.834     1.200    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X56Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.284     0.916    
    SLICE_X56Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.096%)  route 0.184ns (52.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.564     0.900    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y74         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDPE (Prop_fdpe_C_Q)         0.164     1.064 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.184     1.248    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X56Y72         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.834     1.200    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X56Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.284     0.916    
    SLICE_X56Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.096%)  route 0.184ns (52.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.564     0.900    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y74         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDPE (Prop_fdpe_C_Q)         0.164     1.064 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.184     1.248    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X56Y72         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.834     1.200    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X56Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.284     0.916    
    SLICE_X56Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.096%)  route 0.184ns (52.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.564     0.900    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y74         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDPE (Prop_fdpe_C_Q)         0.164     1.064 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.184     1.248    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X56Y72         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.834     1.200    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X56Y72         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                         clock pessimism             -0.284     0.916    
    SLICE_X56Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.939%)  route 0.163ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.552     0.888    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y85         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDPE (Prop_fdpe_C_Q)         0.128     1.016 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.163     1.179    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y85         FDPE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.819     1.185    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y85         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.282     0.903    
    SLICE_X43Y85         FDPE (Remov_fdpe_C_PRE)     -0.149     0.754    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.950%)  route 0.209ns (62.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.544     0.880    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y76         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDPE (Prop_fdpe_C_Q)         0.128     1.008 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.209     1.217    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X42Y77         FDPE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.811     1.177    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X42Y77         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.264     0.913    
    SLICE_X42Y77         FDPE (Remov_fdpe_C_PRE)     -0.125     0.788    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_RD/U_DRAM1_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.551     0.887    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y68         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDPE (Prop_fdpe_C_Q)         0.148     1.035 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.178     1.213    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X34Y67         FDPE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.817     1.183    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y67         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.281     0.902    
    SLICE_X34Y67         FDPE (Remov_fdpe_C_PRE)     -0.124     0.778    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_WR/U_DRAM0_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.313%)  route 0.215ns (56.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.564     0.900    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y74         FDPE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDPE (Prop_fdpe_C_Q)         0.164     1.064 f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.215     1.278    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X56Y75         FDCE                                         f  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=671, routed)         0.831     1.197    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_clk
    SLICE_X56Y75         FDCE                                         r  block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.264     0.933    
    SLICE_X56Y75         FDCE (Remov_fdce_C_CLR)     -0.092     0.841    block_design_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.438    





