// Generated by PeakRDL-etana - A free and open-source SystemVerilog generator
//  https://github.com/daxzio/PeakRDL-etana

module regblock (
        input wire clk,
        input wire rst,

        output logic parity_error,

        input wire s_apb_psel,
        input wire s_apb_pwrite,
        input wire s_apb_penable,
        input wire [2:0] s_apb_pprot,
        input wire [12:0] s_apb_paddr,
        input wire [31:0] s_apb_pwdata,
        input wire [3:0] s_apb_pstrb,
        output logic s_apb_pready,
        output logic [31:0] s_apb_prdata,
        output logic s_apb_pslverr


    );

    //--------------------------------------------------------------------------
    // CPU Bus interface logic
    //--------------------------------------------------------------------------
    logic cpuif_req;
    logic cpuif_req_is_wr;
    logic [12:0] cpuif_addr;
    logic [31:0] cpuif_wr_data;
    logic [31:0] cpuif_wr_biten;
    logic cpuif_req_stall_wr;
    logic cpuif_req_stall_rd;

    logic cpuif_rd_ack;
    logic cpuif_rd_err;
    logic [31:0] cpuif_rd_data;

    logic cpuif_wr_ack;
    logic cpuif_wr_err;


    // Request
    logic is_active;
    always_ff @(posedge clk) begin
        if(rst) begin
            is_active <= '0;
            cpuif_req <= '0;
            cpuif_req_is_wr <= '0;
            cpuif_addr <= '0;
            cpuif_wr_data <= '0;
            cpuif_wr_biten <= '0;
        end else begin
            if(~is_active) begin
                if(s_apb_psel) begin
                    is_active <= '1;
                    cpuif_req <= '1;
                    cpuif_req_is_wr <= s_apb_pwrite;
                    cpuif_addr <= {s_apb_paddr[12:2], 2'b0};
                    cpuif_wr_data <= s_apb_pwdata;
                    for(int i=0; i<4; i++) begin
                        cpuif_wr_biten[i*8 +: 8] <= {8{s_apb_pstrb[i]}};
                    end
                end
            end else begin
                cpuif_req <= '0;
                if(cpuif_rd_ack || cpuif_wr_ack) begin
                    is_active <= '0;
                end
            end
        end
    end

    // Response
    assign s_apb_pready = cpuif_rd_ack | cpuif_wr_ack;
    assign s_apb_prdata = cpuif_rd_data;
    assign s_apb_pslverr = cpuif_rd_err | cpuif_wr_err;

    logic cpuif_req_masked;

    // Read & write latencies are balanced. Stalls not required
    assign cpuif_req_stall_rd = '0;
    assign cpuif_req_stall_wr = '0;
    assign cpuif_req_masked = cpuif_req
                            & !(!cpuif_req_is_wr & cpuif_req_stall_rd)
                            & !(cpuif_req_is_wr & cpuif_req_stall_wr);

    //--------------------------------------------------------------------------
    // Address Decode
    //--------------------------------------------------------------------------
    logic [0:0] decoded_reg_strb_r1;
    logic [0:0] decoded_reg_strb_r2 [8];
    logic decoded_req;
    logic decoded_req_is_wr;
    /* verilator lint_off UNUSEDSIGNAL */
    logic [31:0] decoded_wr_data;
    logic [31:0] decoded_wr_biten;
    /* verilator lint_on UNUSEDSIGNAL */

    always @(*) begin
        /* verilator lint_off UNUSEDSIGNAL */
        integer next_cpuif_addr;
        /* verilator lint_on UNUSEDSIGNAL */
        decoded_reg_strb_r1 = cpuif_req_masked & (cpuif_addr == 13'h0);
        for(int i0=0; i0<8; i0++) begin : gen_loop_3
            next_cpuif_addr = 32'h1000 + i0*13'h4;
            decoded_reg_strb_r2[i0] = cpuif_req_masked & (cpuif_addr == next_cpuif_addr[12:0]);
        end
    end

    // Pass down signals to next stage
    assign decoded_req = cpuif_req_masked;
    assign decoded_req_is_wr = cpuif_req_is_wr;
    assign decoded_wr_data = cpuif_wr_data;
    assign decoded_wr_biten = cpuif_wr_biten;


    //--------------------------------------------------------------------------
    // Field storage declarations
    //--------------------------------------------------------------------------

    // Field: regblock.r1.f1
    logic [15:0] field_storage_r1_f1_value;
    logic field_storage_r1_f1_parity;
    logic [15:0] field_combo_r1_f1_next;
    logic field_combo_r1_f1_load_next;
    logic field_combo_r1_f1_parity_error;
    // Field: regblock.r1.f2
    logic [7:0] field_storage_r1_f2_value;
    logic field_storage_r1_f2_parity;
    logic [7:0] field_combo_r1_f2_next;
    logic field_combo_r1_f2_load_next;
    logic field_combo_r1_f2_parity_error;
    // Field: regblock.r1.f3
    logic [0:0] field_storage_r1_f3_value;
    logic field_storage_r1_f3_parity;
    logic [0:0] field_combo_r1_f3_next;
    logic field_combo_r1_f3_load_next;
    logic field_combo_r1_f3_parity_error;
    // Field: regblock.r2[].f1
    logic [15:0] field_storage_r2_f1_value [8] ;
    logic field_storage_r2_f1_parity [8] ;
    logic [15:0] field_combo_r2_f1_next [8] ;
    logic field_combo_r2_f1_load_next [8] ;
    logic field_combo_r2_f1_parity_error [8] ;
    // Field: regblock.r2[].f2
    logic [7:0] field_storage_r2_f2_value [8] ;
    logic field_storage_r2_f2_parity [8] ;
    logic [7:0] field_combo_r2_f2_next [8] ;
    logic field_combo_r2_f2_load_next [8] ;
    logic field_combo_r2_f2_parity_error [8] ;
    // Field: regblock.r2[].f3
    logic [0:0] field_storage_r2_f3_value [8] ;
    logic field_storage_r2_f3_parity [8] ;
    logic [0:0] field_combo_r2_f3_next [8] ;
    logic field_combo_r2_f3_load_next [8] ;
    logic field_combo_r2_f3_parity_error [8] ;
    //--------------------------------------------------------------------------
    // Field logic
    //--------------------------------------------------------------------------
    // always_comb begin
    always @(*) begin
        logic [15:0] next_c;
        logic load_next_c;
        next_c = field_storage_r1_f1_value;
        load_next_c = '0;
        if(decoded_reg_strb_r1 && decoded_req_is_wr) begin // SW write
            next_c = (field_storage_r1_f1_value & ~decoded_wr_biten[15:0]) | (decoded_wr_data[15:0] & decoded_wr_biten[15:0]);
            load_next_c = '1;
        end
        field_combo_r1_f1_next = next_c;
        field_combo_r1_f1_load_next = load_next_c;
        field_combo_r1_f1_parity_error = (field_storage_r1_f1_parity != ^field_storage_r1_f1_value);
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage_r1_f1_value <= 16'h0;
            field_storage_r1_f1_parity <= ^16'h0;
        end else if(field_combo_r1_f1_load_next) begin
            field_storage_r1_f1_value <= field_combo_r1_f1_next;
            field_storage_r1_f1_parity <= ^field_combo_r1_f1_next;
        end
    end
    // always_comb begin
    always @(*) begin
        logic [7:0] next_c;
        logic load_next_c;
        next_c = field_storage_r1_f2_value;
        load_next_c = '0;
        if(decoded_reg_strb_r1 && decoded_req_is_wr) begin // SW write
            next_c = (field_storage_r1_f2_value & ~decoded_wr_biten[23:16]) | (decoded_wr_data[23:16] & decoded_wr_biten[23:16]);
            load_next_c = '1;
        end
        field_combo_r1_f2_next = next_c;
        field_combo_r1_f2_load_next = load_next_c;
        field_combo_r1_f2_parity_error = (field_storage_r1_f2_parity != ^field_storage_r1_f2_value);
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage_r1_f2_value <= 8'h0;
            field_storage_r1_f2_parity <= ^8'h0;
        end else if(field_combo_r1_f2_load_next) begin
            field_storage_r1_f2_value <= field_combo_r1_f2_next;
            field_storage_r1_f2_parity <= ^field_combo_r1_f2_next;
        end
    end
    // always_comb begin
    always @(*) begin
        logic [0:0] next_c;
        logic load_next_c;
        next_c = field_storage_r1_f3_value;
        load_next_c = '0;
        if(decoded_reg_strb_r1 && decoded_req_is_wr) begin // SW write
            next_c = (field_storage_r1_f3_value & ~decoded_wr_biten[24:24]) | (decoded_wr_data[24:24] & decoded_wr_biten[24:24]);
            load_next_c = '1;
        end
        field_combo_r1_f3_next = next_c;
        field_combo_r1_f3_load_next = load_next_c;
        field_combo_r1_f3_parity_error = (field_storage_r1_f3_parity != ^field_storage_r1_f3_value);
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage_r1_f3_value <= 1'h0;
            field_storage_r1_f3_parity <= ^1'h0;
        end else if(field_combo_r1_f3_load_next) begin
            field_storage_r1_f3_value <= field_combo_r1_f3_next;
            field_storage_r1_f3_parity <= ^field_combo_r1_f3_next;
        end
    end
    for(genvar i0=0; i0<8; i0++) begin : gen_loop_5
        // always_comb begin
        always @(*) begin
            logic [15:0] next_c;
            logic load_next_c;
            next_c = field_storage_r2_f1_value[i0];
            load_next_c = '0;
            if(decoded_reg_strb_r2[i0] && decoded_req_is_wr) begin // SW write
                next_c = (field_storage_r2_f1_value[i0] & ~decoded_wr_biten[15:0]) | (decoded_wr_data[15:0] & decoded_wr_biten[15:0]);
                load_next_c = '1;
            end
            field_combo_r2_f1_next[i0] = next_c;
            field_combo_r2_f1_load_next[i0] = load_next_c;
            field_combo_r2_f1_parity_error[i0] = (field_storage_r2_f1_parity[i0] != ^field_storage_r2_f1_value[i0]);
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage_r2_f1_value[i0] <= 16'h0;
                field_storage_r2_f1_parity[i0] <= ^16'h0;
            end else if(field_combo_r2_f1_load_next[i0]) begin
                field_storage_r2_f1_value[i0] <= field_combo_r2_f1_next[i0];
                field_storage_r2_f1_parity[i0] <= ^field_combo_r2_f1_next[i0];
            end
        end
        // always_comb begin
        always @(*) begin
            logic [7:0] next_c;
            logic load_next_c;
            next_c = field_storage_r2_f2_value[i0];
            load_next_c = '0;
            if(decoded_reg_strb_r2[i0] && decoded_req_is_wr) begin // SW write
                next_c = (field_storage_r2_f2_value[i0] & ~decoded_wr_biten[23:16]) | (decoded_wr_data[23:16] & decoded_wr_biten[23:16]);
                load_next_c = '1;
            end
            field_combo_r2_f2_next[i0] = next_c;
            field_combo_r2_f2_load_next[i0] = load_next_c;
            field_combo_r2_f2_parity_error[i0] = (field_storage_r2_f2_parity[i0] != ^field_storage_r2_f2_value[i0]);
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage_r2_f2_value[i0] <= 8'h0;
                field_storage_r2_f2_parity[i0] <= ^8'h0;
            end else if(field_combo_r2_f2_load_next[i0]) begin
                field_storage_r2_f2_value[i0] <= field_combo_r2_f2_next[i0];
                field_storage_r2_f2_parity[i0] <= ^field_combo_r2_f2_next[i0];
            end
        end
        // always_comb begin
        always @(*) begin
            logic [0:0] next_c;
            logic load_next_c;
            next_c = field_storage_r2_f3_value[i0];
            load_next_c = '0;
            if(decoded_reg_strb_r2[i0] && decoded_req_is_wr) begin // SW write
                next_c = (field_storage_r2_f3_value[i0] & ~decoded_wr_biten[24:24]) | (decoded_wr_data[24:24] & decoded_wr_biten[24:24]);
                load_next_c = '1;
            end
            field_combo_r2_f3_next[i0] = next_c;
            field_combo_r2_f3_load_next[i0] = load_next_c;
            field_combo_r2_f3_parity_error[i0] = (field_storage_r2_f3_parity[i0] != ^field_storage_r2_f3_value[i0]);
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage_r2_f3_value[i0] <= 1'h0;
                field_storage_r2_f3_parity[i0] <= ^1'h0;
            end else if(field_combo_r2_f3_load_next[i0]) begin
                field_storage_r2_f3_value[i0] <= field_combo_r2_f3_next[i0];
                field_storage_r2_f3_parity[i0] <= ^field_combo_r2_f3_next[i0];
            end
        end
    end

    //--------------------------------------------------------------------------
    // Parity Error
    //--------------------------------------------------------------------------
    always_ff @(posedge clk) begin
        if(rst) begin
            parity_error <= '0;
        end else begin
            logic err;
            err = '0;
            err |= field_combo_r1_f1_parity_error;
            err |= field_combo_r1_f2_parity_error;
            err |= field_combo_r1_f3_parity_error;
            for(int i0=0; i0<8; i0++) begin : gen_loop_6
                err |= field_combo_r2_f1_parity_error[i0];
                err |= field_combo_r2_f2_parity_error[i0];
                err |= field_combo_r2_f3_parity_error[i0];
            end
            parity_error <= err;
        end
    end

    //--------------------------------------------------------------------------
    // Write response
    //--------------------------------------------------------------------------
    assign cpuif_wr_ack = decoded_req & decoded_req_is_wr;
    // Writes are always granted with no error response
    assign cpuif_wr_err = '0;

//--------------------------------------------------------------------------
// Readback
//--------------------------------------------------------------------------
    logic readback_external_rd_ack;
    assign readback_external_rd_ack = 0;

    logic readback_err;
    logic readback_done;
    logic [31:0] readback_data;

    // Assign readback values to a flattened array
    logic [31:0] readback_array[9];
    assign readback_array[0][15:0] = (decoded_reg_strb_r1 && !decoded_req_is_wr) ? field_storage_r1_f1_value : '0;
    assign readback_array[0][23:16] = (decoded_reg_strb_r1 && !decoded_req_is_wr) ? field_storage_r1_f2_value : '0;
    assign readback_array[0][24:24] = (decoded_reg_strb_r1 && !decoded_req_is_wr) ? field_storage_r1_f3_value : '0;
    assign readback_array[0][31:25] = '0;
    for(genvar i0=0; i0<8; i0++) begin : gen_loop_1
        assign readback_array[i0*1 + 1][15:0] = (decoded_reg_strb_r2[i0] && !decoded_req_is_wr) ? field_storage_r2_f1_value[i0] : '0;
        assign readback_array[i0*1 + 1][23:16] = (decoded_reg_strb_r2[i0] && !decoded_req_is_wr) ? field_storage_r2_f2_value[i0] : '0;
        assign readback_array[i0*1 + 1][24:24] = (decoded_reg_strb_r2[i0] && !decoded_req_is_wr) ? field_storage_r2_f3_value[i0] : '0;
        assign readback_array[i0*1 + 1][31:25] = '0;
    end

    // Reduce the array
    // always_comb begin
    always @(*) begin
        logic [31:0] readback_data_var;
        readback_done = decoded_req & ~decoded_req_is_wr;
        readback_err = '0;
        readback_data_var = '0;
        for(int i=0; i<9; i++) readback_data_var |= readback_array[i];
        readback_data = readback_data_var;
    end

    assign cpuif_rd_ack = readback_done;
    assign cpuif_rd_data = readback_data;
    assign cpuif_rd_err = readback_err;
endmodule
