---
title: "Half-DRAM: a High-bandwidth and Low-power DRAM Architecture from the Rethinking of Fine-grained Activation"
authors: ['Tao Zhang 0032', 'Ke Chen', 'Cong Xu', 'Guangyu Sun 0003', 'Tao Wang 0004', 'Yuan Xie 0001']
authors-key: ['zhangtao', 'chenke', 'xucong', 'sunguangyu', 'wangtao', 'xieyuan']
year: "2014"
article-link: "https://doi.org/10.1109/ISCA.2014.6853217"
venue: "ISCA"
bibex: "@inproceedings{DBLP:conf/isca/ZhangCXSWX14,
  author    = {Tao Zhang and
               Ke Chen and
               Cong Xu and
               Guangyu Sun and
               Tao Wang and
               Yuan Xie},
  title     = {Half-DRAM: {A} high-bandwidth and low-power {DRAM} architecture from
               the rethinking of fine-grained activation},
  booktitle = {{ACM/IEEE} 41st International Symposium on Computer Architecture,
               {ISCA} 2014, Minneapolis, MN, USA, June 14-18, 2014},
  pages     = {349--360},
  publisher = {{IEEE} Computer Society},
  year      = {2014},
  url       = {https://doi.org/10.1109/ISCA.2014.6853217},
  doi       = {10.1109/ISCA.2014.6853217},
  timestamp = {Wed, 16 Oct 2019 14:14:49 +0200},
  biburl    = {https://dblp.org/rec/conf/isca/ZhangCXSWX14.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}"
---
