Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Nov 20 15:27:10 2023
| Host         : LAPTOP-18PT4LA6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file toplevel_timing_summary_routed.rpt -rpx toplevel_timing_summary_routed.rpx
| Design       : toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk_div/count_reg[23]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display/Counter_Signal_reg[14]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.540        0.000                      0                   39        0.252        0.000                      0                   39        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.540        0.000                      0                   39        0.252        0.000                      0                   39        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.540ns  (required time - arrival time)
  Source:                 clk_div/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.920ns (78.085%)  route 0.539ns (21.915%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.564     5.085    clk_div/clk_in_IBUF_BUFG
    SLICE_X36Y7          FDRE                                         r  clk_div/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    clk_div/count_reg_n_0_[1]
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  clk_div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    clk_div/count_reg[0]_i_1_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  clk_div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    clk_div/count_reg[4]_i_1_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  clk_div/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    clk_div/count_reg[8]_i_1_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  clk_div/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    clk_div/count_reg[12]_i_1_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  clk_div/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    clk_div/count_reg[16]_i_1_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.544 r  clk_div/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.544    clk_div/count_reg[20]_i_1_n_6
    SLICE_X36Y12         FDRE                                         r  clk_div/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.441    14.782    clk_div/clk_in_IBUF_BUFG
    SLICE_X36Y12         FDRE                                         r  clk_div/count_reg[21]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X36Y12         FDRE (Setup_fdre_C_D)        0.062    15.084    clk_div/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -7.544    
  -------------------------------------------------------------------
                         slack                                  7.540    

Slack (MET) :             7.561ns  (required time - arrival time)
  Source:                 clk_div/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 1.899ns (77.896%)  route 0.539ns (22.104%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.564     5.085    clk_div/clk_in_IBUF_BUFG
    SLICE_X36Y7          FDRE                                         r  clk_div/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    clk_div/count_reg_n_0_[1]
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  clk_div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    clk_div/count_reg[0]_i_1_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  clk_div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    clk_div/count_reg[4]_i_1_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  clk_div/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    clk_div/count_reg[8]_i_1_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  clk_div/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    clk_div/count_reg[12]_i_1_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  clk_div/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    clk_div/count_reg[16]_i_1_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.523 r  clk_div/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.523    clk_div/count_reg[20]_i_1_n_4
    SLICE_X36Y12         FDRE                                         r  clk_div/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.441    14.782    clk_div/clk_in_IBUF_BUFG
    SLICE_X36Y12         FDRE                                         r  clk_div/count_reg[23]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X36Y12         FDRE (Setup_fdre_C_D)        0.062    15.084    clk_div/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  7.561    

Slack (MET) :             7.635ns  (required time - arrival time)
  Source:                 clk_div/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.825ns (77.204%)  route 0.539ns (22.796%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.564     5.085    clk_div/clk_in_IBUF_BUFG
    SLICE_X36Y7          FDRE                                         r  clk_div/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    clk_div/count_reg_n_0_[1]
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  clk_div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    clk_div/count_reg[0]_i_1_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  clk_div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    clk_div/count_reg[4]_i_1_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  clk_div/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    clk_div/count_reg[8]_i_1_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  clk_div/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    clk_div/count_reg[12]_i_1_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  clk_div/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    clk_div/count_reg[16]_i_1_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.449 r  clk_div/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.449    clk_div/count_reg[20]_i_1_n_5
    SLICE_X36Y12         FDRE                                         r  clk_div/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.441    14.782    clk_div/clk_in_IBUF_BUFG
    SLICE_X36Y12         FDRE                                         r  clk_div/count_reg[22]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X36Y12         FDRE (Setup_fdre_C_D)        0.062    15.084    clk_div/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                  7.635    

Slack (MET) :             7.651ns  (required time - arrival time)
  Source:                 clk_div/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 1.809ns (77.049%)  route 0.539ns (22.951%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.564     5.085    clk_div/clk_in_IBUF_BUFG
    SLICE_X36Y7          FDRE                                         r  clk_div/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    clk_div/count_reg_n_0_[1]
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  clk_div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    clk_div/count_reg[0]_i_1_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  clk_div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    clk_div/count_reg[4]_i_1_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  clk_div/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    clk_div/count_reg[8]_i_1_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  clk_div/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    clk_div/count_reg[12]_i_1_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  clk_div/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    clk_div/count_reg[16]_i_1_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.433 r  clk_div/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.433    clk_div/count_reg[20]_i_1_n_7
    SLICE_X36Y12         FDRE                                         r  clk_div/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.441    14.782    clk_div/clk_in_IBUF_BUFG
    SLICE_X36Y12         FDRE                                         r  clk_div/count_reg[20]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X36Y12         FDRE (Setup_fdre_C_D)        0.062    15.084    clk_div/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                  7.651    

Slack (MET) :             7.655ns  (required time - arrival time)
  Source:                 clk_div/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.564     5.085    clk_div/clk_in_IBUF_BUFG
    SLICE_X36Y7          FDRE                                         r  clk_div/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    clk_div/count_reg_n_0_[1]
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  clk_div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    clk_div/count_reg[0]_i_1_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  clk_div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    clk_div/count_reg[4]_i_1_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  clk_div/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    clk_div/count_reg[8]_i_1_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  clk_div/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    clk_div/count_reg[12]_i_1_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.430 r  clk_div/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.430    clk_div/count_reg[16]_i_1_n_6
    SLICE_X36Y11         FDRE                                         r  clk_div/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.442    14.783    clk_div/clk_in_IBUF_BUFG
    SLICE_X36Y11         FDRE                                         r  clk_div/count_reg[17]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X36Y11         FDRE (Setup_fdre_C_D)        0.062    15.085    clk_div/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                  7.655    

Slack (MET) :             7.676ns  (required time - arrival time)
  Source:                 clk_div/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.785ns (76.812%)  route 0.539ns (23.188%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.564     5.085    clk_div/clk_in_IBUF_BUFG
    SLICE_X36Y7          FDRE                                         r  clk_div/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    clk_div/count_reg_n_0_[1]
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  clk_div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    clk_div/count_reg[0]_i_1_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  clk_div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    clk_div/count_reg[4]_i_1_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  clk_div/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    clk_div/count_reg[8]_i_1_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  clk_div/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    clk_div/count_reg[12]_i_1_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.409 r  clk_div/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.409    clk_div/count_reg[16]_i_1_n_4
    SLICE_X36Y11         FDRE                                         r  clk_div/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.442    14.783    clk_div/clk_in_IBUF_BUFG
    SLICE_X36Y11         FDRE                                         r  clk_div/count_reg[19]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X36Y11         FDRE (Setup_fdre_C_D)        0.062    15.085    clk_div/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  7.676    

Slack (MET) :             7.750ns  (required time - arrival time)
  Source:                 clk_div/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.711ns (76.049%)  route 0.539ns (23.951%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.564     5.085    clk_div/clk_in_IBUF_BUFG
    SLICE_X36Y7          FDRE                                         r  clk_div/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    clk_div/count_reg_n_0_[1]
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  clk_div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    clk_div/count_reg[0]_i_1_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  clk_div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    clk_div/count_reg[4]_i_1_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  clk_div/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    clk_div/count_reg[8]_i_1_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  clk_div/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    clk_div/count_reg[12]_i_1_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.335 r  clk_div/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.335    clk_div/count_reg[16]_i_1_n_5
    SLICE_X36Y11         FDRE                                         r  clk_div/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.442    14.783    clk_div/clk_in_IBUF_BUFG
    SLICE_X36Y11         FDRE                                         r  clk_div/count_reg[18]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X36Y11         FDRE (Setup_fdre_C_D)        0.062    15.085    clk_div/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                  7.750    

Slack (MET) :             7.766ns  (required time - arrival time)
  Source:                 clk_div/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.695ns (75.878%)  route 0.539ns (24.122%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.564     5.085    clk_div/clk_in_IBUF_BUFG
    SLICE_X36Y7          FDRE                                         r  clk_div/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    clk_div/count_reg_n_0_[1]
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  clk_div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    clk_div/count_reg[0]_i_1_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  clk_div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    clk_div/count_reg[4]_i_1_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  clk_div/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    clk_div/count_reg[8]_i_1_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  clk_div/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    clk_div/count_reg[12]_i_1_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.319 r  clk_div/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.319    clk_div/count_reg[16]_i_1_n_7
    SLICE_X36Y11         FDRE                                         r  clk_div/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.442    14.783    clk_div/clk_in_IBUF_BUFG
    SLICE_X36Y11         FDRE                                         r  clk_div/count_reg[16]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X36Y11         FDRE (Setup_fdre_C_D)        0.062    15.085    clk_div/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                  7.766    

Slack (MET) :             7.770ns  (required time - arrival time)
  Source:                 clk_div/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.692ns (75.845%)  route 0.539ns (24.155%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.564     5.085    clk_div/clk_in_IBUF_BUFG
    SLICE_X36Y7          FDRE                                         r  clk_div/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    clk_div/count_reg_n_0_[1]
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  clk_div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    clk_div/count_reg[0]_i_1_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  clk_div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    clk_div/count_reg[4]_i_1_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  clk_div/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    clk_div/count_reg[8]_i_1_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.316 r  clk_div/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.316    clk_div/count_reg[12]_i_1_n_6
    SLICE_X36Y10         FDRE                                         r  clk_div/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.443    14.784    clk_div/clk_in_IBUF_BUFG
    SLICE_X36Y10         FDRE                                         r  clk_div/count_reg[13]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y10         FDRE (Setup_fdre_C_D)        0.062    15.086    clk_div/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                  7.770    

Slack (MET) :             7.791ns  (required time - arrival time)
  Source:                 clk_div/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 1.671ns (75.616%)  route 0.539ns (24.384%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.564     5.085    clk_div/clk_in_IBUF_BUFG
    SLICE_X36Y7          FDRE                                         r  clk_div/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    clk_div/count_reg_n_0_[1]
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  clk_div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    clk_div/count_reg[0]_i_1_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  clk_div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    clk_div/count_reg[4]_i_1_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  clk_div/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    clk_div/count_reg[8]_i_1_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.295 r  clk_div/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.295    clk_div/count_reg[12]_i_1_n_4
    SLICE_X36Y10         FDRE                                         r  clk_div/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.443    14.784    clk_div/clk_in_IBUF_BUFG
    SLICE_X36Y10         FDRE                                         r  clk_div/count_reg[15]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y10         FDRE (Setup_fdre_C_D)        0.062    15.086    clk_div/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  7.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/Counter_Signal_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Counter_Signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.588     1.471    display/clk_in_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  display/Counter_Signal_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  display/Counter_Signal_reg[11]/Q
                         net (fo=1, routed)           0.108     1.720    display/Counter_Signal_reg_n_0_[11]
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  display/Counter_Signal_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    display/Counter_Signal_reg[8]_i_1_n_4
    SLICE_X65Y18         FDRE                                         r  display/Counter_Signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.857     1.984    display/clk_in_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  display/Counter_Signal_reg[11]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    display/Counter_Signal_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/Counter_Signal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Counter_Signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.473    display/clk_in_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  display/Counter_Signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  display/Counter_Signal_reg[3]/Q
                         net (fo=1, routed)           0.108     1.722    display/Counter_Signal_reg_n_0_[3]
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  display/Counter_Signal_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    display/Counter_Signal_reg[0]_i_1_n_4
    SLICE_X65Y16         FDRE                                         r  display/Counter_Signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.859     1.986    display/clk_in_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  display/Counter_Signal_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X65Y16         FDRE (Hold_fdre_C_D)         0.105     1.578    display/Counter_Signal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/Counter_Signal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Counter_Signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.589     1.472    display/clk_in_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  display/Counter_Signal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  display/Counter_Signal_reg[7]/Q
                         net (fo=1, routed)           0.108     1.721    display/Counter_Signal_reg_n_0_[7]
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  display/Counter_Signal_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    display/Counter_Signal_reg[4]_i_1_n_4
    SLICE_X65Y17         FDRE                                         r  display/Counter_Signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.858     1.985    display/clk_in_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  display/Counter_Signal_reg[7]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    display/Counter_Signal_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/Counter_Signal_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Counter_Signal_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.587     1.470    display/clk_in_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  display/Counter_Signal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  display/Counter_Signal_reg[12]/Q
                         net (fo=1, routed)           0.105     1.716    display/Counter_Signal_reg_n_0_[12]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.831 r  display/Counter_Signal_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.831    display/Counter_Signal_reg[12]_i_1_n_7
    SLICE_X65Y19         FDRE                                         r  display/Counter_Signal_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.856     1.983    display/clk_in_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  display/Counter_Signal_reg[12]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    display/Counter_Signal_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/Counter_Signal_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Counter_Signal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.588     1.471    display/clk_in_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  display/Counter_Signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  display/Counter_Signal_reg[8]/Q
                         net (fo=1, routed)           0.105     1.717    display/Counter_Signal_reg_n_0_[8]
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.832 r  display/Counter_Signal_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.832    display/Counter_Signal_reg[8]_i_1_n_7
    SLICE_X65Y18         FDRE                                         r  display/Counter_Signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.857     1.984    display/clk_in_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  display/Counter_Signal_reg[8]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    display/Counter_Signal_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/Counter_Signal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Counter_Signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.589     1.472    display/clk_in_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  display/Counter_Signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  display/Counter_Signal_reg[4]/Q
                         net (fo=1, routed)           0.105     1.718    display/Counter_Signal_reg_n_0_[4]
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  display/Counter_Signal_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    display/Counter_Signal_reg[4]_i_1_n_7
    SLICE_X65Y17         FDRE                                         r  display/Counter_Signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.858     1.985    display/clk_in_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  display/Counter_Signal_reg[4]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    display/Counter_Signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/Counter_Signal_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Counter_Signal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.588     1.471    display/clk_in_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  display/Counter_Signal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  display/Counter_Signal_reg[10]/Q
                         net (fo=1, routed)           0.109     1.722    display/Counter_Signal_reg_n_0_[10]
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  display/Counter_Signal_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    display/Counter_Signal_reg[8]_i_1_n_5
    SLICE_X65Y18         FDRE                                         r  display/Counter_Signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.857     1.984    display/clk_in_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  display/Counter_Signal_reg[10]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    display/Counter_Signal_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/Counter_Signal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Counter_Signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.473    display/clk_in_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  display/Counter_Signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  display/Counter_Signal_reg[2]/Q
                         net (fo=1, routed)           0.109     1.724    display/Counter_Signal_reg_n_0_[2]
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.835 r  display/Counter_Signal_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.835    display/Counter_Signal_reg[0]_i_1_n_5
    SLICE_X65Y16         FDRE                                         r  display/Counter_Signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.859     1.986    display/clk_in_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  display/Counter_Signal_reg[2]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X65Y16         FDRE (Hold_fdre_C_D)         0.105     1.578    display/Counter_Signal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/Counter_Signal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Counter_Signal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.589     1.472    display/clk_in_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  display/Counter_Signal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  display/Counter_Signal_reg[6]/Q
                         net (fo=1, routed)           0.109     1.723    display/Counter_Signal_reg_n_0_[6]
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.834 r  display/Counter_Signal_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    display/Counter_Signal_reg[4]_i_1_n_5
    SLICE_X65Y17         FDRE                                         r  display/Counter_Signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.858     1.985    display/clk_in_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  display/Counter_Signal_reg[6]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    display/Counter_Signal_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_div/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.562     1.445    clk_div/clk_in_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  clk_div/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div/count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.708    clk_div/count_reg_n_0_[10]
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  clk_div/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    clk_div/count_reg[8]_i_1_n_5
    SLICE_X36Y9          FDRE                                         r  clk_div/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.831     1.958    clk_div/clk_in_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  clk_div/count_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.105     1.550    clk_div/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y7    clk_div/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y9    clk_div/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y9    clk_div/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y10   clk_div/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y10   clk_div/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y10   clk_div/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y10   clk_div/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y11   clk_div/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y11   clk_div/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y7    clk_div/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y9    clk_div/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y9    clk_div/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y10   clk_div/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y10   clk_div/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y10   clk_div/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y10   clk_div/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y11   clk_div/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y11   clk_div/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y11   clk_div/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   display/Counter_Signal_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   display/Counter_Signal_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   display/Counter_Signal_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   display/Counter_Signal_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   display/Counter_Signal_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   display/Counter_Signal_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   display/Counter_Signal_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   display/Counter_Signal_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   display/Counter_Signal_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   display/Counter_Signal_reg[5]/C



