#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Sep 26 10:03:01 2023
# Process ID: 10312
# Current directory: D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8924 D:\study\my_diy\STM32_Communicate_FPGA_CLI_Via_UART\FPGA\FPGA_Top\FPGA_Top.xpr
# Log file: D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/vivado.log
# Journal file: D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top\vivado.jou
# Running On: DESKTOP-ACVK3GV, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 16886 MB
#-----------------------------------------------------------
start_gui
open_project D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.xpr
update_compile_order -fileset sources_1
launch_simulation
source UART_TX_tb.tcl
run all
current_wave_config {Untitled 1}
add_wave {{/UART_TX_tb/UART_TX_inst1/uart_sys_clk_wsi}} {{/UART_TX_tb/UART_TX_inst1/uart_sys_rstn_wsi}} {{/UART_TX_tb/UART_TX_inst1/uart_data_tobetxed_wdi}} {{/UART_TX_tb/UART_TX_inst1/uart_tx_done_rfo}} {{/UART_TX_tb/UART_TX_inst1/uart_tx_trigger_wfi}} {{/UART_TX_tb/UART_TX_inst1/uart_tx_busy_rfo}} {{/UART_TX_tb/UART_TX_inst1/uart_tx}} {{/UART_TX_tb/UART_TX_inst1/uart_current_state_rfn}} {{/UART_TX_tb/UART_TX_inst1/uart_next_state_rfn}} {{/UART_TX_tb/UART_TX_inst1/uart_clk_cnt_rfn}} {{/UART_TX_tb/UART_TX_inst1/Baud_State_count}} {{/UART_TX_tb/UART_TX_inst1/uart_clk_txrx}} {{/UART_TX_tb/UART_TX_inst1/uart_data_tobetxed_rdi}} {{/UART_TX_tb/UART_TX_inst1/uart_tx_trigger_rfi}} {{/UART_TX_tb/UART_TX_inst1/uart_rx_r1}} {{/UART_TX_tb/UART_TX_inst1/uart_rx_r2}} {{/UART_TX_tb/UART_TX_inst1/Baudrate}} {{/UART_TX_tb/UART_TX_inst1/Uart_sysclk}} {{/UART_TX_tb/UART_TX_inst1/Baud_clkcount}} 
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.srcs/sim_1/new/UART_RX_tb.v w ]
add_files -fileset sim_1 D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.srcs/sim_1/new/UART_RX_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top UART_RX_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source UART_RX_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/UART_RX_tb/UART_RX_inst1/uart_sys_clk_wsi}} {{/UART_RX_tb/UART_RX_inst1/uart_sys_rstn_wsi}} {{/UART_RX_tb/UART_RX_inst1/uart_rx}} {{/UART_RX_tb/UART_RX_inst1/uart_data_rxed_rdo}} {{/UART_RX_tb/UART_RX_inst1/uart_rx_done_rfo}} {{/UART_RX_tb/UART_RX_inst1/uart_rx_busy_rfo}} {{/UART_RX_tb/UART_RX_inst1/uart_rx_rfn1}} {{/UART_RX_tb/UART_RX_inst1/uart_rx_rfn2}} {{/UART_RX_tb/UART_RX_inst1/uart_rx_current_state_rfn}} {{/UART_RX_tb/UART_RX_inst1/uart_rx_next_state_rfn}} {{/UART_RX_tb/UART_RX_inst1/uart_rx_trig_wfn}} {{/UART_RX_tb/UART_RX_inst1/uart_clk_cnt_rfn}} {{/UART_RX_tb/UART_RX_inst1/Baud_State_count}} {{/UART_RX_tb/UART_RX_inst1/Baudrate}} {{/UART_RX_tb/UART_RX_inst1/Uart_sysclk}} {{/UART_RX_tb/UART_RX_inst1/Baud_clkcount}} 
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
close_sim
