

================================================================
== Vitis HLS Report for 'load_mat_burst_9'
================================================================
* Date:           Thu Oct  2 21:25:52 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.373 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |   589837|   589837|  2.359 ms|  2.359 ms|  589824|  589824|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_25_1_VITIS_LOOP_26_2  |   589835|   589835|        28|         16|          1|  36864|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 16, D = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.07>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten47 = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%c48 = alloca i32 1"   --->   Operation 32 'alloca' 'c48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%r49 = alloca i32 1"   --->   Operation 33 'alloca' 'r49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%add_ln2551 = alloca i32 1"   --->   Operation 34 'alloca' 'add_ln2551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mat_stream, void @empty_73, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem7, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_56, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 16, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mat_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mat" [kernel_MatMul.cpp:22]   --->   Operation 37 'read' 'mat_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.39ns)   --->   "%store_ln0 = store i10 1, i10 %add_ln2551"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 39 [1/1] (0.39ns)   --->   "%store_ln0 = store i10 0, i10 %r49"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 40 [1/1] (0.39ns)   --->   "%store_ln0 = store i10 0, i10 %c48"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 41 [1/1] (0.39ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten47"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 42 [1/1] (0.28ns)   --->   "%br_ln0 = br void %for.inc13"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.28>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%icmp_ln2650 = phi i1 1, void %entry, i1 %icmp_ln26, void %for.inc13" [kernel_MatMul.cpp:26]   --->   Operation 43 'phi' 'icmp_ln2650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%c48_load = load i10 %c48" [kernel_MatMul.cpp:25]   --->   Operation 44 'load' 'c48_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%r49_load = load i10 %r49" [kernel_MatMul.cpp:25]   --->   Operation 45 'load' 'r49_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add_ln2551_load = load i10 %add_ln2551" [kernel_MatMul.cpp:25]   --->   Operation 46 'load' 'add_ln2551_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.37ns)   --->   "%select_ln25 = select i1 %icmp_ln2650, i10 %r49_load, i10 0" [kernel_MatMul.cpp:25]   --->   Operation 47 'select' 'select_ln25' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.37ns)   --->   "%c = select i1 %icmp_ln2650, i10 %c48_load, i10 %add_ln2551_load" [kernel_MatMul.cpp:25]   --->   Operation 48 'select' 'c' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln25, i10 0" [kernel_MatMul.cpp:30]   --->   Operation 49 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %select_ln25, i8 0" [kernel_MatMul.cpp:30]   --->   Operation 50 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln30_16 = zext i18 %tmp_9" [kernel_MatMul.cpp:30]   --->   Operation 51 'zext' 'zext_ln30_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.80ns)   --->   "%sub_ln30 = sub i20 %p_shl, i20 %zext_ln30_16" [kernel_MatMul.cpp:30]   --->   Operation 52 'sub' 'sub_ln30' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %sub_ln30, i32 10, i32 19" [kernel_MatMul.cpp:30]   --->   Operation 53 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln30, i32 12, i32 19" [kernel_MatMul.cpp:30]   --->   Operation 54 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.71ns)   --->   "%r = add i10 %select_ln25, i10 16" [kernel_MatMul.cpp:26]   --->   Operation 55 'add' 'r' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.59ns)   --->   "%icmp_ln26 = icmp_ult  i10 %r, i10 768" [kernel_MatMul.cpp:26]   --->   Operation 56 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.71ns)   --->   "%add_ln25 = add i10 %c, i10 1" [kernel_MatMul.cpp:25]   --->   Operation 57 'add' 'add_ln25' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.39ns)   --->   "%store_ln25 = store i10 %add_ln25, i10 %add_ln2551" [kernel_MatMul.cpp:25]   --->   Operation 58 'store' 'store_ln25' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 59 [1/1] (0.39ns)   --->   "%store_ln26 = store i10 %r, i10 %r49" [kernel_MatMul.cpp:26]   --->   Operation 59 'store' 'store_ln26' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 60 [1/1] (0.39ns)   --->   "%store_ln25 = store i10 %c, i10 %c48" [kernel_MatMul.cpp:25]   --->   Operation 60 'store' 'store_ln25' <Predicate = true> <Delay = 0.39>

State 2 <SV = 1> <Delay = 2.79>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i10 %c" [kernel_MatMul.cpp:25]   --->   Operation 61 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i10.i10.i2, i10 %tmp, i10 %c, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 62 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i22 %shl_ln" [kernel_MatMul.cpp:30]   --->   Operation 63 'zext' 'zext_ln30_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.01ns)   --->   "%add_ln30 = add i64 %zext_ln30_4, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 64 'add' 'add_ln30' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 65 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i62 %trunc_ln" [kernel_MatMul.cpp:30]   --->   Operation 66 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%gmem7_addr = getelementptr i32 %gmem7, i64 %sext_ln30" [kernel_MatMul.cpp:30]   --->   Operation 67 'getelementptr' 'gmem7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem7_load_req = muxlogic i32 %gmem7_addr"   --->   Operation 68 'muxlogic' 'muxLogicAXIMAddr_to_gmem7_load_req' <Predicate = true> <Delay = 0.79>
ST_2 : Operation 69 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem7_load_req = muxlogic i64 1"   --->   Operation 69 'muxlogic' 'muxLogicAXIMBurst_to_gmem7_load_req' <Predicate = true> <Delay = 0.79>
ST_2 : Operation 70 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 70 'readreq' 'gmem7_load_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %tmp, i10 768" [kernel_MatMul.cpp:30]   --->   Operation 71 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.80ns)   --->   "%add_ln30_1 = add i20 %or_ln, i20 %zext_ln25" [kernel_MatMul.cpp:30]   --->   Operation 72 'add' 'add_ln30_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i10 %c" [kernel_MatMul.cpp:30]   --->   Operation 73 'zext' 'zext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 74 'readreq' 'gmem7_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln30_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_1, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 75 'bitconcatenate' 'shl_ln30_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i22 %shl_ln30_1" [kernel_MatMul.cpp:30]   --->   Operation 76 'zext' 'zext_ln30_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.01ns)   --->   "%add_ln30_2 = add i64 %zext_ln30_5, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 77 'add' 'add_ln30_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_2, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 78 'partselect' 'trunc_ln30_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i62 %trunc_ln30_1" [kernel_MatMul.cpp:30]   --->   Operation 79 'sext' 'sext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%gmem7_addr_1 = getelementptr i32 %gmem7, i64 %sext_ln30_1" [kernel_MatMul.cpp:30]   --->   Operation 80 'getelementptr' 'gmem7_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem7_load_1_req = muxlogic i32 %gmem7_addr_1"   --->   Operation 81 'muxlogic' 'muxLogicAXIMAddr_to_gmem7_load_1_req' <Predicate = true> <Delay = 0.79>
ST_3 : Operation 82 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem7_load_1_req = muxlogic i64 1"   --->   Operation 82 'muxlogic' 'muxLogicAXIMBurst_to_gmem7_load_1_req' <Predicate = true> <Delay = 0.79>
ST_3 : Operation 83 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 83 'readreq' 'gmem7_load_1_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 84 [1/1] (0.74ns)   --->   "%add_ln30_3 = add i11 %zext_ln30_3, i11 768" [kernel_MatMul.cpp:30]   --->   Operation 84 'add' 'add_ln30_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i11 %add_ln30_3" [kernel_MatMul.cpp:30]   --->   Operation 85 'zext' 'zext_ln30_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.80ns)   --->   "%add_ln30_4 = add i20 %or_ln, i20 %zext_ln30_6" [kernel_MatMul.cpp:30]   --->   Operation 86 'add' 'add_ln30_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i10 %c" [kernel_MatMul.cpp:30]   --->   Operation 87 'zext' 'zext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 88 'readreq' 'gmem7_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 89 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 89 'readreq' 'gmem7_load_1_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln30_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_4, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 90 'bitconcatenate' 'shl_ln30_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i22 %shl_ln30_2" [kernel_MatMul.cpp:30]   --->   Operation 91 'zext' 'zext_ln30_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.01ns)   --->   "%add_ln30_5 = add i64 %zext_ln30_7, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 92 'add' 'add_ln30_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln30_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_5, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 93 'partselect' 'trunc_ln30_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln30_2 = sext i62 %trunc_ln30_2" [kernel_MatMul.cpp:30]   --->   Operation 94 'sext' 'sext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%gmem7_addr_2 = getelementptr i32 %gmem7, i64 %sext_ln30_2" [kernel_MatMul.cpp:30]   --->   Operation 95 'getelementptr' 'gmem7_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem7_load_2_req = muxlogic i32 %gmem7_addr_2"   --->   Operation 96 'muxlogic' 'muxLogicAXIMAddr_to_gmem7_load_2_req' <Predicate = true> <Delay = 0.79>
ST_4 : Operation 97 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem7_load_2_req = muxlogic i64 1"   --->   Operation 97 'muxlogic' 'muxLogicAXIMBurst_to_gmem7_load_2_req' <Predicate = true> <Delay = 0.79>
ST_4 : Operation 98 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 98 'readreq' 'gmem7_load_2_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 99 [1/1] (0.77ns)   --->   "%add_ln30_6 = add i12 %zext_ln30_2, i12 1536" [kernel_MatMul.cpp:30]   --->   Operation 99 'add' 'add_ln30_6' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln30_8 = zext i12 %add_ln30_6" [kernel_MatMul.cpp:30]   --->   Operation 100 'zext' 'zext_ln30_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.80ns)   --->   "%add_ln30_7 = add i20 %or_ln, i20 %zext_ln30_8" [kernel_MatMul.cpp:30]   --->   Operation 101 'add' 'add_ln30_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 102 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 102 'readreq' 'gmem7_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 103 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 103 'readreq' 'gmem7_load_1_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 104 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 104 'readreq' 'gmem7_load_2_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln30_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_7, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 105 'bitconcatenate' 'shl_ln30_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln30_9 = zext i22 %shl_ln30_3" [kernel_MatMul.cpp:30]   --->   Operation 106 'zext' 'zext_ln30_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (1.01ns)   --->   "%add_ln30_8 = add i64 %zext_ln30_9, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 107 'add' 'add_ln30_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln30_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_8, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 108 'partselect' 'trunc_ln30_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln30_3 = sext i62 %trunc_ln30_3" [kernel_MatMul.cpp:30]   --->   Operation 109 'sext' 'sext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%gmem7_addr_3 = getelementptr i32 %gmem7, i64 %sext_ln30_3" [kernel_MatMul.cpp:30]   --->   Operation 110 'getelementptr' 'gmem7_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem7_load_3_req = muxlogic i32 %gmem7_addr_3"   --->   Operation 111 'muxlogic' 'muxLogicAXIMAddr_to_gmem7_load_3_req' <Predicate = true> <Delay = 0.79>
ST_5 : Operation 112 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem7_load_3_req = muxlogic i64 1"   --->   Operation 112 'muxlogic' 'muxLogicAXIMBurst_to_gmem7_load_3_req' <Predicate = true> <Delay = 0.79>
ST_5 : Operation 113 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 113 'readreq' 'gmem7_load_3_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 114 [1/1] (0.77ns)   --->   "%add_ln30_9 = add i12 %zext_ln30_2, i12 2304" [kernel_MatMul.cpp:30]   --->   Operation 114 'add' 'add_ln30_9' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln30_10 = zext i12 %add_ln30_9" [kernel_MatMul.cpp:30]   --->   Operation 115 'zext' 'zext_ln30_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.80ns)   --->   "%add_ln30_10 = add i20 %or_ln, i20 %zext_ln30_10" [kernel_MatMul.cpp:30]   --->   Operation 116 'add' 'add_ln30_10' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 117 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 117 'readreq' 'gmem7_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 118 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 118 'readreq' 'gmem7_load_1_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 119 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 119 'readreq' 'gmem7_load_2_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 120 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 120 'readreq' 'gmem7_load_3_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln30_4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_10, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 121 'bitconcatenate' 'shl_ln30_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln30_11 = zext i22 %shl_ln30_4" [kernel_MatMul.cpp:30]   --->   Operation 122 'zext' 'zext_ln30_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (1.01ns)   --->   "%add_ln30_11 = add i64 %zext_ln30_11, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 123 'add' 'add_ln30_11' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln30_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_11, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 124 'partselect' 'trunc_ln30_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln30_4 = sext i62 %trunc_ln30_4" [kernel_MatMul.cpp:30]   --->   Operation 125 'sext' 'sext_ln30_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%gmem7_addr_4 = getelementptr i32 %gmem7, i64 %sext_ln30_4" [kernel_MatMul.cpp:30]   --->   Operation 126 'getelementptr' 'gmem7_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem7_load_4_req = muxlogic i32 %gmem7_addr_4"   --->   Operation 127 'muxlogic' 'muxLogicAXIMAddr_to_gmem7_load_4_req' <Predicate = true> <Delay = 0.79>
ST_6 : Operation 128 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem7_load_4_req = muxlogic i64 1"   --->   Operation 128 'muxlogic' 'muxLogicAXIMBurst_to_gmem7_load_4_req' <Predicate = true> <Delay = 0.79>
ST_6 : Operation 129 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 129 'readreq' 'gmem7_load_4_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%or_ln30_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i8.i12, i8 %tmp_s, i12 3840" [kernel_MatMul.cpp:30]   --->   Operation 130 'bitconcatenate' 'or_ln30_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.80ns)   --->   "%add_ln30_12 = add i20 %or_ln30_1, i20 %zext_ln25" [kernel_MatMul.cpp:30]   --->   Operation 131 'add' 'add_ln30_12' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 132 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 132 'readreq' 'gmem7_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 133 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 133 'readreq' 'gmem7_load_1_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 134 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 134 'readreq' 'gmem7_load_2_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 135 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 135 'readreq' 'gmem7_load_3_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 136 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 136 'readreq' 'gmem7_load_4_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln30_5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_12, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 137 'bitconcatenate' 'shl_ln30_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln30_12 = zext i22 %shl_ln30_5" [kernel_MatMul.cpp:30]   --->   Operation 138 'zext' 'zext_ln30_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (1.01ns)   --->   "%add_ln30_13 = add i64 %zext_ln30_12, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 139 'add' 'add_ln30_13' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln30_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_13, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 140 'partselect' 'trunc_ln30_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln30_5 = sext i62 %trunc_ln30_5" [kernel_MatMul.cpp:30]   --->   Operation 141 'sext' 'sext_ln30_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%gmem7_addr_5 = getelementptr i32 %gmem7, i64 %sext_ln30_5" [kernel_MatMul.cpp:30]   --->   Operation 142 'getelementptr' 'gmem7_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem7_load_5_req = muxlogic i32 %gmem7_addr_5"   --->   Operation 143 'muxlogic' 'muxLogicAXIMAddr_to_gmem7_load_5_req' <Predicate = true> <Delay = 0.79>
ST_7 : Operation 144 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem7_load_5_req = muxlogic i64 1"   --->   Operation 144 'muxlogic' 'muxLogicAXIMBurst_to_gmem7_load_5_req' <Predicate = true> <Delay = 0.79>
ST_7 : Operation 145 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 145 'readreq' 'gmem7_load_5_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 146 [1/1] (0.80ns)   --->   "%add_ln30_14 = add i20 %or_ln30_1, i20 %zext_ln30_6" [kernel_MatMul.cpp:30]   --->   Operation 146 'add' 'add_ln30_14' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 147 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 147 'readreq' 'gmem7_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 148 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 148 'readreq' 'gmem7_load_1_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 149 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 149 'readreq' 'gmem7_load_2_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 150 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 150 'readreq' 'gmem7_load_3_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 151 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 151 'readreq' 'gmem7_load_4_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 152 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 152 'readreq' 'gmem7_load_5_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln30_6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_14, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 153 'bitconcatenate' 'shl_ln30_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln30_13 = zext i22 %shl_ln30_6" [kernel_MatMul.cpp:30]   --->   Operation 154 'zext' 'zext_ln30_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (1.01ns)   --->   "%add_ln30_15 = add i64 %zext_ln30_13, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 155 'add' 'add_ln30_15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln30_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_15, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 156 'partselect' 'trunc_ln30_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln30_6 = sext i62 %trunc_ln30_6" [kernel_MatMul.cpp:30]   --->   Operation 157 'sext' 'sext_ln30_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%gmem7_addr_6 = getelementptr i32 %gmem7, i64 %sext_ln30_6" [kernel_MatMul.cpp:30]   --->   Operation 158 'getelementptr' 'gmem7_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem7_load_6_req = muxlogic i32 %gmem7_addr_6"   --->   Operation 159 'muxlogic' 'muxLogicAXIMAddr_to_gmem7_load_6_req' <Predicate = true> <Delay = 0.79>
ST_8 : Operation 160 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem7_load_6_req = muxlogic i64 1"   --->   Operation 160 'muxlogic' 'muxLogicAXIMBurst_to_gmem7_load_6_req' <Predicate = true> <Delay = 0.79>
ST_8 : Operation 161 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 161 'readreq' 'gmem7_load_6_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 162 [1/1] (0.80ns)   --->   "%add_ln30_16 = add i20 %or_ln30_1, i20 %zext_ln30_8" [kernel_MatMul.cpp:30]   --->   Operation 162 'add' 'add_ln30_16' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 163 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 163 'readreq' 'gmem7_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 164 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 164 'readreq' 'gmem7_load_1_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 165 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 165 'readreq' 'gmem7_load_2_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 166 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 166 'readreq' 'gmem7_load_3_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 167 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 167 'readreq' 'gmem7_load_4_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 168 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 168 'readreq' 'gmem7_load_5_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 169 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 169 'readreq' 'gmem7_load_6_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%shl_ln30_7 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_16, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 170 'bitconcatenate' 'shl_ln30_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln30_14 = zext i22 %shl_ln30_7" [kernel_MatMul.cpp:30]   --->   Operation 171 'zext' 'zext_ln30_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (1.01ns)   --->   "%add_ln30_17 = add i64 %zext_ln30_14, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 172 'add' 'add_ln30_17' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln30_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_17, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 173 'partselect' 'trunc_ln30_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln30_7 = sext i62 %trunc_ln30_7" [kernel_MatMul.cpp:30]   --->   Operation 174 'sext' 'sext_ln30_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%gmem7_addr_7 = getelementptr i32 %gmem7, i64 %sext_ln30_7" [kernel_MatMul.cpp:30]   --->   Operation 175 'getelementptr' 'gmem7_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem7_load_7_req = muxlogic i32 %gmem7_addr_7"   --->   Operation 176 'muxlogic' 'muxLogicAXIMAddr_to_gmem7_load_7_req' <Predicate = true> <Delay = 0.79>
ST_9 : Operation 177 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem7_load_7_req = muxlogic i64 1"   --->   Operation 177 'muxlogic' 'muxLogicAXIMBurst_to_gmem7_load_7_req' <Predicate = true> <Delay = 0.79>
ST_9 : Operation 178 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 178 'readreq' 'gmem7_load_7_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 179 [1/1] (0.80ns)   --->   "%add_ln30_18 = add i20 %or_ln30_1, i20 %zext_ln30_10" [kernel_MatMul.cpp:30]   --->   Operation 179 'add' 'add_ln30_18' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 180 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 180 'readreq' 'gmem7_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 181 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 181 'readreq' 'gmem7_load_1_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 182 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 182 'readreq' 'gmem7_load_2_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 183 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 183 'readreq' 'gmem7_load_3_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 184 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 184 'readreq' 'gmem7_load_4_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 185 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 185 'readreq' 'gmem7_load_5_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 186 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 186 'readreq' 'gmem7_load_6_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 187 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 187 'readreq' 'gmem7_load_7_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%shl_ln30_8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_18, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 188 'bitconcatenate' 'shl_ln30_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln30_15 = zext i22 %shl_ln30_8" [kernel_MatMul.cpp:30]   --->   Operation 189 'zext' 'zext_ln30_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (1.01ns)   --->   "%add_ln30_19 = add i64 %zext_ln30_15, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 190 'add' 'add_ln30_19' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln30_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_19, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 191 'partselect' 'trunc_ln30_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln30_8 = sext i62 %trunc_ln30_8" [kernel_MatMul.cpp:30]   --->   Operation 192 'sext' 'sext_ln30_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%gmem7_addr_8 = getelementptr i32 %gmem7, i64 %sext_ln30_8" [kernel_MatMul.cpp:30]   --->   Operation 193 'getelementptr' 'gmem7_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem7_load_8_req = muxlogic i32 %gmem7_addr_8"   --->   Operation 194 'muxlogic' 'muxLogicAXIMAddr_to_gmem7_load_8_req' <Predicate = true> <Delay = 0.79>
ST_10 : Operation 195 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem7_load_8_req = muxlogic i64 1"   --->   Operation 195 'muxlogic' 'muxLogicAXIMBurst_to_gmem7_load_8_req' <Predicate = true> <Delay = 0.79>
ST_10 : Operation 196 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 196 'readreq' 'gmem7_load_8_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%or_ln30_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 1, i10 %c" [kernel_MatMul.cpp:30]   --->   Operation 197 'bitconcatenate' 'or_ln30_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln30_16 = sext i11 %or_ln30_3" [kernel_MatMul.cpp:30]   --->   Operation 198 'sext' 'sext_ln30_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln30_24 = zext i12 %sext_ln30_16" [kernel_MatMul.cpp:30]   --->   Operation 199 'zext' 'zext_ln30_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.80ns)   --->   "%add_ln30_20 = add i20 %or_ln30_1, i20 %zext_ln30_24" [kernel_MatMul.cpp:30]   --->   Operation 200 'add' 'add_ln30_20' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i10 %c" [kernel_MatMul.cpp:30]   --->   Operation 201 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 202 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 202 'readreq' 'gmem7_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 203 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 203 'readreq' 'gmem7_load_1_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 204 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 204 'readreq' 'gmem7_load_2_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 205 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 205 'readreq' 'gmem7_load_3_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 206 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 206 'readreq' 'gmem7_load_4_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 207 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 207 'readreq' 'gmem7_load_5_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 208 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 208 'readreq' 'gmem7_load_6_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 209 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 209 'readreq' 'gmem7_load_7_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 210 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 210 'readreq' 'gmem7_load_8_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%shl_ln30_9 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_20, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 211 'bitconcatenate' 'shl_ln30_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln30_17 = zext i22 %shl_ln30_9" [kernel_MatMul.cpp:30]   --->   Operation 212 'zext' 'zext_ln30_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (1.01ns)   --->   "%add_ln30_21 = add i64 %zext_ln30_17, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 213 'add' 'add_ln30_21' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln30_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_21, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 214 'partselect' 'trunc_ln30_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln30_9 = sext i62 %trunc_ln30_9" [kernel_MatMul.cpp:30]   --->   Operation 215 'sext' 'sext_ln30_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%gmem7_addr_9 = getelementptr i32 %gmem7, i64 %sext_ln30_9" [kernel_MatMul.cpp:30]   --->   Operation 216 'getelementptr' 'gmem7_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem7_load_9_req = muxlogic i32 %gmem7_addr_9"   --->   Operation 217 'muxlogic' 'muxLogicAXIMAddr_to_gmem7_load_9_req' <Predicate = true> <Delay = 0.79>
ST_11 : Operation 218 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem7_load_9_req = muxlogic i64 1"   --->   Operation 218 'muxlogic' 'muxLogicAXIMBurst_to_gmem7_load_9_req' <Predicate = true> <Delay = 0.79>
ST_11 : Operation 219 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 219 'readreq' 'gmem7_load_9_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 220 [1/1] (0.77ns)   --->   "%add_ln30_22 = add i13 %zext_ln30_1, i13 3840" [kernel_MatMul.cpp:30]   --->   Operation 220 'add' 'add_ln30_22' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln30_18 = zext i13 %add_ln30_22" [kernel_MatMul.cpp:30]   --->   Operation 221 'zext' 'zext_ln30_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.80ns)   --->   "%add_ln30_23 = add i20 %or_ln30_1, i20 %zext_ln30_18" [kernel_MatMul.cpp:30]   --->   Operation 222 'add' 'add_ln30_23' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 223 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 223 'readreq' 'gmem7_load_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 224 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 224 'readreq' 'gmem7_load_1_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 225 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 225 'readreq' 'gmem7_load_2_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 226 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 226 'readreq' 'gmem7_load_3_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 227 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 227 'readreq' 'gmem7_load_4_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 228 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 228 'readreq' 'gmem7_load_5_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 229 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 229 'readreq' 'gmem7_load_6_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 230 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 230 'readreq' 'gmem7_load_7_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 231 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 231 'readreq' 'gmem7_load_8_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 232 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 232 'readreq' 'gmem7_load_9_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%shl_ln30_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_23, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 233 'bitconcatenate' 'shl_ln30_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln30_19 = zext i22 %shl_ln30_s" [kernel_MatMul.cpp:30]   --->   Operation 234 'zext' 'zext_ln30_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 235 [1/1] (1.01ns)   --->   "%add_ln30_24 = add i64 %zext_ln30_19, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 235 'add' 'add_ln30_24' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln30_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_24, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 236 'partselect' 'trunc_ln30_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln30_10 = sext i62 %trunc_ln30_s" [kernel_MatMul.cpp:30]   --->   Operation 237 'sext' 'sext_ln30_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%gmem7_addr_10 = getelementptr i32 %gmem7, i64 %sext_ln30_10" [kernel_MatMul.cpp:30]   --->   Operation 238 'getelementptr' 'gmem7_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem7_load_10_req = muxlogic i32 %gmem7_addr_10"   --->   Operation 239 'muxlogic' 'muxLogicAXIMAddr_to_gmem7_load_10_req' <Predicate = true> <Delay = 0.79>
ST_12 : Operation 240 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem7_load_10_req = muxlogic i64 1"   --->   Operation 240 'muxlogic' 'muxLogicAXIMBurst_to_gmem7_load_10_req' <Predicate = true> <Delay = 0.79>
ST_12 : Operation 241 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 241 'readreq' 'gmem7_load_10_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 242 [1/1] (0.77ns)   --->   "%add_ln30_25 = add i13 %zext_ln30_1, i13 4608" [kernel_MatMul.cpp:30]   --->   Operation 242 'add' 'add_ln30_25' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln30_20 = zext i13 %add_ln30_25" [kernel_MatMul.cpp:30]   --->   Operation 243 'zext' 'zext_ln30_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.80ns)   --->   "%add_ln30_26 = add i20 %or_ln30_1, i20 %zext_ln30_20" [kernel_MatMul.cpp:30]   --->   Operation 244 'add' 'add_ln30_26' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.37>
ST_13 : Operation 245 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem7_addr_read = muxlogic"   --->   Operation 245 'muxlogic' 'muxLogicAXIMCE_to_gmem7_addr_read' <Predicate = true> <Delay = 0.65>
ST_13 : Operation 246 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem7_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr" [kernel_MatMul.cpp:30]   --->   Operation 246 'read' 'gmem7_addr_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 247 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_read"   --->   Operation 247 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_13 : Operation 248 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_read" [kernel_MatMul.cpp:30]   --->   Operation 248 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_13 : Operation 249 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 249 'readreq' 'gmem7_load_1_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 250 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 250 'readreq' 'gmem7_load_2_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 251 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 251 'readreq' 'gmem7_load_3_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 252 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 252 'readreq' 'gmem7_load_4_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 253 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 253 'readreq' 'gmem7_load_5_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 254 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 254 'readreq' 'gmem7_load_6_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 255 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 255 'readreq' 'gmem7_load_7_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 256 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 256 'readreq' 'gmem7_load_8_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 257 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 257 'readreq' 'gmem7_load_9_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 258 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 258 'readreq' 'gmem7_load_10_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 259 [1/1] (0.00ns)   --->   "%shl_ln30_10 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_26, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 259 'bitconcatenate' 'shl_ln30_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln30_21 = zext i22 %shl_ln30_10" [kernel_MatMul.cpp:30]   --->   Operation 260 'zext' 'zext_ln30_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 261 [1/1] (1.01ns)   --->   "%add_ln30_27 = add i64 %zext_ln30_21, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 261 'add' 'add_ln30_27' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln30_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_27, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 262 'partselect' 'trunc_ln30_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln30_11 = sext i62 %trunc_ln30_10" [kernel_MatMul.cpp:30]   --->   Operation 263 'sext' 'sext_ln30_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 264 [1/1] (0.00ns)   --->   "%gmem7_addr_11 = getelementptr i32 %gmem7, i64 %sext_ln30_11" [kernel_MatMul.cpp:30]   --->   Operation 264 'getelementptr' 'gmem7_addr_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 265 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem7_load_11_req = muxlogic i32 %gmem7_addr_11"   --->   Operation 265 'muxlogic' 'muxLogicAXIMAddr_to_gmem7_load_11_req' <Predicate = true> <Delay = 0.79>
ST_13 : Operation 266 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem7_load_11_req = muxlogic i64 1"   --->   Operation 266 'muxlogic' 'muxLogicAXIMBurst_to_gmem7_load_11_req' <Predicate = true> <Delay = 0.79>
ST_13 : Operation 267 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 267 'readreq' 'gmem7_load_11_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 268 [1/1] (0.77ns)   --->   "%add_ln30_28 = add i13 %zext_ln30_1, i13 5376" [kernel_MatMul.cpp:30]   --->   Operation 268 'add' 'add_ln30_28' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln30_22 = zext i13 %add_ln30_28" [kernel_MatMul.cpp:30]   --->   Operation 269 'zext' 'zext_ln30_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 270 [1/1] (0.80ns)   --->   "%add_ln30_29 = add i20 %or_ln30_1, i20 %zext_ln30_22" [kernel_MatMul.cpp:30]   --->   Operation 270 'add' 'add_ln30_29' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.37>
ST_14 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i10 %c" [kernel_MatMul.cpp:30]   --->   Operation 271 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 272 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem7_addr_1_read = muxlogic"   --->   Operation 272 'muxlogic' 'muxLogicAXIMCE_to_gmem7_addr_1_read' <Predicate = true> <Delay = 0.65>
ST_14 : Operation 273 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem7_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_1" [kernel_MatMul.cpp:30]   --->   Operation 273 'read' 'gmem7_addr_1_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 274 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_1_read"   --->   Operation 274 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_14 : Operation 275 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_1_read" [kernel_MatMul.cpp:30]   --->   Operation 275 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_14 : Operation 276 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 276 'readreq' 'gmem7_load_2_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 277 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 277 'readreq' 'gmem7_load_3_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 278 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 278 'readreq' 'gmem7_load_4_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 279 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 279 'readreq' 'gmem7_load_5_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 280 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 280 'readreq' 'gmem7_load_6_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 281 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 281 'readreq' 'gmem7_load_7_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 282 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 282 'readreq' 'gmem7_load_8_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 283 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 283 'readreq' 'gmem7_load_9_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 284 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 284 'readreq' 'gmem7_load_10_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 285 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 285 'readreq' 'gmem7_load_11_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 286 [1/1] (0.00ns)   --->   "%shl_ln30_11 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_29, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 286 'bitconcatenate' 'shl_ln30_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln30_23 = zext i22 %shl_ln30_11" [kernel_MatMul.cpp:30]   --->   Operation 287 'zext' 'zext_ln30_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 288 [1/1] (1.01ns)   --->   "%add_ln30_30 = add i64 %zext_ln30_23, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 288 'add' 'add_ln30_30' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln30_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_30, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 289 'partselect' 'trunc_ln30_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln30_12 = sext i62 %trunc_ln30_11" [kernel_MatMul.cpp:30]   --->   Operation 290 'sext' 'sext_ln30_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 291 [1/1] (0.00ns)   --->   "%gmem7_addr_12 = getelementptr i32 %gmem7, i64 %sext_ln30_12" [kernel_MatMul.cpp:30]   --->   Operation 291 'getelementptr' 'gmem7_addr_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 292 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem7_load_12_req = muxlogic i32 %gmem7_addr_12"   --->   Operation 292 'muxlogic' 'muxLogicAXIMAddr_to_gmem7_load_12_req' <Predicate = true> <Delay = 0.79>
ST_14 : Operation 293 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem7_load_12_req = muxlogic i64 1"   --->   Operation 293 'muxlogic' 'muxLogicAXIMBurst_to_gmem7_load_12_req' <Predicate = true> <Delay = 0.79>
ST_14 : Operation 294 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 294 'readreq' 'gmem7_load_12_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 295 [1/1] (0.00ns)   --->   "%or_ln30_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 1, i11 %zext_ln30_3" [kernel_MatMul.cpp:30]   --->   Operation 295 'bitconcatenate' 'or_ln30_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln30_17 = sext i12 %or_ln30_4" [kernel_MatMul.cpp:30]   --->   Operation 296 'sext' 'sext_ln30_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln30_25 = zext i13 %sext_ln30_17" [kernel_MatMul.cpp:30]   --->   Operation 297 'zext' 'zext_ln30_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 298 [1/1] (0.80ns)   --->   "%add_ln30_31 = add i20 %or_ln30_1, i20 %zext_ln30_25" [kernel_MatMul.cpp:30]   --->   Operation 298 'add' 'add_ln30_31' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 299 [1/1] (0.77ns)   --->   "%add_ln30_33 = add i12 %zext_ln30_2, i12 2816" [kernel_MatMul.cpp:30]   --->   Operation 299 'add' 'add_ln30_33' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln30_18 = sext i12 %add_ln30_33" [kernel_MatMul.cpp:30]   --->   Operation 300 'sext' 'sext_ln30_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln30_27 = zext i13 %sext_ln30_18" [kernel_MatMul.cpp:30]   --->   Operation 301 'zext' 'zext_ln30_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 302 [1/1] (0.80ns)   --->   "%add_ln30_34 = add i20 %or_ln30_1, i20 %zext_ln30_27" [kernel_MatMul.cpp:30]   --->   Operation 302 'add' 'add_ln30_34' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 303 [1/1] (0.78ns)   --->   "%add_ln30_36 = add i14 %zext_ln30, i14 7680" [kernel_MatMul.cpp:30]   --->   Operation 303 'add' 'add_ln30_36' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln30_29 = zext i14 %add_ln30_36" [kernel_MatMul.cpp:30]   --->   Operation 304 'zext' 'zext_ln30_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 305 [1/1] (0.80ns)   --->   "%add_ln30_37 = add i20 %or_ln30_1, i20 %zext_ln30_29" [kernel_MatMul.cpp:30]   --->   Operation 305 'add' 'add_ln30_37' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.37>
ST_15 : Operation 306 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem7_addr_2_read = muxlogic"   --->   Operation 306 'muxlogic' 'muxLogicAXIMCE_to_gmem7_addr_2_read' <Predicate = true> <Delay = 0.65>
ST_15 : Operation 307 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem7_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_2" [kernel_MatMul.cpp:30]   --->   Operation 307 'read' 'gmem7_addr_2_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 308 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_2_read"   --->   Operation 308 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_15 : Operation 309 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_2_read" [kernel_MatMul.cpp:30]   --->   Operation 309 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_15 : Operation 310 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 310 'readreq' 'gmem7_load_3_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 311 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 311 'readreq' 'gmem7_load_4_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 312 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 312 'readreq' 'gmem7_load_5_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 313 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 313 'readreq' 'gmem7_load_6_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 314 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 314 'readreq' 'gmem7_load_7_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 315 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 315 'readreq' 'gmem7_load_8_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 316 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 316 'readreq' 'gmem7_load_9_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 317 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 317 'readreq' 'gmem7_load_10_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 318 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 318 'readreq' 'gmem7_load_11_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 319 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 319 'readreq' 'gmem7_load_12_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 320 [1/1] (0.00ns)   --->   "%shl_ln30_12 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_31, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 320 'bitconcatenate' 'shl_ln30_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln30_26 = zext i22 %shl_ln30_12" [kernel_MatMul.cpp:30]   --->   Operation 321 'zext' 'zext_ln30_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 322 [1/1] (1.01ns)   --->   "%add_ln30_32 = add i64 %zext_ln30_26, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 322 'add' 'add_ln30_32' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln30_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_32, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 323 'partselect' 'trunc_ln30_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln30_13 = sext i62 %trunc_ln30_12" [kernel_MatMul.cpp:30]   --->   Operation 324 'sext' 'sext_ln30_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 325 [1/1] (0.00ns)   --->   "%gmem7_addr_13 = getelementptr i32 %gmem7, i64 %sext_ln30_13" [kernel_MatMul.cpp:30]   --->   Operation 325 'getelementptr' 'gmem7_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 326 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem7_load_13_req = muxlogic i32 %gmem7_addr_13"   --->   Operation 326 'muxlogic' 'muxLogicAXIMAddr_to_gmem7_load_13_req' <Predicate = true> <Delay = 0.79>
ST_15 : Operation 327 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem7_load_13_req = muxlogic i64 1"   --->   Operation 327 'muxlogic' 'muxLogicAXIMBurst_to_gmem7_load_13_req' <Predicate = true> <Delay = 0.79>
ST_15 : Operation 328 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 328 'readreq' 'gmem7_load_13_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 329 [1/1] (0.00ns)   --->   "%shl_ln30_13 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_34, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 329 'bitconcatenate' 'shl_ln30_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln30_28 = zext i22 %shl_ln30_13" [kernel_MatMul.cpp:30]   --->   Operation 330 'zext' 'zext_ln30_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 331 [1/1] (1.01ns)   --->   "%add_ln30_35 = add i64 %zext_ln30_28, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 331 'add' 'add_ln30_35' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln30_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_35, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 332 'partselect' 'trunc_ln30_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln30_14 = sext i62 %trunc_ln30_13" [kernel_MatMul.cpp:30]   --->   Operation 333 'sext' 'sext_ln30_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 334 [1/1] (0.00ns)   --->   "%gmem7_addr_14 = getelementptr i32 %gmem7, i64 %sext_ln30_14" [kernel_MatMul.cpp:30]   --->   Operation 334 'getelementptr' 'gmem7_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 335 [1/1] (0.00ns)   --->   "%shl_ln30_14 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_37, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 335 'bitconcatenate' 'shl_ln30_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln30_30 = zext i22 %shl_ln30_14" [kernel_MatMul.cpp:30]   --->   Operation 336 'zext' 'zext_ln30_30' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 337 [1/1] (1.01ns)   --->   "%add_ln30_38 = add i64 %zext_ln30_30, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 337 'add' 'add_ln30_38' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln30_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_38, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 338 'partselect' 'trunc_ln30_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln30_15 = sext i62 %trunc_ln30_14" [kernel_MatMul.cpp:30]   --->   Operation 339 'sext' 'sext_ln30_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 340 [1/1] (0.00ns)   --->   "%gmem7_addr_15 = getelementptr i32 %gmem7, i64 %sext_ln30_15" [kernel_MatMul.cpp:30]   --->   Operation 340 'getelementptr' 'gmem7_addr_15' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 3.37>
ST_16 : Operation 341 [1/1] (0.00ns)   --->   "%indvar_flatten47_load = load i16 %indvar_flatten47" [kernel_MatMul.cpp:25]   --->   Operation 341 'load' 'indvar_flatten47_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 342 [1/1] (0.78ns)   --->   "%add_ln25_1 = add i16 %indvar_flatten47_load, i16 1" [kernel_MatMul.cpp:25]   --->   Operation 342 'add' 'add_ln25_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 343 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem7_addr_3_read = muxlogic"   --->   Operation 343 'muxlogic' 'muxLogicAXIMCE_to_gmem7_addr_3_read' <Predicate = true> <Delay = 0.65>
ST_16 : Operation 344 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem7_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_3" [kernel_MatMul.cpp:30]   --->   Operation 344 'read' 'gmem7_addr_3_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 345 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_3_read"   --->   Operation 345 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_16 : Operation 346 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_3_read" [kernel_MatMul.cpp:30]   --->   Operation 346 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_16 : Operation 347 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 347 'readreq' 'gmem7_load_4_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 348 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 348 'readreq' 'gmem7_load_5_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 349 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 349 'readreq' 'gmem7_load_6_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 350 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 350 'readreq' 'gmem7_load_7_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 351 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 351 'readreq' 'gmem7_load_8_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 352 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 352 'readreq' 'gmem7_load_9_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 353 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 353 'readreq' 'gmem7_load_10_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 354 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 354 'readreq' 'gmem7_load_11_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 355 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 355 'readreq' 'gmem7_load_12_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 356 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 356 'readreq' 'gmem7_load_13_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 357 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem7_load_14_req = muxlogic i32 %gmem7_addr_14"   --->   Operation 357 'muxlogic' 'muxLogicAXIMAddr_to_gmem7_load_14_req' <Predicate = true> <Delay = 0.79>
ST_16 : Operation 358 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem7_load_14_req = muxlogic i64 1"   --->   Operation 358 'muxlogic' 'muxLogicAXIMBurst_to_gmem7_load_14_req' <Predicate = true> <Delay = 0.79>
ST_16 : Operation 359 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 359 'readreq' 'gmem7_load_14_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 360 [1/1] (0.64ns)   --->   "%icmp_ln25 = icmp_eq  i16 %indvar_flatten47_load, i16 36863" [kernel_MatMul.cpp:25]   --->   Operation 360 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.64> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 361 [1/1] (0.39ns)   --->   "%store_ln25 = store i16 %add_ln25_1, i16 %indvar_flatten47" [kernel_MatMul.cpp:25]   --->   Operation 361 'store' 'store_ln25' <Predicate = true> <Delay = 0.39>
ST_16 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc13, void %for.end15" [kernel_MatMul.cpp:25]   --->   Operation 362 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.37>
ST_17 : Operation 363 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem7_addr_4_read = muxlogic"   --->   Operation 363 'muxlogic' 'muxLogicAXIMCE_to_gmem7_addr_4_read' <Predicate = true> <Delay = 0.65>
ST_17 : Operation 364 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem7_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_4" [kernel_MatMul.cpp:30]   --->   Operation 364 'read' 'gmem7_addr_4_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 365 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_4_read"   --->   Operation 365 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_17 : Operation 366 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_4_read" [kernel_MatMul.cpp:30]   --->   Operation 366 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_17 : Operation 367 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 367 'readreq' 'gmem7_load_5_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 368 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 368 'readreq' 'gmem7_load_6_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 369 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 369 'readreq' 'gmem7_load_7_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 370 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 370 'readreq' 'gmem7_load_8_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 371 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 371 'readreq' 'gmem7_load_9_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 372 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 372 'readreq' 'gmem7_load_10_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 373 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 373 'readreq' 'gmem7_load_11_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 374 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 374 'readreq' 'gmem7_load_12_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 375 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 375 'readreq' 'gmem7_load_13_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 376 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 376 'readreq' 'gmem7_load_14_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 377 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem7_load_15_req = muxlogic i32 %gmem7_addr_15"   --->   Operation 377 'muxlogic' 'muxLogicAXIMAddr_to_gmem7_load_15_req' <Predicate = true> <Delay = 0.79>
ST_17 : Operation 378 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem7_load_15_req = muxlogic i64 1"   --->   Operation 378 'muxlogic' 'muxLogicAXIMBurst_to_gmem7_load_15_req' <Predicate = true> <Delay = 0.79>
ST_17 : Operation 379 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 379 'readreq' 'gmem7_load_15_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 3.37>
ST_18 : Operation 380 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem7_addr_5_read = muxlogic"   --->   Operation 380 'muxlogic' 'muxLogicAXIMCE_to_gmem7_addr_5_read' <Predicate = true> <Delay = 0.65>
ST_18 : Operation 381 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem7_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_5" [kernel_MatMul.cpp:30]   --->   Operation 381 'read' 'gmem7_addr_5_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 382 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_5_read"   --->   Operation 382 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_18 : Operation 383 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_5_read" [kernel_MatMul.cpp:30]   --->   Operation 383 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_18 : Operation 384 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 384 'readreq' 'gmem7_load_6_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 385 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 385 'readreq' 'gmem7_load_7_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 386 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 386 'readreq' 'gmem7_load_8_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 387 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 387 'readreq' 'gmem7_load_9_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 388 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 388 'readreq' 'gmem7_load_10_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 389 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 389 'readreq' 'gmem7_load_11_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 390 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 390 'readreq' 'gmem7_load_12_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 391 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 391 'readreq' 'gmem7_load_13_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 392 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 392 'readreq' 'gmem7_load_14_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 393 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 393 'readreq' 'gmem7_load_15_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 3.37>
ST_19 : Operation 394 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem7_addr_6_read = muxlogic"   --->   Operation 394 'muxlogic' 'muxLogicAXIMCE_to_gmem7_addr_6_read' <Predicate = true> <Delay = 0.65>
ST_19 : Operation 395 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem7_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_6" [kernel_MatMul.cpp:30]   --->   Operation 395 'read' 'gmem7_addr_6_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 396 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_6_read"   --->   Operation 396 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_19 : Operation 397 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_6_read" [kernel_MatMul.cpp:30]   --->   Operation 397 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_19 : Operation 398 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 398 'readreq' 'gmem7_load_7_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 399 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 399 'readreq' 'gmem7_load_8_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 400 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 400 'readreq' 'gmem7_load_9_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 401 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 401 'readreq' 'gmem7_load_10_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 402 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 402 'readreq' 'gmem7_load_11_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 403 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 403 'readreq' 'gmem7_load_12_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 404 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 404 'readreq' 'gmem7_load_13_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 405 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 405 'readreq' 'gmem7_load_14_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 406 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 406 'readreq' 'gmem7_load_15_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 3.37>
ST_20 : Operation 407 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem7_addr_7_read = muxlogic"   --->   Operation 407 'muxlogic' 'muxLogicAXIMCE_to_gmem7_addr_7_read' <Predicate = true> <Delay = 0.65>
ST_20 : Operation 408 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem7_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_7" [kernel_MatMul.cpp:30]   --->   Operation 408 'read' 'gmem7_addr_7_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 409 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_7_read"   --->   Operation 409 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_20 : Operation 410 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_7_read" [kernel_MatMul.cpp:30]   --->   Operation 410 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_20 : Operation 411 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 411 'readreq' 'gmem7_load_8_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 412 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 412 'readreq' 'gmem7_load_9_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 413 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 413 'readreq' 'gmem7_load_10_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 414 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 414 'readreq' 'gmem7_load_11_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 415 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 415 'readreq' 'gmem7_load_12_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 416 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 416 'readreq' 'gmem7_load_13_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 417 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 417 'readreq' 'gmem7_load_14_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 418 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 418 'readreq' 'gmem7_load_15_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 3.37>
ST_21 : Operation 419 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem7_addr_8_read = muxlogic"   --->   Operation 419 'muxlogic' 'muxLogicAXIMCE_to_gmem7_addr_8_read' <Predicate = true> <Delay = 0.65>
ST_21 : Operation 420 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem7_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_8" [kernel_MatMul.cpp:30]   --->   Operation 420 'read' 'gmem7_addr_8_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 421 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_8_read"   --->   Operation 421 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_21 : Operation 422 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_8_read" [kernel_MatMul.cpp:30]   --->   Operation 422 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_21 : Operation 423 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 423 'readreq' 'gmem7_load_9_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 424 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 424 'readreq' 'gmem7_load_10_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 425 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 425 'readreq' 'gmem7_load_11_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 426 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 426 'readreq' 'gmem7_load_12_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 427 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 427 'readreq' 'gmem7_load_13_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 428 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 428 'readreq' 'gmem7_load_14_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 429 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 429 'readreq' 'gmem7_load_15_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 3.37>
ST_22 : Operation 430 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem7_addr_9_read = muxlogic"   --->   Operation 430 'muxlogic' 'muxLogicAXIMCE_to_gmem7_addr_9_read' <Predicate = true> <Delay = 0.65>
ST_22 : Operation 431 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem7_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_9" [kernel_MatMul.cpp:30]   --->   Operation 431 'read' 'gmem7_addr_9_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 432 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_9_read"   --->   Operation 432 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_22 : Operation 433 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_9_read" [kernel_MatMul.cpp:30]   --->   Operation 433 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_22 : Operation 434 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 434 'readreq' 'gmem7_load_10_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 435 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 435 'readreq' 'gmem7_load_11_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 436 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 436 'readreq' 'gmem7_load_12_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 437 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 437 'readreq' 'gmem7_load_13_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 438 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 438 'readreq' 'gmem7_load_14_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 439 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 439 'readreq' 'gmem7_load_15_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 3.37>
ST_23 : Operation 440 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem7_addr_10_read = muxlogic"   --->   Operation 440 'muxlogic' 'muxLogicAXIMCE_to_gmem7_addr_10_read' <Predicate = true> <Delay = 0.65>
ST_23 : Operation 441 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem7_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_10" [kernel_MatMul.cpp:30]   --->   Operation 441 'read' 'gmem7_addr_10_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 442 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_10_read"   --->   Operation 442 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_23 : Operation 443 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_10_read" [kernel_MatMul.cpp:30]   --->   Operation 443 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_23 : Operation 444 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 444 'readreq' 'gmem7_load_11_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 445 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 445 'readreq' 'gmem7_load_12_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 446 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 446 'readreq' 'gmem7_load_13_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 447 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 447 'readreq' 'gmem7_load_14_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 448 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 448 'readreq' 'gmem7_load_15_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 3.37>
ST_24 : Operation 449 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem7_addr_11_read = muxlogic"   --->   Operation 449 'muxlogic' 'muxLogicAXIMCE_to_gmem7_addr_11_read' <Predicate = true> <Delay = 0.65>
ST_24 : Operation 450 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem7_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_11" [kernel_MatMul.cpp:30]   --->   Operation 450 'read' 'gmem7_addr_11_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 451 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_11_read"   --->   Operation 451 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_24 : Operation 452 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_11_read" [kernel_MatMul.cpp:30]   --->   Operation 452 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_24 : Operation 453 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 453 'readreq' 'gmem7_load_12_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 454 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 454 'readreq' 'gmem7_load_13_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 455 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 455 'readreq' 'gmem7_load_14_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 456 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 456 'readreq' 'gmem7_load_15_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 3.37>
ST_25 : Operation 457 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem7_addr_12_read = muxlogic"   --->   Operation 457 'muxlogic' 'muxLogicAXIMCE_to_gmem7_addr_12_read' <Predicate = true> <Delay = 0.65>
ST_25 : Operation 458 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem7_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_12" [kernel_MatMul.cpp:30]   --->   Operation 458 'read' 'gmem7_addr_12_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 459 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_12_read"   --->   Operation 459 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_25 : Operation 460 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_12_read" [kernel_MatMul.cpp:30]   --->   Operation 460 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_25 : Operation 461 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 461 'readreq' 'gmem7_load_13_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 462 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 462 'readreq' 'gmem7_load_14_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 463 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 463 'readreq' 'gmem7_load_15_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 3.37>
ST_26 : Operation 464 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem7_addr_13_read = muxlogic"   --->   Operation 464 'muxlogic' 'muxLogicAXIMCE_to_gmem7_addr_13_read' <Predicate = true> <Delay = 0.65>
ST_26 : Operation 465 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem7_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_13" [kernel_MatMul.cpp:30]   --->   Operation 465 'read' 'gmem7_addr_13_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 466 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_13_read"   --->   Operation 466 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_26 : Operation 467 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_13_read" [kernel_MatMul.cpp:30]   --->   Operation 467 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_26 : Operation 468 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 468 'readreq' 'gmem7_load_14_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 469 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem7_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 469 'readreq' 'gmem7_load_15_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 3.37>
ST_27 : Operation 470 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem7_addr_14_read = muxlogic"   --->   Operation 470 'muxlogic' 'muxLogicAXIMCE_to_gmem7_addr_14_read' <Predicate = true> <Delay = 0.65>
ST_27 : Operation 471 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem7_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_14" [kernel_MatMul.cpp:30]   --->   Operation 471 'read' 'gmem7_addr_14_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 472 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_14_read"   --->   Operation 472 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_27 : Operation 473 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_14_read" [kernel_MatMul.cpp:30]   --->   Operation 473 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_27 : Operation 474 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem7_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 474 'readreq' 'gmem7_load_15_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 3.37>
ST_28 : Operation 475 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_25_1_VITIS_LOOP_26_2_str"   --->   Operation 475 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 476 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36864, i64 36864, i64 36864"   --->   Operation 476 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 477 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_99" [kernel_MatMul.cpp:27]   --->   Operation 477 'specpipeline' 'specpipeline_ln27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 478 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem7_addr_15_read = muxlogic"   --->   Operation 478 'muxlogic' 'muxLogicAXIMCE_to_gmem7_addr_15_read' <Predicate = true> <Delay = 0.65>
ST_28 : Operation 479 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem7_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_15" [kernel_MatMul.cpp:30]   --->   Operation 479 'read' 'gmem7_addr_15_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 480 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_15_read"   --->   Operation 480 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_28 : Operation 481 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_15_read" [kernel_MatMul.cpp:30]   --->   Operation 481 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_28 : Operation 482 [1/1] (0.28ns)   --->   "%ret_ln34 = ret" [kernel_MatMul.cpp:34]   --->   Operation 482 'ret' 'ret_ln34' <Predicate = (icmp_ln25)> <Delay = 0.28>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.076ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'r49' [12]  (0.393 ns)
	'load' operation 10 bit ('r49_load', kernel_MatMul.cpp:25) on local variable 'r49' [20]  (0.000 ns)
	'select' operation 10 bit ('select_ln25', kernel_MatMul.cpp:25) [25]  (0.374 ns)
	'add' operation 10 bit ('r', kernel_MatMul.cpp:26) [287]  (0.717 ns)
	'icmp' operation 1 bit ('icmp_ln26', kernel_MatMul.cpp:26) [288]  (0.592 ns)

 <State 2>: 2.798ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln30', kernel_MatMul.cpp:30) [40]  (1.014 ns)
	'getelementptr' operation 32 bit ('gmem7_addr', kernel_MatMul.cpp:30) [43]  (0.000 ns)
	'muxlogic' operation 1 bit ('muxLogicAXIMAddr_to_gmem7_load_req') [44]  (0.790 ns)
	bus request operation ('gmem7_load_req', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [46]  (0.994 ns)

 <State 3>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem7_load_req', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [46]  (2.920 ns)

 <State 4>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem7_load_req', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [46]  (2.920 ns)

 <State 5>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem7_load_req', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [46]  (2.920 ns)

 <State 6>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem7_load_req', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [46]  (2.920 ns)

 <State 7>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem7_load_req', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [46]  (2.920 ns)

 <State 8>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem7_load_req', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [46]  (2.920 ns)

 <State 9>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem7_load_req', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [46]  (2.920 ns)

 <State 10>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem7_load_req', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [46]  (2.920 ns)

 <State 11>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem7_load_req', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [46]  (2.920 ns)

 <State 12>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem7_load_1_req', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [61]  (2.920 ns)

 <State 13>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem7_addr_read') [47]  (0.655 ns)
	bus read operation ('gmem7_addr_read', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [48]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [49]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [50]  (1.069 ns)

 <State 14>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem7_addr_1_read') [62]  (0.655 ns)
	bus read operation ('gmem7_addr_1_read', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [63]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [64]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [65]  (1.069 ns)

 <State 15>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem7_addr_2_read') [78]  (0.655 ns)
	bus read operation ('gmem7_addr_2_read', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [79]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [80]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [81]  (1.069 ns)

 <State 16>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem7_addr_3_read') [94]  (0.655 ns)
	bus read operation ('gmem7_addr_3_read', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [95]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [96]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [97]  (1.069 ns)

 <State 17>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem7_addr_4_read') [110]  (0.655 ns)
	bus read operation ('gmem7_addr_4_read', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [111]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [112]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [113]  (1.069 ns)

 <State 18>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem7_addr_5_read') [126]  (0.655 ns)
	bus read operation ('gmem7_addr_5_read', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [127]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [128]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [129]  (1.069 ns)

 <State 19>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem7_addr_6_read') [140]  (0.655 ns)
	bus read operation ('gmem7_addr_6_read', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [141]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [142]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [143]  (1.069 ns)

 <State 20>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem7_addr_7_read') [154]  (0.655 ns)
	bus read operation ('gmem7_addr_7_read', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [155]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [156]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [157]  (1.069 ns)

 <State 21>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem7_addr_8_read') [168]  (0.655 ns)
	bus read operation ('gmem7_addr_8_read', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [169]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [170]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [171]  (1.069 ns)

 <State 22>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem7_addr_9_read') [185]  (0.655 ns)
	bus read operation ('gmem7_addr_9_read', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [186]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [187]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [188]  (1.069 ns)

 <State 23>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem7_addr_10_read') [201]  (0.655 ns)
	bus read operation ('gmem7_addr_10_read', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [202]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [203]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [204]  (1.069 ns)

 <State 24>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem7_addr_11_read') [217]  (0.655 ns)
	bus read operation ('gmem7_addr_11_read', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [218]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [219]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [220]  (1.069 ns)

 <State 25>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem7_addr_12_read') [233]  (0.655 ns)
	bus read operation ('gmem7_addr_12_read', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [234]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [235]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [236]  (1.069 ns)

 <State 26>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem7_addr_13_read') [250]  (0.655 ns)
	bus read operation ('gmem7_addr_13_read', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [251]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [252]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [253]  (1.069 ns)

 <State 27>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem7_addr_14_read') [267]  (0.655 ns)
	bus read operation ('gmem7_addr_14_read', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [268]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [269]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [270]  (1.069 ns)

 <State 28>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem7_addr_15_read') [283]  (0.655 ns)
	bus read operation ('gmem7_addr_15_read', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [284]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [285]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [286]  (1.069 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
