#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Feb 18 12:16:57 2024
# Process ID: 24100
# Current directory: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11972 D:\three_verilog\Eth_lwip\HW\Lwip_server_hw\Lwip_server_hw.xpr
# Log file: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/vivado.log
# Journal file: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw\vivado.jou
# Running On: LAPTOP-H1858A6E, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16828 MB
#-----------------------------------------------------------
start_gui
open_project D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:HDMI_TX:1.0 found in user repository d:/three_verilog/fpga_IP_define 
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/three_verilog/fpga_IP_define'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xil_23/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_DMA_Loop_top_0_0' generated file not found 'd:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_DMA_Loop_top_0_0/design_1_DMA_Loop_top_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_DMA_Loop_top_0_0' generated file not found 'd:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_DMA_Loop_top_0_0/design_1_DMA_Loop_top_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_DMA_Loop_top_0_0' generated file not found 'd:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_DMA_Loop_top_0_0/design_1_DMA_Loop_top_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_DMA_Loop_top_0_0' generated file not found 'd:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_DMA_Loop_top_0_0/design_1_DMA_Loop_top_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_DMA_Loop_top_0_0' generated file not found 'd:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_DMA_Loop_top_0_0/design_1_DMA_Loop_top_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1680.492 ; gain = 364.477
update_compile_order -fileset sources_1
open_bd_design {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_200M
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:user:axilite_reg_deepth256:1.0 - axilite_reg_deepth256_0
Adding component instance block -- xilinx.com:ip:mult_gen:12.0 - mult_gen_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:user:Mux_51:1.0 - Mux_51_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:user:HDMI_Para_Cut:1.0 - HDMI_Para_Cut_0
Adding component instance block -- xilinx.com:user:DMA_Loop_top:1.0 - DMA_Loop_top_0
Successfully read diagram <design_1> from block design file <D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd>
ipx::edit_ip_in_project -upgrade true -name DMA_Loop_top_v1_0_project -directory D:/three_verilog/fpga_IP_define/DMA_Loop/DMA_Loop_top_v1_0_project d:/three_verilog/fpga_IP_define/DMA_Loop/prj/DMA_Loop/hdl/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xil_23/Vivado/2023.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:HDMI_TX:1.0 found in user repository d:/three_verilog/fpga_IP_define 
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/three_verilog/fpga_IP_define'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1837.539 ; gain = 103.949
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'wr_burst_cnt' has a dependency on the module local parameter or undefined parameter 'C_TRANSACTIONS_NUM'.
INFO: [IP_Flow 19-3164] Bus Interface 'M_AXI': References existing address space 'M_AXI'.
set_property core_revision 12 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'I_Post_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'I_Post_clk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-5661] Bus Interface 'I_Pre_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'I_Pre_clk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 'M_AXI_ACLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/three_verilog/fpga_IP_define
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:HDMI_TX:1.0 found in user repository d:/three_verilog/fpga_IP_define 
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/three_verilog/fpga_IP_define'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:DMA_Loop_top:1.0 [get_ips  design_1_DMA_Loop_top_0_0] -log ip_upgrade.log
Upgrading 'D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_DMA_Loop_top_0_0 (DMA_Loop_top_v1_0 1.0) from revision 11 to revision 12
Wrote  : <D:\three_verilog\Eth_lwip\HW\Lwip_server_hw\Lwip_server_hw.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_DMA_Loop_top_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_mem_intercon/s00_couplers/auto_pc/S_AXI(0) and /DMA_Loop_top_0/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DMA_Loop_top_0/I_Pre_vs
/DMA_Loop_top_0/I_Pre_data
/DMA_Loop_top_0/I_Pre_de

Wrote  : <D:\three_verilog\Eth_lwip\HW\Lwip_server_hw\Lwip_server_hw.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DMA_Loop_top_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 2120.395 ; gain = 221.469
catch { config_ip_cache -export [get_ips -all design_1_DMA_Loop_top_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_DMA_Loop_top_0_0
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b9c9f4d59432f10 to dir: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1.dcp to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_sim_netlist.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_sim_netlist.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_stub.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_stub.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 7b9c9f4d59432f10; cache size = 16.091 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 467dc82f9de42907 to dir: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0.dcp to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_sim_netlist.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_sim_netlist.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_stub.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_stub.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 467dc82f9de42907; cache size = 16.091 MB.
export_ip_user_files -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_DMA_Loop_top_0_0_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_DMA_Loop_top_0_0
[Sun Feb 18 12:22:28 2024] Launched design_1_DMA_Loop_top_0_0_synth_1...
Run output will be captured here: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_DMA_Loop_top_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files -ipstatic_source_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/modelsim} {questa=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/questa} {riviera=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:HDMI_TX:1.0 found in user repository d:/three_verilog/fpga_IP_define 
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/three_verilog/fpga_IP_define'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:DMA_Loop_top:1.0 [get_ips  design_1_DMA_Loop_top_0_0] -log ip_upgrade.log
Upgrading 'D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_DMA_Loop_top_0_0 to use current project options
Wrote  : <D:\three_verilog\Eth_lwip\HW\Lwip_server_hw\Lwip_server_hw.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_DMA_Loop_top_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_mem_intercon/s00_couplers/auto_pc/S_AXI(0) and /DMA_Loop_top_0/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DMA_Loop_top_0/I_Pre_vs
/DMA_Loop_top_0/I_Pre_data
/DMA_Loop_top_0/I_Pre_de

Wrote  : <D:\three_verilog\Eth_lwip\HW\Lwip_server_hw\Lwip_server_hw.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DMA_Loop_top_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2143.730 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_DMA_Loop_top_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_DMA_Loop_top_0_0
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b9c9f4d59432f10 to dir: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1.dcp to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_sim_netlist.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_sim_netlist.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_stub.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_stub.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 7b9c9f4d59432f10; cache size = 16.091 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 467dc82f9de42907 to dir: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0.dcp to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_sim_netlist.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_sim_netlist.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_stub.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_stub.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 467dc82f9de42907; cache size = 16.091 MB.
export_ip_user_files -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_DMA_Loop_top_0_0_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_DMA_Loop_top_0_0
[Sun Feb 18 12:25:55 2024] Launched design_1_DMA_Loop_top_0_0_synth_1...
Run output will be captured here: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_DMA_Loop_top_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files -ipstatic_source_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/modelsim} {questa=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/questa} {riviera=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Feb 18 12:28:09 2024] Launched synth_1...
Run output will be captured here: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/synth_1/runme.log
[Sun Feb 18 12:28:09 2024] Launched impl_1...
Run output will be captured here: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/runme.log
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:HDMI_TX:1.0 found in user repository d:/three_verilog/fpga_IP_define 
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/three_verilog/fpga_IP_define'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:HDMI_Para_Cut:1.0 [get_ips  design_1_HDMI_Para_Cut_0_0] -log ip_upgrade.log
Upgrading 'D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_HDMI_Para_Cut_0_0 to use current project options
Wrote  : <D:\three_verilog\Eth_lwip\HW\Lwip_server_hw\Lwip_server_hw.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_HDMI_Para_Cut_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_mem_intercon/s00_couplers/auto_pc/S_AXI(0) and /DMA_Loop_top_0/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DMA_Loop_top_0/I_Pre_vs
/DMA_Loop_top_0/I_Pre_data
/DMA_Loop_top_0/I_Pre_de

Wrote  : <D:\three_verilog\Eth_lwip\HW\Lwip_server_hw\Lwip_server_hw.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_Para_Cut_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2188.105 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_HDMI_Para_Cut_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_HDMI_Para_Cut_0_0
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b9c9f4d59432f10 to dir: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1.dcp to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_sim_netlist.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_sim_netlist.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_stub.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_stub.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 7b9c9f4d59432f10; cache size = 16.091 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 467dc82f9de42907 to dir: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0.dcp to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_sim_netlist.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_sim_netlist.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_stub.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_stub.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 467dc82f9de42907; cache size = 16.091 MB.
export_ip_user_files -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_HDMI_Para_Cut_0_0_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_HDMI_Para_Cut_0_0
[Sun Feb 18 14:06:50 2024] Launched design_1_HDMI_Para_Cut_0_0_synth_1...
Run output will be captured here: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_HDMI_Para_Cut_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files -ipstatic_source_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/modelsim} {questa=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/questa} {riviera=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:HDMI_TX:1.0 found in user repository d:/three_verilog/fpga_IP_define 
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/three_verilog/fpga_IP_define'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:HDMI_Para_Cut:1.0 [get_ips  design_1_HDMI_Para_Cut_0_0] -log ip_upgrade.log
Upgrading 'D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_HDMI_Para_Cut_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_HDMI_Para_Cut_0_0 to use current project options
Wrote  : <D:\three_verilog\Eth_lwip\HW\Lwip_server_hw\Lwip_server_hw.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_HDMI_Para_Cut_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_mem_intercon/s00_couplers/auto_pc/S_AXI(0) and /DMA_Loop_top_0/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DMA_Loop_top_0/I_Pre_vs
/DMA_Loop_top_0/I_Pre_data
/DMA_Loop_top_0/I_Pre_de

Wrote  : <D:\three_verilog\Eth_lwip\HW\Lwip_server_hw\Lwip_server_hw.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_Para_Cut_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2188.105 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_HDMI_Para_Cut_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_HDMI_Para_Cut_0_0
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b9c9f4d59432f10 to dir: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1.dcp to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_sim_netlist.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_sim_netlist.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_stub.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_stub.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 7b9c9f4d59432f10; cache size = 16.091 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 467dc82f9de42907 to dir: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0.dcp to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_sim_netlist.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_sim_netlist.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_stub.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_stub.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 467dc82f9de42907; cache size = 16.091 MB.
export_ip_user_files -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_HDMI_Para_Cut_0_0_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_HDMI_Para_Cut_0_0
[Sun Feb 18 14:08:58 2024] Launched design_1_HDMI_Para_Cut_0_0_synth_1...
Run output will be captured here: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_HDMI_Para_Cut_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files -ipstatic_source_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/modelsim} {questa=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/questa} {riviera=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name HDMI_Para_Cut_v1_0_project -directory D:/three_verilog/fpga_IP_define/HDMI_Para_Cut/HDMI_Para_Cut_v1_0_project d:/three_verilog/fpga_IP_define/HDMI_Para_Cut/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xil_23/Vivado/2023.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:HDMI_TX:1.0 found in user repository d:/three_verilog/fpga_IP_define 
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/three_verilog/fpga_IP_define'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2232.055 ; gain = 43.949
update_compile_order -fileset sources_1
set_property core_revision 12 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'HDMI_CLK_N' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'HDMI_CLK_N': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'HDMI_CLK_P' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'HDMI_CLK_P': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'Pixl_CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'Pixl_CLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-801] The last file in file group "Synthesis" should be an HDL file: "src/HDMI_ILA/HDMI_ILA.xci".  During generation the IP Flow uses the last file to determine library and other information when generating the top wrapper file.  If possible, please make sure that non-HDL files are located earlier in the list of files for this file group.
WARNING: [IP_Flow 19-801] The last file in file group "Simulation" should be an HDL file: "src/HDMI_ILA/HDMI_ILA.xci".  During generation the IP Flow uses the last file to determine library and other information when generating the top wrapper file.  If possible, please make sure that non-HDL files are located earlier in the list of files for this file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/three_verilog/fpga_IP_define
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:HDMI_TX:1.0 found in user repository d:/three_verilog/fpga_IP_define 
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/three_verilog/fpga_IP_define'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:HDMI_Para_Cut:1.0 [get_ips  design_1_HDMI_Para_Cut_0_0] -log ip_upgrade.log
Upgrading 'D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_HDMI_Para_Cut_0_0 (HDMI_Para_Cut 1.0) from revision 11 to revision 12
Wrote  : <D:\three_verilog\Eth_lwip\HW\Lwip_server_hw\Lwip_server_hw.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_HDMI_Para_Cut_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_mem_intercon/s00_couplers/auto_pc/S_AXI(0) and /DMA_Loop_top_0/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DMA_Loop_top_0/I_Pre_vs
/DMA_Loop_top_0/I_Pre_data
/DMA_Loop_top_0/I_Pre_de

Wrote  : <D:\three_verilog\Eth_lwip\HW\Lwip_server_hw\Lwip_server_hw.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_Para_Cut_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2254.527 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_HDMI_Para_Cut_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_HDMI_Para_Cut_0_0
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b9c9f4d59432f10 to dir: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1.dcp to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_sim_netlist.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_sim_netlist.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_stub.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_stub.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 7b9c9f4d59432f10; cache size = 24.739 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 467dc82f9de42907 to dir: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0.dcp to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_sim_netlist.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_sim_netlist.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_stub.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_stub.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 467dc82f9de42907; cache size = 24.739 MB.
export_ip_user_files -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_HDMI_Para_Cut_0_0_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_HDMI_Para_Cut_0_0
[Sun Feb 18 14:14:48 2024] Launched design_1_HDMI_Para_Cut_0_0_synth_1...
Run output will be captured here: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_HDMI_Para_Cut_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files -ipstatic_source_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/modelsim} {questa=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/questa} {riviera=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/synth_1

launch_runs synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_HDMI_Para_Cut_0_0
[Sun Feb 18 14:15:10 2024] Launched design_1_HDMI_Para_Cut_0_0_synth_1...
Run output will be captured here: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_HDMI_Para_Cut_0_0_synth_1/runme.log
[Sun Feb 18 14:15:10 2024] Launched synth_1...
Run output will be captured here: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/synth_1/runme.log
reset_run synth_1
reset_run design_1_HDMI_Para_Cut_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_HDMI_Para_Cut_0_0_synth_1

update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:HDMI_TX:1.0 found in user repository d:/three_verilog/fpga_IP_define 
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/three_verilog/fpga_IP_define'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:HDMI_Para_Cut:1.0 [get_ips  design_1_HDMI_Para_Cut_0_0] -log ip_upgrade.log
Upgrading 'D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_HDMI_Para_Cut_0_0 to use current project options
Wrote  : <D:\three_verilog\Eth_lwip\HW\Lwip_server_hw\Lwip_server_hw.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_HDMI_Para_Cut_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_mem_intercon/s00_couplers/auto_pc/S_AXI(0) and /DMA_Loop_top_0/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DMA_Loop_top_0/I_Pre_vs
/DMA_Loop_top_0/I_Pre_data
/DMA_Loop_top_0/I_Pre_de

Wrote  : <D:\three_verilog\Eth_lwip\HW\Lwip_server_hw\Lwip_server_hw.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_Para_Cut_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2254.527 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_HDMI_Para_Cut_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_HDMI_Para_Cut_0_0
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b9c9f4d59432f10 to dir: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1.dcp to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_sim_netlist.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_sim_netlist.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_stub.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_stub.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 7b9c9f4d59432f10; cache size = 24.739 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 467dc82f9de42907 to dir: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0.dcp to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_sim_netlist.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_sim_netlist.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_stub.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_stub.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 467dc82f9de42907; cache size = 24.739 MB.
export_ip_user_files -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_HDMI_Para_Cut_0_0_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_HDMI_Para_Cut_0_0
[Sun Feb 18 14:16:31 2024] Launched design_1_HDMI_Para_Cut_0_0_synth_1...
Run output will be captured here: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_HDMI_Para_Cut_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files -ipstatic_source_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/modelsim} {questa=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/questa} {riviera=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_runs impl_1 -jobs 20
[Sun Feb 18 14:18:25 2024] Launched synth_1...
Run output will be captured here: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/synth_1/runme.log
[Sun Feb 18 14:18:25 2024] Launched impl_1...
Run output will be captured here: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Feb 18 14:24:58 2024] Launched impl_1...
Run output will be captured here: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (D:/Xil_23/Vivado/2023.2/data/embeddedsw) loading 2 seconds
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2426.855 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203367397A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210203367397A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file []. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) .
The device design has 2 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203367397A
set_property PROGRAM.FILE {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-18 14:38:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-18 14:38:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-18 14:38:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-18 14:38:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/DMA_Loop_top_0/inst/I_Post_vs -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/DMA_Loop_top_0/inst/I_Post_de -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-18 14:39:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-18 14:39:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-Feb-18 14:39:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-Feb-18 14:39:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/DMA_Loop_top_0/inst/<const0>} {design_1_i/DMA_Loop_top_0/inst/<const0>_1} {design_1_i/DMA_Loop_top_0/inst/<const0>_2} {design_1_i/DMA_Loop_top_0/inst/<const0>_3} {design_1_i/DMA_Loop_top_0/inst/<const0>_4} {design_1_i/DMA_Loop_top_0/inst/<const0>_5} {design_1_i/DMA_Loop_top_0/inst/<const0>_6} {design_1_i/DMA_Loop_top_0/inst/<const0>_7} {design_1_i/DMA_Loop_top_0/inst/<const0>_8} {design_1_i/DMA_Loop_top_0/inst/<const0>_9} {design_1_i/DMA_Loop_top_0/inst/<const0>_10} {design_1_i/DMA_Loop_top_0/inst/<const0>_11} {design_1_i/DMA_Loop_top_0/inst/<const0>_12} {design_1_i/DMA_Loop_top_0/inst/<const0>_13} {design_1_i/DMA_Loop_top_0/inst/<const0>_14} {design_1_i/DMA_Loop_top_0/inst/<const0>_15} {design_1_i/DMA_Loop_top_0/inst/<const0>_16} {design_1_i/DMA_Loop_top_0/inst/<const0>_17} {design_1_i/DMA_Loop_top_0/inst/<const0>_18} {design_1_i/DMA_Loop_top_0/inst/<const0>_19} {design_1_i/DMA_Loop_top_0/inst/<const0>_20} {design_1_i/DMA_Loop_top_0/inst/<const0>_21} {design_1_i/DMA_Loop_top_0/inst/<const0>_22} {design_1_i/DMA_Loop_top_0/inst/<const0>_23} {design_1_i/DMA_Loop_top_0/inst/<const0>_24} {design_1_i/DMA_Loop_top_0/inst/<const0>_25} {design_1_i/DMA_Loop_top_0/inst/<const0>_26} {design_1_i/DMA_Loop_top_0/inst/<const0>_27} {design_1_i/DMA_Loop_top_0/inst/<const0>_28} {design_1_i/DMA_Loop_top_0/inst/<const0>_29} {design_1_i/DMA_Loop_top_0/inst/axi_araddr} {design_1_i/DMA_Loop_top_0/inst/axi_arvalid} {design_1_i/DMA_Loop_top_0/inst/D_Total_Frame_Offset} {design_1_i/DMA_Loop_top_0/inst/I_Post_de} {design_1_i/DMA_Loop_top_0/inst/I_Post_vs} {design_1_i/DMA_Loop_top_0/inst/I_rd_start} {design_1_i/DMA_Loop_top_0/inst/I_wr_index} {design_1_i/DMA_Loop_top_0/inst/M_AXI_ARREADY} {design_1_i/DMA_Loop_top_0/inst/O_Post_data} {design_1_i/DMA_Loop_top_0/inst/O_Post_data_1} {design_1_i/DMA_Loop_top_0/inst/O_Post_Start} {design_1_i/DMA_Loop_top_0/inst/rd_base_addr} {design_1_i/DMA_Loop_top_0/inst/rd_brust_end} {design_1_i/DMA_Loop_top_0/inst/rd_brust_now} {design_1_i/DMA_Loop_top_0/inst/rd_brust_Req} {design_1_i/DMA_Loop_top_0/inst/rd_brust_start} {design_1_i/DMA_Loop_top_0/inst/rd_index_ptr} {design_1_i/DMA_Loop_top_0/inst/rd_start_cycle} }
add_wave -into {hw_ila_data_1.wcfg} -radix unsigned { {design_1_i/DMA_Loop_top_0/inst/D_rd_burst_times} {design_1_i/DMA_Loop_top_0/inst/I_D_Size} {design_1_i/DMA_Loop_top_0/inst/Post_hcnt} {design_1_i/DMA_Loop_top_0/inst/Post_vcnt} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-18 14:42:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-18 14:42:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-18 14:42:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-18 14:42:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw_manager
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:HDMI_TX:1.0 found in user repository d:/three_verilog/fpga_IP_define 
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/three_verilog/fpga_IP_define'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:DMA_Loop_top:1.0 [get_ips  design_1_DMA_Loop_top_0_0] -log ip_upgrade.log
Upgrading 'D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_DMA_Loop_top_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_DMA_Loop_top_0_0 to use current project options
Wrote  : <D:\three_verilog\Eth_lwip\HW\Lwip_server_hw\Lwip_server_hw.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_DMA_Loop_top_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_mem_intercon/s00_couplers/auto_pc/S_AXI(0) and /DMA_Loop_top_0/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DMA_Loop_top_0/I_Pre_vs
/DMA_Loop_top_0/I_Pre_data
/DMA_Loop_top_0/I_Pre_de

Wrote  : <D:\three_verilog\Eth_lwip\HW\Lwip_server_hw\Lwip_server_hw.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DMA_Loop_top_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 3358.344 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_DMA_Loop_top_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_DMA_Loop_top_0_0
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b9c9f4d59432f10 to dir: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1.dcp to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_sim_netlist.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_sim_netlist.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_stub.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_stub.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 7b9c9f4d59432f10; cache size = 36.084 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 467dc82f9de42907 to dir: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0.dcp to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_sim_netlist.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_sim_netlist.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_stub.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_stub.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 467dc82f9de42907; cache size = 36.084 MB.
export_ip_user_files -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_DMA_Loop_top_0_0_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_DMA_Loop_top_0_0
[Sun Feb 18 15:12:22 2024] Launched design_1_DMA_Loop_top_0_0_synth_1...
Run output will be captured here: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_DMA_Loop_top_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files -ipstatic_source_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/modelsim} {questa=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/questa} {riviera=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: AMD recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
set_property location {7 2598 773} [get_bd_cells ila_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property CONFIG.C_DATA_DEPTH {4096} [get_bd_cells ila_0]
set_property location {4 1449 159} [get_bd_cells ila_0]
set_property location {3 1055 149} [get_bd_cells ila_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins ila_0/clk]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_bd_objs [get_bd_cells ila_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: AMD recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
set_property location {3 1040 162} [get_bd_cells ila_0]
connect_bd_intf_net [get_bd_intf_pins ila_0/SLOT_0_AXI] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S00_AXI]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins ila_0/clk]
save_bd_design
Wrote  : <D:\three_verilog\Eth_lwip\HW\Lwip_server_hw\Lwip_server_hw.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:HDMI_TX:1.0 found in user repository d:/three_verilog/fpga_IP_define 
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/three_verilog/fpga_IP_define'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:DMA_Loop_top:1.0 [get_ips  design_1_DMA_Loop_top_0_0] -log ip_upgrade.log
Upgrading 'D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_DMA_Loop_top_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_DMA_Loop_top_0_0 to use current project options
Wrote  : <D:\three_verilog\Eth_lwip\HW\Lwip_server_hw\Lwip_server_hw.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_DMA_Loop_top_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_mem_intercon/s00_couplers/auto_pc/S_AXI(0) and /DMA_Loop_top_0/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DMA_Loop_top_0/I_Pre_vs
/DMA_Loop_top_0/I_Pre_data
/DMA_Loop_top_0/I_Pre_de

Wrote  : <D:\three_verilog\Eth_lwip\HW\Lwip_server_hw\Lwip_server_hw.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DMA_Loop_top_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_ila_0_1/design_1_ila_0_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 3358.344 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_DMA_Loop_top_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_DMA_Loop_top_0_0
catch { config_ip_cache -export [get_ips -all design_1_ila_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ila_0_1
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b9c9f4d59432f10 to dir: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1.dcp to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_sim_netlist.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_sim_netlist.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_stub.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_stub.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 7b9c9f4d59432f10; cache size = 36.084 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 467dc82f9de42907 to dir: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0.dcp to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_sim_netlist.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_sim_netlist.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_stub.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_stub.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 467dc82f9de42907; cache size = 36.084 MB.
export_ip_user_files -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_DMA_Loop_top_0_0_synth_1 design_1_ila_0_1_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_DMA_Loop_top_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ila_0_1
[Sun Feb 18 15:17:51 2024] Launched design_1_DMA_Loop_top_0_0_synth_1, design_1_ila_0_1_synth_1...
Run output will be captured here:
design_1_DMA_Loop_top_0_0_synth_1: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_DMA_Loop_top_0_0_synth_1/runme.log
design_1_ila_0_1_synth_1: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_ila_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files -ipstatic_source_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/modelsim} {questa=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/questa} {riviera=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Feb 18 15:24:54 2024] Launched synth_1...
Run output will be captured here: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/synth_1/runme.log
[Sun Feb 18 15:24:54 2024] Launched impl_1...
Run output will be captured here: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/design_1_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203367397A
set_property PROGRAM.FILE {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2024-Feb-18 15:45:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2024-Feb-18 15:45:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list \
  CONFIG.RD_Base_addr {0x03000000} \
  CONFIG.WR_Base_addr {0x02000000} \
] [get_bd_cells DMA_Loop_top_0]
endgroup
save_bd_design
Wrote  : <D:\three_verilog\Eth_lwip\HW\Lwip_server_hw\Lwip_server_hw.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
delete_bd_objs [get_bd_cells ila_0]
save_bd_design
Wrote  : <D:\three_verilog\Eth_lwip\HW\Lwip_server_hw\Lwip_server_hw.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/synth_1

reset_run design_1_DMA_Loop_top_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_DMA_Loop_top_0_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_mem_intercon/s00_couplers/auto_pc/S_AXI(0) and /DMA_Loop_top_0/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DMA_Loop_top_0/I_Pre_vs
/DMA_Loop_top_0/I_Pre_data
/DMA_Loop_top_0/I_Pre_de

Wrote  : <D:\three_verilog\Eth_lwip\HW\Lwip_server_hw\Lwip_server_hw.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DMA_Loop_top_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_DMA_Loop_top_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_DMA_Loop_top_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b9c9f4d59432f10 to dir: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1.dcp to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_sim_netlist.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_sim_netlist.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_stub.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/7/b/7b9c9f4d59432f10/design_1_auto_pc_1_stub.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 7b9c9f4d59432f10; cache size = 52.196 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 467dc82f9de42907 to dir: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0.dcp to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_sim_netlist.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_sim_netlist.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_stub.v to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/ip/2023.2/4/6/467dc82f9de42907/design_1_auto_pc_0_stub.vhdl to d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 467dc82f9de42907; cache size = 52.196 MB.
[Sun Feb 18 15:46:58 2024] Launched design_1_DMA_Loop_top_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_DMA_Loop_top_0_0_synth_1: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_DMA_Loop_top_0_0_synth_1/runme.log
synth_1: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/synth_1/runme.log
[Sun Feb 18 15:46:58 2024] Launched impl_1...
Run output will be captured here: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3358.344 ; gain = 0.000
write_hw_platform -fixed -include_bit -force -file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/design_1_wrapper.xsa
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-Feb-18 16:41:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-Feb-18 16:41:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-18 17:28:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-18 17:28:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/DMA_Loop_top_0/inst/I_Post_de -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/DMA_Loop_top_0/inst/I_Post_vs -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-18 17:28:59
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-18 17:28:59
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-18 17:43:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-18 17:43:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/DMA_Loop_top_0/inst/I_Post_vs -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/DMA_Loop_top_0/inst/I_Post_de -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-18 17:46:36
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2024-Feb-18 17:46:54
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-18 17:46:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-18 17:46:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203367397A
set_property PROGRAM.FILE {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/DMA_Loop_top_0/inst/AXI_ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-18 17:47:44
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-Feb-18 17:47:53
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-Feb-18 17:47:53
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-Feb-18 17:48:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_Para_Cut_0/inst/HDMI_ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-Feb-18 17:48:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203367397A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203367397A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 18 18:14:43 2024...
