// Seed: 3709852672
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    output supply0 id_2,
    output tri1 id_3,
    input supply0 id_4,
    input wor id_5
);
endmodule
module module_1 #(
    parameter id_2 = 32'd72,
    parameter id_3 = 32'd22,
    parameter id_4 = 32'd54
) (
    output wire  id_0,
    input  uwire id_1,
    input  wor   _id_2,
    input  wire  _id_3,
    input  tri1  _id_4
);
  wire [id_3  *  id_4 : -1 'b0] id_6;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1
  );
  logic id_7 = id_1;
  assign id_7[id_2!=id_4] = !id_3 == -1 ? id_6 - -1 : id_1;
  wire id_8;
endmodule
