

================================================================
== Vivado HLS Report for 'AttentionMatmulQuant'
================================================================
* Date:           Tue Feb  7 00:11:07 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        kern_4
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.676|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   11|  131|   11|  131|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+---------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Loop 1  |    8|  128|         2|          1|          1| 8 ~ 128 |    yes   |
        +----------+-----+-----+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     229|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|     264|    -|
|Register         |        -|      -|      685|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      0|      685|     493|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|      0|    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_405_p2                     |     +    |      0|  0|  39|          32|           1|
    |tmp_4_fu_334_p2                   |     +    |      0|  0|  39|           5|          32|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |in_V_id_V20_status                |    and   |      0|  0|   2|           1|           1|
    |out_V_id_V1_status                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp2_fu_369_p2                |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_400_p2                |   icmp   |      0|  0|  20|          32|          32|
    |icmp_fu_322_p2                    |   icmp   |      0|  0|  20|          28|           1|
    |tmp_3_fu_328_p2                   |   icmp   |      0|  0|   9|           4|           1|
    |tmp_7_fu_411_p2                   |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp_fu_357_p3                 |  select  |      0|  0|  32|           1|           5|
    |val_assign_fu_374_p3              |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |sel_tmp1_fu_364_p2                |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 229|         145|         147|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_reg_248                |   9|          2|   32|         64|
    |in_V_data_V1_blk_n       |   9|          2|    1|          2|
    |in_V_dest_V3_blk_n       |   9|          2|    1|          2|
    |in_V_id_V2_blk_n         |   9|          2|    1|          2|
    |in_V_last_V5_blk_n       |   9|          2|    1|          2|
    |in_V_user_V4_blk_n       |   9|          2|    1|          2|
    |out_V_data_V_blk_n       |   9|          2|    1|          2|
    |out_V_data_V_din         |  21|          4|  512|       2048|
    |out_V_dest_V_blk_n       |   9|          2|    1|          2|
    |out_V_dest_V_din         |  21|          4|    8|         32|
    |out_V_id_V_blk_n         |   9|          2|    1|          2|
    |out_V_id_V_din           |  21|          4|    8|         32|
    |out_V_last_V_blk_n       |   9|          2|    1|          2|
    |out_V_last_V_din         |  21|          4|    1|          4|
    |out_V_user_V_blk_n       |   9|          2|    1|          2|
    |out_V_user_V_din         |  21|          4|   16|         64|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 264|         54|  591|       2276|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |Nc_2_reg_481             |   32|   0|   32|          0|
    |ap_CS_fsm                |    4|   0|    4|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_reg_248                |   32|   0|   32|          0|
    |icmp_reg_489             |    1|   0|    1|          0|
    |start_once_reg           |    1|   0|    1|          0|
    |tmp_3_reg_495            |    1|   0|    1|          0|
    |tmp_7_reg_514            |    1|   0|    1|          0|
    |tmp_data_V_25_reg_456    |  512|   0|  512|          0|
    |tmp_dest_V_3_reg_466     |    8|   0|    8|          0|
    |tmp_dest_V_fu_206        |    8|   0|    8|          0|
    |tmp_id_V_3_reg_461       |    8|   0|    8|          0|
    |tmp_id_V_fu_210          |    8|   0|    8|          0|
    |tmp_last_V_3_reg_476     |    1|   0|    1|          0|
    |tmp_last_V_fu_198        |    1|   0|    1|          0|
    |tmp_user_V_3_reg_471     |   16|   0|   16|          0|
    |tmp_user_V_fu_202        |   16|   0|   16|          0|
    |val_assign_reg_500       |   32|   0|   32|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  685|   0|  685|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|ap_start              |  in |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|start_full_n          |  in |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|ap_done               | out |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|ap_idle               | out |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|ap_ready              | out |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|start_out             | out |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|start_write           | out |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|in_V_data_V1_dout     |  in |  512|   ap_fifo  |     in_V_data_V1     |    pointer   |
|in_V_data_V1_empty_n  |  in |    1|   ap_fifo  |     in_V_data_V1     |    pointer   |
|in_V_data_V1_read     | out |    1|   ap_fifo  |     in_V_data_V1     |    pointer   |
|in_V_id_V2_dout       |  in |    8|   ap_fifo  |      in_V_id_V2      |    pointer   |
|in_V_id_V2_empty_n    |  in |    1|   ap_fifo  |      in_V_id_V2      |    pointer   |
|in_V_id_V2_read       | out |    1|   ap_fifo  |      in_V_id_V2      |    pointer   |
|in_V_dest_V3_dout     |  in |    8|   ap_fifo  |     in_V_dest_V3     |    pointer   |
|in_V_dest_V3_empty_n  |  in |    1|   ap_fifo  |     in_V_dest_V3     |    pointer   |
|in_V_dest_V3_read     | out |    1|   ap_fifo  |     in_V_dest_V3     |    pointer   |
|in_V_user_V4_dout     |  in |   16|   ap_fifo  |     in_V_user_V4     |    pointer   |
|in_V_user_V4_empty_n  |  in |    1|   ap_fifo  |     in_V_user_V4     |    pointer   |
|in_V_user_V4_read     | out |    1|   ap_fifo  |     in_V_user_V4     |    pointer   |
|in_V_last_V5_dout     |  in |    1|   ap_fifo  |     in_V_last_V5     |    pointer   |
|in_V_last_V5_empty_n  |  in |    1|   ap_fifo  |     in_V_last_V5     |    pointer   |
|in_V_last_V5_read     | out |    1|   ap_fifo  |     in_V_last_V5     |    pointer   |
|out_V_data_V_din      | out |  512|   ap_fifo  |     out_V_data_V     |    pointer   |
|out_V_data_V_full_n   |  in |    1|   ap_fifo  |     out_V_data_V     |    pointer   |
|out_V_data_V_write    | out |    1|   ap_fifo  |     out_V_data_V     |    pointer   |
|out_V_id_V_din        | out |    8|   ap_fifo  |      out_V_id_V      |    pointer   |
|out_V_id_V_full_n     |  in |    1|   ap_fifo  |      out_V_id_V      |    pointer   |
|out_V_id_V_write      | out |    1|   ap_fifo  |      out_V_id_V      |    pointer   |
|out_V_dest_V_din      | out |    8|   ap_fifo  |     out_V_dest_V     |    pointer   |
|out_V_dest_V_full_n   |  in |    1|   ap_fifo  |     out_V_dest_V     |    pointer   |
|out_V_dest_V_write    | out |    1|   ap_fifo  |     out_V_dest_V     |    pointer   |
|out_V_user_V_din      | out |   16|   ap_fifo  |     out_V_user_V     |    pointer   |
|out_V_user_V_full_n   |  in |    1|   ap_fifo  |     out_V_user_V     |    pointer   |
|out_V_user_V_write    | out |    1|   ap_fifo  |     out_V_user_V     |    pointer   |
|out_V_last_V_din      | out |    1|   ap_fifo  |     out_V_last_V     |    pointer   |
|out_V_last_V_full_n   |  in |    1|   ap_fifo  |     out_V_last_V     |    pointer   |
|out_V_last_V_write    | out |    1|   ap_fifo  |     out_V_last_V     |    pointer   |
+----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	5  / (exitcond)
	4  / (!exitcond)
4 --> 
	3  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.85>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_last_V = alloca i1"   --->   Operation 6 'alloca' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_user_V = alloca i16"   --->   Operation 7 'alloca' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_dest_V = alloca i8"   --->   Operation 8 'alloca' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_id_V = alloca i8"   --->   Operation 9 'alloca' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%empty = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V1, i8* %in_V_id_V2, i8* %in_V_dest_V3, i16* %in_V_user_V4, i1* %in_V_last_V5)" [src/modules.hpp:817]   --->   Operation 10 'read' 'empty' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_data_V_25 = extractvalue { i512, i8, i8, i16, i1 } %empty, 0" [src/modules.hpp:817]   --->   Operation 11 'extractvalue' 'tmp_data_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_id_V_3 = extractvalue { i512, i8, i8, i16, i1 } %empty, 1" [src/modules.hpp:817]   --->   Operation 12 'extractvalue' 'tmp_id_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_dest_V_3 = extractvalue { i512, i8, i8, i16, i1 } %empty, 2" [src/modules.hpp:817]   --->   Operation 13 'extractvalue' 'tmp_dest_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_user_V_3 = extractvalue { i512, i8, i8, i16, i1 } %empty, 3" [src/modules.hpp:817]   --->   Operation 14 'extractvalue' 'tmp_user_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_last_V_3 = extractvalue { i512, i8, i8, i16, i1 } %empty, 4" [src/modules.hpp:817]   --->   Operation 15 'extractvalue' 'tmp_last_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%Nc_2 = trunc i512 %tmp_data_V_25 to i32" [src/modules.hpp:818]   --->   Operation 16 'trunc' 'Nc_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i512 %tmp_data_V_25 to i4" [src/modules.hpp:825]   --->   Operation 17 'trunc' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_22 = call i28 @_ssdm_op_PartSelect.i28.i512.i32.i32(i512 %tmp_data_V_25, i32 4, i32 31)" [src/modules.hpp:821]   --->   Operation 18 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.01ns)   --->   "%icmp = icmp eq i28 %tmp_22, 0" [src/modules.hpp:821]   --->   Operation 19 'icmp' 'icmp' <Predicate = true> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.72ns)   --->   "%tmp_3 = icmp eq i4 %tmp_21, 0" [src/modules.hpp:824]   --->   Operation 20 'icmp' 'tmp_3' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.65ns)   --->   "store i8 %tmp_id_V_3, i8* %tmp_id_V" [src/modules.hpp:817]   --->   Operation 21 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 22 [1/1] (0.65ns)   --->   "store i8 %tmp_dest_V_3, i8* %tmp_dest_V" [src/modules.hpp:817]   --->   Operation 22 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 23 [1/1] (0.65ns)   --->   "store i16 %tmp_user_V_3, i16* %tmp_user_V" [src/modules.hpp:817]   --->   Operation 23 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 24 [1/1] (0.65ns)   --->   "store i1 %tmp_last_V_3, i1* %tmp_last_V" [src/modules.hpp:817]   --->   Operation 24 'store' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 3.30>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str312, i32 0, i32 0, [1 x i8]* @p_str313, [1 x i8]* @p_str314, [1 x i8]* @p_str315, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str316, [1 x i8]* @p_str317)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str305, i32 0, i32 0, [1 x i8]* @p_str306, [1 x i8]* @p_str307, [1 x i8]* @p_str308, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str309, [1 x i8]* @p_str310)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str298, i32 0, i32 0, [1 x i8]* @p_str299, [1 x i8]* @p_str300, [1 x i8]* @p_str301, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str302, [1 x i8]* @p_str303)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str291, i32 0, i32 0, [1 x i8]* @p_str292, [1 x i8]* @p_str293, [1 x i8]* @p_str294, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str295, [1 x i8]* @p_str296)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str284, i32 0, i32 0, [1 x i8]* @p_str285, [1 x i8]* @p_str286, [1 x i8]* @p_str287, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str288, [1 x i8]* @p_str289)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_V_last_V5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str277, i32 0, i32 0, [1 x i8]* @p_str278, [1 x i8]* @p_str279, [1 x i8]* @p_str280, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str281, [1 x i8]* @p_str282)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_user_V4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str263, i32 0, i32 0, [1 x i8]* @p_str264, [1 x i8]* @p_str265, [1 x i8]* @p_str266, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str267, [1 x i8]* @p_str268)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_dest_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str249, i32 0, i32 0, [1 x i8]* @p_str250, [1 x i8]* @p_str251, [1 x i8]* @p_str252, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str253, [1 x i8]* @p_str254)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_id_V2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str235, i32 0, i32 0, [1 x i8]* @p_str236, [1 x i8]* @p_str237, [1 x i8]* @p_str238, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str239, [1 x i8]* @p_str240)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %in_V_data_V1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str221, i32 0, i32 0, [1 x i8]* @p_str222, [1 x i8]* @p_str223, [1 x i8]* @p_str224, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str225, [1 x i8]* @p_str226)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.01ns)   --->   "%tmp_4 = add i32 16, %Nc_2" [src/modules.hpp:827]   --->   Operation 35 'add' 'tmp_4' <Predicate = (!icmp)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node val_assign)   --->   "%tmp_6 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_4, i32 4, i32 31)" [src/modules.hpp:827]   --->   Operation 36 'partselect' 'tmp_6' <Predicate = (!icmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node val_assign)   --->   "%Nc = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %tmp_6, i4 0)" [src/modules.hpp:827]   --->   Operation 37 'bitconcatenate' 'Nc' <Predicate = (!icmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node val_assign)   --->   "%sel_tmp = select i1 %icmp, i32 16, i32 %Nc" [src/modules.hpp:827]   --->   Operation 38 'select' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node val_assign)   --->   "%sel_tmp1 = xor i1 %icmp, true" [src/modules.hpp:821]   --->   Operation 39 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node val_assign)   --->   "%sel_tmp2 = and i1 %tmp_3, %sel_tmp1" [src/modules.hpp:824]   --->   Operation 40 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.44ns) (out node of the LUT)   --->   "%val_assign = select i1 %sel_tmp2, i32 %Nc_2, i32 %sel_tmp" [src/modules.hpp:827]   --->   Operation 41 'select' 'val_assign' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %Nc_2, i32 %val_assign)" [src/modules.hpp:832]   --->   Operation 42 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_s = call i512 @_ssdm_op_PartSet.i512.i512.i64.i32.i32(i512 %tmp_data_V_25, i64 %tmp, i32 0, i32 63)" [src/modules.hpp:832]   --->   Operation 43 'partset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %p_Result_s, i8 %tmp_id_V_3, i8 %tmp_dest_V_3, i16 %tmp_user_V_3, i1 %tmp_last_V_3)" [src/modules.hpp:833]   --->   Operation 44 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 45 [1/1] (0.65ns)   --->   "br label %0" [src/modules.hpp:836]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.01>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %_ifconv ], [ %i_1, %3 ]"   --->   Operation 46 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.99ns)   --->   "%exitcond = icmp eq i32 %i, %val_assign" [src/modules.hpp:836]   --->   Operation 47 'icmp' 'exitcond' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.01ns)   --->   "%i_1 = add nsw i32 %i, 1" [src/modules.hpp:836]   --->   Operation 48 'add' 'i_1' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %.critedge" [src/modules.hpp:836]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.99ns)   --->   "%tmp_7 = icmp ult i32 %i, %Nc_2" [src/modules.hpp:841]   --->   Operation 50 'icmp' 'tmp_7' <Predicate = (!exitcond)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %1, label %2" [src/modules.hpp:841]   --->   Operation 51 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.67>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str57)" [src/modules.hpp:836]   --->   Operation 52 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 8, i32 128, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:837]   --->   Operation 53 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str58)" [src/modules.hpp:838]   --->   Operation 54 'specregionbegin' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:839]   --->   Operation 55 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_last_V_load = load i1* %tmp_last_V" [src/modules.hpp:846]   --->   Operation 56 'load' 'tmp_last_V_load' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_user_V_load = load i16* %tmp_user_V" [src/modules.hpp:846]   --->   Operation 57 'load' 'tmp_user_V_load' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_dest_V_load = load i8* %tmp_dest_V" [src/modules.hpp:846]   --->   Operation 58 'load' 'tmp_dest_V_load' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_id_V_load = load i8* %tmp_id_V" [src/modules.hpp:846]   --->   Operation 59 'load' 'tmp_id_V_load' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 0, i8 %tmp_id_V_load, i8 %tmp_dest_V_load, i16 %tmp_user_V_load, i1 %tmp_last_V_load)" [src/modules.hpp:846]   --->   Operation 60 'write' <Predicate = (!tmp_7)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 61 'br' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.83ns)   --->   "%empty_1254 = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V1, i8* %in_V_id_V2, i8* %in_V_dest_V3, i16* %in_V_user_V4, i1* %in_V_last_V5)" [src/modules.hpp:842]   --->   Operation 62 'read' 'empty_1254' <Predicate = (tmp_7)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_data_V_9 = extractvalue { i512, i8, i8, i16, i1 } %empty_1254, 0" [src/modules.hpp:842]   --->   Operation 63 'extractvalue' 'tmp_data_V_9' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_id_V_4 = extractvalue { i512, i8, i8, i16, i1 } %empty_1254, 1" [src/modules.hpp:842]   --->   Operation 64 'extractvalue' 'tmp_id_V_4' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_dest_V_4 = extractvalue { i512, i8, i8, i16, i1 } %empty_1254, 2" [src/modules.hpp:842]   --->   Operation 65 'extractvalue' 'tmp_dest_V_4' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_user_V_4 = extractvalue { i512, i8, i8, i16, i1 } %empty_1254, 3" [src/modules.hpp:842]   --->   Operation 66 'extractvalue' 'tmp_user_V_4' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_last_V_4 = extractvalue { i512, i8, i8, i16, i1 } %empty_1254, 4" [src/modules.hpp:842]   --->   Operation 67 'extractvalue' 'tmp_last_V_4' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %tmp_data_V_9, i8 %tmp_id_V_4, i8 %tmp_dest_V_4, i16 %tmp_user_V_4, i1 %tmp_last_V_4)" [src/modules.hpp:843]   --->   Operation 68 'write' <Predicate = (tmp_7)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 69 [1/1] (0.65ns)   --->   "store i8 %tmp_id_V_4, i8* %tmp_id_V" [src/modules.hpp:842]   --->   Operation 69 'store' <Predicate = (tmp_7)> <Delay = 0.65>
ST_4 : Operation 70 [1/1] (0.65ns)   --->   "store i8 %tmp_dest_V_4, i8* %tmp_dest_V" [src/modules.hpp:842]   --->   Operation 70 'store' <Predicate = (tmp_7)> <Delay = 0.65>
ST_4 : Operation 71 [1/1] (0.65ns)   --->   "store i16 %tmp_user_V_4, i16* %tmp_user_V" [src/modules.hpp:842]   --->   Operation 71 'store' <Predicate = (tmp_7)> <Delay = 0.65>
ST_4 : Operation 72 [1/1] (0.65ns)   --->   "store i1 %tmp_last_V_4, i1* %tmp_last_V" [src/modules.hpp:842]   --->   Operation 72 'store' <Predicate = (tmp_7)> <Delay = 0.65>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br label %3" [src/modules.hpp:844]   --->   Operation 73 'br' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%empty_1255 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str58, i32 %tmp_8)" [src/modules.hpp:848]   --->   Operation 74 'specregionend' 'empty_1255' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%empty_1256 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str57, i32 %tmp_5)" [src/modules.hpp:849]   --->   Operation 75 'specregionend' 'empty_1256' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br label %0" [src/modules.hpp:836]   --->   Operation 76 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "ret void" [src/modules.hpp:850]   --->   Operation 77 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_data_V1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_id_V2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_dest_V3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_user_V4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_last_V5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_last_V      (alloca           ) [ 011110]
tmp_user_V      (alloca           ) [ 011110]
tmp_dest_V      (alloca           ) [ 011110]
tmp_id_V        (alloca           ) [ 011110]
empty           (read             ) [ 000000]
tmp_data_V_25   (extractvalue     ) [ 001000]
tmp_id_V_3      (extractvalue     ) [ 001000]
tmp_dest_V_3    (extractvalue     ) [ 001000]
tmp_user_V_3    (extractvalue     ) [ 001000]
tmp_last_V_3    (extractvalue     ) [ 001000]
Nc_2            (trunc            ) [ 001110]
tmp_21          (trunc            ) [ 000000]
tmp_22          (partselect       ) [ 000000]
icmp            (icmp             ) [ 001000]
tmp_3           (icmp             ) [ 001000]
StgValue_21     (store            ) [ 000000]
StgValue_22     (store            ) [ 000000]
StgValue_23     (store            ) [ 000000]
StgValue_24     (store            ) [ 000000]
StgValue_25     (specinterface    ) [ 000000]
StgValue_26     (specinterface    ) [ 000000]
StgValue_27     (specinterface    ) [ 000000]
StgValue_28     (specinterface    ) [ 000000]
StgValue_29     (specinterface    ) [ 000000]
StgValue_30     (specinterface    ) [ 000000]
StgValue_31     (specinterface    ) [ 000000]
StgValue_32     (specinterface    ) [ 000000]
StgValue_33     (specinterface    ) [ 000000]
StgValue_34     (specinterface    ) [ 000000]
tmp_4           (add              ) [ 000000]
tmp_6           (partselect       ) [ 000000]
Nc              (bitconcatenate   ) [ 000000]
sel_tmp         (select           ) [ 000000]
sel_tmp1        (xor              ) [ 000000]
sel_tmp2        (and              ) [ 000000]
val_assign      (select           ) [ 000110]
tmp             (bitconcatenate   ) [ 000000]
p_Result_s      (partset          ) [ 000000]
StgValue_44     (write            ) [ 000000]
StgValue_45     (br               ) [ 001110]
i               (phi              ) [ 000100]
exitcond        (icmp             ) [ 000110]
i_1             (add              ) [ 001110]
StgValue_49     (br               ) [ 000000]
tmp_7           (icmp             ) [ 000110]
StgValue_51     (br               ) [ 000000]
tmp_5           (specregionbegin  ) [ 000000]
StgValue_53     (speclooptripcount) [ 000000]
tmp_8           (specregionbegin  ) [ 000000]
StgValue_55     (specpipeline     ) [ 000000]
tmp_last_V_load (load             ) [ 000000]
tmp_user_V_load (load             ) [ 000000]
tmp_dest_V_load (load             ) [ 000000]
tmp_id_V_load   (load             ) [ 000000]
StgValue_60     (write            ) [ 000000]
StgValue_61     (br               ) [ 000000]
empty_1254      (read             ) [ 000000]
tmp_data_V_9    (extractvalue     ) [ 000000]
tmp_id_V_4      (extractvalue     ) [ 000000]
tmp_dest_V_4    (extractvalue     ) [ 000000]
tmp_user_V_4    (extractvalue     ) [ 000000]
tmp_last_V_4    (extractvalue     ) [ 000000]
StgValue_68     (write            ) [ 000000]
StgValue_69     (store            ) [ 000000]
StgValue_70     (store            ) [ 000000]
StgValue_71     (store            ) [ 000000]
StgValue_72     (store            ) [ 000000]
StgValue_73     (br               ) [ 000000]
empty_1255      (specregionend    ) [ 000000]
empty_1256      (specregionend    ) [ 000000]
StgValue_76     (br               ) [ 001110]
StgValue_77     (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_data_V1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_data_V1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V_id_V2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_id_V2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_V_dest_V3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_dest_V3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_V_user_V4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_user_V4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_V_last_V5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_last_V5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_V_user_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str312"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str313"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str314"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str315"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str316"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str317"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str305"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str306"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str307"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str308"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str309"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str310"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str298"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str299"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str300"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str301"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str302"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str303"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str291"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str292"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str293"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str294"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str295"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str296"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str284"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str285"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str286"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str287"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str288"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str289"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str277"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str278"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str279"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str280"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str281"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str282"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str263"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str264"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str265"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str266"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str267"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str268"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str249"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str250"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str251"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str252"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str253"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str254"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str235"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str236"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str237"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str238"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str239"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str240"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str221"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str222"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str223"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str224"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str225"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str226"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i28.i4"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i512.i512.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_last_V_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_user_V_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_user_V/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_dest_V_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_dest_V/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_id_V_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_id_V/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="545" slack="0"/>
<pin id="216" dir="0" index="1" bw="512" slack="0"/>
<pin id="217" dir="0" index="2" bw="8" slack="0"/>
<pin id="218" dir="0" index="3" bw="8" slack="0"/>
<pin id="219" dir="0" index="4" bw="16" slack="0"/>
<pin id="220" dir="0" index="5" bw="1" slack="0"/>
<pin id="221" dir="1" index="6" bw="545" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 empty_1254/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_write_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="512" slack="0"/>
<pin id="231" dir="0" index="2" bw="8" slack="0"/>
<pin id="232" dir="0" index="3" bw="8" slack="0"/>
<pin id="233" dir="0" index="4" bw="16" slack="0"/>
<pin id="234" dir="0" index="5" bw="1" slack="0"/>
<pin id="235" dir="0" index="6" bw="512" slack="0"/>
<pin id="236" dir="0" index="7" bw="8" slack="0"/>
<pin id="237" dir="0" index="8" bw="8" slack="0"/>
<pin id="238" dir="0" index="9" bw="16" slack="0"/>
<pin id="239" dir="0" index="10" bw="1" slack="0"/>
<pin id="240" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_44/2 StgValue_60/4 StgValue_68/4 "/>
</bind>
</comp>

<comp id="248" class="1005" name="i_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="i_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="545" slack="0"/>
<pin id="261" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_25/1 tmp_data_V_9/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="545" slack="0"/>
<pin id="266" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V_3/1 tmp_id_V_4/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="545" slack="0"/>
<pin id="271" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V_3/1 tmp_dest_V_4/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="545" slack="0"/>
<pin id="276" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_3/1 tmp_user_V_4/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="545" slack="0"/>
<pin id="281" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_3/1 tmp_last_V_4/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_21/1 StgValue_69/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_22/1 StgValue_70/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_23/1 StgValue_71/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_24/1 StgValue_72/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="Nc_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="512" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Nc_2/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_21_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="512" slack="0"/>
<pin id="310" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_22_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="28" slack="0"/>
<pin id="314" dir="0" index="1" bw="512" slack="0"/>
<pin id="315" dir="0" index="2" bw="4" slack="0"/>
<pin id="316" dir="0" index="3" bw="6" slack="0"/>
<pin id="317" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="28" slack="0"/>
<pin id="324" dir="0" index="1" bw="28" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_3_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="0" index="1" bw="4" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_4_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="1"/>
<pin id="337" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_6_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="28" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="0" index="2" bw="4" slack="0"/>
<pin id="343" dir="0" index="3" bw="6" slack="0"/>
<pin id="344" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="Nc_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="28" slack="0"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Nc/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sel_tmp_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="0" index="2" bw="32" slack="0"/>
<pin id="361" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sel_tmp1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sel_tmp2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="val_assign_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="1"/>
<pin id="377" dir="0" index="2" bw="32" slack="0"/>
<pin id="378" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_assign/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="1"/>
<pin id="384" dir="0" index="2" bw="32" slack="0"/>
<pin id="385" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_Result_s_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="512" slack="0"/>
<pin id="390" dir="0" index="1" bw="512" slack="1"/>
<pin id="391" dir="0" index="2" bw="64" slack="0"/>
<pin id="392" dir="0" index="3" bw="1" slack="0"/>
<pin id="393" dir="0" index="4" bw="7" slack="0"/>
<pin id="394" dir="1" index="5" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="exitcond_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="1"/>
<pin id="403" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="i_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_7_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="2"/>
<pin id="414" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_last_V_load_load_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="3"/>
<pin id="418" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_last_V_load/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_user_V_load_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="3"/>
<pin id="422" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_user_V_load/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_dest_V_load_load_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="3"/>
<pin id="426" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_dest_V_load/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_id_V_load_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="3"/>
<pin id="430" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_id_V_load/4 "/>
</bind>
</comp>

<comp id="432" class="1005" name="tmp_last_V_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="438" class="1005" name="tmp_user_V_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="0"/>
<pin id="440" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="444" class="1005" name="tmp_dest_V_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="450" class="1005" name="tmp_id_V_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="0"/>
<pin id="452" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="456" class="1005" name="tmp_data_V_25_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="512" slack="1"/>
<pin id="458" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_25 "/>
</bind>
</comp>

<comp id="461" class="1005" name="tmp_id_V_3_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="1"/>
<pin id="463" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_3 "/>
</bind>
</comp>

<comp id="466" class="1005" name="tmp_dest_V_3_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="1"/>
<pin id="468" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V_3 "/>
</bind>
</comp>

<comp id="471" class="1005" name="tmp_user_V_3_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="1"/>
<pin id="473" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_3 "/>
</bind>
</comp>

<comp id="476" class="1005" name="tmp_last_V_3_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="1"/>
<pin id="478" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_3 "/>
</bind>
</comp>

<comp id="481" class="1005" name="Nc_2_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Nc_2 "/>
</bind>
</comp>

<comp id="489" class="1005" name="icmp_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="495" class="1005" name="tmp_3_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="1"/>
<pin id="497" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="500" class="1005" name="val_assign_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_assign "/>
</bind>
</comp>

<comp id="505" class="1005" name="exitcond_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="1"/>
<pin id="507" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="509" class="1005" name="i_1_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="514" class="1005" name="tmp_7_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="1"/>
<pin id="516" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="201"><net_src comp="20" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="20" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="20" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="222"><net_src comp="22" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="2" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="4" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="226"><net_src comp="6" pin="0"/><net_sink comp="214" pin=4"/></net>

<net id="227"><net_src comp="8" pin="0"/><net_sink comp="214" pin=5"/></net>

<net id="241"><net_src comp="176" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="242"><net_src comp="10" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="243"><net_src comp="12" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="244"><net_src comp="14" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="245"><net_src comp="16" pin="0"/><net_sink comp="228" pin=4"/></net>

<net id="246"><net_src comp="18" pin="0"/><net_sink comp="228" pin=5"/></net>

<net id="247"><net_src comp="194" pin="0"/><net_sink comp="228" pin=6"/></net>

<net id="251"><net_src comp="38" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="214" pin="6"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="228" pin=6"/></net>

<net id="267"><net_src comp="214" pin="6"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="228" pin=7"/></net>

<net id="272"><net_src comp="214" pin="6"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="228" pin=8"/></net>

<net id="277"><net_src comp="214" pin="6"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="228" pin=9"/></net>

<net id="282"><net_src comp="214" pin="6"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="228" pin=10"/></net>

<net id="288"><net_src comp="264" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="269" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="274" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="279" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="259" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="259" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="24" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="259" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="26" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="28" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="326"><net_src comp="312" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="30" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="308" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="32" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="50" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="164" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="334" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="26" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="348"><net_src comp="28" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="354"><net_src comp="166" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="339" pin="4"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="32" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="362"><net_src comp="50" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="363"><net_src comp="349" pin="3"/><net_sink comp="357" pin=2"/></net>

<net id="368"><net_src comp="168" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="364" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="369" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="357" pin="3"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="170" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="374" pin="3"/><net_sink comp="381" pin=2"/></net>

<net id="395"><net_src comp="172" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="381" pin="3"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="38" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="398"><net_src comp="174" pin="0"/><net_sink comp="388" pin=4"/></net>

<net id="399"><net_src comp="388" pin="5"/><net_sink comp="228" pin=6"/></net>

<net id="404"><net_src comp="252" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="252" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="20" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="252" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="416" pin="1"/><net_sink comp="228" pin=10"/></net>

<net id="423"><net_src comp="420" pin="1"/><net_sink comp="228" pin=9"/></net>

<net id="427"><net_src comp="424" pin="1"/><net_sink comp="228" pin=8"/></net>

<net id="431"><net_src comp="428" pin="1"/><net_sink comp="228" pin=7"/></net>

<net id="435"><net_src comp="198" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="441"><net_src comp="202" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="447"><net_src comp="206" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="453"><net_src comp="210" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="459"><net_src comp="259" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="464"><net_src comp="264" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="228" pin=7"/></net>

<net id="469"><net_src comp="269" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="228" pin=8"/></net>

<net id="474"><net_src comp="274" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="228" pin=9"/></net>

<net id="479"><net_src comp="279" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="228" pin=10"/></net>

<net id="484"><net_src comp="304" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="487"><net_src comp="481" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="488"><net_src comp="481" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="492"><net_src comp="322" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="498"><net_src comp="328" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="503"><net_src comp="374" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="508"><net_src comp="400" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="405" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="517"><net_src comp="411" pin="2"/><net_sink comp="514" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_data_V | {2 4 }
	Port: out_V_id_V | {2 4 }
	Port: out_V_dest_V | {2 4 }
	Port: out_V_user_V | {2 4 }
	Port: out_V_last_V | {2 4 }
 - Input state : 
	Port: AttentionMatmulQuant : in_V_data_V1 | {1 4 }
	Port: AttentionMatmulQuant : in_V_id_V2 | {1 4 }
	Port: AttentionMatmulQuant : in_V_dest_V3 | {1 4 }
	Port: AttentionMatmulQuant : in_V_user_V4 | {1 4 }
	Port: AttentionMatmulQuant : in_V_last_V5 | {1 4 }
  - Chain level:
	State 1
		Nc_2 : 1
		tmp_21 : 1
		tmp_22 : 1
		icmp : 2
		tmp_3 : 2
		StgValue_21 : 1
		StgValue_22 : 1
		StgValue_23 : 1
		StgValue_24 : 1
	State 2
		tmp_6 : 1
		Nc : 2
		sel_tmp : 3
		val_assign : 4
		tmp : 5
		p_Result_s : 6
		StgValue_44 : 7
	State 3
		exitcond : 1
		i_1 : 1
		StgValue_49 : 2
		tmp_7 : 1
		StgValue_51 : 2
	State 4
		StgValue_60 : 1
		StgValue_68 : 1
		StgValue_69 : 1
		StgValue_70 : 1
		StgValue_71 : 1
		StgValue_72 : 1
		empty_1255 : 1
		empty_1256 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |    tmp_4_fu_334   |    0    |    39   |
|          |     i_1_fu_405    |    0    |    39   |
|----------|-------------------|---------|---------|
|          |    icmp_fu_322    |    0    |    20   |
|   icmp   |    tmp_3_fu_328   |    0    |    9    |
|          |  exitcond_fu_400  |    0    |    20   |
|          |    tmp_7_fu_411   |    0    |    20   |
|----------|-------------------|---------|---------|
|  select  |   sel_tmp_fu_357  |    0    |    32   |
|          | val_assign_fu_374 |    0    |    32   |
|----------|-------------------|---------|---------|
|    xor   |  sel_tmp1_fu_364  |    0    |    2    |
|----------|-------------------|---------|---------|
|    and   |  sel_tmp2_fu_369  |    0    |    2    |
|----------|-------------------|---------|---------|
|   read   |  grp_read_fu_214  |    0    |    0    |
|----------|-------------------|---------|---------|
|   write  |  grp_write_fu_228 |    0    |    0    |
|----------|-------------------|---------|---------|
|          |     grp_fu_259    |    0    |    0    |
|          |     grp_fu_264    |    0    |    0    |
|extractvalue|     grp_fu_269    |    0    |    0    |
|          |     grp_fu_274    |    0    |    0    |
|          |     grp_fu_279    |    0    |    0    |
|----------|-------------------|---------|---------|
|   trunc  |    Nc_2_fu_304    |    0    |    0    |
|          |   tmp_21_fu_308   |    0    |    0    |
|----------|-------------------|---------|---------|
|partselect|   tmp_22_fu_312   |    0    |    0    |
|          |    tmp_6_fu_339   |    0    |    0    |
|----------|-------------------|---------|---------|
|bitconcatenate|     Nc_fu_349     |    0    |    0    |
|          |     tmp_fu_381    |    0    |    0    |
|----------|-------------------|---------|---------|
|  partset | p_Result_s_fu_388 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |   215   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     Nc_2_reg_481    |   32   |
|   exitcond_reg_505  |    1   |
|     i_1_reg_509     |   32   |
|      i_reg_248      |   32   |
|     icmp_reg_489    |    1   |
|    tmp_3_reg_495    |    1   |
|    tmp_7_reg_514    |    1   |
|tmp_data_V_25_reg_456|   512  |
| tmp_dest_V_3_reg_466|    8   |
|  tmp_dest_V_reg_444 |    8   |
|  tmp_id_V_3_reg_461 |    8   |
|   tmp_id_V_reg_450  |    8   |
| tmp_last_V_3_reg_476|    1   |
|  tmp_last_V_reg_432 |    1   |
| tmp_user_V_3_reg_471|   16   |
|  tmp_user_V_reg_438 |   16   |
|  val_assign_reg_500 |   32   |
+---------------------+--------+
|        Total        |   710  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_228 |  p6  |   3  |  512 |  1536  ||    15   |
| grp_write_fu_228 |  p7  |   3  |   8  |   24   ||    15   |
| grp_write_fu_228 |  p8  |   3  |   8  |   24   ||    15   |
| grp_write_fu_228 |  p9  |   3  |  16  |   48   ||    15   |
| grp_write_fu_228 |  p10 |   3  |   1  |    3   ||    15   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1635  || 3.37375 ||    75   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   215  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   75   |
|  Register |    -   |   710  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   710  |   290  |
+-----------+--------+--------+--------+
