vhdl work "D:\git repositories\vlsi-system-design\lab\lab 7 - finite state machine\fsm_ise\mealy.vhd"
