<!doctype html>
<html lang="fr">
<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="description" content="2nd RISC-V Week: 3rd RISC-V Meeting + OpenHW Day">
    <title>
      2nd RISC-V Week: 3rd RISC-V Meeting + OpenHW Day
    </title>

    <link rel="stylesheet" href="https://unpkg.com/purecss@1.0.0/build/pure-min.css" integrity="sha384-" crossorigin="anonymous">

    <!--[if lte IE 8]>
        <link rel="stylesheet" href="https://unpkg.com/purecss@1.0.0/build/grids-responsive-old-ie-min.css">
    <![endif]-->
    <!--[if gt IE 8]><!-->
        <link rel="stylesheet" href="https://unpkg.com/purecss@1.0.0/build/grids-responsive-min.css">
    <!--<![endif]-->

    <link rel="stylesheet" href="https://netdna.bootstrapcdn.com/font-awesome/4.0.3/css/font-awesome.css">

        <!--[if lte IE 8]>
            <link rel="stylesheet" href="css/layouts/marketing-old-ie.css">
        <![endif]-->
        <!--[if gt IE 8]><!-->
            <link rel="stylesheet" href="css/layouts/side-menu.css">
        <!--<![endif]-->
</head>
	<body>
<style>
A:link    { color: #273272 }
A:visited { color: #273272 }
A:hover   { color: #f7b217 }
B, Strong { color: #273272 }
HR        { color: #f7b217;
            margin-top:    0.15em;
            margin-bottom: 0.20em;
            margin-left:   2.00em;
            margin-right:  2.00em; }
H1        { color: #273272 }
H2        { color: #f7b217 }
H3        { color: #0a6b7c }
</style>

<p style="text-align: center">
  <img src="media/RISC-V-2021-03-Week.jpg" alt="2nd RISC-V Week Banner" style="width: 90%;" />
</p>
<H1 style="text-align: center">
  Two RISC-V events over 3 days!
</H1>
<H2 style="text-align: center">
  “3rd RISC-V Meeting” on March 30-31</br>
  “OpenHW Day” on April 1
</H2>
<H1 style="text-align: center">
  Online + Rennes, Paris (Palaiseau) & Grenoble
</H1>
<H2 style="text-align: center">
  Registration will be open by February 26th<br />
  Final program and timetable will be published by March 4th
</H2>
<div class="pure-menu pure-menu-horizontal">
  <hr>
    <ul class="pure-menu-list">
      <li class="pure-menu-item">
      	<a href="./index.html" class="pure-menu-link">Your Week</a>
      </li>
      <li class="pure-menu-item">
	<a href="./program-riscv-meetings.html" class="pure-menu-link">March 30 & 31</a>
      </li>
      <li class="pure-menu-item">
	<a href="./program-openhw-day.html" class="pure-menu-link">April 1</a>
      </li>
      <!-- <li class="pure-menu-item"> -->
      <!-- 	<a href="/program.html" class="pure-menu-link">Advance Program</a> -->
      <!-- </li> -->
      <li class="pure-menu-item">
	<a href="./sponsors.html" class="pure-menu-link">Sponsors</a>
      </li>
      <li class="pure-menu-item">
	<a href="./registration.html" class="pure-menu-link">Registration</a>
      </li>
      <li class="pure-menu-item">
	<a href="./venues.html" class="pure-menu-link">Venues</a>
      </li>
      <li class="pure-menu-item">
	<a href="../about-series.html" class="pure-menu-link">About & Series</a>
      </li>
    </ul>
  <hr>
</div>

<div id="main">
    <div class="content">
        <h1>Advance Program of the RISC-V Week</h1>
<p>This is our draft agenda for the 3rd RISC-V Meeting. This page is not yet online and is only accessible directly by its URL – i.e. it is not yet linked from the conference main site.</p>
<p>The timing is in Paris local time, or CET. Be aware that we will switch to summer time two days before the conference, on Sunday March 28th.</p>
<p>The description of the talks and biographies are <a href="https://open-src-soc.org/2021-03/program-riscv-meetings.html">available here</a>, from our main site.</p>
<p><strong>Please double check your date, time, talk desc. and bio. and report any issue to <a href="mailto:christian.fabre1@cea.fr?subject=3rd%20RISC-V%20Meeting%20--%20Agenda%20bug">Christian Fabre</a> before Friday February 26th, midnight AoE (Anywhere on Earth)</strong>.</p>
<h2>Thuesday March 30th</h2>
<table>
<thead>
<tr class="header">
<th>Time</th>
<th>Speaker, <em>Chair</em></th>
<th>Title</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>08h30</td>
<td>Mr X</td>
<td>Welcome Address from the IRT-NanoElec</td>
</tr>
<tr class="even">
<td>08h45</td>
<td>Christian Fabre</td>
<td>Overview of the “2nd RISC-V Week” and “3rd RISC-V Meeting”</td>
</tr>
<tr class="odd">
<td>09h00</td>
<td>Gernot Heiser</td>
<td>Keynote – seL4 and RISC-V: Taking security to the next level</td>
</tr>
<tr class="even">
<td>10h00</td>
<td><em>Olivier Savry</em></td>
<td><em>Session A: µarchitecture Security</em></td>
</tr>
<tr class="odd">
<td>10h00</td>
<td>Mathieu Escouteloup</td>
<td>Preventing timing information leakages from the microarchitecture</td>
</tr>
<tr class="even">
<td>10h15</td>
<td>Thomas Hiscock</td>
<td>Leveraging the LLVM framework and memory encryption to provide low overhead runtime pointer integrity checking</td>
</tr>
<tr class="odd">
<td>10h30</td>
<td>Simon Rokicki</td>
<td>Mitigating Spectre Attacks on a RISC-V DBT-Based Processor</td>
</tr>
<tr class="even">
<td>10h45</td>
<td><em>Olivier Savry</em></td>
<td><em>Pannel with Mathieu, Thomas &amp; Simon on Security of µarchitectures</em></td>
</tr>
<tr class="odd">
<td>11h00</td>
<td></td>
<td><strong>Break</strong></td>
</tr>
<tr class="even">
<td>11h15</td>
<td>Lucilla Sioli</td>
<td>Keynote – TBA</td>
</tr>
<tr class="odd">
<td>12h00</td>
<td><em>Marion Andrillat</em></td>
<td><em>Session B: on RISC-V ecosystems</em></td>
</tr>
<tr class="even">
<td>12h00</td>
<td>Pierre Sel</td>
<td>RISC-V in China (TBC)</td>
</tr>
<tr class="odd">
<td>12h15</td>
<td>Kholdoun Torki</td>
<td>CMP Services for ASIC Prototyping, An Overview</td>
</tr>
<tr class="even">
<td>12h30</td>
<td>Mr X</td>
<td>(MESRI, TBC)</td>
</tr>
<tr class="odd">
<td>12h45</td>
<td><em>Marion Andrillat</em></td>
<td><em>Pannel with Pierre, Kholdoun, X on RISC-V ecosystems</em></td>
</tr>
<tr class="even">
<td>13h00</td>
<td></td>
<td><strong>Lunch</strong></td>
</tr>
<tr class="odd">
<td>14h00</td>
<td>Rishiyur S. Nikhil</td>
<td>Tutorial – An Introduction to the Official Formal Specification of the RISC-V ISA</td>
</tr>
<tr class="even">
<td>15h00</td>
<td><em>Damien Couroussé</em></td>
<td><em>Session C: compilation and RISC-V</em></td>
</tr>
<tr class="odd">
<td>15h00</td>
<td>François de Ferrière</td>
<td>A Compiler Approach to Cyber-Security</td>
</tr>
<tr class="even">
<td>15h15</td>
<td>David Monniaux</td>
<td>Scheduling for the CompCert verified compiler</td>
</tr>
<tr class="odd">
<td>15h30</td>
<td>Gabriel Scherer</td>
<td>Why programming language research likes new architectures</td>
</tr>
<tr class="even">
<td>15h45</td>
<td><em>Damien Couroussé</em></td>
<td><em>Pannel with François, David, &amp; Gabriel on RISC-V and compilation</em></td>
</tr>
<tr class="odd">
<td>16h00</td>
<td></td>
<td><strong>Break</strong></td>
</tr>
<tr class="even">
<td>16h15</td>
<td><em>Frédéric Pétrot</em></td>
<td><em>Session D: RISC-V and Hypervisor, Operating Systems and Virtual Machines</em></td>
</tr>
<tr class="odd">
<td>16h15</td>
<td>Nils-Johan Wessman</td>
<td>NOEL-V RISC-V Processor latest development roadmap and applications</td>
</tr>
<tr class="even">
<td>16h30</td>
<td>Martin Děcký</td>
<td>RISC-V and Microkernel-based Operating Systems: Lessons Learned</td>
</tr>
<tr class="odd">
<td>16h45</td>
<td>Christos Kotselidis</td>
<td>MaxineVM: Enabling HW/SW Co-design of managed languages on RISC-V</td>
</tr>
<tr class="even">
<td>17h00</td>
<td><em>Frédéric Pétrot</em></td>
<td><em>Pannel with Nils-Johan, Martin &amp; Christos on Hypervisor, Operating Systems, Virtual Machines and RISC-V</em></td>
</tr>
<tr class="odd">
<td>17h15</td>
<td></td>
<td><em>End of 1st Day of the 3rd RISC-V Meeting</em></td>
</tr>
</tbody>
</table>
<h2>Wednesday March 31st</h2>
<table>
<thead>
<tr class="header">
<th>Time</th>
<th>Speaker, <em>Chair</em></th>
<th>Title</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>09h00</td>
<td>Luca Benini</td>
<td>Keynote – Seven Chips in Seven Years</td>
</tr>
<tr class="even">
<td>10h00</td>
<td><em>Olivier Sentieys</em></td>
<td><em>Session E: RISC-V cores and codesign solutions</em></td>
</tr>
<tr class="odd">
<td>10h00</td>
<td>Alexander Redkin</td>
<td>Syntacore open source &amp; commercial RISC-V IP solutions</td>
</tr>
<tr class="even">
<td>10h15</td>
<td>Roger Espasa</td>
<td>SemiDynamics' High Bandwidth RISC-V Cores</td>
</tr>
<tr class="odd">
<td>10h30</td>
<td>Iakovos Stamoulis</td>
<td>Neox, RISC-V based GPU Processor</td>
</tr>
<tr class="even">
<td>10h45</td>
<td>Mélaine Facon</td>
<td>Codasip - Solving your on-chip processing challenges</td>
</tr>
<tr class="odd">
<td>11h00</td>
<td><em>Olivier Sentieys</em></td>
<td><em>Pannel with Alexander, Roger, Iakovos, &amp; Mélaine on RISC-V cores and codesign solutions</em></td>
</tr>
<tr class="even">
<td>11h15</td>
<td></td>
<td><strong>Break</strong></td>
</tr>
<tr class="odd">
<td>11h30</td>
<td><em>Romain Dolbeau</em></td>
<td><em>Session F: The road to RISC-V in High-Performance Computing</em></td>
</tr>
<tr class="even">
<td>11h30</td>
<td>Jesús Labarta</td>
<td>The RISC-V vector processor in EPI</td>
</tr>
<tr class="odd">
<td>11h45</td>
<td>Arthur Perais</td>
<td>RISC-V for High Performance General Purpose Cores</td>
</tr>
<tr class="even">
<td>12h00</td>
<td>Atif Zafar</td>
<td>RV64X, An Open Source RISC-V GPU ISA Extension</td>
</tr>
<tr class="odd">
<td>12h15</td>
<td><em>Romain Dolbeau</em></td>
<td><em>Pannel with Jesús, Arthur, &amp; Atif on the road to RISC-V on HPC</em></td>
</tr>
<tr class="even">
<td>12h30</td>
<td></td>
<td><strong>Lunch</strong></td>
</tr>
<tr class="odd">
<td>13h30</td>
<td>Gabriel L. Somlo</td>
<td>Tutorial – Toward a Libre Self-Hosting RISC-V Computer</td>
</tr>
<tr class="even">
<td>14h30</td>
<td><em>Thierry Collette</em></td>
<td><em>Session G: RISC-V extensibility</em></td>
</tr>
<tr class="odd">
<td>14h30</td>
<td>Yann Loisel</td>
<td>A dynamic, authenticated secure debug scheme on RISC-V cores</td>
</tr>
<tr class="even">
<td>14H45</td>
<td>Charlie Su</td>
<td>Accelerating Data Processing with RISC-V P, V and Custom Extensions</td>
</tr>
<tr class="odd">
<td>15h00</td>
<td>Etienne Tehrani</td>
<td>RISC-V LW-Cryptographic Extension</td>
</tr>
<tr class="even">
<td>15h15</td>
<td><em>Thierry Collette</em></td>
<td><em>Pannel with Yann, Charlie &amp; Etienne on RISC-V extensibility</em></td>
</tr>
<tr class="odd">
<td>15h30</td>
<td></td>
<td><strong>Break</strong></td>
</tr>
<tr class="even">
<td>15h45</td>
<td>Dominic Rizzo</td>
<td>Tutorial – OpenTitan, the Technology and the Community</td>
</tr>
<tr class="odd">
<td>16h45</td>
<td>Rick O'Connor</td>
<td>Overview of the OpenHW Group and the “OpenHW Day” tomorrow</td>
</tr>
<tr class="even">
<td>17h00</td>
<td></td>
<td><em>End of 2nd Day of the 3rd RISC-V Meeting</em></td>
</tr>
</tbody>
</table>
    </div> <!-- /content -->
</div> <!-- /main -->

<footer id="footer">
    <div class="footer is-center">
        Site generated by <a href="http://jaspervdj.be/hakyll">Hakyll</a>
        and <a href="http://johnmacfarlane.net/pandoc">pandoc</a>
        −
         <a href="https://github.com/open-src-soc/open-src-soc.github.io/commits/master">Page last modified Thu, 25 Feb 2021 16:34:01 +0100</a> 
    </div>
</footer>

<script src="js/ui.js"></script>

</body>
</html>
