<module name="PRU_ICSSG0_PR1_ICSS_UART_UART_SLV" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ICSSG_RBR_TBR" acronym="ICSSG_RBR_TBR" offset="0x0" width="32" description="Registers">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TBR_DATA" width="10" begin="17" end="8" resetval="0x0" description="Transmit Buffer Register" range="" rwaccess="W"/>
    <bitfield id="RBR_DATA" width="8" begin="7" end="0" resetval="0x0" description="Receive Buffer Register" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_INT_EN" acronym="ICSSG_INT_EN" offset="0x4" width="32" description="UART Interrupt Enable Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EDSSI" width="1" begin="3" end="3" resetval="0x0" description="Enable for Modem Status Interrupt" range="" rwaccess="RW"/>
    <bitfield id="ELSI" width="1" begin="2" end="2" resetval="0x0" description="Enable for Receiver Line Status Interrupt" range="" rwaccess="RW"/>
    <bitfield id="ETBEI" width="1" begin="1" end="1" resetval="0x0" description="Enable for Transmitter Holding Register Empty Interrupt" range="" rwaccess="RW"/>
    <bitfield id="ERBI" width="1" begin="0" end="0" resetval="0x0" description="Enable for Receiver Data Available Interrupt" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_INT_FIFO" acronym="ICSSG_INT_FIFO" offset="0x8" width="32" description="Interrupt Identification Register / FIFO Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FCR_RXFIFTL" width="2" begin="15" end="14" resetval="0x0" description="Receiver Trigger Level" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="13" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FCR_DMAMODE1" width="1" begin="11" end="11" resetval="0x0" description="DMA Mode Select" range="" rwaccess="W"/>
    <bitfield id="FCR_TXCLR" width="1" begin="10" end="10" resetval="0x0" description="Transmitter FIFO Reset" range="" rwaccess="W"/>
    <bitfield id="FCR_RXCLR" width="1" begin="9" end="9" resetval="0x0" description="Receiver FIFO Reset" range="" rwaccess="W"/>
    <bitfield id="FCR_FIFOEN" width="1" begin="8" end="8" resetval="0x0" description="FIFO Enable Register" range="" rwaccess="W"/>
    <bitfield id="IIR_FIFOEN" width="2" begin="7" end="6" resetval="0x0" description="FIFOs enabled" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="IIR_INTID" width="3" begin="3" end="1" resetval="0x0" description="Interrupt Type" range="" rwaccess="R"/>
    <bitfield id="IIR_IPEND" width="1" begin="0" end="0" resetval="0x1" description="Receiver Data Available Interrupt Pending" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_LCTR" acronym="ICSSG_LCTR" offset="0xC" width="32" description="Line Control Register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DLAB" width="1" begin="7" end="7" resetval="0x0" description="Divisor Latch Access Bit" range="" rwaccess="RW"/>
    <bitfield id="BC" width="1" begin="6" end="6" resetval="0x0" description="Break Control" range="" rwaccess="RW"/>
    <bitfield id="SP" width="1" begin="5" end="5" resetval="0x0" description="Stick Parity" range="" rwaccess="RW"/>
    <bitfield id="EPS" width="1" begin="4" end="4" resetval="0x0" description="Even Parity Select" range="" rwaccess="RW"/>
    <bitfield id="PEN" width="1" begin="3" end="3" resetval="0x0" description="Parity Enable" range="" rwaccess="RW"/>
    <bitfield id="STB" width="1" begin="2" end="2" resetval="0x0" description="Number of Stop Bits" range="" rwaccess="RW"/>
    <bitfield id="WLS1" width="1" begin="1" end="1" resetval="0x0" description="Word Length Select Bit 1" range="" rwaccess="RW"/>
    <bitfield id="WLS0" width="1" begin="0" end="0" resetval="0x0" description="Word Length Select Bit 0" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_MCTR" acronym="ICSSG_MCTR" offset="0x10" width="32" description="Modem Control Register">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AFE" width="1" begin="5" end="5" resetval="0x0" description="Autoflow Control Enable" range="" rwaccess="RW"/>
    <bitfield id="LOOP" width="1" begin="4" end="4" resetval="0x0" description="LOOP Bit" range="" rwaccess="RW"/>
    <bitfield id="OUT2" width="1" begin="3" end="3" resetval="0x0" description="Out2 Bit" range="" rwaccess="RW"/>
    <bitfield id="OUT1" width="1" begin="2" end="2" resetval="0x0" description="Out1 Bit" range="" rwaccess="RW"/>
    <bitfield id="RTS" width="1" begin="1" end="1" resetval="0x0" description="Ready to Send" range="" rwaccess="RW"/>
    <bitfield id="DTR" width="1" begin="0" end="0" resetval="0x0" description="Data Terminal Ready" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_LSR1" acronym="ICSSG_LSR1" offset="0x14" width="32" description="Line Status Register1">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="RXFIFOE" width="1" begin="7" end="7" resetval="0x0" description="Receiver FIFO Error" range="" rwaccess="R"/>
    <bitfield id="TEMT" width="1" begin="6" end="6" resetval="0x1" description="Transmitter Empty" range="" rwaccess="R"/>
    <bitfield id="THRE" width="1" begin="5" end="5" resetval="0x1" description="Transmitter Holding Register" range="" rwaccess="R"/>
    <bitfield id="BI" width="1" begin="4" end="4" resetval="0x0" description="Break Interrupt" range="" rwaccess="R"/>
    <bitfield id="FE" width="1" begin="3" end="3" resetval="0x0" description="Framing Error" range="" rwaccess="R"/>
    <bitfield id="PE" width="1" begin="2" end="2" resetval="0x0" description="Parity Error" range="" rwaccess="R"/>
    <bitfield id="OE" width="1" begin="1" end="1" resetval="0x0" description="Overrun Error" range="" rwaccess="R"/>
    <bitfield id="DR" width="1" begin="0" end="0" resetval="0x0" description="Data Ready" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_MSR" acronym="ICSSG_MSR" offset="0x18" width="32" description="Modem Status Register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CD" width="1" begin="7" end="7" resetval="0xX" description="Carrier Detect" range="" rwaccess="R"/>
    <bitfield id="RI" width="1" begin="6" end="6" resetval="0xX" description="Ring Indicator" range="" rwaccess="R"/>
    <bitfield id="DSR" width="1" begin="5" end="5" resetval="0xX" description="Data Set Ready" range="" rwaccess="R"/>
    <bitfield id="CTS" width="1" begin="4" end="4" resetval="0xX" description="Clear To Send" range="" rwaccess="R"/>
    <bitfield id="DCD" width="1" begin="3" end="3" resetval="0x0" description="Delta Carrier Detect" range="" rwaccess="R"/>
    <bitfield id="TERI" width="1" begin="2" end="2" resetval="0x0" description="Trailing Edge Ring Indicator" range="" rwaccess="R"/>
    <bitfield id="DDSR" width="1" begin="1" end="1" resetval="0x0" description="Delta Set Ready" range="" rwaccess="R"/>
    <bitfield id="DCTS" width="1" begin="0" end="0" resetval="0x0" description="Delta Clear To Send" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_SCRATCH" acronym="ICSSG_SCRATCH" offset="0x1C" width="32" description="UART Scratch Register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="Scratch Register Bits" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_DIVLSB" acronym="ICSSG_DIVLSB" offset="0x20" width="32" description="UART Divisor Register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DLL" width="8" begin="7" end="0" resetval="0x0" description="Divisor Latch [LSB]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_DIVMSB" acronym="ICSSG_DIVMSB" offset="0x24" width="32" description="UART Divisor Register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DLH" width="8" begin="7" end="0" resetval="0x0" description="Divisor Latch [MSB]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_PID" acronym="ICSSG_PID" offset="0x28" width="32" description="Peripheral ID Register">
    <bitfield id="PID" width="32" begin="31" end="0" resetval="0x44141102" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_PWR" acronym="ICSSG_PWR" offset="0x30" width="32" description="UART PowerManagement and Emulation Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="URST" width="1" begin="15" end="15" resetval="0x0" description="UART Reset Bit" range="" rwaccess="RW"/>
    <bitfield id="UTRST" width="1" begin="14" end="14" resetval="0x0" description="UART Transmitter Reset Bit" range="" rwaccess="RW"/>
    <bitfield id="URRST" width="1" begin="13" end="13" resetval="0x0" description="UART Receiver Reset Bit" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="12" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RES" width="1" begin="1" end="1" resetval="0x1" description="Free Bit" range="" rwaccess="R"/>
    <bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description="Free Bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_MODE" acronym="ICSSG_MODE" offset="0x34" width="32" description="UART Mode Definition Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="OSM_SEL" width="1" begin="0" end="0" resetval="0x0" description="Oversampling Mode Select" range="" rwaccess="RW"/>
  </register>
</module>
