// Seed: 1449055725
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    input wire id_2,
    input wand id_3,
    input supply1 id_4
    , id_14,
    output uwire id_5,
    output supply1 id_6,
    input wire id_7,
    input uwire id_8,
    output wand id_9,
    input wor id_10,
    output uwire id_11,
    output tri id_12
);
  assign id_14 = {id_7{id_4}};
  logic id_15;
  ;
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14,
      id_14,
      id_14,
      id_15,
      id_15
  );
  wire id_16;
endmodule
