#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-FLDUJ87
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Wed Aug 20 17:42:19 2025
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led[0]} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[0]} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[1]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[1]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[2]} LOC=C19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[2]} LOC=C19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[4]} LOC=A17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[4]} LOC=A17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[5]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[5]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[6]} LOC=C17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[6]} LOC=C17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[7]} LOC=B17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[7]} LOC=B17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {i_p_refckn_0} LOC=AB11
Executing : def_port {i_p_refckn_0} LOC=AB11 successfully
Executing : def_port {i_p_refckp_0} LOC=AA11
Executing : def_port {i_p_refckp_0} LOC=AA11 successfully
Executing : def_port {rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_inst_site {hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3/gophsst} HSSTLP_364_0 U3_HSSTLP_LANE
Executing : def_inst_site {hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3/gophsst} HSSTLP_364_0 U3_HSSTLP_LANE successfully
Executing : def_inst_site {hsst_inst/U_GTP_HSSTLP_WRAPPER/PLL0_ENABLE.U_GTP_HSSTLP_PLL0/gophsst} HSSTLP_364_0 U0_HSSTLP_PLL
Executing : def_inst_site {hsst_inst/U_GTP_HSSTLP_WRAPPER/PLL0_ENABLE.U_GTP_HSSTLP_PLL0/gophsst} HSSTLP_364_0 U0_HSSTLP_PLL successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_88_312.
Phase 1.1 1st GP placement started.
Design Utilization : 4%.
First map gop timing takes 0.95 sec
Worst slack after clock region global placement is 16698
Wirelength after clock region global placement is 22514 and checksum is 183340E9110C3E43.
1st GP placement takes 3.44 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_215_576.
Mapping instance clkbufg_5/gopclkbufg to USCM_215_624.
Mapping instance clkbufg_6/gopclkbufg to USCM_215_579.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_88_312 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_215_582.
Clock placement takes 0.16 sec.

Wirelength after Pre Global Placement is 22514 and checksum is 183340E9110C3E43.
Pre global placement takes 4.25 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_16_1080.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_16_1032.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_16_1074.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOLHR_16_1056.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOLHR_16_1086.
Placed fixed group with base inst led_obuf[4]/opit_1 on IOLHR_16_1116.
Placed fixed group with base inst led_obuf[5]/opit_1 on IOLHR_16_1110.
Placed fixed group with base inst led_obuf[6]/opit_1 on IOLHR_16_1140.
Placed fixed group with base inst led_obuf[7]/opit_1 on IOLHR_16_1134.
Placed fixed group with base inst rstn_ibuf/opit_1 on IOLHR_16_990.
Placed fixed instance hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3/gophsst on HSSTLP_364_0.
Placed fixed instance hsst_inst/U_GTP_HSSTLP_WRAPPER/PLL0_ENABLE.U_GTP_HSSTLP_PLL0/gophsst on HSSTLP_364_0.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_215_576.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_215_582.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_215_624.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_215_579.
Placed fixed instance i_p_refckn_0_ibuf_hsst on SPAD_363_2.
Placed fixed instance i_p_refckp_0_ibuf_hsst on SPAD_363_1.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_88_312.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Fixed placement takes 0.06 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.06 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 17833.
	3 iterations finished.
	Final slack 18370.
Super clustering done.
Design Utilization : 4%.
Worst slack after global placement is 17914
2nd GP placement takes 0.81 sec.

Wirelength after global placement is 25129 and checksum is E47FBC2BC1EE4D3D.
Global placement takes 0.94 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 664 LUT6 in collection, pack success:8
Packing LUT6D takes 0.33 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 27455 and checksum is D4F70DE63DDADE59.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 17833.
	3 iterations finished.
	Final slack 18370.
Super clustering done.
Design Utilization : 4%.
Worst slack after post global placement is 17316
3rd GP placement takes 0.84 sec.

Wirelength after post global placement is 22552 and checksum is B231A9515BBE7FBD.
Packing LUT6D started.
I: LUT6D pack result: There are 648 LUT6 in collection, pack success:0
Packing LUT6D takes 0.31 sec.
Post global placement takes 1.48 sec.

Phase 4 Legalization started.
The average distance in LP is 0.467811.
Wirelength after legalization is 27620 and checksum is C07ED17D99ACC6DA.
Legalization takes 0.25 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 19598.
Replication placement takes 0.14 sec.

Wirelength after replication placement is 27620 and checksum is C07ED17D99ACC6DA.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 19598, TNS before detailed placement is 0. 
Worst slack after detailed placement is 19598, TNS after detailed placement is 0. 
Swapping placement takes 0.05 sec.

Wirelength after detailed placement is 27620 and checksum is C07ED17D99ACC6DA.
Timing-driven detailed placement takes 0.19 sec.

Worst slack is 19598, TNS after placement is 0.
Placement done.
Total placement takes 8.22 sec.
Finished placement.

Routing started.
Building routing graph takes 3.27 sec.
Worst slack is 19598, TNS before global route is 0.
Processing design graph takes 1.20 sec.
Total memory for routing:
	219.318320 M.
Total nets for routing : 5742.
Global Routing step 1 processed 0 nets, it takes 0.14 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 63 nets, it takes 0.03 sec.
Unrouted nets 358 at the end of iteration 0.
Unrouted nets 236 at the end of iteration 1.
Unrouted nets 156 at the end of iteration 2.
Unrouted nets 123 at the end of iteration 3.
Unrouted nets 73 at the end of iteration 4.
Unrouted nets 48 at the end of iteration 5.
Unrouted nets 24 at the end of iteration 6.
Unrouted nets 17 at the end of iteration 7.
Unrouted nets 9 at the end of iteration 8.
Unrouted nets 4 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 0 at the end of iteration 11.
Global Routing step 2 processed 453 nets, it takes 7.20 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 2 nets, it takes 0.03 sec.
Unrouted nets 36 at the end of iteration 0.
Unrouted nets 16 at the end of iteration 1.
Unrouted nets 11 at the end of iteration 2.
Unrouted nets 3 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 0 at the end of iteration 5.
Global Routing step 4 processed 87 nets, it takes 0.28 sec.
Global routing takes 7.61 sec.
Total 6272 subnets.
    forward max bucket size 8332 , backward 280.
        Unrouted nets 3753 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.000000 sec.
    forward max bucket size 1654 , backward 349.
        Unrouted nets 2848 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.812500 sec.
    forward max bucket size 1377 , backward 271.
        Unrouted nets 2348 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.531250 sec.
    forward max bucket size 950 , backward 264.
        Unrouted nets 2147 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.375000 sec.
    forward max bucket size 978 , backward 342.
        Unrouted nets 1535 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.328125 sec.
    forward max bucket size 902 , backward 341.
        Unrouted nets 1052 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.218750 sec.
    forward max bucket size 357 , backward 335.
        Unrouted nets 722 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.156250 sec.
    forward max bucket size 180 , backward 529.
        Unrouted nets 503 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.093750 sec.
    forward max bucket size 128 , backward 182.
        Unrouted nets 327 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.125000 sec.
    forward max bucket size 356 , backward 231.
        Unrouted nets 237 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.078125 sec.
    forward max bucket size 115 , backward 315.
        Unrouted nets 176 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.062500 sec.
    forward max bucket size 179 , backward 236.
        Unrouted nets 118 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.031250 sec.
    forward max bucket size 1375 , backward 132.
        Unrouted nets 99 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.031250 sec.
    forward max bucket size 82 , backward 33.
        Unrouted nets 46 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.031250 sec.
    forward max bucket size 32 , backward 16.
        Unrouted nets 20 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.031250 sec.
    forward max bucket size 238 , backward 34.
        Unrouted nets 11 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.015625 sec.
    forward max bucket size 49 , backward 15.
        Unrouted nets 4 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.015625 sec.
    forward max bucket size 24 , backward 8.
        Unrouted nets 0 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.015625 sec.
Detailed routing takes 17 iterations
I: Design net Word_Alignment_32bit_inst/N307 is routed by general path.
C: Route-2036: The clock path from Word_Alignment_32bit_inst/N307/gateop:L6 to Word_Alignment_32bit_inst/nextstate[2]/opit_0:CLK is routed by SRB.
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK1 to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPTUREDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
I: Design net ntclkbufg_1 is routed by general path.
C: Route-2036: The clock path from clkbufg_4/gopclkbufg:CLKOUT to u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[140]/opit_0_inv_L6QL5Q:CLK is routed by SRB.
Detailed routing takes 4.08 sec.
Start fix hold violation.
Build tmp routing results takes 0.05 sec.
Timing analysis takes 0.05 sec.
Hold violation fix iter 0 takes 1.39 sec, total_step_forward 73256.
Incremental timing analysis takes 0.03 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 15.
Incremental timing analysis takes 0.02 sec.
Hold violation fix iter 2 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 3 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 2.23 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.28 sec.
Used SRB routing arc is 38974.
Cleanup routing takes 0.05 sec.
Routing done.
Total routing takes 19.91 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 240           | 0                  
| Use of BKCL                 | 1        | 6             | 17                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 655      | 11675         | 6                  
|   FF                        | 3231     | 93400         | 4                  
|   LUT                       | 1683     | 46700         | 4                  
|   LUT-FF pairs              | 1210     | 46700         | 3                  
| Use of CLMS                 | 245      | 4975          | 5                  
|   FF                        | 1033     | 39800         | 3                  
|   LUT                       | 571      | 19900         | 3                  
|   LUT-FF pairs              | 415      | 19900         | 3                  
|   Distributed RAM           | 0        | 19900         | 0                  
| Use of DDRPHY_CPD           | 0        | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                  
| Use of DDR_PHY              | 0        | 24            | 0                  
| Use of DRM                  | 27       | 155           | 18                 
| Use of GPLL                 | 0        | 6             | 0                  
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 471      | 10550         | 5                  
| Use of HCKB                 | 11       | 96            | 12                 
|  HCKB dataused              | 5        | 96            | 6                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0.5      | 2             | 25                 
| Use of IO                   | 10       | 300           | 4                  
|   IOBD                      | 4        | 144           | 3                  
|   IOBS                      | 6        | 156           | 4                  
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 10       | 300           | 4                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 12            | 0                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 0        | 6             | 0                  
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 0        | 24            | 0                  
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 1        | 1             | 100                
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 2        | 8             | 25                 
| Use of TSERDES              | 0        | 48            | 0                  
| Use of USCM                 | 4        | 32            | 13                 
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'hsst_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:59s
Action pnr: CPU time elapsed is 0h:0m:47s
Action pnr: Process CPU time elapsed is 0h:0m:48s
Current time: Wed Aug 20 17:43:16 2025
Action pnr: Peak memory pool usage is 1,261 MB
