Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Jul 29 18:40:08 2018
| Host         : ME-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file Motherboard_timing_summary_routed.rpt -pb Motherboard_timing_summary_routed.pb -rpx Motherboard_timing_summary_routed.rpx -warn_on_violation
| Design       : Motherboard
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 278 register/latch pins with no clock driven by root clock pin: clock/slow_clk_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips/pc_register/Q_reg[2]_rep__1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips/pc_register/Q_reg[2]_rep__2/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips/pc_register/Q_reg[3]_rep__0/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips/pc_register/Q_reg[3]_rep__1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips/pc_register/Q_reg[4]_rep__0/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips/pc_register/Q_reg[4]_rep__1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips/pc_register/Q_reg[5]_rep__0/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips/pc_register/Q_reg[5]_rep__1/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 949 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.545        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.545        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 clock/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 1.138ns (25.453%)  route 3.333ns (74.547%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.236    clock/CLK
    SLICE_X42Y89         FDCE                                         r  clock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  clock/counter_reg[14]/Q
                         net (fo=2, routed)           0.805     6.559    clock/counter_reg_n_2_[14]
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.683 r  clock/counter[31]_i_9/O
                         net (fo=1, routed)           0.432     7.115    clock/counter[31]_i_9_n_2
    SLICE_X42Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.239 r  clock/counter[31]_i_7/O
                         net (fo=1, routed)           0.442     7.681    clock/counter[31]_i_7_n_2
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.805 r  clock/counter[31]_i_3__0/O
                         net (fo=1, routed)           0.445     8.250    clock/counter[31]_i_3__0_n_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.374 r  clock/counter[31]_i_2__0/O
                         net (fo=33, routed)          1.209     9.583    clock/counter[31]_i_2__0_n_2
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.124     9.707 r  clock/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.707    clock/counter[4]
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.510    14.933    clock/CLK
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[4]/C
                         clock pessimism              0.275    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X42Y86         FDCE (Setup_fdce_C_D)        0.079    15.251    clock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.547ns  (required time - arrival time)
  Source:                 clock/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 1.138ns (25.453%)  route 3.333ns (74.547%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.236    clock/CLK
    SLICE_X42Y89         FDCE                                         r  clock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  clock/counter_reg[14]/Q
                         net (fo=2, routed)           0.805     6.559    clock/counter_reg_n_2_[14]
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.683 r  clock/counter[31]_i_9/O
                         net (fo=1, routed)           0.432     7.115    clock/counter[31]_i_9_n_2
    SLICE_X42Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.239 r  clock/counter[31]_i_7/O
                         net (fo=1, routed)           0.442     7.681    clock/counter[31]_i_7_n_2
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.805 r  clock/counter[31]_i_3__0/O
                         net (fo=1, routed)           0.445     8.250    clock/counter[31]_i_3__0_n_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.374 r  clock/counter[31]_i_2__0/O
                         net (fo=33, routed)          1.209     9.583    clock/counter[31]_i_2__0_n_2
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.124     9.707 r  clock/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.707    clock/counter[2]
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.510    14.933    clock/CLK
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[2]/C
                         clock pessimism              0.275    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X42Y86         FDCE (Setup_fdce_C_D)        0.081    15.253    clock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  5.547    

Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 clock/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 1.167ns (25.933%)  route 3.333ns (74.067%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.236    clock/CLK
    SLICE_X42Y89         FDCE                                         r  clock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  clock/counter_reg[14]/Q
                         net (fo=2, routed)           0.805     6.559    clock/counter_reg_n_2_[14]
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.683 r  clock/counter[31]_i_9/O
                         net (fo=1, routed)           0.432     7.115    clock/counter[31]_i_9_n_2
    SLICE_X42Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.239 r  clock/counter[31]_i_7/O
                         net (fo=1, routed)           0.442     7.681    clock/counter[31]_i_7_n_2
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.805 r  clock/counter[31]_i_3__0/O
                         net (fo=1, routed)           0.445     8.250    clock/counter[31]_i_3__0_n_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.374 r  clock/counter[31]_i_2__0/O
                         net (fo=33, routed)          1.209     9.583    clock/counter[31]_i_2__0_n_2
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.153     9.736 r  clock/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.736    clock/counter[5]
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.510    14.933    clock/CLK
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[5]/C
                         clock pessimism              0.275    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X42Y86         FDCE (Setup_fdce_C_D)        0.118    15.290    clock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 clock/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 1.164ns (25.884%)  route 3.333ns (74.116%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.236    clock/CLK
    SLICE_X42Y89         FDCE                                         r  clock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  clock/counter_reg[14]/Q
                         net (fo=2, routed)           0.805     6.559    clock/counter_reg_n_2_[14]
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.683 r  clock/counter[31]_i_9/O
                         net (fo=1, routed)           0.432     7.115    clock/counter[31]_i_9_n_2
    SLICE_X42Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.239 r  clock/counter[31]_i_7/O
                         net (fo=1, routed)           0.442     7.681    clock/counter[31]_i_7_n_2
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.805 r  clock/counter[31]_i_3__0/O
                         net (fo=1, routed)           0.445     8.250    clock/counter[31]_i_3__0_n_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.374 r  clock/counter[31]_i_2__0/O
                         net (fo=33, routed)          1.209     9.583    clock/counter[31]_i_2__0_n_2
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.150     9.733 r  clock/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.733    clock/counter[3]
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.510    14.933    clock/CLK
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[3]/C
                         clock pessimism              0.275    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X42Y86         FDCE (Setup_fdce_C_D)        0.118    15.290    clock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 clock/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 1.138ns (26.038%)  route 3.233ns (73.962%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.236    clock/CLK
    SLICE_X42Y89         FDCE                                         r  clock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  clock/counter_reg[14]/Q
                         net (fo=2, routed)           0.805     6.559    clock/counter_reg_n_2_[14]
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.683 r  clock/counter[31]_i_9/O
                         net (fo=1, routed)           0.432     7.115    clock/counter[31]_i_9_n_2
    SLICE_X42Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.239 r  clock/counter[31]_i_7/O
                         net (fo=1, routed)           0.442     7.681    clock/counter[31]_i_7_n_2
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.805 r  clock/counter[31]_i_3__0/O
                         net (fo=1, routed)           0.445     8.250    clock/counter[31]_i_3__0_n_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.374 r  clock/counter[31]_i_2__0/O
                         net (fo=33, routed)          1.108     9.482    clock/counter[31]_i_2__0_n_2
    SLICE_X42Y91         LUT3 (Prop_lut3_I0_O)        0.124     9.606 r  clock/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.606    clock/counter[24]
    SLICE_X42Y91         FDCE                                         r  clock/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.937    clock/CLK
    SLICE_X42Y91         FDCE                                         r  clock/counter_reg[24]/C
                         clock pessimism              0.275    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X42Y91         FDCE (Setup_fdce_C_D)        0.079    15.255    clock/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 clock/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 1.167ns (26.525%)  route 3.233ns (73.475%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.236    clock/CLK
    SLICE_X42Y89         FDCE                                         r  clock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  clock/counter_reg[14]/Q
                         net (fo=2, routed)           0.805     6.559    clock/counter_reg_n_2_[14]
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.683 r  clock/counter[31]_i_9/O
                         net (fo=1, routed)           0.432     7.115    clock/counter[31]_i_9_n_2
    SLICE_X42Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.239 r  clock/counter[31]_i_7/O
                         net (fo=1, routed)           0.442     7.681    clock/counter[31]_i_7_n_2
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.805 r  clock/counter[31]_i_3__0/O
                         net (fo=1, routed)           0.445     8.250    clock/counter[31]_i_3__0_n_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.374 r  clock/counter[31]_i_2__0/O
                         net (fo=33, routed)          1.108     9.482    clock/counter[31]_i_2__0_n_2
    SLICE_X42Y91         LUT3 (Prop_lut3_I0_O)        0.153     9.635 r  clock/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     9.635    clock/counter[31]
    SLICE_X42Y91         FDCE                                         r  clock/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.937    clock/CLK
    SLICE_X42Y91         FDCE                                         r  clock/counter_reg[31]/C
                         clock pessimism              0.275    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X42Y91         FDCE (Setup_fdce_C_D)        0.118    15.294    clock/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 clock/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 1.138ns (26.601%)  route 3.140ns (73.399%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.236    clock/CLK
    SLICE_X42Y89         FDCE                                         r  clock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  clock/counter_reg[14]/Q
                         net (fo=2, routed)           0.805     6.559    clock/counter_reg_n_2_[14]
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.683 r  clock/counter[31]_i_9/O
                         net (fo=1, routed)           0.432     7.115    clock/counter[31]_i_9_n_2
    SLICE_X42Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.239 r  clock/counter[31]_i_7/O
                         net (fo=1, routed)           0.442     7.681    clock/counter[31]_i_7_n_2
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.805 r  clock/counter[31]_i_3__0/O
                         net (fo=1, routed)           0.445     8.250    clock/counter[31]_i_3__0_n_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.374 r  clock/counter[31]_i_2__0/O
                         net (fo=33, routed)          1.016     9.390    clock/counter[31]_i_2__0_n_2
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.124     9.514 r  clock/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.514    clock/counter[1]
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.510    14.933    clock/CLK
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[1]/C
                         clock pessimism              0.275    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X42Y86         FDCE (Setup_fdce_C_D)        0.077    15.249    clock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 clock/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.130ns (26.464%)  route 3.140ns (73.536%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.236    clock/CLK
    SLICE_X42Y89         FDCE                                         r  clock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  clock/counter_reg[14]/Q
                         net (fo=2, routed)           0.805     6.559    clock/counter_reg_n_2_[14]
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.683 r  clock/counter[31]_i_9/O
                         net (fo=1, routed)           0.432     7.115    clock/counter[31]_i_9_n_2
    SLICE_X42Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.239 r  clock/counter[31]_i_7/O
                         net (fo=1, routed)           0.442     7.681    clock/counter[31]_i_7_n_2
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.805 r  clock/counter[31]_i_3__0/O
                         net (fo=1, routed)           0.445     8.250    clock/counter[31]_i_3__0_n_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.374 r  clock/counter[31]_i_2__0/O
                         net (fo=33, routed)          1.016     9.390    clock/counter[31]_i_2__0_n_2
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.116     9.506 r  clock/slow_clk_i_1/O
                         net (fo=1, routed)           0.000     9.506    clock/slow_clk_i_1_n_2
    SLICE_X42Y86         FDCE                                         r  clock/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.510    14.933    clock/CLK
    SLICE_X42Y86         FDCE                                         r  clock/slow_clk_reg/C
                         clock pessimism              0.275    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X42Y86         FDCE (Setup_fdce_C_D)        0.118    15.290    clock/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -9.506    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 clock/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.138ns (26.957%)  route 3.084ns (73.043%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.236    clock/CLK
    SLICE_X42Y89         FDCE                                         r  clock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  clock/counter_reg[14]/Q
                         net (fo=2, routed)           0.805     6.559    clock/counter_reg_n_2_[14]
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.683 r  clock/counter[31]_i_9/O
                         net (fo=1, routed)           0.432     7.115    clock/counter[31]_i_9_n_2
    SLICE_X42Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.239 r  clock/counter[31]_i_7/O
                         net (fo=1, routed)           0.442     7.681    clock/counter[31]_i_7_n_2
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.805 r  clock/counter[31]_i_3__0/O
                         net (fo=1, routed)           0.445     8.250    clock/counter[31]_i_3__0_n_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.374 r  clock/counter[31]_i_2__0/O
                         net (fo=33, routed)          0.959     9.333    clock/counter[31]_i_2__0_n_2
    SLICE_X42Y91         LUT3 (Prop_lut3_I0_O)        0.124     9.457 r  clock/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.457    clock/counter[19]
    SLICE_X42Y91         FDCE                                         r  clock/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.937    clock/CLK
    SLICE_X42Y91         FDCE                                         r  clock/counter_reg[19]/C
                         clock pessimism              0.275    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X42Y91         FDCE (Setup_fdce_C_D)        0.077    15.253    clock/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 clock/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 1.138ns (26.998%)  route 3.077ns (73.002%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.236    clock/CLK
    SLICE_X42Y89         FDCE                                         r  clock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  clock/counter_reg[14]/Q
                         net (fo=2, routed)           0.805     6.559    clock/counter_reg_n_2_[14]
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.683 r  clock/counter[31]_i_9/O
                         net (fo=1, routed)           0.432     7.115    clock/counter[31]_i_9_n_2
    SLICE_X42Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.239 r  clock/counter[31]_i_7/O
                         net (fo=1, routed)           0.442     7.681    clock/counter[31]_i_7_n_2
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.805 r  clock/counter[31]_i_3__0/O
                         net (fo=1, routed)           0.445     8.250    clock/counter[31]_i_3__0_n_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.374 r  clock/counter[31]_i_2__0/O
                         net (fo=33, routed)          0.953     9.327    clock/counter[31]_i_2__0_n_2
    SLICE_X42Y88         LUT3 (Prop_lut3_I0_O)        0.124     9.451 r  clock/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.451    clock/counter[10]
    SLICE_X42Y88         FDCE                                         r  clock/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.935    clock/CLK
    SLICE_X42Y88         FDCE                                         r  clock/counter_reg[10]/C
                         clock pessimism              0.275    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X42Y88         FDCE (Setup_fdce_C_D)        0.077    15.251    clock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  5.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.778%)  route 0.173ns (45.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clock/CLK
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDCE (Prop_fdce_C_Q)         0.164     1.647 f  clock/counter_reg[0]/Q
                         net (fo=34, routed)          0.173     1.820    clock/counter_reg_n_2_[0]
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.045     1.865 r  clock/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    clock/counter[0]
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clock/CLK
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[0]/C
                         clock pessimism             -0.514     1.483    
    SLICE_X42Y86         FDCE (Hold_fdce_C_D)         0.121     1.604    clock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.169%)  route 0.198ns (48.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clock/CLK
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  clock/counter_reg[0]/Q
                         net (fo=34, routed)          0.198     1.845    clock/counter_reg_n_2_[0]
    SLICE_X42Y86         LUT3 (Prop_lut3_I1_O)        0.043     1.888 r  clock/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.888    clock/counter[5]
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clock/CLK
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[5]/C
                         clock pessimism             -0.514     1.483    
    SLICE_X42Y86         FDCE (Hold_fdce_C_D)         0.131     1.614    clock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.409%)  route 0.198ns (48.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clock/CLK
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  clock/counter_reg[0]/Q
                         net (fo=34, routed)          0.198     1.845    clock/counter_reg_n_2_[0]
    SLICE_X42Y86         LUT3 (Prop_lut3_I1_O)        0.045     1.890 r  clock/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.890    clock/counter[4]
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clock/CLK
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[4]/C
                         clock pessimism             -0.514     1.483    
    SLICE_X42Y86         FDCE (Hold_fdce_C_D)         0.121     1.604    clock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.212ns (44.444%)  route 0.265ns (55.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clock/CLK
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  clock/counter_reg[0]/Q
                         net (fo=34, routed)          0.265     1.912    clock/counter_reg_n_2_[0]
    SLICE_X42Y86         LUT3 (Prop_lut3_I1_O)        0.048     1.960 r  clock/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.960    clock/counter[3]
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clock/CLK
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[3]/C
                         clock pessimism             -0.514     1.483    
    SLICE_X42Y86         FDCE (Hold_fdce_C_D)         0.131     1.614    clock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.092%)  route 0.265ns (55.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clock/CLK
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  clock/counter_reg[0]/Q
                         net (fo=34, routed)          0.265     1.912    clock/counter_reg_n_2_[0]
    SLICE_X42Y86         LUT3 (Prop_lut3_I1_O)        0.045     1.957 r  clock/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.957    clock/counter[2]
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clock/CLK
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[2]/C
                         clock pessimism             -0.514     1.483    
    SLICE_X42Y86         FDCE (Hold_fdce_C_D)         0.121     1.604    clock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.209ns (38.526%)  route 0.333ns (61.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clock/CLK
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  clock/counter_reg[0]/Q
                         net (fo=34, routed)          0.333     1.981    clock/counter_reg_n_2_[0]
    SLICE_X42Y87         LUT3 (Prop_lut3_I1_O)        0.045     2.026 r  clock/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.026    clock/counter[8]
    SLICE_X42Y87         FDCE                                         r  clock/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clock/CLK
    SLICE_X42Y87         FDCE                                         r  clock/counter_reg[8]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X42Y87         FDCE (Hold_fdce_C_D)         0.131     1.630    clock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.208ns (38.061%)  route 0.338ns (61.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clock/CLK
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  clock/counter_reg[0]/Q
                         net (fo=34, routed)          0.338     1.986    clock/counter_reg_n_2_[0]
    SLICE_X42Y87         LUT3 (Prop_lut3_I1_O)        0.044     2.030 r  clock/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.030    clock/counter[6]
    SLICE_X42Y87         FDCE                                         r  clock/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clock/CLK
    SLICE_X42Y87         FDCE                                         r  clock/counter_reg[6]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X42Y87         FDCE (Hold_fdce_C_D)         0.131     1.630    clock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.209ns (38.526%)  route 0.333ns (61.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clock/CLK
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  clock/counter_reg[0]/Q
                         net (fo=34, routed)          0.333     1.981    clock/counter_reg_n_2_[0]
    SLICE_X42Y87         LUT3 (Prop_lut3_I1_O)        0.045     2.026 r  clock/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.026    clock/counter[7]
    SLICE_X42Y87         FDCE                                         r  clock/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clock/CLK
    SLICE_X42Y87         FDCE                                         r  clock/counter_reg[7]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X42Y87         FDCE (Hold_fdce_C_D)         0.121     1.620    clock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.209ns (38.174%)  route 0.338ns (61.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clock/CLK
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  clock/counter_reg[0]/Q
                         net (fo=34, routed)          0.338     1.986    clock/counter_reg_n_2_[0]
    SLICE_X42Y87         LUT3 (Prop_lut3_I1_O)        0.045     2.031 r  clock/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.031    clock/counter[12]
    SLICE_X42Y87         FDCE                                         r  clock/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clock/CLK
    SLICE_X42Y87         FDCE                                         r  clock/counter_reg[12]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X42Y87         FDCE (Hold_fdce_C_D)         0.120     1.619    clock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.207ns (38.051%)  route 0.337ns (61.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clock/CLK
    SLICE_X42Y86         FDCE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  clock/counter_reg[0]/Q
                         net (fo=34, routed)          0.337     1.984    clock/counter_reg_n_2_[0]
    SLICE_X42Y86         LUT3 (Prop_lut3_I1_O)        0.043     2.027 r  clock/slow_clk_i_1/O
                         net (fo=1, routed)           0.000     2.027    clock/slow_clk_i_1_n_2
    SLICE_X42Y86         FDCE                                         r  clock/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clock/CLK
    SLICE_X42Y86         FDCE                                         r  clock/slow_clk_reg/C
                         clock pessimism             -0.514     1.483    
    SLICE_X42Y86         FDCE (Hold_fdce_C_D)         0.131     1.614    clock/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.413    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100Mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y86    clock/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y88    clock/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y88    clock/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y87    clock/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y88    clock/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y89    clock/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y89    clock/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y89    clock/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y89    clock/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y86    clock/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y88    clock/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y88    clock/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y87    clock/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y88    clock/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y86    clock/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y86    clock/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y86    clock/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y86    clock/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y86    clock/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y86    clock/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y86    clock/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y88    clock/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y88    clock/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y88    clock/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y88    clock/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y87    clock/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y87    clock/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y88    clock/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y88    clock/counter_reg[13]/C



