

******* Archived project restoration attempt on Mon Mar 13 19:31:01 2017
Source archive file:	C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2_frame_2017_release.qar
Archive was extracted into	C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/
		 - successfully.
