<!DOCTYPE html>
<html lang="en">
  <head>
    <title>RISC-V Summit Europe 2024 - Posters</title>
    <meta charset="UTF-8">
    <meta http-equiv="refresh" content="1800">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <link href="/assets/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-T3c6CoIi6uLrA9TneNEoa7RxnatzjcDSCmG1MXxSR1GAsXEV/Dwwykc2MPK8M2HN" crossorigin="anonymous">
    <link rel="stylesheet" href="/assets/css/font.css">
    <link rel="stylesheet" href="/assets/css/summit2024.css">

  </head>
  <body style="padding-top: 75px;">

    <nav class="navbar navbar-dark fixed-top navbar-expand-xl nav-colors justify-content-between">
      <div class="container">
        <a class="navbar-brand" href="/summit/2024/"><img src="media/logos/RISCV-logo-white.png" alt="RISC-V logo" height="40"></a>
        <button class="navbar-toggler" type="button" data-bs-toggle="collapse" data-bs-target="#navbarSupportedContent" aria-controls="navbarSupportedContent" aria-expanded="false" aria-label="Toggle navigation">
          <span class="navbar-toggler-icon"></span>
        </button>
        <div class="collapse navbar-collapse" id="navbarSupportedContent">
          <ul class="navbar-nav me-auto mb-2 mb-lg-0">
            <li class="nav-item">
              <a class="nav-link" href="/summit/2024"><span style="font-weight: bold">Summit Europe 2024</span></a>
            </li>
            <li class="nav-item dropdown">
              <a class="nav-link dropdown-toggle" role="button" data-bs-toggle="dropdown">Program</a>
              <ul class="dropdown-menu">
                <li><a class="dropdown-item" href="conference">Main program (Tuesday to Thursday)</a></li>
                <li><a class="dropdown-item" href="posters">Posters (Tuesday to Thursday)</a></li>
                <li><a class="dropdown-item" href="twgs">Technical Work Groups (Monday)</a></li>
                <li><a class="dropdown-item" href="sideevents">Side Events (Friday)</a></li>
              </ul>
            </li>
            <li class="nav-item dropdown">
              <a class="nav-link dropdown-toggle" role="button" data-bs-toggle="dropdown">Calls for Proposals</a>
              <ul class="dropdown-menu">
                <li><a class="dropdown-item" href="cfp">Main program</a></li>
                <li><a class="dropdown-item" href="sideevents">Side Events (Friday)</a></li>
                <li><a class="dropdown-item" href="demoday">University Demo Day</a></li>
              </ul>
            </li>
            <li class="nav-item">
              <a class="nav-link" href="registration">Registration</a>
            </li>
            <li class="nav-item">
              <a class="nav-link" href="venue">Venue & Accomodation</a>
            </li>
            <li class="nav-item">
              <a class="nav-link" href="sponsoring">Sponsoring</a>
            </li>
            <li class="nav-item">
              <a class="nav-link" href="about">About Us</a>
            </li>
          </ul>
        </div>
      </div>
    </nav>

    <main class="container">
        <div>
          <div class="container mb-3" id="posters">
    <div class="p-3 bg-body-tertiary rounded-3">

    <h1 class="text-body-emphasis text-center my-3">Posters
</h1>

    <p class="lead text-center mb-4">The great plenary presentations are completed by outstanding posters, which are presented at the expo floor.
</p>

    <p>Quick link to reach posters presented each day:</p>

    <p><strong>Notes for poster presenters</strong></p>

    <ul>
      <li>Preparation before the conference:
        <ul>
          <li>Posters shall be printed in A0 format in portrait mode.</li>
          <li>Each presenter shall bring their own poster on site.</li>
          <li>There is no template for posters</li>
          <li>Make sure that the poster is easy to read from distance and attracts people, use QR codes to link to more content</li>
          <li>At least one author of the poster must register for the core conference (Tue-Thu)</li>
        </ul>
      </li>
      <li>At the conference:
        <ul>
          <li>You will mount your own poster, no own tape allowed, you will get some</li>
          <li>Each poster will be displayed for a full day.</li>
          <li>Presenters are expected to stand next to their posters during breaks</li>
          <li>The exhibition and poster area will be open only during breaks</li>
        </ul>
      </li>
    </ul>

  </div>
</div>

<div class="container mb-3">
    <div class="p-3 bg-body-tertiary rounded-3">

    <h4 id="emulating-ox64-bl808-64-bit-sbc-in-webassembly-experiments-with-tinyemu-and-apache-nuttx-rtos">Emulating Ox64 BL808 64-bit SBC in WebAssembly: Experiments with TinyEMU and Apache NuttX RTOS</h4>

    <p>Lup Yuen Lee (IoT Techie and Educator)</p>

    <h4 id="machineware-gmbh---virtual-hardware-real-benefits">MachineWare GmbH - Virtual Hardware, Real Benefits</h4>

    <p>Lukas Juenger (MachineWare GmbH)</p>

    <h4 id="deploying-neural-networks-on-risc-v-with-vpu">Deploying Neural Networks on RISC-V with VPU</h4>

    <p>Marius Monton (Universitat Autonoma de Barcelona)</p>

    <h4 id="lessons-from-porting-sw-to-riscv64">Lessons from porting SW to riscv64</h4>

    <p>Ludovic Henry (Rivos)</p>

    <h4 id="xuantie-virtualzone-technology-undergoes-commerial-inspection">XuanTie Virtualzone Technology Undergoes Commerial Inspection</h4>

    <p>Cui Xiaoxia (Alibaba)</p>

    <h4 id="an-interchangeable-uvm-environment-for-verifying-multiple-systolic-arrays">An Interchangeable UVM Environment for Verifying Multiple Systolic Arrays</h4>

    <p>Junaid Ahmed (Barcelona Supercomputing Center)</p>

    <h4 id="enhancing-privileged-architecture-support-in-risc-v-isac">Enhancing Privileged Architecture Support in RISC-V ISAC</h4>

    <p>Umer Shahid (UET Lahore)</p>

    <h4 id="secureboom-mitigating-spectre-in-an-out-of-order-risc-v-core-with-a-formally-backed-design-flow">SecureBOOM: Mitigating Spectre in an Out-of-Order RISC-V Core with a Formally Backed Design Flow</h4>

    <p>Tobias Jauch (RPTU Kaiserslautern-Landau)</p>

    <h4 id="risc-v-the-cpu-of-choice-for-graphics-processing-units-gpus">RISC-V: The CPU of choice for Graphics Processing Units (GPUs)</h4>

    <p>Andrew Johnston (Imagination Technologies)</p>

    <h4 id="trustsoc-v-an-heterogeneous-soc-architecture-for-risc-v-secure-by-design">TrustSoC-V: An Heterogeneous SoC Architecture for RISC-V, Secure-by-Design</h4>

    <p>Raphaele Milan (LaboratoryHubertCurien)</p>

    <h4 id="impact-of-the-four-french-risc-v-contests-on-education-and-research">Impact of the four French RISC-V Contests on Education and Research</h4>

    <p>Jerome Quevremont (Thales Research &amp; Technology)</p>

    <h4 id="open-source-risc-v-inputoutput-physical-memory-protection-iopmp-ip">Open-source RISC-V Input/Output Physical Memory Protection (IOPMP) IP</h4>

    <p>Luis Cunha (University of Minho)</p>

    <h4 id="a-methodology-for-automating-the-integration-of-user-defined-instructions-into-risc-v-systems-based-on-the-cv-x-if-interface">A Methodology for Automating the Integration of User-Defined Instructions into RISC-V Systems based on the CV-X-IF Interface</h4>

    <p>Sofia Maragkou (Institute of Computer Technology, Vienna University of Technology)</p>

    <h4 id="rise-technical-steering-committee-update">RISE Technical Steering Committee Update</h4>

    <p>Jeffrey Osier-Mixon (Red Hat)</p>

    <h4 id="three-risc-v-socs-in-three-years">Three RISC-V SoCs in Three Years</h4>

    <p>Saman Payvar (Tampere University)</p>

    <h4 id="gcc-14-risc-v-vectorization-improvements-and-future-work">GCC 14 RISC-V Vectorization Improvements and Future Work</h4>

    <p>Robin Dapp (Ventana Micro)</p>

    <h4 id="spike-as-a-reference-model-in-rtl-simulation-verification-environments">SPIKE as a Reference Model in RTL Simulation Verification Environments</h4>

    <p>Mike Thompson (OpenHW Group)</p>

    <h4 id="one-student-one-chip-initiative-learn-to-build-risc-v-chips-from-scratch-with-mooc">“One Student One Chip” Initiative: Learn to Build RISC-V Chips from Scratch with MOOC</h4>

    <p>Zihao Yu (ICT, CAS)</p>

    <h4 id="leveraging-container-technology-for-streamlined-risc-v-act-architecture-compatibility-testing">Leveraging Container Technology for Streamlined RISC-V ACT (Architecture Compatibility Testing)</h4>

    <p>James Shi (Alibaba Inc)</p>

    <h4 id="cross-level-verification-of-hardware-peripherals">Cross-Level Verification of Hardware Peripherals</h4>

    <p>Sallar Ahmadi-Pour (University of Bremen)</p>

    <h4 id="fast-cheri-risc-v-compartmentalization">Fast CHERI-RISC-V Compartmentalization</h4>

    <p>Franz Fuchs (University of Cambridge)</p>

    <h4 id="risc-v-hypervisor-extension-formalization-in-sail">RISC-V Hypervisor extension formalization in Sail</h4>

    <p>Lowie Deferme (DistriNet, KU Leuven)</p>

    <h4 id="into-the-memory-verse-a-multicolored-approach-for-cc-memory-safety-in-risc-v">Into the Memory-Verse: A Multicolored Approach for C/C++ Memory Safety in RISC-V</h4>

    <p>Konrad Hohentanner (Fraunhofer AISEC)</p>

    <h4 id="a-novel-verification-tool-to-verify-the-rvwmo-memory-model-using-uvm-and-python-blend">A Novel verification tool to verify the RVWMO memory model using UVM and Python Blend</h4>

    <p>RAVITEJA TELUGUNTA (Imagination Technologies)</p>

    <h4 id="exploring-accelerator-integration-with-core-v-extention-interface-cv-x-if-for-kyber">Exploring Accelerator Integration with Core-V eXtention InterFace (CV-X-IF) for Kyber</h4>

    <p>Alessandra Dolmeta (Politecnico di Torino)</p>

    <h4 id="serv-qerv-and-herv-meet-the-worlds-smallest-risc-v-cores">SERV, QERV and HERV: Meet the world’s smallest RISC-V cores</h4>

    <p>Olof Kindgren (Qamcom)</p>

    <h4 id="commercializing-cheri-on-a-codasip-a730-risc-v-application-core">Commercializing CHERI on a Codasip A730 RISC-V application core</h4>

    <p>Andres Amaya Garcia (Codasip)</p>

    <h4 id="real-time-additions-to-the-cva6-core">Real Time additions to the CVA6 Core</h4>

    <p>Nicolas Tribie (Bosch FR)</p>

    <h4 id="accelerating-and-securing-compute-intensive-applications-using-risc-v-extensibility">Accelerating and securing compute-intensive applications using RISC-V extensibility</h4>

    <p>Andy Frame (VyperCore)</p>

    <h4 id="optimizing-neural-network-classification-on-resource-constrained-processors-through-customization">Optimizing Neural Network Classification On Resource Constrained Processors through Customization</h4>

    <p>Keith Graham (Codasip)</p>

    <h4 id="a-design-centric-open-source-dataset-for-enhanced-eda-applications-in-machine-learning">A Design-Centric Open-Source Dataset for Enhanced EDA Applications in Machine Learning</h4>

    <p>Yifei Zhu (Student of TsingHua University)</p>

    <h4 id="a-static-multi-issue-fused-in-order-risc-v-vector-cpu-arch-for-high-efficient-real-time-computing">A Static Multi-Issue Fused In-Order RISC-V Vector CPU Arch. For High Efficient Real-Time Computing</h4>

    <p>Cruise Huang (acemicro)</p>

    <h4 id="perfxlm-a-llm-inference-engine-on-risc-v-cpus">PerfXLM: A LLM Inference Engine on RISC-V CPUs</h4>

    <p>Chiyo Wang (PerfXLab Technologies)</p>

    <h4 id="accelerating-risc-v-core-verification-through-scalable-hybrid-fpga-co-simulation">Accelerating RISC-V Core Verification through scalable hybrid FPGA Co-Simulation</h4>

    <p>Stanislaw Kaushanski (MINRES Technologies GmbH)</p>

    <h4 id="a-co-simulation-strategy-for-risc-v-processor-verification">A Co-Simulation Strategy for RISC-V Processor Verification</h4>

    <p>Fabio Malatesta (Frontgrade Gaisler)</p>

    <h4 id="enhancing-convolutional-neural-network-computation-with-integrated-matrix-extension">Enhancing convolutional neural network computation with integrated matrix extension</h4>

    <p>Jim Ke (Andes Tech)</p>

    <h4 id="devops-meets-risc-v-a-safety-certified-journey-to-efficiency">DevOps Meets RISC-V: A Safety-Certified Journey to Efficiency</h4>

    <p>Rafael Taubinger (IAR)</p>

    <h4 id="unleashing-the-power-of-model-based-design-with-risc-v-and-rtos">Unleashing the Power of Model-Based Design with RISC-V and RTOS</h4>

    <p>Rafael Taubinger (IAR)</p>

    <h4 id="maximizing-efficiency-writing-power-efficient-risc-v-code">Maximizing Efficiency: Writing Power-Efficient RISC-V Code</h4>

    <p>Rafael Taubinger (IAR)</p>

    <h4 id="spectre-mitigation-through-selective-speculation-fences">Spectre Mitigation through Selective Speculation Fences</h4>

    <p>Herinomena Andrianatrehina (Inria Rennes)</p>

    <h4 id="automated-synthesis-of-a-multicore-risc-v-soc-with-interconnect-customized-for-dataflow-requirements-based-on-litex">Automated Synthesis of a Multicore RISC-V SoC with Interconnect Customized for Dataflow Requirements Based on LiteX</h4>

    <p>Naouel Haggui (IETR INSA Rennes)</p>

    <h4 id="xiangshan-empowering-open-source-risc-v-innovation-with-high-performance-processor-and-agile-infrastructure">XiangShan: Empowering Open-Source RISC-V Innovation with High Performance Processor and Agile Infrastructure</h4>

    <p>Luoshan Cai (Beijing Institute of Open Source Chip)</p>

    <h4 id="formal-verification-of-security-critical-functionality-on-risc-v-processors">Formal Verification of Security-Critical Functionality on RISC-V Processors</h4>

    <p>Christian Appold (DENSO AUTOMOTIVE Deutschland GmbH)</p>

    <h4 id="efficient-architecture-verification-framework-with-fpga-acceleration-for-risc-v-processors">Efficient Architecture Verification Framework with FPGA Acceleration for RISC-V Processors</h4>

    <p>yang zhong (Institute of Computing Technology Chinese Academy of Sciences)</p>

    <h4 id="arm-vs-risc-v-code-reuse-attacks-exploitable-surface">ARM vs RISC-V: Code Reuse Attacks Exploitable Surface</h4>

    <p>Téo Biton (Thales)</p>

    <h4 id="application-specific-isa-extensions-in-rfid-edge-processing">Application Specific ISA Extensions in RFID Edge Processing</h4>

    <p>Sammy Johnatan Carbajal Ipenza (NXP Semiconductors)</p>

    <h4 id="enhanced-lpddr4x-phy-in-12nm-finfet">Enhanced LPDDR4X PHY in 12nm FinFET</h4>

    <p>Johannes Feldmann (University of Kaiserslautern)</p>

    <h4 id="efficient-verification-framework-for-risc-v-instruction-extensions-with-fpga-acceleration">Efficient Verification Framework for RISC-V Instruction Extensions with FPGA Acceleration</h4>

    <p>yang zhong (Institute of Computing Technology Chinese Academy of Sciences)</p>

    <h4 id="full-stack-evaluation-of-machine-learning-inference-workloads-for-risc-v-systems">Full-stack evaluation of Machine Learning inference workloads for RISC-V systems</h4>

    <p>Debjyoti Bhattacharjee (imec)</p>

    <h4 id="standardizing-cheri-for-risc-v">STANDARDIZING CHERI FOR RISC-V</h4>

    <p>Tariq Kurd (Codasip)</p>

    <h4 id="leveraging-tvm-to-optimize-ai-models-for-custom-hw-accelerators-and-riscv-extended-instructions">Leveraging TVM to optimize AI models for custom HW Accelerators and RISCV extended instructions</h4>

    <p>Gilles Miet (Robert Bosch (France) SAS)</p>

    <h4 id="bringing-tier-1-support-for-rust-to-64-bit-risc-v-linux">Bringing Tier-1 support for Rust to 64-bit RISC-V Linux.</h4>

    <p>Daniel Silverstone (Codethink Ltd)</p>

    <h4 id="tag-management-in-cheri-risc-v-systems">Tag Management in CHERI-RISC-V Systems</h4>

    <p>Jonathan Woodruff (University of Cambridge)</p>

    <h4 id="the-integration-of-risc-v-instruction-set-architecture-into-automotive-applications--challenges-and-solutions">The Integration of RISC-V Instruction Set Architecture into Automotive Applications- Challenges and Solutions</h4>

    <p>Neil Fan (Nuclei system)</p>

    <h4 id="coverage-driven-verification-methodology-to-verify-highly-configurable-risc-v-core">Coverage-driven verification methodology to verify highly configurable RISC-V core</h4>

    <p>Nicolae Tusinschi (SEDA)</p>

    <h4 id="ensuring-datapath-integrity-and-adherence-with-formal-security-verification-in-risc-v-implementation">Ensuring Datapath Integrity and Adherence with Formal Security Verification in RISC-V Implementation</h4>

    <p>Keerthikumara Devarajegowda (Siemens EDA)</p>

    <h4 id="open-virtual-platforms-apis-enable-high-quality-easily-maintained-risc-v-processor-models">Open Virtual Platforms APIs Enable High Quality, Easily Maintained RISC-V Processor Models</h4>

    <p>Larry Lapides (Synopsys)</p>

    <h4 id="cheri-is-not-just-a-hardware-extension">CHERI Is Not Just a Hardware Extension</h4>

    <p>Carl Shaw (Codasip)</p>

    <h4 id="advancing-soc-design-a-groundbreaking-architecture-for-minimizing-tape-out-costs">Advancing SoC Design: A Groundbreaking Architecture for Minimizing Tape-Out Costs</h4>

    <p>Tong Liu (The Hong Kong University of Science and Technology (Guangzhou))</p>

    <h4 id="open-source-at-bosc-achievements-and-challenges">Open-Source at BOSC: Achievements and Challenges</h4>

    <p>Shan Liu (Beijing Institute of Open-Source Chip)</p>

    <h4 id="cyberrio-an-ai-generated-risc-v-cpu">CyberRio: An AI-Generated RISC-V CPU</h4>

    <p>Guohua Yin (TsinghuaUniversity)</p>

    <h4 id="andes-ecosystem-approach-to-drive-risc-v-adoption-in-automotive-designs">Andes’ Ecosystem Approach to Drive RISC-V Adoption in Automotive Designs</h4>

    <p>Samuel Chiang (Andes Technology)</p>

    <h4 id="calibrate-gem5-to-boost-developing-xiangshan-processor">Calibrate GEM5 to Boost Developing Xiangshan Processor</h4>

    <p>Yaoyang Zhou (Beijing Institute of Open Source Chip)</p>

    <h4 id="high-performance-and-efficiency-512-b--1024-b-vlen-vector-processor-and-ai-related-accelerator">High Performance and Efficiency 512-b &amp; 1024-b VLEN Vector Processor and AI Related Accelerator</h4>

    <p>Nathan Ma (Nuclei System Technology)</p>

    <h4 id="various-automotive-application-using-asil-level-risc-v-cores">Various Automotive Application using ASIL Level RISC-V Cores</h4>

    <p>Nathan Ma (Nuclei System Technology)</p>

    <h4 id="a-design-verification-perspective-of-testing-risc-v-security-architectures-by-modeling-side-channel-attacks">A design verification perspective of testing RISC-V security architectures by modeling side channel attacks</h4>

    <p>Jevin John (Valtrix Systems)</p>

    <h4 id="deep-insight-into-iopmp-priority-and-non-priority-rules">Deep Insight into IOPMP: Priority and Non-Priority Rules</h4>

    <p>Paul Ku (Andes Technology)</p>

    <h4 id="xen-se-a-secure-extended-isolation-hypervisor-for-trusted-risc-v-hardware">Xen-Se: A Secure Extended Isolation Hypervisor for Trusted RISC-V Hardware</h4>

    <p>Zhixuan Xu (RISC-V International Open Source Lab)</p>

    <h4 id="openeuler-risc-v-for-2024">openEuler RISC-V for 2024</h4>

    <p>Jingwei Wang (Institute of Software, Chinese Academy of Sciences)</p>

    <h4 id="cloud-v-becoming-the-first-official-risc-v-lab-partner">Cloud-V: Becoming the first official RISC-V Lab Partner</h4>

    <p>Moiz Hussain (10xEngineers)</p>

    <h4 id="insight-into-achieving-faster-time-to-market-for-risc-v-systems-from-the-conceptualization-of-design-using-advanced-verification-methods">Insight into achieving faster time-to-market for RISC-V systems from the conceptualization of design using advanced verification methods</h4>

    <p>Raima Chemmanam (Valtrix Systems)</p>

    <h4 id="enhancing-secureos-porting-to-risc-v-architecture-using-hypervisor">Enhancing SecureOS porting to RISC-V architecture using hypervisor</h4>

    <p>Paweł Kulig (Samsung)</p>

    <h4 id="risc-v-prosperity-2036-plct-vision">RISC-V Prosperity 2036: PLCT Vision</h4>

    <p>Wei Wu (PLCT Lab, ISCAS)</p>

    <h4 id="the-first-study-of-the-impact-of-codee-on-sifives-llvm-risc-v-development-ecosystem">The First Study of the Impact of Codee on SiFive’s LLVM RISC-V Development Ecosystem</h4>

    <p>Manuel Arenaz (Codee)</p>

    <h4 id="mobilebert-on-risc-v-leveraging-iree-compiler-and-ace-rvv-extension-for-softmax-acceleration">MobileBERT on RISC-V: Leveraging IREE Compiler and ACE-RVV Extension for Softmax Acceleration</h4>

    <p>Yueh-Feng Lee (Andes Technology)</p>

    <h4 id="using-performance-simulation-to-develop-high-performance-computing">Using Performance Simulation to Develop High Performance Computing</h4>

    <p>Itai Yarom (MIPS)</p>

    <h4 id="breaking-the-risc-v-mcus-ecosystem-barriers">Breaking the RISC-V MCUs ecosystem barriers</h4>

    <p>Giancarlo Parodi (Renesas Electronics)</p>

    <h4 id="enhancing-the-risc-v-firmware-development-workflow-through-a-flexible-tooling-environment">Enhancing the RISC-V Firmware Development Workflow through a Flexible Tooling Environment</h4>

    <p>Christian Seifert (Technical University of Graz)</p>

    <h4 id="cheri-risc-v-a-case-study-on-the-cva6">CHERI RISC-V: A Case Study on the CVA6</h4>

    <p>Bruno Sa (University of Minho - Centro ALGORITMI/LASI)</p>

    <h4 id="atalanta-open-source-risc-v-microcontroller-for-rust-based-hard-real-time-systems">Atalanta: Open-Source RISC-V Microcontroller for Rust-Based Hard Real-Time Systems</h4>

    <p>Antti Nurmi (Tampere University)</p>

    <h4 id="accelerating-software-development-for-emerging-isa-extensions-with-cloud-based-fpgas-rvv-case-study">Accelerating software development for emerging ISA extensions with cloud-based FPGAs: RVV case study</h4>

    <p>Marek Szyprowski (Samsung R&amp;D Institute Poland)</p>

    <h4 id="security-safety-and-predictability-of-cheri-risc-v-for-drone-systems">Security, Safety, and Predictability of CHERI RISC-V for Drone Systems</h4>

    <p>Donato Ferraro (Minerva Systems SRL, University of Modena and Reggio Emilia)</p>

    <h4 id="design-exploration-of-risc-v-soft-cores-through-speculative-high-level-synthesis">Design Exploration of RISC-V Soft-Cores through Speculative High-Level Synthesis</h4>

    <p>Simon Rokicki (Irisa)</p>

    <h4 id="constrained-randomised-verification-of-risc-v-cores">Constrained-Randomised Verification of RISC-V Cores</h4>

    <p>Kun Anjalideep (Incore Semiconductors)</p>

    <h4 id="unique-program-execution-checking-formal-security-guarantees-for-risc-v-systems">Unique Program Execution Checking: Formal Security Guarantees for RISC-V Systems</h4>

    <p>Alex Wezel (RPTU Kaiserslautern-Landau)</p>

    <h4 id="asymmetric-linux-rtos-multiprocessing-for-risc-v">Asymmetric Linux-RTOS multiprocessing for RISC-V</h4>

    <p>Antti Takaluoma (Offcode oy)</p>

    <h4 id="a-simple-open-source-superscalar-out-of-order-risc-v-processor">A simple open-source superscalar out-of-order RISC-V processor</h4>

    <p>Mathis Salmen (Technical University of Munich)</p>

    <h4 id="accelerate-risc-v-based-dsa-design-with-virtual-platform-explorer">Accelerate RISC-V based DSA design with Virtual Platform Explorer</h4>

    <p>Hualin Wu (Terapines)</p>

    <h4 id="safety-mechanisms-for-highly-configurable-risc-v-based-automotive-cpu">Safety Mechanisms for highly configurable RISC-V based Automotive CPU</h4>

    <p>Ravindranath Munnan (Imagination Technologies)</p>

    <h4 id="towards-automated-llvm-support-and-autovectorization-for-risc-v-isa-extensions">Towards Automated LLVM Support and Autovectorization for RISC-V ISA Extensions</h4>

    <p>Philipp van Kempen (Technical University of Munich)</p>

    <h4 id="overview-of-a-scalable-test-generation-framework-for-verifying-compliance-with-iso26262-standard-for-automotive-functional-safety">Overview of a scalable test generation framework for verifying compliance with ISO26262 standard for automotive functional safety</h4>

    <p>Sanjay Menon (Software Engineer, Valtrix Systems)</p>

    <h4 id="hardware-based-stack-buffer-overflow-attack-detection-on-risc-v-architectures">Hardware-based stack buffer overflow attack detection on RISC-V architectures</h4>

    <p>Cristiano Chenet (Politecnico di Torino)</p>

    <h4 id="open-source-development-platform-for-risc-v-application-specific-instruction-set-processors">Open-Source Development Platform for RISC-V Application-Specific Instruction-Set Processors</h4>

    <p>Kari Hepola (Tampere University)</p>

    <h4 id="bring-your-code-to-risc-v-accelerators-with-sycl">Bring your code to RISC-V accelerators with SYCL</h4>

    <p>Max Brunton (Codeplay)</p>

    <h4 id="vitamin-v-expanding-open-source-risc-v-cloud-environments">Vitamin-V: Expanding Open-Source RISC-V Cloud Environments</h4>

    <p>Ramon Canal (Universitat Politècnica de Catalunya)</p>

    <h4 id="enabling-multi-context-execution-in-machine-mode-on-a-risc-v-processor">Enabling Multi-Context Execution in Machine-Mode on a RISC-V Processor</h4>

    <p>Giacomo Valente (Università degli Studi dell’Aquila)</p>

    <h4 id="dutctl-a-flexible-open-source-framework-for-rapid-bring-up-characterization-and-remote-operation-of-custom-silicon-risc-v-socs">DUTCTL: A Flexible Open-Source Framework for Rapid Bring-Up, Characterization, and Remote Operation of Custom-Silicon RISC-V SoCs</h4>

    <p>Thomas Benz (ETH Zurich)</p>

    <h4 id="a-risc-v-based-accelerator-for-post-quantum-cryptographic-primitives">A RISC-V based accelerator for Post Quantum Cryptographic Primitives</h4>

    <p>Andrew Wilson (Silicon Austria Labs GmbH)</p>

    <h4 id="hardwaresoftware-runtime-for-gpsa-protection-in-risc-v-embedded-cores">Hardware/Software Runtime for GPSA Protection in RISC-V Embedded Cores</h4>

    <p>Louis Savary (Inria)</p>

    <h4 id="hippomenes-an-experimental-implementation-of-the-risc-v-rt-real-time-extension">Hippomenes: An Experimental Implementation of the RISC-V RT Real-Time Extension</h4>

    <p>Per Lindgren (LTU/TUNI)</p>

    <h4 id="platform-orchestration-with-a-risc-v-tiny-controller">Platform Orchestration with a RISC-V Tiny Controller</h4>

    <p>Sergi Alcaide (Barcelona Supercomputing Center (BSC))</p>

    <h4 id="towards-a-flexible-fast-and-accurate-software-performance-simulation-environment-for-risc-v">Towards a Flexible, Fast and Accurate Software Performance Simulation Environment for RISC-V</h4>

    <p>Conrad Foik (Technische Universität München)</p>

    <h4 id="propelling-systemverilog-into-the-future-a-leap-towards-circt-ecosystem-integration">Propelling SystemVerilog into the Future: A leap Towards CIRCT Ecosystem Integration</h4>

    <p>Buyun Xu (Terapines Ltd)</p>

    <h4 id="safegantana-a-lockstep-in-order-risc-v-core">SafeGantana: A Lockstep In-Order RISC-V Core</h4>

    <p>Sergi Alcaide (Barcelona Supercomputing Center (BSC))</p>

    <h4 id="blindname-achieving-competitive-performance-with-open-eda-tools-on-an-open-source-linux-capable-risc-v-soc">BLINDNAME: Achieving Competitive Performance with Open EDA Tools on an Open-Source Linux-Capable RISC-V SoC</h4>

    <p>Thomas Benz (ETH Zurich)</p>

    <h4 id="poster-enabling-an-openstack-based-cloud-on-top-of-risc-v-hardware">POSTER: Enabling an OpenStack-based cloud on top of RISC-V hardware.</h4>

    <p>Aaron Call (Barcleona Supercomputing Center)</p>

    <h4 id="ufv---functional-coverage-on-risc-v-microcode">uFV - Functional coverage on RISC-V microcode</h4>

    <p>Deepa Palaniappan (AsFigo Technologies)</p>

    <h4 id="creating-custom-risc-v-processors-using-asip-design-tools-a-post-quantum-cryptography-case-study">Creating Custom RISC-V Processors Using ASIP Design Tools: A Post-Quantum Cryptography Case Study</h4>

    <p>Gert Goossens (Synopsys)</p>

    <h4 id="muriscv-nn-improving-risc-v-vector-extension-performance-with-a-kernel-library">muRISCV-NN: Improving RISC-V Vector Extension Performance with a Kernel Library</h4>

    <p>Jefferson Jones (Technical University of Munich)</p>

    <h4 id="explorative-surveying-risc-v-open-hardware-and-specifications-for-mixed-critical-systems">Explorative surveying RISC-V open hardware and specifications for mixed-critical systems</h4>

    <p>Holger Blasum (SYSGO GmbH)</p>

    <h4 id="design-implementation-and-evaluation-of-the-svnapot-extension-on-a-risc-v-processor">Design, Implementation and Evaluation of the SVNAPOT Extension on a RISC-V Processor</h4>

    <p>Nikolaos-Charalampos Papadopoulos (School of ECE, NTUA)</p>

    <h4 id="sonata-low-cost-open-source-cheri-hardware-for-embedded-systems">Sonata: low-cost open-source CHERI hardware for embedded systems</h4>

    <p>Marno van der Maas (lowRISC)</p>

    <h4 id="bounded-loadstores-in-grammar-based-code-generation-for-testing-the-risc-v-vector-extension">Bounded Load/Stores in Grammar-based Code Generation for Testing the RISC-V Vector Extension</h4>

    <p>Manfred Schlaegl (Johannes Kepler University)</p>

    <h4 id="vrp-a-variable-precision-accelerator-for-scientific-computing-applications">VRP: a Variable Precision Accelerator for Scientific Computing Applications</h4>

    <p>Andrea Bocco (Univ. Grenoble Alpes, CEA, List F-38000 Grenoble, France)</p>

    <h4 id="wearable-biomarker-processing-using-speckle-plethysmography-based-on-an-embedded-risc-v-asip">Wearable Biomarker Processing using Speckle Plethysmography based on an Embedded RISC-V ASIP</h4>

    <p>Stephan Nolting (Fraunhofer IMS)</p>

    <h4 id="risc-v-open-source-compiler-performance-is-it-good-enough">RISC-V open source compiler performance: Is it good enough?</h4>

    <p>Jeremy Bennett (Embecosm)</p>

    <h4 id="towards-coverage-analysis-for-translating-instruction-set-simulators">Towards Coverage Analysis for Translating Instruction Set Simulators</h4>

    <p>Karsten Emrich (Technical University of Munich)</p>

    <h4 id="we-had-64-bit-yes-what-about-second-64-bit">We had 64-bit, yes. What about second 64-bit?</h4>

    <p>Mathieu Bacou (Télécom SudParis)</p>

    <h4 id="techniques-and-tools-for-fast-fault-injection-simulations-of-risc-v-processors-at-rtl">Techniques and Tools for Fast Fault Injection Simulations of RISC-V Processors at RTL</h4>

    <p>Johannes Geier (Technical University of Munich)</p>

    <h4 id="comparison-of-sensitivity-to-soft-errors-depending-on-isa-extensions-for-risc-v-cores-veer-eh1-and-el2-from-western-digital">Comparison of sensitivity to soft errors, depending on ISA extensions, for RISC-V cores VeeR EH1 and EL2 from Western Digital</h4>

    <p>Daniel Leon (Universidad Francisco de Vitoria)</p>

    <h4 id="device-assignment-with-the-risc-v-iommu">Device Assignment with the RISC-V IOMMU</h4>

    <p>Andrew Jones (Ventana Micro Systems Inc.)</p>

    <h4 id="analysis-framework-for-isa-optimization">Analysis Framework for ISA Optimization</h4>

    <p>Andreas Hager-Clukas (Hochschule München)</p>

    <h4 id="next-gen-tetrisc-soc---a-quad-heterogeneous-design-for-adaptive-fault-tolerance">Next-Gen TETRISC SoC - A Quad-Heterogeneous Design for Adaptive Fault Tolerance</h4>

    <p>Junchao Chen (IHP GmbH - Innovations for High Performance Microelectronics)</p>

    <h4 id="the-performance-and-hidden-communication-cost-of-hardware-accelerators-for-hash-primitives-used-in-post-quantum-cryptography">The Performance and (Hidden) Communication Cost of Hardware Accelerators for Hash Primitives Used in Post-Quantum-Cryptography</h4>

    <p>Jonas Schupp (Technical University of Munich, TUM School of Computation, Information and Technology)</p>

    <h4 id="interoperable-platform-standards---overview-and-update">Interoperable platform standards - overview and update</h4>

    <p>Andrei Warkentin (Intel)</p>

    <h4 id="acrn-hypervisor-on-risc-v">ACRN Hypervisor on RISC-V</h4>

    <p>Andrei Warkentin (Intel)</p>

    <h4 id="use-of-risc-v-to-develop-multiprocessor-host-subsystems-for-accelerated-platform-with-in-memory-computing-based-on-nvm-memories-for-ai-inference-answering-functional-safety-requirements-for-industrial-and-automotive-applications">Use of RISC-V to develop multiprocessor host subsystems for accelerated platform with In Memory computing based on NVM memories for AI inference answering functional safety requirements for industrial and automotive applications</h4>

    <p>Giulio Urlini (STMicroelectronics)</p>

    <h4 id="analyzing-threats--detecting-trojans-through-formal-analysis-in-a-semiconductor-ip">Analyzing threats &amp; detecting trojans through formal analysis in a semiconductor IP</h4>

    <p>Gulam Ashrafi (Synopsys)</p>

    <h4 id="cva6-platform-for-risc-v-software-development">CVA6-Platform for RISC-V Software Development</h4>

    <p>Duncan Bees (OpenHWGroup)</p>

    <h4 id="how-to-tape-out-a-64-core-risc-v-soc-in-under-60-days">How to tape-out a 64-core RISC-V SoC in under 60 days</h4>

    <p>Frank Gurkaynak (ETH Zurich)</p>

    <h4 id="optimizing-chrome-v8-using-risc-v-j-and-customed-instruction-extension">Optimizing Chrome V8 Using RISC-V J and Customed Instruction Extension</h4>

    <p>Qiaowen Yang (Tsinghua University)</p>

    <h4 id="towards-open-source-risc-v-core-verification-with-uvm-and-verilator">Towards open source RISC-V core verification with UVM and Verilator</h4>

    <p>Karol Gugala (Antmicro)</p>

    <h4 id="optimizing-data-transport-architectures-in-risc-v-socs-for-aiml-applications">Optimizing Data Transport Architectures in RISC-V SoCs for AI/ML Applications</h4>

    <p>Frank Schirrmeister (Synopsys)</p>

    <h4 id="an-energy-efficient-risc-v-based-soc-accelerator-for-cnn-inference">An Energy Efficient RISC-V based SoC Accelerator For CNN Inference</h4>

    <p>Sergio Castillo Mohedano (Lund University)</p>

    <h4 id="instrument-control--data-processing-for-high-reliable-new-space-instruments">Instrument Control &amp; Data Processing for high-reliable ‘New Space’ instruments</h4>

    <p>Gerard Rauwerda (Technolution)</p>

    <h4 id="surfer-a-waveform-viewer-as-dynamic-as-risc-v">Surfer: A Waveform Viewer as Dynamic as RISC-V</h4>

    <p>Lucas Klemmer (Johannes Kepler University Linz)</p>

    <h4 id="low-power-acceleration-of-cnns-using-near-memory-computing-on-a-risc-v-soc">Low-power Acceleration of CNNs using Near Memory Computing on a RISC-V SoC</h4>

    <p>Kristoffer Westring (Lund University)</p>

    <h4 id="evaluating-risc-v-efficiency-and-performance-with-ai-based-meteorological-inference">Evaluating RISC-V Efficiency and Performance with AI-Based Meteorological Inference</h4>

    <p>Daniel Suárez (Universidad de La Laguna)</p>

    <h4 id="risc-v-opt-vp-an-application-analysis-platform-using-bounded-execution-trees">RISC-V Opt-VP: An Application Analysis Platform Using Bounded Execution Trees</h4>

    <p>Jan Zielasko (Cyber-Physical Systems, DFKI GmbH)</p>

    <h4 id="accelerating-unicode-conversions-using-the-risc-v-vector-extension">Accelerating Unicode Conversions using the RISC-V Vector Extension</h4>

    <p>Olaf Bernstein (private)</p>

    <h4 id="a-rocket-core-with-radar-signal-processing-accelerators-as-memory-mapped-io-devices">A Rocket Core with Radar Signal Processing Accelerators as Memory-Mapped I/O Devices</h4>

    <p>Vladimir Milovanović (University of Kragujevac)</p>

    <h4 id="a-risc-v-based-resilient-processing-platform-for-6g-communication-networks">A RISC-V-based Resilient Processing Platform for 6G Communication Networks</h4>

    <p>Marko Andjelkovic (IHP)</p>

    <h4 id="metasat-platform-high-performance-space-processing-for-institutional-missions-using-multicore-gpu-and-ai-accelerators">METASAT Platform: High Performance Space Processing for Institutional Missions Using Multicore, GPU and AI Accelerators</h4>

    <p>Leonidas Kosmidis (Barcelona Supercomputing Center (BSC) and Universitat PolitÃ¨cnica de Catalunya (UPC))</p>

    <h4 id="advanced-risc-v-verification-from-random-instructions-to-system-integrity">Advanced RISC-V Verification: From Random Instructions to System Integrity</h4>

    <p>David Kelf (Breker Verification Systems)</p>

    <h4 id="the-cheri-risc-v-open-source-ecosystem">The CHERI-RISC-V open-source ecosystem</h4>

    <p>Peter Rugg (University of Cambridge)</p>

    <h4 id="the-briski-risc-v-barrel-processor-for-asic-and-fpga-implementation---one-core-to-rule-them-both">The BRISKI RISC-V Barrel processor for ASIC and FPGA Implementation - one Core to rule them both</h4>

    <p>Riadh Ben Abdelhamid (Heidelberg University)</p>

    <h4 id="domain-specific-acceleration-with-high-level-synthesis">Domain Specific Acceleration with High-Level Synthesis</h4>

    <p>Russell Klein (Siemens EDA)</p>

    <h4 id="qemu-based-cva6-framework-for-efficient-functional-validation-and-performance-evaluation">QEMU-based CVA6 Framework for Efficient Functional Validation and Performance Evaluation</h4>

    <p>Fatma Jebali (CEA List)</p>

    <h4 id="radler-risc-v-autonomous-driving-level-four-hardwaresoftware-co-design">RADLER: RISC-V Autonomous Driving LEvel fouR hardware/software co-design</h4>

    <p>Leonidas Kosmidis (Barcelona Supercomputing Center (BSC) and Universitat PolitÃ¨cnica de Catalunya (UPC))</p>

    <h4 id="empowering-the-future-unveiling-next-generation-risc-v-devices">Empowering the Future: Unveiling Next-Generation RISC-V Devices</h4>

    <p>Marta Han (None)</p>

    <h4 id="risc-v-for-hpc-where-we-are-and-where-we-need-to-go">RISC-V for HPC: Where we are and where we need to go</h4>

    <p>Nick Brown (EPCC at the University of Edinburgh)</p>

    <h4 id="selective-cache-re-mapping-to-mitigate-cache-side-channel-attacks-on-risc-v-processors">Selective Cache Re-Mapping to Mitigate Cache Side Channel Attacks on RISC-V Processors</h4>

    <p>Pavitra Bhade (Indian Institute of Technology)</p>

    <h4 id="wait-a-minute-for-risc-v-cross-core-cache-attack-on-a-real-world-soc">Wait a minute for RISC-V Cross-core cache attack on a real-world SoC</h4>

    <p>Kilian Zinnecker (Fraunhofer AISEC)</p>

    <h4 id="exploring-the-potential-of-opentitan-as-a-control-flow-integrity-coprocessor">Exploring the Potential of OpenTitan as a Control-Flow Integrity Coprocessor</h4>

    <p>Emanuele Parisi (Universita’ di Bologna)</p>

    <h4 id="securing-embedded-and-iot-systems-with-spmp-based-virtualization">Securing Embedded and IoT Systems with SPMP-based Virtualization</h4>

    <p>Jose Martins (University of Minho)</p>

    <h4 id="sentrycore-a-risc-v-co-processor-system-for-safe-real-time-control-applications">SentryCore: A RISC-V Co-Processor System for Safe, Real-Time Control Applications</h4>

    <p>Michael Rogenmoser (ETH Zurich)</p>

    <h4 id="titanssl-towards-accelerating-openssl-in-a-full-risc-v-architecture-using-opentitan">TitanSSL: Towards Accelerating OpenSSL in a Full RISC-V Architecture Using OpenTitan</h4>

    <p>Alberto Musa (University of Bologna)</p>

    <h4 id="isa-support-for-hardware-resource-partitioning-in-risc-v">ISA Support for Hardware Resource Partitioning in RISC-V</h4>

    <p>Nils Wistoff (ETH Zurich)</p>

    <h4 id="towards-neuromorphic-acceleration-through-register-streaming-extensions-on-risc-v-cores">Towards Neuromorphic Acceleration through Register-Streaming Extensions on RISC-V Cores</h4>

    <p>Simone Manoni (University of Bologna)</p>

    <h4 id="optimizing-software-for-risc-v">Optimizing Software for RISC-V</h4>

    <p>Nathan Egge (Google)</p>

    <h4 id="comparing-cgras-with-vpus-as-risc-v-coprocessors">Comparing CGRAs with VPUs as RISC-V Coprocessors</h4>

    <p>Daniel Vazquez Iglesias (Universidad Politecnica de Madrid)</p>

    <h4 id="ai-based-estimation-of-the-risc-v-execution-cycles-of-application-sw-in-host-compiled-simulation">AI-based Estimation of the RISC-V Execution Cycles of Application SW in Host-Compiled Simulation</h4>

    <p>Hector Posadas (Universidad de Cantabria)</p>

    <h4 id="accelerating-ai-on-risc-v-optimizing-bfloat16-for-improved-efficiency">Accelerating AI on RISC-V: Optimizing BFloat16 for Improved Efficiency</h4>

    <p>Ruhma Rizwan (10xEngineers)</p>

    <h4 id="hard-real-time-is-easy">Hard real time is Easy!</h4>

    <p>Pawel Dzialo (Tampere University)</p>

    <h4 id="ztachip-a-multicore-data-aware-embedded-risc-v-ai-accelerator-for-edge-inferencing">Ztachip: A Multicore, Data-Aware, Embedded RISC-V AI Accelerator for Edge Inferencing</h4>

    <p>Elochukwu Ifediora (Individual RISC-V Member)</p>

  </div>
</div>

        </div>
    </main>
    <footer class="py-3 my-2 container">
      <div style="width: 100%; text-align: center;">
        <!-- Platinum are 300x120-->
        <div style="font-size: 1.5em; font-weight: bold; margin-top: 40px; margin-bottom: 20px;">Platinum Sponsors</div>
        <div style="display: flex; flex-wrap: wrap; justify-content: center; align-items: center; gap: 30px;">
          <a href="https://www.bosc.ac.cn/" target="_blank"><img src="media/logos/sponsors/bosc.svg"
            width="300" alt="BOSC"></a>
          <a href="https://codasip.com/" target="_blank"><img src="media/logos/sponsors/codasip.png"
            width="300" alt="Codasip"></a>
        <a href="https://lowrisc.org" target="_blank"><img src="media/logos/sponsors/lowrisc.svg"
            width="300" alt="lowRISC"></a>
          <a href="https://semidynamics.com/" target="_blank"><img src="media/logos/sponsors/semidynamics.png"
            width="300" alt="Semidynamics"></a>
          <a href="https://eda.sw.siemens.com/" target="_blank"><img src="media/logos/sponsors/siemens.svg"
            width="300" alt="Siemens"></a>
          <a href="https://www.ventanamicro.com/" target="_blank"><img src="media/logos/sponsors/ventana.png"
              width="300" alt="Ventana"></a>
        </div>
        <!-- Gold are 250x100-->
        <div style="font-size: 1.5em; font-weight: bold; margin-top: 40px; margin-bottom: 20px;">Gold Sponsors</div>
        <div style="display: flex; flex-wrap: wrap; justify-content: center; align-items: center; gap: 30px;">
          <a href="https://damo.alibaba.com/?language=en" target="_blank"><img src="media/logos/sponsors/alibaba.svg" width="250" alt="Alibaba"></a>
          <a href="https://www.andestech.com/en/" target="_blank"><img src="media/logos/sponsors/andes.svg" width="250" alt="Andes"></a>
          <a href="https://www.cea.fr/english/Pages/Welcome.aspx" target="_blank"><img src="media/logos/sponsors/cea.svg" width="250" alt="CEA"></a>
          <a href="https://www.eswincomputing.com/en/" target="_blank"><img src="media/logos/sponsors/eswin.png" width="250" alt="CEA"></a>
          <a href="https://www.gaisler.com/" target="_blank"><img src="media/logos/sponsors/gaisler.png" width="250" alt="Frontgrade Gaisler"></a>
          <a href="https://www.lauterbach.com/" target="_blank"><img src="media/logos/sponsors/lauterbach.png" width="250" alt="Lauterbach"></a>
          <a href="https://www.sifive.com" target="_blank"><img src="media/logos/sponsors/sifive.png" width="250" alt="SiFive"></a>
          <a href="https://www.synopsys.com/risc-v.html" target="_blank"><img src="media/logos/sponsors/synopsys.svg" width="250" alt="Synopsys"></a>
          <a href="https://tristan-project.eu/" target="_blank"><img src="media/logos/sponsors/tristan.png" width="250" alt="TRISTAN"></a>
          <a href="https://www.terapines.com/" target="_blank"><img src="media/logos/sponsors/terapines.svg" width="250" alt="Terapines"></a>
        </div>
        <!-- Silver are 200x80 -->
        <div style="font-size: 1.5em; font-weight: bold; margin-top: 40px; margin-bottom: 20px;">Silver Sponsors</div>
        <div style="display: flex; flex-wrap: wrap; justify-content: center; align-items: center; gap: 30px;">
          <a href="https://www.arteris.com" target="_blank"><img src="media/logos/sponsors/arteris.png"
            width="200" alt="Arteris"></a>
          <a href="https://www.axiomise.com" target="_blank"><img src="media/logos/sponsors/axiomise.png"
            width="200" alt="Axiomise"></a>
          <a href="https://brekersystems.com/" target="_blank"><img src="media/logos/sponsors/breker.png"
            width="200" alt="Breker Technologies"></a>
          <!-- <a href="https://www.bsc.es/" target="_blank"><img src="media/logos/sponsors/bsc.svg"
            width="200" alt="BSC"></a> //-->
          <a href="https://www.canonical.com" target="_blank"><img src="media/logos/sponsors/canonical.png"
            width="200" alt="Canonical"></a>
          <a href="https://deepcomputing.io/" target="_blank"><img src="media/logos/sponsors/deepcomputing.png"
            width="200" alt="Deep Computing"></a>
          <a href="https://www.e4company.com/en/" target="_blank"><img src="media/logos/sponsors/e4.png"
            width="200" alt="E4"></a>
          <a href="https://hightec-rt.com/en/" target="_blank"><img src="media/logos/sponsors/hightec.png"
            width="200" alt="Hightec"></a>
          <a href="https://imec.com/" target="_blank"><img src="media/logos/sponsors/imec.png"
            width="200" alt="imec"></a>
          <a href="https://lubis-eda.com/" target="_blank"><img src="media/logos/sponsors/lubiseda.png"
            width="200" alt="Lubis EDA"></a>
          <a href="https://www.nucleisys.com/" target="_blank"><img src="media/logos/sponsors/nuclei.png"
            width="200" alt="Nuclei"></a>
          <a href="https://www.openhwgroup.org/" target="_blank"><img src="media/logos/sponsors/openhw.png"
            width="200" alt="OpenHW Group"></a>
          <a href="https://www.planv.tech" target="_blank"><img src="media/logos/sponsors/planv.png"
            width="200" alt="PlanV"></a>
          <a href="https://pulp-platform.org/" target="_blank"><img src="media/logos/sponsors/pulp.png"
            width="200" alt="Pulp Platform"></a>
          <!-- <a href="https://www.qualcomm.com/" target="_blank"><img src="media/logos/sponsors/qualcomm.svg"
            width="200" alt="Qualcomm"></a> //-->
          <a href="https://www.realintent.com/" target="_blank"><img src="media/logos/sponsors/realintent.svg"
            width="200" alt="Real Intent"></a>
          <a href="https://tasking.com/" target="_blank"><img src="media/logos/sponsors/tasking.png"
            width="200" alt="TASKING"></a>
          <a href="https://www.vypercore.com" target="_blank"><img src="media/logos/sponsors/vypercore.png"
            width="200" alt="Vypercore"></a>
            <a href="https://www.wolfssl.com/" target="_blank"><img src="media/logos/sponsors/wolfssl.png"
              width="150" alt="WolfSSL"></a>
        </div>
        <!-- Bronze and others are 150x60 -->
        <div style="font-size: 1.5em; font-weight: bold; margin-top: 40px; margin-bottom: 20px;">Bronze Sponsors</div>
        <div style="display: flex; flex-wrap: wrap; justify-content: center; align-items: center; gap: 30px;">
          <a href="https://mips.com/" target="_blank"><img src="media/logos/sponsors/mips.svg"
            width="150" /></a>
          <!-- <a href="https://nxp.com/" target="_blank"><img src="media/logos/sponsors/nxp.svg"
            width="150" /></a> //-->
            <a href="https://riseproject.dev/" target="_blank"><img src="media/logos/sponsors/rise.png"
              width="150" alt="RISE"></a>
            </div>
        <div style="font-size: 1.5em; font-weight: bold; margin-top: 40px; margin-bottom: 20px;">Other Sponsors</div>
        <div style="display: flex; flex-wrap: wrap; justify-content: center; align-items: center; gap: 30px;">
          <a href="https://www.codethink.co.uk/" target="_blank"><img src="media/logos/sponsors/codethink.png"
              width="150" alt="CodeThing"></a>
          <a href="https://www.quintauris.eu" target="_blank"><img src="media/logos/sponsors/quintauris.svg"
              width="150" /></a>
        </div>
        <div style="font-size: 1.5em; font-weight: bold; margin-top: 40px; margin-bottom: 20px;">Supported by</div>
        <div style="display: flex; flex-wrap: wrap; justify-content: center; align-items: center; gap: 30px;">
          <a href="https://www.invest-in-bavaria.com/" target="_blank"><img src="media/logos/sponsors/investinbavaria.png"
              width="150" alt="Invest in Bavaria"></a>
        </div>
      </div>


          <hr class="my-2" style="margin: auto; width: 66%"/>
          <p class="text-center text-muted" style="font-size: smaller;">Copyright © RISC-V International® and contributors (<a href="https://riscv.org/about/contact/">contact</a>). All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International. For trademark usage guidelines, please see our <a href="https://riscv.org/about/risc-v-branding-guidelines/">Brand Guidelines</a> and <a href="https://riscv.org/privacy-policy/">Privacy Policy</a>.</p>
        </footer>

    <script src="/assets/js/bootstrap.bundle.min.js" integrity="sha384-C6RzsynM9kWDrMNeT87bh95OGNyZPhcTNXj1NW7RuBCsyN/o0jlpcV8Qyq46cDfL" crossorigin="anonymous"></script>

  </body>
</html>
