verilog work ../../../../../../../rtl/verilog/code/pkg/accelerator_arithmetic_pkg.sv
verilog work ../../../../../../../rtl/verilog/code/pkg/accelerator_math_pkg.sv
verilog work ../../../../../../../rtl/verilog/code/pkg/accelerator_accelerator_core_pkg.sv
verilog work ../../../../../../../rtl/verilog/code/pkg/accelerator_lstm_controller_pkg.sv

verilog work ../../../../../../../rtl/verilog/code/arithmetic/float/scalar/accelerator_scalar_float_adder.sv
verilog work ../../../../../../../rtl/verilog/code/arithmetic/float/scalar/accelerator_scalar_float_multiplier.sv
verilog work ../../../../../../../rtl/verilog/code/arithmetic/float/scalar/accelerator_scalar_float_divider.sv

verilog work ../../../../../../../rtl/verilog/code/arithmetic/float/vector/accelerator_vector_float_adder.sv
verilog work ../../../../../../../rtl/verilog/code/arithmetic/float/vector/accelerator_vector_float_multiplier.sv
verilog work ../../../../../../../rtl/verilog/code/arithmetic/float/vector/accelerator_vector_float_divider.sv

verilog work ../../../../../../../rtl/verilog/code/arithmetic/float/matrix/accelerator_matrix_float_adder.sv
verilog work ../../../../../../../rtl/verilog/code/arithmetic/float/matrix/accelerator_matrix_float_multiplier.sv
verilog work ../../../../../../../rtl/verilog/code/arithmetic/float/matrix/accelerator_matrix_float_divider.sv

verilog work ../../../../../../../rtl/verilog/code/math/algebra/vector/accelerator_dot_product.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/vector/accelerator_vector_convolution.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/vector/accelerator_vector_cosine_similarity.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/vector/accelerator_vector_multiplication.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/vector/accelerator_vector_summation.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/vector/accelerator_vector_module.sv

verilog work ../../../../../../../rtl/verilog/code/math/algebra/matrix/accelerator_matrix_convolution.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/matrix/accelerator_matrix_inverse.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/matrix/accelerator_matrix_multiplication.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/matrix/accelerator_matrix_product.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/matrix/accelerator_matrix_summation.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/matrix/accelerator_matrix_transpose.sv

verilog work ../../../../../../../rtl/verilog/code/math/algebra/tensor/accelerator_tensor_convolution.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/tensor/accelerator_tensor_inverse.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/tensor/accelerator_tensor_multiplication.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/tensor/accelerator_tensor_product.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/tensor/accelerator_tensor_summation.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/tensor/accelerator_tensor_transpose.sv

verilog work ../../../../../../../rtl/verilog/code/math/series/scalar/accelerator_scalar_cosh_function.sv
verilog work ../../../../../../../rtl/verilog/code/math/series/scalar/accelerator_scalar_exponentiator_function.sv
verilog work ../../../../../../../rtl/verilog/code/math/series/scalar/accelerator_scalar_logarithm_function.sv
verilog work ../../../../../../../rtl/verilog/code/math/series/scalar/accelerator_scalar_sinh_function.sv
verilog work ../../../../../../../rtl/verilog/code/math/series/scalar/accelerator_scalar_tanh_function.sv

verilog work ../../../../../../../rtl/verilog/code/math/series/vector/accelerator_vector_cosh_function.sv
verilog work ../../../../../../../rtl/verilog/code/math/series/vector/accelerator_vector_exponentiator_function.sv
verilog work ../../../../../../../rtl/verilog/code/math/series/vector/accelerator_vector_logarithm_function.sv
verilog work ../../../../../../../rtl/verilog/code/math/series/vector/accelerator_vector_sinh_function.sv
verilog work ../../../../../../../rtl/verilog/code/math/series/vector/accelerator_vector_tanh_function.sv

verilog work ../../../../../../../rtl/verilog/code/math/series/matrix/accelerator_matrix_cosh_function.sv
verilog work ../../../../../../../rtl/verilog/code/math/series/matrix/accelerator_matrix_exponentiator_function.sv
verilog work ../../../../../../../rtl/verilog/code/math/series/matrix/accelerator_matrix_logarithm_function.sv
verilog work ../../../../../../../rtl/verilog/code/math/series/matrix/accelerator_matrix_sinh_function.sv
verilog work ../../../../../../../rtl/verilog/code/math/series/matrix/accelerator_matrix_tanh_function.sv

verilog work ../../../../../../../rtl/verilog/code/math/function/scalar/accelerator_scalar_logistic_function.sv
verilog work ../../../../../../../rtl/verilog/code/math/function/scalar/accelerator_scalar_oneplus_function.sv

verilog work ../../../../../../../rtl/verilog/code/math/function/vector/accelerator_vector_logistic_function.sv
verilog work ../../../../../../../rtl/verilog/code/math/function/vector/accelerator_vector_oneplus_function.sv

verilog work ../../../../../../../rtl/verilog/code/math/function/matrix/accelerator_matrix_logistic_function.sv
verilog work ../../../../../../../rtl/verilog/code/math/function/matrix/accelerator_matrix_oneplus_function.sv

verilog work ../../../../../../../rtl/verilog/code/math/calculus/vector/accelerator_vector_differentiation.sv
verilog work ../../../../../../../rtl/verilog/code/math/calculus/vector/accelerator_vector_integration.sv
verilog work ../../../../../../../rtl/verilog/code/math/calculus/vector/accelerator_vector_softmax.sv

verilog work ../../../../../../../rtl/verilog/code/math/calculus/matrix/accelerator_matrix_differentiation.sv
verilog work ../../../../../../../rtl/verilog/code/math/calculus/matrix/accelerator_matrix_integration.sv
verilog work ../../../../../../../rtl/verilog/code/math/calculus/matrix/accelerator_matrix_softmax.sv

verilog work ../../../../../../../rtl/verilog/code/math/calculus/tensor/accelerator_tensor_differentiation.sv
verilog work ../../../../../../../rtl/verilog/code/math/calculus/tensor/accelerator_tensor_integration.sv
verilog work ../../../../../../../rtl/verilog/code/math/calculus/tensor/accelerator_tensor_softmax.sv

verilog work ../../../../../../../rtl/verilog/code/trainer/LSTM/accelerator_activation_trainer.sv
verilog work ../../../../../../../rtl/verilog/code/trainer/LSTM/accelerator_forget_trainer.sv
verilog work ../../../../../../../rtl/verilog/code/trainer/LSTM/accelerator_input_trainer.sv
verilog work ../../../../../../../rtl/verilog/code/trainer/LSTM/accelerator_output_trainer.sv

verilog work ../../../../../../../rtl/verilog/code/controller/LSTM/convolutional/accelerator_controller.sv
verilog work ../../../../../../../rtl/verilog/code/controller/LSTM/convolutional/accelerator_activation_gate_vector.sv
verilog work ../../../../../../../rtl/verilog/code/controller/LSTM/convolutional/accelerator_forget_gate_vector.sv
verilog work ../../../../../../../rtl/verilog/code/controller/LSTM/convolutional/accelerator_hidden_gate_vector.sv
verilog work ../../../../../../../rtl/verilog/code/controller/LSTM/convolutional/accelerator_input_gate_vector.sv
verilog work ../../../../../../../rtl/verilog/code/controller/LSTM/convolutional/accelerator_output_gate_vector.sv
verilog work ../../../../../../../rtl/verilog/code/controller/LSTM/convolutional/accelerator_state_gate_vector.sv

verilog work ../../../../../../../rtl/verilog/code/dnc/read_heads/accelerator_free_gates.sv
verilog work ../../../../../../../rtl/verilog/code/dnc/read_heads/accelerator_read_keys.sv
verilog work ../../../../../../../rtl/verilog/code/dnc/read_heads/accelerator_read_modes.sv
verilog work ../../../../../../../rtl/verilog/code/dnc/read_heads/accelerator_read_strengths.sv

verilog work ../../../../../../../rtl/verilog/code/dnc/write_heads/accelerator_allocation_gate.sv
verilog work ../../../../../../../rtl/verilog/code/dnc/write_heads/accelerator_erase_vector.sv
verilog work ../../../../../../../rtl/verilog/code/dnc/write_heads/accelerator_write_gate.sv
verilog work ../../../../../../../rtl/verilog/code/dnc/write_heads/accelerator_write_key.sv
verilog work ../../../../../../../rtl/verilog/code/dnc/write_heads/accelerator_write_strength.sv
verilog work ../../../../../../../rtl/verilog/code/dnc/write_heads/accelerator_write_vector.sv

verilog work ../../../../../../../rtl/verilog/code/dnc/memory/accelerator_content_based_addressing.sv
verilog work ../../../../../../../rtl/verilog/code/dnc/memory/accelerator_allocation_weighting.sv
verilog work ../../../../../../../rtl/verilog/code/dnc/memory/accelerator_backward_weighting.sv
verilog work ../../../../../../../rtl/verilog/code/dnc/memory/accelerator_forward_weighting.sv
verilog work ../../../../../../../rtl/verilog/code/dnc/memory/accelerator_memory_matrix.sv
verilog work ../../../../../../../rtl/verilog/code/dnc/memory/accelerator_memory_retention_vector.sv
verilog work ../../../../../../../rtl/verilog/code/dnc/memory/accelerator_precedence_weighting.sv
verilog work ../../../../../../../rtl/verilog/code/dnc/memory/accelerator_read_content_weighting.sv
verilog work ../../../../../../../rtl/verilog/code/dnc/memory/accelerator_read_vectors.sv
verilog work ../../../../../../../rtl/verilog/code/dnc/memory/accelerator_read_weighting.sv
verilog work ../../../../../../../rtl/verilog/code/dnc/memory/accelerator_sort_vector.sv
verilog work ../../../../../../../rtl/verilog/code/dnc/memory/accelerator_temporal_link_matrix.sv
verilog work ../../../../../../../rtl/verilog/code/dnc/memory/accelerator_usage_vector.sv
verilog work ../../../../../../../rtl/verilog/code/dnc/memory/accelerator_write_content_weighting.sv
verilog work ../../../../../../../rtl/verilog/code/dnc/memory/accelerator_write_weighting.sv
verilog work ../../../../../../../rtl/verilog/code/dnc/memory/accelerator_addressing.sv

verilog work ../../../../../../../rtl/verilog/code/dnc/top/accelerator_top.sv
verilog work ../../../../../../../rtl/verilog/code/dnc/top/accelerator_output_vector.sv
verilog work ../../../../../../../rtl/verilog/code/dnc/top/accelerator_interface_vector.sv

verilog work ../../../../../../../bench/verilog/code/procedures/design/dnc/top/accelerator_top_pkg.sv
verilog work ../../../../../../../bench/verilog/code/procedures/design/dnc/top/accelerator_top_stimulus.sv
verilog work ../../../../../../../bench/verilog/code/procedures/design/dnc/top/accelerator_top_testbench.sv