vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" \
"../../../bd/design_1/ipshared/6bfc/ip_repo/MyAcc_3.0/hdl/ACCU.vhd" \
"../../../bd/design_1/ipshared/6bfc/ip_repo/MyAcc_3.0/hdl/ALU.vhd" \
"../../../bd/design_1/ipshared/6bfc/ip_repo/MyAcc_3.0/hdl/BRAM_SP.vhd" \
"../../../bd/design_1/ipshared/6bfc/ip_repo/MyAcc_3.0/hdl/DIS_RAM_SP.vhd" \
"../../../bd/design_1/ipshared/6bfc/ip_repo/MyAcc_3.0/hdl/MyAccelerator_v2_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/6bfc/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd" \
"../../../bd/design_1/ipshared/6bfc/ip_repo/MyAcc_3.0/hdl/dff.vhd" \
"../../../bd/design_1/ipshared/6bfc/ip_repo/MyAcc_3.0/hdl/main_fsm.vhd" \
"../../../bd/design_1/ipshared/6bfc/ip_repo/MyAcc_3.0/hdl/w_sticker.vhd" \
"../../../bd/design_1/ipshared/6bfc/ip_repo/MyAcc_3.0/hdl/weight_buffer.vhd" \
"../../../bd/design_1/ipshared/6bfc/ip_repo/MyAcc_3.0/hdl/ConvAccelerator.vhd" \
"../../../bd/design_1/ip/design_1_ConvAccelerator_0_0/sim/design_1_ConvAccelerator_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_20M_0/sim/design_1_rst_ps7_0_20M_0.vhd" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.vhd" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.vhd" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
