Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Oct  4 09:07:36 2023
| Host         : RA3YDI running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file gener4_wrapper_timing_summary_routed.rpt -pb gener4_wrapper_timing_summary_routed.pb -rpx gener4_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : gener4_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.643        0.000                      0                 5093        0.027        0.000                      0                 5093        2.845        0.000                       0                  2219  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
clk_fpga_0     {0.000 12.500}       25.000          40.000          
  CLKFBIN      {0.000 12.500}       25.000          40.000          
  PixelClkIO   {0.000 12.500}       25.000          40.000          
  SerialClkIO  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0           9.643        0.000                      0                 5051        0.027        0.000                      0                 5051        7.500        0.000                       0                  2197  
  CLKFBIN                                                                                                                                                       23.751        0.000                       0                     2  
  PixelClkIO                                                                                                                                                    22.845        0.000                       0                    10  
  SerialClkIO                                                                                                                                                    2.845        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    PixelClkIO         18.697        0.000                      0                   38        0.209        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              23.256        0.000                      0                    4        0.377        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.643ns  (required time - arrival time)
  Source:                 gener4_i/rst_ps7_0_40M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/v_tpg_0/inst/tpgBackground_U0/call_ret3_tpgPatternVerticalRa_fu_625_ap_start_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.357ns  (logic 0.580ns (4.040%)  route 13.777ns (95.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 27.697 - 25.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.719     3.027    gener4_i/rst_ps7_0_40M/U0/slowest_sync_clk
    SLICE_X2Y32          FDRE                                         r  gener4_i/rst_ps7_0_40M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.456     3.483 f  gener4_i/rst_ps7_0_40M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          5.422     8.905    gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n
    SLICE_X27Y35         LUT1 (Prop_lut1_I0_O)        0.124     9.029 r  gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=334, routed)         8.355    17.384    gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_rst_n_inv
    SLICE_X10Y9          FDRE                                         r  gener4_i/v_tpg_0/inst/tpgBackground_U0/call_ret3_tpgPatternVerticalRa_fu_625_ap_start_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.505    27.697    gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X10Y9          FDRE                                         r  gener4_i/v_tpg_0/inst/tpgBackground_U0/call_ret3_tpgPatternVerticalRa_fu_625_ap_start_reg_reg/C
                         clock pessimism              0.230    27.928    
                         clock uncertainty           -0.377    27.551    
    SLICE_X10Y9          FDRE (Setup_fdre_C_R)       -0.524    27.027    gener4_i/v_tpg_0/inst/tpgBackground_U0/call_ret3_tpgPatternVerticalRa_fu_625_ap_start_reg_reg
  -------------------------------------------------------------------
                         required time                         27.027    
                         arrival time                         -17.384    
  -------------------------------------------------------------------
                         slack                                  9.643    

Slack (MET) :             9.738ns  (required time - arrival time)
  Source:                 gener4_i/rst_ps7_0_40M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/v_tpg_0/inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_707_ap_start_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.357ns  (logic 0.580ns (4.040%)  route 13.777ns (95.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 27.697 - 25.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.719     3.027    gener4_i/rst_ps7_0_40M/U0/slowest_sync_clk
    SLICE_X2Y32          FDRE                                         r  gener4_i/rst_ps7_0_40M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.456     3.483 f  gener4_i/rst_ps7_0_40M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          5.422     8.905    gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n
    SLICE_X27Y35         LUT1 (Prop_lut1_I0_O)        0.124     9.029 r  gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=334, routed)         8.355    17.384    gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_rst_n_inv
    SLICE_X11Y9          FDRE                                         r  gener4_i/v_tpg_0/inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_707_ap_start_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.505    27.697    gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X11Y9          FDRE                                         r  gener4_i/v_tpg_0/inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_707_ap_start_reg_reg/C
                         clock pessimism              0.230    27.928    
                         clock uncertainty           -0.377    27.551    
    SLICE_X11Y9          FDRE (Setup_fdre_C_R)       -0.429    27.122    gener4_i/v_tpg_0/inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_707_ap_start_reg_reg
  -------------------------------------------------------------------
                         required time                         27.122    
                         arrival time                         -17.384    
  -------------------------------------------------------------------
                         slack                                  9.738    

Slack (MET) :             9.895ns  (required time - arrival time)
  Source:                 gener4_i/rst_ps7_0_40M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.101ns  (logic 0.580ns (4.113%)  route 13.521ns (95.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 27.693 - 25.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.719     3.027    gener4_i/rst_ps7_0_40M/U0/slowest_sync_clk
    SLICE_X2Y32          FDRE                                         r  gener4_i/rst_ps7_0_40M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.456     3.483 f  gener4_i/rst_ps7_0_40M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          5.422     8.905    gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n
    SLICE_X27Y35         LUT1 (Prop_lut1_I0_O)        0.124     9.029 r  gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=334, routed)         8.099    17.128    gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_rst_n_inv
    SLICE_X12Y15         FDRE                                         r  gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.501    27.693    gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X12Y15         FDRE                                         r  gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.230    27.924    
                         clock uncertainty           -0.377    27.547    
    SLICE_X12Y15         FDRE (Setup_fdre_C_R)       -0.524    27.023    gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         27.023    
                         arrival time                         -17.128    
  -------------------------------------------------------------------
                         slack                                  9.895    

Slack (MET) :             9.895ns  (required time - arrival time)
  Source:                 gener4_i/rst_ps7_0_40M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.101ns  (logic 0.580ns (4.113%)  route 13.521ns (95.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 27.693 - 25.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.719     3.027    gener4_i/rst_ps7_0_40M/U0/slowest_sync_clk
    SLICE_X2Y32          FDRE                                         r  gener4_i/rst_ps7_0_40M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.456     3.483 f  gener4_i/rst_ps7_0_40M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          5.422     8.905    gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n
    SLICE_X27Y35         LUT1 (Prop_lut1_I0_O)        0.124     9.029 r  gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=334, routed)         8.099    17.128    gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_rst_n_inv
    SLICE_X12Y15         FDRE                                         r  gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.501    27.693    gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X12Y15         FDRE                                         r  gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.230    27.924    
                         clock uncertainty           -0.377    27.547    
    SLICE_X12Y15         FDRE (Setup_fdre_C_R)       -0.524    27.023    gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         27.023    
                         arrival time                         -17.128    
  -------------------------------------------------------------------
                         slack                                  9.895    

Slack (MET) :             9.985ns  (required time - arrival time)
  Source:                 gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/tpgSinTableArray_U/gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/q0_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/v_tpg_0/inst/tpgBackground_U0/tmp_val_1_V_fu_318_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.614ns  (logic 8.530ns (58.370%)  route 6.084ns (41.630%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 27.689 - 25.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.715     3.023    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/tpgSinTableArray_U/gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/ap_clk
    RAMB18_X0Y12         RAMB18E1                                     r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/tpgSinTableArray_U/gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/q0_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.477 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/tpgSinTableArray_U/gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/q0_reg_1/DOADO[1]
                         net (fo=11, routed)          1.299     6.776    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsOgC_U71/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC_DSP48_8_U/out[19]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      3.841    10.617 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsOgC_U71/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC_DSP48_8_U/in00/P[0]
                         net (fo=1, routed)           0.731    11.348    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/tmp_32_tr_fu_379_p2[0]
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.004 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.004    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry_n_2
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.118 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.118    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__0_n_2
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.232 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.232    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__1_n_2
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.346 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.346    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__2_n_2
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.460 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.460    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__3_n_2
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.574 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.574    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__4_n_2
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.908 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__5/O[1]
                         net (fo=1, routed)           0.658    13.567    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsOgC_U71/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC_DSP48_8_U/p_neg_fu_286_p2[6]
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.303    13.870 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsOgC_U71/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC_DSP48_8_U/tmp_val_0_V_fu_314[7]_i_11/O
                         net (fo=5, routed)           1.748    15.617    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsOgC_U71/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC_DSP48_8_U/tmp_val_0_V_fu_314[7]_i_11_n_2
    SLICE_X5Y17          LUT6 (Prop_lut6_I4_O)        0.124    15.741 f  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsOgC_U71/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC_DSP48_8_U/tmp_val_1_V_fu_318[7]_i_20/O
                         net (fo=1, routed)           0.640    16.381    gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/in00_1
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.124    16.505 r  gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/tmp_val_1_V_fu_318[7]_i_4/O
                         net (fo=1, routed)           1.008    17.513    gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/tmp_val_1_V_fu_318[7]_i_4_n_2
    SLICE_X16Y11         LUT6 (Prop_lut6_I4_O)        0.124    17.637 r  gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/tmp_val_1_V_fu_318[7]_i_1/O
                         net (fo=1, routed)           0.000    17.637    gener4_i/v_tpg_0/inst/tpgBackground_U0/int_bckgndId_reg[4]_3[7]
    SLICE_X16Y11         FDRE                                         r  gener4_i/v_tpg_0/inst/tpgBackground_U0/tmp_val_1_V_fu_318_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.497    27.689    gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X16Y11         FDRE                                         r  gener4_i/v_tpg_0/inst/tpgBackground_U0/tmp_val_1_V_fu_318_reg[7]/C
                         clock pessimism              0.230    27.920    
                         clock uncertainty           -0.377    27.543    
    SLICE_X16Y11         FDRE (Setup_fdre_C_D)        0.079    27.622    gener4_i/v_tpg_0/inst/tpgBackground_U0/tmp_val_1_V_fu_318_reg[7]
  -------------------------------------------------------------------
                         required time                         27.622    
                         arrival time                         -17.637    
  -------------------------------------------------------------------
                         slack                                  9.985    

Slack (MET) :             10.021ns  (required time - arrival time)
  Source:                 gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/tpgSinTableArray_U/gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/q0_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/v_tpg_0/inst/tpgBackground_U0/tmp_val_1_V_fu_318_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.537ns  (logic 8.398ns (57.769%)  route 6.139ns (42.231%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 27.698 - 25.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.715     3.023    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/tpgSinTableArray_U/gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/ap_clk
    RAMB18_X0Y12         RAMB18E1                                     r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/tpgSinTableArray_U/gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/q0_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.477 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/tpgSinTableArray_U/gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/q0_reg_1/DOADO[1]
                         net (fo=11, routed)          1.299     6.776    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsOgC_U71/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC_DSP48_8_U/out[19]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      3.841    10.617 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsOgC_U71/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC_DSP48_8_U/in00/P[0]
                         net (fo=1, routed)           0.731    11.348    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/tmp_32_tr_fu_379_p2[0]
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.004 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.004    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry_n_2
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.118 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.118    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__0_n_2
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.232 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.232    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__1_n_2
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.346 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.346    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__2_n_2
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.460 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.460    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__3_n_2
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.773 f  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__4/O[3]
                         net (fo=3, routed)           1.466    14.239    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsOgC_U71/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC_DSP48_8_U/p_neg_fu_286_p2[4]
    SLICE_X5Y20          LUT3 (Prop_lut3_I1_O)        0.306    14.545 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsOgC_U71/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC_DSP48_8_U/tmp_val_0_V_fu_314[7]_i_20/O
                         net (fo=5, routed)           0.979    15.524    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsOgC_U71/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC_DSP48_8_U/tmp_val_0_V_fu_314[7]_i_20_n_2
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.124    15.648 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsOgC_U71/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC_DSP48_8_U/tmp_val_1_V_fu_318[5]_i_9/O
                         net (fo=2, routed)           1.069    16.717    gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[1]_4
    SLICE_X7Y7           LUT6 (Prop_lut6_I0_O)        0.124    16.841 f  gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/tmp_val_1_V_fu_318[5]_i_4/O
                         net (fo=1, routed)           0.596    17.437    gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/tmp_val_1_V_fu_318[5]_i_4_n_2
    SLICE_X13Y8          LUT6 (Prop_lut6_I4_O)        0.124    17.561 r  gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/tmp_val_1_V_fu_318[5]_i_1/O
                         net (fo=1, routed)           0.000    17.561    gener4_i/v_tpg_0/inst/tpgBackground_U0/int_bckgndId_reg[4]_3[5]
    SLICE_X13Y8          FDRE                                         r  gener4_i/v_tpg_0/inst/tpgBackground_U0/tmp_val_1_V_fu_318_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.506    27.698    gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X13Y8          FDRE                                         r  gener4_i/v_tpg_0/inst/tpgBackground_U0/tmp_val_1_V_fu_318_reg[5]/C
                         clock pessimism              0.230    27.929    
                         clock uncertainty           -0.377    27.552    
    SLICE_X13Y8          FDRE (Setup_fdre_C_D)        0.029    27.581    gener4_i/v_tpg_0/inst/tpgBackground_U0/tmp_val_1_V_fu_318_reg[5]
  -------------------------------------------------------------------
                         required time                         27.581    
                         arrival time                         -17.561    
  -------------------------------------------------------------------
                         slack                                 10.021    

Slack (MET) :             10.035ns  (required time - arrival time)
  Source:                 gener4_i/rst_ps7_0_40M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_enable_reg_pp0_iter2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.963ns  (logic 0.580ns (4.154%)  route 13.383ns (95.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 27.694 - 25.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.719     3.027    gener4_i/rst_ps7_0_40M/U0/slowest_sync_clk
    SLICE_X2Y32          FDRE                                         r  gener4_i/rst_ps7_0_40M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.456     3.483 f  gener4_i/rst_ps7_0_40M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          5.422     8.905    gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n
    SLICE_X27Y35         LUT1 (Prop_lut1_I0_O)        0.124     9.029 r  gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=334, routed)         7.960    16.990    gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_rst_n_inv
    SLICE_X12Y14         FDRE                                         r  gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_enable_reg_pp0_iter2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.502    27.694    gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X12Y14         FDRE                                         r  gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_enable_reg_pp0_iter2_reg/C
                         clock pessimism              0.230    27.925    
                         clock uncertainty           -0.377    27.548    
    SLICE_X12Y14         FDRE (Setup_fdre_C_R)       -0.524    27.024    gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_enable_reg_pp0_iter2_reg
  -------------------------------------------------------------------
                         required time                         27.024    
                         arrival time                         -16.990    
  -------------------------------------------------------------------
                         slack                                 10.035    

Slack (MET) :             10.035ns  (required time - arrival time)
  Source:                 gener4_i/rst_ps7_0_40M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_enable_reg_pp0_iter3_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.963ns  (logic 0.580ns (4.154%)  route 13.383ns (95.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 27.694 - 25.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.719     3.027    gener4_i/rst_ps7_0_40M/U0/slowest_sync_clk
    SLICE_X2Y32          FDRE                                         r  gener4_i/rst_ps7_0_40M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.456     3.483 f  gener4_i/rst_ps7_0_40M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          5.422     8.905    gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n
    SLICE_X27Y35         LUT1 (Prop_lut1_I0_O)        0.124     9.029 r  gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=334, routed)         7.960    16.990    gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_rst_n_inv
    SLICE_X12Y14         FDRE                                         r  gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_enable_reg_pp0_iter3_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.502    27.694    gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X12Y14         FDRE                                         r  gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_enable_reg_pp0_iter3_reg/C
                         clock pessimism              0.230    27.925    
                         clock uncertainty           -0.377    27.548    
    SLICE_X12Y14         FDRE (Setup_fdre_C_R)       -0.524    27.024    gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_enable_reg_pp0_iter3_reg
  -------------------------------------------------------------------
                         required time                         27.024    
                         arrival time                         -16.990    
  -------------------------------------------------------------------
                         slack                                 10.035    

Slack (MET) :             10.045ns  (required time - arrival time)
  Source:                 gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/tpgSinTableArray_U/gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/q0_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/v_tpg_0/inst/tpgBackground_U0/tmp_val_1_V_fu_318_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.516ns  (logic 8.300ns (57.177%)  route 6.216ns (42.823%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 27.699 - 25.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.715     3.023    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/tpgSinTableArray_U/gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/ap_clk
    RAMB18_X0Y12         RAMB18E1                                     r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/tpgSinTableArray_U/gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/q0_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.477 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/tpgSinTableArray_U/gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/q0_reg_1/DOADO[1]
                         net (fo=11, routed)          1.299     6.776    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsOgC_U71/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC_DSP48_8_U/out[19]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      3.841    10.617 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsOgC_U71/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC_DSP48_8_U/in00/P[0]
                         net (fo=1, routed)           0.731    11.348    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/tmp_32_tr_fu_379_p2[0]
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.004 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.004    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry_n_2
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.118 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.118    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__0_n_2
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.232 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.232    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__1_n_2
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.346 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.346    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__2_n_2
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.460 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.460    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__3_n_2
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.682 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__4/O[0]
                         net (fo=5, routed)           1.678    14.360    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsOgC_U71/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC_DSP48_8_U/p_neg_fu_286_p2[1]
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.299    14.659 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsOgC_U71/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC_DSP48_8_U/tmp_val_0_V_fu_314[7]_i_21/O
                         net (fo=9, routed)           0.628    15.287    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsOgC_U71/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC_DSP48_8_U/tmp_val_0_V_fu_314[7]_i_21_n_2
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    15.411 f  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsOgC_U71/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC_DSP48_8_U/tmp_val_0_V_fu_314[4]_i_11/O
                         net (fo=3, routed)           1.093    16.504    gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/in00_3
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124    16.628 r  gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/tmp_val_1_V_fu_318[4]_i_3/O
                         net (fo=1, routed)           0.787    17.416    gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/tmp_val_1_V_fu_318[4]_i_3_n_2
    SLICE_X9Y6           LUT6 (Prop_lut6_I2_O)        0.124    17.540 r  gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/tmp_val_1_V_fu_318[4]_i_1/O
                         net (fo=1, routed)           0.000    17.540    gener4_i/v_tpg_0/inst/tpgBackground_U0/int_bckgndId_reg[4]_3[4]
    SLICE_X9Y6           FDRE                                         r  gener4_i/v_tpg_0/inst/tpgBackground_U0/tmp_val_1_V_fu_318_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.507    27.699    gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X9Y6           FDRE                                         r  gener4_i/v_tpg_0/inst/tpgBackground_U0/tmp_val_1_V_fu_318_reg[4]/C
                         clock pessimism              0.230    27.930    
                         clock uncertainty           -0.377    27.553    
    SLICE_X9Y6           FDRE (Setup_fdre_C_D)        0.031    27.584    gener4_i/v_tpg_0/inst/tpgBackground_U0/tmp_val_1_V_fu_318_reg[4]
  -------------------------------------------------------------------
                         required time                         27.584    
                         arrival time                         -17.540    
  -------------------------------------------------------------------
                         slack                                 10.045    

Slack (MET) :             10.111ns  (required time - arrival time)
  Source:                 gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/tpgSinTableArray_U/gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/q0_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/v_tpg_0/inst/tpgBackground_U0/tmp_val_1_V_fu_318_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.490ns  (logic 8.300ns (57.280%)  route 6.190ns (42.720%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 27.689 - 25.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.715     3.023    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/tpgSinTableArray_U/gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/ap_clk
    RAMB18_X0Y12         RAMB18E1                                     r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/tpgSinTableArray_U/gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/q0_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.477 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/tpgSinTableArray_U/gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/q0_reg_1/DOADO[1]
                         net (fo=11, routed)          1.299     6.776    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsOgC_U71/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC_DSP48_8_U/out[19]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      3.841    10.617 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsOgC_U71/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC_DSP48_8_U/in00/P[0]
                         net (fo=1, routed)           0.731    11.348    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/tmp_32_tr_fu_379_p2[0]
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.004 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.004    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry_n_2
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.118 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.118    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__0_n_2
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.232 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.232    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__1_n_2
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.346 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.346    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__2_n_2
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.460 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.460    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__3_n_2
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.682 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/p_neg_fu_286_p2_carry__4/O[0]
                         net (fo=5, routed)           1.678    14.360    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsOgC_U71/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC_DSP48_8_U/p_neg_fu_286_p2[1]
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.299    14.659 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsOgC_U71/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC_DSP48_8_U/tmp_val_0_V_fu_314[7]_i_21/O
                         net (fo=9, routed)           0.972    15.632    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsOgC_U71/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC_DSP48_8_U/tmp_val_0_V_fu_314[7]_i_21_n_2
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124    15.756 f  gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsOgC_U71/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC_DSP48_8_U/tmp_val_1_V_fu_318[6]_i_7/O
                         net (fo=1, routed)           0.509    16.264    gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_2
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124    16.388 f  gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/tmp_val_1_V_fu_318[6]_i_4/O
                         net (fo=1, routed)           1.001    17.390    gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/tmp_val_1_V_fu_318[6]_i_4_n_2
    SLICE_X16Y11         LUT6 (Prop_lut6_I4_O)        0.124    17.514 r  gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/tmp_val_1_V_fu_318[6]_i_1/O
                         net (fo=1, routed)           0.000    17.514    gener4_i/v_tpg_0/inst/tpgBackground_U0/int_bckgndId_reg[4]_3[6]
    SLICE_X16Y11         FDRE                                         r  gener4_i/v_tpg_0/inst/tpgBackground_U0/tmp_val_1_V_fu_318_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.497    27.689    gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X16Y11         FDRE                                         r  gener4_i/v_tpg_0/inst/tpgBackground_U0/tmp_val_1_V_fu_318_reg[6]/C
                         clock pessimism              0.230    27.920    
                         clock uncertainty           -0.377    27.543    
    SLICE_X16Y11         FDRE (Setup_fdre_C_D)        0.081    27.624    gener4_i/v_tpg_0/inst/tpgBackground_U0/tmp_val_1_V_fu_318_reg[6]
  -------------------------------------------------------------------
                         required time                         27.624    
                         arrival time                         -17.514    
  -------------------------------------------------------------------
                         slack                                 10.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 gener4_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter2_outpix_val_1_V_reg_294_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/v_tpg_0/inst/ovrlayYUV_V_val_1_V_U/U_gener4_v_tpg_0_0_fifo_w8_d2_A_ram/SRL_SIG_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.072%)  route 0.193ns (50.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.552     0.893    gener4_i/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X21Y19         FDRE                                         r  gener4_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter2_outpix_val_1_V_reg_294_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y19         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  gener4_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter2_outpix_val_1_V_reg_294_reg[1]/Q
                         net (fo=1, routed)           0.193     1.227    gener4_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/ap_phi_reg_pp0_iter2_outpix_val_1_V_reg_294_reg[7][1]
    SLICE_X25Y19         LUT4 (Prop_lut4_I0_O)        0.045     1.272 r  gener4_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/SRL_SIG[0][1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.272    gener4_i/v_tpg_0/inst/ovrlayYUV_V_val_1_V_U/U_gener4_v_tpg_0_0_fifo_w8_d2_A_ram/ap_phi_reg_pp0_iter2_outpix_val_1_V_reg_294_reg[1]
    SLICE_X25Y19         FDRE                                         r  gener4_i/v_tpg_0/inst/ovrlayYUV_V_val_1_V_U/U_gener4_v_tpg_0_0_fifo_w8_d2_A_ram/SRL_SIG_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.818     1.188    gener4_i/v_tpg_0/inst/ovrlayYUV_V_val_1_V_U/U_gener4_v_tpg_0_0_fifo_w8_d2_A_ram/ap_clk
    SLICE_X25Y19         FDRE                                         r  gener4_i/v_tpg_0/inst/ovrlayYUV_V_val_1_V_U/U_gener4_v_tpg_0_0_fifo_w8_d2_A_ram/SRL_SIG_reg[0][1]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X25Y19         FDRE (Hold_fdre_C_D)         0.091     1.245    gener4_i/v_tpg_0/inst/ovrlayYUV_V_val_1_V_U/U_gener4_v_tpg_0_0_fifo_w8_d2_A_ram/SRL_SIG_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.906%)  route 0.202ns (49.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.567     0.908    gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y49          FDRE                                         r  gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/Q
                         net (fo=5, routed)           0.202     1.273    gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/shandshake_r
    SLICE_X7Y50          LUT3 (Prop_lut3_I1_O)        0.045     1.318 r  gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[0]_i_1/O
                         net (fo=1, routed)           0.000     1.318    gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/D[0]
    SLICE_X7Y50          FDSE                                         r  gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.834     1.204    gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X7Y50          FDSE                                         r  gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y50          FDSE (Hold_fdse_C_D)         0.092     1.267    gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 gener4_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/p_read84_reg_214_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/v_tpg_0/inst/ovrlayYUV_V_val_1_V_U/U_gener4_v_tpg_0_0_fifo_w8_d2_A_ram/SRL_SIG_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.538%)  route 0.205ns (49.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.554     0.895    gener4_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/ap_clk
    SLICE_X20Y17         FDRE                                         r  gener4_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/p_read84_reg_214_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y17         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  gener4_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/p_read84_reg_214_reg[4]/Q
                         net (fo=1, routed)           0.205     1.263    gener4_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/p_read84_reg_214[4]
    SLICE_X23Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.308 r  gener4_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/SRL_SIG[0][4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.308    gener4_i/v_tpg_0/inst/ovrlayYUV_V_val_1_V_U/U_gener4_v_tpg_0_0_fifo_w8_d2_A_ram/ap_phi_reg_pp0_iter2_outpix_val_1_V_reg_294_reg[5][0]
    SLICE_X23Y19         FDRE                                         r  gener4_i/v_tpg_0/inst/ovrlayYUV_V_val_1_V_U/U_gener4_v_tpg_0_0_fifo_w8_d2_A_ram/SRL_SIG_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.818     1.188    gener4_i/v_tpg_0/inst/ovrlayYUV_V_val_1_V_U/U_gener4_v_tpg_0_0_fifo_w8_d2_A_ram/ap_clk
    SLICE_X23Y19         FDRE                                         r  gener4_i/v_tpg_0/inst/ovrlayYUV_V_val_1_V_U/U_gener4_v_tpg_0_0_fifo_w8_d2_A_ram/SRL_SIG_reg[0][4]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X23Y19         FDRE (Hold_fdre_C_D)         0.091     1.245    gener4_i/v_tpg_0/inst/ovrlayYUV_V_val_1_V_U/U_gener4_v_tpg_0_0_fifo_w8_d2_A_ram/SRL_SIG_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.212ns (47.351%)  route 0.236ns (52.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.567     0.908    gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X10Y49         FDRE                                         r  gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.236     1.307    gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg__0[1]
    SLICE_X11Y50         LUT5 (Prop_lut5_I3_O)        0.048     1.355 r  gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.355    gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[4]
    SLICE_X11Y50         FDRE                                         r  gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.834     1.204    gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X11Y50         FDRE                                         r  gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.107     1.282    gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (46.996%)  route 0.236ns (53.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.567     0.908    gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X10Y49         FDRE                                         r  gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.236     1.307    gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg__0[1]
    SLICE_X11Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.352 r  gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.352    gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[3]
    SLICE_X11Y50         FDRE                                         r  gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.834     1.204    gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X11Y50         FDRE                                         r  gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.091     1.266    gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.209ns (46.890%)  route 0.237ns (53.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.567     0.908    gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X10Y49         FDRE                                         r  gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.237     1.308    gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg__0[1]
    SLICE_X11Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.353 r  gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.353    gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[5]
    SLICE_X11Y50         FDRE                                         r  gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.834     1.204    gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X11Y50         FDRE                                         r  gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.092     1.267    gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.630%)  route 0.255ns (64.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.584     0.925    gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.255     1.320    gener4_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  gener4_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.893     1.263    gener4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  gener4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    gener4_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.561     0.901    gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_clk
    SLICE_X9Y33          FDRE                                         r  gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  gener4_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rdata_reg[6]/Q
                         net (fo=1, routed)           0.145     1.188    gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X8Y34          SRLC32E                                      r  gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.828     1.198    gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y34          SRLC32E                                      r  gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.281     0.917    
    SLICE_X8Y34          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.100    gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 gener4_i/v_tpg_0/inst/tpgBackground_U0/tmp_val_2_V_fu_322_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/v_tpg_0/inst/bckgndYUV_V_val_2_V_U/U_gener4_v_tpg_0_0_fifo_w8_d2_A_ram/SRL_SIG_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.735%)  route 0.254ns (64.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.560     0.901    gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X15Y12         FDRE                                         r  gener4_i/v_tpg_0/inst/tpgBackground_U0/tmp_val_2_V_fu_322_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/tmp_val_2_V_fu_322_reg[0]/Q
                         net (fo=1, routed)           0.254     1.295    gener4_i/v_tpg_0/inst/bckgndYUV_V_val_2_V_U/U_gener4_v_tpg_0_0_fifo_w8_d2_A_ram/tmp_val_2_V_fu_322_reg[7][0]
    SLICE_X22Y16         FDRE                                         r  gener4_i/v_tpg_0/inst/bckgndYUV_V_val_2_V_U/U_gener4_v_tpg_0_0_fifo_w8_d2_A_ram/SRL_SIG_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.821     1.191    gener4_i/v_tpg_0/inst/bckgndYUV_V_val_2_V_U/U_gener4_v_tpg_0_0_fifo_w8_d2_A_ram/ap_clk
    SLICE_X22Y16         FDRE                                         r  gener4_i/v_tpg_0/inst/bckgndYUV_V_val_2_V_U/U_gener4_v_tpg_0_0_fifo_w8_d2_A_ram/SRL_SIG_reg[0][0]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X22Y16         FDRE (Hold_fdre_C_D)         0.046     1.203    gener4_i/v_tpg_0/inst/bckgndYUV_V_val_2_V_U/U_gener4_v_tpg_0_0_fifo_w8_d2_A_ram/SRL_SIG_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 gener4_i/v_tpg_0/inst/tpgBackground_U0/tmp_val_1_V_fu_318_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/v_tpg_0/inst/bckgndYUV_V_val_1_V_U/U_gener4_v_tpg_0_0_fifo_w8_d2_A_ram/SRL_SIG_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.722%)  route 0.260ns (61.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.561     0.901    gener4_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X16Y11         FDRE                                         r  gener4_i/v_tpg_0/inst/tpgBackground_U0/tmp_val_1_V_fu_318_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y11         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  gener4_i/v_tpg_0/inst/tpgBackground_U0/tmp_val_1_V_fu_318_reg[6]/Q
                         net (fo=1, routed)           0.260     1.325    gener4_i/v_tpg_0/inst/bckgndYUV_V_val_1_V_U/U_gener4_v_tpg_0_0_fifo_w8_d2_A_ram/Q[6]
    SLICE_X22Y12         FDRE                                         r  gener4_i/v_tpg_0/inst/bckgndYUV_V_val_1_V_U/U_gener4_v_tpg_0_0_fifo_w8_d2_A_ram/SRL_SIG_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.824     1.194    gener4_i/v_tpg_0/inst/bckgndYUV_V_val_1_V_U/U_gener4_v_tpg_0_0_fifo_w8_d2_A_ram/ap_clk
    SLICE_X22Y12         FDRE                                         r  gener4_i/v_tpg_0/inst/bckgndYUV_V_val_1_V_U/U_gener4_v_tpg_0_0_fifo_w8_d2_A_ram/SRL_SIG_reg[0][6]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X22Y12         FDRE (Hold_fdre_C_D)         0.072     1.232    gener4_i/v_tpg_0/inst/bckgndYUV_V_val_1_V_U/U_gener4_v_tpg_0_0_fifo_w8_d2_A_ram/SRL_SIG_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y3     gener4_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y7     gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/tpgSinTableArray_U/gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/q0_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X0Y12    gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/tpgSinTableArray_U/gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/q0_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y3     gener4_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X0Y6     gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_1_U/gener4_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB18_X0Y6     gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_1_U/gener4_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X0Y5     gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_1_U/gener4_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q2_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0   gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y0  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X5Y13     gener4_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/x_read_reg_625_pp0_iter1_reg_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y0  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y0  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y0  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X4Y50     gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X4Y50     gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X4Y50     gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X4Y50     gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X4Y50     gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X4Y50     gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X4Y50     gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X4Y50     gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y0  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y0  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X4Y34     gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X4Y34     gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X4Y34     gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X4Y34     gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X0Y38     gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X0Y38     gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X0Y38     gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X0Y38     gener4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y0  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y0  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y0  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y0  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1   gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y28    gener4_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y27    gener4_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y26    gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y25    gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y20    gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y19    gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y18    gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y17    gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y0  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y0  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2   gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y28    gener4_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y27    gener4_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y26    gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y25    gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y20    gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y19    gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y18    gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y17    gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       18.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.697ns  (required time - arrival time)
  Source:                 gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.700ns  (logic 0.419ns (5.441%)  route 7.281ns (94.559%))
  Logic Levels:           0  
  Clock Path Skew:        3.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 31.012 - 25.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.741     3.049    gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y29         FDPE                                         r  gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDPE (Prop_fdpe_C_Q)         0.419     3.468 r  gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.281    10.749    gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y25         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.509    27.701    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.784 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    29.379    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    29.470 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.543    31.012    gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y25         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.116    31.128    
                         clock uncertainty           -0.658    30.470    
    OLOGIC_X0Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    29.446    gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         29.446    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                 18.697    

Slack (MET) :             18.803ns  (required time - arrival time)
  Source:                 gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.600ns  (logic 0.419ns (5.513%)  route 7.181ns (94.487%))
  Logic Levels:           0  
  Clock Path Skew:        3.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 31.018 - 25.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.741     3.049    gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y29         FDPE                                         r  gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDPE (Prop_fdpe_C_Q)         0.419     3.468 r  gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.181    10.649    gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y17         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.509    27.701    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.784 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    29.379    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    29.470 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    31.018    gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y17         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.116    31.134    
                         clock uncertainty           -0.658    30.476    
    OLOGIC_X0Y17         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    29.452    gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         29.452    
                         arrival time                         -10.649    
  -------------------------------------------------------------------
                         slack                                 18.803    

Slack (MET) :             18.895ns  (required time - arrival time)
  Source:                 gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 0.419ns (5.581%)  route 7.089ns (94.419%))
  Logic Levels:           0  
  Clock Path Skew:        3.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 31.018 - 25.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.741     3.049    gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y29         FDPE                                         r  gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDPE (Prop_fdpe_C_Q)         0.419     3.468 r  gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.089    10.557    gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y18         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.509    27.701    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.784 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    29.379    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    29.470 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    31.018    gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y18         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.116    31.134    
                         clock uncertainty           -0.658    30.476    
    OLOGIC_X0Y18         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    29.452    gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         29.452    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                 18.895    

Slack (MET) :             18.941ns  (required time - arrival time)
  Source:                 gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.459ns  (logic 0.419ns (5.617%)  route 7.040ns (94.383%))
  Logic Levels:           0  
  Clock Path Skew:        3.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.015ns = ( 31.015 - 25.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.741     3.049    gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y29         FDPE                                         r  gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDPE (Prop_fdpe_C_Q)         0.419     3.468 r  gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.040    10.508    gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y19         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.509    27.701    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.784 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    29.379    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    29.470 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    31.015    gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y19         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.116    31.131    
                         clock uncertainty           -0.658    30.473    
    OLOGIC_X0Y19         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    29.449    gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         29.449    
                         arrival time                         -10.508    
  -------------------------------------------------------------------
                         slack                                 18.941    

Slack (MET) :             19.033ns  (required time - arrival time)
  Source:                 gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.364ns  (logic 0.419ns (5.690%)  route 6.945ns (94.310%))
  Logic Levels:           0  
  Clock Path Skew:        3.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 31.012 - 25.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.741     3.049    gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y29         FDPE                                         r  gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDPE (Prop_fdpe_C_Q)         0.419     3.468 r  gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.945    10.413    gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y26         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.509    27.701    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.784 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    29.379    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    29.470 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.543    31.012    gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y26         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.116    31.128    
                         clock uncertainty           -0.658    30.470    
    OLOGIC_X0Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    29.446    gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         29.446    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                 19.033    

Slack (MET) :             19.240ns  (required time - arrival time)
  Source:                 gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.160ns  (logic 0.419ns (5.852%)  route 6.741ns (94.148%))
  Logic Levels:           0  
  Clock Path Skew:        3.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.015ns = ( 31.015 - 25.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.741     3.049    gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y29         FDPE                                         r  gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDPE (Prop_fdpe_C_Q)         0.419     3.468 r  gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.741    10.209    gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y20         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.509    27.701    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.784 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    29.379    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    29.470 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    31.015    gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y20         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.116    31.131    
                         clock uncertainty           -0.658    30.473    
    OLOGIC_X0Y20         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    29.449    gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         29.449    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                 19.240    

Slack (MET) :             19.332ns  (required time - arrival time)
  Source:                 gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.067ns  (logic 0.419ns (5.929%)  route 6.648ns (94.071%))
  Logic Levels:           0  
  Clock Path Skew:        3.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.014ns = ( 31.014 - 25.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.741     3.049    gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y29         FDPE                                         r  gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDPE (Prop_fdpe_C_Q)         0.419     3.468 r  gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.648    10.116    gener4_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y27         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.509    27.701    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.784 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    29.379    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    29.470 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545    31.014    gener4_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y27         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.116    31.130    
                         clock uncertainty           -0.658    30.472    
    OLOGIC_X0Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    29.448    gener4_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         29.448    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                 19.332    

Slack (MET) :             19.633ns  (required time - arrival time)
  Source:                 gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 0.419ns (6.193%)  route 6.347ns (93.807%))
  Logic Levels:           0  
  Clock Path Skew:        3.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.014ns = ( 31.014 - 25.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.741     3.049    gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y29         FDPE                                         r  gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDPE (Prop_fdpe_C_Q)         0.419     3.468 r  gener4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.347     9.815    gener4_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y28         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.509    27.701    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.784 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    29.379    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    29.470 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545    31.014    gener4_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y28         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.116    31.130    
                         clock uncertainty           -0.658    30.472    
    OLOGIC_X0Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    29.448    gener4_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         29.448    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                 19.633    

Slack (MET) :             19.768ns  (required time - arrival time)
  Source:                 gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 0.478ns (6.970%)  route 6.380ns (93.030%))
  Logic Levels:           0  
  Clock Path Skew:        3.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 31.018 - 25.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.745     3.053    gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y17         FDRE                                         r  gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.478     3.531 r  gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           6.380     9.911    gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X0Y18         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.509    27.701    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.784 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    29.379    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    29.470 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    31.018    gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y18         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.116    31.134    
                         clock uncertainty           -0.658    30.476    
    OLOGIC_X0Y18         OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.797    29.679    gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         29.679    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                 19.768    

Slack (MET) :             19.985ns  (required time - arrival time)
  Source:                 gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.814ns  (logic 0.518ns (7.601%)  route 6.296ns (92.399%))
  Logic Levels:           0  
  Clock Path Skew:        3.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.015ns = ( 31.015 - 25.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.741     3.049    gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y20         FDRE                                         r  gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.518     3.567 r  gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           6.296     9.863    gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X0Y20         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.509    27.701    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.784 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    29.379    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    29.470 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    31.015    gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y20         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.116    31.131    
                         clock uncertainty           -0.658    30.473    
    OLOGIC_X0Y20         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    29.848    gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         29.848    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                 19.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 0.141ns (5.434%)  route 2.454ns (94.566%))
  Logic Levels:           0  
  Clock Path Skew:        1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.583     0.924    gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y20         FDSE                                         r  gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDSE (Prop_fdse_C_Q)         0.141     1.064 r  gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.454     3.518    gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X0Y20         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.817     1.187    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.240 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.784    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.813 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.848     2.661    gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y20         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.029     2.632    
                         clock uncertainty            0.658     3.290    
    OLOGIC_X0Y20         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     3.309    gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.309    
                         arrival time                           3.518    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.148ns (5.814%)  route 2.397ns (94.186%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.586     0.927    gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y17         FDRE                                         r  gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.148     1.075 r  gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.397     3.472    gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X0Y18         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.817     1.187    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.240 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.784    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.813 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.850     2.663    gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y18         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.029     2.634    
                         clock uncertainty            0.658     3.292    
    OLOGIC_X0Y18         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     3.258    gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.258    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.141ns (5.416%)  route 2.463ns (94.584%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.584     0.924    gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X43Y19         FDSE                                         r  gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDSE (Prop_fdse_C_Q)         0.141     1.066 r  gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.463     3.528    gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X0Y19         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.817     1.187    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.240 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.784    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.813 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.848     2.661    gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y19         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.029     2.632    
                         clock uncertainty            0.658     3.290    
    OLOGIC_X0Y19         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.309    gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.309    
                         arrival time                           3.528    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.141ns (5.409%)  route 2.466ns (94.591%))
  Logic Levels:           0  
  Clock Path Skew:        1.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.580     0.920    gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y26         FDRE                                         r  gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.466     3.527    gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X0Y26         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.817     1.187    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.240 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.784    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.813 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.846     2.659    gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y26         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.029     2.630    
                         clock uncertainty            0.658     3.288    
    OLOGIC_X0Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.307    gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.307    
                         arrival time                           3.527    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.164ns (6.286%)  route 2.445ns (93.714%))
  Logic Levels:           0  
  Clock Path Skew:        1.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.580     0.920    gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y26         FDRE                                         r  gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.445     3.530    gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X0Y26         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.817     1.187    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.240 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.784    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.813 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.846     2.659    gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y26         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.029     2.630    
                         clock uncertainty            0.658     3.288    
    OLOGIC_X0Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.307    gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.307    
                         arrival time                           3.530    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.141ns (5.378%)  route 2.481ns (94.622%))
  Logic Levels:           0  
  Clock Path Skew:        1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.583     0.924    gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y20         FDRE                                         r  gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.481     3.545    gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X0Y20         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.817     1.187    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.240 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.784    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.813 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.848     2.661    gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y20         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.029     2.632    
                         clock uncertainty            0.658     3.290    
    OLOGIC_X0Y20         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     3.309    gener4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.309    
                         arrival time                           3.545    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.148ns (5.743%)  route 2.429ns (94.257%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.586     0.927    gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y17         FDRE                                         r  gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.148     1.075 r  gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.429     3.504    gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X0Y18         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.817     1.187    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.240 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.784    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.813 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.850     2.663    gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y18         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.029     2.634    
                         clock uncertainty            0.658     3.292    
    OLOGIC_X0Y18         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.034     3.258    gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.258    
                         arrival time                           3.504    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.128ns (4.969%)  route 2.448ns (95.031%))
  Logic Levels:           0  
  Clock Path Skew:        1.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.588     0.929    gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y15         FDSE                                         r  gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDSE (Prop_fdse_C_Q)         0.128     1.057 r  gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.448     3.504    gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X0Y18         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.817     1.187    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.240 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.784    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.813 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.850     2.663    gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y18         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.029     2.634    
                         clock uncertainty            0.658     3.292    
    OLOGIC_X0Y18         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.035     3.257    gener4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.257    
                         arrival time                           3.504    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.141ns (5.353%)  route 2.493ns (94.647%))
  Logic Levels:           0  
  Clock Path Skew:        1.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.580     0.920    gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y26         FDRE                                         r  gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.493     3.555    gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X0Y26         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.817     1.187    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.240 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.784    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.813 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.846     2.659    gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y26         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.029     2.630    
                         clock uncertainty            0.658     3.288    
    OLOGIC_X0Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     3.307    gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.307    
                         arrival time                           3.555    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.141ns (5.351%)  route 2.494ns (94.649%))
  Logic Levels:           0  
  Clock Path Skew:        1.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.580     0.920    gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y26         FDSE                                         r  gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDSE (Prop_fdse_C_Q)         0.141     1.061 r  gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.494     3.556    gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X0Y25         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.817     1.187    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.240 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.784    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.813 r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.846     2.659    gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y25         OSERDESE2                                    r  gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.029     2.630    
                         clock uncertainty            0.658     3.288    
    OLOGIC_X0Y25         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.307    gener4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.307    
                         arrival time                           3.556    
  -------------------------------------------------------------------
                         slack                                  0.249    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       23.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.256ns  (required time - arrival time)
  Source:                 gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.419ns (54.975%)  route 0.343ns (45.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 27.768 - 25.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.754     3.062    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X40Y45         FDPE                                         r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDPE (Prop_fdpe_C_Q)         0.419     3.481 f  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343     3.824    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X41Y46         FDCE                                         f  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.576    27.768    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X41Y46         FDCE                                         r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.269    28.037    
                         clock uncertainty           -0.377    27.660    
    SLICE_X41Y46         FDCE (Recov_fdce_C_CLR)     -0.580    27.080    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         27.080    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                 23.256    

Slack (MET) :             23.256ns  (required time - arrival time)
  Source:                 gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.419ns (54.975%)  route 0.343ns (45.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 27.768 - 25.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.754     3.062    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X40Y45         FDPE                                         r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDPE (Prop_fdpe_C_Q)         0.419     3.481 f  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343     3.824    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X41Y46         FDCE                                         f  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.576    27.768    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X41Y46         FDCE                                         r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.269    28.037    
                         clock uncertainty           -0.377    27.660    
    SLICE_X41Y46         FDCE (Recov_fdce_C_CLR)     -0.580    27.080    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         27.080    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                 23.256    

Slack (MET) :             23.256ns  (required time - arrival time)
  Source:                 gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.419ns (54.975%)  route 0.343ns (45.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 27.768 - 25.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.754     3.062    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X40Y45         FDPE                                         r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDPE (Prop_fdpe_C_Q)         0.419     3.481 f  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343     3.824    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X41Y46         FDCE                                         f  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.576    27.768    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X41Y46         FDCE                                         r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.269    28.037    
                         clock uncertainty           -0.377    27.660    
    SLICE_X41Y46         FDCE (Recov_fdce_C_CLR)     -0.580    27.080    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         27.080    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                 23.256    

Slack (MET) :             23.302ns  (required time - arrival time)
  Source:                 gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.419ns (54.975%)  route 0.343ns (45.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 27.768 - 25.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.754     3.062    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X40Y45         FDPE                                         r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDPE (Prop_fdpe_C_Q)         0.419     3.481 f  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343     3.824    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X41Y46         FDPE                                         f  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        1.576    27.768    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X41Y46         FDPE                                         r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.269    28.037    
                         clock uncertainty           -0.377    27.660    
    SLICE_X41Y46         FDPE (Recov_fdpe_C_PRE)     -0.534    27.126    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         27.126    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                 23.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.592     0.933    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X40Y45         FDPE                                         r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDPE (Prop_fdpe_C_Q)         0.128     1.061 f  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119     1.180    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X41Y46         FDCE                                         f  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.861     1.231    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X41Y46         FDCE                                         r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.282     0.949    
    SLICE_X41Y46         FDCE (Remov_fdce_C_CLR)     -0.146     0.803    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.592     0.933    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X40Y45         FDPE                                         r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDPE (Prop_fdpe_C_Q)         0.128     1.061 f  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119     1.180    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X41Y46         FDCE                                         f  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.861     1.231    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X41Y46         FDCE                                         r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.282     0.949    
    SLICE_X41Y46         FDCE (Remov_fdce_C_CLR)     -0.146     0.803    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.592     0.933    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X40Y45         FDPE                                         r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDPE (Prop_fdpe_C_Q)         0.128     1.061 f  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119     1.180    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X41Y46         FDCE                                         f  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.861     1.231    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X41Y46         FDCE                                         r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.282     0.949    
    SLICE_X41Y46         FDCE (Remov_fdce_C_CLR)     -0.146     0.803    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.592     0.933    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X40Y45         FDPE                                         r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDPE (Prop_fdpe_C_Q)         0.128     1.061 f  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119     1.180    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X41Y46         FDPE                                         f  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gener4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gener4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gener4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2200, routed)        0.861     1.231    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X41Y46         FDPE                                         r  gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.282     0.949    
    SLICE_X41Y46         FDPE (Remov_fdpe_C_PRE)     -0.149     0.800    gener4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.380    





