

================================================================
== Vitis HLS Report for 'myproject_axi'
================================================================
* Date:           Fri Jun 24 23:18:15 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.714 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  77.000 ns|  77.000 ns|   12|   12|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V"   --->   Operation 13 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue i44 %empty"   --->   Operation 14 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty_8 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V"   --->   Operation 15 'read' 'empty_8' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue i44 %empty_8"   --->   Operation 16 'extractvalue' 'tmp_data_V_2' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%empty_9 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V"   --->   Operation 17 'read' 'empty_9' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue i44 %empty_9"   --->   Operation 18 'extractvalue' 'tmp_data_V_3' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%empty_10 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V"   --->   Operation 19 'read' 'empty_10' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue i44 %empty_10"   --->   Operation 20 'extractvalue' 'tmp_data_V_4' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%empty_11 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V"   --->   Operation 21 'read' 'empty_11' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue i44 %empty_11"   --->   Operation 22 'extractvalue' 'tmp_data_V_5' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%empty_12 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V"   --->   Operation 23 'read' 'empty_12' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = extractvalue i44 %empty_12"   --->   Operation 24 'extractvalue' 'tmp_data_V_6' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%empty_13 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V"   --->   Operation 25 'read' 'empty_13' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = extractvalue i44 %empty_13"   --->   Operation 26 'extractvalue' 'tmp_data_V_7' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%empty_14 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V"   --->   Operation 27 'read' 'empty_14' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_data_V_8 = extractvalue i44 %empty_14"   --->   Operation 28 'extractvalue' 'tmp_data_V_8' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 29 [1/1] (0.00ns)   --->   "%empty_15 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V"   --->   Operation 29 'read' 'empty_15' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_V_9 = extractvalue i44 %empty_15"   --->   Operation 30 'extractvalue' 'tmp_data_V_9' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.71>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%in_local_V = shl i32 %tmp_data_V_1, i32 16"   --->   Operation 31 'shl' 'in_local_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%in_local_V_1 = shl i32 %tmp_data_V_2, i32 16"   --->   Operation 32 'shl' 'in_local_V_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%in_local_V_2 = shl i32 %tmp_data_V_3, i32 16"   --->   Operation 33 'shl' 'in_local_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%in_local_V_3 = shl i32 %tmp_data_V_4, i32 16"   --->   Operation 34 'shl' 'in_local_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%in_local_V_4 = shl i32 %tmp_data_V_5, i32 16"   --->   Operation 35 'shl' 'in_local_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%in_local_V_5 = shl i32 %tmp_data_V_6, i32 16"   --->   Operation 36 'shl' 'in_local_V_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%in_local_V_6 = shl i32 %tmp_data_V_7, i32 16"   --->   Operation 37 'shl' 'in_local_V_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%in_local_V_7 = shl i32 %tmp_data_V_8, i32 16"   --->   Operation 38 'shl' 'in_local_V_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%in_local_V_8 = shl i32 %tmp_data_V_9, i32 16"   --->   Operation 39 'shl' 'in_local_V_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%empty_16 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V"   --->   Operation 40 'read' 'empty_16' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_data_V_10 = extractvalue i44 %empty_16"   --->   Operation 41 'extractvalue' 'tmp_data_V_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%in_local_V_9 = shl i32 %tmp_data_V_10, i32 16"   --->   Operation 42 'shl' 'in_local_V_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (4.71ns)   --->   "%out_local_V = call i32 @myproject, i32 %in_local_V, i32 %in_local_V_1, i32 %in_local_V_2, i32 %in_local_V_3, i32 %in_local_V_4, i32 %in_local_V_5, i32 %in_local_V_6, i32 %in_local_V_7, i32 %in_local_V_8, i32 %in_local_V_9" [firmware/myproject_axi.cpp:30]   --->   Operation 43 'call' 'out_local_V' <Predicate = true> <Delay = 4.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%ret_V = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %out_local_V, i32 16, i32 31"   --->   Operation 44 'partselect' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln902 = trunc i32 %out_local_V"   --->   Operation 45 'trunc' 'trunc_ln902' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.43>
ST_11 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %out_local_V, i32 31"   --->   Operation 46 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 47 [1/1] (0.86ns)   --->   "%icmp_ln902 = icmp_eq  i16 %trunc_ln902, i16 0"   --->   Operation 47 'icmp' 'icmp_ln902' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 48 [1/1] (1.01ns)   --->   "%ret_V_1 = add i16 %ret_V, i16 1"   --->   Operation 48 'add' 'ret_V_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%select_ln901 = select i1 %icmp_ln902, i16 %ret_V, i16 %ret_V_1"   --->   Operation 49 'select' 'select_ln901' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 50 [1/1] (0.42ns) (out node of the LUT)   --->   "%ret_V_3 = select i1 %p_Result_s, i16 %select_ln901, i16 %ret_V"   --->   Operation 50 'select' 'ret_V_3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln399 = sext i16 %ret_V_3"   --->   Operation 51 'sext' 'sext_ln399' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 52 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_user_V, i1 %out_r_V_last_V, i1 %out_r_V_id_V, i1 %out_r_V_dest_V, i32 %sext_ln399, i4 15, i4 15, i1 0, i1 1, i1 0, i1 0"   --->   Operation 52 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 53 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r_V_data_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_r_V_keep_V"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_r_V_strb_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_r_V_user_V"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_r_V_last_V"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_r_V_id_V"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_r_V_dest_V"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_user_V, i1 %out_r_V_last_V, i1 %out_r_V_id_V, i1 %out_r_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r_V_data_V"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_r_V_keep_V"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_r_V_strb_V"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_r_V_user_V"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_r_V_last_V"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_r_V_id_V"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_r_V_dest_V"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_user_V, i1 %out_r_V_last_V, i1 %out_r_V_id_V, i1 %out_r_V_dest_V, i32 %sext_ln399, i4 15, i4 15, i1 0, i1 1, i1 0, i1 0"   --->   Operation 71 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln47 = ret" [firmware/myproject_axi.cpp:47]   --->   Operation 72 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7ns, clock uncertainty: 1.89ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 4.71ns
The critical path consists of the following:
	'shl' operation ('in_local.V') [35]  (0 ns)
	'call' operation ('out_local.V', firmware/myproject_axi.cpp:30) to 'myproject' [63]  (4.71 ns)

 <State 11>: 1.44ns
The critical path consists of the following:
	'add' operation ('ret.V') [68]  (1.02 ns)
	'select' operation ('select_ln901') [69]  (0 ns)
	'select' operation ('ret.V') [70]  (0.42 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
