Analysis & Synthesis report for camera_top
Sat Jul 16 14:47:44 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |camera_top|sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|m_next
 11. State Machine - |camera_top|sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|m_state
 12. State Machine - |camera_top|sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|i_next
 13. State Machine - |camera_top|sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|i_state
 14. State Machine - |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|state_c
 15. State Machine - |camera_top|cmos_top:u_cmos_top|i2c_intf:u_i2c|state_c
 16. State Machine - |camera_top|cmos_top:u_cmos_top|cmos_config:u_cfg|state_c
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for cmos_top:u_cmos_top|cmos_config:u_cfg
 24. Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component
 25. Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated
 26. Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p
 27. Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p
 28. Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram
 29. Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp
 30. Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp
 31. Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp
 32. Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5
 33. Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp
 34. Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8
 35. Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component
 36. Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated
 37. Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p
 38. Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p
 39. Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram
 40. Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 41. Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6
 42. Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp
 43. Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_bwp
 44. Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 45. Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9
 46. Source assignments for sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface
 47. Source assignments for vga_control:u_vga_control|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_t241:auto_generated|a_dpfifo_4941:dpfifo|altsyncram_btb1:FIFOram
 48. Source assignments for sld_signaltap:auto_signaltap_0
 49. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 50. Parameter Settings for User Entity Instance: pll1:pll1_inst|altpll:altpll_component
 51. Parameter Settings for User Entity Instance: cmos_top:u_cmos_top|cmos_config:u_cfg
 52. Parameter Settings for User Entity Instance: sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component
 53. Parameter Settings for User Entity Instance: sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component
 54. Parameter Settings for User Entity Instance: vga_control:u_vga_control|vga_fifo:vga_fifo_inst|scfifo:scfifo_component
 55. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 56. altpll Parameter Settings by Entity Instance
 57. dcfifo Parameter Settings by Entity Instance
 58. scfifo Parameter Settings by Entity Instance
 59. Port Connectivity Checks: "vga_dirve:u_vga_dirve"
 60. Port Connectivity Checks: "sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|sdram_interface_sdram_interface_input_efifo_module:the_sdram_interface_sdram_interface_input_efifo_module"
 61. Port Connectivity Checks: "sdram_controller:u_sdram_controller|sdram_interface:u0"
 62. Port Connectivity Checks: "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst"
 63. Port Connectivity Checks: "cmos_top:u_cmos_top|i2c_intf:u_i2c"
 64. Port Connectivity Checks: "pll1:pll1_inst"
 65. Port Connectivity Checks: "pll:pll_inst"
 66. Signal Tap Logic Analyzer Settings
 67. Post-Synthesis Netlist Statistics for Top Partition
 68. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 69. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 70. Elapsed Time Per Partition
 71. Connections to In-System Debugging Instance "auto_signaltap_0"
 72. Analysis & Synthesis Messages
 73. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jul 16 14:47:43 2022           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; camera_top                                      ;
; Top-level Entity Name              ; camera_top                                      ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 3,064                                           ;
;     Total combinational functions  ; 2,220                                           ;
;     Dedicated logic registers      ; 1,685                                           ;
; Total registers                    ; 1685                                            ;
; Total pins                         ; 75                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 210,944                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; camera_top         ; camera_top         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                      ; Library         ;
+------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------+
; ../src/cmos_top.v                                                                  ; yes             ; User Verilog HDL File                        ; G:/FPGAProject/EP4CE6F17C8/ov5640/src/cmos_top.v                                                                  ;                 ;
; ../src/cmos_config.v                                                               ; yes             ; User Verilog HDL File                        ; G:/FPGAProject/EP4CE6F17C8/ov5640/src/cmos_config.v                                                               ;                 ;
; ../src/sdram_ctrl.v                                                                ; yes             ; User Verilog HDL File                        ; G:/FPGAProject/EP4CE6F17C8/ov5640/src/sdram_ctrl.v                                                                ;                 ;
; ../src/vga_drive.v                                                                 ; yes             ; User Verilog HDL File                        ; G:/FPGAProject/EP4CE6F17C8/ov5640/src/vga_drive.v                                                                 ;                 ;
; ../src/vga_control.v                                                               ; yes             ; User Verilog HDL File                        ; G:/FPGAProject/EP4CE6F17C8/ov5640/src/vga_control.v                                                               ;                 ;
; ../src/sdram_controler.v                                                           ; yes             ; User Verilog HDL File                        ; G:/FPGAProject/EP4CE6F17C8/ov5640/src/sdram_controler.v                                                           ;                 ;
; ../src/capture.v                                                                   ; yes             ; User Verilog HDL File                        ; G:/FPGAProject/EP4CE6F17C8/ov5640/src/capture.v                                                                   ;                 ;
; ../ip/SDRAM/sdram_interface/synthesis/sdram_interface.v                            ; yes             ; User Verilog HDL File                        ; G:/FPGAProject/EP4CE6F17C8/ov5640/ip/SDRAM/sdram_interface/synthesis/sdram_interface.v                            ; sdram_interface ;
; ../ip/SDRAM/sdram_interface/synthesis/submodules/sdram_interface_sdram_interface.v ; yes             ; User Verilog HDL File                        ; G:/FPGAProject/EP4CE6F17C8/ov5640/ip/SDRAM/sdram_interface/synthesis/submodules/sdram_interface_sdram_interface.v ; sdram_interface ;
; ../src/i2c_intf.v                                                                  ; yes             ; User Verilog HDL File                        ; G:/FPGAProject/EP4CE6F17C8/ov5640/src/i2c_intf.v                                                                  ;                 ;
; ../src/camera_top.v                                                                ; yes             ; User Verilog HDL File                        ; G:/FPGAProject/EP4CE6F17C8/ov5640/src/camera_top.v                                                                ;                 ;
; ../src/param.v                                                                     ; yes             ; User Verilog HDL File                        ; G:/FPGAProject/EP4CE6F17C8/ov5640/src/param.v                                                                     ;                 ;
; ../ip/PLL/pll.v                                                                    ; yes             ; User Wizard-Generated File                   ; G:/FPGAProject/EP4CE6F17C8/ov5640/ip/PLL/pll.v                                                                    ;                 ;
; ../ip/FIFO/wfifo.v                                                                 ; yes             ; User Wizard-Generated File                   ; G:/FPGAProject/EP4CE6F17C8/ov5640/ip/FIFO/wfifo.v                                                                 ;                 ;
; ../ip/FIFO/rfifo.v                                                                 ; yes             ; User Wizard-Generated File                   ; G:/FPGAProject/EP4CE6F17C8/ov5640/ip/FIFO/rfifo.v                                                                 ;                 ;
; ../ip/PLL/pll1.v                                                                   ; yes             ; User Wizard-Generated File                   ; G:/FPGAProject/EP4CE6F17C8/ov5640/ip/PLL/pll1.v                                                                   ;                 ;
; ../ip/IOBUF/iobuf.v                                                                ; yes             ; User Wizard-Generated File                   ; G:/FPGAProject/EP4CE6F17C8/ov5640/ip/IOBUF/iobuf.v                                                                ;                 ;
; ../ip/FIFO/vga_fifo.v                                                              ; yes             ; User Wizard-Generated File                   ; G:/FPGAProject/EP4CE6F17C8/ov5640/ip/FIFO/vga_fifo.v                                                              ;                 ;
; altpll.tdf                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf                                                      ;                 ;
; aglobal181.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                  ;                 ;
; stratix_pll.inc                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                 ;                 ;
; stratixii_pll.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                               ;                 ;
; cycloneii_pll.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                               ;                 ;
; db/pll_altpll.v                                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/pll_altpll.v                                                             ;                 ;
; db/pll1_altpll.v                                                                   ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/pll1_altpll.v                                                            ;                 ;
; dcfifo.tdf                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                      ;                 ;
; lpm_counter.inc                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                 ;                 ;
; lpm_add_sub.inc                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                 ;                 ;
; altdpram.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                    ;                 ;
; a_graycounter.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                               ;                 ;
; a_fefifo.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                    ;                 ;
; a_gray2bin.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                  ;                 ;
; dffpipe.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                     ;                 ;
; alt_sync_fifo.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                               ;                 ;
; lpm_compare.inc                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                 ;                 ;
; altsyncram_fifo.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                             ;                 ;
; db/dcfifo_42l1.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/dcfifo_42l1.tdf                                                          ;                 ;
; db/a_gray2bin_8ib.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/a_gray2bin_8ib.tdf                                                       ;                 ;
; db/a_graycounter_777.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/a_graycounter_777.tdf                                                    ;                 ;
; db/a_graycounter_3lc.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/a_graycounter_3lc.tdf                                                    ;                 ;
; db/altsyncram_5r41.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/altsyncram_5r41.tdf                                                      ;                 ;
; db/dffpipe_qe9.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/dffpipe_qe9.tdf                                                          ;                 ;
; db/alt_synch_pipe_cpl.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/alt_synch_pipe_cpl.tdf                                                   ;                 ;
; db/dffpipe_ve9.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/dffpipe_ve9.tdf                                                          ;                 ;
; db/alt_synch_pipe_dpl.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/alt_synch_pipe_dpl.tdf                                                   ;                 ;
; db/dffpipe_0f9.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/dffpipe_0f9.tdf                                                          ;                 ;
; db/cmpr_p76.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/cmpr_p76.tdf                                                             ;                 ;
; db/dcfifo_j2l1.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/dcfifo_j2l1.tdf                                                          ;                 ;
; db/altsyncram_1r41.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/altsyncram_1r41.tdf                                                      ;                 ;
; db/alt_synch_pipe_apl.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/alt_synch_pipe_apl.tdf                                                   ;                 ;
; db/dffpipe_se9.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/dffpipe_se9.tdf                                                          ;                 ;
; db/alt_synch_pipe_bpl.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/alt_synch_pipe_bpl.tdf                                                   ;                 ;
; db/dffpipe_te9.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/dffpipe_te9.tdf                                                          ;                 ;
; scfifo.tdf                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                      ;                 ;
; a_regfifo.inc                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                   ;                 ;
; a_dpfifo.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                    ;                 ;
; a_i2fifo.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                    ;                 ;
; a_fffifo.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                    ;                 ;
; a_f2fifo.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                    ;                 ;
; db/scfifo_t241.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/scfifo_t241.tdf                                                          ;                 ;
; db/a_dpfifo_4941.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/a_dpfifo_4941.tdf                                                        ;                 ;
; db/altsyncram_btb1.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/altsyncram_btb1.tdf                                                      ;                 ;
; db/cmpr_ks8.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/cmpr_ks8.tdf                                                             ;                 ;
; db/cntr_1ob.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/cntr_1ob.tdf                                                             ;                 ;
; db/cntr_eo7.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/cntr_eo7.tdf                                                             ;                 ;
; db/cntr_2ob.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/cntr_2ob.tdf                                                             ;                 ;
; sld_signaltap.vhd                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                               ;                 ;
; sld_signaltap_impl.vhd                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                          ;                 ;
; sld_ela_control.vhd                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                             ;                 ;
; lpm_shiftreg.tdf                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                ;                 ;
; lpm_constant.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                ;                 ;
; dffeea.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/dffeea.inc                                                      ;                 ;
; sld_ela_trigger.tdf                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                             ;                 ;
; db/sld_ela_trigger_vio.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/sld_ela_trigger_vio.tdf                                                  ;                 ;
; db/sld_reserved_camera_auto_signaltap_0_1_9c56.v                                   ; yes             ; Encrypted Auto-Generated Megafunction        ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/sld_reserved_camera_auto_signaltap_0_1_9c56.v                            ;                 ;
; sld_alt_reduction.vhd                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                           ;                 ;
; sld_mbpmg.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                   ;                 ;
; sld_ela_trigger_flow_mgr.vhd                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                    ;                 ;
; sld_buffer_manager.vhd                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                          ;                 ;
; altsyncram.tdf                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                  ;                 ;
; stratix_ram_block.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                           ;                 ;
; lpm_mux.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                     ;                 ;
; lpm_decode.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                  ;                 ;
; a_rdenreg.inc                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                   ;                 ;
; altrom.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                      ;                 ;
; altram.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                      ;                 ;
; db/altsyncram_eb24.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/altsyncram_eb24.tdf                                                      ;                 ;
; altdpram.tdf                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                    ;                 ;
; memmodes.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                  ;                 ;
; a_hdffe.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                     ;                 ;
; alt_le_rden_reg.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                             ;                 ;
; altsyncram.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                  ;                 ;
; lpm_mux.tdf                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                     ;                 ;
; muxlut.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/muxlut.inc                                                      ;                 ;
; bypassff.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc                                                    ;                 ;
; altshift.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc                                                    ;                 ;
; db/mux_tsc.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/mux_tsc.tdf                                                              ;                 ;
; lpm_decode.tdf                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                  ;                 ;
; declut.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/declut.inc                                                      ;                 ;
; db/decode_dvf.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/decode_dvf.tdf                                                           ;                 ;
; lpm_counter.tdf                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                 ;                 ;
; cmpconst.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                    ;                 ;
; alt_counter_stratix.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                         ;                 ;
; db/cntr_jgi.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/cntr_jgi.tdf                                                             ;                 ;
; db/cmpr_sgc.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/cmpr_sgc.tdf                                                             ;                 ;
; db/cntr_m9j.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/cntr_m9j.tdf                                                             ;                 ;
; db/cntr_ggi.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/cntr_ggi.tdf                                                             ;                 ;
; db/cmpr_rgc.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/cmpr_rgc.tdf                                                             ;                 ;
; db/cntr_23j.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/cntr_23j.tdf                                                             ;                 ;
; db/cmpr_ngc.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/cmpr_ngc.tdf                                                             ;                 ;
; sld_rom_sr.vhd                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                  ;                 ;
; sld_jtag_endpoint_adapter.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                   ;                 ;
; sld_jtag_endpoint_adapter_impl.sv                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                               ;                 ;
; sld_hub.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                     ; altera_sld      ;
; db/ip/sld5f1bc61b/alt_sld_fab.v                                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/ip/sld5f1bc61b/alt_sld_fab.v                                             ; alt_sld_fab     ;
; db/ip/sld5f1bc61b/submodules/alt_sld_fab_alt_sld_fab.v                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/ip/sld5f1bc61b/submodules/alt_sld_fab_alt_sld_fab.v                      ; alt_sld_fab     ;
; db/ip/sld5f1bc61b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                      ; yes             ; Auto-Found SystemVerilog HDL File            ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/ip/sld5f1bc61b/submodules/alt_sld_fab_alt_sld_fab_ident.sv               ; alt_sld_fab     ;
; db/ip/sld5f1bc61b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/ip/sld5f1bc61b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv            ; alt_sld_fab     ;
; db/ip/sld5f1bc61b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                 ; yes             ; Encrypted Auto-Found VHDL File               ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/ip/sld5f1bc61b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd          ; alt_sld_fab     ;
; db/ip/sld5f1bc61b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/ip/sld5f1bc61b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv            ; alt_sld_fab     ;
; sld_jtag_hub.vhd                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                ;                 ;
+------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 3,064       ;
;                                             ;             ;
; Total combinational functions               ; 2220        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 1201        ;
;     -- 3 input functions                    ; 497         ;
;     -- <=2 input functions                  ; 522         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 1904        ;
;     -- arithmetic mode                      ; 316         ;
;                                             ;             ;
; Total registers                             ; 1685        ;
;     -- Dedicated logic registers            ; 1685        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 75          ;
; Total memory bits                           ; 210944      ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Total PLLs                                  ; 2           ;
;     -- PLLs                                 ; 2           ;
;                                             ;             ;
; Maximum fan-out node                        ; rst_n~input ;
; Maximum fan-out                             ; 707         ;
; Total fan-out                               ; 15077       ;
; Average fan-out                             ; 3.62        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                              ; Entity Name                                        ; Library Name    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-----------------+
; |camera_top                                                                                                                             ; 2220 (0)            ; 1685 (0)                  ; 210944      ; 0            ; 0       ; 0         ; 75   ; 0            ; |camera_top                                                                                                                                                                                                                                                                                                                                                                                      ; camera_top                                         ; work            ;
;    |capture:u_capture|                                                                                                                  ; 46 (46)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|capture:u_capture                                                                                                                                                                                                                                                                                                                                                                    ; capture                                            ; work            ;
;    |cmos_top:u_cmos_top|                                                                                                                ; 706 (0)             ; 69 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|cmos_top:u_cmos_top                                                                                                                                                                                                                                                                                                                                                                  ; cmos_top                                           ; work            ;
;       |cmos_config:u_cfg|                                                                                                               ; 647 (647)           ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|cmos_top:u_cmos_top|cmos_config:u_cfg                                                                                                                                                                                                                                                                                                                                                ; cmos_config                                        ; work            ;
;       |i2c_intf:u_i2c|                                                                                                                  ; 59 (59)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|cmos_top:u_cmos_top|i2c_intf:u_i2c                                                                                                                                                                                                                                                                                                                                                   ; i2c_intf                                           ; work            ;
;    |iobuf:u_iobuf|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|iobuf:u_iobuf                                                                                                                                                                                                                                                                                                                                                                        ; iobuf                                              ; work            ;
;       |iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component|                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|iobuf:u_iobuf|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component                                                                                                                                                                                                                                                                                                                        ; iobuf_iobuf_in_d8i                                 ; work            ;
;    |pll1:pll1_inst|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|pll1:pll1_inst                                                                                                                                                                                                                                                                                                                                                                       ; pll1                                               ; work            ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|pll1:pll1_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                               ; altpll                                             ; work            ;
;          |pll1_altpll:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated                                                                                                                                                                                                                                                                                                                    ; pll1_altpll                                        ; work            ;
;    |pll:pll_inst|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|pll:pll_inst                                                                                                                                                                                                                                                                                                                                                                         ; pll                                                ; work            ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|pll:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                 ; altpll                                             ; work            ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                                                       ; pll_altpll                                         ; work            ;
;    |sdram_controller:u_sdram_controller|                                                                                                ; 603 (0)             ; 597 (0)                   ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller                                                                                                                                                                                                                                                                                                                                                  ; sdram_controller                                   ; work            ;
;       |sdram_ctrl:u_sdram_ctrl|                                                                                                         ; 333 (131)           ; 360 (84)                  ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl                                                                                                                                                                                                                                                                                                                          ; sdram_ctrl                                         ; work            ;
;          |rfifo:u_rdfifo|                                                                                                               ; 96 (0)              ; 138 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo                                                                                                                                                                                                                                                                                                           ; rfifo                                              ; work            ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 96 (0)              ; 138 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                   ; dcfifo                                             ; work            ;
;                |dcfifo_j2l1:auto_generated|                                                                                             ; 96 (14)             ; 138 (36)                  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated                                                                                                                                                                                                                                                        ; dcfifo_j2l1                                        ; work            ;
;                   |a_gray2bin_8ib:wrptr_g_gray2bin|                                                                                     ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin                                                                                                                                                                                                                        ; a_gray2bin_8ib                                     ; work            ;
;                   |a_gray2bin_8ib:ws_dgrp_gray2bin|                                                                                     ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin                                                                                                                                                                                                                        ; a_gray2bin_8ib                                     ; work            ;
;                   |a_graycounter_3lc:wrptr_g1p|                                                                                         ; 22 (22)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                                                                                                                                                            ; a_graycounter_3lc                                  ; work            ;
;                   |a_graycounter_777:rdptr_g1p|                                                                                         ; 24 (24)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                                                                                                                                                            ; a_graycounter_777                                  ; work            ;
;                   |alt_synch_pipe_apl:rs_dgwp|                                                                                          ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                                                             ; alt_synch_pipe_apl                                 ; work            ;
;                      |dffpipe_se9:dffpipe6|                                                                                             ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6                                                                                                                                                                                                        ; dffpipe_se9                                        ; work            ;
;                   |alt_synch_pipe_bpl:ws_dgrp|                                                                                          ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                                                             ; alt_synch_pipe_bpl                                 ; work            ;
;                      |dffpipe_te9:dffpipe9|                                                                                             ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9                                                                                                                                                                                                        ; dffpipe_te9                                        ; work            ;
;                   |altsyncram_1r41:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram                                                                                                                                                                                                                               ; altsyncram_1r41                                    ; work            ;
;                   |cmpr_p76:rdempty_eq_comp|                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                                                                                                                                                                               ; cmpr_p76                                           ; work            ;
;                   |cmpr_p76:wrfull_eq_comp|                                                                                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                                                                                                                                                                                ; cmpr_p76                                           ; work            ;
;                   |dffpipe_qe9:ws_brp|                                                                                                  ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp                                                                                                                                                                                                                                     ; dffpipe_qe9                                        ; work            ;
;                   |dffpipe_qe9:ws_bwp|                                                                                                  ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_bwp                                                                                                                                                                                                                                     ; dffpipe_qe9                                        ; work            ;
;          |wfifo:wrfifo_inst|                                                                                                            ; 106 (0)             ; 138 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst                                                                                                                                                                                                                                                                                                        ; wfifo                                              ; work            ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 106 (0)             ; 138 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                ; dcfifo                                             ; work            ;
;                |dcfifo_42l1:auto_generated|                                                                                             ; 106 (16)            ; 138 (36)                  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated                                                                                                                                                                                                                                                     ; dcfifo_42l1                                        ; work            ;
;                   |a_gray2bin_8ib:rdptr_g_gray2bin|                                                                                     ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                                                                                                                                                                                                     ; a_gray2bin_8ib                                     ; work            ;
;                   |a_gray2bin_8ib:rs_dgwp_gray2bin|                                                                                     ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                                                                                                                                                                                                     ; a_gray2bin_8ib                                     ; work            ;
;                   |a_graycounter_3lc:wrptr_g1p|                                                                                         ; 32 (32)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                                                                                                                                                         ; a_graycounter_3lc                                  ; work            ;
;                   |a_graycounter_777:rdptr_g1p|                                                                                         ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                                                                                                                                                         ; a_graycounter_777                                  ; work            ;
;                   |alt_synch_pipe_cpl:rs_dgwp|                                                                                          ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp                                                                                                                                                                                                                          ; alt_synch_pipe_cpl                                 ; work            ;
;                      |dffpipe_ve9:dffpipe5|                                                                                             ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5                                                                                                                                                                                                     ; dffpipe_ve9                                        ; work            ;
;                   |alt_synch_pipe_dpl:ws_dgrp|                                                                                          ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp                                                                                                                                                                                                                          ; alt_synch_pipe_dpl                                 ; work            ;
;                      |dffpipe_0f9:dffpipe8|                                                                                             ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8                                                                                                                                                                                                     ; dffpipe_0f9                                        ; work            ;
;                   |altsyncram_5r41:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram                                                                                                                                                                                                                            ; altsyncram_5r41                                    ; work            ;
;                   |cmpr_p76:rdempty_eq_comp|                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                                                                                                                                                                            ; cmpr_p76                                           ; work            ;
;                   |cmpr_p76:wrfull_eq_comp|                                                                                             ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                                                                                                                                                                             ; cmpr_p76                                           ; work            ;
;                   |dffpipe_qe9:rs_brp|                                                                                                  ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp                                                                                                                                                                                                                                  ; dffpipe_qe9                                        ; work            ;
;                   |dffpipe_qe9:rs_bwp|                                                                                                  ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp                                                                                                                                                                                                                                  ; dffpipe_qe9                                        ; work            ;
;       |sdram_interface:u0|                                                                                                              ; 270 (0)             ; 237 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_interface:u0                                                                                                                                                                                                                                                                                                                               ; sdram_interface                                    ; sdram_interface ;
;          |sdram_interface_sdram_interface:sdram_interface|                                                                              ; 270 (220)           ; 237 (153)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface                                                                                                                                                                                                                                                                               ; sdram_interface_sdram_interface                    ; sdram_interface ;
;             |sdram_interface_sdram_interface_input_efifo_module:the_sdram_interface_sdram_interface_input_efifo_module|                 ; 50 (50)             ; 84 (84)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|sdram_interface_sdram_interface_input_efifo_module:the_sdram_interface_sdram_interface_input_efifo_module                                                                                                                                                                     ; sdram_interface_sdram_interface_input_efifo_module ; sdram_interface ;
;    |sld_hub:auto_hub|                                                                                                                   ; 129 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub                                            ; altera_sld      ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 128 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                     ; alt_sld_fab_with_jtag_input                        ; altera_sld      ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 128 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                  ; alt_sld_fab                                        ; alt_sld_fab     ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 128 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                              ; alt_sld_fab_alt_sld_fab                            ; alt_sld_fab     ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 127 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                  ; alt_sld_fab_alt_sld_fab_sldfabric                  ; alt_sld_fab     ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 127 (88)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                     ; sld_jtag_hub                                       ; work            ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                             ; sld_rom_sr                                         ; work            ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                           ; sld_shadow_jsm                                     ; altera_sld      ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 542 (2)             ; 802 (70)                  ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                       ; sld_signaltap                                      ; work            ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 540 (0)             ; 732 (0)                   ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                 ; sld_signaltap_impl                                 ; work            ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 540 (86)            ; 732 (224)                 ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                          ; sld_signaltap_implb                                ; work            ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                           ; altdpram                                           ; work            ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                       ; lpm_decode                                         ; work            ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                             ; decode_dvf                                         ; work            ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                               ; lpm_mux                                            ; work            ;
;                   |mux_tsc:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                                                                        ; mux_tsc                                            ; work            ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                          ; altsyncram                                         ; work            ;
;                |altsyncram_eb24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated                                                                                                                                                                                           ; altsyncram_eb24                                    ; work            ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                           ; lpm_shiftreg                                       ; work            ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                             ; lpm_shiftreg                                       ; work            ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                  ; serial_crc_16                                      ; work            ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 90 (90)             ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                               ; sld_buffer_manager                                 ; work            ;
;             |sld_ela_control:ela_control|                                                                                               ; 151 (1)             ; 204 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                              ; sld_ela_control                                    ; work            ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                      ; lpm_shiftreg                                       ; work            ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 149 (0)             ; 188 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                   ; sld_ela_trigger                                    ; work            ;
;                   |sld_ela_trigger_vio:auto_generated|                                                                                  ; 149 (0)             ; 188 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated                                                                                                                                ; sld_ela_trigger_vio                                ; work            ;
;                      |sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|                                                            ; 149 (102)           ; 188 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1                                                                          ; sld_reserved_camera_auto_signaltap_0_1_9c56        ; work            ;
;                         |lpm_shiftreg:config_shiftreg_100|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_100                                         ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_102|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                         ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_103|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_103                                         ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_105|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                         ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_106|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_106                                         ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_108|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                         ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_109|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_109                                         ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_111|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                         ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_112|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_112                                         ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_113|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_113                                         ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_12|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_12                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_15|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_15                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_18|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_18                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_21|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_21                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_24|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_24                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_27|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_27                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_28|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_30|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_30                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_31|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_33|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_33                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_34|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_36|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_36                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_37|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_39|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_39                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_40|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_42|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_42                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_43|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_45|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_45                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_46|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_48|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_48                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_49|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                           ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_51|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_52|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_52                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_54|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_54                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_55|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_56|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_59|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                           ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_60|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_60                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_62|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_63|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_65|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_66|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_68|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_69|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_6|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_6                                           ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_71|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_72|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_74|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_74                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_75|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_77|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_77                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_78|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_80|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_80                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_81|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_81                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_83|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_83                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_84|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_84                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_86|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_86                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_87|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_87                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_89|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_89                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_90|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_90                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_92|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_92                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_93|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_93                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_94|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_94                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_96|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_96                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_97|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_97                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_99|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                          ; lpm_shiftreg                                       ; work            ;
;                         |lpm_shiftreg:config_shiftreg_9|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|lpm_shiftreg:config_shiftreg_9                                           ; lpm_shiftreg                                       ; work            ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_alt_reduction:unary_1                                                ; sld_alt_reduction                                  ; work            ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_alt_reduction:unary_2                                                ; sld_alt_reduction                                  ; work            ;
;                         |sld_alt_reduction:unary_57|                                                                                    ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_alt_reduction:unary_57                                               ; sld_alt_reduction                                  ; work            ;
;                         |sld_alt_reduction:unary_7|                                                                                     ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_alt_reduction:unary_7                                                ; sld_alt_reduction                                  ; work            ;
;                         |sld_mbpmg:mbpm_101|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_101                                                       ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_101|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_104|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_104                                                       ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_104|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_107|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_107                                                       ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_107|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_110|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_110                                                       ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_110|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_11|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_11                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_11|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_14|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_14                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_14|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_17|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_17                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_17|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_20|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_20                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_20|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_23|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_23                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_23|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_26|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_26                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_26|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_29|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_29                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_29|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_32|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_32                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_32|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_35|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_35                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_35|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_38|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_38                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_38|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 2 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_3                                                         ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_41|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_41                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_41|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_44|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_44                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_44|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_47|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_47                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_47|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_50|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_50                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_50|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_53|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_53                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_53|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_58|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_58                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_61|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_61                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_61|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_64|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_64                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_67|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_67                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_67|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_70|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_70                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_70|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_73|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_73                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_73|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_76|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_76                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_76|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_79|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_79                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_79|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_82|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_82                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_82|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_85|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_85                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_85|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_88|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_88                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_88|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_8|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_8                                                         ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_8|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_91|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_91                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_91|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_95|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_95                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_95|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                         |sld_mbpmg:mbpm_98|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_98                                                        ; sld_mbpmg                                          ; work            ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1|sld_mbpmg:mbpm_98|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work            ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                ; sld_ela_trigger_flow_mgr                           ; work            ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                        ; lpm_shiftreg                                       ; work            ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 125 (10)            ; 109 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                         ; sld_offload_buffer_mgr                             ; work            ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                               ; lpm_counter                                        ; work            ;
;                   |cntr_jgi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated                                                                                                       ; cntr_jgi                                           ; work            ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                        ; lpm_counter                                        ; work            ;
;                   |cntr_m9j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                                                                ; cntr_m9j                                           ; work            ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                              ; lpm_counter                                        ; work            ;
;                   |cntr_ggi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                                                                      ; cntr_ggi                                           ; work            ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                 ; lpm_counter                                        ; work            ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                         ; cntr_23j                                           ; work            ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                        ; lpm_shiftreg                                       ; work            ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 35 (35)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                         ; lpm_shiftreg                                       ; work            ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                      ; lpm_shiftreg                                       ; work            ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                    ; sld_rom_sr                                         ; work            ;
;    |vga_control:u_vga_control|                                                                                                          ; 69 (27)             ; 34 (1)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|vga_control:u_vga_control                                                                                                                                                                                                                                                                                                                                                            ; vga_control                                        ; work            ;
;       |vga_fifo:vga_fifo_inst|                                                                                                          ; 42 (0)              ; 33 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|vga_control:u_vga_control|vga_fifo:vga_fifo_inst                                                                                                                                                                                                                                                                                                                                     ; vga_fifo                                           ; work            ;
;          |scfifo:scfifo_component|                                                                                                      ; 42 (0)              ; 33 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|vga_control:u_vga_control|vga_fifo:vga_fifo_inst|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                             ; scfifo                                             ; work            ;
;             |scfifo_t241:auto_generated|                                                                                                ; 42 (0)              ; 33 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|vga_control:u_vga_control|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_t241:auto_generated                                                                                                                                                                                                                                                                                  ; scfifo_t241                                        ; work            ;
;                |a_dpfifo_4941:dpfifo|                                                                                                   ; 42 (22)             ; 33 (13)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|vga_control:u_vga_control|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_t241:auto_generated|a_dpfifo_4941:dpfifo                                                                                                                                                                                                                                                             ; a_dpfifo_4941                                      ; work            ;
;                   |altsyncram_btb1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|vga_control:u_vga_control|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_t241:auto_generated|a_dpfifo_4941:dpfifo|altsyncram_btb1:FIFOram                                                                                                                                                                                                                                     ; altsyncram_btb1                                    ; work            ;
;                   |cntr_1ob:rd_ptr_msb|                                                                                                 ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|vga_control:u_vga_control|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_t241:auto_generated|a_dpfifo_4941:dpfifo|cntr_1ob:rd_ptr_msb                                                                                                                                                                                                                                         ; cntr_1ob                                           ; work            ;
;                   |cntr_2ob:wr_ptr|                                                                                                     ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|vga_control:u_vga_control|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_t241:auto_generated|a_dpfifo_4941:dpfifo|cntr_2ob:wr_ptr                                                                                                                                                                                                                                             ; cntr_2ob                                           ; work            ;
;                   |cntr_eo7:usedw_counter|                                                                                              ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|vga_control:u_vga_control|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_t241:auto_generated|a_dpfifo_4941:dpfifo|cntr_eo7:usedw_counter                                                                                                                                                                                                                                      ; cntr_eo7                                           ; work            ;
;    |vga_dirve:u_vga_dirve|                                                                                                              ; 125 (125)           ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_top|vga_dirve:u_vga_dirve                                                                                                                                                                                                                                                                                                                                                                ; vga_dirve                                          ; work            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768  ; None ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 2048         ; 18           ; 2048         ; 18           ; 36864  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 35           ; 4096         ; 35           ; 143360 ; None ;
; vga_control:u_vga_control|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_t241:auto_generated|a_dpfifo_4941:dpfifo|altsyncram_btb1:FIFOram|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048   ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                         ; IP Include File                  ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |camera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                         ;                                  ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |camera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                     ;                                  ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |camera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                           ;                                  ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |camera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                         ;                                  ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |camera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                           ;                                  ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_vio:auto_generated|sld_reserved_camera_auto_signaltap_0_1_9c56:mgl_prim1 ;                                  ;
; Altera ; ALTPLL                             ; 18.1    ; N/A          ; N/A          ; |camera_top|pll1:pll1_inst                                                                                                                                                                                                                                                                                              ; ../ip/PLL/pll1.v                 ;
; Altera ; ALTPLL                             ; 18.1    ; N/A          ; N/A          ; |camera_top|pll:pll_inst                                                                                                                                                                                                                                                                                                ; ../ip/PLL/pll.v                  ;
; Altera ; ALTIOBUF                           ; 18.1    ; N/A          ; N/A          ; |camera_top|iobuf:u_iobuf                                                                                                                                                                                                                                                                                               ; ../ip/IOBUF/iobuf.v              ;
; N/A    ; Qsys                               ; 18.1    ; N/A          ; N/A          ; |camera_top|sdram_controller:u_sdram_controller|sdram_interface:u0                                                                                                                                                                                                                                                      ; ../ip/SDRAM/sdram_interface.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 18.1    ; N/A          ; N/A          ; |camera_top|sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface                                                                                                                                                                                                      ; ../ip/SDRAM/sdram_interface.qsys ;
; Altera ; FIFO                               ; 18.1    ; N/A          ; N/A          ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo                                                                                                                                                                                                                                  ; ../ip/FIFO/rfifo.v               ;
; Altera ; FIFO                               ; 18.1    ; N/A          ; N/A          ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst                                                                                                                                                                                                                               ; ../ip/FIFO/wfifo.v               ;
; Altera ; FIFO                               ; 18.1    ; N/A          ; N/A          ; |camera_top|vga_control:u_vga_control|vga_fifo:vga_fifo_inst                                                                                                                                                                                                                                                            ; ../ip/FIFO/vga_fifo.v            ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |camera_top|sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|m_next ;
+------------------+------------------+------------------+------------------+---------------------------------------------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001                                              ;
+------------------+------------------+------------------+------------------+---------------------------------------------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                                                             ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                                                             ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                                                             ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                                                             ;
+------------------+------------------+------------------+------------------+---------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |camera_top|sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|m_state                                                            ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |camera_top|sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|i_next ;
+------------+------------+------------+------------+---------------------------------------------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                                                            ;
+------------+------------+------------+------------+---------------------------------------------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                                                                     ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                                                                     ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                                                                     ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                                                                     ;
+------------+------------+------------+------------+---------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |camera_top|sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+--------------------------------------------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000                                            ;
+-------------+-------------+-------------+-------------+-------------+-------------+--------------------------------------------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                                                      ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                                                      ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                                                      ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                                                      ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                                                      ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                                                      ;
+-------------+-------------+-------------+-------------+-------------+-------------+--------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|state_c ;
+---------------+--------------+--------------+---------------+-----------------------------------+
; Name          ; state_c.DONE ; state_c.READ ; state_c.WRITE ; state_c.IDLE                      ;
+---------------+--------------+--------------+---------------+-----------------------------------+
; state_c.IDLE  ; 0            ; 0            ; 0             ; 0                                 ;
; state_c.WRITE ; 0            ; 0            ; 1             ; 1                                 ;
; state_c.READ  ; 0            ; 1            ; 0             ; 1                                 ;
; state_c.DONE  ; 1            ; 0            ; 0             ; 1                                 ;
+---------------+--------------+--------------+---------------+-----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |camera_top|cmos_top:u_cmos_top|i2c_intf:u_i2c|state_c                                                   ;
+---------------+--------------+--------------+--------------+--------------+---------------+---------------+--------------+
; Name          ; state_c.STOP ; state_c.SACK ; state_c.READ ; state_c.RACK ; state_c.WRITE ; state_c.START ; state_c.IDLE ;
+---------------+--------------+--------------+--------------+--------------+---------------+---------------+--------------+
; state_c.IDLE  ; 0            ; 0            ; 0            ; 0            ; 0             ; 0             ; 0            ;
; state_c.START ; 0            ; 0            ; 0            ; 0            ; 0             ; 1             ; 1            ;
; state_c.WRITE ; 0            ; 0            ; 0            ; 0            ; 1             ; 0             ; 1            ;
; state_c.RACK  ; 0            ; 0            ; 0            ; 1            ; 0             ; 0             ; 1            ;
; state_c.READ  ; 0            ; 0            ; 1            ; 0            ; 0             ; 0             ; 1            ;
; state_c.SACK  ; 0            ; 1            ; 0            ; 0            ; 0             ; 0             ; 1            ;
; state_c.STOP  ; 1            ; 0            ; 0            ; 0            ; 0             ; 0             ; 1            ;
+---------------+--------------+--------------+--------------+--------------+---------------+---------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |camera_top|cmos_top:u_cmos_top|cmos_config:u_cfg|state_c  ;
+---------------+---------------+--------------+--------------+--------------+
; Name          ; state_c.WRITE ; state_c.WREQ ; state_c.IDLE ; state_c.WAIT ;
+---------------+---------------+--------------+--------------+--------------+
; state_c.WAIT  ; 0             ; 0            ; 0            ; 0            ;
; state_c.IDLE  ; 0             ; 0            ; 1            ; 1            ;
; state_c.WREQ  ; 0             ; 1            ; 0            ; 1            ;
; state_c.WRITE ; 1             ; 0            ; 0            ; 1            ;
+---------------+---------------+--------------+--------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[10]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[11]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[8]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[9]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[6]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[7]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[4]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[5]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[2]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[3]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[0]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[1]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[10]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[11]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[8]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[9]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[6]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[7]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[4]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[5]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[2]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[3]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[0]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[1]      ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[10]    ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[11]    ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[8]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[9]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[6]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[7]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[4]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[5]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[2]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[3]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[0]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[1]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5|dffe7a[11]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5|dffe7a[10]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5|dffe7a[9]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5|dffe7a[8]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5|dffe7a[7]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5|dffe7a[6]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5|dffe7a[5]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5|dffe7a[4]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5|dffe7a[3]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5|dffe7a[2]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5|dffe7a[1]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5|dffe7a[0]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[10]    ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[11]    ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[8]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[9]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[6]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[7]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[4]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[5]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[2]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[3]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[0]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[1]     ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5|dffe6a[11]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5|dffe6a[10]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5|dffe6a[9]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5|dffe6a[8]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5|dffe6a[7]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5|dffe6a[6]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5|dffe6a[5]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5|dffe6a[4]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5|dffe6a[3]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5|dffe6a[2]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5|dffe6a[1]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5|dffe6a[0]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8|dffe10a[10] ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8|dffe10a[11] ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8|dffe10a[8]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8|dffe10a[9]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8|dffe10a[6]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8|dffe10a[7]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8|dffe10a[4]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8|dffe10a[5]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8|dffe10a[2]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8|dffe10a[3]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8|dffe10a[0]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8|dffe10a[1]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8|dffe9a[10]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8|dffe9a[11]  ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8|dffe9a[8]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8|dffe9a[9]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8|dffe9a[6]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8|dffe9a[7]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8|dffe9a[4]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8|dffe9a[5]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8|dffe9a[2]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8|dffe9a[3]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8|dffe9a[0]   ; yes                                                              ; yes                                        ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8|dffe9a[1]   ; yes                                                              ; yes                                        ;
; Total number of protected registers is 96                                                                                                                                                    ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|i_addr[4,5]                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                   ;
; cmos_top:u_cmos_top|cmos_config:u_cfg|tran_cmd[2]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; cmos_top:u_cmos_top|i2c_intf:u_i2c|command[2]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|sdram_interface_sdram_interface_input_efifo_module:the_sdram_interface_sdram_interface_input_efifo_module|entry_0[16,17] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|sdram_interface_sdram_interface_input_efifo_module:the_sdram_interface_sdram_interface_input_efifo_module|entry_1[16,17] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[11]                                                                    ; Lost fanout                                                                                                                                                                                                                              ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[11]                                                                    ; Lost fanout                                                                                                                                                                                                                              ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[11]                                                                 ; Lost fanout                                                                                                                                                                                                                              ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[11]                                                                 ; Lost fanout                                                                                                                                                                                                                              ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|i_addr[0..3,6..11]                                                                                                       ; Merged with sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|i_addr[12]                                                                                                            ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wr_bank[0]                                                                                                                                                          ; Merged with sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wr_bank[1]                                                                                                                                                       ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rd_bank[0]                                                                                                                                                          ; Merged with sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rd_bank[1]                                                                                                                                                       ;
; cmos_top:u_cmos_top|cmos_config:u_cfg|tran_cmd[1]                                                                                                                                                                               ; Merged with cmos_top:u_cmos_top|cmos_config:u_cfg|tran_req                                                                                                                                                                               ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|active_addr[9]                                                                                                           ; Merged with sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|active_addr[23]                                                                                                       ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|sdram_interface_sdram_interface_input_efifo_module:the_sdram_interface_sdram_interface_input_efifo_module|entry_0[41]    ; Merged with sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|sdram_interface_sdram_interface_input_efifo_module:the_sdram_interface_sdram_interface_input_efifo_module|entry_0[27] ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|sdram_interface_sdram_interface_input_efifo_module:the_sdram_interface_sdram_interface_input_efifo_module|entry_1[41]    ; Merged with sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|sdram_interface_sdram_interface_input_efifo_module:the_sdram_interface_sdram_interface_input_efifo_module|entry_1[27] ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|active_dqm[1]                                                                                                            ; Merged with sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|active_dqm[0]                                                                                                         ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|m_next~9                                                                                                                 ; Lost fanout                                                                                                                                                                                                                              ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|m_next~10                                                                                                                ; Lost fanout                                                                                                                                                                                                                              ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|m_next~13                                                                                                                ; Lost fanout                                                                                                                                                                                                                              ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|m_next~14                                                                                                                ; Lost fanout                                                                                                                                                                                                                              ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|m_next~16                                                                                                                ; Lost fanout                                                                                                                                                                                                                              ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|i_next~4                                                                                                                 ; Lost fanout                                                                                                                                                                                                                              ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|i_next~5                                                                                                                 ; Lost fanout                                                                                                                                                                                                                              ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|i_next~6                                                                                                                 ; Lost fanout                                                                                                                                                                                                                              ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|i_state~14                                                                                                               ; Lost fanout                                                                                                                                                                                                                              ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|i_state~15                                                                                                               ; Lost fanout                                                                                                                                                                                                                              ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|i_state~16                                                                                                               ; Lost fanout                                                                                                                                                                                                                              ;
; cmos_top:u_cmos_top|i2c_intf:u_i2c|state_c.READ                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; cmos_top:u_cmos_top|i2c_intf:u_i2c|state_c.SACK                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wr_bank[1]                                                                                                                                                          ; Merged with sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rd_bank[1]                                                                                                                                                       ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|active_dqm[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|m_dqm[0,1]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; Total Number of Removed Registers = 46                                                                                                                                                                                          ;                                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10]                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11]                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; Total Number of Removed Registers = 28                                                                                                                                                                                          ;                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|sdram_interface_sdram_interface_input_efifo_module:the_sdram_interface_sdram_interface_input_efifo_module|entry_0[16] ; Stuck at GND              ; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|active_dqm[0],                                         ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|m_dqm[0]                                               ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|sdram_interface_sdram_interface_input_efifo_module:the_sdram_interface_sdram_interface_input_efifo_module|entry_0[17] ; Stuck at GND              ; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|m_dqm[1]                                               ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15]                                                                 ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1685  ;
; Number of registers using Synchronous Clear  ; 91    ;
; Number of registers using Synchronous Load   ; 79    ;
; Number of registers using Asynchronous Clear ; 1029  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 837   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cmos_top:u_cmos_top|i2c_intf:u_i2c|scl                                                                                                                                                                                                                                                                                          ; 2       ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|m_cmd[3]                                                                                                                                                                                                                 ; 1       ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|m_cmd[2]                                                                                                                                                                                                                 ; 2       ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|m_cmd[1]                                                                                                                                                                                                                 ; 2       ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|m_cmd[0]                                                                                                                                                                                                                 ; 2       ;
; vga_dirve:u_vga_dirve|h_sync                                                                                                                                                                                                                                                                                                    ; 2       ;
; vga_dirve:u_vga_dirve|v_sync                                                                                                                                                                                                                                                                                                    ; 2       ;
; cmos_top:u_cmos_top|i2c_intf:u_i2c|sda_out                                                                                                                                                                                                                                                                                      ; 3       ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|i_cmd[3]                                                                                                                                                                                                                 ; 2       ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|i_cmd[2]                                                                                                                                                                                                                 ; 2       ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|i_cmd[1]                                                                                                                                                                                                                 ; 2       ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|i_cmd[0]                                                                                                                                                                                                                 ; 2       ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|i_addr[12]                                                                                                                                                                                                               ; 11      ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|refresh_counter[14]                                                                                                                                                                                                      ; 2       ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|refresh_counter[11]                                                                                                                                                                                                      ; 2       ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|refresh_counter[10]                                                                                                                                                                                                      ; 2       ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|refresh_counter[9]                                                                                                                                                                                                       ; 2       ;
; sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|refresh_counter[5]                                                                                                                                                                                                       ; 2       ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rd_bank[1]                                                                                                                                                                                                                                                          ; 2       ;
; cmos_top:u_cmos_top|cmos_config:u_cfg|config_flag                                                                                                                                                                                                                                                                               ; 4       ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                                                                                                                                                            ; 7       ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                                                                                                                                                               ; 4       ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                                                                                                                                                            ; 6       ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                                                                                                                                                         ; 7       ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                                                                                                                                                               ; 4       ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                                                                                                                                                            ; 4       ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                                                                                                                                                         ; 7       ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 43                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |camera_top|vga_dirve:u_vga_dirve|cnt_v[5]                                                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |camera_top|cmos_top:u_cmos_top|cmos_config:u_cfg|tran_dout[1]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |camera_top|sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|m_bank[0]                                                                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |camera_top|sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|sdram_interface_sdram_interface_input_efifo_module:the_sdram_interface_sdram_interface_input_efifo_module|entries[0]                                                                                                                              ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |camera_top|sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|m_addr[9]                                                                                                                                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |camera_top|sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|m_addr[4]                                                                                                                                                                                                                                         ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |camera_top|sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|m_addr[0]                                                                                                                                                                                                                                         ;
; 7:1                ; 40 bits   ; 160 LEs       ; 0 LEs                ; 160 LEs                ; Yes        ; |camera_top|sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|active_addr[11]                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |camera_top|sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|m_data[8]                                                                                                                                                                                                                                         ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |camera_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|avm_addr[21]                                                                                                                                                                                                                                                                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |camera_top|sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|Selector34                                                                                                                                                                                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |camera_top|sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|Selector28                                                                                                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |camera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |camera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |camera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |camera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |camera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |camera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |camera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for cmos_top:u_cmos_top|cmos_config:u_cfg ;
+------------------------------+-------+------+----------------+
; Assignment                   ; Value ; From ; To             ;
+------------------------------+-------+------+----------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; add_cnt0       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; add_cnt0       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; end_cnt0       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; end_cnt0       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; add_cnt1       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; add_cnt1       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; end_cnt1       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; end_cnt1       ;
+------------------------------+-------+------+----------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                               ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                          ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                            ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                       ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                               ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                                                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                                                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                                                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                                                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                                                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                                                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                                                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                                                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                                                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                                                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                                                                  ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_control:u_vga_control|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_t241:auto_generated|a_dpfifo_4941:dpfifo|altsyncram_btb1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 8                     ; Signed Integer            ;
; CLK3_MULTIPLY_BY              ; 2                     ; Signed Integer            ;
; CLK2_MULTIPLY_BY              ; 3                     ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 12                    ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 5                     ; Signed Integer            ;
; CLK3_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK2_DIVIDE_BY                ; 2                     ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 25                    ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK4                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll1:pll1_inst|altpll:altpll_component ;
+-------------------------------+------------------------+----------------------------+
; Parameter Name                ; Value                  ; Type                       ;
+-------------------------------+------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                    ;
; PLL_TYPE                      ; AUTO                   ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll1 ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                    ;
; LOCK_HIGH                     ; 1                      ; Untyped                    ;
; LOCK_LOW                      ; 1                      ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                    ;
; SKIP_VCO                      ; OFF                    ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                    ;
; BANDWIDTH                     ; 0                      ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                    ;
; DOWN_SPREAD                   ; 0                      ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 4                      ; Signed Integer             ;
; CLK1_MULTIPLY_BY              ; 3                      ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 2                      ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                      ; Signed Integer             ;
; CLK1_DIVIDE_BY                ; 1                      ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 1                      ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; -1250                  ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                     ; Signed Integer             ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                    ;
; DPA_DIVIDER                   ; 0                      ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                    ;
; VCO_MIN                       ; 0                      ; Untyped                    ;
; VCO_MAX                       ; 0                      ; Untyped                    ;
; VCO_CENTER                    ; 0                      ; Untyped                    ;
; PFD_MIN                       ; 0                      ; Untyped                    ;
; PFD_MAX                       ; 0                      ; Untyped                    ;
; M_INITIAL                     ; 0                      ; Untyped                    ;
; M                             ; 0                      ; Untyped                    ;
; N                             ; 1                      ; Untyped                    ;
; M2                            ; 1                      ; Untyped                    ;
; N2                            ; 1                      ; Untyped                    ;
; SS                            ; 1                      ; Untyped                    ;
; C0_HIGH                       ; 0                      ; Untyped                    ;
; C1_HIGH                       ; 0                      ; Untyped                    ;
; C2_HIGH                       ; 0                      ; Untyped                    ;
; C3_HIGH                       ; 0                      ; Untyped                    ;
; C4_HIGH                       ; 0                      ; Untyped                    ;
; C5_HIGH                       ; 0                      ; Untyped                    ;
; C6_HIGH                       ; 0                      ; Untyped                    ;
; C7_HIGH                       ; 0                      ; Untyped                    ;
; C8_HIGH                       ; 0                      ; Untyped                    ;
; C9_HIGH                       ; 0                      ; Untyped                    ;
; C0_LOW                        ; 0                      ; Untyped                    ;
; C1_LOW                        ; 0                      ; Untyped                    ;
; C2_LOW                        ; 0                      ; Untyped                    ;
; C3_LOW                        ; 0                      ; Untyped                    ;
; C4_LOW                        ; 0                      ; Untyped                    ;
; C5_LOW                        ; 0                      ; Untyped                    ;
; C6_LOW                        ; 0                      ; Untyped                    ;
; C7_LOW                        ; 0                      ; Untyped                    ;
; C8_LOW                        ; 0                      ; Untyped                    ;
; C9_LOW                        ; 0                      ; Untyped                    ;
; C0_INITIAL                    ; 0                      ; Untyped                    ;
; C1_INITIAL                    ; 0                      ; Untyped                    ;
; C2_INITIAL                    ; 0                      ; Untyped                    ;
; C3_INITIAL                    ; 0                      ; Untyped                    ;
; C4_INITIAL                    ; 0                      ; Untyped                    ;
; C5_INITIAL                    ; 0                      ; Untyped                    ;
; C6_INITIAL                    ; 0                      ; Untyped                    ;
; C7_INITIAL                    ; 0                      ; Untyped                    ;
; C8_INITIAL                    ; 0                      ; Untyped                    ;
; C9_INITIAL                    ; 0                      ; Untyped                    ;
; C0_MODE                       ; BYPASS                 ; Untyped                    ;
; C1_MODE                       ; BYPASS                 ; Untyped                    ;
; C2_MODE                       ; BYPASS                 ; Untyped                    ;
; C3_MODE                       ; BYPASS                 ; Untyped                    ;
; C4_MODE                       ; BYPASS                 ; Untyped                    ;
; C5_MODE                       ; BYPASS                 ; Untyped                    ;
; C6_MODE                       ; BYPASS                 ; Untyped                    ;
; C7_MODE                       ; BYPASS                 ; Untyped                    ;
; C8_MODE                       ; BYPASS                 ; Untyped                    ;
; C9_MODE                       ; BYPASS                 ; Untyped                    ;
; C0_PH                         ; 0                      ; Untyped                    ;
; C1_PH                         ; 0                      ; Untyped                    ;
; C2_PH                         ; 0                      ; Untyped                    ;
; C3_PH                         ; 0                      ; Untyped                    ;
; C4_PH                         ; 0                      ; Untyped                    ;
; C5_PH                         ; 0                      ; Untyped                    ;
; C6_PH                         ; 0                      ; Untyped                    ;
; C7_PH                         ; 0                      ; Untyped                    ;
; C8_PH                         ; 0                      ; Untyped                    ;
; C9_PH                         ; 0                      ; Untyped                    ;
; L0_HIGH                       ; 1                      ; Untyped                    ;
; L1_HIGH                       ; 1                      ; Untyped                    ;
; G0_HIGH                       ; 1                      ; Untyped                    ;
; G1_HIGH                       ; 1                      ; Untyped                    ;
; G2_HIGH                       ; 1                      ; Untyped                    ;
; G3_HIGH                       ; 1                      ; Untyped                    ;
; E0_HIGH                       ; 1                      ; Untyped                    ;
; E1_HIGH                       ; 1                      ; Untyped                    ;
; E2_HIGH                       ; 1                      ; Untyped                    ;
; E3_HIGH                       ; 1                      ; Untyped                    ;
; L0_LOW                        ; 1                      ; Untyped                    ;
; L1_LOW                        ; 1                      ; Untyped                    ;
; G0_LOW                        ; 1                      ; Untyped                    ;
; G1_LOW                        ; 1                      ; Untyped                    ;
; G2_LOW                        ; 1                      ; Untyped                    ;
; G3_LOW                        ; 1                      ; Untyped                    ;
; E0_LOW                        ; 1                      ; Untyped                    ;
; E1_LOW                        ; 1                      ; Untyped                    ;
; E2_LOW                        ; 1                      ; Untyped                    ;
; E3_LOW                        ; 1                      ; Untyped                    ;
; L0_INITIAL                    ; 1                      ; Untyped                    ;
; L1_INITIAL                    ; 1                      ; Untyped                    ;
; G0_INITIAL                    ; 1                      ; Untyped                    ;
; G1_INITIAL                    ; 1                      ; Untyped                    ;
; G2_INITIAL                    ; 1                      ; Untyped                    ;
; G3_INITIAL                    ; 1                      ; Untyped                    ;
; E0_INITIAL                    ; 1                      ; Untyped                    ;
; E1_INITIAL                    ; 1                      ; Untyped                    ;
; E2_INITIAL                    ; 1                      ; Untyped                    ;
; E3_INITIAL                    ; 1                      ; Untyped                    ;
; L0_MODE                       ; BYPASS                 ; Untyped                    ;
; L1_MODE                       ; BYPASS                 ; Untyped                    ;
; G0_MODE                       ; BYPASS                 ; Untyped                    ;
; G1_MODE                       ; BYPASS                 ; Untyped                    ;
; G2_MODE                       ; BYPASS                 ; Untyped                    ;
; G3_MODE                       ; BYPASS                 ; Untyped                    ;
; E0_MODE                       ; BYPASS                 ; Untyped                    ;
; E1_MODE                       ; BYPASS                 ; Untyped                    ;
; E2_MODE                       ; BYPASS                 ; Untyped                    ;
; E3_MODE                       ; BYPASS                 ; Untyped                    ;
; L0_PH                         ; 0                      ; Untyped                    ;
; L1_PH                         ; 0                      ; Untyped                    ;
; G0_PH                         ; 0                      ; Untyped                    ;
; G1_PH                         ; 0                      ; Untyped                    ;
; G2_PH                         ; 0                      ; Untyped                    ;
; G3_PH                         ; 0                      ; Untyped                    ;
; E0_PH                         ; 0                      ; Untyped                    ;
; E1_PH                         ; 0                      ; Untyped                    ;
; E2_PH                         ; 0                      ; Untyped                    ;
; E3_PH                         ; 0                      ; Untyped                    ;
; M_PH                          ; 0                      ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; CLK0_COUNTER                  ; G0                     ; Untyped                    ;
; CLK1_COUNTER                  ; G0                     ; Untyped                    ;
; CLK2_COUNTER                  ; G0                     ; Untyped                    ;
; CLK3_COUNTER                  ; G0                     ; Untyped                    ;
; CLK4_COUNTER                  ; G0                     ; Untyped                    ;
; CLK5_COUNTER                  ; G0                     ; Untyped                    ;
; CLK6_COUNTER                  ; E0                     ; Untyped                    ;
; CLK7_COUNTER                  ; E1                     ; Untyped                    ;
; CLK8_COUNTER                  ; E2                     ; Untyped                    ;
; CLK9_COUNTER                  ; E3                     ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                    ;
; M_TIME_DELAY                  ; 0                      ; Untyped                    ;
; N_TIME_DELAY                  ; 0                      ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                    ;
; VCO_POST_SCALE                ; 0                      ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                    ;
; PORT_CLK2                     ; PORT_USED              ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED              ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                    ;
; CBXI_PARAMETER                ; pll1_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE             ;
+-------------------------------+------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmos_top:u_cmos_top|cmos_config:u_cfg ;
+----------------+---------+---------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                    ;
+----------------+---------+---------------------------------------------------------+
; DELAY          ; 1000000 ; Signed Integer                                          ;
+----------------+---------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                      ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                            ;
; LPM_WIDTH               ; 18           ; Signed Integer                                                                                            ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                                                            ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                                                            ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                   ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                   ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                   ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                   ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                   ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                            ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                   ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                   ;
; CBXI_PARAMETER          ; dcfifo_42l1  ; Untyped                                                                                                   ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                   ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                         ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; dcfifo_j2l1  ; Untyped                                                                                                ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_control:u_vga_control|vga_fifo:vga_fifo_inst|scfifo:scfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                         ;
+-------------------------+--------------+------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                               ;
; lpm_width               ; 16           ; Signed Integer                                                               ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                               ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                               ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                      ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                      ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                      ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                      ;
; CBXI_PARAMETER          ; scfifo_t241  ; Untyped                                                                      ;
+-------------------------+--------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                 ;
+-------------------------------------------------+----------------------------------------------+----------------+
; Parameter Name                                  ; Value                                        ; Type           ;
+-------------------------------------------------+----------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                ; String         ;
; sld_node_info                                   ; 805334528                                    ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                              ; String         ;
; SLD_IP_VERSION                                  ; 6                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                            ; Signed Integer ;
; sld_data_bits                                   ; 35                                           ; Untyped        ;
; sld_trigger_bits                                ; 35                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                           ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                        ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                        ; Signed Integer ;
; sld_incremental_routing                         ; 1                                            ; Untyped        ;
; sld_sample_depth                                ; 4096                                         ; Untyped        ;
; sld_segment_size                                ; 4096                                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                         ; Untyped        ;
; sld_state_bits                                  ; 11                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_camera_auto_signaltap_0_1_9c56, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                            ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                            ; Untyped        ;
; sld_ram_pipeline                                ; 0                                            ; Untyped        ;
; sld_counter_pipeline                            ; 0                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                         ; String         ;
; sld_inversion_mask_length                       ; 26                                           ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000                   ; Untyped        ;
; sld_power_up_trigger                            ; 0                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                          ; Untyped        ;
; sld_storage_qualifier_bits                      ; 233                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                            ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                            ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                            ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 2                                      ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component   ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
; Entity Instance               ; pll1:pll1_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                     ;
; Entity Instance            ; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                            ;
;     -- LPM_WIDTH           ; 18                                                                                                    ;
;     -- LPM_NUMWORDS        ; 2048                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                    ;
; Entity Instance            ; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component    ;
;     -- FIFO Type           ; Dual Clock                                                                                            ;
;     -- LPM_WIDTH           ; 16                                                                                                    ;
;     -- LPM_NUMWORDS        ; 2048                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                    ;
+----------------------------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                          ;
+----------------------------+--------------------------------------------------------------------------+
; Name                       ; Value                                                                    ;
+----------------------------+--------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                        ;
; Entity Instance            ; vga_control:u_vga_control|vga_fifo:vga_fifo_inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                             ;
;     -- lpm_width           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                       ;
;     -- USE_EAB             ; ON                                                                       ;
+----------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_dirve:u_vga_dirve"                                                                                                    ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; rgb_r ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (1 bits) it drives; bit(s) "rgb_r[4..1]" have no fanouts ;
; rgb_r ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; rgb_g ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (1 bits) it drives; bit(s) "rgb_g[5..1]" have no fanouts ;
; rgb_g ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; rgb_b ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (1 bits) it drives; bit(s) "rgb_b[4..1]" have no fanouts ;
; rgb_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|sdram_interface_sdram_interface_input_efifo_module:the_sdram_interface_sdram_interface_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:u_sdram_controller|sdram_interface:u0" ;
+-----------------------+-------+----------+-----------------------------------------+
; Port                  ; Type  ; Severity ; Details                                 ;
+-----------------------+-------+----------+-----------------------------------------+
; avs_port_byteenable_n ; Input ; Info     ; Stuck at GND                            ;
; avs_port_chipselect   ; Input ; Info     ; Stuck at VCC                            ;
+-----------------------+-------+----------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst"           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q[17..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdempty   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "cmos_top:u_cmos_top|i2c_intf:u_i2c" ;
+-----------+--------+----------+--------------------------------+
; Port      ; Type   ; Severity ; Details                        ;
+-----------+--------+----------+--------------------------------+
; dout      ; Output ; Info     ; Explicitly unconnected         ;
; slave_ack ; Output ; Info     ; Explicitly unconnected         ;
+-----------+--------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll1:pll1_inst"                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c4   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 35                  ; 35               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 110                         ;
; cycloneiii_ff         ; 792                         ;
;     CLR               ; 418                         ;
;     CLR SCLR          ; 21                          ;
;     ENA               ; 123                         ;
;     ENA CLR           ; 198                         ;
;     ENA CLR SCLR      ; 22                          ;
;     ENA CLR SLD       ; 9                           ;
;     plain             ; 1                           ;
; cycloneiii_io_ibuf    ; 1                           ;
; cycloneiii_io_obuf    ; 17                          ;
; cycloneiii_lcell_comb ; 1558                        ;
;     arith             ; 220                         ;
;         2 data inputs ; 193                         ;
;         3 data inputs ; 27                          ;
;     normal            ; 1338                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 36                          ;
;         2 data inputs ; 129                         ;
;         3 data inputs ; 276                         ;
;         4 data inputs ; 895                         ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 4.93                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 457                                                    ;
; cycloneiii_ff         ; 802                                                    ;
;     CLR               ; 89                                                     ;
;     ENA               ; 138                                                    ;
;     ENA CLR           ; 234                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 13                                                     ;
;     SLD               ; 11                                                     ;
;     plain             ; 281                                                    ;
; cycloneiii_lcell_comb ; 542                                                    ;
;     arith             ; 88                                                     ;
;         2 data inputs ; 87                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 454                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 36                                                     ;
;         3 data inputs ; 157                                                    ;
;         4 data inputs ; 250                                                    ;
; cycloneiii_ram_block  ; 35                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 8.00                                                   ;
; Average LUT depth     ; 3.12                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 33                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 129                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 121                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 22                                       ;
;         3 data inputs ; 36                                       ;
;         4 data inputs ; 56                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.85                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:06     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:02     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                      ;
+--------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------+---------+
; Name                                                                     ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                             ; Details ;
+--------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------+---------+
; capture:u_capture|clk                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:u_iobuf|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component|wire_ibufa_o[0] ; N/A     ;
; capture:u_capture|cnt_h[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|cnt_h[0]                                                    ; N/A     ;
; capture:u_capture|cnt_h[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|cnt_h[0]                                                    ; N/A     ;
; capture:u_capture|cnt_h[10]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|cnt_h[10]                                                   ; N/A     ;
; capture:u_capture|cnt_h[10]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|cnt_h[10]                                                   ; N/A     ;
; capture:u_capture|cnt_h[11]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|cnt_h[11]                                                   ; N/A     ;
; capture:u_capture|cnt_h[11]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|cnt_h[11]                                                   ; N/A     ;
; capture:u_capture|cnt_h[1]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|cnt_h[1]                                                    ; N/A     ;
; capture:u_capture|cnt_h[1]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|cnt_h[1]                                                    ; N/A     ;
; capture:u_capture|cnt_h[2]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|cnt_h[2]                                                    ; N/A     ;
; capture:u_capture|cnt_h[2]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|cnt_h[2]                                                    ; N/A     ;
; capture:u_capture|cnt_h[3]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|cnt_h[3]                                                    ; N/A     ;
; capture:u_capture|cnt_h[3]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|cnt_h[3]                                                    ; N/A     ;
; capture:u_capture|cnt_h[4]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|cnt_h[4]                                                    ; N/A     ;
; capture:u_capture|cnt_h[4]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|cnt_h[4]                                                    ; N/A     ;
; capture:u_capture|cnt_h[5]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|cnt_h[5]                                                    ; N/A     ;
; capture:u_capture|cnt_h[5]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|cnt_h[5]                                                    ; N/A     ;
; capture:u_capture|cnt_h[6]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|cnt_h[6]                                                    ; N/A     ;
; capture:u_capture|cnt_h[6]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|cnt_h[6]                                                    ; N/A     ;
; capture:u_capture|cnt_h[7]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|cnt_h[7]                                                    ; N/A     ;
; capture:u_capture|cnt_h[7]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|cnt_h[7]                                                    ; N/A     ;
; capture:u_capture|cnt_h[8]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|cnt_h[8]                                                    ; N/A     ;
; capture:u_capture|cnt_h[8]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|cnt_h[8]                                                    ; N/A     ;
; capture:u_capture|cnt_h[9]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|cnt_h[9]                                                    ; N/A     ;
; capture:u_capture|cnt_h[9]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|cnt_h[9]                                                    ; N/A     ;
; capture:u_capture|eop                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data_eop                                                    ; N/A     ;
; capture:u_capture|eop                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data_eop                                                    ; N/A     ;
; capture:u_capture|href                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_href                                                                     ; N/A     ;
; capture:u_capture|href                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_href                                                                     ; N/A     ;
; capture:u_capture|pixel[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[0]                                                     ; N/A     ;
; capture:u_capture|pixel[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[0]                                                     ; N/A     ;
; capture:u_capture|pixel[10]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[10]                                                    ; N/A     ;
; capture:u_capture|pixel[10]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[10]                                                    ; N/A     ;
; capture:u_capture|pixel[11]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[11]                                                    ; N/A     ;
; capture:u_capture|pixel[11]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[11]                                                    ; N/A     ;
; capture:u_capture|pixel[12]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[12]                                                    ; N/A     ;
; capture:u_capture|pixel[12]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[12]                                                    ; N/A     ;
; capture:u_capture|pixel[13]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[13]                                                    ; N/A     ;
; capture:u_capture|pixel[13]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[13]                                                    ; N/A     ;
; capture:u_capture|pixel[14]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[14]                                                    ; N/A     ;
; capture:u_capture|pixel[14]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[14]                                                    ; N/A     ;
; capture:u_capture|pixel[15]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[15]                                                    ; N/A     ;
; capture:u_capture|pixel[15]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[15]                                                    ; N/A     ;
; capture:u_capture|pixel[1]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[1]                                                     ; N/A     ;
; capture:u_capture|pixel[1]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[1]                                                     ; N/A     ;
; capture:u_capture|pixel[2]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[2]                                                     ; N/A     ;
; capture:u_capture|pixel[2]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[2]                                                     ; N/A     ;
; capture:u_capture|pixel[3]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[3]                                                     ; N/A     ;
; capture:u_capture|pixel[3]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[3]                                                     ; N/A     ;
; capture:u_capture|pixel[4]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[4]                                                     ; N/A     ;
; capture:u_capture|pixel[4]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[4]                                                     ; N/A     ;
; capture:u_capture|pixel[5]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[5]                                                     ; N/A     ;
; capture:u_capture|pixel[5]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[5]                                                     ; N/A     ;
; capture:u_capture|pixel[6]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[6]                                                     ; N/A     ;
; capture:u_capture|pixel[6]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[6]                                                     ; N/A     ;
; capture:u_capture|pixel[7]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[7]                                                     ; N/A     ;
; capture:u_capture|pixel[7]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[7]                                                     ; N/A     ;
; capture:u_capture|pixel[8]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[8]                                                     ; N/A     ;
; capture:u_capture|pixel[8]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[8]                                                     ; N/A     ;
; capture:u_capture|pixel[9]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[9]                                                     ; N/A     ;
; capture:u_capture|pixel[9]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|data[9]                                                     ; N/A     ;
; capture:u_capture|sop                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|sop                                                         ; N/A     ;
; capture:u_capture|sop                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|sop                                                         ; N/A     ;
; capture:u_capture|vld                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|cnt_h[0]                                                    ; N/A     ;
; capture:u_capture|vld                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture:u_capture|cnt_h[0]                                                    ; N/A     ;
; capture:u_capture|vsync                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_vsync                                                                    ; N/A     ;
; capture:u_capture|vsync                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_vsync                                                                    ; N/A     ;
; cmos_href                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_href                                                                     ; N/A     ;
; cmos_href                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_href                                                                     ; N/A     ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wr_data_flag ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wr_data_flag      ; N/A     ;
; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wr_data_flag ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wr_data_flag      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                           ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                           ; N/A     ;
+--------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sat Jul 16 14:46:47 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off camera -c camera_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/ov5640/src/cmos_top.v
    Info (12023): Found entity 1: cmos_top File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/cmos_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/ov5640/src/vga_interface.v
    Info (12023): Found entity 1: vga_interface File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/vga_interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/ov5640/src/cmos_config.v
    Info (12023): Found entity 1: cmos_config File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/cmos_config.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/ov5640/src/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/sdram_ctrl.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/ov5640/sim/sdram_slave_model/sdram_slave_model/sdr.v
    Info (12023): Found entity 1: sdr File: G:/FPGAProject/EP4CE6F17C8/ov5640/sim/sdram_slave_model/sdram_slave_model/sdr.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/ov5640/src/vga_drive.v
    Info (12023): Found entity 1: vga_dirve File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/vga_drive.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/ov5640/src/vga_control.v
    Info (12023): Found entity 1: vga_control File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/vga_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/ov5640/src/sdram_controler.v
    Info (12023): Found entity 1: sdram_controller File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/sdram_controler.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/ov5640/src/rw_control.v
    Info (12023): Found entity 1: rw_control File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/rw_control.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/ov5640/src/capture.v
    Info (12023): Found entity 1: capture File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/capture.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/ov5640/ip/sdram/sdram_interface/synthesis/sdram_interface.v
    Info (12023): Found entity 1: sdram_interface File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/SDRAM/sdram_interface/synthesis/sdram_interface.v Line: 6
Info (12021): Found 2 design units, including 2 entities, in source file /fpgaproject/ep4ce6f17c8/ov5640/ip/sdram/sdram_interface/synthesis/submodules/sdram_interface_sdram_interface.v
    Info (12023): Found entity 1: sdram_interface_sdram_interface_input_efifo_module File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/SDRAM/sdram_interface/synthesis/submodules/sdram_interface_sdram_interface.v Line: 21
    Info (12023): Found entity 2: sdram_interface_sdram_interface File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/SDRAM/sdram_interface/synthesis/submodules/sdram_interface_sdram_interface.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/ov5640/src/i2c_master.v
    Info (12023): Found entity 1: i2c_master File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/i2c_master.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/ov5640/src/i2c_intf.v
    Info (12023): Found entity 1: i2c_intf File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/i2c_intf.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/ov5640/src/camera_top.v
    Info (12023): Found entity 1: camera_top File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/camera_top.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file /fpgaproject/ep4ce6f17c8/ov5640/src/param.v
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/ov5640/src/camera_config_drive.v
    Info (12023): Found entity 1: camera_config_drive File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/camera_config_drive.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/ov5640/sim/tb.v
    Info (12023): Found entity 1: tb File: G:/FPGAProject/EP4CE6F17C8/ov5640/sim/tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/ov5640/ip/pll/pll.v
    Info (12023): Found entity 1: pll File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/PLL/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/ov5640/ip/fifo/wfifo.v
    Info (12023): Found entity 1: wfifo File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/FIFO/wfifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/ov5640/ip/fifo/rfifo.v
    Info (12023): Found entity 1: rfifo File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/FIFO/rfifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/ov5640/ip/pll/pll1.v
    Info (12023): Found entity 1: pll1 File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/PLL/pll1.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file /fpgaproject/ep4ce6f17c8/ov5640/ip/iobuf/iobuf.v
    Info (12023): Found entity 1: iobuf_iobuf_in_d8i File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/IOBUF/iobuf.v Line: 46
    Info (12023): Found entity 2: iobuf File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/IOBUF/iobuf.v Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/ov5640/ip/fifo/vga_fifo.v
    Info (12023): Found entity 1: vga_fifo File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/FIFO/vga_fifo.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at camera_top.v(156): created implicit net for "rgb_r" File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/camera_top.v Line: 156
Warning (10236): Verilog HDL Implicit Net warning at camera_top.v(157): created implicit net for "rgb_g" File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/camera_top.v Line: 157
Warning (10236): Verilog HDL Implicit Net warning at camera_top.v(158): created implicit net for "rgb_b" File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/camera_top.v Line: 158
Warning (10236): Verilog HDL Implicit Net warning at camera_config_drive.v(42): created implicit net for "req" File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/camera_config_drive.v Line: 42
Warning (10236): Verilog HDL Implicit Net warning at tb.v(30): created implicit net for "cmos_pwdn" File: G:/FPGAProject/EP4CE6F17C8/ov5640/sim/tb.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at tb.v(31): created implicit net for "cmos_reset" File: G:/FPGAProject/EP4CE6F17C8/ov5640/sim/tb.v Line: 31
Warning (10236): Verilog HDL Implicit Net warning at tb.v(32): created implicit net for "cmos_sioc" File: G:/FPGAProject/EP4CE6F17C8/ov5640/sim/tb.v Line: 32
Warning (10236): Verilog HDL Implicit Net warning at tb.v(33): created implicit net for "cmos_siod" File: G:/FPGAProject/EP4CE6F17C8/ov5640/sim/tb.v Line: 33
Warning (10236): Verilog HDL Implicit Net warning at tb.v(34): created implicit net for "cmos_xclk" File: G:/FPGAProject/EP4CE6F17C8/ov5640/sim/tb.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at tb.v(49): created implicit net for "h_sync" File: G:/FPGAProject/EP4CE6F17C8/ov5640/sim/tb.v Line: 49
Warning (10236): Verilog HDL Implicit Net warning at tb.v(50): created implicit net for "v_sync" File: G:/FPGAProject/EP4CE6F17C8/ov5640/sim/tb.v Line: 50
Warning (10037): Verilog HDL or VHDL warning at sdram_interface_sdram_interface.v(318): conditional expression evaluates to a constant File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/SDRAM/sdram_interface/synthesis/submodules/sdram_interface_sdram_interface.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at sdram_interface_sdram_interface.v(328): conditional expression evaluates to a constant File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/SDRAM/sdram_interface/synthesis/submodules/sdram_interface_sdram_interface.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at sdram_interface_sdram_interface.v(338): conditional expression evaluates to a constant File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/SDRAM/sdram_interface/synthesis/submodules/sdram_interface_sdram_interface.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at sdram_interface_sdram_interface.v(682): conditional expression evaluates to a constant File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/SDRAM/sdram_interface/synthesis/submodules/sdram_interface_sdram_interface.v Line: 682
Info (12127): Elaborating entity "camera_top" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/camera_top.v Line: 64
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/PLL/pll.v Line: 115
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/PLL/pll.v Line: 115
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/PLL/pll.v Line: 115
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "12"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "3"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "1"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "2"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "5"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "8"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "pll1" for hierarchy "pll1:pll1_inst" File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/camera_top.v Line: 72
Info (12128): Elaborating entity "altpll" for hierarchy "pll1:pll1_inst|altpll:altpll_component" File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/PLL/pll1.v Line: 107
Info (12130): Elaborated megafunction instantiation "pll1:pll1_inst|altpll:altpll_component" File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/PLL/pll1.v Line: 107
Info (12133): Instantiated megafunction "pll1:pll1_inst|altpll:altpll_component" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/PLL/pll1.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "-1250"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "3"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "4"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll1_altpll.v
    Info (12023): Found entity 1: pll1_altpll File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/pll1_altpll.v Line: 29
Info (12128): Elaborating entity "pll1_altpll" for hierarchy "pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "iobuf" for hierarchy "iobuf:u_iobuf" File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/camera_top.v Line: 77
Info (12128): Elaborating entity "iobuf_iobuf_in_d8i" for hierarchy "iobuf:u_iobuf|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component" File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/IOBUF/iobuf.v Line: 93
Info (12128): Elaborating entity "cmos_top" for hierarchy "cmos_top:u_cmos_top" File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/camera_top.v Line: 90
Info (12128): Elaborating entity "cmos_config" for hierarchy "cmos_top:u_cmos_top|cmos_config:u_cfg" File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/cmos_top.v Line: 38
Warning (10230): Verilog HDL assignment warning at cmos_config.v(97): truncated value with size 32 to match size of target (20) File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/cmos_config.v Line: 97
Warning (10230): Verilog HDL assignment warning at cmos_config.v(112): truncated value with size 32 to match size of target (2) File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/cmos_config.v Line: 112
Info (12128): Elaborating entity "i2c_intf" for hierarchy "cmos_top:u_cmos_top|i2c_intf:u_i2c" File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/cmos_top.v Line: 54
Warning (10230): Verilog HDL assignment warning at i2c_intf.v(156): truncated value with size 32 to match size of target (9) File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/i2c_intf.v Line: 156
Warning (10230): Verilog HDL assignment warning at i2c_intf.v(170): truncated value with size 32 to match size of target (4) File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/i2c_intf.v Line: 170
Info (12128): Elaborating entity "capture" for hierarchy "capture:u_capture" File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/camera_top.v Line: 112
Warning (10036): Verilog HDL or VHDL warning at capture.v(173): object "data_vld" assigned a value but never read File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/capture.v Line: 173
Warning (10036): Verilog HDL or VHDL warning at capture.v(174): object "data_sop" assigned a value but never read File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/capture.v Line: 174
Warning (10230): Verilog HDL assignment warning at capture.v(187): truncated value with size 32 to match size of target (12) File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/capture.v Line: 187
Warning (10230): Verilog HDL assignment warning at capture.v(201): truncated value with size 32 to match size of target (10) File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/capture.v Line: 201
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_controller:u_sdram_controller" File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/camera_top.v Line: 136
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl" File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/sdram_controler.v Line: 59
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(135): truncated value with size 32 to match size of target (9) File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/sdram_ctrl.v Line: 135
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(220): truncated value with size 32 to match size of target (22) File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/sdram_ctrl.v Line: 220
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(234): truncated value with size 32 to match size of target (22) File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/sdram_ctrl.v Line: 234
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(342): truncated value with size 32 to match size of target (24) File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/sdram_ctrl.v Line: 342
Info (12128): Elaborating entity "wfifo" for hierarchy "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst" File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/sdram_ctrl.v Line: 313
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component" File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/FIFO/wfifo.v Line: 92
Info (12130): Elaborated megafunction instantiation "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component" File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/FIFO/wfifo.v Line: 92
Info (12133): Instantiated megafunction "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/FIFO/wfifo.v Line: 92
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "18"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_42l1.tdf
    Info (12023): Found entity 1: dcfifo_42l1 File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/dcfifo_42l1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_42l1" for hierarchy "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf
    Info (12023): Found entity 1: a_gray2bin_8ib File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/a_gray2bin_8ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_8ib" for hierarchy "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin" File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/dcfifo_42l1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf
    Info (12023): Found entity 1: a_graycounter_777 File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/a_graycounter_777.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_777" for hierarchy "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p" File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/dcfifo_42l1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf
    Info (12023): Found entity 1: a_graycounter_3lc File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/a_graycounter_3lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_3lc" for hierarchy "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p" File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/dcfifo_42l1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5r41.tdf
    Info (12023): Found entity 1: altsyncram_5r41 File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/altsyncram_5r41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5r41" for hierarchy "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram" File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/dcfifo_42l1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp" File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/dcfifo_42l1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_cpl File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/alt_synch_pipe_cpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_cpl" for hierarchy "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp" File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/dcfifo_42l1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf
    Info (12023): Found entity 1: dffpipe_ve9 File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/dffpipe_ve9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_ve9" for hierarchy "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_ve9:dffpipe5" File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/alt_synch_pipe_cpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_dpl File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/alt_synch_pipe_dpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_dpl" for hierarchy "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp" File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/dcfifo_42l1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf
    Info (12023): Found entity 1: dffpipe_0f9 File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/dffpipe_0f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_0f9" for hierarchy "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe8" File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/alt_synch_pipe_dpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_p76.tdf
    Info (12023): Found entity 1: cmpr_p76 File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/cmpr_p76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_p76" for hierarchy "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|cmpr_p76:rdempty_eq_comp" File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/dcfifo_42l1.tdf Line: 72
Info (12128): Elaborating entity "rfifo" for hierarchy "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo" File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/sdram_ctrl.v Line: 330
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component" File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/FIFO/rfifo.v Line: 92
Info (12130): Elaborated megafunction instantiation "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component" File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/FIFO/rfifo.v Line: 92
Info (12133): Instantiated megafunction "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/FIFO/rfifo.v Line: 92
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_j2l1.tdf
    Info (12023): Found entity 1: dcfifo_j2l1 File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/dcfifo_j2l1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_j2l1" for hierarchy "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1r41.tdf
    Info (12023): Found entity 1: altsyncram_1r41 File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/altsyncram_1r41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1r41" for hierarchy "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram" File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/dcfifo_j2l1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/alt_synch_pipe_apl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/dcfifo_j2l1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/dffpipe_se9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe6" File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/alt_synch_pipe_apl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/alt_synch_pipe_bpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/dcfifo_j2l1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9 File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/dffpipe_te9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|rfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe9" File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/alt_synch_pipe_bpl.tdf Line: 34
Info (12128): Elaborating entity "sdram_interface" for hierarchy "sdram_controller:u_sdram_controller|sdram_interface:u0" File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/sdram_controler.v Line: 106
Info (12128): Elaborating entity "sdram_interface_sdram_interface" for hierarchy "sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface" File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/SDRAM/sdram_interface/synthesis/sdram_interface.v Line: 50
Info (12128): Elaborating entity "sdram_interface_sdram_interface_input_efifo_module" for hierarchy "sdram_controller:u_sdram_controller|sdram_interface:u0|sdram_interface_sdram_interface:sdram_interface|sdram_interface_sdram_interface_input_efifo_module:the_sdram_interface_sdram_interface_input_efifo_module" File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/SDRAM/sdram_interface/synthesis/submodules/sdram_interface_sdram_interface.v Line: 298
Info (12128): Elaborating entity "vga_control" for hierarchy "vga_control:u_vga_control" File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/camera_top.v Line: 147
Warning (10230): Verilog HDL assignment warning at vga_control.v(91): truncated value with size 32 to match size of target (16) File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/vga_control.v Line: 91
Info (12128): Elaborating entity "vga_fifo" for hierarchy "vga_control:u_vga_control|vga_fifo:vga_fifo_inst" File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/vga_control.v Line: 87
Info (12128): Elaborating entity "scfifo" for hierarchy "vga_control:u_vga_control|vga_fifo:vga_fifo_inst|scfifo:scfifo_component" File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/FIFO/vga_fifo.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga_control:u_vga_control|vga_fifo:vga_fifo_inst|scfifo:scfifo_component" File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/FIFO/vga_fifo.v Line: 82
Info (12133): Instantiated megafunction "vga_control:u_vga_control|vga_fifo:vga_fifo_inst|scfifo:scfifo_component" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/ov5640/ip/FIFO/vga_fifo.v Line: 82
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_t241.tdf
    Info (12023): Found entity 1: scfifo_t241 File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/scfifo_t241.tdf Line: 24
Info (12128): Elaborating entity "scfifo_t241" for hierarchy "vga_control:u_vga_control|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_t241:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_4941.tdf
    Info (12023): Found entity 1: a_dpfifo_4941 File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/a_dpfifo_4941.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_4941" for hierarchy "vga_control:u_vga_control|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_t241:auto_generated|a_dpfifo_4941:dpfifo" File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/scfifo_t241.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_btb1.tdf
    Info (12023): Found entity 1: altsyncram_btb1 File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/altsyncram_btb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_btb1" for hierarchy "vga_control:u_vga_control|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_t241:auto_generated|a_dpfifo_4941:dpfifo|altsyncram_btb1:FIFOram" File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/a_dpfifo_4941.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info (12023): Found entity 1: cmpr_ks8 File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/cmpr_ks8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "vga_control:u_vga_control|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_t241:auto_generated|a_dpfifo_4941:dpfifo|cmpr_ks8:almost_full_comparer" File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/a_dpfifo_4941.tdf Line: 55
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "vga_control:u_vga_control|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_t241:auto_generated|a_dpfifo_4941:dpfifo|cmpr_ks8:three_comparison" File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/a_dpfifo_4941.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "vga_control:u_vga_control|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_t241:auto_generated|a_dpfifo_4941:dpfifo|cntr_1ob:rd_ptr_msb" File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/a_dpfifo_4941.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_eo7.tdf
    Info (12023): Found entity 1: cntr_eo7 File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/cntr_eo7.tdf Line: 25
Info (12128): Elaborating entity "cntr_eo7" for hierarchy "vga_control:u_vga_control|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_t241:auto_generated|a_dpfifo_4941:dpfifo|cntr_eo7:usedw_counter" File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/a_dpfifo_4941.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2ob.tdf
    Info (12023): Found entity 1: cntr_2ob File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/cntr_2ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_2ob" for hierarchy "vga_control:u_vga_control|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_t241:auto_generated|a_dpfifo_4941:dpfifo|cntr_2ob:wr_ptr" File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/a_dpfifo_4941.tdf Line: 59
Info (12128): Elaborating entity "vga_dirve" for hierarchy "vga_dirve:u_vga_dirve" File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/camera_top.v Line: 159
Warning (10230): Verilog HDL assignment warning at vga_drive.v(70): truncated value with size 32 to match size of target (12) File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/vga_drive.v Line: 70
Warning (10230): Verilog HDL assignment warning at vga_drive.v(106): truncated value with size 32 to match size of target (12) File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/vga_drive.v Line: 106
Warning (10230): Verilog HDL assignment warning at vga_drive.v(139): truncated value with size 32 to match size of target (12) File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/vga_drive.v Line: 139
Warning (10230): Verilog HDL assignment warning at vga_drive.v(151): truncated value with size 32 to match size of target (12) File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/vga_drive.v Line: 151
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_vio.tdf
    Info (12023): Found entity 1: sld_ela_trigger_vio File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/sld_ela_trigger_vio.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_camera_auto_signaltap_0_1_9c56.v
    Info (12023): Found entity 1: sld_reserved_camera_auto_signaltap_0_1_9c56 File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/sld_reserved_camera_auto_signaltap_0_1_9c56.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eb24.tdf
    Info (12023): Found entity 1: altsyncram_eb24 File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/altsyncram_eb24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/mux_tsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info (12023): Found entity 1: cntr_jgi File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/cntr_jgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/cntr_m9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/cntr_ggi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.07.16.14:47:16 Progress: Loading sld5f1bc61b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11172): Picked up JAVA_TOOL_OPTIONS: -Dfile.encoding=UTF-8
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5f1bc61b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/ip/sld5f1bc61b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5f1bc61b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/ip/sld5f1bc61b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5f1bc61b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/ip/sld5f1bc61b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5f1bc61b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/ip/sld5f1bc61b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5f1bc61b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/ip/sld5f1bc61b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/ip/sld5f1bc61b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5f1bc61b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/ip/sld5f1bc61b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|q_b[16]" File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/altsyncram_5r41.tdf Line: 520
        Warning (14320): Synthesized away node "sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|wfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|q_b[17]" File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/altsyncram_5r41.tdf Line: 550
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/i2c_intf.v Line: 209
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cmos_pwdn" is stuck at GND File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/camera_top.v Line: 5
    Warning (13410): Pin "cmos_reset" is stuck at VCC File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/camera_top.v Line: 6
    Warning (13410): Pin "sdram_cke" is stuck at VCC File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/camera_top.v Line: 17
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/camera_top.v Line: 25
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND File: G:/FPGAProject/EP4CE6F17C8/ov5640/src/camera_top.v Line: 25
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 15 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file G:/FPGAProject/EP4CE6F17C8/ov5640/prj/output_files/camera_top.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 103 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/pll_altpll.v Line: 46
Warning (15899): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/pll_altpll.v Line: 46
Warning (15899): PLL "pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: G:/FPGAProject/EP4CE6F17C8/ov5640/prj/db/pll1_altpll.v Line: 46
Info (21057): Implemented 3337 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 47 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 3172 logic cells
    Info (21064): Implemented 83 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 4879 megabytes
    Info: Processing ended: Sat Jul 16 14:47:44 2022
    Info: Elapsed time: 00:00:57
    Info: Total CPU time (on all processors): 00:01:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in G:/FPGAProject/EP4CE6F17C8/ov5640/prj/output_files/camera_top.map.smsg.


