Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Nov 17 14:11:56 2024
| Host         : Gilo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stopwatch_Top_timing_summary_routed.rpt -pb stopwatch_Top_timing_summary_routed.pb -rpx stopwatch_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: S1/cout1_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: S1/cout2_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: T1/TenMS_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.548        0.000                      0                   41        0.254        0.000                      0                   41        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.548        0.000                      0                   41        0.254        0.000                      0                   41        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 T1/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 1.922ns (43.125%)  route 2.535ns (56.875%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.718     5.321    T1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  T1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 f  T1/count_reg[5]/Q
                         net (fo=2, routed)           0.841     6.618    T1/count_reg[5]
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     6.742 r  T1/TenMS_i_5/O
                         net (fo=1, routed)           0.633     7.375    T1/TenMS_i_5_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.499 r  T1/TenMS_i_3/O
                         net (fo=21, routed)          1.060     8.560    T1/TenMS_i_3_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.684 r  T1/count[4]_i_5/O
                         net (fo=1, routed)           0.000     8.684    T1/count[4]_i_5_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.216 r  T1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.216    T1/count_reg[4]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  T1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    T1/count_reg[8]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  T1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.444    T1/count_reg[12]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.778 r  T1/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.778    T1/count_reg[16]_i_1_n_6
    SLICE_X0Y87          FDCE                                         r  T1/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.601    15.024    T1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  T1/count_reg[17]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDCE (Setup_fdce_C_D)        0.062    15.325    T1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.778    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 T1/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 1.901ns (42.856%)  route 2.535ns (57.144%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.718     5.321    T1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  T1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 f  T1/count_reg[5]/Q
                         net (fo=2, routed)           0.841     6.618    T1/count_reg[5]
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     6.742 r  T1/TenMS_i_5/O
                         net (fo=1, routed)           0.633     7.375    T1/TenMS_i_5_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.499 r  T1/TenMS_i_3/O
                         net (fo=21, routed)          1.060     8.560    T1/TenMS_i_3_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.684 r  T1/count[4]_i_5/O
                         net (fo=1, routed)           0.000     8.684    T1/count[4]_i_5_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.216 r  T1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.216    T1/count_reg[4]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  T1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    T1/count_reg[8]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  T1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.444    T1/count_reg[12]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.757 r  T1/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.757    T1/count_reg[16]_i_1_n_4
    SLICE_X0Y87          FDCE                                         r  T1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.601    15.024    T1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  T1/count_reg[19]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDCE (Setup_fdce_C_D)        0.062    15.325    T1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 T1/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 1.827ns (41.886%)  route 2.535ns (58.114%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.718     5.321    T1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  T1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 f  T1/count_reg[5]/Q
                         net (fo=2, routed)           0.841     6.618    T1/count_reg[5]
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     6.742 r  T1/TenMS_i_5/O
                         net (fo=1, routed)           0.633     7.375    T1/TenMS_i_5_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.499 r  T1/TenMS_i_3/O
                         net (fo=21, routed)          1.060     8.560    T1/TenMS_i_3_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.684 r  T1/count[4]_i_5/O
                         net (fo=1, routed)           0.000     8.684    T1/count[4]_i_5_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.216 r  T1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.216    T1/count_reg[4]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  T1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    T1/count_reg[8]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  T1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.444    T1/count_reg[12]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.683 r  T1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.683    T1/count_reg[16]_i_1_n_5
    SLICE_X0Y87          FDCE                                         r  T1/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.601    15.024    T1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  T1/count_reg[18]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDCE (Setup_fdce_C_D)        0.062    15.325    T1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 T1/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 1.811ns (41.672%)  route 2.535ns (58.328%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.718     5.321    T1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  T1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 f  T1/count_reg[5]/Q
                         net (fo=2, routed)           0.841     6.618    T1/count_reg[5]
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     6.742 r  T1/TenMS_i_5/O
                         net (fo=1, routed)           0.633     7.375    T1/TenMS_i_5_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.499 r  T1/TenMS_i_3/O
                         net (fo=21, routed)          1.060     8.560    T1/TenMS_i_3_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.684 r  T1/count[4]_i_5/O
                         net (fo=1, routed)           0.000     8.684    T1/count[4]_i_5_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.216 r  T1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.216    T1/count_reg[4]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  T1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    T1/count_reg[8]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  T1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.444    T1/count_reg[12]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.667 r  T1/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.667    T1/count_reg[16]_i_1_n_7
    SLICE_X0Y87          FDCE                                         r  T1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.601    15.024    T1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  T1/count_reg[16]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDCE (Setup_fdce_C_D)        0.062    15.325    T1/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 T1/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.808ns (41.632%)  route 2.535ns (58.368%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.718     5.321    T1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  T1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 f  T1/count_reg[5]/Q
                         net (fo=2, routed)           0.841     6.618    T1/count_reg[5]
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     6.742 r  T1/TenMS_i_5/O
                         net (fo=1, routed)           0.633     7.375    T1/TenMS_i_5_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.499 r  T1/TenMS_i_3/O
                         net (fo=21, routed)          1.060     8.560    T1/TenMS_i_3_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.684 r  T1/count[4]_i_5/O
                         net (fo=1, routed)           0.000     8.684    T1/count[4]_i_5_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.216 r  T1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.216    T1/count_reg[4]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  T1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    T1/count_reg[8]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.664 r  T1/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.664    T1/count_reg[12]_i_1_n_6
    SLICE_X0Y86          FDCE                                         r  T1/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.600    15.023    T1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  T1/count_reg[13]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDCE (Setup_fdce_C_D)        0.062    15.324    T1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.682ns  (required time - arrival time)
  Source:                 T1/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.787ns (41.348%)  route 2.535ns (58.652%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.718     5.321    T1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  T1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 f  T1/count_reg[5]/Q
                         net (fo=2, routed)           0.841     6.618    T1/count_reg[5]
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     6.742 r  T1/TenMS_i_5/O
                         net (fo=1, routed)           0.633     7.375    T1/TenMS_i_5_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.499 r  T1/TenMS_i_3/O
                         net (fo=21, routed)          1.060     8.560    T1/TenMS_i_3_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.684 r  T1/count[4]_i_5/O
                         net (fo=1, routed)           0.000     8.684    T1/count[4]_i_5_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.216 r  T1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.216    T1/count_reg[4]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  T1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    T1/count_reg[8]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.643 r  T1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.643    T1/count_reg[12]_i_1_n_4
    SLICE_X0Y86          FDCE                                         r  T1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.600    15.023    T1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  T1/count_reg[15]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDCE (Setup_fdce_C_D)        0.062    15.324    T1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  5.682    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 T1/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 1.713ns (40.326%)  route 2.535ns (59.674%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.718     5.321    T1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  T1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 f  T1/count_reg[5]/Q
                         net (fo=2, routed)           0.841     6.618    T1/count_reg[5]
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     6.742 r  T1/TenMS_i_5/O
                         net (fo=1, routed)           0.633     7.375    T1/TenMS_i_5_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.499 r  T1/TenMS_i_3/O
                         net (fo=21, routed)          1.060     8.560    T1/TenMS_i_3_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.684 r  T1/count[4]_i_5/O
                         net (fo=1, routed)           0.000     8.684    T1/count[4]_i_5_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.216 r  T1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.216    T1/count_reg[4]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  T1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    T1/count_reg[8]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.569 r  T1/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.569    T1/count_reg[12]_i_1_n_5
    SLICE_X0Y86          FDCE                                         r  T1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.600    15.023    T1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  T1/count_reg[14]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDCE (Setup_fdce_C_D)        0.062    15.324    T1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 T1/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.697ns (40.101%)  route 2.535ns (59.899%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.718     5.321    T1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  T1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 f  T1/count_reg[5]/Q
                         net (fo=2, routed)           0.841     6.618    T1/count_reg[5]
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     6.742 r  T1/TenMS_i_5/O
                         net (fo=1, routed)           0.633     7.375    T1/TenMS_i_5_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.499 r  T1/TenMS_i_3/O
                         net (fo=21, routed)          1.060     8.560    T1/TenMS_i_3_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.684 r  T1/count[4]_i_5/O
                         net (fo=1, routed)           0.000     8.684    T1/count[4]_i_5_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.216 r  T1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.216    T1/count_reg[4]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  T1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    T1/count_reg[8]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.553 r  T1/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.553    T1/count_reg[12]_i_1_n_7
    SLICE_X0Y86          FDCE                                         r  T1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.600    15.023    T1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  T1/count_reg[12]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDCE (Setup_fdce_C_D)        0.062    15.324    T1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 T1/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.694ns (40.058%)  route 2.535ns (59.942%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.718     5.321    T1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  T1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 f  T1/count_reg[5]/Q
                         net (fo=2, routed)           0.841     6.618    T1/count_reg[5]
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     6.742 r  T1/TenMS_i_5/O
                         net (fo=1, routed)           0.633     7.375    T1/TenMS_i_5_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.499 r  T1/TenMS_i_3/O
                         net (fo=21, routed)          1.060     8.560    T1/TenMS_i_3_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.684 r  T1/count[4]_i_5/O
                         net (fo=1, routed)           0.000     8.684    T1/count[4]_i_5_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.216 r  T1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.216    T1/count_reg[4]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.550 r  T1/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.550    T1/count_reg[8]_i_1_n_6
    SLICE_X0Y85          FDCE                                         r  T1/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.600    15.023    T1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  T1/count_reg[9]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDCE (Setup_fdce_C_D)        0.062    15.324    T1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 T1/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.673ns (39.759%)  route 2.535ns (60.241%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.718     5.321    T1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  T1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 f  T1/count_reg[5]/Q
                         net (fo=2, routed)           0.841     6.618    T1/count_reg[5]
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     6.742 r  T1/TenMS_i_5/O
                         net (fo=1, routed)           0.633     7.375    T1/TenMS_i_5_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.499 r  T1/TenMS_i_3/O
                         net (fo=21, routed)          1.060     8.560    T1/TenMS_i_3_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.684 r  T1/count[4]_i_5/O
                         net (fo=1, routed)           0.000     8.684    T1/count[4]_i_5_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.216 r  T1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.216    T1/count_reg[4]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.529 r  T1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.529    T1/count_reg[8]_i_1_n_4
    SLICE_X0Y85          FDCE                                         r  T1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.600    15.023    T1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  T1/count_reg[11]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDCE (Setup_fdce_C_D)        0.062    15.324    T1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  5.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 X7/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            X7/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.599     1.518    X7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  X7/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  X7/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.797    X7/clkdiv_reg_n_0_[10]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.907 r  X7/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    X7/clkdiv_reg[8]_i_1_n_5
    SLICE_X2Y83          FDCE                                         r  X7/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.870     2.035    X7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  X7/clkdiv_reg[10]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDCE (Hold_fdce_C_D)         0.134     1.652    X7/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 X7/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            X7/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.600     1.519    X7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  X7/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  X7/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.114     1.798    X7/clkdiv_reg_n_0_[14]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.908 r  X7/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    X7/clkdiv_reg[12]_i_1_n_5
    SLICE_X2Y84          FDCE                                         r  X7/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.871     2.036    X7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  X7/clkdiv_reg[14]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDCE (Hold_fdce_C_D)         0.134     1.653    X7/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 X7/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            X7/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.598     1.517    X7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDCE                                         r  X7/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.164     1.681 r  X7/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.114     1.796    X7/clkdiv_reg_n_0_[6]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  X7/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    X7/clkdiv_reg[4]_i_1_n_5
    SLICE_X2Y82          FDCE                                         r  X7/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.869     2.034    X7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDCE                                         r  X7/clkdiv_reg[6]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y82          FDCE (Hold_fdce_C_D)         0.134     1.651    X7/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 X7/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            X7/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.597     1.516    X7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  X7/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.164     1.680 r  X7/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.114     1.795    X7/clkdiv_reg_n_0_[2]
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.905 r  X7/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    X7/clkdiv_reg[0]_i_1_n_5
    SLICE_X2Y81          FDCE                                         r  X7/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.868     2.033    X7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  X7/clkdiv_reg[2]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X2Y81          FDCE (Hold_fdce_C_D)         0.134     1.650    X7/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 T1/TenMS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/TenMS_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.599     1.518    T1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  T1/TenMS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  T1/TenMS_reg/Q
                         net (fo=10, routed)          0.180     1.840    T1/CLK
    SLICE_X1Y83          LUT6 (Prop_lut6_I0_O)        0.045     1.885 r  T1/TenMS_i_1/O
                         net (fo=1, routed)           0.000     1.885    T1/TenMS_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  T1/TenMS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.870     2.035    T1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  T1/TenMS_reg/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.091     1.609    T1/TenMS_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 T1/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.601     1.520    T1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  T1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  T1/count_reg[18]/Q
                         net (fo=2, routed)           0.133     1.794    T1/count_reg[18]
    SLICE_X0Y87          LUT5 (Prop_lut5_I0_O)        0.045     1.839 r  T1/count[16]_i_3/O
                         net (fo=1, routed)           0.000     1.839    T1/count[16]_i_3_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.905 r  T1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    T1/count_reg[16]_i_1_n_5
    SLICE_X0Y87          FDCE                                         r  T1/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.873     2.038    T1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  T1/count_reg[18]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDCE (Hold_fdce_C_D)         0.105     1.625    T1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 X7/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            X7/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.599     1.518    X7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  X7/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  X7/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.797    X7/clkdiv_reg_n_0_[10]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.943 r  X7/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    X7/clkdiv_reg[8]_i_1_n_4
    SLICE_X2Y83          FDCE                                         r  X7/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.870     2.035    X7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  X7/clkdiv_reg[11]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDCE (Hold_fdce_C_D)         0.134     1.652    X7/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 X7/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            X7/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.600     1.519    X7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  X7/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  X7/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.114     1.798    X7/clkdiv_reg_n_0_[14]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.944 r  X7/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.944    X7/clkdiv_reg[12]_i_1_n_4
    SLICE_X2Y84          FDCE                                         r  X7/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.871     2.036    X7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  X7/clkdiv_reg[15]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDCE (Hold_fdce_C_D)         0.134     1.653    X7/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 X7/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            X7/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.598     1.517    X7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDCE                                         r  X7/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.164     1.681 r  X7/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.114     1.796    X7/clkdiv_reg_n_0_[6]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.942 r  X7/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    X7/clkdiv_reg[4]_i_1_n_4
    SLICE_X2Y82          FDCE                                         r  X7/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.869     2.034    X7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDCE                                         r  X7/clkdiv_reg[7]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y82          FDCE (Hold_fdce_C_D)         0.134     1.651    X7/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 X7/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            X7/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.597     1.516    X7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  X7/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.164     1.680 r  X7/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.114     1.795    X7/clkdiv_reg_n_0_[2]
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.941 r  X7/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.941    X7/clkdiv_reg[0]_i_1_n_4
    SLICE_X2Y81          FDCE                                         r  X7/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.868     2.033    X7/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  X7/clkdiv_reg[3]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X2Y81          FDCE (Hold_fdce_C_D)         0.134     1.650    X7/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y83     T1/TenMS_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     T1/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     T1/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     T1/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     T1/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     T1/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     T1/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     T1/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     T1/count_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     T1/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     T1/count_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     T1/count_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     T1/count_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     X7/clkdiv_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     X7/clkdiv_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     X7/clkdiv_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     X7/clkdiv_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     X7/clkdiv_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     X7/clkdiv_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     T1/TenMS_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     T1/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     T1/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     T1/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     T1/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     T1/count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     T1/count_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     T1/count_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     T1/count_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     X7/clkdiv_reg[10]/C



