{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540544500956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540544500957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 14:31:40 2018 " "Processing started: Fri Oct 26 14:31:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540544500957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540544500957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off outputlogic -c outputlogic " "Command: quartus_map --read_settings_files=on --write_settings_files=off outputlogic -c outputlogic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540544500957 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1540544501548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statereg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file statereg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 statereg-description " "Found design unit 1: statereg-description" {  } { { "statereg.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/statereg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540544513417 ""} { "Info" "ISGN_ENTITY_NAME" "1 statereg " "Found entity 1: statereg" {  } { { "statereg.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/statereg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540544513417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540544513417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outputlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputlogic-arch " "Found design unit 1: outputlogic-arch" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540544513418 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputlogic " "Found entity 1: outputlogic" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540544513418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540544513418 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "outputlogic " "Elaborating entity \"outputlogic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540544513584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statereg statereg:state " "Elaborating entity \"statereg\" for hierarchy \"statereg:state\"" {  } { { "outputlogic.vhd" "state" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540544513724 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "currentstate\[0\] " "Inserted always-enabled tri-state buffer between \"currentstate\[0\]\" and its non-tri-state driver." {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1540544514255 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "currentstate\[1\] " "Inserted always-enabled tri-state buffer between \"currentstate\[1\]\" and its non-tri-state driver." {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1540544514255 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "currentstate\[2\] " "Inserted always-enabled tri-state buffer between \"currentstate\[2\]\" and its non-tri-state driver." {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1540544514255 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "currentstate\[3\] " "Inserted always-enabled tri-state buffer between \"currentstate\[3\]\" and its non-tri-state driver." {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1540544514255 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "currentstate\[4\] " "Inserted always-enabled tri-state buffer between \"currentstate\[4\]\" and its non-tri-state driver." {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1540544514255 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "nextstate\[0\] " "Inserted always-enabled tri-state buffer between \"nextstate\[0\]\" and its non-tri-state driver." {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1540544514255 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "nextstate\[1\] " "Inserted always-enabled tri-state buffer between \"nextstate\[1\]\" and its non-tri-state driver." {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1540544514255 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "nextstate\[2\] " "Inserted always-enabled tri-state buffer between \"nextstate\[2\]\" and its non-tri-state driver." {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1540544514255 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "nextstate\[3\] " "Inserted always-enabled tri-state buffer between \"nextstate\[3\]\" and its non-tri-state driver." {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1540544514255 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "nextstate\[4\] " "Inserted always-enabled tri-state buffer between \"nextstate\[4\]\" and its non-tri-state driver." {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1540544514255 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1540544514255 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "currentstate\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"currentstate\[0\]\" is moved to its source" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1540544514255 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "currentstate\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"currentstate\[1\]\" is moved to its source" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1540544514255 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "currentstate\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"currentstate\[2\]\" is moved to its source" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1540544514255 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "currentstate\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"currentstate\[3\]\" is moved to its source" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1540544514255 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "currentstate\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"currentstate\[4\]\" is moved to its source" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1540544514255 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "nextstate\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"nextstate\[0\]\" is moved to its source" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1540544514255 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "nextstate\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"nextstate\[1\]\" is moved to its source" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1540544514255 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "nextstate\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"nextstate\[2\]\" is moved to its source" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1540544514255 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "nextstate\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"nextstate\[3\]\" is moved to its source" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1540544514255 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "nextstate\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"nextstate\[4\]\" is moved to its source" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1540544514255 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1540544514255 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "currentstate\[0\]~synth " "Node \"currentstate\[0\]~synth\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544514321 ""} { "Warning" "WMLS_MLS_NODE_NAME" "currentstate\[1\]~synth " "Node \"currentstate\[1\]~synth\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544514321 ""} { "Warning" "WMLS_MLS_NODE_NAME" "currentstate\[2\]~synth " "Node \"currentstate\[2\]~synth\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544514321 ""} { "Warning" "WMLS_MLS_NODE_NAME" "currentstate\[3\]~synth " "Node \"currentstate\[3\]~synth\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544514321 ""} { "Warning" "WMLS_MLS_NODE_NAME" "currentstate\[4\]~synth " "Node \"currentstate\[4\]~synth\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544514321 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nextstate\[0\]~synth " "Node \"nextstate\[0\]~synth\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544514321 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nextstate\[1\]~synth " "Node \"nextstate\[1\]~synth\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544514321 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nextstate\[2\]~synth " "Node \"nextstate\[2\]~synth\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544514321 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nextstate\[3\]~synth " "Node \"nextstate\[3\]~synth\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544514321 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nextstate\[4\]~synth " "Node \"nextstate\[4\]~synth\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544514321 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540544514321 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "control_signal\[6\] GND " "Pin \"control_signal\[6\]\" is stuck at GND" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540544514321 "|outputlogic|control_signal[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control_signal\[26\] GND " "Pin \"control_signal\[26\]\" is stuck at GND" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540544514321 "|outputlogic|control_signal[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control_signal\[30\] GND " "Pin \"control_signal\[30\]\" is stuck at GND" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540544514321 "|outputlogic|control_signal[30]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1540544514321 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "statereg.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/statereg.vhd" 20 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1540544514352 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[2\] " "No output dependent on input pin \"ir\[2\]\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544514857 "|outputlogic|ir[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[3\] " "No output dependent on input pin \"ir\[3\]\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544514857 "|outputlogic|ir[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[4\] " "No output dependent on input pin \"ir\[4\]\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544514857 "|outputlogic|ir[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[5\] " "No output dependent on input pin \"ir\[5\]\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544514857 "|outputlogic|ir[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[6\] " "No output dependent on input pin \"ir\[6\]\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544514857 "|outputlogic|ir[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[7\] " "No output dependent on input pin \"ir\[7\]\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544514857 "|outputlogic|ir[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[8\] " "No output dependent on input pin \"ir\[8\]\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544514857 "|outputlogic|ir[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[9\] " "No output dependent on input pin \"ir\[9\]\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544514857 "|outputlogic|ir[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[10\] " "No output dependent on input pin \"ir\[10\]\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544514857 "|outputlogic|ir[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[11\] " "No output dependent on input pin \"ir\[11\]\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544514857 "|outputlogic|ir[11]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1540544514857 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "183 " "Implemented 183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540544514867 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540544514867 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1540544514867 ""} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Implemented 111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540544514867 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540544514867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1220 " "Peak virtual memory: 1220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540544515645 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 14:31:55 2018 " "Processing ended: Fri Oct 26 14:31:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540544515645 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540544515645 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540544515645 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540544515645 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1540544518466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540544518467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 14:31:56 2018 " "Processing started: Fri Oct 26 14:31:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540544518467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1540544518467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off outputlogic -c outputlogic " "Command: quartus_fit --read_settings_files=off --write_settings_files=off outputlogic -c outputlogic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1540544518467 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1540544518628 ""}
{ "Info" "0" "" "Project  = outputlogic" {  } {  } 0 0 "Project  = outputlogic" 0 0 "Fitter" 0 0 1540544518636 ""}
{ "Info" "0" "" "Revision = outputlogic" {  } {  } 0 0 "Revision = outputlogic" 0 0 "Fitter" 0 0 1540544518636 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1540544518693 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "outputlogic 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"outputlogic\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1540544518707 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540544518898 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540544518898 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1540544519102 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1540544519177 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540544519717 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540544519717 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540544519717 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540544519717 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540544519717 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1540544519717 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 72 " "No exact pin location assignment(s) for 72 pins of 72 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1540544519796 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "outputlogic.sdc " "Synopsys Design Constraints File file not found: 'outputlogic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1540544520010 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1540544520013 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1540544520073 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1540544520073 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540544520074 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540544520074 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540544520074 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1540544520074 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540544520119 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540544520121 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1540544520147 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 11 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1540544520163 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset Global clock in PIN 20 " "Automatically promoted some destinations of signal \"reset\" to use Global clock in PIN 20" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "nextstate\[4\] " "Destination \"nextstate\[4\]\" may be non-global or may not use global clock" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1540544520163 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "statereg:state\|q\[4\] " "Destination \"statereg:state\|q\[4\]\" may be non-global or may not use global clock" {  } { { "statereg.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/statereg.vhd" 20 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1540544520163 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control_variable~61 " "Destination \"control_variable~61\" may be non-global or may not use global clock" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 33 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1540544520163 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control_variable~63 " "Destination \"control_variable~63\" may be non-global or may not use global clock" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 33 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1540544520163 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control_variable~68 " "Destination \"control_variable~68\" may be non-global or may not use global clock" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 33 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1540544520163 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control_variable~70 " "Destination \"control_variable~70\" may be non-global or may not use global clock" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 33 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1540544520163 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control_variable~76 " "Destination \"control_variable~76\" may be non-global or may not use global clock" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 33 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1540544520163 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control_variable~93 " "Destination \"control_variable~93\" may be non-global or may not use global clock" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 33 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1540544520163 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control_variable~107 " "Destination \"control_variable~107\" may be non-global or may not use global clock" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 33 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1540544520163 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control_variable~117 " "Destination \"control_variable~117\" may be non-global or may not use global clock" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 33 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1540544520163 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Design Software" 0 -1 1540544520163 ""}  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 10 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1540544520163 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1540544520164 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1540544520167 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1540544520175 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1540544520225 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1540544520227 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1540544520227 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1540544520227 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "70 unused 3.3V 23 37 10 " "Number of I/O pins in group: 70 (unused VREF, 3.3V VCCIO, 23 input, 37 output, 10 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1540544520244 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1540544520244 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1540544520244 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 23 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540544520246 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540544520246 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 29 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540544520246 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540544520246 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1540544520246 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1540544520246 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540544520333 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1540544520461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1540544520939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540544521103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1540544521110 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1540544521530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540544521531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1540544521541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 12 { 0 ""} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1540544521664 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1540544521664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1540544521785 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1540544521785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540544521786 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1540544521829 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540544521836 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "10 " "Following 10 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "currentstate\[0\] a permanently enabled " "Pin currentstate\[0\] has a permanently enabled output enable" {  } { { "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { currentstate[0] } } } { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/" { { 0 { 0 ""} 0 35 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1540544521872 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "currentstate\[1\] a permanently enabled " "Pin currentstate\[1\] has a permanently enabled output enable" {  } { { "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { currentstate[1] } } } { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/" { { 0 { 0 ""} 0 34 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1540544521872 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "currentstate\[2\] a permanently enabled " "Pin currentstate\[2\] has a permanently enabled output enable" {  } { { "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { currentstate[2] } } } { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/" { { 0 { 0 ""} 0 33 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1540544521872 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "currentstate\[3\] a permanently enabled " "Pin currentstate\[3\] has a permanently enabled output enable" {  } { { "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { currentstate[3] } } } { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/" { { 0 { 0 ""} 0 32 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1540544521872 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "currentstate\[4\] a permanently enabled " "Pin currentstate\[4\] has a permanently enabled output enable" {  } { { "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { currentstate[4] } } } { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/" { { 0 { 0 ""} 0 31 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1540544521872 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nextstate\[0\] a permanently enabled " "Pin nextstate\[0\] has a permanently enabled output enable" {  } { { "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { nextstate[0] } } } { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/" { { 0 { 0 ""} 0 37 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1540544521872 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nextstate\[1\] a permanently enabled " "Pin nextstate\[1\] has a permanently enabled output enable" {  } { { "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { nextstate[1] } } } { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/" { { 0 { 0 ""} 0 39 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1540544521872 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nextstate\[2\] a permanently enabled " "Pin nextstate\[2\] has a permanently enabled output enable" {  } { { "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { nextstate[2] } } } { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/" { { 0 { 0 ""} 0 41 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1540544521872 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nextstate\[3\] a permanently enabled " "Pin nextstate\[3\] has a permanently enabled output enable" {  } { { "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { nextstate[3] } } } { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/" { { 0 { 0 ""} 0 43 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1540544521872 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nextstate\[4\] a permanently enabled " "Pin nextstate\[4\] has a permanently enabled output enable" {  } { { "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { nextstate[4] } } } { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/" { { 0 { 0 ""} 0 36 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1540544521872 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1540544521872 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1540544521873 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/output_files/outputlogic.fit.smsg " "Generated suppressed messages file /home/pranil/Desktop/EE309 Microcontrollers/outputlogic/output_files/outputlogic.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1540544521969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1266 " "Peak virtual memory: 1266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540544521987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 14:32:01 2018 " "Processing ended: Fri Oct 26 14:32:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540544521987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540544521987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540544521987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1540544521987 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1540544524622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540544524622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 14:32:04 2018 " "Processing started: Fri Oct 26 14:32:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540544524622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1540544524622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off outputlogic -c outputlogic " "Command: quartus_asm --read_settings_files=off --write_settings_files=off outputlogic -c outputlogic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1540544524623 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1540544524891 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1540544524922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1039 " "Peak virtual memory: 1039 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540544525185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 14:32:05 2018 " "Processing ended: Fri Oct 26 14:32:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540544525185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540544525185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540544525185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1540544525185 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1540544525402 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1540544526204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540544526204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 14:32:05 2018 " "Processing started: Fri Oct 26 14:32:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540544526204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540544526204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta outputlogic -c outputlogic " "Command: quartus_sta outputlogic -c outputlogic" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540544526205 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1540544526282 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540544526349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540544526412 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540544526412 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540544526481 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540544526621 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "outputlogic.sdc " "Synopsys Design Constraints File file not found: 'outputlogic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540544526643 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540544526644 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1540544526645 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540544526645 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1540544526646 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1540544526651 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540544526651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.117 " "Worst-case setup slack is -6.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540544526651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540544526651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.117             -23.007 clk  " "   -6.117             -23.007 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540544526651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540544526651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 2.725 " "Worst-case hold slack is 2.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540544526652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540544526652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.725               0.000 clk  " "    2.725               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540544526652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540544526652 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540544526653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540544526653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540544526653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540544526653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540544526653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540544526653 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540544526657 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540544526662 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540544526663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1006 " "Peak virtual memory: 1006 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540544526674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 14:32:06 2018 " "Processing ended: Fri Oct 26 14:32:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540544526674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540544526674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540544526674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540544526674 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540544527917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540544527918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 14:32:07 2018 " "Processing started: Fri Oct 26 14:32:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540544527918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1540544527918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off outputlogic -c outputlogic " "Command: quartus_eda --read_settings_files=off --write_settings_files=off outputlogic -c outputlogic" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1540544527918 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "outputlogic.vo outputlogic_v.sdo /home/pranil/Desktop/EE309 Microcontrollers/outputlogic/simulation/modelsim/ simulation " "Generated files \"outputlogic.vo\" and \"outputlogic_v.sdo\" in directory \"/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1540544528334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1285 " "Peak virtual memory: 1285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540544528345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 14:32:08 2018 " "Processing ended: Fri Oct 26 14:32:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540544528345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540544528345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540544528345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1540544528345 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus Prime Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1540544528445 ""}
