<!DOCTYPE html>

<html lang="en">
<head>
    <meta charset="utf-8">
    <meta content="IE=edge" http-equiv="X-UA-Compatible">
    <meta content="width=device-width, initial-scale=1" name="viewport">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <meta content="" name="description">
    <meta content="" name="author">
    <link href="../../favicon.ico" rel="icon">

    <title>ClearCareer</title><!-- Bootstrap core CSS -->
    <link crossorigin="anonymous" href=
    "https://maxcdn.bootstrapcdn.com/bootstrap/3.3.6/css/bootstrap.min.css"
    integrity=
    "sha384-1q8mTJOASx8j1Au+a5WDVnPi2lkFfwwEAa8hDDdjZlpLegxhjVME1fgjWPGmkzs7"
    rel="stylesheet"><!-- FontAwesome Icon Font -->
    <link href=
    "https://maxcdn.bootstrapcdn.com/font-awesome/4.4.0/css/font-awesome.min.css"
    rel="stylesheet"><!-- LinearIcons Icon Font -->
    <link href="https://cdn.linearicons.com/free/1.0.0/icon-font.min.css" rel=
    "stylesheet"><!-- Main Stylesheet -->
    <link href="css/style.css" rel="stylesheet"><!-- Timeline CSS -->
    <link href="css/timeline.css" rel="stylesheet">
</head>

<body>
    <!-- INTRO SECTION -->


    <section class="section-image">
        <div class="img-overlay"></div>
        <div class="intro">
            <div class="row">
                <div class="col-md-12">
                    <h5>Hi there</h5>


                    <h1>I'm Sean (Zhangxiao) Huang</h1>


                    <p class="intro-desc">
                      <span>IC Design & Verification & Architect</span>
                      <span class="colour-splash">•</span>
                      <span>Cornell M.Eng Student</span>
                    </p>
                    <p>
                      Emails:<br>
                      <a href="mailto:zhangxiao.huang1111@gmail.com">zhangxiao.huang1111@gmail.com</a><br>
                      <a href="mailto:seanhuang1111@gmail.com">seanhuang1111@gmail.com</a><br>
                      <a href="mailto:zh476@cornell.edu">zh476@cornell.edu</a><br>
                    </p>
                </div>
                <!-- /col-md-12 -->
            </div>


            <div class="row">
                <div class="col-md-8 col-md-offset-2">
                    <div class="social">
                        <a href="https://github.com/zhangxiaohuang1111" target="_blank"><i class="fa fa-github fa-3x"></i></a>
                        <a href="https://www.instagram.com/seanhuang1111/?next=%2F" target="_blank"><i class="fa fa-instagram fa-3x"></i></a>
                        <a href="https://ca.linkedin.com/in/seanhuang1111" target="_blank"><i class="fa fa-linkedin fa-3x"></i></a>
                        <a href="https://open.spotify.com/user/314lze6jv7l6kby3jtvnppx75it4" target="_blank"><i class="fa fa-spotify fa-3x"></i></a>
                    </div><!-- /social -->
                </div><!-- /col-md-8 -->
            </div><!-- /row -->
            


            <div class="bottom">
                <a href="#about">
                <div class="mouse-icon">
                    <div class="scroll">
                    </div>
                </div></a>
            </div>
        </div><!-- /intro -->
    </section>
    
    
    <!-- ABOUT SECTION -->
    <section class="section-primary" id="about">
        <div class="container">
            <div class="row">
                <div class="col-md-6 col-md-offset-3 text-center">
                    <img class="profilepic" src="images/profilephoto.jpg">

                    <h2>About Me</h2>

                    <hr>


                    <p class="lead">
                      I am a Master of Engineering student at Cornell University, focusing on IC/Chip Design and Verification. Currently interning at Marvell, I am passionate about digital design, verification, and computer architecture, and actively seeking full-time opportunities in the IC industry.
                    </p>
                    <h3>Education</h3>
                    <ul style="text-align:left;">
                      <li><img src="images/Cornell_icon.PNG" alt="Cornell" style="height:32px;vertical-align:middle;margin-right:8px;"> <b>Cornell University, Ithaca, NY</b><br>
                        <!-- 学位 Degree -->
                        <span class="education-black">Degree: M.Eng. in Electrical and Computer Engineering <br>Aug 2024 – Dec  2025</span><br>
                        <!-- 核心课程 Core Courses -->
                        <span class="education-black">Core Courses:</span>
                        <ul class="education-black" style="margin-bottom:0;">
                          <li>Computer Architecture</li>
                          <li>Complex Digital ASIC Design</li>
                          <li>Introduction to Digital (VLSI) Design</li>
                        </ul>
                      </li>
                      <li><img src="images/DLUT_logo.png" alt="DLUT" style="height:32px;vertical-align:middle;margin-right:8px;"> <b>Dalian University of Technology, Dalian, China</b><br>
                        <!-- 学位 Degree -->
                        <span class="education-black">Degree: B.Eng. in Electronic Engineering (English Intensive) <br>Sep 2020 – Jun 2024</span><br>
                        <!-- 核心课程 Core Courses -->
                        <span class="education-black">Core Courses:</span>
                        <ul class="education-black" style="margin-bottom:0;">
                          <li>Digital Circuits and Systems</li>
                          <li>Analog Electronic Circuit</li>
                          <li>Communication Electronic Circuit</li>
                          <li>Signal and Systems</li>
                        </ul>
                      </li>
                    </ul>
                </div><!-- /col-md-6 -->
            </div><!-- / row -->
        </div><!-- /container -->
    </section>
    <!-- SKILLS SECTION -->


    <section class="section-image" id="skills">
        <div class="img-overlay"></div>


        <div class="container">
            <div class="row">
                <div class="col-md-12 section-heading">
                    <h2>Skills</h2>


                    <p class="lead">Here are a few cool things about me</p>

                    <hr>
                </div>
            </div>


            <div class="row">
                <div class="col-md-4 text-center">
                    <span class="lnr lnr-user"></span>
                    <h2>Expertise</h2>
                    <p>RTL Design/Verification, UVM, STA, HLS, FPGA, ASIC, RISC-V/x86 ISA, Computer Architecture, SIMT</p>
                </div>


                <div class="col-md-4 text-center">
                    <span class="lnr lnr-star"></span>
                    <h2>Programming</h2>
                    <p>SystemVerilog, Python, C/C++, Tcl, Assembly, MATLAB, Bash/Linux Shell</p>
                </div>


                <div class="col-md-4 text-center">
                    <span class="lnr lnr-diamond"></span>
                    <h2>Tools</h2>
                    <p>VCS, Virtuoso, Innovus, Vivado, Vitis, Quartus, PrimeTime, Design Compiler, ModelSim, Makefile</p>
                </div>
            </div> <!-- / row -->
        </div><!-- /container -->
    </section>
    <!-- TIMELINE SECTION -->


    <section class="section-primary" id="timelinesection">
        <div class="container">
            <div class="row">
                <div class="col-md-12 section-heading">
                    <h2>Things I've done</h2>


                    <hr class="white">
                </div>
            </div>


            <div id="timeline">
              <!-- 2025 -->
              <div class="timeline-item">
                <div class="timeline-icon"><span class="timeline-date">2025</span></div>
                <div class="timeline-content left">
                  <div class="row" style="display:flex;align-items:center;">
                    <div class="col-md-9 col-xs-8">
                      <h2>Marvell Semiconductor Inc. 
                        <br>
                        <span style="font-size:0.9em; color:#fff;">(Design Verification Intern)</span></h2>
                      <p>
                        Focused on PCIe functional verification using UVM and SystemVerilog.<br>
                        Tech Stack: UVM, SystemVerilog, PCIe Protocol
                      </p>
                    </div>
                    <div class="col-md-3 col-xs-4 text-center">
                      <img src="images/Marvell_Logo.svg.png" alt="Marvell Logo" style="width:100px;max-width:100%;margin:0;">
                    </div>
                  </div>
                </div>
              </div>
              <!-- 2024 Batten -->
              <div class="timeline-item">
                <div class="timeline-icon"><span class="timeline-date">2024</span></div>
                <div class="timeline-content right">
                  <div class="row" style="display:flex;align-items:center;">
                    <div class="col-md-3 col-xs-4 text-center">
                      <img src="images/csl_batten_logo.png" alt="Batten Research Group Logo" style="width:100px;max-width:100%;margin:0;">
                    </div>
                    <div class="col-md-9 col-xs-8">
                      <h2>Batten Research Group @ Cornell
                        <br>
                        <span style="font-size:0.9em; color:#fff;">(Research Assistant)</span></h2>
                      <p>
                        Designed and optimized LLM hardware accelerator using Allo (Python-HLS ADL) on Alveo U250 FPGA.<br>
                        Achieved 50% reduction in kernel runtime by preloading model weights.<br>
                        Tech Stack: Allo, Python, PyTorch, FPGA
                      </p>
                    </div>
                  </div>
                </div>
              </div>
              <!-- 2024 Siemens -->
              <div class="timeline-item">
                <div class="timeline-icon"><span class="timeline-date">2024</span></div>
                <div class="timeline-content left">
                  <div class="row" style="display:flex;align-items:center;">
                    <div class="col-md-9 col-xs-8">
                      <h2>Siemens
                        <br>
                        <span style="font-size:0.9em; color:#fff;">(Field Application Engineer Intern)</span></h2>
                      <p>
                        Collaborated with customers to troubleshoot and repair driver systems for 470 kW motors.<br>
                        Developed and standardized testing protocols for efficient fault detection.<br>
                        Tech Stack: Sinamics S120, Siemens Starter Software, Oscilloscopes, Multimeters
                      </p>
                    </div>
                    <div class="col-md-3 col-xs-4 text-center">
                      <img src="images/Siemens-logo-1536x864.png" alt="Siemens Logo" style="width:100px;max-width:100%;margin:0;">
                    </div>
                  </div>
                </div>
              </div>
              <!-- 2023 CORSA -->
              <div class="timeline-item">
                <div class="timeline-icon"><span class="timeline-date">2023</span></div>
                <div class="timeline-content right">
                  <div class="row" style="display:flex;align-items:center;">
                    <div class="col-md-3 col-xs-4 text-center">
                      <img src="images/corsa lab.jpeg" alt="CORSA Lab Logo" style="width:100px;max-width:100%;margin:0;">
                    </div>
                    <div class="col-md-9 col-xs-8">
                      <h2>CORSA Lab @ UC Irvine
                        <br>
                        <span style="font-size:0.9em; color:#fff;">(Research Assistant)</span></h2>
                      <p>
                        Designed and optimized IP cores for matrix multiplication using HLS on Xilinx KV260 FPGA.<br>
                        Achieved 162× speedup through hardware-software co-design.<br>
                        Tech Stack: HLS, C++, Python, Vivado, Vitis HLS
                      </p>
                    </div>
                  </div>
                </div>
              </div>
            </div>
        </div> <!-- / container -->
    </section>
    <!-- PROJECTS SECTION -->
    <section class="section-primary" id="projects">
      <div class="container">
        <div class="row">
          <div class="col-md-12 section-heading">
            <h2>Projects</h2>
            <hr>
          </div>
        </div>
        <div class="row">
          <div class="col-md-12">
            <ul style="text-align:left; font-size: 1.1em;">
              <li><b>SIMT System for RISC-V</b><br>
                Engineered a 2-lane SIMT System from two 5-stage pipelined RISC-V cores, with optimized memory subsystem and bypass mechanism.<br>
                Validated design via simulation, synthesis, and timing analysis.<br>
                <i>Tech Stack: ASIC Design, SystemVerilog, Python, Tcl, RISC-V</i>
              </li>
              <li><b>HW/SW Co-Design: Accelerator & Processor</b><br>
                Designed and verified a sorting accelerator integrated with a pipelined processor, achieving 30% speedup.<br>
                Implemented dynamic HW/SW scheduling and validated across multiple configurations.<br>
                <i>Tech Stack: ASIC, SystemVerilog, Python, Design Vision, PrimeTime</i>
              </li>
              <li><b>5-Stage Pipelined RISC-V Processor</b><br>
                Designed a multi-core system with 5-stage pipelined RISC-V processors, implemented two-way set associative cache.<br>
                Achieved CPI of 1.4.<br>
                <i>Tech Stack: SystemVerilog, PyMTL, RISC-V, Linux</i>
              </li>
              <li><b>Time Series Forecasting (Thesis)</b><br>
                Developed a dual-path Transformer model for time-frequency feature extraction, reducing MAE by 15% and MSE by
                20%.<br>
                <i>Tech Stack: Python, PyTorch, Transformer, Fourier Transform</i>
              </li>
              <li><b>Taxi Fare Meter on Cyclone II FPGA</b><br>
                Designed and implemented a taxi fare meter system on Altera Cyclone II FPGA, including distance/time/fare modules.<br>
                Verified with testbenches and hardware deployment.<br>
                <i>Tech Stack: FPGA, Verilog, Quartus, ModelSim</i>
              </li>
              <li><b>FM Receiver Design and Testing</b><br>
                Designed and assembled an FM receiver circuit, optimized LC resonance and amplifier biasing, tested with oscilloscopes.<br>
                Achieved ≤200μV sensitivity and 3kHz frequency deviation.<br>
                <i>Tech Stack: Signal Processing, Resonant Circuits, RF System Engineering</i>
              </li>
              <li><b>Comprehensive Signal Processing System</b><br>
                Implemented FFT, IIR/FIR filters, noise reduction, and real-time audio processing GUI in MATLAB.<br>
                Simulated FM communication systems with modulation/demodulation.<br>
                <i>Tech Stack: MATLAB, Simulink, Signal Processing, GUI</i>
              </li>
              
              </li>
            </ul>
          </div>
        </div>
      </div>
    </section>
    <!-- MISC SECTION / Personal Interests -->
    <section class="section-primary" id="misc">
      <div class="container">
        <div class="row">
          <div class="col-md-12 section-heading">
            <h2>Misc</h2>
            <hr>
          </div>
        </div>
        <div class="row">
          <div class="col-md-12 text-center">
            <ul style="list-style:none; font-size:1.2em; padding:0;">
              <li><b>Zodiac:</b> Scorpio</li>
              <li><b>MBTI:</b> ENTP / ENTJ</li>
              <li><b>Hobbies:</b>
                <ul style="list-style:none; padding:0; margin:0;">
                  <li>Basketball</li>
                  <li>Fitness</li>
                  <li>Sports</li>
                  <li>Photography (Panasonic Lumix S5M2, 28-70mm f/2.8 & 85mm f/1.4)</li>
                  <li>Swimming</li>
                  <li>Running</li>
                  <li>Video Games (League of Legends, Overwatch)</li>
                </ul>
              </li>
            </ul>
          </div>
        </div>
      </div>
    </section>
    <!-- FOOTER SECTION -->

    <footer class="footer">
        <div class="container">
            <div class="row">
                <div class="col-md-4">
                    <p>Designed &amp; Built by: Sean (Zhangxiao) Huang<br>
                    <a href="mailto:zhangxiao.huang1111@gmail.com"><i class="fa fa-envelope"></i> zhangxiao.huang1111@gmail.com</a></p>
                </div>
                <div class="col-md-4 text-center">
                    <p>© 2025 Sean (Zhangxiao) Huang</p>
                </div>
                <div class="col-md-4">
                    <div class="social-footer">
                        <a href="https://github.com/zhangxiaohuang1111" target="_blank"><i class="fa fa-github"></i></a>
                        <a href="https://www.instagram.com/seanhuang1111/?next=%2F" target="_blank"><i class="fa fa-instagram"></i></a>
                        <a href="https://ca.linkedin.com/in/seanhuang1111" target="_blank"><i class="fa fa-linkedin"></i></a>
                        <a href="mailto:zhangxiao.huang1111@gmail.com" target="_blank"><i class="fa fa-envelope"></i></a>
                    </div>
                </div>
            </div>
        </div>
    </footer>
    <!-- Bootstrap core JavaScript
    ================================================== -->
    <!-- Placed at the end of the document so the pages load faster -->
    <script src=
    "https://ajax.googleapis.com/ajax/libs/jquery/1.11.3/jquery.min.js">
    </script> 
    <script>
    window.jQuery || document.write('<script src="../../assets/js/vendor/jquery.min.js"><\/script>')
    </script> 
    <script src="js/bootstrap.min.js">
    </script> 
    <script src="js/scripts.js">
    </script>
</body>
</html>