

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling7dd73ac28c5b68d46cbd80df75605162  /home/pars/Documents/sim_7/spmv_base
Extracting PTX file and ptxas options    1: spmv_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_7/spmv_base
self exe links to: /home/pars/Documents/sim_7/spmv_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_7/spmv_base
Running md5sum using "md5sum /home/pars/Documents/sim_7/spmv_base "
self exe links to: /home/pars/Documents/sim_7/spmv_base
Extracting specific PTX file named spmv_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x559117586df6, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/web-Google.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 916428 |E| 5105039
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (3580 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1f5c095c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1f5c0950..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1f5c0948..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1f5c0940..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1f5c0938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1f5c0930..

GPGPU-Sim PTX: cudaLaunch for 0x0x559117586df6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base.1.sm_75.ptx:130) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base.1.sm_75.ptx:85) not.b32 %r18, %r2;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base.1.sm_75.ptx:85) not.b32 %r18, %r2;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;

GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 5072864
gpu_sim_insn = 74113295
gpu_ipc =      14.6098
gpu_tot_sim_cycle = 5072864
gpu_tot_sim_insn = 74113295
gpu_tot_ipc =      14.6098
gpu_tot_issued_cta = 3580
gpu_occupancy = 24.9863% 
gpu_tot_occupancy = 24.9863% 
max_total_param_size = 0
gpu_stall_dramfull = 72652
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3799
partiton_level_parallism_total  =       1.3799
partiton_level_parallism_util =       2.3214
partiton_level_parallism_util_total  =       2.3214
L2_BW  =      60.2760 GB/Sec
L2_BW_total  =      60.2760 GB/Sec
gpu_total_sim_rate=3357

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 553738, Miss = 258266, Miss_rate = 0.466, Pending_hits = 11027, Reservation_fails = 79436
	L1D_cache_core[1]: Access = 418344, Miss = 192601, Miss_rate = 0.460, Pending_hits = 7501, Reservation_fails = 57004
	L1D_cache_core[2]: Access = 520005, Miss = 241590, Miss_rate = 0.465, Pending_hits = 9501, Reservation_fails = 73651
	L1D_cache_core[3]: Access = 570712, Miss = 266265, Miss_rate = 0.467, Pending_hits = 11264, Reservation_fails = 83059
	L1D_cache_core[4]: Access = 425374, Miss = 197208, Miss_rate = 0.464, Pending_hits = 7792, Reservation_fails = 60318
	L1D_cache_core[5]: Access = 453225, Miss = 210005, Miss_rate = 0.463, Pending_hits = 8121, Reservation_fails = 65409
	L1D_cache_core[6]: Access = 540456, Miss = 250975, Miss_rate = 0.464, Pending_hits = 9803, Reservation_fails = 73420
	L1D_cache_core[7]: Access = 505544, Miss = 233819, Miss_rate = 0.463, Pending_hits = 9375, Reservation_fails = 69548
	L1D_cache_core[8]: Access = 527402, Miss = 244572, Miss_rate = 0.464, Pending_hits = 9790, Reservation_fails = 75006
	L1D_cache_core[9]: Access = 456932, Miss = 210392, Miss_rate = 0.460, Pending_hits = 8451, Reservation_fails = 64138
	L1D_cache_core[10]: Access = 467936, Miss = 216016, Miss_rate = 0.462, Pending_hits = 8714, Reservation_fails = 65765
	L1D_cache_core[11]: Access = 422197, Miss = 195052, Miss_rate = 0.462, Pending_hits = 7684, Reservation_fails = 61435
	L1D_cache_core[12]: Access = 514212, Miss = 238121, Miss_rate = 0.463, Pending_hits = 9472, Reservation_fails = 71429
	L1D_cache_core[13]: Access = 476504, Miss = 220802, Miss_rate = 0.463, Pending_hits = 8800, Reservation_fails = 67157
	L1D_cache_core[14]: Access = 550493, Miss = 254144, Miss_rate = 0.462, Pending_hits = 10845, Reservation_fails = 76449
	L1D_cache_core[15]: Access = 409256, Miss = 188602, Miss_rate = 0.461, Pending_hits = 7245, Reservation_fails = 58605
	L1D_cache_core[16]: Access = 524079, Miss = 244907, Miss_rate = 0.467, Pending_hits = 10150, Reservation_fails = 75661
	L1D_cache_core[17]: Access = 454081, Miss = 214370, Miss_rate = 0.472, Pending_hits = 8558, Reservation_fails = 69023
	L1D_cache_core[18]: Access = 500124, Miss = 233090, Miss_rate = 0.466, Pending_hits = 9156, Reservation_fails = 71653
	L1D_cache_core[19]: Access = 503070, Miss = 235039, Miss_rate = 0.467, Pending_hits = 9395, Reservation_fails = 73985
	L1D_cache_core[20]: Access = 648787, Miss = 306798, Miss_rate = 0.473, Pending_hits = 13229, Reservation_fails = 97356
	L1D_cache_core[21]: Access = 506791, Miss = 237085, Miss_rate = 0.468, Pending_hits = 10048, Reservation_fails = 76865
	L1D_cache_core[22]: Access = 527154, Miss = 245096, Miss_rate = 0.465, Pending_hits = 9890, Reservation_fails = 75647
	L1D_cache_core[23]: Access = 517459, Miss = 241813, Miss_rate = 0.467, Pending_hits = 9853, Reservation_fails = 75482
	L1D_cache_core[24]: Access = 518775, Miss = 242149, Miss_rate = 0.467, Pending_hits = 10080, Reservation_fails = 75639
	L1D_cache_core[25]: Access = 540661, Miss = 251127, Miss_rate = 0.464, Pending_hits = 10522, Reservation_fails = 76980
	L1D_cache_core[26]: Access = 408553, Miss = 187180, Miss_rate = 0.458, Pending_hits = 7028, Reservation_fails = 56196
	L1D_cache_core[27]: Access = 491704, Miss = 230600, Miss_rate = 0.469, Pending_hits = 9615, Reservation_fails = 73160
	L1D_cache_core[28]: Access = 579139, Miss = 271118, Miss_rate = 0.468, Pending_hits = 11378, Reservation_fails = 84184
	L1D_cache_core[29]: Access = 515695, Miss = 241424, Miss_rate = 0.468, Pending_hits = 9688, Reservation_fails = 76565
	L1D_total_cache_accesses = 15048402
	L1D_total_cache_misses = 7000226
	L1D_total_cache_miss_rate = 0.4652
	L1D_total_cache_pending_hits = 283975
	L1D_total_cache_reservation_fails = 2160225
	L1D_cache_data_port_util = 0.065
	L1D_cache_fill_port_util = 0.058
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7764153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 283975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5551619
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2160158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1334101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 283975
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 67
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 85879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14933848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 114554

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1615769
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 544387
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 67
ctas_completed 3580, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
20745, 24851, 18889, 12473, 12116, 19097, 15849, 15148, 25998, 17334, 17989, 18018, 17977, 13192, 14840, 25964, 5221, 39697, 8029, 7797, 9247, 15047, 10784, 8348, 18789, 28371, 21353, 15611, 18743, 17368, 15466, 20696, 
gpgpu_n_tot_thrd_icount = 504171456
gpgpu_n_tot_w_icount = 15755358
gpgpu_n_stall_shd_mem = 3619265
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6885720
gpgpu_n_mem_write_global = 114554
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18064401
gpgpu_n_store_insn = 916428
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5498880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3241132
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 378133
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1189058	W0_Idle:96657009	W0_Scoreboard:362226039	W1:8792198	W2:1768365	W3:913521	W4:611210	W5:447517	W6:343559	W7:283122	W8:234239	W9:198190	W10:166907	W11:139445	W12:111938	W13:81434	W14:61320	W15:41855	W16:33215	W17:28445	W18:32226	W19:41561	W20:55548	W21:69445	W22:80298	W23:85780	W24:83204	W25:75277	W26:62113	W27:45736	W28:32312	W29:19531	W30:9590	W31:3641	W32:802616
single_issue_nums: WS0:3960424	WS1:3868204	WS2:4003450	WS3:3923280	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 55085760 {8:6885720,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4582160 {40:114554,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 275428800 {40:6885720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 916432 {8:114554,}
maxmflatency = 3875 
max_icnt2mem_latency = 1759 
maxmrqlatency = 3491 
max_icnt2sh_latency = 127 
averagemflatency = 335 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 3 
mrq_lat_table:3472575 	56973 	106893 	238474 	384139 	138672 	39443 	29851 	19380 	974 	107 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2356478 	4544738 	58279 	36659 	4120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6454445 	438669 	80444 	15655 	9982 	1079 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5877549 	571858 	327489 	188758 	33296 	1324 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	83 	4968 	11 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        41        64        49        54        64        64        64        64        64        64        38        38        41        28        64        64 
dram[1]:        51        56        35        60        64        64        64        64        64        64        27        39        31        30        64        64 
dram[2]:        42        57        64        64        64        64        64        64        64        64        41        27        29        38        64        64 
dram[3]:        41        64        35        60        64        64        64        64        64        64        30        31        35        35        64        64 
dram[4]:        44        64        45        49        64        64        64        64        64        64        31        27        31        26        64        64 
dram[5]:        46        56        56        58        64        64        64        64        64        64        31        26        28        29        64        64 
dram[6]:        51        62        62        40        64        64        64        64        64        64        31        28        24        31        64        64 
dram[7]:        46        64        40        58        64        64        64        64        64        64        27        35        32        24        64        64 
dram[8]:        43        64        43        51        64        64        64        64        64        64        32        32        25        36        64        64 
dram[9]:        56        64        56        58        64        64        64        64        64        64        31        30        26        29        64        64 
dram[10]:        56        64        62        39        64        64        64        64        64        64        35        28        32        32        64        64 
dram[11]:        50        40        41        58        64        64        64        64        64        64        33        28        37        32        64        64 
maximum service time to same row:
dram[0]:    125333    149686    195572    246379    170319    248224    207599    177493    150635    146666    220455    163655    219140    156684    232325    219085 
dram[1]:    120911    105554    174306    231876    113316    193457    165374    136511     89827    141603    192084    403818    239151    183520    214809    271227 
dram[2]:    389824    170149    381668    100446    197686    149542    392272    104587     65875    153499    177779    174246    220183    217880    169886    196712 
dram[3]:    370940    176602    122458    145244    139595    109754     80725    186156    207492    143686    396004    142391    246543    379935    236155    269192 
dram[4]:    147638    202758     92010    147103    196199    139651    289850    175404    212752    212815    190948    377074    170063    183693    214647    147615 
dram[5]:    154148    122671    146897    112950    222253    162571    166761    391593    139049    138000    210459    341659    134312    189585    161570    185383 
dram[6]:    270102     82074    178649    180970    149970    116661    210378     96095    139458    361482    155250    313135    155938    156151    153178    135995 
dram[7]:    194739    177210    136901    299531    160899    214230    176555    199069    355215    140166    210753    167748    161947    190022    267950    133113 
dram[8]:    337433    234230    120395    280000    176000    171245    137809    239608    187315    176091    114477    138931    118564    265175    194356    155746 
dram[9]:    311851    137264    152899    184335    165093    115961    230943    184712    213084    337177    116717    131702    157295    178987    173462    237308 
dram[10]:    116808    141153    138853     95203    109543    272650    335901    175840    124487    115277    224012    131319    149392    170731    170920    203774 
dram[11]:    201859    171201    109846    149006     88110    100190    162585    145084    195603     97448    183745    159777    208475    120491    224265    235409 
average row accesses per activate:
dram[0]:  1.293583  1.300338  1.285308  1.296784  1.289790  1.305087  1.292585  1.295408  1.258103  1.271943  1.270046  1.267552  1.279573  1.284777  1.307720  1.306806 
dram[1]:  1.303531  1.298370  1.290650  1.290252  1.299823  1.299246  1.300517  1.300853  1.266898  1.265684  1.267773  1.262807  1.288265  1.289996  1.300623  1.312746 
dram[2]:  1.301981  1.305582  1.305036  1.298079  1.303048  1.302118  1.294280  1.308539  1.268341  1.269858  1.273774  1.270741  1.278571  1.281684  1.314468  1.313720 
dram[3]:  1.289693  1.293447  1.294977  1.293915  1.300533  1.300928  1.298949  1.303693  1.269651  1.269680  1.269341  1.262824  1.292048  1.274430  1.312278  1.313846 
dram[4]:  1.297895  1.297727  1.287380  1.299877  1.282882  1.295552  1.294528  1.301200  1.256521  1.259179  1.263177  1.274256  1.266768  1.289874  1.293654  1.311209 
dram[5]:  1.287773  1.295951  1.304881  1.306274  1.293229  1.296070  1.300918  1.302148  1.261986  1.269840  1.266931  1.274742  1.287175  1.279611  1.315786  1.323655 
dram[6]:  1.295019  1.292756  1.291744  1.282809  1.287956  1.302954  1.292556  1.298653  1.267094  1.271017  1.272142  1.267540  1.284472  1.281332  1.311923  1.322817 
dram[7]:  1.287206  1.303080  1.296119  1.300318  1.299060  1.299943  1.299471  1.289245  1.275589  1.269455  1.274968  1.277197  1.278057  1.277630  1.305324  1.308274 
dram[8]:  1.285566  1.295540  1.286784  1.290234  1.287322  1.295447  1.283088  1.302412  1.252453  1.264350  1.260742  1.270432  1.278593  1.286801  1.303819  1.311139 
dram[9]:  1.293938  1.299833  1.294883  1.282621  1.300120  1.301243  1.296932  1.296188  1.264077  1.267865  1.265119  1.265378  1.286534  1.286942  1.309426  1.307937 
dram[10]:  1.292546  1.302320  1.287936  1.292669  1.300321  1.299410  1.296884  1.300789  1.264922  1.273689  1.263410  1.272358  1.285278  1.280508  1.313736  1.316282 
dram[11]:  1.303297  1.299382  1.299860  1.291794  1.294134  1.295443  1.287916  1.300952  1.266250  1.266602  1.271740  1.271640  1.281319  1.293933  1.304937  1.309044 
average row locality = 4487545/3482634 = 1.288549
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     23185     22909     22924     22513     22190     22434     22135     22593     24040     24028     24359     24193     23248     23338     21964     22420 
dram[1]:     22807     23337     23126     23334     22599     22420     22485     22284     24672     24509     24609     24876     23738     23396     22809     22221 
dram[2]:     23042     23066     22789     23160     22387     22299     22414     22444     24406     24763     24529     24578     23323     23930     22508     22658 
dram[3]:     23179     23308     23341     23138     22311     22418     22360     22273     24585     24404     24632     24918     23428     23665     22360     22292 
dram[4]:     22781     23082     22817     23047     22894     22545     22663     22519     24181     24376     24205     24402     24084     23329     22999     22242 
dram[5]:     23160     23082     23136     22670     22203     22545     21969     21917     24625     24209     24812     24354     23144     23542     22336     22133 
dram[6]:     22825     23185     22806     23070     22676     22130     22636     22411     23984     24651     23958     24626     23641     23202     22717     22442 
dram[7]:     23143     22812     23097     22787     22522     22748     22203     22548     24170     24194     24584     24171     23457     23421     22225     22498 
dram[8]:     23344     23311     23221     23345     22398     22674     22541     22053     24875     24306     24767     24665     23371     23534     22237     22545 
dram[9]:     23194     23161     23034     23309     22547     22362     22600     22538     24618     24677     24813     24727     23400     23217     22553     22500 
dram[10]:     23355     22908     23459     22742     22505     22303     22248     22106     24694     24172     24610     24312     23432     23323     22097     22201 
dram[11]:     22810     23175     23078     23106     22494     22227     22590     22529     24364     24614     24323     24742     23630     23376     22573     22333 
total dram reads = 4459014
bank skew: 24918/21917 = 1.14
chip skew: 373250/368473 = 1.01
number of total write accesses:
dram[0]:       636       636       584       588       576       576       576       576       568       576       576       576       596       596       640       636 
dram[1]:       624       628       588       584       576       576       576       576       576       576       572       576       596       596       640       640 
dram[2]:       632       636       588       588       576       572       576       576       576       576       576       572       596       596       640       640 
dram[3]:       632       636       584       584       576       576       572       576       576       576       572       576       592       596       640       636 
dram[4]:       632       636       584       592       576       576       576       576       576       576       576       576       592       592       640       640 
dram[5]:       636       628       588       592       576       576       576       576       576       576       576       576       600       600       640       640 
dram[6]:       636       628       588       580       576       576       576       576       576       576       576       572       600       596       636       628 
dram[7]:       632       640       580       592       576       576       576       576       576       576       576       572       600       600       640       640 
dram[8]:       640       636       586       580       572       576       576       576       576       576       576       576       600       588       640       640 
dram[9]:       636       632       588       580       576       572       572       576       576       576       576       576       600       600       636       640 
dram[10]:       636       640       580       584       576       572       576       576       576       576       576       576       596       600       636       640 
dram[11]:       632       632       576       580       572       576       572       576       572       572       576       576       600       596       636       636 
total dram writes = 114122
bank skew: 640/568 = 1.13
chip skew: 9532/9480 = 1.01
average mf latency per bank:
dram[0]:        516       506       508       503       526       516       505       514       508       514       514       514       524       512       509       524
dram[1]:        507       515       508       508       502       512       516       517       522       509       509       516       511       519       523       510
dram[2]:        511       510       511       514       518       518       505       519       511       524       517       512       528       518       523       519
dram[3]:        513       515       509       501       505       507       511       501       518       506       519       514       529       528       525       515
dram[4]:        506       510       507       520       521       512       510       527       515       521       512       499       513       516       522       510
dram[5]:        513       515       506       503       506       514       514       504       514       517       515       514       513       521       515       528
dram[6]:        505       509       507       516       507       509       513       516       521       507       508       514       521       520       521       522
dram[7]:        514       514       516       501       518       516       514       507       510       522       519       509       522       511       525       526
dram[8]:        507       520       512       510       505       521       517       505       520       505       514       518       520       520       521       523
dram[9]:        502       507       501       505       514       501       505       517       513       514       513       513       515       516       523       510
dram[10]:        515       507       512       501       508       512       508       502       514       504       509       518       514       520       512       520
dram[11]:        507       509       500       512       505       500       522       517       520       521       511       509       516       522       519       515
maximum mf latency per bank:
dram[0]:       2803      2644      2892      2512      3044      2637      2672      2663      2533      2810      2869      2602      2661      3155      2678      2464
dram[1]:       2453      3690      2498      2441      2412      2588      2351      2656      2732      2840      2798      2753      2681      3018      2245      2729
dram[2]:       2558      2827      2848      2581      2573      2516      2661      2588      2991      2798      2835      2905      2781      2778      2563      2510
dram[3]:       2893      2428      2764      2536      2964      2311      2893      2479      3047      2478      3045      2413      3001      2459      2905      2432
dram[4]:       2483      2653      2510      2506      2734      2499      2532      2705      2687      2612      2427      2512      2611      2576      2440      2376
dram[5]:       2820      2829      2512      2974      2211      2839      2294      3012      2377      2874      2498      2752      2633      3018      2664      2695
dram[6]:       2416      2471      2598      2576      2303      2606      2381      2346      2350      2720      2576      2796      2524      2480      2516      3875
dram[7]:       2863      2590      2727      2779      2905      2778      3005      2540      2961      2595      2831      2666      2926      2708      2929      2551
dram[8]:       2467      2828      2821      2739      2524      2633      2409      2520      2613      2525      2362      2912      2509      2433      2420      2455
dram[9]:       2262      2505      2425      2514      2345      2140      2410      2366      2573      2165      2502      2409      2609      2406      2612      2211
dram[10]:       2502      2700      2501      2340      2177      2502      2532      2642      2600      2588      2387      2606      2712      2559      2566      2385
dram[11]:       2386      2552      2565      2530      2503      2392      2400      2263      2764      2616      2860      2633      2600      3031      2486      2380

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13009200 n_nop=12083289 n_act=288102 n_pre=288086 n_ref_event=0 n_req=370851 n_rd=368473 n_rd_L2_A=0 n_write=0 n_wr_bk=9512 bw_util=0.1162
n_activity=8483613 dram_eff=0.1782
bk0: 23185a 11886344i bk1: 22909a 11904655i bk2: 22924a 11893359i bk3: 22513a 11924389i bk4: 22190a 11936751i bk5: 22434a 11933741i bk6: 22135a 11947560i bk7: 22593a 11927085i bk8: 24040a 11815080i bk9: 24028a 11826534i bk10: 24359a 11806248i bk11: 24193a 11812812i bk12: 23248a 11864635i bk13: 23338a 11871077i bk14: 21964a 11951256i bk15: 22420a 11930095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223157
Row_Buffer_Locality_read = 0.224312
Row_Buffer_Locality_write = 0.044155
Bank_Level_Parallism = 2.486409
Bank_Level_Parallism_Col = 1.445779
Bank_Level_Parallism_Ready = 1.053762
write_to_read_ratio_blp_rw_average = 0.014933
GrpLevelPara = 1.348155 

BW Util details:
bwutil = 0.116221 
total_CMD = 13009200 
util_bw = 1511940 
Wasted_Col = 4169195 
Wasted_Row = 1714774 
Idle = 5613291 

BW Util Bottlenecks: 
RCDc_limit = 5517668 
RCDWRc_limit = 23291 
WTRc_limit = 122129 
RTWc_limit = 63671 
CCDLc_limit = 219764 
rwq = 0 
CCDLc_limit_alone = 210800 
WTRc_limit_alone = 115788 
RTWc_limit_alone = 61048 

Commands details: 
total_CMD = 13009200 
n_nop = 12083289 
Read = 368473 
Write = 0 
L2_Alloc = 0 
L2_WB = 9512 
n_act = 288102 
n_pre = 288086 
n_ref = 0 
n_req = 370851 
total_req = 377985 

Dual Bus Interface Util: 
issued_total_row = 576188 
issued_total_col = 377985 
Row_Bus_Util =  0.044291 
CoL_Bus_Util = 0.029055 
Either_Row_CoL_Bus_Util = 0.071174 
Issued_on_Two_Bus_Simul_Util = 0.002172 
issued_two_Eff = 0.030523 
queue_avg = 0.525824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.525824
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13009200 n_nop=12073031 n_act=291358 n_pre=291342 n_ref_event=0 n_req=375597 n_rd=373222 n_rd_L2_A=0 n_write=0 n_wr_bk=9500 bw_util=0.1177
n_activity=8511366 dram_eff=0.1799
bk0: 22807a 11911218i bk1: 23337a 11880446i bk2: 23126a 11884711i bk3: 23334a 11877973i bk4: 22599a 11925775i bk5: 22420a 11933284i bk6: 22485a 11930904i bk7: 22284a 11945180i bk8: 24672a 11793913i bk9: 24509a 11793840i bk10: 24609a 11787813i bk11: 24876a 11769723i bk12: 23738a 11850449i bk13: 23396a 11867935i bk14: 22809a 11900366i bk15: 22221a 11944606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224296
Row_Buffer_Locality_read = 0.225472
Row_Buffer_Locality_write = 0.039579
Bank_Level_Parallism = 2.505233
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.053864
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117677 
total_CMD = 13009200 
util_bw = 1530888 
Wasted_Col = 4197796 
Wasted_Row = 1705853 
Idle = 5574663 

BW Util Bottlenecks: 
RCDc_limit = 5572535 
RCDWRc_limit = 23376 
WTRc_limit = 126563 
RTWc_limit = 72608 
CCDLc_limit = 225779 
rwq = 0 
CCDLc_limit_alone = 215490 
WTRc_limit_alone = 119346 
RTWc_limit_alone = 69536 

Commands details: 
total_CMD = 13009200 
n_nop = 12073031 
Read = 373222 
Write = 0 
L2_Alloc = 0 
L2_WB = 9500 
n_act = 291358 
n_pre = 291342 
n_ref = 0 
n_req = 375597 
total_req = 382722 

Dual Bus Interface Util: 
issued_total_row = 582700 
issued_total_col = 382722 
Row_Bus_Util =  0.044791 
CoL_Bus_Util = 0.029419 
Either_Row_CoL_Bus_Util = 0.071962 
Issued_on_Two_Bus_Simul_Util = 0.002249 
issued_two_Eff = 0.031248 
queue_avg = 0.566625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.566625
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13009200 n_nop=12075816 n_act=289914 n_pre=289898 n_ref_event=0 n_req=374675 n_rd=372296 n_rd_L2_A=0 n_write=0 n_wr_bk=9516 bw_util=0.1174
n_activity=8498369 dram_eff=0.1797
bk0: 23042a 11894000i bk1: 23066a 11902606i bk2: 22789a 11912717i bk3: 23160a 11892360i bk4: 22387a 11939751i bk5: 22299a 11942205i bk6: 22414a 11936742i bk7: 22444a 11946259i bk8: 24406a 11803747i bk9: 24763a 11791994i bk10: 24529a 11796575i bk11: 24578a 11791502i bk12: 23323a 11860855i bk13: 23930a 11834156i bk14: 22508a 11923531i bk15: 22658a 11919847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226241
Row_Buffer_Locality_read = 0.227386
Row_Buffer_Locality_write = 0.047079
Bank_Level_Parallism = 2.499241
Bank_Level_Parallism_Col = 1.447885
Bank_Level_Parallism_Ready = 1.052555
write_to_read_ratio_blp_rw_average = 0.015073
GrpLevelPara = 1.350073 

BW Util details:
bwutil = 0.117398 
total_CMD = 13009200 
util_bw = 1527248 
Wasted_Col = 4182572 
Wasted_Row = 1706323 
Idle = 5593057 

BW Util Bottlenecks: 
RCDc_limit = 5544899 
RCDWRc_limit = 22980 
WTRc_limit = 122086 
RTWc_limit = 66041 
CCDLc_limit = 224182 
rwq = 0 
CCDLc_limit_alone = 214842 
WTRc_limit_alone = 115453 
RTWc_limit_alone = 63334 

Commands details: 
total_CMD = 13009200 
n_nop = 12075816 
Read = 372296 
Write = 0 
L2_Alloc = 0 
L2_WB = 9516 
n_act = 289914 
n_pre = 289898 
n_ref = 0 
n_req = 374675 
total_req = 381812 

Dual Bus Interface Util: 
issued_total_row = 579812 
issued_total_col = 381812 
Row_Bus_Util =  0.044569 
CoL_Bus_Util = 0.029349 
Either_Row_CoL_Bus_Util = 0.071748 
Issued_on_Two_Bus_Simul_Util = 0.002171 
issued_two_Eff = 0.030256 
queue_avg = 0.568716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.568716
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13009200 n_nop=12074747 n_act=290863 n_pre=290847 n_ref_event=0 n_req=374987 n_rd=372612 n_rd_L2_A=0 n_write=0 n_wr_bk=9500 bw_util=0.1175
n_activity=8490374 dram_eff=0.18
bk0: 23179a 11878312i bk1: 23308a 11875752i bk2: 23341a 11873989i bk3: 23138a 11887243i bk4: 22311a 11935808i bk5: 22418a 11937615i bk6: 22360a 11937532i bk7: 22273a 11948135i bk8: 24585a 11792835i bk9: 24404a 11801724i bk10: 24632a 11783600i bk11: 24918a 11764915i bk12: 23428a 11857617i bk13: 23665a 11835085i bk14: 22360a 11928465i bk15: 22292a 11935856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224360
Row_Buffer_Locality_read = 0.225548
Row_Buffer_Locality_write = 0.037895
Bank_Level_Parallism = 2.515108
Bank_Level_Parallism_Col = 1.447906
Bank_Level_Parallism_Ready = 1.051180
write_to_read_ratio_blp_rw_average = 0.014945
GrpLevelPara = 1.350536 

BW Util details:
bwutil = 0.117490 
total_CMD = 13009200 
util_bw = 1528448 
Wasted_Col = 4190046 
Wasted_Row = 1697437 
Idle = 5593269 

BW Util Bottlenecks: 
RCDc_limit = 5560372 
RCDWRc_limit = 23370 
WTRc_limit = 121034 
RTWc_limit = 64686 
CCDLc_limit = 222846 
rwq = 0 
CCDLc_limit_alone = 213957 
WTRc_limit_alone = 114558 
RTWc_limit_alone = 62273 

Commands details: 
total_CMD = 13009200 
n_nop = 12074747 
Read = 372612 
Write = 0 
L2_Alloc = 0 
L2_WB = 9500 
n_act = 290863 
n_pre = 290847 
n_ref = 0 
n_req = 374987 
total_req = 382112 

Dual Bus Interface Util: 
issued_total_row = 581710 
issued_total_col = 382112 
Row_Bus_Util =  0.044715 
CoL_Bus_Util = 0.029372 
Either_Row_CoL_Bus_Util = 0.071830 
Issued_on_Two_Bus_Simul_Util = 0.002258 
issued_two_Eff = 0.031429 
queue_avg = 0.565386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.565386
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13009200 n_nop=12073249 n_act=291464 n_pre=291448 n_ref_event=0 n_req=374545 n_rd=372166 n_rd_L2_A=0 n_write=0 n_wr_bk=9516 bw_util=0.1174
n_activity=8510683 dram_eff=0.1794
bk0: 22781a 11901855i bk1: 23082a 11890248i bk2: 22817a 11898859i bk3: 23047a 11897145i bk4: 22894a 11888519i bk5: 22545a 11923403i bk6: 22663a 11918074i bk7: 22519a 11933640i bk8: 24181a 11809249i bk9: 24376a 11796681i bk10: 24205a 11805412i bk11: 24402a 11807571i bk12: 24084a 11808453i bk13: 23329a 11866131i bk14: 22999a 11886160i bk15: 22242a 11936068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221834
Row_Buffer_Locality_read = 0.222995
Row_Buffer_Locality_write = 0.040353
Bank_Level_Parallism = 2.512272
Bank_Level_Parallism_Col = 1.452071
Bank_Level_Parallism_Ready = 1.053099
write_to_read_ratio_blp_rw_average = 0.014633
GrpLevelPara = 1.352785 

BW Util details:
bwutil = 0.117358 
total_CMD = 13009200 
util_bw = 1526728 
Wasted_Col = 4193896 
Wasted_Row = 1706242 
Idle = 5582334 

BW Util Bottlenecks: 
RCDc_limit = 5565693 
RCDWRc_limit = 23286 
WTRc_limit = 124802 
RTWc_limit = 65231 
CCDLc_limit = 221383 
rwq = 0 
CCDLc_limit_alone = 211951 
WTRc_limit_alone = 118040 
RTWc_limit_alone = 62561 

Commands details: 
total_CMD = 13009200 
n_nop = 12073249 
Read = 372166 
Write = 0 
L2_Alloc = 0 
L2_WB = 9516 
n_act = 291464 
n_pre = 291448 
n_ref = 0 
n_req = 374545 
total_req = 381682 

Dual Bus Interface Util: 
issued_total_row = 582912 
issued_total_col = 381682 
Row_Bus_Util =  0.044808 
CoL_Bus_Util = 0.029339 
Either_Row_CoL_Bus_Util = 0.071945 
Issued_on_Two_Bus_Simul_Util = 0.002202 
issued_two_Eff = 0.030603 
queue_avg = 0.550227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.550227
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13009200 n_nop=12081007 n_act=288355 n_pre=288339 n_ref_event=0 n_req=372220 n_rd=369837 n_rd_L2_A=0 n_write=0 n_wr_bk=9532 bw_util=0.1166
n_activity=8489670 dram_eff=0.1787
bk0: 23160a 11876642i bk1: 23082a 11892116i bk2: 23136a 11897983i bk3: 22670a 11919052i bk4: 22203a 11941146i bk5: 22545a 11931668i bk6: 21969a 11958675i bk7: 21917a 11966791i bk8: 24625a 11787914i bk9: 24209a 11812265i bk10: 24812a 11776632i bk11: 24354a 11806195i bk12: 23144a 11871536i bk13: 23542a 11850111i bk14: 22336a 11930647i bk15: 22133a 11951289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.225326
Row_Buffer_Locality_read = 0.226532
Row_Buffer_Locality_write = 0.038187
Bank_Level_Parallism = 2.495073
Bank_Level_Parallism_Col = 1.446469
Bank_Level_Parallism_Ready = 1.051945
write_to_read_ratio_blp_rw_average = 0.014846
GrpLevelPara = 1.349014 

BW Util details:
bwutil = 0.116646 
total_CMD = 13009200 
util_bw = 1517476 
Wasted_Col = 4170455 
Wasted_Row = 1708173 
Idle = 5613096 

BW Util Bottlenecks: 
RCDc_limit = 5519436 
RCDWRc_limit = 23244 
WTRc_limit = 125683 
RTWc_limit = 65080 
CCDLc_limit = 222423 
rwq = 0 
CCDLc_limit_alone = 212949 
WTRc_limit_alone = 118804 
RTWc_limit_alone = 62485 

Commands details: 
total_CMD = 13009200 
n_nop = 12081007 
Read = 369837 
Write = 0 
L2_Alloc = 0 
L2_WB = 9532 
n_act = 288355 
n_pre = 288339 
n_ref = 0 
n_req = 372220 
total_req = 379369 

Dual Bus Interface Util: 
issued_total_row = 576694 
issued_total_col = 379369 
Row_Bus_Util =  0.044330 
CoL_Bus_Util = 0.029162 
Either_Row_CoL_Bus_Util = 0.071349 
Issued_on_Two_Bus_Simul_Util = 0.002142 
issued_two_Eff = 0.030026 
queue_avg = 0.557379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.557379
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13009200 n_nop=12077817 n_act=289785 n_pre=289769 n_ref_event=0 n_req=373334 n_rd=370960 n_rd_L2_A=0 n_write=0 n_wr_bk=9496 bw_util=0.117
n_activity=8498574 dram_eff=0.1791
bk0: 22825a 11905987i bk1: 23185a 11883453i bk2: 22806a 11900491i bk3: 23070a 11881359i bk4: 22676a 11905599i bk5: 22130a 11947913i bk6: 22636a 11919069i bk7: 22411a 11939115i bk8: 23984a 11824555i bk9: 24651a 11799061i bk10: 23958a 11827434i bk11: 24626a 11782304i bk12: 23641a 11849500i bk13: 23202a 11871081i bk14: 22717a 11908219i bk15: 22442a 11934285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223808
Row_Buffer_Locality_read = 0.224987
Row_Buffer_Locality_write = 0.039596
Bank_Level_Parallism = 2.503641
Bank_Level_Parallism_Col = 1.450788
Bank_Level_Parallism_Ready = 1.052592
write_to_read_ratio_blp_rw_average = 0.015359
GrpLevelPara = 1.351706 

BW Util details:
bwutil = 0.116981 
total_CMD = 13009200 
util_bw = 1521824 
Wasted_Col = 4177089 
Wasted_Row = 1708261 
Idle = 5602026 

BW Util Bottlenecks: 
RCDc_limit = 5540861 
RCDWRc_limit = 23021 
WTRc_limit = 124653 
RTWc_limit = 69461 
CCDLc_limit = 224821 
rwq = 0 
CCDLc_limit_alone = 214975 
WTRc_limit_alone = 117674 
RTWc_limit_alone = 66594 

Commands details: 
total_CMD = 13009200 
n_nop = 12077817 
Read = 370960 
Write = 0 
L2_Alloc = 0 
L2_WB = 9496 
n_act = 289785 
n_pre = 289769 
n_ref = 0 
n_req = 373334 
total_req = 380456 

Dual Bus Interface Util: 
issued_total_row = 579554 
issued_total_col = 380456 
Row_Bus_Util =  0.044550 
CoL_Bus_Util = 0.029245 
Either_Row_CoL_Bus_Util = 0.071594 
Issued_on_Two_Bus_Simul_Util = 0.002201 
issued_two_Eff = 0.030736 
queue_avg = 0.579495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.579495
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13009200 n_nop=12079110 n_act=289218 n_pre=289202 n_ref_event=0 n_req=372962 n_rd=370580 n_rd_L2_A=0 n_write=0 n_wr_bk=9528 bw_util=0.1169
n_activity=8494185 dram_eff=0.179
bk0: 23143a 11877330i bk1: 22812a 11910092i bk2: 23097a 11892479i bk3: 22787a 11911396i bk4: 22522a 11929473i bk5: 22748a 11918703i bk6: 22203a 11944791i bk7: 22548a 11922532i bk8: 24170a 11825034i bk9: 24194a 11814347i bk10: 24584a 11797135i bk11: 24171a 11816778i bk12: 23457a 11853440i bk13: 23421a 11852764i bk14: 22225a 11942373i bk15: 22498a 11921873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224559
Row_Buffer_Locality_read = 0.225735
Row_Buffer_Locality_write = 0.041562
Bank_Level_Parallism = 2.500129
Bank_Level_Parallism_Col = 1.448592
Bank_Level_Parallism_Ready = 1.054653
write_to_read_ratio_blp_rw_average = 0.014668
GrpLevelPara = 1.351489 

BW Util details:
bwutil = 0.116874 
total_CMD = 13009200 
util_bw = 1520432 
Wasted_Col = 4171662 
Wasted_Row = 1706227 
Idle = 5610879 

BW Util Bottlenecks: 
RCDc_limit = 5530933 
RCDWRc_limit = 23344 
WTRc_limit = 123517 
RTWc_limit = 62623 
CCDLc_limit = 218948 
rwq = 0 
CCDLc_limit_alone = 209969 
WTRc_limit_alone = 117015 
RTWc_limit_alone = 60146 

Commands details: 
total_CMD = 13009200 
n_nop = 12079110 
Read = 370580 
Write = 0 
L2_Alloc = 0 
L2_WB = 9528 
n_act = 289218 
n_pre = 289202 
n_ref = 0 
n_req = 372962 
total_req = 380108 

Dual Bus Interface Util: 
issued_total_row = 578420 
issued_total_col = 380108 
Row_Bus_Util =  0.044462 
CoL_Bus_Util = 0.029218 
Either_Row_CoL_Bus_Util = 0.071495 
Issued_on_Two_Bus_Simul_Util = 0.002186 
issued_two_Eff = 0.030576 
queue_avg = 0.553464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.553464
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13009200 n_nop=12070110 n_act=292516 n_pre=292500 n_ref_event=0 n_req=375566 n_rd=373187 n_rd_L2_A=0 n_write=0 n_wr_bk=9514 bw_util=0.1177
n_activity=8521165 dram_eff=0.1796
bk0: 23344a 11867276i bk1: 23311a 11876976i bk2: 23221a 11873421i bk3: 23345a 11874089i bk4: 22398a 11921096i bk5: 22674a 11916266i bk6: 22541a 11916087i bk7: 22053a 11953054i bk8: 24875a 11767140i bk9: 24306a 11800055i bk10: 24767a 11769367i bk11: 24665a 11782703i bk12: 23371a 11854385i bk13: 23534a 11861845i bk14: 22237a 11930953i bk15: 22545a 11919582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221157
Row_Buffer_Locality_read = 0.222331
Row_Buffer_Locality_write = 0.036990
Bank_Level_Parallism = 2.515072
Bank_Level_Parallism_Col = 1.448002
Bank_Level_Parallism_Ready = 1.049371
write_to_read_ratio_blp_rw_average = 0.014717
GrpLevelPara = 1.350697 

BW Util details:
bwutil = 0.117671 
total_CMD = 13009200 
util_bw = 1530804 
Wasted_Col = 4211192 
Wasted_Row = 1708307 
Idle = 5558897 

BW Util Bottlenecks: 
RCDc_limit = 5593448 
RCDWRc_limit = 23339 
WTRc_limit = 123975 
RTWc_limit = 64486 
CCDLc_limit = 223503 
rwq = 0 
CCDLc_limit_alone = 214175 
WTRc_limit_alone = 117244 
RTWc_limit_alone = 61889 

Commands details: 
total_CMD = 13009200 
n_nop = 12070110 
Read = 373187 
Write = 0 
L2_Alloc = 0 
L2_WB = 9514 
n_act = 292516 
n_pre = 292500 
n_ref = 0 
n_req = 375566 
total_req = 382701 

Dual Bus Interface Util: 
issued_total_row = 585016 
issued_total_col = 382701 
Row_Bus_Util =  0.044969 
CoL_Bus_Util = 0.029418 
Either_Row_CoL_Bus_Util = 0.072187 
Issued_on_Two_Bus_Simul_Util = 0.002201 
issued_two_Eff = 0.030484 
queue_avg = 0.565052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.565052
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13009200 n_nop=12072307 n_act=291645 n_pre=291629 n_ref_event=0 n_req=375628 n_rd=373250 n_rd_L2_A=0 n_write=0 n_wr_bk=9512 bw_util=0.1177
n_activity=8504507 dram_eff=0.18
bk0: 23194a 11884763i bk1: 23161a 11890604i bk2: 23034a 11893539i bk3: 23309a 11872711i bk4: 22547a 11921749i bk5: 22362a 11936768i bk6: 22600a 11918211i bk7: 22538a 11927831i bk8: 24618a 11791535i bk9: 24677a 11786978i bk10: 24813a 11769358i bk11: 24727a 11781269i bk12: 23400a 11863212i bk13: 23217a 11866889i bk14: 22553a 11916673i bk15: 22500a 11924494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223596
Row_Buffer_Locality_read = 0.224782
Row_Buffer_Locality_write = 0.037426
Bank_Level_Parallism = 2.516775
Bank_Level_Parallism_Col = 1.451449
Bank_Level_Parallism_Ready = 1.051422
write_to_read_ratio_blp_rw_average = 0.014848
GrpLevelPara = 1.352951 

BW Util details:
bwutil = 0.117690 
total_CMD = 13009200 
util_bw = 1531048 
Wasted_Col = 4192082 
Wasted_Row = 1699248 
Idle = 5586822 

BW Util Bottlenecks: 
RCDc_limit = 5568362 
RCDWRc_limit = 23112 
WTRc_limit = 126325 
RTWc_limit = 65666 
CCDLc_limit = 226086 
rwq = 0 
CCDLc_limit_alone = 216557 
WTRc_limit_alone = 119384 
RTWc_limit_alone = 63078 

Commands details: 
total_CMD = 13009200 
n_nop = 12072307 
Read = 373250 
Write = 0 
L2_Alloc = 0 
L2_WB = 9512 
n_act = 291645 
n_pre = 291629 
n_ref = 0 
n_req = 375628 
total_req = 382762 

Dual Bus Interface Util: 
issued_total_row = 583274 
issued_total_col = 382762 
Row_Bus_Util =  0.044836 
CoL_Bus_Util = 0.029422 
Either_Row_CoL_Bus_Util = 0.072018 
Issued_on_Two_Bus_Simul_Util = 0.002240 
issued_two_Eff = 0.031106 
queue_avg = 0.559115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.559115
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13009200 n_nop=12079227 n_act=289155 n_pre=289139 n_ref_event=0 n_req=372846 n_rd=370467 n_rd_L2_A=0 n_write=0 n_wr_bk=9516 bw_util=0.1168
n_activity=8505770 dram_eff=0.1787
bk0: 23355a 11874024i bk1: 22908a 11907753i bk2: 23459a 11863567i bk3: 22742a 11909024i bk4: 22505a 11931319i bk5: 22303a 11940102i bk6: 22248a 11946934i bk7: 22106a 11957988i bk8: 24694a 11790873i bk9: 24172a 11824982i bk10: 24610a 11787368i bk11: 24312a 11810454i bk12: 23432a 11861348i bk13: 23323a 11866288i bk14: 22097a 11947390i bk15: 22201a 11949524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224481
Row_Buffer_Locality_read = 0.225645
Row_Buffer_Locality_write = 0.043296
Bank_Level_Parallism = 2.488619
Bank_Level_Parallism_Col = 1.446848
Bank_Level_Parallism_Ready = 1.052587
write_to_read_ratio_blp_rw_average = 0.015094
GrpLevelPara = 1.349663 

BW Util details:
bwutil = 0.116835 
total_CMD = 13009200 
util_bw = 1519932 
Wasted_Col = 4180363 
Wasted_Row = 1714729 
Idle = 5594176 

BW Util Bottlenecks: 
RCDc_limit = 5533228 
RCDWRc_limit = 23171 
WTRc_limit = 122760 
RTWc_limit = 67046 
CCDLc_limit = 223352 
rwq = 0 
CCDLc_limit_alone = 214043 
WTRc_limit_alone = 116134 
RTWc_limit_alone = 64363 

Commands details: 
total_CMD = 13009200 
n_nop = 12079227 
Read = 370467 
Write = 0 
L2_Alloc = 0 
L2_WB = 9516 
n_act = 289155 
n_pre = 289139 
n_ref = 0 
n_req = 372846 
total_req = 379983 

Dual Bus Interface Util: 
issued_total_row = 578294 
issued_total_col = 379983 
Row_Bus_Util =  0.044453 
CoL_Bus_Util = 0.029209 
Either_Row_CoL_Bus_Util = 0.071486 
Issued_on_Two_Bus_Simul_Util = 0.002176 
issued_two_Eff = 0.030435 
queue_avg = 0.543258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.543258
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13009200 n_nop=12076081 n_act=290343 n_pre=290327 n_ref_event=0 n_req=374334 n_rd=371964 n_rd_L2_A=0 n_write=0 n_wr_bk=9480 bw_util=0.1173
n_activity=8500723 dram_eff=0.1795
bk0: 22810a 11906399i bk1: 23175a 11888879i bk2: 23078a 11892789i bk3: 23106a 11885425i bk4: 22494a 11921871i bk5: 22227a 11940994i bk6: 22590a 11912115i bk7: 22529a 11936310i bk8: 24364a 11806642i bk9: 24614a 11788157i bk10: 24323a 11801175i bk11: 24742a 11775243i bk12: 23630a 11841038i bk13: 23376a 11869862i bk14: 22573a 11914141i bk15: 22333a 11930430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224396
Row_Buffer_Locality_read = 0.225568
Row_Buffer_Locality_write = 0.040506
Bank_Level_Parallism = 2.511688
Bank_Level_Parallism_Col = 1.450224
Bank_Level_Parallism_Ready = 1.053150
write_to_read_ratio_blp_rw_average = 0.014637
GrpLevelPara = 1.351569 

BW Util details:
bwutil = 0.117284 
total_CMD = 13009200 
util_bw = 1525776 
Wasted_Col = 4179098 
Wasted_Row = 1706875 
Idle = 5597451 

BW Util Bottlenecks: 
RCDc_limit = 5543094 
RCDWRc_limit = 22923 
WTRc_limit = 122764 
RTWc_limit = 62137 
CCDLc_limit = 223454 
rwq = 0 
CCDLc_limit_alone = 214622 
WTRc_limit_alone = 116292 
RTWc_limit_alone = 59777 

Commands details: 
total_CMD = 13009200 
n_nop = 12076081 
Read = 371964 
Write = 0 
L2_Alloc = 0 
L2_WB = 9480 
n_act = 290343 
n_pre = 290327 
n_ref = 0 
n_req = 374334 
total_req = 381444 

Dual Bus Interface Util: 
issued_total_row = 580670 
issued_total_col = 381444 
Row_Bus_Util =  0.044635 
CoL_Bus_Util = 0.029321 
Either_Row_CoL_Bus_Util = 0.071728 
Issued_on_Two_Bus_Simul_Util = 0.002229 
issued_two_Eff = 0.031073 
queue_avg = 0.563646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.563646

========= L2 cache stats =========
L2_cache_bank[0]: Access = 289028, Miss = 185925, Miss_rate = 0.643, Pending_hits = 624, Reservation_fails = 0
L2_cache_bank[1]: Access = 289168, Miss = 186300, Miss_rate = 0.644, Pending_hits = 380, Reservation_fails = 0
L2_cache_bank[2]: Access = 294076, Miss = 188649, Miss_rate = 0.641, Pending_hits = 465, Reservation_fails = 0
L2_cache_bank[3]: Access = 292197, Miss = 188329, Miss_rate = 0.645, Pending_hits = 407, Reservation_fails = 0
L2_cache_bank[4]: Access = 290613, Miss = 187210, Miss_rate = 0.644, Pending_hits = 424, Reservation_fails = 0
L2_cache_bank[5]: Access = 293321, Miss = 188810, Miss_rate = 0.644, Pending_hits = 446, Reservation_fails = 0
L2_cache_bank[6]: Access = 292392, Miss = 188136, Miss_rate = 0.643, Pending_hits = 436, Reservation_fails = 0
L2_cache_bank[7]: Access = 291928, Miss = 188200, Miss_rate = 0.645, Pending_hits = 426, Reservation_fails = 0
L2_cache_bank[8]: Access = 293684, Miss = 188556, Miss_rate = 0.642, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[9]: Access = 292373, Miss = 187426, Miss_rate = 0.641, Pending_hits = 380, Reservation_fails = 0
L2_cache_bank[10]: Access = 291052, Miss = 187249, Miss_rate = 0.643, Pending_hits = 398, Reservation_fails = 0
L2_cache_bank[11]: Access = 288958, Miss = 186280, Miss_rate = 0.645, Pending_hits = 380, Reservation_fails = 0
L2_cache_bank[12]: Access = 291294, Miss = 187075, Miss_rate = 0.642, Pending_hits = 398, Reservation_fails = 0
L2_cache_bank[13]: Access = 291308, Miss = 187645, Miss_rate = 0.644, Pending_hits = 417, Reservation_fails = 0
L2_cache_bank[14]: Access = 290450, Miss = 187229, Miss_rate = 0.645, Pending_hits = 452, Reservation_fails = 1
L2_cache_bank[15]: Access = 290369, Miss = 186955, Miss_rate = 0.644, Pending_hits = 371, Reservation_fails = 8
L2_cache_bank[16]: Access = 294422, Miss = 188524, Miss_rate = 0.640, Pending_hits = 605, Reservation_fails = 338
L2_cache_bank[17]: Access = 292744, Miss = 188277, Miss_rate = 0.643, Pending_hits = 432, Reservation_fails = 159
L2_cache_bank[18]: Access = 292511, Miss = 188643, Miss_rate = 0.645, Pending_hits = 385, Reservation_fails = 0
L2_cache_bank[19]: Access = 292573, Miss = 188291, Miss_rate = 0.644, Pending_hits = 399, Reservation_fails = 0
L2_cache_bank[20]: Access = 292766, Miss = 188216, Miss_rate = 0.643, Pending_hits = 436, Reservation_fails = 0
L2_cache_bank[21]: Access = 288700, Miss = 185839, Miss_rate = 0.644, Pending_hits = 417, Reservation_fails = 0
L2_cache_bank[22]: Access = 291532, Miss = 187734, Miss_rate = 0.644, Pending_hits = 377, Reservation_fails = 0
L2_cache_bank[23]: Access = 292815, Miss = 188070, Miss_rate = 0.642, Pending_hits = 444, Reservation_fails = 0
L2_total_cache_accesses = 7000274
L2_total_cache_misses = 4503568
L2_total_cache_miss_rate = 0.6433
L2_total_cache_pending_hits = 10477
L2_total_cache_reservation_fails = 506
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2416229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10477
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1753641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2705373
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10477
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 70000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11139
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 33415
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6885720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 114554
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 506
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.037

icnt_total_pkts_mem_to_simt=7000274
icnt_total_pkts_simt_to_mem=7000274
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7000274
Req_Network_cycles = 5072864
Req_Network_injected_packets_per_cycle =       1.3799 
Req_Network_conflicts_per_cycle =       0.0696
Req_Network_conflicts_per_cycle_util =       0.1171
Req_Bank_Level_Parallism =       2.3213
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0274
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0948

Reply_Network_injected_packets_num = 7000274
Reply_Network_cycles = 5072864
Reply_Network_injected_packets_per_cycle =        1.3799
Reply_Network_conflicts_per_cycle =        0.9291
Reply_Network_conflicts_per_cycle_util =       1.5562
Reply_Bank_Level_Parallism =       2.3114
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0841
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0460
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 7 min, 55 sec (22075 sec)
gpgpu_simulation_rate = 3357 (inst/sec)
gpgpu_simulation_rate = 229 (cycle/sec)
gpgpu_silicon_slowdown = 5960698x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 22056418.6170 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 0.000000]
Verifying...
	runtime [serial] = 85.911000 ms.
	[max error  0.000000]
Correct
GPGPU-Sim: *** exit detected ***
