/*
 * Copyright 1998-2009 VIA Technologies, Inc. All Rights Reserved.
 * Copyright 2001-2009 S3 Graphics, Inc. All Rights Reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sub license,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the
 * next paragraph) shall be included in all copies or substantial portions
 * of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
 * THE AUTHOR(S) OR COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 */

#ifndef __VIA_PLL_H__
#define __VIA_PLL_H__

/* define PLL index: */
#define CLK_22_000M	22000000
#define CLK_25_175M	25175000
#define CLK_26_719M	26719000
#define CLK_26_880M	26880000
#define CLK_27_000M	27000000
#define CLK_29_581M	29581000
#define CLK_29_829M	29829000
#define CLK_31_490M	31490000
#define CLK_31_500M	31500000
#define CLK_31_728M	31728000
#define CLK_32_668M	32688000
#define CLK_33_750M	33750000
#define CLK_36_000M	36000000
#define CLK_40_000M	40000000
#define CLK_41_291M	41291000
#define CLK_43_163M	43163000
#define CLK_45_250M	45250000	/* 45.46MHz */
#define CLK_46_000M	46000000
#define CLK_46_980M	46980000
#define CLK_46_996M	46996000
#define CLK_48_000M	48000000
#define CLK_48_875M	48875000
#define CLK_49_500M	49500000
#define CLK_52_406M	52406000
#define CLK_52_977M	52977000
#define CLK_56_250M	56250000
#define CLK_60_466M	60466000
#define CLK_61_500M	61500000
#define CLK_65_000M	65000000
#define CLK_66_750M	66750000
#define CLK_65_178M	65178000
#define CLK_67_295M	67295000
#define CLK_67_500M	67500000
#define CLK_68_179M	68179000
#define CLK_68_369M	68369310
#define CLK_69_924M	69924000
#define CLK_70_159M	70159000
#define CLK_72_000M	72000000
#define CLK_73_023M	73023000
#define CLK_74_250M	74250000
#define CLK_74_481M	74481000
#define CLK_78_750M	78750000
#define CLK_79_466M	79466000
#define CLK_80_136M	80136000
#define CLK_81_627M	81627000
#define CLK_83_375M	83375000
#define CLK_83_527M	83527000
#define CLK_83_950M	83950000
#define CLK_84_537M	84537000
#define CLK_84_750M	84750000	/* 84.537Mhz */
#define CLK_85_500M	85500000
#define CLK_85_860M	85860000
#define CLK_85_909M	85909000
#define CLK_88_750M	88750000
#define CLK_89_489M	89489000
#define CLK_94_500M	94500000
#define CLK_96_648M	96648000
#define CLK_97_750M	97750000
#define CLK_101_000M	101000000
#define CLK_106_500M	106500000
#define CLK_108_000M	108000000
#define CLK_110_125M	110125000
#define CLK_112_000M	112000000
#define CLK_113_309M	113309000
#define CLK_115_000M	115000000
#define CLK_118_840M	118840000
#define CLK_119_000M	119000000
#define CLK_121_750M	121750000	/* 121.704MHz */
#define CLK_122_614M	122614000 
#define CLK_126_266M	126266000
#define CLK_130_250M	130250000	/* 130.250MHz */
#define CLK_135_000M	135000000
#define CLK_136_700M	136700000
#define CLK_137_750M	137750000
#define CLK_138_400M	138400000
#define CLK_144_300M	144300000
#define CLK_146_760M	146760000
#define CLK_148_500M	148500000
#define CLK_150_340M	150340000
#define CLK_153_920M	153920000
#define CLK_156_000M	156000000
#define CLK_156_867M	156867000
#define CLK_157_500M	157500000
#define CLK_162_000M	162000000
#define CLK_172_798M	172798000
#define CLK_187_000M	187000000
#define CLK_193_295M	193295000
#define CLK_202_500M	202500000
#define CLK_204_000M	204000000
#define CLK_218_500M	218500000
#define CLK_220_750M	220750000
#define CLK_229_500M	229500000
#define CLK_234_000M	234000000
#define CLK_245_250M	245250000
#define CLK_267_250M	267250000
#define CLK_297_500M	297500000
#define CLK_339_500M	339500000
#define CLK_340_772M	340772000

/*K800 PLL value*/
#define K800_PLL_22_000M	0x00000000
#define K800_PLL_25_175M	0x00539001
#define K800_PLL_26_719M	0x00759002
#define K800_PLL_26_880M	0x001C8C80
#define K800_PLL_27_000M	0x00000000
/*#define K800_PLL_29_581M	0x00000000*/
/*#define K800_PLL_29_581M	0x00619081*/	/* 29.710 Mhz  */
#define K800_PLL_29_581M	0x00A49003	/* 29.531 Mhz  */
#define K800_PLL_29_829M	0x00A51003
#define K800_PLL_31_490M	0x006F9001
#define K800_PLL_31_500M	0x008B9002
#define K800_PLL_31_728M	0x00AF9003
#define K800_PLL_32_668M	0x00909002
#define K800_PLL_36_000M	0x009F9002
#define K800_PLL_40_000M	0x00578C02
#define K800_PLL_41_291M	0x00438C01
#define K800_PLL_43_163M	0x00778C03
#define K800_PLL_45_250M	0x007D8C83	/* 45.46MHz */
#define K800_PLL_46_000M	0x00658C02
#define K800_PLL_46_996M	0x00818C83
#define K800_PLL_48_000M	0x00848C83
#define K800_PLL_48_875M	0x00508C81
#define K800_PLL_49_500M	0x00518C01
#define K800_PLL_52_406M	0x00738C02
#define K800_PLL_52_977M	0x00928C83
#define K800_PLL_56_250M	0x007C8C02
#define K800_PLL_60_466M	0x00A78C83
#define K800_PLL_61_500M	0x00AA8C83
#define K800_PLL_65_000M	0x006B8C01
#define K800_PLL_65_178M	0x00B48C83
#define K800_PLL_66_750M	0x00948C82	/* 67.116MHz */
#define K800_PLL_67_295M	0x00BA8C83
#define K800_PLL_68_179M	0x00708C01
#define K800_pLL_68_369M	0x00BD8C83
#define K800_PLL_69_924M	0x00C18C83
#define K800_PLL_70_159M	0x00C28C83
#define K800_PLL_72_000M	0x009F8C82 
#define K800_PLL_73_023M	0x00CA0C03
#define K800_PLL_74_250M	0x00A48C82
#define K800_PLL_74_481M	0x007B8C81
#define K800_PLL_78_750M	0x00408801
#define K800_PLL_79_466M	0x006D8883
#define K800_PLL_80_136M	0x00428801
#define K800_PLL_81_627M	0x00700803
#define K800_PLL_83_375M	0x005B0882
#define K800_PLL_83_527M	0x00448881
#define K800_PLL_83_950M	0x00738803
#define K800_PLL_84_537M	0x00740803
#define K800_PLL_84_750M	0x00748883	/* 84.477MHz */
#define K800_PLL_85_500M	0x00768883
#define K800_PLL_85_860M	0x00768883
#define K800_PLL_85_909M	0x00760803
#define K800_PLL_88_750M	0x007A8883 
#define K800_PLL_89_489M	0x007B0803
#define K800_PLL_94_500M	0x00828803
#define K800_PLL_96_648M	0x00850803
#define K800_PLL_97_750M	0x00878883       
#define K800_PLL_101_000M	0x008B8883       
#define K800_PLL_106_500M	0x00758882	/* 106.491463 MHz */
#define K800_PLL_108_000M	0x00778882
#define K800_PLL_110_125M	0x00798882
#define K800_PLL_112_000M	0x00000000
#define K800_PLL_113_309M	0x005D8881
#define K800_PLL_115_000M	0x009F0803
#define K800_PLL_118_840M	0x00A48883
#define K800_PLL_119_000M	0x00838882       
#define K800_PLL_121_750M	0x00A88883	/* 121.704MHz */
#define K800_PLL_122_614M	0x00878882
#define K800_PLL_126_266M	0x00AF0803
#define K800_PLL_130_250M	0x00B48883	/* 130.250 */
#define K800_PLL_135_000M	0x001A4081
#define K800_PLL_136_700M	0x00BD8883
#define K800_PLL_137_750M	0x00BF0803
#define K800_PLL_138_400M	0x00998882
#define K800_PLL_144_300M	0x00778881
#define K800_PLL_146_760M	0x00CC8883
#define K800_PLL_148_500M	0x00518880	/* 148.5Mhz */
#define K800_PLL_153_920M	0x00548482
#define K800_PLL_156_000M	0x006B8483
#define K800_PLL_156_867M	0x006C0403
#define K800_PLL_157_500M	0x00142080
#define K800_PLL_162_000M	0x006F8483
#define K800_PLL_172_798M	0x00778483 
#define K800_PLL_187_000M	0x00818483       
#define K800_PLL_193_295M	0x004F8481
#define K800_PLL_202_500M	0x00538481
#define K800_PLL_204_000M	0x008D8483
#define K800_PLL_218_500M	0x00788482
#define K800_PLL_229_500M	0x009F0403
#define K800_PLL_234_000M	0x00608401
#define K800_PLL_267_250M	0x006E8481
#define K800_PLL_297_500M	0x00A48402
#define K800_PLL_339_500M	0x005D0002
#define K800_PLL_340_772M	0x00750003

/* PLL for VT3324 */
#define CX700_22_000M	0x00481001
#define CX700_25_175M	0x008B1003
#define CX700_26_719M	0x00931003
#define CX700_26_880M	0x00941003
#define CX700_27_000M	0x00959003
/*#define CX700_29_581M	0x00619081*/	/* 29.710 Mhz  */
#define CX700_29_581M	0x00A49003	/* 29.531 Mhz  */
#define CX700_29_829M	0x00A51003
#define CX700_31_490M	0x00AE1003
#define CX700_31_500M	0x00AE1003
#define CX700_31_728M	0x00AF1003
#define CX700_32_668M	0x00B51003
#define CX700_36_000M	0x00C81003
#define CX700_40_000M	0x006E0C03
#define CX700_41_291M	0x00710C03
#define CX700_43_163M	0x00770C03
#define CX700_45_250M	0x007D0C03	/* 45.46MHz */
#define CX700_46_000M	0x007F0C03
#define CX700_46_996M	0x00818C83
#define CX700_48_000M	0x00840C03
#define CX700_48_875M	0x00508C81
#define CX700_49_500M	0x00880C03
#define CX700_52_406M	0x00730C02
#define CX700_52_977M	0x00920C03
#define CX700_56_250M	0x009B0C03
#define CX700_60_466M	0x00460C00
#define CX700_61_500M	0x00AA0C03
#define CX700_65_000M	0x006B0C01
#define CX700_65_178M	0x006B0C01
#define CX700_66_750M	0x00940C02	/*67.116MHz */
#define CX700_67_295M	0x00BA0C03
#define CX700_68_179M	0x00BC0C03
#define CX700_68_369M	0x00BD0C03
#define CX700_69_924M	0x00C10C03
#define CX700_70_159M	0x00C20C03
#define CX700_72_000M	0x009F0C02
#define CX700_73_023M	0x00CA0C03
#define CX700_74_250M	0x00A40C02
#define CX700_74_481M	0x00CE0C03
#define CX700_78_750M	0x006C0803
#define CX700_79_466M	0x006D0803
#define CX700_80_136M	0x006E0803
#define CX700_81_627M	0x00700803
#define CX700_83_375M	0x005B0882
#define CX700_83_527M	0x00448881
#define CX700_83_950M	0x00730803
#define CX700_84_537M	0x00740803
#define CX700_84_750M	0x00740803	/* 84.537Mhz */
#define CX700_85_500M	0x00760803	/* 85.909080 MHz*/
#define CX700_85_860M	0x00760803
#define CX700_85_909M	0x00760803
#define CX700_88_750M	0x00AC8885
#define CX700_89_489M	0x007B0803
#define CX700_94_500M	0x00820803
#define CX700_96_648M	0x00850803
#define CX700_97_750M	0x00870803       
#define CX700_101_000M	0x008B0803       
#define CX700_106_500M	0x00750802
#define CX700_108_000M	0x00950803
#define CX700_110_125M	0x00980803
#define CX700_112_000M	0x009B0803
#define CX700_113_309M	0x005D0801
#define CX700_115_000M	0x009F0803
#define CX700_118_840M	0x00A40803
#define CX700_119_000M	0x00830802
#define CX700_121_750M	0x00420800	/* 121.704MHz */
#define CX700_122_614M	0x00870802       
#define CX700_126_266M	0x008B0802
#define CX700_130_250M	0x00B40803	/* 130.250 */
#define CX700_135_000M	0x00950802
#define CX700_136_700M	0x00BD0803
#define CX700_137_750M	0x00BF0803
#define CX700_138_400M	0x00720801
#define CX700_144_300M	0x00778881
#define CX700_146_760M	0x00CC0803
#define CX700_148_500M	0x00A48802  
#define CX700_153_920M	0x00540402
#define CX700_156_000M	0x006B0403 
#define CX700_156_867M	0x006C0403
#define CX700_157_500M	0x006C0403
#define CX700_162_000M	0x006F0403
#define CX700_172_798M	0x00770403
#define CX700_187_000M	0x00810403       
#define CX700_193_295M	0x00850403
#define CX700_202_500M	0x008C0403
#define CX700_204_000M	0x008D0403
#define CX700_218_500M	0x00970403
#define CX700_229_500M	0x009F0403
#define CX700_234_000M	0x00A20403
#define CX700_267_250M	0x00B90403
#define CX700_297_500M	0x00CE0403
#define CX700_339_500M	0x005D0002
#define CX700_340_772M	0x00750003


/* PLL for VX855 */
#define VX855_22_000M	0x007B1005
#define VX855_25_175M	0x008D1005
#define VX855_26_719M	0x00961005
#define VX855_26_880M	0x00961005
#define VX855_27_000M	0x00971005
#define VX855_29_581M	0x00A51005
#define VX855_29_829M	0x00641003
#define VX855_31_490M	0x00B01005
#define VX855_31_500M	0x00B01005
#define VX855_31_728M	0x008E1004
#define VX855_32_668M	0x00921004
#define VX855_36_000M	0x00A11004
#define VX855_40_000M	0x00700C05
#define VX855_41_291M	0x00730C05
#define VX855_43_163M	0x00790C05
#define VX855_45_250M	0x007F0C05	/* 45.46MHz */
#define VX855_46_000M	0x00670C04
#define VX855_46_996M	0x00690C04
#define VX855_48_000M	0x00860C05
#define VX855_48_875M	0x00890C05
#define VX855_49_500M	0x00530C03
#define VX855_52_406M	0x00580C03
#define VX855_52_977M	0x00940C05
#define VX855_56_250M	0x009D0C05
#define VX855_60_466M	0x00A90C05
#define VX855_61_500M	0x00AC0C05
#define VX855_65_000M	0x006D0C03
#define VX855_65_178M	0x00B60C05
#define VX855_66_750M	0x00700C03	/*67.116MHz */
#define VX855_67_295M	0x00BC0C05
#define VX855_68_179M	0x00BF0C05
#define VX855_68_369M	0x00BF0C05
#define VX855_69_924M	0x00C30C05
#define VX855_70_159M	0x00C30C05
#define VX855_72_000M	0x00A10C04
#define VX855_73_023M	0x00CC0C05
#define VX855_74_250M	0x00A60C04
#define VX855_74_481M	0x00D10C05
#define VX855_78_750M	0x006E0805
#define VX855_79_466M	0x006F0805
#define VX855_80_136M	0x00700805
#define VX855_81_627M	0x00720805
#define VX855_83_375M	0x00750805
#define VX855_83_527M	0x00750805
#define VX855_83_950M	0x00750805
#define VX855_84_537M	0x00760805
#define VX855_84_750M	0x00760805	/* 84.537Mhz */
#define VX855_85_500M	0x00760805	/* 85.909080 MHz*/
#define VX855_85_860M	0x00760805
#define VX855_85_909M	0x00760805
#define VX855_88_750M	0x007C0805
#define VX855_89_489M	0x007D0805
#define VX855_94_500M	0x00840805
#define VX855_96_648M	0x00870805
#define VX855_97_750M	0x00890805      
#define VX855_101_000M	0x008D0805      
#define VX855_106_500M	0x00950805
#define VX855_108_000M	0x00970805
#define VX855_110_125M	0x00990805
#define VX855_112_000M	0x009D0805
#define VX855_113_309M	0x009F0805
#define VX855_115_000M	0x00A10805
#define VX855_118_840M	0x00A60805
#define VX855_119_000M	0x00A70805
#define VX855_121_750M	0x00AA0805	/* 121.704MHz */
#define VX855_122_614M	0x00AC0805      
#define VX855_126_266M	0x00B10805
#define VX855_130_250M	0x00B60805	/* 130.250 */
#define VX855_135_000M	0x00BD0805
#define VX855_136_700M	0x00BF0805
#define VX855_137_750M	0x00C10805
#define VX855_138_400M	0x00C20805
#define VX855_144_300M	0x00CA0805
#define VX855_146_760M	0x00CE0805
#define VX855_148_500M	0x00D00805
#define VX855_153_920M	0x00540402
#define VX855_156_000M	0x006C0405
#define VX855_156_867M	0x006E0405
#define VX855_157_500M	0x006E0405
#define VX855_162_000M	0x00710405
#define VX855_172_798M	0x00790405
#define VX855_187_000M	0x00830405      
#define VX855_193_295M	0x00870405
#define VX855_202_500M	0x008E0405
#define VX855_204_000M	0x008F0405
#define VX855_218_500M	0x00990405
#define VX855_229_500M	0x00A10405
#define VX855_234_000M	0x00A40405
#define VX855_267_250M	0x00BB0405
#define VX855_297_500M	0x00D00405
#define VX855_339_500M	0x00770005
#define VX855_340_772M	0x00770005

struct pll_config {
	u16 multiplier;
	u8 divisor;
	u8 rshift;
};

struct pll_map {
	u32	clk;
/*	u32	k800_pll;
	u32	cx700_pll;
	u32	vx855_pll;*/
	struct pll_config cle266_pll;
	struct pll_config k800_pll;
	struct pll_config cx700_pll;
	struct pll_config vx855_pll;
};

/*
static struct pll_map pll_value[] = {
    {CLK_22_000M,  K800_PLL_22_000M,  CX700_22_000M,  VX855_22_000M},
    {CLK_25_175M,  K800_PLL_25_175M,  CX700_25_175M,  VX855_25_175M},
    {CLK_26_719M,  K800_PLL_26_719M,  CX700_26_719M,  VX855_26_719M},
    {CLK_26_880M,  K800_PLL_26_880M,  CX700_26_880M,  VX855_26_880M},
    {CLK_27_000M,  K800_PLL_27_000M,  CX700_27_000M,  VX855_27_000M},
    {CLK_29_581M,  K800_PLL_29_581M,  CX700_29_581M,  VX855_29_581M},
    {CLK_29_829M,  K800_PLL_29_829M,  CX700_29_829M,  VX855_29_829M},
    {CLK_31_490M,  K800_PLL_31_490M,  CX700_31_490M,  VX855_31_490M},
    {CLK_31_500M,  K800_PLL_31_500M,  CX700_31_500M,  VX855_31_500M},
    {CLK_31_728M,  K800_PLL_31_728M,  CX700_31_728M,  VX855_31_728M},
    {CLK_32_668M,  K800_PLL_32_668M,  CX700_32_668M,  VX855_32_668M},
    {CLK_36_000M,  K800_PLL_36_000M,  CX700_36_000M,  VX855_36_000M},
    {CLK_40_000M,  K800_PLL_40_000M,  CX700_40_000M,  VX855_40_000M},
    {CLK_41_291M,  K800_PLL_41_291M,  CX700_41_291M,  VX855_41_291M},
    {CLK_43_163M,  K800_PLL_43_163M,  CX700_43_163M,  VX855_43_163M},
    {CLK_45_250M,  K800_PLL_45_250M,  CX700_45_250M,  VX855_45_250M},
    {CLK_46_000M,  K800_PLL_46_000M,  CX700_46_000M,  VX855_46_000M},
    {CLK_46_996M,  K800_PLL_46_996M,  CX700_46_996M,  VX855_46_996M},
    {CLK_48_000M,  K800_PLL_48_000M,  CX700_48_000M,  VX855_48_000M},
    {CLK_48_875M,  K800_PLL_48_875M,  CX700_48_875M,  VX855_48_875M},
    {CLK_49_500M,  K800_PLL_49_500M,  CX700_49_500M,  VX855_49_500M},    
    {CLK_52_406M,  K800_PLL_52_406M,  CX700_52_406M,  VX855_52_406M},
    {CLK_52_977M,  K800_PLL_52_977M,  CX700_52_977M,  VX855_52_977M},
    {CLK_56_250M,  K800_PLL_56_250M,  CX700_56_250M,  VX855_56_250M},
    {CLK_60_466M,  K800_PLL_60_466M,  CX700_60_466M,  VX855_60_466M},
    {CLK_61_500M,  K800_PLL_61_500M,  CX700_61_500M,  VX855_61_500M},
    {CLK_65_000M,  K800_PLL_65_000M,  CX700_65_000M,  VX855_65_000M},
    {CLK_65_178M,  K800_PLL_65_178M,  CX700_65_178M,  VX855_65_178M},
    {CLK_66_750M,  K800_PLL_66_750M,  CX700_66_750M,  VX855_66_750M},
    {CLK_67_295M,  K800_PLL_67_295M,  CX700_67_295M,  VX855_67_295M},
    {CLK_68_179M,  K800_PLL_68_179M,  CX700_68_179M,  VX855_68_179M},
    {CLK_68_369M,  K800_pLL_68_369M,  CX700_68_369M,  VX855_68_369M},
    {CLK_69_924M,  K800_PLL_69_924M,  CX700_69_924M,  VX855_69_924M},
    {CLK_70_159M,  K800_PLL_70_159M,  CX700_70_159M,  VX855_70_159M},
    {CLK_72_000M,  K800_PLL_72_000M,  CX700_72_000M,  VX855_72_000M},
    {CLK_73_023M,  K800_PLL_73_023M,  CX700_73_023M,  VX855_73_023M},
    {CLK_74_250M,  K800_PLL_74_250M,  CX700_74_250M,  VX855_74_250M},    
    {CLK_74_481M,  K800_PLL_74_481M,  CX700_74_481M,  VX855_74_481M},
    {CLK_78_750M,  K800_PLL_78_750M,  CX700_78_750M,  VX855_78_750M},
    {CLK_79_466M,  K800_PLL_79_466M,  CX700_79_466M,  VX855_79_466M},
    {CLK_80_136M,  K800_PLL_80_136M,  CX700_80_136M,  VX855_80_136M},
    {CLK_81_627M,  K800_PLL_81_627M,  CX700_81_627M,  VX855_81_627M},
    {CLK_83_375M,  K800_PLL_83_375M,  CX700_83_375M,  VX855_83_375M},    
    {CLK_83_527M,  K800_PLL_83_527M,  CX700_83_527M,  VX855_83_527M},
    {CLK_83_950M,  K800_PLL_83_950M,  CX700_83_950M,  VX855_83_950M},
    {CLK_84_537M,  K800_PLL_84_537M,  CX700_84_537M,  VX855_84_537M},
    {CLK_84_750M,  K800_PLL_84_750M,  CX700_84_750M,  VX855_84_750M},
    {CLK_85_500M,  K800_PLL_85_500M,  CX700_85_500M,  VX855_85_500M},
    {CLK_85_860M,  K800_PLL_85_860M,  CX700_85_860M,  VX855_85_860M},
    {CLK_85_909M,  K800_PLL_85_909M,  CX700_85_909M,  VX855_85_909M},
    {CLK_88_750M,  K800_PLL_88_750M,  CX700_88_750M,  VX855_88_750M},
    {CLK_89_489M,  K800_PLL_89_489M,  CX700_89_489M,  VX855_89_489M},
    {CLK_94_500M,  K800_PLL_94_500M,  CX700_94_500M,  VX855_94_500M},
    {CLK_96_648M,  K800_PLL_96_648M,  CX700_96_648M,  VX855_96_648M},
    {CLK_97_750M,  K800_PLL_97_750M,  CX700_97_750M,  VX855_97_750M},
    {CLK_101_000M, K800_PLL_101_000M, CX700_101_000M, VX855_101_000M},
    {CLK_106_500M, K800_PLL_106_500M, CX700_106_500M, VX855_106_500M},
    {CLK_108_000M, K800_PLL_108_000M, CX700_108_000M, VX855_108_000M},
    {CLK_110_125M, K800_PLL_110_125M, CX700_110_125M, VX855_110_125M},
    {CLK_112_000M, K800_PLL_112_000M, CX700_112_000M, VX855_112_000M},
    {CLK_113_309M, K800_PLL_113_309M, CX700_113_309M, VX855_113_309M},
    {CLK_115_000M, K800_PLL_115_000M, CX700_115_000M, VX855_115_000M},
    {CLK_118_840M, K800_PLL_118_840M, CX700_118_840M, VX855_118_840M},
    {CLK_119_000M, K800_PLL_119_000M, CX700_119_000M, VX855_119_000M},
    {CLK_121_750M, K800_PLL_121_750M, CX700_121_750M, VX855_121_750M},
    {CLK_122_614M, K800_PLL_122_614M, CX700_122_614M, VX855_122_614M},
    {CLK_126_266M, K800_PLL_126_266M, CX700_126_266M, VX855_126_266M},
    {CLK_130_250M, K800_PLL_130_250M, CX700_130_250M, VX855_130_250M},
    {CLK_135_000M, K800_PLL_135_000M, CX700_135_000M, VX855_135_000M},
    {CLK_136_700M, K800_PLL_136_700M, CX700_136_700M, VX855_136_700M},
    {CLK_137_750M, K800_PLL_137_750M, CX700_137_750M, VX855_137_750M},
    {CLK_138_400M, K800_PLL_138_400M, CX700_138_400M, VX855_138_400M},
    {CLK_144_300M, K800_PLL_144_300M, CX700_144_300M, VX855_144_300M},
    {CLK_146_760M, K800_PLL_146_760M, CX700_146_760M, VX855_146_760M},
    {CLK_148_500M, K800_PLL_148_500M, CX700_148_500M, VX855_148_500M},
    {CLK_153_920M, K800_PLL_153_920M, CX700_153_920M, VX855_153_920M},
    {CLK_156_000M, K800_PLL_156_000M, CX700_156_000M, VX855_156_000M},
    {CLK_156_867M, K800_PLL_156_867M, CX700_156_867M, VX855_156_867M},
    {CLK_157_500M, K800_PLL_157_500M, CX700_157_500M, VX855_157_500M},
    {CLK_162_000M, K800_PLL_162_000M, CX700_162_000M, VX855_162_000M},
    {CLK_172_798M, K800_PLL_172_798M, CX700_172_798M, VX855_172_798M},
    {CLK_187_000M, K800_PLL_187_000M, CX700_187_000M, VX855_187_000M},
    {CLK_193_295M, K800_PLL_193_295M, CX700_193_295M, VX855_193_295M},
    {CLK_202_500M, K800_PLL_202_500M, CX700_202_500M, VX855_202_500M},
    {CLK_204_000M, K800_PLL_204_000M, CX700_204_000M, VX855_204_000M},
    {CLK_218_500M, K800_PLL_218_500M, CX700_218_500M, VX855_218_500M},
    {CLK_229_500M, K800_PLL_229_500M, CX700_229_500M, VX855_229_500M},
    {CLK_234_000M, K800_PLL_234_000M, CX700_234_000M, VX855_234_000M},
    {CLK_267_250M, K800_PLL_267_250M, CX700_267_250M, VX855_267_250M},
    {CLK_297_500M, K800_PLL_297_500M, CX700_297_500M, VX855_297_500M},
    {CLK_339_500M, K800_PLL_339_500M, CX700_339_500M, VX855_339_500M},
    {CLK_340_772M, K800_PLL_340_772M, CX700_340_772M, VX855_340_772M}
};

#define NUM_TOTAL_PLL_TABLE ARRAY_SIZE(pll_value)
*/

#endif
