[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2846958 heartbeat IPC: 3.513 cumulative IPC: 3.513 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2846958 cumulative IPC: 3.513 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2846958 cumulative IPC: 3.513 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11560811 heartbeat IPC: 1.148 cumulative IPC: 1.148 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18781228 heartbeat IPC: 1.385 cumulative IPC: 1.255 (Simulation time: 00 hr 01 min 56 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26944084 heartbeat IPC: 1.225 cumulative IPC: 1.245 (Simulation time: 00 hr 02 min 40 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 31696383 cumulative IPC: 1.262 (Simulation time: 00 hr 03 min 22 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 31696383 cumulative IPC: 1.262 (Simulation time: 00 hr 03 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.262 instructions: 40000000 cycles: 31696383
CPU 0 Branch Prediction Accuracy: 95.16% MPKI: 10.92 Average ROB Occupancy at Mispredict: 43.89
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 9.045
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197841 HIT:     194232 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197841 HIT:     194232 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 164.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568366 HIT:     460837 MISS:     107529 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430614 HIT:     343755 MISS:      86859 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35306 HIT:      21693 MISS:      13613 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95369 HIT:      95130 MISS:        239 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7077 HIT:        259 MISS:       6818 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.34 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3276358 HIT:    3007232 MISS:     269126 MSHR_MERGE:      69389
cpu0->cpu0_L1I LOAD         ACCESS:    3276358 HIT:    3007232 MISS:     269126 MSHR_MERGE:      69389
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.595 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13308215 HIT:   12888951 MISS:     419264 MSHR_MERGE:     145997
cpu0->cpu0_L1D LOAD         ACCESS:    7414401 HIT:    7117855 MISS:     296546 MSHR_MERGE:      65667
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5886074 HIT:    5770449 MISS:     115625 MSHR_MERGE:      80314
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7740 HIT:        647 MISS:       7093 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.28 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2898218 HIT:    2853936 MISS:      44282 MSHR_MERGE:      28406
cpu0->cpu0_ITLB LOAD         ACCESS:    2898218 HIT:    2853936 MISS:      44282 MSHR_MERGE:      28406
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.625 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12587213 HIT:   12346548 MISS:     240665 MSHR_MERGE:      58700
cpu0->cpu0_DTLB LOAD         ACCESS:   12587213 HIT:   12346548 MISS:     240665 MSHR_MERGE:      58700
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.147 cycles
cpu0->LLC TOTAL        ACCESS:     135746 HIT:     125857 MISS:       9889 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      86859 HIT:      81931 MISS:       4928 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13613 HIT:      10348 MISS:       3265 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28456 HIT:      28443 MISS:         13 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6818 HIT:       5135 MISS:       1683 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 166.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        580
  ROW_BUFFER_MISS:       9296
  AVG DBUS CONGESTED CYCLE: 14.73
Channel 0 WQ ROW_BUFFER_HIT:        185
  ROW_BUFFER_MISS:       1076
  FULL:          0
Channel 0 REFRESHES ISSUED:       2641
