# ERROR: No extended dataflow license exists
# do micro_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/19.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {/home/duarte/repomipsogait/src/datapath.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:27 on May 22,2020
# vcom -reportprogress 300 -2008 -work work /home/duarte/repomipsogait/src/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture struct of datapath
# ** Error: (vcom-11) Could not find work.pc.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(64): (vcom-1195) Cannot find expanded name "work.pc".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(64): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.imemory.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(73): (vcom-1195) Cannot find expanded name "work.IMemory".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(73): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.signal_extender.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(81): (vcom-1195) Cannot find expanded name "work.signal_extender".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(81): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(88): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(88): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.registers.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(98): (vcom-1195) Cannot find expanded name "work.registers".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(98): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(114): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(114): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.alu.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(122): (vcom-1195) Cannot find expanded name "work.alu".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(122): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(135): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(135): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.dmemory.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(147): (vcom-1195) Cannot find expanded name "work.DMemory".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(147): Unknown expanded name.
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(157): VHDL Compiler exiting
# End time: 20:18:27 on May 22,2020, Elapsed time: 0:00:00
# Errors: 28, Warnings: 0
# ** Error: /opt/altera/19.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./micro_run_msim_rtl_vhdl.do line 8
# /opt/altera/19.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -2008 -work work {/home/duarte/repomipsogait/src/datapath.vhd}"
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/ctr_unit_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:32 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/ctr_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ctr_unit_tb
# -- Compiling architecture Stimulus of ctr_unit_tb
# ** Error: (vcom-11) Could not find work.controlunit.
# ** Error (suppressible): /home/duarte/repomipsogait/src/ctr_unit_tb.vhd(29): (vcom-1195) Cannot find expanded name "work.ControlUnit".
# ** Error: /home/duarte/repomipsogait/src/ctr_unit_tb.vhd(29): Unknown expanded name.
# ** Error: /home/duarte/repomipsogait/src/ctr_unit_tb.vhd(62): VHDL Compiler exiting
# End time: 20:19:32 on May 22,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/ctr_unit_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:32 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/ctr_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ctr_unit_tb
# -- Compiling architecture Stimulus of ctr_unit_tb
# ** Error: (vcom-11) Could not find work.controlunit.
# ** Error (suppressible): /home/duarte/repomipsogait/src/ctr_unit_tb.vhd(29): (vcom-1195) Cannot find expanded name "work.ControlUnit".
# ** Error: /home/duarte/repomipsogait/src/ctr_unit_tb.vhd(29): Unknown expanded name.
# ** Error: /home/duarte/repomipsogait/src/ctr_unit_tb.vhd(62): VHDL Compiler exiting
# End time: 20:19:32 on May 22,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/alu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:33 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture Behavioral of alu
# End time: 20:19:33 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/ctr_unit_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:33 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/ctr_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ctr_unit_tb
# -- Compiling architecture Stimulus of ctr_unit_tb
# ** Error: (vcom-11) Could not find work.controlunit.
# ** Error (suppressible): /home/duarte/repomipsogait/src/ctr_unit_tb.vhd(29): (vcom-1195) Cannot find expanded name "work.ControlUnit".
# ** Error: /home/duarte/repomipsogait/src/ctr_unit_tb.vhd(29): Unknown expanded name.
# ** Error: /home/duarte/repomipsogait/src/ctr_unit_tb.vhd(62): VHDL Compiler exiting
# End time: 20:19:33 on May 22,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/datapath.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:34 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture struct of datapath
# ** Error: (vcom-11) Could not find work.pc.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(64): (vcom-1195) Cannot find expanded name "work.pc".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(64): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.imemory.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(73): (vcom-1195) Cannot find expanded name "work.IMemory".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(73): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.signal_extender.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(81): (vcom-1195) Cannot find expanded name "work.signal_extender".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(81): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(88): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(88): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.registers.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(98): (vcom-1195) Cannot find expanded name "work.registers".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(98): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(114): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(114): Unknown expanded name.
# -- Loading entity alu
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(135): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(135): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.dmemory.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(147): (vcom-1195) Cannot find expanded name "work.DMemory".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(147): Unknown expanded name.
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(157): VHDL Compiler exiting
# End time: 20:19:34 on May 22,2020, Elapsed time: 0:00:00
# Errors: 25, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/datapath.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:34 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture struct of datapath
# ** Error: (vcom-11) Could not find work.pc.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(64): (vcom-1195) Cannot find expanded name "work.pc".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(64): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.imemory.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(73): (vcom-1195) Cannot find expanded name "work.IMemory".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(73): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.signal_extender.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(81): (vcom-1195) Cannot find expanded name "work.signal_extender".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(81): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(88): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(88): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.registers.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(98): (vcom-1195) Cannot find expanded name "work.registers".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(98): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(114): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(114): Unknown expanded name.
# -- Loading entity alu
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(135): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(135): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.dmemory.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(147): (vcom-1195) Cannot find expanded name "work.DMemory".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(147): Unknown expanded name.
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(157): VHDL Compiler exiting
# End time: 20:19:34 on May 22,2020, Elapsed time: 0:00:00
# Errors: 25, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/datapath_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:35 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/datapath_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath_tb
# -- Compiling architecture testbench of datapath_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity datapath
# ** Error: /home/duarte/repomipsogait/src/datapath_tb.vhd(173): (vcom-1035) Formal port "rst" has OPEN or no actual associated with it.
# ** Error: /home/duarte/repomipsogait/src/datapath_tb.vhd(175): VHDL Compiler exiting
# End time: 20:19:35 on May 22,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/DMemory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:35 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/DMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMemory
# -- Compiling architecture Behavioral of DMemory
# End time: 20:19:35 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/DMemory_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:36 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/DMemory_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMemory_tb
# -- Compiling architecture testbench of DMemory_tb
# -- Loading entity DMemory
# End time: 20:19:36 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/registers_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:37 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/registers_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registers_tb
# -- Compiling architecture TB of registers_tb
# ** Error: (vcom-11) Could not find work.registers.
# ** Error (suppressible): /home/duarte/repomipsogait/src/registers_tb.vhd(22): (vcom-1195) Cannot find expanded name "work.registers".
# ** Error: /home/duarte/repomipsogait/src/registers_tb.vhd(22): Unknown expanded name.
# ** Error (suppressible): /home/duarte/repomipsogait/src/registers_tb.vhd(49): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error (suppressible): /home/duarte/repomipsogait/src/registers_tb.vhd(50): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error (suppressible): /home/duarte/repomipsogait/src/registers_tb.vhd(54): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error (suppressible): /home/duarte/repomipsogait/src/registers_tb.vhd(55): (vcom-1272) Length of expected is 5; length of actual is 32.
# ** Error (suppressible): /home/duarte/repomipsogait/src/registers_tb.vhd(59): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error (suppressible): /home/duarte/repomipsogait/src/registers_tb.vhd(60): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error: /home/duarte/repomipsogait/src/registers_tb.vhd(64): VHDL Compiler exiting
# End time: 20:19:37 on May 22,2020, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/signal_extender.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:37 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/signal_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity signal_extender
# -- Compiling architecture Behavioral of signal_extender
# End time: 20:19:37 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/registers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:38 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registers
# -- Compiling architecture Behavioral of registers
# End time: 20:19:38 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/pc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:38 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pc
# -- Compiling architecture Behavioral of pc
# End time: 20:19:38 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/mux.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:39 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux
# -- Compiling architecture Behavioral of mux
# End time: 20:19:39 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/interconnect.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:40 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/interconnect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interconnect_tb
# -- Compiling architecture testbench of interconnect_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity datapath
# ** Error: (vcom-11) Could not find work.controlunit.
# ** Error (suppressible): /home/duarte/repomipsogait/src/interconnect.vhd(97): (vcom-1195) Cannot find expanded name "work.ControlUnit".
# ** Error: /home/duarte/repomipsogait/src/interconnect.vhd(97): Unknown expanded name.
# ** Error: /home/duarte/repomipsogait/src/interconnect.vhd(112): VHDL Compiler exiting
# End time: 20:19:40 on May 22,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/IMemory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:40 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/IMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMemory
# -- Compiling architecture Behavioral of IMemory
# End time: 20:19:40 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:42 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity ControlUnit
# -- Compiling architecture Behavioral of ControlUnit
# End time: 20:19:42 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/datapath.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:57 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture struct of datapath
# -- Loading entity pc
# -- Loading entity IMemory
# -- Loading entity signal_extender
# -- Loading entity mux
# -- Loading entity registers
# -- Loading entity alu
# -- Loading entity DMemory
# End time: 20:19:58 on May 22,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/interconnect.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:02 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/interconnect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interconnect_tb
# -- Compiling architecture testbench of interconnect_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity datapath
# -- Loading entity ControlUnit
# End time: 20:20:02 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.interconnect_tb
# vsim work.interconnect_tb 
# Start time: 20:20:04 on May 22,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.interconnect_tb(testbench)
# Loading work.datapath(struct)
# Loading work.pc(behavioral)
# Loading work.imemory(behavioral)
# Loading work.signal_extender(behavioral)
# Loading work.mux(behavioral)
# Loading work.registers(behavioral)
# Loading work.alu(behavioral)
# Loading work.dmemory(behavioral)
# Loading work.controlunit(behavioral)
add wave -position end sim:/interconnect_tb/ControlUnit_1/*
add wave -position end sim:/interconnect_tb/DUT/*
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /interconnect_tb/DUT/alu
# ** Fatal: (vsim-3734) Index value 255 is out of range 0 to 7.
#    Time: 160 ns  Iteration: 2  Process: /interconnect_tb/DUT/IMemory/line__32 File: /home/duarte/repomipsogait/src/IMemory.vhd
# Fatal error in Process line__32 at /home/duarte/repomipsogait/src/IMemory.vhd line 36
# 
# HDL call sequence:
# Stopped at /home/duarte/repomipsogait/src/IMemory.vhd 36 Process line__32
# 
run -all
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/duarte/repomipsogait/src/IMemory.vhd 36 Process line__32
# 
vcom -work work /home/duarte/repomipsogait/src/pc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:50 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pc
# -- Compiling architecture Behavioral of pc
# End time: 20:23:50 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/datapath.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:53 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture struct of datapath
# -- Loading entity pc
# -- Loading entity IMemory
# -- Loading entity signal_extender
# -- Loading entity mux
# -- Loading entity registers
# -- Loading entity alu
# -- Loading entity DMemory
# End time: 20:23:53 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/interconnect.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:55 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/interconnect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interconnect_tb
# -- Compiling architecture testbench of interconnect_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity datapath
# -- Loading entity ControlUnit
# End time: 20:23:55 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.interconnect_tb
# End time: 20:23:56 on May 22,2020, Elapsed time: 0:03:52
# Errors: 3, Warnings: 4, Suppressed Warnings: 10
# vsim work.interconnect_tb 
# Start time: 20:23:56 on May 22,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.interconnect_tb(testbench)
# Loading work.datapath(struct)
# Loading work.pc(behavioral)
# Loading work.imemory(behavioral)
# Loading work.signal_extender(behavioral)
# Loading work.mux(behavioral)
# Loading work.registers(behavioral)
# Loading work.alu(behavioral)
# Loading work.dmemory(behavioral)
# Loading work.controlunit(behavioral)
# WARNING: No extended dataflow license exists
add wave -position end sim:/interconnect_tb/DUT/*
add wave -position end sim:/interconnect_tb/ControlUnit_1/*
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /interconnect_tb/DUT/alu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 160 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 160 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 160 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 160 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 160 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 160 ns  Iteration: 4  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 160 ns  Iteration: 4  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 160 ns  Iteration: 4  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 160 ns  Iteration: 4  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 160 ns  Iteration: 4  Instance: /interconnect_tb/ControlUnit_1
vcom -work work /home/duarte/repomipsogait/src/interconnect.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:04 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/interconnect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interconnect_tb
# -- Compiling architecture testbench of interconnect_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity datapath
# -- Loading entity ControlUnit
# End time: 20:27:04 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/interconnect.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:10 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/interconnect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interconnect_tb
# -- Compiling architecture testbench of interconnect_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity datapath
# -- Loading entity ControlUnit
# End time: 20:27:10 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.interconnect_tb
# End time: 20:27:13 on May 22,2020, Elapsed time: 0:03:17
# Errors: 0, Warnings: 15, Suppressed Warnings: 10
# vsim work.interconnect_tb 
# Start time: 20:27:13 on May 22,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.interconnect_tb(testbench)
# Loading work.datapath(struct)
# Loading work.pc(behavioral)
# Loading work.imemory(behavioral)
# Loading work.signal_extender(behavioral)
# Loading work.mux(behavioral)
# Loading work.registers(behavioral)
# Loading work.alu(behavioral)
# Loading work.dmemory(behavioral)
# Loading work.controlunit(behavioral)
add wave -position end sim:/interconnect_tb/*
add wave -position end sim:/interconnect_tb/ControlUnit_1/*
add wave -position end sim:/interconnect_tb/DUT/*
add wave -position end sim:/interconnect_tb/ControlUnit_1/*
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /interconnect_tb/DUT/alu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 4  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 4  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 4  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 4  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 4  Instance: /interconnect_tb/ControlUnit_1
# Break key hit
# Simulation stop requested.
vcom -work work /home/duarte/repomipsogait/src/interconnect.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:18 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/interconnect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interconnect_tb
# -- Compiling architecture testbench of interconnect_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity datapath
# -- Loading entity ControlUnit
# End time: 20:29:19 on May 22,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.interconnect_tb
# End time: 20:29:20 on May 22,2020, Elapsed time: 0:02:07
# Errors: 0, Warnings: 14, Suppressed Warnings: 10
# vsim work.interconnect_tb 
# Start time: 20:29:20 on May 22,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.interconnect_tb(testbench)
# Loading work.datapath(struct)
# Loading work.pc(behavioral)
# Loading work.imemory(behavioral)
# Loading work.signal_extender(behavioral)
# Loading work.mux(behavioral)
# Loading work.registers(behavioral)
# Loading work.alu(behavioral)
# Loading work.dmemory(behavioral)
# Loading work.controlunit(behavioral)
# WARNING: No extended dataflow license exists
add wave -position end sim:/interconnect_tb/DUT/*
add wave -position end sim:/interconnect_tb/ControlUnit_1/*
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /interconnect_tb/DUT/alu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 4  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 4  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 4  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 4  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 4  Instance: /interconnect_tb/ControlUnit_1
# Break key hit
# Simulation stop requested.
vcom -work work /home/duarte/repomipsogait/src/IMemory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:24 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/IMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMemory
# -- Compiling architecture Behavioral of IMemory
# End time: 20:44:24 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.imemory
# End time: 20:44:26 on May 22,2020, Elapsed time: 0:15:06
# Errors: 0, Warnings: 15, Suppressed Warnings: 10
# vsim work.imemory 
# Start time: 20:44:26 on May 22,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.imemory(behavioral)
# WARNING: No extended dataflow license exists
vsim work.imemory(behavioral)
# End time: 20:44:38 on May 22,2020, Elapsed time: 0:00:12
# Errors: 0, Warnings: 1
# vsim work.imemory(behavioral) 
# Start time: 20:44:38 on May 22,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.imemory(behavioral)
# WARNING: No extended dataflow license exists
vcom -work work /home/duarte/repomipsogait/src/IMemory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:21 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/IMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMemory
# -- Compiling architecture Behavioral of IMemory
# End time: 20:45:21 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/datapath.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:27 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture struct of datapath
# -- Loading entity pc
# -- Loading entity IMemory
# -- Loading entity signal_extender
# -- Loading entity mux
# -- Loading entity registers
# -- Loading entity alu
# -- Loading entity DMemory
# End time: 20:45:27 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/interconnect.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:33 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/interconnect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interconnect_tb
# -- Compiling architecture testbench of interconnect_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity datapath
# -- Loading entity ControlUnit
# End time: 20:45:33 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:39 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity ControlUnit
# -- Compiling architecture Behavioral of ControlUnit
# End time: 20:45:39 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/interconnect.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:43 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/interconnect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interconnect_tb
# -- Compiling architecture testbench of interconnect_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity datapath
# -- Loading entity ControlUnit
# End time: 20:45:43 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.interconnect_tb
# End time: 20:45:45 on May 22,2020, Elapsed time: 0:01:07
# Errors: 0, Warnings: 1
# vsim work.interconnect_tb 
# Start time: 20:45:45 on May 22,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.interconnect_tb(testbench)
# Loading work.datapath(struct)
# Loading work.pc(behavioral)
# Loading work.imemory(behavioral)
# Loading work.signal_extender(behavioral)
# Loading work.mux(behavioral)
# Loading work.registers(behavioral)
# Loading work.alu(behavioral)
# Loading work.dmemory(behavioral)
# Loading work.controlunit(behavioral)
# WARNING: No extended dataflow license exists
add wave -position end sim:/interconnect_tb/DUT/*
add wave -position end sim:/interconnect_tb/ControlUnit_1/*
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /interconnect_tb/DUT/alu
# Break key hit
# Simulation stop requested.
