// Seed: 2540864940
module module_0 (
    input  uwire id_0,
    output uwire id_1,
    input  wor   id_2,
    output wor   id_3,
    output uwire id_4
);
  uwire id_6;
  id_7(
      1, 1 - (1), id_4, id_1
  );
  reg  id_8;
  wire id_9;
  wire id_10;
  always_ff begin
    id_8 <= 1'b0 - 1;
  end
  assign id_6 = 1;
  wire id_11;
  wire id_12, id_13;
  wire id_14;
  wire id_15, id_16;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    output wand id_2,
    inout wor id_3,
    input tri id_4,
    output supply1 id_5,
    input supply0 id_6
);
  assign id_5 = 1'b0;
  wire id_8;
  wire id_9;
  module_0(
      id_3, id_3, id_1, id_0, id_5
  );
  wire id_10 = id_9;
  wire id_11;
endmodule
