Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 26 16:57:15 2020
| Host         : DESKTOP-GMD0H7K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vgaSystem_timing_summary_routed.rpt -pb vgaSystem_timing_summary_routed.pb -rpx vgaSystem_timing_summary_routed.rpx -warn_on_violation
| Design       : vgaSystem
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.698        0.000                      0                  548        0.175        0.000                      0                  548        4.500        0.000                       0                   285  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.698        0.000                      0                  548        0.175        0.000                      0                  548        4.500        0.000                       0                   285  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/text/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 2.230ns (29.862%)  route 5.238ns (70.138%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.624     5.145    vga_sync_unit/CLK
    SLICE_X5Y18          FDRE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=27, routed)          1.214     6.815    scene1/text/t1/pixel_i_3__0_0[2]
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.186 r  scene1/text/t1/charPosition3_carry/O[0]
                         net (fo=7, routed)           1.011     8.197    vga_sync_unit/O[0]
    SLICE_X6Y8           LUT6 (Prop_lut6_I3_O)        0.299     8.496 r  vga_sync_unit/g0_b0_i_8/O
                         net (fo=3, routed)           0.477     8.973    vga_sync_unit/g0_b0_i_8_n_0
    SLICE_X6Y8           LUT3 (Prop_lut3_I1_O)        0.124     9.097 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=28, routed)          1.384    10.481    vga_sync_unit/g0_b0_i_4_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I3_O)        0.124    10.605 r  vga_sync_unit/g0_b1__0/O
                         net (fo=3, routed)           0.575    11.180    vga_sync_unit/scene1/text/t3/fontAddress0[5]
    SLICE_X8Y16          LUT4 (Prop_lut4_I0_O)        0.124    11.304 r  vga_sync_unit/fontAddress_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.304    scene1/text/t3/fontRow_reg_4[0]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.817 r  scene1/text/t3/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.817    scene1/text/t3/fontAddress_carry__0_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.036 r  scene1/text/t3/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.577    12.613    scene1/text/t3/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y6          RAMB18E1                                     r  scene1/text/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.483    14.824    scene1/text/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  scene1/text/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.737    14.311    scene1/text/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -12.613    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/text/t5/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.444ns  (logic 2.354ns (31.623%)  route 5.090ns (68.377%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.624     5.145    vga_sync_unit/CLK
    SLICE_X5Y18          FDRE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=27, routed)          1.214     6.815    scene1/text/t1/pixel_i_3__0_0[2]
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.186 r  scene1/text/t1/charPosition3_carry/O[0]
                         net (fo=7, routed)           1.011     8.197    vga_sync_unit/O[0]
    SLICE_X6Y8           LUT6 (Prop_lut6_I3_O)        0.299     8.496 r  vga_sync_unit/g0_b0_i_8/O
                         net (fo=3, routed)           0.477     8.973    vga_sync_unit/g0_b0_i_8_n_0
    SLICE_X6Y8           LUT3 (Prop_lut3_I1_O)        0.124     9.097 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=28, routed)          1.126    10.223    vga_sync_unit/g0_b0_i_4_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.347 r  vga_sync_unit/g0_b1__1/O
                         net (fo=2, routed)           0.664    11.010    vga_sync_unit/scene1/text/t5/fontAddress0[5]
    SLICE_X10Y10         LUT4 (Prop_lut4_I2_O)        0.124    11.134 r  vga_sync_unit/fontAddress_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    11.134    scene1/text/t5/fontRow_reg_3[1]
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.667 r  scene1/text/t5/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.667    scene1/text/t5/fontAddress_carry__0_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.990 r  scene1/text/t5/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.599    12.589    scene1/text/t5/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y4          RAMB18E1                                     r  scene1/text/t5/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.488    14.829    scene1/text/t5/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  scene1/text/t5/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.748    14.305    scene1/text/t5/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                         -12.589    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/text/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.424ns  (logic 2.042ns (27.504%)  route 5.382ns (72.496%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.624     5.145    vga_sync_unit/CLK
    SLICE_X5Y18          FDRE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=27, routed)          1.214     6.815    scene1/text/t1/pixel_i_3__0_0[2]
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.186 r  scene1/text/t1/charPosition3_carry/O[0]
                         net (fo=7, routed)           1.011     8.197    vga_sync_unit/O[0]
    SLICE_X6Y8           LUT6 (Prop_lut6_I3_O)        0.299     8.496 r  vga_sync_unit/g0_b0_i_8/O
                         net (fo=3, routed)           0.477     8.973    vga_sync_unit/g0_b0_i_8_n_0
    SLICE_X6Y8           LUT3 (Prop_lut3_I1_O)        0.124     9.097 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=28, routed)          1.384    10.481    vga_sync_unit/g0_b0_i_4_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I3_O)        0.124    10.605 r  vga_sync_unit/g0_b1__0/O
                         net (fo=3, routed)           0.575    11.180    vga_sync_unit/scene1/text/t3/fontAddress0[5]
    SLICE_X8Y16          LUT4 (Prop_lut4_I0_O)        0.124    11.304 r  vga_sync_unit/fontAddress_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.304    scene1/text/t3/fontRow_reg_4[0]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    11.848 r  scene1/text/t3/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.722    12.570    scene1/text/t3/FontRom/ADDRARDADDR[8]
    RAMB18_X0Y6          RAMB18E1                                     r  scene1/text/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.483    14.824    scene1/text/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  scene1/text/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.743    14.305    scene1/text/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                         -12.570    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.785ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/text/t5/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 2.141ns (29.034%)  route 5.233ns (70.966%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.624     5.145    vga_sync_unit/CLK
    SLICE_X5Y18          FDRE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=27, routed)          1.214     6.815    scene1/text/t1/pixel_i_3__0_0[2]
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.186 r  scene1/text/t1/charPosition3_carry/O[0]
                         net (fo=7, routed)           1.011     8.197    vga_sync_unit/O[0]
    SLICE_X6Y8           LUT6 (Prop_lut6_I3_O)        0.299     8.496 r  vga_sync_unit/g0_b0_i_8/O
                         net (fo=3, routed)           0.477     8.973    vga_sync_unit/g0_b0_i_8_n_0
    SLICE_X6Y8           LUT3 (Prop_lut3_I1_O)        0.124     9.097 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=28, routed)          1.126    10.223    vga_sync_unit/g0_b0_i_4_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.347 r  vga_sync_unit/g0_b1__1/O
                         net (fo=2, routed)           0.664    11.010    vga_sync_unit/scene1/text/t5/fontAddress0[5]
    SLICE_X10Y10         LUT4 (Prop_lut4_I2_O)        0.124    11.134 r  vga_sync_unit/fontAddress_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    11.134    scene1/text/t5/fontRow_reg_3[1]
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.777 r  scene1/text/t5/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.742    12.519    scene1/text/t5/FontRom/ADDRARDADDR[8]
    RAMB18_X0Y4          RAMB18E1                                     r  scene1/text/t5/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.488    14.829    scene1/text/t5/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  scene1/text/t5/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.749    14.304    scene1/text/t5/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -12.519    
  -------------------------------------------------------------------
                         slack                                  1.785    

Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/text/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.345ns  (logic 2.141ns (29.149%)  route 5.204ns (70.851%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.624     5.145    vga_sync_unit/CLK
    SLICE_X5Y18          FDRE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=27, routed)          1.214     6.815    scene1/text/t1/pixel_i_3__0_0[2]
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.186 r  scene1/text/t1/charPosition3_carry/O[0]
                         net (fo=7, routed)           1.011     8.197    vga_sync_unit/O[0]
    SLICE_X6Y8           LUT6 (Prop_lut6_I3_O)        0.299     8.496 r  vga_sync_unit/g0_b0_i_8/O
                         net (fo=3, routed)           0.477     8.973    vga_sync_unit/g0_b0_i_8_n_0
    SLICE_X6Y8           LUT3 (Prop_lut3_I1_O)        0.124     9.097 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=28, routed)          1.395    10.492    vga_sync_unit/g0_b0_i_4_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I3_O)        0.124    10.616 r  vga_sync_unit/g0_b3__0/O
                         net (fo=2, routed)           0.530    11.146    vga_sync_unit/scene1/text/t3/fontAddress0[7]
    SLICE_X8Y16          LUT4 (Prop_lut4_I2_O)        0.124    11.270 r  vga_sync_unit/fontAddress_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.270    scene1/text/t3/fontRow_reg_4[1]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.913 r  scene1/text/t3/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.578    12.490    scene1/text/t3/FontRom/ADDRARDADDR[9]
    RAMB18_X0Y6          RAMB18E1                                     r  scene1/text/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.483    14.824    scene1/text/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  scene1/text/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.749    14.299    scene1/text/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -12.490    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/text/t3/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.337ns  (logic 2.078ns (28.322%)  route 5.259ns (71.678%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.624     5.145    vga_sync_unit/CLK
    SLICE_X5Y18          FDRE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=27, routed)          1.214     6.815    scene1/text/t1/pixel_i_3__0_0[2]
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.186 r  scene1/text/t1/charPosition3_carry/O[0]
                         net (fo=7, routed)           1.011     8.197    vga_sync_unit/O[0]
    SLICE_X6Y8           LUT6 (Prop_lut6_I3_O)        0.299     8.496 r  vga_sync_unit/g0_b0_i_8/O
                         net (fo=3, routed)           0.477     8.973    vga_sync_unit/g0_b0_i_8_n_0
    SLICE_X6Y8           LUT3 (Prop_lut3_I1_O)        0.124     9.097 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=28, routed)          1.394    10.491    vga_sync_unit/g0_b0_i_4_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I3_O)        0.124    10.615 r  vga_sync_unit/g0_b5__1/O
                         net (fo=2, routed)           0.428    11.042    vga_sync_unit/scene1/text/t4/fontAddress0[9]
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124    11.166 r  vga_sync_unit/fontAddress_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    11.166    scene1/text/t4/fontRow_reg_2[1]
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.746 r  scene1/text/t4/fontAddress_carry__1/O[2]
                         net (fo=1, routed)           0.736    12.482    scene1/text/t3/FontRom/ADDRBWRADDR[9]
    RAMB18_X0Y6          RAMB18E1                                     r  scene1/text/t3/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.486    14.827    scene1/text/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  scene1/text/t3/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.744    14.307    scene1/text/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                         -12.482    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/text/t5/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 2.250ns (30.708%)  route 5.077ns (69.292%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.624     5.145    vga_sync_unit/CLK
    SLICE_X5Y18          FDRE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=27, routed)          1.214     6.815    scene1/text/t1/pixel_i_3__0_0[2]
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.186 r  scene1/text/t1/charPosition3_carry/O[0]
                         net (fo=7, routed)           1.011     8.197    vga_sync_unit/O[0]
    SLICE_X6Y8           LUT6 (Prop_lut6_I3_O)        0.299     8.496 r  vga_sync_unit/g0_b0_i_8/O
                         net (fo=3, routed)           0.477     8.973    vga_sync_unit/g0_b0_i_8_n_0
    SLICE_X6Y8           LUT3 (Prop_lut3_I1_O)        0.124     9.097 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=28, routed)          1.126    10.223    vga_sync_unit/g0_b0_i_4_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.347 r  vga_sync_unit/g0_b1__1/O
                         net (fo=2, routed)           0.664    11.010    vga_sync_unit/scene1/text/t5/fontAddress0[5]
    SLICE_X10Y10         LUT4 (Prop_lut4_I2_O)        0.124    11.134 r  vga_sync_unit/fontAddress_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    11.134    scene1/text/t5/fontRow_reg_3[1]
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.667 r  scene1/text/t5/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.667    scene1/text/t5/fontAddress_carry__0_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.886 r  scene1/text/t5/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.586    12.472    scene1/text/t5/FontRom/ADDRARDADDR[9]
    RAMB18_X0Y4          RAMB18E1                                     r  scene1/text/t5/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.488    14.829    scene1/text/t5/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  scene1/text/t5/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.737    14.316    scene1/text/t5/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                         -12.472    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/text/t5/FontRom/fontRow_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 2.076ns (28.451%)  route 5.221ns (71.549%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.624     5.145    vga_sync_unit/CLK
    SLICE_X5Y18          FDRE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=27, routed)          1.214     6.815    scene1/text/t1/pixel_i_3__0_0[2]
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.186 r  scene1/text/t1/charPosition3_carry/O[0]
                         net (fo=7, routed)           1.011     8.197    vga_sync_unit/O[0]
    SLICE_X6Y8           LUT6 (Prop_lut6_I3_O)        0.299     8.496 r  vga_sync_unit/g0_b0_i_8/O
                         net (fo=3, routed)           0.477     8.973    vga_sync_unit/g0_b0_i_8_n_0
    SLICE_X6Y8           LUT3 (Prop_lut3_I1_O)        0.124     9.097 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=28, routed)          1.126    10.223    vga_sync_unit/g0_b0_i_4_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.347 r  vga_sync_unit/g0_b1__1/O
                         net (fo=2, routed)           0.664    11.010    vga_sync_unit/scene1/text/t5/fontAddress0[5]
    SLICE_X10Y10         LUT4 (Prop_lut4_I2_O)        0.124    11.134 r  vga_sync_unit/fontAddress_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    11.134    scene1/text/t5/fontRow_reg_3[1]
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.712 r  scene1/text/t5/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.730    12.442    scene1/text/t5/FontRom/ADDRARDADDR[7]
    RAMB18_X0Y4          RAMB18E1                                     r  scene1/text/t5/FontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.488    14.829    scene1/text/t5/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  scene1/text/t5/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.743    14.310    scene1/text/t5/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                         -12.442    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/text/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.299ns  (logic 2.269ns (31.088%)  route 5.030ns (68.912%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.624     5.145    vga_sync_unit/CLK
    SLICE_X5Y18          FDRE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=27, routed)          1.214     6.815    scene1/text/t1/pixel_i_3__0_0[2]
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.186 r  scene1/text/t1/charPosition3_carry/O[0]
                         net (fo=7, routed)           1.011     8.197    vga_sync_unit/O[0]
    SLICE_X6Y8           LUT6 (Prop_lut6_I3_O)        0.299     8.496 r  vga_sync_unit/g0_b0_i_8/O
                         net (fo=3, routed)           0.477     8.973    vga_sync_unit/g0_b0_i_8_n_0
    SLICE_X6Y8           LUT3 (Prop_lut3_I1_O)        0.124     9.097 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=28, routed)          1.008    10.105    vga_sync_unit/g0_b0_i_4_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124    10.229 r  vga_sync_unit/g0_b0/O
                         net (fo=1, routed)           0.505    10.735    vga_sync_unit/scene1/text/t2/fontAddress0[4]
    SLICE_X4Y5           LUT2 (Prop_lut2_I1_O)        0.124    10.859 r  vga_sync_unit/fontAddress_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000    10.859    scene1/text/t2/fontRow_reg_1[0]
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.391 r  scene1/text/t2/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.391    scene1/text/t2/fontAddress_carry__0_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.630 r  scene1/text/t2/fontAddress_carry__1/O[2]
                         net (fo=1, routed)           0.814    12.444    scene1/text/t1/FontRom/ADDRBWRADDR[10]
    RAMB18_X0Y2          RAMB18E1                                     r  scene1/text/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.493    14.834    scene1/text/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  scene1/text/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.744    14.314    scene1/text/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                         -12.444    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/text/t3/FontRom/fontRow_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.179ns  (logic 2.197ns (30.602%)  route 4.982ns (69.398%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.624     5.145    vga_sync_unit/CLK
    SLICE_X5Y18          FDRE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=27, routed)          1.214     6.815    scene1/text/t1/pixel_i_3__0_0[2]
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.186 r  scene1/text/t1/charPosition3_carry/O[0]
                         net (fo=7, routed)           1.011     8.197    vga_sync_unit/O[0]
    SLICE_X6Y8           LUT6 (Prop_lut6_I3_O)        0.299     8.496 r  vga_sync_unit/g0_b0_i_8/O
                         net (fo=3, routed)           0.477     8.973    vga_sync_unit/g0_b0_i_8_n_0
    SLICE_X6Y8           LUT3 (Prop_lut3_I1_O)        0.124     9.097 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=28, routed)          1.215    10.312    vga_sync_unit/g0_b0_i_4_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I3_O)        0.124    10.436 r  vga_sync_unit/g0_b0__0/O
                         net (fo=3, routed)           0.628    11.064    vga_sync_unit/out[0]
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.124    11.188 r  vga_sync_unit/fontAddress_carry_i_1__3/O
                         net (fo=1, routed)           0.000    11.188    scene1/text/t3/fontRow_reg_2[2]
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.564 r  scene1/text/t3/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    11.564    scene1/text/t3/fontAddress_carry_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.887 r  scene1/text/t3/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           0.438    12.325    scene1/text/t3/FontRom/ADDRARDADDR[7]
    RAMB18_X0Y6          RAMB18E1                                     r  scene1/text/t3/FontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.483    14.824    scene1/text/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  scene1/text/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.748    14.300    scene1/text/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -12.325    
  -------------------------------------------------------------------
                         slack                                  1.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/memory_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.308%)  route 0.139ns (49.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.587     1.470    uart_fifo/uart_inst/CLK
    SLICE_X1Y30          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  uart_fifo/uart_inst/rx_data_reg[3]/Q
                         net (fo=9, routed)           0.139     1.750    uart_fifo/rx_fifo/Q[3]
    SLICE_X5Y30          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.854     1.981    uart_fifo/rx_fifo/CLK
    SLICE_X5Y30          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[6][3]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.072     1.575    uart_fifo/rx_fifo/memory_reg[6][3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/memory_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.064%)  route 0.141ns (49.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.587     1.470    uart_fifo/uart_inst/CLK
    SLICE_X1Y30          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  uart_fifo/uart_inst/rx_data_reg[0]/Q
                         net (fo=8, routed)           0.141     1.752    uart_fifo/rx_fifo/Q[0]
    SLICE_X5Y30          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.854     1.981    uart_fifo/rx_fifo/CLK
    SLICE_X5Y30          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[6][0]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.070     1.573    uart_fifo/rx_fifo/memory_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/memory_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.064%)  route 0.141ns (49.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.587     1.470    uart_fifo/uart_inst/CLK
    SLICE_X1Y30          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  uart_fifo/uart_inst/rx_data_reg[2]/Q
                         net (fo=9, routed)           0.141     1.752    uart_fifo/rx_fifo/Q[2]
    SLICE_X5Y30          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.854     1.981    uart_fifo/rx_fifo/CLK
    SLICE_X5Y30          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[6][2]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.070     1.573    uart_fifo/rx_fifo/memory_reg[6][2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 uart_fifo/tx_fifo/memory_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.584     1.467    uart_fifo/tx_fifo/CLK
    SLICE_X6Y29          FDRE                                         r  uart_fifo/tx_fifo/memory_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.164     1.631 r  uart_fifo/tx_fifo/memory_reg[4][6]/Q
                         net (fo=1, routed)           0.082     1.713    uart_fifo/tx_fifo/memory_reg_n_0_[4][6]
    SLICE_X7Y29          LUT5 (Prop_lut5_I2_O)        0.045     1.758 r  uart_fifo/tx_fifo/tx_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.758    uart_fifo/uart_inst/D[6]
    SLICE_X7Y29          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.853     1.980    uart_fifo/uart_inst/CLK
    SLICE_X7Y29          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[6]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X7Y29          FDRE (Hold_fdre_C_D)         0.091     1.571    uart_fifo/uart_inst/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 uart_fifo/tx_fifo/memory_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.559     1.442    uart_fifo/tx_fifo/CLK
    SLICE_X11Y31         FDRE                                         r  uart_fifo/tx_fifo/memory_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  uart_fifo/tx_fifo/memory_reg[4][1]/Q
                         net (fo=1, routed)           0.140     1.723    uart_fifo/tx_fifo/memory_reg_n_0_[4][1]
    SLICE_X10Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.768 r  uart_fifo/tx_fifo/tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.768    uart_fifo/uart_inst/D[1]
    SLICE_X10Y31         FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.827     1.954    uart_fifo/uart_inst/CLK
    SLICE_X10Y31         FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[1]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X10Y31         FDRE (Hold_fdre_C_D)         0.120     1.575    uart_fifo/uart_inst/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/memory_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.986%)  route 0.153ns (52.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.587     1.470    uart_fifo/uart_inst/CLK
    SLICE_X1Y30          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  uart_fifo/uart_inst/rx_data_reg[1]/Q
                         net (fo=9, routed)           0.153     1.764    uart_fifo/rx_fifo/Q[1]
    SLICE_X5Y30          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.854     1.981    uart_fifo/rx_fifo/CLK
    SLICE_X5Y30          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[6][1]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.066     1.569    uart_fifo/rx_fifo/memory_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 uart_fifo/rx_fifo/memory_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.585     1.468    uart_fifo/rx_fifo/CLK
    SLICE_X5Y30          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  uart_fifo/rx_fifo/memory_reg[6][2]/Q
                         net (fo=2, routed)           0.115     1.724    uart_fifo/rx_fifo/memory_reg[6][2]
    SLICE_X5Y29          LUT6 (Prop_lut6_I1_O)        0.045     1.769 r  uart_fifo/rx_fifo/tx_byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.769    rx_fifo/memory[2]
    SLICE_X5Y29          FDRE                                         r  tx_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.853     1.980    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  tx_byte_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.091     1.572    tx_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/memory_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.666%)  route 0.155ns (52.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.587     1.470    uart_fifo/uart_inst/CLK
    SLICE_X1Y30          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  uart_fifo/uart_inst/rx_data_reg[0]/Q
                         net (fo=8, routed)           0.155     1.766    uart_fifo/rx_fifo/Q[0]
    SLICE_X2Y29          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.855     1.982    uart_fifo/rx_fifo/CLK
    SLICE_X2Y29          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[7][0]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.085     1.568    uart_fifo/rx_fifo/memory_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_clk_divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/rx_clk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.205%)  route 0.093ns (30.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.591     1.474    uart_fifo/uart_inst/CLK
    SLICE_X2Y36          FDRE                                         r  uart_fifo/uart_inst/rx_clk_divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164     1.638 f  uart_fifo/uart_inst/rx_clk_divider_reg[10]/Q
                         net (fo=6, routed)           0.093     1.731    uart_fifo/uart_inst/rx_clk_divider[10]
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.045     1.776 r  uart_fifo/uart_inst/rx_clk_divider[0]_i_1/O
                         net (fo=1, routed)           0.000     1.776    uart_fifo/uart_inst/rx_clk_divider[0]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  uart_fifo/uart_inst/rx_clk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.861     1.988    uart_fifo/uart_inst/CLK
    SLICE_X3Y36          FDRE                                         r  uart_fifo/uart_inst/rx_clk_divider_reg[0]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.091     1.578    uart_fifo/uart_inst/rx_clk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart_fifo/rx_fifo/memory_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbControl_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.604%)  route 0.125ns (37.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.586     1.469    uart_fifo/rx_fifo/CLK
    SLICE_X2Y29          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  uart_fifo/rx_fifo/memory_reg[7][3]/Q
                         net (fo=2, routed)           0.125     1.758    uart_fifo/rx_fifo/memory_reg[7][3]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.045     1.803 r  uart_fifo/rx_fifo/kbControl[3]_i_1/O
                         net (fo=1, routed)           0.000     1.803    p_1_in[3]
    SLICE_X4Y29          FDRE                                         r  kbControl_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.853     1.980    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  kbControl_reg[3]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.091     1.593    kbControl_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    scene1/text/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    scene1/text/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6    scene1/text/t3/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6    scene1/text/t3/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    scene1/text/t5/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    scene1/text/t5/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y27    kbControl_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y27    kbControl_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y27    kbControl_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11    scene1/text/t6/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y35    uart_fifo/uart_inst/tx_clk_divider_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y35    uart_fifo/uart_inst/tx_clk_divider_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y36    uart_fifo/uart_inst/tx_clk_divider_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y36   uart_fifo/uart_inst/tx_clk_divider_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y36   uart_fifo/uart_inst/tx_clk_divider_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y36    uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y36    uart_fifo/uart_inst/tx_clk_divider_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y36   uart_fifo/uart_inst/tx_clk_divider_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y36    uart_fifo/uart_inst/tx_clk_divider_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y27    kbControl_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y27    kbControl_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y27    kbControl_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y27    kbControl_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y27    kbControl_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y29    scene1/center_x_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y29    scene1/center_x_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y29    scene1/center_x_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y29    scene1/center_x_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   scene1/center_y_reg[6]/C



