// Seed: 761021663
module module_0 #(
    parameter id_6 = 32'd54
) (
    input  id_2,
    output id_3,
    input  id_4,
    input  id_5
);
  type_9 _id_6 (
      .id_0(),
      .id_1(1),
      .id_2(id_4),
      .id_3(1),
      .id_4(1)
  );
  always
    if (0) id_4 = id_3;
    else begin
      id_4 = id_5[id_6];
    end
  logic id_7 = id_3;
  logic id_8;
endmodule
`timescale 1ps / 1 ps
