#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16e6fc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16e7150 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x16d62d0 .functor NOT 1, L_0x1757fc0, C4<0>, C4<0>, C4<0>;
L_0x1757330 .functor XOR 2, L_0x1757cd0, L_0x1757d70, C4<00>, C4<00>;
L_0x1757eb0 .functor XOR 2, L_0x1757330, L_0x1757e10, C4<00>, C4<00>;
v0x174b6a0_0 .net *"_ivl_10", 1 0, L_0x1757e10;  1 drivers
v0x174b7a0_0 .net *"_ivl_12", 1 0, L_0x1757eb0;  1 drivers
v0x174b880_0 .net *"_ivl_2", 1 0, L_0x1757c30;  1 drivers
v0x174b940_0 .net *"_ivl_4", 1 0, L_0x1757cd0;  1 drivers
v0x174ba20_0 .net *"_ivl_6", 1 0, L_0x1757d70;  1 drivers
v0x174bb50_0 .net *"_ivl_8", 1 0, L_0x1757330;  1 drivers
v0x174bc30_0 .net "a", 0 0, v0x17437a0_0;  1 drivers
v0x174bcd0_0 .net "b", 0 0, v0x1743840_0;  1 drivers
v0x174bd70_0 .net "c", 0 0, v0x17438e0_0;  1 drivers
v0x174be10_0 .var "clk", 0 0;
v0x174beb0_0 .net "d", 0 0, v0x1743a20_0;  1 drivers
v0x174bf50_0 .net "out_pos_dut", 0 0, L_0x1757740;  1 drivers
v0x174bff0_0 .net "out_pos_ref", 0 0, L_0x174d520;  1 drivers
v0x174c090_0 .net "out_sop_dut", 0 0, L_0x1752830;  1 drivers
v0x174c130_0 .net "out_sop_ref", 0 0, L_0x171df50;  1 drivers
v0x174c1d0_0 .var/2u "stats1", 223 0;
v0x174c270_0 .var/2u "strobe", 0 0;
v0x174c310_0 .net "tb_match", 0 0, L_0x1757fc0;  1 drivers
v0x174c3e0_0 .net "tb_mismatch", 0 0, L_0x16d62d0;  1 drivers
v0x174c480_0 .net "wavedrom_enable", 0 0, v0x1743cf0_0;  1 drivers
v0x174c550_0 .net "wavedrom_title", 511 0, v0x1743d90_0;  1 drivers
L_0x1757c30 .concat [ 1 1 0 0], L_0x174d520, L_0x171df50;
L_0x1757cd0 .concat [ 1 1 0 0], L_0x174d520, L_0x171df50;
L_0x1757d70 .concat [ 1 1 0 0], L_0x1757740, L_0x1752830;
L_0x1757e10 .concat [ 1 1 0 0], L_0x174d520, L_0x171df50;
L_0x1757fc0 .cmp/eeq 2, L_0x1757c30, L_0x1757eb0;
S_0x16e72e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x16e7150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16d66b0 .functor AND 1, v0x17438e0_0, v0x1743a20_0, C4<1>, C4<1>;
L_0x16d6a90 .functor NOT 1, v0x17437a0_0, C4<0>, C4<0>, C4<0>;
L_0x16d6e70 .functor NOT 1, v0x1743840_0, C4<0>, C4<0>, C4<0>;
L_0x16d70f0 .functor AND 1, L_0x16d6a90, L_0x16d6e70, C4<1>, C4<1>;
L_0x16f1c60 .functor AND 1, L_0x16d70f0, v0x17438e0_0, C4<1>, C4<1>;
L_0x171df50 .functor OR 1, L_0x16d66b0, L_0x16f1c60, C4<0>, C4<0>;
L_0x174c9a0 .functor NOT 1, v0x1743840_0, C4<0>, C4<0>, C4<0>;
L_0x174ca10 .functor OR 1, L_0x174c9a0, v0x1743a20_0, C4<0>, C4<0>;
L_0x174cb20 .functor AND 1, v0x17438e0_0, L_0x174ca10, C4<1>, C4<1>;
L_0x174cbe0 .functor NOT 1, v0x17437a0_0, C4<0>, C4<0>, C4<0>;
L_0x174ccb0 .functor OR 1, L_0x174cbe0, v0x1743840_0, C4<0>, C4<0>;
L_0x174cd20 .functor AND 1, L_0x174cb20, L_0x174ccb0, C4<1>, C4<1>;
L_0x174cea0 .functor NOT 1, v0x1743840_0, C4<0>, C4<0>, C4<0>;
L_0x174cf10 .functor OR 1, L_0x174cea0, v0x1743a20_0, C4<0>, C4<0>;
L_0x174ce30 .functor AND 1, v0x17438e0_0, L_0x174cf10, C4<1>, C4<1>;
L_0x174d0a0 .functor NOT 1, v0x17437a0_0, C4<0>, C4<0>, C4<0>;
L_0x174d1a0 .functor OR 1, L_0x174d0a0, v0x1743a20_0, C4<0>, C4<0>;
L_0x174d260 .functor AND 1, L_0x174ce30, L_0x174d1a0, C4<1>, C4<1>;
L_0x174d410 .functor XNOR 1, L_0x174cd20, L_0x174d260, C4<0>, C4<0>;
v0x16d5c00_0 .net *"_ivl_0", 0 0, L_0x16d66b0;  1 drivers
v0x16d6000_0 .net *"_ivl_12", 0 0, L_0x174c9a0;  1 drivers
v0x16d63e0_0 .net *"_ivl_14", 0 0, L_0x174ca10;  1 drivers
v0x16d67c0_0 .net *"_ivl_16", 0 0, L_0x174cb20;  1 drivers
v0x16d6ba0_0 .net *"_ivl_18", 0 0, L_0x174cbe0;  1 drivers
v0x16d6f80_0 .net *"_ivl_2", 0 0, L_0x16d6a90;  1 drivers
v0x16d7200_0 .net *"_ivl_20", 0 0, L_0x174ccb0;  1 drivers
v0x1741d10_0 .net *"_ivl_24", 0 0, L_0x174cea0;  1 drivers
v0x1741df0_0 .net *"_ivl_26", 0 0, L_0x174cf10;  1 drivers
v0x1741ed0_0 .net *"_ivl_28", 0 0, L_0x174ce30;  1 drivers
v0x1741fb0_0 .net *"_ivl_30", 0 0, L_0x174d0a0;  1 drivers
v0x1742090_0 .net *"_ivl_32", 0 0, L_0x174d1a0;  1 drivers
v0x1742170_0 .net *"_ivl_36", 0 0, L_0x174d410;  1 drivers
L_0x7f037973d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1742230_0 .net *"_ivl_38", 0 0, L_0x7f037973d018;  1 drivers
v0x1742310_0 .net *"_ivl_4", 0 0, L_0x16d6e70;  1 drivers
v0x17423f0_0 .net *"_ivl_6", 0 0, L_0x16d70f0;  1 drivers
v0x17424d0_0 .net *"_ivl_8", 0 0, L_0x16f1c60;  1 drivers
v0x17425b0_0 .net "a", 0 0, v0x17437a0_0;  alias, 1 drivers
v0x1742670_0 .net "b", 0 0, v0x1743840_0;  alias, 1 drivers
v0x1742730_0 .net "c", 0 0, v0x17438e0_0;  alias, 1 drivers
v0x17427f0_0 .net "d", 0 0, v0x1743a20_0;  alias, 1 drivers
v0x17428b0_0 .net "out_pos", 0 0, L_0x174d520;  alias, 1 drivers
v0x1742970_0 .net "out_sop", 0 0, L_0x171df50;  alias, 1 drivers
v0x1742a30_0 .net "pos0", 0 0, L_0x174cd20;  1 drivers
v0x1742af0_0 .net "pos1", 0 0, L_0x174d260;  1 drivers
L_0x174d520 .functor MUXZ 1, L_0x7f037973d018, L_0x174cd20, L_0x174d410, C4<>;
S_0x1742c70 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x16e7150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x17437a0_0 .var "a", 0 0;
v0x1743840_0 .var "b", 0 0;
v0x17438e0_0 .var "c", 0 0;
v0x1743980_0 .net "clk", 0 0, v0x174be10_0;  1 drivers
v0x1743a20_0 .var "d", 0 0;
v0x1743b10_0 .var/2u "fail", 0 0;
v0x1743bb0_0 .var/2u "fail1", 0 0;
v0x1743c50_0 .net "tb_match", 0 0, L_0x1757fc0;  alias, 1 drivers
v0x1743cf0_0 .var "wavedrom_enable", 0 0;
v0x1743d90_0 .var "wavedrom_title", 511 0;
E_0x16e5930/0 .event negedge, v0x1743980_0;
E_0x16e5930/1 .event posedge, v0x1743980_0;
E_0x16e5930 .event/or E_0x16e5930/0, E_0x16e5930/1;
S_0x1742fa0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1742c70;
 .timescale -12 -12;
v0x17431e0_0 .var/2s "i", 31 0;
E_0x16e57d0 .event posedge, v0x1743980_0;
S_0x17432e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1742c70;
 .timescale -12 -12;
v0x17434e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17435c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1742c70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1743f70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x16e7150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x174d6d0 .functor NOT 1, v0x17437a0_0, C4<0>, C4<0>, C4<0>;
L_0x174d760 .functor NOT 1, v0x1743840_0, C4<0>, C4<0>, C4<0>;
L_0x174d900 .functor AND 1, L_0x174d6d0, L_0x174d760, C4<1>, C4<1>;
L_0x174da10 .functor NOT 1, v0x17438e0_0, C4<0>, C4<0>, C4<0>;
L_0x174dbc0 .functor AND 1, L_0x174d900, L_0x174da10, C4<1>, C4<1>;
L_0x174dcd0 .functor NOT 1, v0x1743a20_0, C4<0>, C4<0>, C4<0>;
L_0x174de90 .functor AND 1, L_0x174dbc0, L_0x174dcd0, C4<1>, C4<1>;
L_0x174dfa0 .functor NOT 1, v0x17437a0_0, C4<0>, C4<0>, C4<0>;
L_0x174e170 .functor NOT 1, v0x1743840_0, C4<0>, C4<0>, C4<0>;
L_0x174e1e0 .functor AND 1, L_0x174dfa0, L_0x174e170, C4<1>, C4<1>;
L_0x174e350 .functor AND 1, L_0x174e1e0, v0x17438e0_0, C4<1>, C4<1>;
L_0x174e3c0 .functor NOT 1, v0x1743a20_0, C4<0>, C4<0>, C4<0>;
L_0x174e4a0 .functor AND 1, L_0x174e350, L_0x174e3c0, C4<1>, C4<1>;
L_0x174e5b0 .functor OR 1, L_0x174de90, L_0x174e4a0, C4<0>, C4<0>;
L_0x174e430 .functor NOT 1, v0x17437a0_0, C4<0>, C4<0>, C4<0>;
L_0x174e740 .functor AND 1, L_0x174e430, v0x1743840_0, C4<1>, C4<1>;
L_0x174e890 .functor NOT 1, v0x17438e0_0, C4<0>, C4<0>, C4<0>;
L_0x174e900 .functor AND 1, L_0x174e740, L_0x174e890, C4<1>, C4<1>;
L_0x174eab0 .functor NOT 1, v0x1743a20_0, C4<0>, C4<0>, C4<0>;
L_0x174eb20 .functor AND 1, L_0x174e900, L_0x174eab0, C4<1>, C4<1>;
L_0x174ece0 .functor OR 1, L_0x174e5b0, L_0x174eb20, C4<0>, C4<0>;
L_0x174edf0 .functor NOT 1, v0x17437a0_0, C4<0>, C4<0>, C4<0>;
L_0x174ef20 .functor AND 1, L_0x174edf0, v0x1743840_0, C4<1>, C4<1>;
L_0x174efe0 .functor AND 1, L_0x174ef20, v0x17438e0_0, C4<1>, C4<1>;
L_0x174f170 .functor NOT 1, v0x1743a20_0, C4<0>, C4<0>, C4<0>;
L_0x174f1e0 .functor AND 1, L_0x174efe0, L_0x174f170, C4<1>, C4<1>;
L_0x174f3d0 .functor OR 1, L_0x174ece0, L_0x174f1e0, C4<0>, C4<0>;
L_0x174f4e0 .functor NOT 1, v0x17437a0_0, C4<0>, C4<0>, C4<0>;
L_0x174f640 .functor AND 1, L_0x174f4e0, v0x1743840_0, C4<1>, C4<1>;
L_0x174f700 .functor AND 1, L_0x174f640, v0x17438e0_0, C4<1>, C4<1>;
L_0x174f8c0 .functor AND 1, L_0x174f700, v0x1743a20_0, C4<1>, C4<1>;
L_0x174f980 .functor OR 1, L_0x174f3d0, L_0x174f8c0, C4<0>, C4<0>;
L_0x174fba0 .functor NOT 1, v0x1743840_0, C4<0>, C4<0>, C4<0>;
L_0x174fc10 .functor AND 1, v0x17437a0_0, L_0x174fba0, C4<1>, C4<1>;
L_0x174fdf0 .functor NOT 1, v0x17438e0_0, C4<0>, C4<0>, C4<0>;
L_0x174fe60 .functor AND 1, L_0x174fc10, L_0x174fdf0, C4<1>, C4<1>;
L_0x17500a0 .functor NOT 1, v0x1743a20_0, C4<0>, C4<0>, C4<0>;
L_0x1750110 .functor AND 1, L_0x174fe60, L_0x17500a0, C4<1>, C4<1>;
L_0x174ff70 .functor OR 1, L_0x174f980, L_0x1750110, C4<0>, C4<0>;
L_0x1750360 .functor NOT 1, v0x1743840_0, C4<0>, C4<0>, C4<0>;
L_0x1750520 .functor AND 1, v0x17437a0_0, L_0x1750360, C4<1>, C4<1>;
L_0x17505e0 .functor NOT 1, v0x17438e0_0, C4<0>, C4<0>, C4<0>;
L_0x17507b0 .functor AND 1, L_0x1750520, L_0x17505e0, C4<1>, C4<1>;
L_0x17508c0 .functor AND 1, L_0x17507b0, v0x1743a20_0, C4<1>, C4<1>;
L_0x1750af0 .functor OR 1, L_0x174ff70, L_0x17508c0, C4<0>, C4<0>;
L_0x1750c00 .functor AND 1, v0x17437a0_0, v0x1743840_0, C4<1>, C4<1>;
L_0x1750df0 .functor NOT 1, v0x17438e0_0, C4<0>, C4<0>, C4<0>;
L_0x1750e60 .functor AND 1, L_0x1750c00, L_0x1750df0, C4<1>, C4<1>;
L_0x1751100 .functor NOT 1, v0x1743a20_0, C4<0>, C4<0>, C4<0>;
L_0x1751170 .functor AND 1, L_0x1750e60, L_0x1751100, C4<1>, C4<1>;
L_0x1751420 .functor OR 1, L_0x1750af0, L_0x1751170, C4<0>, C4<0>;
L_0x1751530 .functor AND 1, v0x17437a0_0, v0x1743840_0, C4<1>, C4<1>;
L_0x1751750 .functor AND 1, L_0x1751530, v0x17438e0_0, C4<1>, C4<1>;
L_0x1751a20 .functor NOT 1, v0x1743a20_0, C4<0>, C4<0>, C4<0>;
L_0x1751e60 .functor AND 1, L_0x1751750, L_0x1751a20, C4<1>, C4<1>;
L_0x1751f70 .functor OR 1, L_0x1751420, L_0x1751e60, C4<0>, C4<0>;
L_0x1752250 .functor AND 1, v0x17437a0_0, v0x1743840_0, C4<1>, C4<1>;
L_0x17524d0 .functor AND 1, L_0x1752250, v0x17438e0_0, C4<1>, C4<1>;
L_0x1752770 .functor AND 1, L_0x17524d0, v0x1743a20_0, C4<1>, C4<1>;
L_0x1752830 .functor OR 1, L_0x1751f70, L_0x1752770, C4<0>, C4<0>;
L_0x1752b80 .functor NOT 1, v0x17437a0_0, C4<0>, C4<0>, C4<0>;
L_0x1752dd0 .functor NOT 1, v0x1743840_0, C4<0>, C4<0>, C4<0>;
L_0x17530e0 .functor NOT 1, v0x1743a20_0, C4<0>, C4<0>, C4<0>;
L_0x1753380 .functor NOT 1, v0x17437a0_0, C4<0>, C4<0>, C4<0>;
L_0x17538c0 .functor NOT 1, v0x17438e0_0, C4<0>, C4<0>, C4<0>;
L_0x1753a70 .functor NOT 1, v0x1743a20_0, C4<0>, C4<0>, C4<0>;
L_0x1753e40 .functor NOT 1, v0x17437a0_0, C4<0>, C4<0>, C4<0>;
L_0x1754140 .functor NOT 1, v0x17438e0_0, C4<0>, C4<0>, C4<0>;
L_0x1754200 .functor NOT 1, v0x17437a0_0, C4<0>, C4<0>, C4<0>;
L_0x1754540 .functor NOT 1, v0x1743840_0, C4<0>, C4<0>, C4<0>;
L_0x1754be0 .functor NOT 1, v0x17438e0_0, C4<0>, C4<0>, C4<0>;
L_0x1754e20 .functor NOT 1, v0x1743840_0, C4<0>, C4<0>, C4<0>;
L_0x17554f0 .functor NOT 1, v0x17438e0_0, C4<0>, C4<0>, C4<0>;
L_0x1755660 .functor NOT 1, v0x1743a20_0, C4<0>, C4<0>, C4<0>;
L_0x1755a70 .functor NOT 1, v0x1743840_0, C4<0>, C4<0>, C4<0>;
L_0x1755e20 .functor NOT 1, v0x17438e0_0, C4<0>, C4<0>, C4<0>;
L_0x17562c0 .functor NOT 1, v0x17438e0_0, C4<0>, C4<0>, C4<0>;
L_0x1756870 .functor NOT 1, v0x1743a20_0, C4<0>, C4<0>, C4<0>;
L_0x1756ca0 .functor NOT 1, v0x1743a20_0, C4<0>, C4<0>, C4<0>;
v0x1744130_0 .net *"_ivl_0", 0 0, L_0x174d6d0;  1 drivers
v0x1744210_0 .net *"_ivl_10", 0 0, L_0x174dcd0;  1 drivers
v0x17442f0_0 .net *"_ivl_100", 0 0, L_0x1751420;  1 drivers
v0x17443e0_0 .net *"_ivl_102", 0 0, L_0x1751530;  1 drivers
v0x17444c0_0 .net *"_ivl_104", 0 0, L_0x1751750;  1 drivers
v0x17445f0_0 .net *"_ivl_106", 0 0, L_0x1751a20;  1 drivers
v0x17446d0_0 .net *"_ivl_108", 0 0, L_0x1751e60;  1 drivers
v0x17447b0_0 .net *"_ivl_110", 0 0, L_0x1751f70;  1 drivers
v0x1744890_0 .net *"_ivl_112", 0 0, L_0x1752250;  1 drivers
v0x1744a00_0 .net *"_ivl_114", 0 0, L_0x17524d0;  1 drivers
v0x1744ae0_0 .net *"_ivl_116", 0 0, L_0x1752770;  1 drivers
v0x1744bc0_0 .net *"_ivl_12", 0 0, L_0x174de90;  1 drivers
v0x1744ca0_0 .net *"_ivl_120", 0 0, L_0x174ea10;  1 drivers
v0x1744d80_0 .net *"_ivl_122", 0 0, L_0x1752bf0;  1 drivers
v0x1744e60_0 .net *"_ivl_124", 0 0, L_0x1752ce0;  1 drivers
v0x1744f40_0 .net *"_ivl_126", 0 0, L_0x1752b80;  1 drivers
v0x1745020_0 .net *"_ivl_128", 0 0, L_0x1752dd0;  1 drivers
v0x1745210_0 .net *"_ivl_130", 0 0, L_0x1753040;  1 drivers
v0x17452f0_0 .net *"_ivl_132", 0 0, L_0x17531f0;  1 drivers
v0x17453d0_0 .net *"_ivl_134", 0 0, L_0x17530e0;  1 drivers
v0x17454b0_0 .net *"_ivl_136", 0 0, L_0x17532e0;  1 drivers
v0x1745590_0 .net *"_ivl_139", 0 0, L_0x17534d0;  1 drivers
v0x1745670_0 .net *"_ivl_14", 0 0, L_0x174dfa0;  1 drivers
v0x1745750_0 .net *"_ivl_140", 0 0, L_0x1753380;  1 drivers
v0x1745830_0 .net *"_ivl_142", 0 0, L_0x1753820;  1 drivers
v0x1745910_0 .net *"_ivl_144", 0 0, L_0x17538c0;  1 drivers
v0x17459f0_0 .net *"_ivl_146", 0 0, L_0x17539d0;  1 drivers
v0x1745ad0_0 .net *"_ivl_148", 0 0, L_0x1753a70;  1 drivers
v0x1745bb0_0 .net *"_ivl_150", 0 0, L_0x1753da0;  1 drivers
v0x1745c90_0 .net *"_ivl_153", 0 0, L_0x1753fb0;  1 drivers
v0x1745d70_0 .net *"_ivl_154", 0 0, L_0x1753e40;  1 drivers
v0x1745e50_0 .net *"_ivl_156", 0 0, L_0x17540a0;  1 drivers
v0x1745f30_0 .net *"_ivl_158", 0 0, L_0x1754140;  1 drivers
v0x1746220_0 .net *"_ivl_16", 0 0, L_0x174e170;  1 drivers
v0x1746300_0 .net *"_ivl_160", 0 0, L_0x17544a0;  1 drivers
v0x17463e0_0 .net *"_ivl_162", 0 0, L_0x1754650;  1 drivers
v0x17464c0_0 .net *"_ivl_165", 0 0, L_0x17547c0;  1 drivers
v0x17465a0_0 .net *"_ivl_166", 0 0, L_0x1754200;  1 drivers
v0x1746680_0 .net *"_ivl_168", 0 0, L_0x1754540;  1 drivers
v0x1746760_0 .net *"_ivl_170", 0 0, L_0x1754b40;  1 drivers
v0x1746840_0 .net *"_ivl_172", 0 0, L_0x1754be0;  1 drivers
v0x1746920_0 .net *"_ivl_174", 0 0, L_0x1754d80;  1 drivers
v0x1746a00_0 .net *"_ivl_176", 0 0, L_0x1754f30;  1 drivers
v0x1746ae0_0 .net *"_ivl_179", 0 0, L_0x17550c0;  1 drivers
v0x1746bc0_0 .net *"_ivl_18", 0 0, L_0x174e1e0;  1 drivers
v0x1746ca0_0 .net *"_ivl_180", 0 0, L_0x1754e20;  1 drivers
v0x1746d80_0 .net *"_ivl_182", 0 0, L_0x1755450;  1 drivers
v0x1746e60_0 .net *"_ivl_184", 0 0, L_0x17554f0;  1 drivers
v0x1746f40_0 .net *"_ivl_186", 0 0, L_0x1755020;  1 drivers
v0x1747020_0 .net *"_ivl_188", 0 0, L_0x1755660;  1 drivers
v0x1747100_0 .net *"_ivl_190", 0 0, L_0x17559d0;  1 drivers
v0x17471e0_0 .net *"_ivl_193", 0 0, L_0x1755c40;  1 drivers
v0x17472c0_0 .net *"_ivl_194", 0 0, L_0x1755a70;  1 drivers
v0x17473a0_0 .net *"_ivl_196", 0 0, L_0x1755d80;  1 drivers
v0x1747480_0 .net *"_ivl_198", 0 0, L_0x1755e20;  1 drivers
v0x1747560_0 .net *"_ivl_2", 0 0, L_0x174d760;  1 drivers
v0x1747640_0 .net *"_ivl_20", 0 0, L_0x174e350;  1 drivers
v0x1747720_0 .net *"_ivl_200", 0 0, L_0x1756220;  1 drivers
v0x1747800_0 .net *"_ivl_202", 0 0, L_0x17563d0;  1 drivers
v0x17478e0_0 .net *"_ivl_205", 0 0, L_0x1755ee0;  1 drivers
v0x17479c0_0 .net *"_ivl_206", 0 0, L_0x1756640;  1 drivers
v0x1747aa0_0 .net *"_ivl_208", 0 0, L_0x17562c0;  1 drivers
v0x1747b80_0 .net *"_ivl_210", 0 0, L_0x17567d0;  1 drivers
v0x1747c60_0 .net *"_ivl_212", 0 0, L_0x1756870;  1 drivers
v0x1747d40_0 .net *"_ivl_214", 0 0, L_0x1756c00;  1 drivers
v0x1748230_0 .net *"_ivl_217", 0 0, L_0x1756eb0;  1 drivers
v0x1748310_0 .net *"_ivl_218", 0 0, L_0x1756ff0;  1 drivers
v0x17483f0_0 .net *"_ivl_22", 0 0, L_0x174e3c0;  1 drivers
v0x17484d0_0 .net *"_ivl_220", 0 0, L_0x17571a0;  1 drivers
v0x17485b0_0 .net *"_ivl_222", 0 0, L_0x1756ca0;  1 drivers
v0x1748690_0 .net *"_ivl_224", 0 0, L_0x1757290;  1 drivers
v0x1748770_0 .net *"_ivl_227", 0 0, L_0x1757560;  1 drivers
v0x1748850_0 .net *"_ivl_228", 0 0, L_0x17576a0;  1 drivers
v0x1748930_0 .net *"_ivl_230", 0 0, L_0x1757870;  1 drivers
v0x1748a10_0 .net *"_ivl_232", 0 0, L_0x1757960;  1 drivers
v0x1748af0_0 .net *"_ivl_24", 0 0, L_0x174e4a0;  1 drivers
v0x1748bd0_0 .net *"_ivl_26", 0 0, L_0x174e5b0;  1 drivers
v0x1748cb0_0 .net *"_ivl_28", 0 0, L_0x174e430;  1 drivers
v0x1748d90_0 .net *"_ivl_30", 0 0, L_0x174e740;  1 drivers
v0x1748e70_0 .net *"_ivl_32", 0 0, L_0x174e890;  1 drivers
v0x1748f50_0 .net *"_ivl_34", 0 0, L_0x174e900;  1 drivers
v0x1749030_0 .net *"_ivl_36", 0 0, L_0x174eab0;  1 drivers
v0x1749110_0 .net *"_ivl_38", 0 0, L_0x174eb20;  1 drivers
v0x17491f0_0 .net *"_ivl_4", 0 0, L_0x174d900;  1 drivers
v0x17492d0_0 .net *"_ivl_40", 0 0, L_0x174ece0;  1 drivers
v0x17493b0_0 .net *"_ivl_42", 0 0, L_0x174edf0;  1 drivers
v0x1749490_0 .net *"_ivl_44", 0 0, L_0x174ef20;  1 drivers
v0x1749570_0 .net *"_ivl_46", 0 0, L_0x174efe0;  1 drivers
v0x1749650_0 .net *"_ivl_48", 0 0, L_0x174f170;  1 drivers
v0x1749730_0 .net *"_ivl_50", 0 0, L_0x174f1e0;  1 drivers
v0x1749810_0 .net *"_ivl_52", 0 0, L_0x174f3d0;  1 drivers
v0x17498f0_0 .net *"_ivl_54", 0 0, L_0x174f4e0;  1 drivers
v0x17499d0_0 .net *"_ivl_56", 0 0, L_0x174f640;  1 drivers
v0x1749ab0_0 .net *"_ivl_58", 0 0, L_0x174f700;  1 drivers
v0x1749b90_0 .net *"_ivl_6", 0 0, L_0x174da10;  1 drivers
v0x1749c70_0 .net *"_ivl_60", 0 0, L_0x174f8c0;  1 drivers
v0x1749d50_0 .net *"_ivl_62", 0 0, L_0x174f980;  1 drivers
v0x1749e30_0 .net *"_ivl_64", 0 0, L_0x174fba0;  1 drivers
v0x1749f10_0 .net *"_ivl_66", 0 0, L_0x174fc10;  1 drivers
v0x1749ff0_0 .net *"_ivl_68", 0 0, L_0x174fdf0;  1 drivers
v0x174a0d0_0 .net *"_ivl_70", 0 0, L_0x174fe60;  1 drivers
v0x174a1b0_0 .net *"_ivl_72", 0 0, L_0x17500a0;  1 drivers
v0x174a290_0 .net *"_ivl_74", 0 0, L_0x1750110;  1 drivers
v0x174a370_0 .net *"_ivl_76", 0 0, L_0x174ff70;  1 drivers
v0x174a450_0 .net *"_ivl_78", 0 0, L_0x1750360;  1 drivers
v0x174a530_0 .net *"_ivl_8", 0 0, L_0x174dbc0;  1 drivers
v0x174a610_0 .net *"_ivl_80", 0 0, L_0x1750520;  1 drivers
v0x174a6f0_0 .net *"_ivl_82", 0 0, L_0x17505e0;  1 drivers
v0x174a7d0_0 .net *"_ivl_84", 0 0, L_0x17507b0;  1 drivers
v0x174a8b0_0 .net *"_ivl_86", 0 0, L_0x17508c0;  1 drivers
v0x174a990_0 .net *"_ivl_88", 0 0, L_0x1750af0;  1 drivers
v0x174aa70_0 .net *"_ivl_90", 0 0, L_0x1750c00;  1 drivers
v0x174ab50_0 .net *"_ivl_92", 0 0, L_0x1750df0;  1 drivers
v0x174ac30_0 .net *"_ivl_94", 0 0, L_0x1750e60;  1 drivers
v0x174ad10_0 .net *"_ivl_96", 0 0, L_0x1751100;  1 drivers
v0x174adf0_0 .net *"_ivl_98", 0 0, L_0x1751170;  1 drivers
v0x174aed0_0 .net "a", 0 0, v0x17437a0_0;  alias, 1 drivers
v0x174af70_0 .net "b", 0 0, v0x1743840_0;  alias, 1 drivers
v0x174b060_0 .net "c", 0 0, v0x17438e0_0;  alias, 1 drivers
v0x174b150_0 .net "d", 0 0, v0x1743a20_0;  alias, 1 drivers
v0x174b240_0 .net "out_pos", 0 0, L_0x1757740;  alias, 1 drivers
v0x174b300_0 .net "out_sop", 0 0, L_0x1752830;  alias, 1 drivers
L_0x174ea10 .arith/sum 1, v0x17437a0_0, v0x1743840_0;
L_0x1752bf0 .arith/sum 1, L_0x174ea10, v0x17438e0_0;
L_0x1752ce0 .arith/sum 1, L_0x1752bf0, v0x1743a20_0;
L_0x1753040 .arith/sum 1, L_0x1752b80, L_0x1752dd0;
L_0x17531f0 .arith/sum 1, L_0x1753040, v0x17438e0_0;
L_0x17532e0 .arith/sum 1, L_0x17531f0, L_0x17530e0;
L_0x17534d0 .arith/mult 1, L_0x1752ce0, L_0x17532e0;
L_0x1753820 .arith/sum 1, L_0x1753380, v0x1743840_0;
L_0x17539d0 .arith/sum 1, L_0x1753820, L_0x17538c0;
L_0x1753da0 .arith/sum 1, L_0x17539d0, L_0x1753a70;
L_0x1753fb0 .arith/mult 1, L_0x17534d0, L_0x1753da0;
L_0x17540a0 .arith/sum 1, L_0x1753e40, v0x1743840_0;
L_0x17544a0 .arith/sum 1, L_0x17540a0, L_0x1754140;
L_0x1754650 .arith/sum 1, L_0x17544a0, v0x1743a20_0;
L_0x17547c0 .arith/mult 1, L_0x1753fb0, L_0x1754650;
L_0x1754b40 .arith/sum 1, L_0x1754200, L_0x1754540;
L_0x1754d80 .arith/sum 1, L_0x1754b40, L_0x1754be0;
L_0x1754f30 .arith/sum 1, L_0x1754d80, v0x1743a20_0;
L_0x17550c0 .arith/mult 1, L_0x17547c0, L_0x1754f30;
L_0x1755450 .arith/sum 1, v0x17437a0_0, L_0x1754e20;
L_0x1755020 .arith/sum 1, L_0x1755450, L_0x17554f0;
L_0x17559d0 .arith/sum 1, L_0x1755020, L_0x1755660;
L_0x1755c40 .arith/mult 1, L_0x17550c0, L_0x17559d0;
L_0x1755d80 .arith/sum 1, v0x17437a0_0, L_0x1755a70;
L_0x1756220 .arith/sum 1, L_0x1755d80, L_0x1755e20;
L_0x17563d0 .arith/sum 1, L_0x1756220, v0x1743a20_0;
L_0x1755ee0 .arith/mult 1, L_0x1755c40, L_0x17563d0;
L_0x1756640 .arith/sum 1, v0x17437a0_0, v0x1743840_0;
L_0x17567d0 .arith/sum 1, L_0x1756640, L_0x17562c0;
L_0x1756c00 .arith/sum 1, L_0x17567d0, L_0x1756870;
L_0x1756eb0 .arith/mult 1, L_0x1755ee0, L_0x1756c00;
L_0x1756ff0 .arith/sum 1, v0x17437a0_0, v0x1743840_0;
L_0x17571a0 .arith/sum 1, L_0x1756ff0, v0x17438e0_0;
L_0x1757290 .arith/sum 1, L_0x17571a0, L_0x1756ca0;
L_0x1757560 .arith/mult 1, L_0x1756eb0, L_0x1757290;
L_0x17576a0 .arith/sum 1, v0x17437a0_0, v0x1743840_0;
L_0x1757870 .arith/sum 1, L_0x17576a0, v0x17438e0_0;
L_0x1757960 .arith/sum 1, L_0x1757870, v0x1743a20_0;
L_0x1757740 .arith/mult 1, L_0x1757560, L_0x1757960;
S_0x174b480 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x16e7150;
 .timescale -12 -12;
E_0x16cb9f0 .event anyedge, v0x174c270_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x174c270_0;
    %nor/r;
    %assign/vec4 v0x174c270_0, 0;
    %wait E_0x16cb9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1742c70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1743b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1743bb0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1742c70;
T_4 ;
    %wait E_0x16e5930;
    %load/vec4 v0x1743c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1743b10_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1742c70;
T_5 ;
    %wait E_0x16e57d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1743a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17438e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1743840_0, 0;
    %assign/vec4 v0x17437a0_0, 0;
    %wait E_0x16e57d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1743a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17438e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1743840_0, 0;
    %assign/vec4 v0x17437a0_0, 0;
    %wait E_0x16e57d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1743a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17438e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1743840_0, 0;
    %assign/vec4 v0x17437a0_0, 0;
    %wait E_0x16e57d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1743a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17438e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1743840_0, 0;
    %assign/vec4 v0x17437a0_0, 0;
    %wait E_0x16e57d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1743a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17438e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1743840_0, 0;
    %assign/vec4 v0x17437a0_0, 0;
    %wait E_0x16e57d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1743a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17438e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1743840_0, 0;
    %assign/vec4 v0x17437a0_0, 0;
    %wait E_0x16e57d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1743a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17438e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1743840_0, 0;
    %assign/vec4 v0x17437a0_0, 0;
    %wait E_0x16e57d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1743a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17438e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1743840_0, 0;
    %assign/vec4 v0x17437a0_0, 0;
    %wait E_0x16e57d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1743a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17438e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1743840_0, 0;
    %assign/vec4 v0x17437a0_0, 0;
    %wait E_0x16e57d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1743a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17438e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1743840_0, 0;
    %assign/vec4 v0x17437a0_0, 0;
    %wait E_0x16e57d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1743a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17438e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1743840_0, 0;
    %assign/vec4 v0x17437a0_0, 0;
    %wait E_0x16e57d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1743a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17438e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1743840_0, 0;
    %assign/vec4 v0x17437a0_0, 0;
    %wait E_0x16e57d0;
    %load/vec4 v0x1743b10_0;
    %store/vec4 v0x1743bb0_0, 0, 1;
    %fork t_1, S_0x1742fa0;
    %jmp t_0;
    .scope S_0x1742fa0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17431e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x17431e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x16e57d0;
    %load/vec4 v0x17431e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1743a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17438e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1743840_0, 0;
    %assign/vec4 v0x17437a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17431e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17431e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1742c70;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16e5930;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1743a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17438e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1743840_0, 0;
    %assign/vec4 v0x17437a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1743b10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1743bb0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x16e7150;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174be10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174c270_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x16e7150;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x174be10_0;
    %inv;
    %store/vec4 v0x174be10_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x16e7150;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1743980_0, v0x174c3e0_0, v0x174bc30_0, v0x174bcd0_0, v0x174bd70_0, v0x174beb0_0, v0x174c130_0, v0x174c090_0, v0x174bff0_0, v0x174bf50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x16e7150;
T_9 ;
    %load/vec4 v0x174c1d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x174c1d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x174c1d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x174c1d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x174c1d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x174c1d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x174c1d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x174c1d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x174c1d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x174c1d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x16e7150;
T_10 ;
    %wait E_0x16e5930;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x174c1d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174c1d0_0, 4, 32;
    %load/vec4 v0x174c310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x174c1d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174c1d0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x174c1d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174c1d0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x174c130_0;
    %load/vec4 v0x174c130_0;
    %load/vec4 v0x174c090_0;
    %xor;
    %load/vec4 v0x174c130_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x174c1d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174c1d0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x174c1d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174c1d0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x174bff0_0;
    %load/vec4 v0x174bff0_0;
    %load/vec4 v0x174bf50_0;
    %xor;
    %load/vec4 v0x174bff0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x174c1d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174c1d0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x174c1d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174c1d0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/ece241_2013_q2/iter10/response4/top_module.sv";
