

================================================================
== Vitis HLS Report for 'rxEventMerger'
================================================================
* Date:           Tue Jul 19 06:14:30 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.168 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      18|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      50|    -|
|Register         |        -|     -|     583|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     583|      68|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op22_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op24_write_state3    |       and|   0|  0|   2|           1|           1|
    |tmp_i_264_nbreadreq_fu_42_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_28_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  18|           9|           8|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done                           |   9|          2|    1|          2|
    |rxEng2eventEng_setEvent_blk_n     |   9|          2|    1|          2|
    |rxEng2eventEng_setEvent_din       |  14|          3|  224|        672|
    |rxEng_fsmEventFifo_blk_n          |   9|          2|    1|          2|
    |rxEng_metaHandlerEventFifo_blk_n  |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  50|         11|  228|        680|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                       |    1|   0|    1|          0|
    |ap_done_reg                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |    1|   0|    1|          0|
    |rxEng_fsmEventFifo_read_reg_80  |  128|   0|  128|          0|
    |tmp_i_264_reg_76                |    1|   0|    1|          0|
    |tmp_i_reg_67                    |    1|   0|    1|          0|
    |tmp_i_reg_67_pp0_iter1_reg      |    1|   0|    1|          0|
    |tmp_reg_71                      |  224|   0|  224|          0|
    |tmp_reg_71_pp0_iter1_reg        |  224|   0|  224|          0|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           |  583|   0|  583|          0|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+----------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+------------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|               rxEventMerger|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|               rxEventMerger|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|               rxEventMerger|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|               rxEventMerger|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|               rxEventMerger|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|               rxEventMerger|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|               rxEventMerger|  return value|
|rxEng_metaHandlerEventFifo_dout     |   in|  224|     ap_fifo|  rxEng_metaHandlerEventFifo|       pointer|
|rxEng_metaHandlerEventFifo_empty_n  |   in|    1|     ap_fifo|  rxEng_metaHandlerEventFifo|       pointer|
|rxEng_metaHandlerEventFifo_read     |  out|    1|     ap_fifo|  rxEng_metaHandlerEventFifo|       pointer|
|rxEng_fsmEventFifo_dout             |   in|  128|     ap_fifo|          rxEng_fsmEventFifo|       pointer|
|rxEng_fsmEventFifo_empty_n          |   in|    1|     ap_fifo|          rxEng_fsmEventFifo|       pointer|
|rxEng_fsmEventFifo_read             |  out|    1|     ap_fifo|          rxEng_fsmEventFifo|       pointer|
|rxEng2eventEng_setEvent_din         |  out|  224|     ap_fifo|     rxEng2eventEng_setEvent|       pointer|
|rxEng2eventEng_setEvent_full_n      |   in|    1|     ap_fifo|     rxEng2eventEng_setEvent|       pointer|
|rxEng2eventEng_setEvent_write       |  out|    1|     ap_fifo|     rxEng2eventEng_setEvent|       pointer|
+------------------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i224 %rxEng2eventEng_setEvent, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i224 %rxEng2eventEng_setEvent, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i224 %rxEng2eventEng_setEvent, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rxEng_fsmEventFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rxEng_fsmEventFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rxEng_fsmEventFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i224 %rxEng_metaHandlerEventFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i224 %rxEng_metaHandlerEventFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i224 %rxEng_metaHandlerEventFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rxEng_fsmEventFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i224 %rxEng_metaHandlerEventFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i224 %rxEng2eventEng_setEvent, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln1743 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:1743]   --->   Operation 16 'specpipeline' 'specpipeline_ln1743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i224P0A, i224 %rxEng_metaHandlerEventFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 17 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 224> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln1748 = br i1 %tmp_i, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:1748]   --->   Operation 18 'br' 'br_ln1748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.16ns)   --->   "%tmp = read i224 @_ssdm_op_Read.ap_fifo.volatile.i224P0A, i224 %rxEng_metaHandlerEventFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'read' 'tmp' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 224> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_i_264 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rxEng_fsmEventFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 20 'nbreadreq' 'tmp_i_264' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln1752 = br i1 %tmp_i_264, void %rxEventMerger.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:1752]   --->   Operation 21 'br' 'br_ln1752' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.16ns)   --->   "%rxEng_fsmEventFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rxEng_fsmEventFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'rxEng_fsmEventFifo_read' <Predicate = (!tmp_i & tmp_i_264)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 0.98>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i128 %rxEng_fsmEventFifo_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 23 'zext' 'zext_ln174' <Predicate = (!tmp_i & tmp_i_264)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.98ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i224P0A, i224 %rxEng2eventEng_setEvent, i224 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 24 'write' 'write_ln174' <Predicate = (!tmp_i & tmp_i_264)> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 224> <Depth = 512> <FIFO>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln1755 = br void %rxEventMerger.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:1755]   --->   Operation 25 'br' 'br_ln1755' <Predicate = (!tmp_i & tmp_i_264)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.98ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i224P0A, i224 %rxEng2eventEng_setEvent, i224 %tmp" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 26 'write' 'write_ln174' <Predicate = (tmp_i)> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 224> <Depth = 512> <FIFO>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln1751 = br void %rxEventMerger.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:1751]   --->   Operation 27 'br' 'br_ln1751' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rxEng_metaHandlerEventFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rxEng2eventEng_setEvent]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rxEng_fsmEventFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface) [ 0000]
specinterface_ln0       (specinterface) [ 0000]
specinterface_ln0       (specinterface) [ 0000]
specinterface_ln0       (specinterface) [ 0000]
specinterface_ln0       (specinterface) [ 0000]
specinterface_ln0       (specinterface) [ 0000]
specinterface_ln0       (specinterface) [ 0000]
specinterface_ln0       (specinterface) [ 0000]
specinterface_ln0       (specinterface) [ 0000]
specinterface_ln0       (specinterface) [ 0000]
specinterface_ln0       (specinterface) [ 0000]
specinterface_ln0       (specinterface) [ 0000]
specpipeline_ln1743     (specpipeline ) [ 0000]
tmp_i                   (nbreadreq    ) [ 0111]
br_ln1748               (br           ) [ 0000]
tmp                     (read         ) [ 0111]
tmp_i_264               (nbreadreq    ) [ 0111]
br_ln1752               (br           ) [ 0000]
rxEng_fsmEventFifo_read (read         ) [ 0101]
zext_ln174              (zext         ) [ 0000]
write_ln174             (write        ) [ 0000]
br_ln1755               (br           ) [ 0000]
write_ln174             (write        ) [ 0000]
br_ln1751               (br           ) [ 0000]
ret_ln0                 (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rxEng_metaHandlerEventFifo">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_metaHandlerEventFifo"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rxEng2eventEng_setEvent">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng2eventEng_setEvent"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rxEng_fsmEventFifo">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_fsmEventFifo"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i224P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i224P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i224P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="tmp_i_nbreadreq_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="0" index="1" bw="224" slack="0"/>
<pin id="31" dir="0" index="2" bw="1" slack="0"/>
<pin id="32" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="tmp_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="224" slack="0"/>
<pin id="38" dir="0" index="1" bw="224" slack="0"/>
<pin id="39" dir="1" index="2" bw="224" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="tmp_i_264_nbreadreq_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="128" slack="0"/>
<pin id="45" dir="0" index="2" bw="1" slack="0"/>
<pin id="46" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_264/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="rxEng_fsmEventFifo_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="128" slack="0"/>
<pin id="52" dir="0" index="1" bw="128" slack="0"/>
<pin id="53" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxEng_fsmEventFifo_read/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="224" slack="0"/>
<pin id="59" dir="0" index="2" bw="224" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 write_ln174/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="zext_ln174_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="128" slack="1"/>
<pin id="65" dir="1" index="1" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/3 "/>
</bind>
</comp>

<comp id="67" class="1005" name="tmp_i_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="1"/>
<pin id="69" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="71" class="1005" name="tmp_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="224" slack="2"/>
<pin id="73" dir="1" index="1" bw="224" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="76" class="1005" name="tmp_i_264_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="1"/>
<pin id="78" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_264 "/>
</bind>
</comp>

<comp id="80" class="1005" name="rxEng_fsmEventFifo_read_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="128" slack="1"/>
<pin id="82" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="rxEng_fsmEventFifo_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="18" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="35"><net_src comp="16" pin="0"/><net_sink comp="28" pin=2"/></net>

<net id="40"><net_src comp="20" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="22" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="16" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="54"><net_src comp="24" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="26" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="63" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="70"><net_src comp="28" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="74"><net_src comp="36" pin="2"/><net_sink comp="71" pin=0"/></net>

<net id="75"><net_src comp="71" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="79"><net_src comp="42" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="50" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="63" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rxEng_metaHandlerEventFifo | {}
	Port: rxEng2eventEng_setEvent | {3 }
	Port: rxEng_fsmEventFifo | {}
 - Input state : 
	Port: rxEventMerger : rxEng_metaHandlerEventFifo | {1 }
	Port: rxEventMerger : rxEng2eventEng_setEvent | {}
	Port: rxEventMerger : rxEng_fsmEventFifo | {2 }
  - Chain level:
	State 1
	State 2
	State 3
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|
| Operation|           Functional Unit          |
|----------|------------------------------------|
| nbreadreq|        tmp_i_nbreadreq_fu_28       |
|          |      tmp_i_264_nbreadreq_fu_42     |
|----------|------------------------------------|
|   read   |           tmp_read_fu_36           |
|          | rxEng_fsmEventFifo_read_read_fu_50 |
|----------|------------------------------------|
|   write  |           grp_write_fu_56          |
|----------|------------------------------------|
|   zext   |          zext_ln174_fu_63          |
|----------|------------------------------------|
|   Total  |                                    |
|----------|------------------------------------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|rxEng_fsmEventFifo_read_reg_80|   128  |
|       tmp_i_264_reg_76       |    1   |
|         tmp_i_reg_67         |    1   |
|          tmp_reg_71          |   224  |
+------------------------------+--------+
|             Total            |   354  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_56 |  p2  |   2  |  224 |   448  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   448  ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   354  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   354  |    9   |
+-----------+--------+--------+--------+
