$date
	Fri Nov 22 14:39:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 2 ! y [1:0] $end
$var reg 4 " x [3:0] $end
$scope module uut $end
$var wire 4 # x [3:0] $end
$var reg 2 $ y [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b1 #
b1 "
b0 !
$end
#10
b1 !
b1 $
b10 "
b10 #
#20
b10 !
b10 $
b100 "
b100 #
#30
b11 !
b11 $
b1000 "
b1000 #
#40
bx !
bx $
b0 "
b0 #
#50
b1010 "
b1010 #
#60
