{"vsim_step": "True", "vsim_duration": "10ms", "lib_name": "work", "lib_top_level_entity": "MyProject", "time_delay": 0.2, "SW_key": ["0", "9", "8", "7", "6", "5", "4", "3", "2", "1"], "KEY_key": ["p", "o", "i", "u"],"quit_key": "q", "step_key": "s","forward_key": "f", "step_state": "False", "target_path": "C:\\dsd\\", "modelsim_path": "C:\\intelFPGA_lite\\18.1\\modelsim_ase\\win32aloem\\"}