{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 09:22:58 2017 " "Info: Processing started: Tue Mar 28 09:22:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 register vga:vga\|hcnt\[13\] register vga:vga\|vcnt\[31\] 18.034 ns " "Info: Slack time is 18.034 ns for clock \"pll:pll\|altpll:altpll_component\|_clk0\" between source register \"vga:vga\|hcnt\[13\]\" and destination register \"vga:vga\|vcnt\[31\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "143.55 MHz 6.966 ns " "Info: Fmax is 143.55 MHz (period= 6.966 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.783 ns + Largest register register " "Info: + Largest register to register requirement is 24.783 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 22.642 ns " "Info: + Latch edge is 22.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll\|altpll:altpll_component\|_clk0 25.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll\|altpll:altpll_component\|_clk0 25.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns + Largest " "Info: + Largest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.647 ns + Shortest register " "Info: + Shortest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 65 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 65; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.647 ns vga:vga\|vcnt\[31\] 3 REG LCFF_X46_Y14_N31 2 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X46_Y14_N31; Fanout = 2; REG Node = 'vga:vga\|vcnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl vga:vga|vcnt[31] } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.110 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga:vga|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga:vga|vcnt[31] {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 source 2.650 ns - Longest register " "Info: - Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to source register is 2.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 65 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 65; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.650 ns vga:vga\|hcnt\[13\] 3 REG LCFF_X40_Y16_N27 3 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X40_Y16_N27; Fanout = 3; REG Node = 'vga:vga\|hcnt\[13\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl vga:vga|hcnt[13] } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.26 % ) " "Info: Total cell delay = 0.537 ns ( 20.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.113 ns ( 79.74 % ) " "Info: Total interconnect delay = 2.113 ns ( 79.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga:vga|hcnt[13] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga:vga|hcnt[13] {} } { 0.000ns 1.091ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga:vga|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga:vga|vcnt[31] {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga:vga|hcnt[13] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga:vga|hcnt[13] {} } { 0.000ns 1.091ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga:vga|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga:vga|vcnt[31] {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga:vga|hcnt[13] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga:vga|hcnt[13] {} } { 0.000ns 1.091ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.749 ns - Longest register register " "Info: - Longest register to register delay is 6.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:vga\|hcnt\[13\] 1 REG LCFF_X40_Y16_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y16_N27; Fanout = 3; REG Node = 'vga:vga\|hcnt\[13\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:vga|hcnt[13] } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.275 ns) 1.615 ns vga:vga\|rgb30\[20\]~4 2 COMB LCCOMB_X41_Y15_N14 1 " "Info: 2: + IC(1.340 ns) + CELL(0.275 ns) = 1.615 ns; Loc. = LCCOMB_X41_Y15_N14; Fanout = 1; COMB Node = 'vga:vga\|rgb30\[20\]~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { vga:vga|hcnt[13] vga:vga|rgb30[20]~4 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 2.138 ns vga:vga\|rgb30\[20\]~5 3 COMB LCCOMB_X41_Y15_N0 2 " "Info: 3: + IC(0.248 ns) + CELL(0.275 ns) = 2.138 ns; Loc. = LCCOMB_X41_Y15_N0; Fanout = 2; COMB Node = 'vga:vga\|rgb30\[20\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { vga:vga|rgb30[20]~4 vga:vga|rgb30[20]~5 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 2.546 ns vga:vga\|Equal1~3 4 COMB LCCOMB_X41_Y15_N22 9 " "Info: 4: + IC(0.258 ns) + CELL(0.150 ns) = 2.546 ns; Loc. = LCCOMB_X41_Y15_N22; Fanout = 9; COMB Node = 'vga:vga\|Equal1~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { vga:vga|rgb30[20]~5 vga:vga|Equal1~3 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.414 ns) 3.874 ns vga:vga\|Add0~1 5 COMB LCCOMB_X46_Y15_N0 2 " "Info: 5: + IC(0.914 ns) + CELL(0.414 ns) = 3.874 ns; Loc. = LCCOMB_X46_Y15_N0; Fanout = 2; COMB Node = 'vga:vga\|Add0~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { vga:vga|Equal1~3 vga:vga|Add0~1 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.945 ns vga:vga\|Add0~3 6 COMB LCCOMB_X46_Y15_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.945 ns; Loc. = LCCOMB_X46_Y15_N2; Fanout = 2; COMB Node = 'vga:vga\|Add0~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga:vga|Add0~1 vga:vga|Add0~3 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.016 ns vga:vga\|Add0~5 7 COMB LCCOMB_X46_Y15_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.016 ns; Loc. = LCCOMB_X46_Y15_N4; Fanout = 2; COMB Node = 'vga:vga\|Add0~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga:vga|Add0~3 vga:vga|Add0~5 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.087 ns vga:vga\|Add0~7 8 COMB LCCOMB_X46_Y15_N6 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.087 ns; Loc. = LCCOMB_X46_Y15_N6; Fanout = 2; COMB Node = 'vga:vga\|Add0~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga:vga|Add0~5 vga:vga|Add0~7 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.158 ns vga:vga\|Add0~9 9 COMB LCCOMB_X46_Y15_N8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.158 ns; Loc. = LCCOMB_X46_Y15_N8; Fanout = 2; COMB Node = 'vga:vga\|Add0~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga:vga|Add0~7 vga:vga|Add0~9 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.229 ns vga:vga\|Add0~11 10 COMB LCCOMB_X46_Y15_N10 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.229 ns; Loc. = LCCOMB_X46_Y15_N10; Fanout = 2; COMB Node = 'vga:vga\|Add0~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga:vga|Add0~9 vga:vga|Add0~11 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.300 ns vga:vga\|Add0~13 11 COMB LCCOMB_X46_Y15_N12 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.300 ns; Loc. = LCCOMB_X46_Y15_N12; Fanout = 2; COMB Node = 'vga:vga\|Add0~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga:vga|Add0~11 vga:vga|Add0~13 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.459 ns vga:vga\|Add0~15 12 COMB LCCOMB_X46_Y15_N14 2 " "Info: 12: + IC(0.000 ns) + CELL(0.159 ns) = 4.459 ns; Loc. = LCCOMB_X46_Y15_N14; Fanout = 2; COMB Node = 'vga:vga\|Add0~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { vga:vga|Add0~13 vga:vga|Add0~15 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.530 ns vga:vga\|Add0~17 13 COMB LCCOMB_X46_Y15_N16 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.530 ns; Loc. = LCCOMB_X46_Y15_N16; Fanout = 2; COMB Node = 'vga:vga\|Add0~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga:vga|Add0~15 vga:vga|Add0~17 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.601 ns vga:vga\|Add0~19 14 COMB LCCOMB_X46_Y15_N18 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.601 ns; Loc. = LCCOMB_X46_Y15_N18; Fanout = 2; COMB Node = 'vga:vga\|Add0~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga:vga|Add0~17 vga:vga|Add0~19 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.672 ns vga:vga\|Add0~21 15 COMB LCCOMB_X46_Y15_N20 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.672 ns; Loc. = LCCOMB_X46_Y15_N20; Fanout = 2; COMB Node = 'vga:vga\|Add0~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga:vga|Add0~19 vga:vga|Add0~21 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.743 ns vga:vga\|Add0~23 16 COMB LCCOMB_X46_Y15_N22 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.743 ns; Loc. = LCCOMB_X46_Y15_N22; Fanout = 2; COMB Node = 'vga:vga\|Add0~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga:vga|Add0~21 vga:vga|Add0~23 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.814 ns vga:vga\|Add0~25 17 COMB LCCOMB_X46_Y15_N24 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 4.814 ns; Loc. = LCCOMB_X46_Y15_N24; Fanout = 2; COMB Node = 'vga:vga\|Add0~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga:vga|Add0~23 vga:vga|Add0~25 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.885 ns vga:vga\|Add0~27 18 COMB LCCOMB_X46_Y15_N26 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 4.885 ns; Loc. = LCCOMB_X46_Y15_N26; Fanout = 2; COMB Node = 'vga:vga\|Add0~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga:vga|Add0~25 vga:vga|Add0~27 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.956 ns vga:vga\|Add0~29 19 COMB LCCOMB_X46_Y15_N28 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 4.956 ns; Loc. = LCCOMB_X46_Y15_N28; Fanout = 2; COMB Node = 'vga:vga\|Add0~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga:vga|Add0~27 vga:vga|Add0~29 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 5.102 ns vga:vga\|Add0~31 20 COMB LCCOMB_X46_Y15_N30 2 " "Info: 20: + IC(0.000 ns) + CELL(0.146 ns) = 5.102 ns; Loc. = LCCOMB_X46_Y15_N30; Fanout = 2; COMB Node = 'vga:vga\|Add0~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { vga:vga|Add0~29 vga:vga|Add0~31 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.173 ns vga:vga\|Add0~33 21 COMB LCCOMB_X46_Y14_N0 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 5.173 ns; Loc. = LCCOMB_X46_Y14_N0; Fanout = 2; COMB Node = 'vga:vga\|Add0~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga:vga|Add0~31 vga:vga|Add0~33 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.244 ns vga:vga\|Add0~35 22 COMB LCCOMB_X46_Y14_N2 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 5.244 ns; Loc. = LCCOMB_X46_Y14_N2; Fanout = 2; COMB Node = 'vga:vga\|Add0~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga:vga|Add0~33 vga:vga|Add0~35 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.315 ns vga:vga\|Add0~37 23 COMB LCCOMB_X46_Y14_N4 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 5.315 ns; Loc. = LCCOMB_X46_Y14_N4; Fanout = 2; COMB Node = 'vga:vga\|Add0~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga:vga|Add0~35 vga:vga|Add0~37 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.386 ns vga:vga\|Add0~39 24 COMB LCCOMB_X46_Y14_N6 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 5.386 ns; Loc. = LCCOMB_X46_Y14_N6; Fanout = 2; COMB Node = 'vga:vga\|Add0~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga:vga|Add0~37 vga:vga|Add0~39 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.457 ns vga:vga\|Add0~41 25 COMB LCCOMB_X46_Y14_N8 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 5.457 ns; Loc. = LCCOMB_X46_Y14_N8; Fanout = 2; COMB Node = 'vga:vga\|Add0~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga:vga|Add0~39 vga:vga|Add0~41 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.528 ns vga:vga\|Add0~43 26 COMB LCCOMB_X46_Y14_N10 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 5.528 ns; Loc. = LCCOMB_X46_Y14_N10; Fanout = 2; COMB Node = 'vga:vga\|Add0~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga:vga|Add0~41 vga:vga|Add0~43 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.599 ns vga:vga\|Add0~45 27 COMB LCCOMB_X46_Y14_N12 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 5.599 ns; Loc. = LCCOMB_X46_Y14_N12; Fanout = 2; COMB Node = 'vga:vga\|Add0~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga:vga|Add0~43 vga:vga|Add0~45 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.758 ns vga:vga\|Add0~47 28 COMB LCCOMB_X46_Y14_N14 2 " "Info: 28: + IC(0.000 ns) + CELL(0.159 ns) = 5.758 ns; Loc. = LCCOMB_X46_Y14_N14; Fanout = 2; COMB Node = 'vga:vga\|Add0~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { vga:vga|Add0~45 vga:vga|Add0~47 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.829 ns vga:vga\|Add0~49 29 COMB LCCOMB_X46_Y14_N16 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 5.829 ns; Loc. = LCCOMB_X46_Y14_N16; Fanout = 2; COMB Node = 'vga:vga\|Add0~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga:vga|Add0~47 vga:vga|Add0~49 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.900 ns vga:vga\|Add0~51 30 COMB LCCOMB_X46_Y14_N18 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 5.900 ns; Loc. = LCCOMB_X46_Y14_N18; Fanout = 2; COMB Node = 'vga:vga\|Add0~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga:vga|Add0~49 vga:vga|Add0~51 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.971 ns vga:vga\|Add0~53 31 COMB LCCOMB_X46_Y14_N20 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 5.971 ns; Loc. = LCCOMB_X46_Y14_N20; Fanout = 2; COMB Node = 'vga:vga\|Add0~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga:vga|Add0~51 vga:vga|Add0~53 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.042 ns vga:vga\|Add0~55 32 COMB LCCOMB_X46_Y14_N22 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 6.042 ns; Loc. = LCCOMB_X46_Y14_N22; Fanout = 2; COMB Node = 'vga:vga\|Add0~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga:vga|Add0~53 vga:vga|Add0~55 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.113 ns vga:vga\|Add0~57 33 COMB LCCOMB_X46_Y14_N24 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 6.113 ns; Loc. = LCCOMB_X46_Y14_N24; Fanout = 2; COMB Node = 'vga:vga\|Add0~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga:vga|Add0~55 vga:vga|Add0~57 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.184 ns vga:vga\|Add0~59 34 COMB LCCOMB_X46_Y14_N26 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 6.184 ns; Loc. = LCCOMB_X46_Y14_N26; Fanout = 2; COMB Node = 'vga:vga\|Add0~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga:vga|Add0~57 vga:vga|Add0~59 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.255 ns vga:vga\|Add0~61 35 COMB LCCOMB_X46_Y14_N28 1 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 6.255 ns; Loc. = LCCOMB_X46_Y14_N28; Fanout = 1; COMB Node = 'vga:vga\|Add0~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga:vga|Add0~59 vga:vga|Add0~61 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.665 ns vga:vga\|Add0~62 36 COMB LCCOMB_X46_Y14_N30 1 " "Info: 36: + IC(0.000 ns) + CELL(0.410 ns) = 6.665 ns; Loc. = LCCOMB_X46_Y14_N30; Fanout = 1; COMB Node = 'vga:vga\|Add0~62'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { vga:vga|Add0~61 vga:vga|Add0~62 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.749 ns vga:vga\|vcnt\[31\] 37 REG LCFF_X46_Y14_N31 2 " "Info: 37: + IC(0.000 ns) + CELL(0.084 ns) = 6.749 ns; Loc. = LCFF_X46_Y14_N31; Fanout = 2; REG Node = 'vga:vga\|vcnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga:vga|Add0~62 vga:vga|vcnt[31] } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.989 ns ( 59.11 % ) " "Info: Total cell delay = 3.989 ns ( 59.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.760 ns ( 40.89 % ) " "Info: Total interconnect delay = 2.760 ns ( 40.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.749 ns" { vga:vga|hcnt[13] vga:vga|rgb30[20]~4 vga:vga|rgb30[20]~5 vga:vga|Equal1~3 vga:vga|Add0~1 vga:vga|Add0~3 vga:vga|Add0~5 vga:vga|Add0~7 vga:vga|Add0~9 vga:vga|Add0~11 vga:vga|Add0~13 vga:vga|Add0~15 vga:vga|Add0~17 vga:vga|Add0~19 vga:vga|Add0~21 vga:vga|Add0~23 vga:vga|Add0~25 vga:vga|Add0~27 vga:vga|Add0~29 vga:vga|Add0~31 vga:vga|Add0~33 vga:vga|Add0~35 vga:vga|Add0~37 vga:vga|Add0~39 vga:vga|Add0~41 vga:vga|Add0~43 vga:vga|Add0~45 vga:vga|Add0~47 vga:vga|Add0~49 vga:vga|Add0~51 vga:vga|Add0~53 vga:vga|Add0~55 vga:vga|Add0~57 vga:vga|Add0~59 vga:vga|Add0~61 vga:vga|Add0~62 vga:vga|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.749 ns" { vga:vga|hcnt[13] {} vga:vga|rgb30[20]~4 {} vga:vga|rgb30[20]~5 {} vga:vga|Equal1~3 {} vga:vga|Add0~1 {} vga:vga|Add0~3 {} vga:vga|Add0~5 {} vga:vga|Add0~7 {} vga:vga|Add0~9 {} vga:vga|Add0~11 {} vga:vga|Add0~13 {} vga:vga|Add0~15 {} vga:vga|Add0~17 {} vga:vga|Add0~19 {} vga:vga|Add0~21 {} vga:vga|Add0~23 {} vga:vga|Add0~25 {} vga:vga|Add0~27 {} vga:vga|Add0~29 {} vga:vga|Add0~31 {} vga:vga|Add0~33 {} vga:vga|Add0~35 {} vga:vga|Add0~37 {} vga:vga|Add0~39 {} vga:vga|Add0~41 {} vga:vga|Add0~43 {} vga:vga|Add0~45 {} vga:vga|Add0~47 {} vga:vga|Add0~49 {} vga:vga|Add0~51 {} vga:vga|Add0~53 {} vga:vga|Add0~55 {} vga:vga|Add0~57 {} vga:vga|Add0~59 {} vga:vga|Add0~61 {} vga:vga|Add0~62 {} vga:vga|vcnt[31] {} } { 0.000ns 1.340ns 0.248ns 0.258ns 0.914ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga:vga|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga:vga|vcnt[31] {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga:vga|hcnt[13] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga:vga|hcnt[13] {} } { 0.000ns 1.091ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.749 ns" { vga:vga|hcnt[13] vga:vga|rgb30[20]~4 vga:vga|rgb30[20]~5 vga:vga|Equal1~3 vga:vga|Add0~1 vga:vga|Add0~3 vga:vga|Add0~5 vga:vga|Add0~7 vga:vga|Add0~9 vga:vga|Add0~11 vga:vga|Add0~13 vga:vga|Add0~15 vga:vga|Add0~17 vga:vga|Add0~19 vga:vga|Add0~21 vga:vga|Add0~23 vga:vga|Add0~25 vga:vga|Add0~27 vga:vga|Add0~29 vga:vga|Add0~31 vga:vga|Add0~33 vga:vga|Add0~35 vga:vga|Add0~37 vga:vga|Add0~39 vga:vga|Add0~41 vga:vga|Add0~43 vga:vga|Add0~45 vga:vga|Add0~47 vga:vga|Add0~49 vga:vga|Add0~51 vga:vga|Add0~53 vga:vga|Add0~55 vga:vga|Add0~57 vga:vga|Add0~59 vga:vga|Add0~61 vga:vga|Add0~62 vga:vga|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.749 ns" { vga:vga|hcnt[13] {} vga:vga|rgb30[20]~4 {} vga:vga|rgb30[20]~5 {} vga:vga|Equal1~3 {} vga:vga|Add0~1 {} vga:vga|Add0~3 {} vga:vga|Add0~5 {} vga:vga|Add0~7 {} vga:vga|Add0~9 {} vga:vga|Add0~11 {} vga:vga|Add0~13 {} vga:vga|Add0~15 {} vga:vga|Add0~17 {} vga:vga|Add0~19 {} vga:vga|Add0~21 {} vga:vga|Add0~23 {} vga:vga|Add0~25 {} vga:vga|Add0~27 {} vga:vga|Add0~29 {} vga:vga|Add0~31 {} vga:vga|Add0~33 {} vga:vga|Add0~35 {} vga:vga|Add0~37 {} vga:vga|Add0~39 {} vga:vga|Add0~41 {} vga:vga|Add0~43 {} vga:vga|Add0~45 {} vga:vga|Add0~47 {} vga:vga|Add0~49 {} vga:vga|Add0~51 {} vga:vga|Add0~53 {} vga:vga|Add0~55 {} vga:vga|Add0~57 {} vga:vga|Add0~59 {} vga:vga|Add0~61 {} vga:vga|Add0~62 {} vga:vga|vcnt[31] {} } { 0.000ns 1.340ns 0.248ns 0.258ns 0.914ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 register vga:vga\|vcnt\[31\] register vga:vga\|vcnt\[31\] 531 ps " "Info: Minimum slack time is 531 ps for clock \"pll:pll\|altpll:altpll_component\|_clk0\" between source register \"vga:vga\|vcnt\[31\]\" and destination register \"vga:vga\|vcnt\[31\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns + Shortest register register " "Info: + Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:vga\|vcnt\[31\] 1 REG LCFF_X46_Y14_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y14_N31; Fanout = 2; REG Node = 'vga:vga\|vcnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:vga|vcnt[31] } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns vga:vga\|Add0~62 2 COMB LCCOMB_X46_Y14_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X46_Y14_N30; Fanout = 1; COMB Node = 'vga:vga\|Add0~62'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { vga:vga|vcnt[31] vga:vga|Add0~62 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns vga:vga\|vcnt\[31\] 3 REG LCFF_X46_Y14_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X46_Y14_N31; Fanout = 2; REG Node = 'vga:vga\|vcnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga:vga|Add0~62 vga:vga|vcnt[31] } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { vga:vga|vcnt[31] vga:vga|Add0~62 vga:vga|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { vga:vga|vcnt[31] {} vga:vga|Add0~62 {} vga:vga|vcnt[31] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll\|altpll:altpll_component\|_clk0 25.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll\|altpll:altpll_component\|_clk0 25.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.647 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 65 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 65; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.647 ns vga:vga\|vcnt\[31\] 3 REG LCFF_X46_Y14_N31 2 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X46_Y14_N31; Fanout = 2; REG Node = 'vga:vga\|vcnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl vga:vga|vcnt[31] } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.110 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga:vga|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga:vga|vcnt[31] {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 source 2.647 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to source register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 65 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 65; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.647 ns vga:vga\|vcnt\[31\] 3 REG LCFF_X46_Y14_N31 2 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X46_Y14_N31; Fanout = 2; REG Node = 'vga:vga\|vcnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl vga:vga|vcnt[31] } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.110 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga:vga|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga:vga|vcnt[31] {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga:vga|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga:vga|vcnt[31] {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga:vga|vcnt[31] {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga:vga|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga:vga|vcnt[31] {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga:vga|vcnt[31] {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { vga:vga|vcnt[31] vga:vga|Add0~62 vga:vga|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { vga:vga|vcnt[31] {} vga:vga|Add0~62 {} vga:vga|vcnt[31] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga:vga|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga:vga|vcnt[31] {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga:vga|vcnt[31] {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk vsync vga:vga\|vcnt\[21\] 11.686 ns register " "Info: tco from clock \"clk\" to destination pin \"vsync\" through register \"vga:vga\|vcnt\[21\]\" is 11.686 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll:pll\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"clk\" and output clock \"pll:pll\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/top.v" 3 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 source 2.647 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to source register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 65 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 65; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.647 ns vga:vga\|vcnt\[21\] 3 REG LCFF_X46_Y14_N11 3 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X46_Y14_N11; Fanout = 3; REG Node = 'vga:vga\|vcnt\[21\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl vga:vga|vcnt[21] } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.110 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga:vga|vcnt[21] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga:vga|vcnt[21] {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.147 ns + Longest register pin " "Info: + Longest register to pin delay is 11.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:vga\|vcnt\[21\] 1 REG LCFF_X46_Y14_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y14_N11; Fanout = 3; REG Node = 'vga:vga\|vcnt\[21\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:vga|vcnt[21] } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.398 ns) 1.124 ns vga:vga\|always0~2 2 COMB LCCOMB_X45_Y14_N0 1 " "Info: 2: + IC(0.726 ns) + CELL(0.398 ns) = 1.124 ns; Loc. = LCCOMB_X45_Y14_N0; Fanout = 1; COMB Node = 'vga:vga\|always0~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { vga:vga|vcnt[21] vga:vga|always0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.410 ns) 2.270 ns vga:vga\|always0~5 3 COMB LCCOMB_X45_Y15_N24 1 " "Info: 3: + IC(0.736 ns) + CELL(0.410 ns) = 2.270 ns; Loc. = LCCOMB_X45_Y15_N24; Fanout = 1; COMB Node = 'vga:vga\|always0~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { vga:vga|always0~2 vga:vga|always0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.408 ns) 2.956 ns vga:vga\|always0~7 4 COMB LCCOMB_X45_Y15_N18 2 " "Info: 4: + IC(0.278 ns) + CELL(0.408 ns) = 2.956 ns; Loc. = LCCOMB_X45_Y15_N18; Fanout = 2; COMB Node = 'vga:vga\|always0~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { vga:vga|always0~5 vga:vga|always0~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.420 ns) 3.650 ns vga:vga\|LessThan1~0 5 COMB LCCOMB_X45_Y15_N10 6 " "Info: 5: + IC(0.274 ns) + CELL(0.420 ns) = 3.650 ns; Loc. = LCCOMB_X45_Y15_N10; Fanout = 6; COMB Node = 'vga:vga\|LessThan1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { vga:vga|always0~7 vga:vga|LessThan1~0 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.438 ns) 4.393 ns vga:vga\|LessThan1~1 6 COMB LCCOMB_X45_Y15_N4 1 " "Info: 6: + IC(0.305 ns) + CELL(0.438 ns) = 4.393 ns; Loc. = LCCOMB_X45_Y15_N4; Fanout = 1; COMB Node = 'vga:vga\|LessThan1~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { vga:vga|LessThan1~0 vga:vga|LessThan1~1 } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/vga.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.956 ns) + CELL(2.798 ns) 11.147 ns vsync 7 PIN PIN_D8 0 " "Info: 7: + IC(3.956 ns) + CELL(2.798 ns) = 11.147 ns; Loc. = PIN_D8; Fanout = 0; PIN Node = 'vsync'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.754 ns" { vga:vga|LessThan1~1 vsync } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga/top.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.872 ns ( 43.71 % ) " "Info: Total cell delay = 4.872 ns ( 43.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.275 ns ( 56.29 % ) " "Info: Total interconnect delay = 6.275 ns ( 56.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.147 ns" { vga:vga|vcnt[21] vga:vga|always0~2 vga:vga|always0~5 vga:vga|always0~7 vga:vga|LessThan1~0 vga:vga|LessThan1~1 vsync } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.147 ns" { vga:vga|vcnt[21] {} vga:vga|always0~2 {} vga:vga|always0~5 {} vga:vga|always0~7 {} vga:vga|LessThan1~0 {} vga:vga|LessThan1~1 {} vsync {} } { 0.000ns 0.726ns 0.736ns 0.278ns 0.274ns 0.305ns 3.956ns } { 0.000ns 0.398ns 0.410ns 0.408ns 0.420ns 0.438ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga:vga|vcnt[21] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga:vga|vcnt[21] {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.147 ns" { vga:vga|vcnt[21] vga:vga|always0~2 vga:vga|always0~5 vga:vga|always0~7 vga:vga|LessThan1~0 vga:vga|LessThan1~1 vsync } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.147 ns" { vga:vga|vcnt[21] {} vga:vga|always0~2 {} vga:vga|always0~5 {} vga:vga|always0~7 {} vga:vga|LessThan1~0 {} vga:vga|LessThan1~1 {} vsync {} } { 0.000ns 0.726ns 0.736ns 0.278ns 0.274ns 0.305ns 3.956ns } { 0.000ns 0.398ns 0.410ns 0.408ns 0.420ns 0.438ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 28 09:22:59 2017 " "Info: Processing ended: Tue Mar 28 09:22:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
