$date
	Sat Jul 27 19:50:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module push_tb $end
$var wire 1 ! m_cw $end
$var wire 1 " m_acw $end
$var reg 1 # clk $end
$var reg 1 $ press $end
$var reg 1 % rst $end
$scope module ut $end
$var wire 1 # CLK $end
$var wire 1 $ PRESS $end
$var wire 1 % RST $end
$var parameter 1 & D_Lock $end
$var parameter 1 ' D_Unlock $end
$var reg 1 " M_ACW $end
$var reg 1 ! M_CW $end
$var reg 1 ( STATE $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
1'
0&
$end
#0
$dumpvars
x(
0%
0$
0#
x"
x!
$end
#5000
0(
1#
#10000
0#
#15000
0"
0!
1#
#20000
0#
1$
#25000
1"
1(
1#
#30000
0#
0$
#35000
0"
1#
#40000
0#
#45000
1#
#50000
0#
1$
#55000
1!
0(
1#
#60000
0#
0$
#65000
0!
1#
#70000
0#
1$
#75000
1"
1(
1#
#80000
0#
#85000
1!
0(
0"
1#
#90000
0#
0$
#95000
0!
1#
#100000
0#
#105000
1#
#110000
0#
