<html><body><samp><pre>
<!@TC:1537836814>
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4BVJD33

# Mon Sep 24 19:53:34 2018

#Implementation: impl1

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1537836814> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1537836814> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1537836814> | Setting time resolution to ps
@N: : <a href="C:\Users\asdf1\Documents\DigitalDesign\Practica5DSD\OSCH.vhd:6:7:6:18:@N::@XP_MSG">OSCH.vhd(6)</a><!@TM:1537836814> | Top entity is set to contadorBCD.
File C:\Users\asdf1\Documents\DigitalDesign\Practica5DSD\OSCH.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\asdf1\Documents\DigitalDesign\Practica5DSD\OSCH.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Practica5DSD\OSCH.vhd:6:7:6:18:@N:CD630:@XP_MSG">OSCH.vhd(6)</a><!@TM:1537836814> | Synthesizing work.contadorbcd.test_osc.
<font color=#A52A2A>@W:<a href="@W:CD276:@XP_HELP">CD276</a> : <a href="C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd:2297:8:2297:16:@W:CD276:@XP_MSG">machxo2.vhd(2297)</a><!@TM:1537836814> | Map for port sedstdby of component osch not found</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd:2291:10:2291:14:@N:CD630:@XP_MSG">machxo2.vhd(2291)</a><!@TM:1537836814> | Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Post processing for work.contadorbcd.test_osc

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 24 19:53:34 2018

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1537836814> | Running in 64-bit mode 
File C:\Users\asdf1\Documents\DigitalDesign\Practica5DSD\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 24 19:53:34 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 24 19:53:34 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1537836814>
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1537836816> | Running in 64-bit mode 
File C:\Users\asdf1\Documents\DigitalDesign\Practica5DSD\impl1\synwork\Practica5_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 24 19:53:36 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1537836814>
Pre-mapping Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1537836814>
# Mon Sep 24 19:53:36 2018

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1537836817> | No constraint file specified. 
Linked File: <a href="C:\Users\asdf1\Documents\DigitalDesign\Practica5DSD\impl1\Practica5_impl1_scck.rpt:@XP_FILE">Practica5_impl1_scck.rpt</a>
Printing clock  summary report in "C:\Users\asdf1\Documents\DigitalDesign\Practica5DSD\impl1\Practica5_impl1_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1537836817> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1537836817> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1537836817> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist contadorBCD

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                     Requested     Requested     Clock                                               Clock                   Clock
Level     Clock                                     Frequency     Period        Type                                                Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       contadorBCD|clk_0_inferred_clock          26.6 MHz      37.594        inferred                                            Inferred_clkgroup_0     26   
1 .         contadorBCD|blink_LED_derived_clock     26.6 MHz      37.594        derived (from contadorBCD|clk_0_inferred_clock)     Inferred_clkgroup_0     4    
=================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\asdf1\documents\digitaldesign\practica5dsd\osch.vhd:61:2:61:4:@W:MT529:@XP_MSG">osch.vhd(61)</a><!@TM:1537836817> | Found inferred clock contadorBCD|clk_0_inferred_clock which controls 26 sequential elements including clk_low. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Sep 24 19:53:37 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1537836814>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1537836814>
# Mon Sep 24 19:53:37 2018

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1537836819> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1537836819> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    31.46ns		  21 /        30

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1537836819> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1537836819> | Automatically generated clock contadorBCD|blink_LED_derived_clock is not used and is being removed 


@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
0 instances converted, 30 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:OSCInst0@|E:clk_low@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       OSCInst0            OSCH                   30         clk_low             Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 141MB)

Writing Analyst data base C:\Users\asdf1\Documents\DigitalDesign\Practica5DSD\impl1\synwork\Practica5_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1537836819> | Writing EDF file: C:\Users\asdf1\Documents\DigitalDesign\Practica5DSD\impl1\Practica5_impl1.edi 
M-2017.03L-SP1-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1537836819> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 145MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1537836819> | Found inferred clock contadorBCD|clk_0_inferred_clock with period 37.59ns. Please declare a user-defined clock on object "n:clk_0"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Mon Sep 24 19:53:38 2018
#


Top view:               contadorBCD
Requested Frequency:    26.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1537836819> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1537836819> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 30.263

                                     Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                       Frequency     Frequency     Period        Period        Slack      Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------
contadorBCD|clk_0_inferred_clock     26.6 MHz      136.4 MHz     37.594        7.331         30.263     inferred     Inferred_clkgroup_0
System                               1.0 MHz       NA            1000.000      NA            NA         system       system_clkgroup    
========================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------
contadorBCD|clk_0_inferred_clock  contadorBCD|clk_0_inferred_clock  |  37.594      30.263  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: contadorBCD|clk_0_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

               Starting                                                                Arrival           
Instance       Reference                            Type        Pin     Net            Time        Slack 
               Clock                                                                                     
---------------------------------------------------------------------------------------------------------
count[9]       contadorBCD|clk_0_inferred_clock     FD1S3IX     Q       count[9]       1.044       30.263
count[10]      contadorBCD|clk_0_inferred_clock     FD1S3IX     Q       count[10]      1.044       30.263
count[11]      contadorBCD|clk_0_inferred_clock     FD1S3AX     Q       count[11]      1.044       30.263
count[14]      contadorBCD|clk_0_inferred_clock     FD1S3AX     Q       count[14]      1.044       30.263
count[15]      contadorBCD|clk_0_inferred_clock     FD1S3AX     Q       count[15]      1.044       30.263
count[16]      contadorBCD|clk_0_inferred_clock     FD1S3AX     Q       count[16]      1.044       30.263
count[12]      contadorBCD|clk_0_inferred_clock     FD1S3IX     Q       count[12]      1.044       31.280
count[13]      contadorBCD|clk_0_inferred_clock     FD1S3IX     Q       count[13]      1.044       31.280
s_count[1]     contadorBCD|clk_0_inferred_clock     FD1P3DX     Q       conta_c[1]     1.188       31.351
s_count[2]     contadorBCD|clk_0_inferred_clock     FD1P3DX     Q       conta_c[2]     1.188       31.351
=========================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

              Starting                                                                              Required           
Instance      Reference                            Type        Pin     Net                          Time         Slack 
              Clock                                                                                                    
-----------------------------------------------------------------------------------------------------------------------
count[0]      contadorBCD|clk_0_inferred_clock     FD1S3IX     CD      P_blink_LED\.un2_count_i     36.791       30.263
count[9]      contadorBCD|clk_0_inferred_clock     FD1S3IX     CD      P_blink_LED\.un2_count_i     36.791       30.263
count[10]     contadorBCD|clk_0_inferred_clock     FD1S3IX     CD      P_blink_LED\.un2_count_i     36.791       30.263
count[12]     contadorBCD|clk_0_inferred_clock     FD1S3IX     CD      P_blink_LED\.un2_count_i     36.791       30.263
count[13]     contadorBCD|clk_0_inferred_clock     FD1S3IX     CD      P_blink_LED\.un2_count_i     36.791       30.263
count[17]     contadorBCD|clk_0_inferred_clock     FD1S3IX     CD      P_blink_LED\.un2_count_i     36.791       30.263
count[18]     contadorBCD|clk_0_inferred_clock     FD1S3IX     CD      P_blink_LED\.un2_count_i     36.791       30.263
count[19]     contadorBCD|clk_0_inferred_clock     FD1S3IX     CD      P_blink_LED\.un2_count_i     36.791       30.263
count[21]     contadorBCD|clk_0_inferred_clock     FD1S3IX     CD      P_blink_LED\.un2_count_i     36.791       30.263
count[22]     contadorBCD|clk_0_inferred_clock     FD1S3IX     CD      P_blink_LED\.un2_count_i     36.791       30.263
=======================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\asdf1\Documents\DigitalDesign\Practica5DSD\impl1\Practica5_impl1.srr:srsfC:\Users\asdf1\Documents\DigitalDesign\Practica5DSD\impl1\Practica5_impl1.srs:fp:22006:23878:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      37.594
    - Setup time:                            0.803
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         36.791

    - Propagation time:                      6.528
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     30.263

    Number of logic level(s):                5
    Starting point:                          count[9] / Q
    Ending point:                            count[0] / CD
    The start point is clocked by            contadorBCD|clk_0_inferred_clock [rising] on pin CK
    The end   point is clocked by            contadorBCD|clk_0_inferred_clock [rising] on pin CK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
count[9]                                FD1S3IX      Q        Out     1.044     1.044       -         
count[9]                                Net          -        -       -         -           2         
P_blink_LED\.un2_countlto11             ORCALUT4     A        In      0.000     1.044       -         
P_blink_LED\.un2_countlto11             ORCALUT4     Z        Out     1.017     2.061       -         
P_blink_LED\.un2_countlt13              Net          -        -       -         -           1         
P_blink_LED\.un2_countlto16             ORCALUT4     A        In      0.000     2.061       -         
P_blink_LED\.un2_countlto16             ORCALUT4     Z        Out     1.017     3.077       -         
P_blink_LED\.un2_countlt19              Net          -        -       -         -           1         
P_blink_LED\.un2_countlto19             ORCALUT4     A        In      0.000     3.077       -         
P_blink_LED\.un2_countlto19             ORCALUT4     Z        Out     1.017     4.094       -         
P_blink_LED\.un2_countlt20              Net          -        -       -         -           1         
P_blink_LED\.un2_countlto22             ORCALUT4     A        In      0.000     4.094       -         
P_blink_LED\.un2_countlto22             ORCALUT4     Z        Out     1.153     5.247       -         
P_blink_LED\.un2_countlt23              Net          -        -       -         -           3         
P_blink_LED\.un2_countlto22_RNIU39T     ORCALUT4     A        In      0.000     5.247       -         
P_blink_LED\.un2_countlto22_RNIU39T     ORCALUT4     Z        Out     1.281     6.528       -         
P_blink_LED\.un2_count_i                Net          -        -       -         -           11        
count[0]                                FD1S3IX      CD       In      0.000     6.528       -         
======================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report</a>
Part: lcmxo2_7000he-5

Register bits: 30 of 6864 (0%)
PIC Latch:       0
I/O cells:       16


Details:
CCU2D:          16
FD1P3DX:        4
FD1S3AX:        15
FD1S3IX:        11
GSR:            1
IB:             7
INV:            2
OB:             9
ORCALUT4:       20
OSCH:           1
PFUMX:          3
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 31MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Sep 24 19:53:39 2018

###########################################################]

</pre></samp></body></html>
