# Reading C:/altera/14.1/modelsim_ase/tcl/vsim/pref.tcl
# do Counter_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Titto Thomas/Desktop/Scan_Chain/De0-Nano/Sequential/Counter/Counter.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 04:54:45 on Mar 31,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Titto Thomas/Desktop/Scan_Chain/De0-Nano/Sequential/Counter/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Counter
# -- Compiling architecture behave of Counter
# End time: 04:54:46 on Mar 31,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Titto Thomas/Desktop/Scan_Chain/De0-Nano/Sequential/Counter/Count.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 04:54:46 on Mar 31,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Titto Thomas/Desktop/Scan_Chain/De0-Nano/Sequential/Counter/Count.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Count
# -- Compiling architecture behave of Count
# End time: 04:54:46 on Mar 31,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Titto Thomas/Desktop/Scan_Chain/De0-Nano/Sequential/Counter/scan_chain.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 04:54:46 on Mar 31,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Titto Thomas/Desktop/Scan_Chain/De0-Nano/Sequential/Counter/scan_chain.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Scan_Chain
# -- Compiling architecture behave of Scan_Chain
# End time: 04:54:47 on Mar 31,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Titto Thomas/Desktop/Scan_Chain/De0-Nano/Sequential/Counter/scan_reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 04:54:47 on Mar 31,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Titto Thomas/Desktop/Scan_Chain/De0-Nano/Sequential/Counter/scan_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Scan_Reg
# -- Compiling architecture behave of Scan_Reg
# End time: 04:54:47 on Mar 31,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.count
# vsim -gui "+altera" -l msim_transcript -do "Counter_run_msim_rtl_vhdl.do" 
# Start time: 04:55:02 on Mar 31,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.count(behave)
add wave -position insertpoint  \
sim:/count/clock \
sim:/count/cnt \
sim:/count/count \
sim:/count/reset
force -freeze sim:/count/reset 1 0
force -freeze sim:/count/clock 1 0, 0 {12 ps} -r {25 ps}
run
force -freeze sim:/count/reset 0 0
run
# End time: 05:12:58 on Mar 31,2015, Elapsed time: 0:17:56
# Errors: 0, Warnings: 0
