Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Apr 10 11:12:21 2020
| Host         : Anastacio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fir8_test_timing_summary_routed.rpt -pb fir8_test_timing_summary_routed.pb -rpx fir8_test_timing_summary_routed.rpx -warn_on_violation
| Design       : fir8_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.233        0.000                      0                 1065        0.141        0.000                      0                 1065        4.250        0.000                       0                   382  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
clk            {0.000 4.750}        9.500           105.263         
virtual_clock  {0.000 4.750}        9.500           105.263         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.935        0.000                      0                  653        0.141        0.000                      0                  653        4.250        0.000                       0                   382  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
virtual_clock  clk                  6.839        0.000                      0                   13        0.311        0.000                      0                   13  
clk            virtual_clock        0.233        0.000                      0                   30        2.910        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      5.498        0.000                      0                  369        0.337        0.000                      0                  369  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[0]0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.478ns (28.121%)  route 1.222ns (71.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 13.798 - 9.500 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.562     4.568    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X10Y15         FDCE                                         r  fir_filter_i4/p_data_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDCE (Prop_fdce_C_Q)         0.478     5.046 r  fir_filter_i4/p_data_reg[0][13]/Q
                         net (fo=18, routed)          1.222     6.268    fir_filter_i4/p_data_reg[0][13]
    DSP48_X0Y6           DSP48E1                                      r  fir_filter_i4/r_mult_reg[0]0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.534    13.798    fir_filter_i4/clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  fir_filter_i4/r_mult_reg[0]0/CLK
                         clock pessimism              0.335    14.132    
                         clock uncertainty           -0.035    14.097    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.894    10.203    fir_filter_i4/r_mult_reg[0]0
  -------------------------------------------------------------------
                         required time                         10.203    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[6][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[6]0/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.478ns (29.502%)  route 1.142ns (70.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 13.805 - 9.500 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.569     4.575    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y5          FDCE                                         r  fir_filter_i4/p_data_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDCE (Prop_fdce_C_Q)         0.478     5.053 r  fir_filter_i4/p_data_reg[6][13]/Q
                         net (fo=18, routed)          1.142     6.195    fir_filter_i4/p_data_reg[6][13]
    DSP48_X0Y2           DSP48E1                                      r  fir_filter_i4/r_mult_reg[6]0/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.541    13.805    fir_filter_i4/clk_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  fir_filter_i4/r_mult_reg[6]0/CLK
                         clock pessimism              0.322    14.126    
                         clock uncertainty           -0.035    14.091    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -3.893    10.198    fir_filter_i4/r_mult_reg[6]0
  -------------------------------------------------------------------
                         required time                         10.198    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[6][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[6]0/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.478ns (29.502%)  route 1.142ns (70.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 13.805 - 9.500 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.569     4.575    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y5          FDCE                                         r  fir_filter_i4/p_data_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDCE (Prop_fdce_C_Q)         0.478     5.053 r  fir_filter_i4/p_data_reg[6][13]/Q
                         net (fo=18, routed)          1.142     6.195    fir_filter_i4/p_data_reg[6][13]
    DSP48_X0Y2           DSP48E1                                      r  fir_filter_i4/r_mult_reg[6]0/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.541    13.805    fir_filter_i4/clk_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  fir_filter_i4/r_mult_reg[6]0/CLK
                         clock pessimism              0.322    14.126    
                         clock uncertainty           -0.035    14.091    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -3.893    10.198    fir_filter_i4/r_mult_reg[6]0
  -------------------------------------------------------------------
                         required time                         10.198    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.028ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[4]0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.478ns (29.938%)  route 1.119ns (70.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 13.804 - 9.500 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.567     4.573    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y9          FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDCE (Prop_fdce_C_Q)         0.478     5.051 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          1.119     6.170    fir_filter_i4/p_data_reg[4][13]
    DSP48_X0Y3           DSP48E1                                      r  fir_filter_i4/r_mult_reg[4]0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.540    13.804    fir_filter_i4/clk_IBUF_BUFG
    DSP48_X0Y3           DSP48E1                                      r  fir_filter_i4/r_mult_reg[4]0/CLK
                         clock pessimism              0.322    14.125    
                         clock uncertainty           -0.035    14.090    
    DSP48_X0Y3           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.893    10.197    fir_filter_i4/r_mult_reg[4]0
  -------------------------------------------------------------------
                         required time                         10.197    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  4.028    

Slack (MET) :             4.028ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[4]0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.478ns (29.938%)  route 1.119ns (70.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 13.804 - 9.500 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.567     4.573    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y9          FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDCE (Prop_fdce_C_Q)         0.478     5.051 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          1.119     6.170    fir_filter_i4/p_data_reg[4][13]
    DSP48_X0Y3           DSP48E1                                      r  fir_filter_i4/r_mult_reg[4]0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.540    13.804    fir_filter_i4/clk_IBUF_BUFG
    DSP48_X0Y3           DSP48E1                                      r  fir_filter_i4/r_mult_reg[4]0/CLK
                         clock pessimism              0.322    14.125    
                         clock uncertainty           -0.035    14.090    
    DSP48_X0Y3           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.893    10.197    fir_filter_i4/r_mult_reg[4]0
  -------------------------------------------------------------------
                         required time                         10.197    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  4.028    

Slack (MET) :             4.028ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[4]0/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.478ns (29.938%)  route 1.119ns (70.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 13.804 - 9.500 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.567     4.573    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y9          FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDCE (Prop_fdce_C_Q)         0.478     5.051 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          1.119     6.170    fir_filter_i4/p_data_reg[4][13]
    DSP48_X0Y3           DSP48E1                                      r  fir_filter_i4/r_mult_reg[4]0/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.540    13.804    fir_filter_i4/clk_IBUF_BUFG
    DSP48_X0Y3           DSP48E1                                      r  fir_filter_i4/r_mult_reg[4]0/CLK
                         clock pessimism              0.322    14.125    
                         clock uncertainty           -0.035    14.090    
    DSP48_X0Y3           DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.893    10.197    fir_filter_i4/r_mult_reg[4]0
  -------------------------------------------------------------------
                         required time                         10.197    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  4.028    

Slack (MET) :             4.028ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[4]0/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.478ns (29.938%)  route 1.119ns (70.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 13.804 - 9.500 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.567     4.573    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y9          FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDCE (Prop_fdce_C_Q)         0.478     5.051 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          1.119     6.170    fir_filter_i4/p_data_reg[4][13]
    DSP48_X0Y3           DSP48E1                                      r  fir_filter_i4/r_mult_reg[4]0/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.540    13.804    fir_filter_i4/clk_IBUF_BUFG
    DSP48_X0Y3           DSP48E1                                      r  fir_filter_i4/r_mult_reg[4]0/CLK
                         clock pessimism              0.322    14.125    
                         clock uncertainty           -0.035    14.090    
    DSP48_X0Y3           DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.893    10.197    fir_filter_i4/r_mult_reg[4]0
  -------------------------------------------------------------------
                         required time                         10.197    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  4.028    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[0]0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.478ns (30.645%)  route 1.082ns (69.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 13.798 - 9.500 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.562     4.568    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X10Y15         FDCE                                         r  fir_filter_i4/p_data_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDCE (Prop_fdce_C_Q)         0.478     5.046 r  fir_filter_i4/p_data_reg[0][13]/Q
                         net (fo=18, routed)          1.082     6.128    fir_filter_i4/p_data_reg[0][13]
    DSP48_X0Y6           DSP48E1                                      r  fir_filter_i4/r_mult_reg[0]0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.534    13.798    fir_filter_i4/clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  fir_filter_i4/r_mult_reg[0]0/CLK
                         clock pessimism              0.335    14.132    
                         clock uncertainty           -0.035    14.097    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.894    10.203    fir_filter_i4/r_mult_reg[0]0
  -------------------------------------------------------------------
                         required time                         10.203    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[0]0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.478ns (30.645%)  route 1.082ns (69.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 13.798 - 9.500 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.562     4.568    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X10Y15         FDCE                                         r  fir_filter_i4/p_data_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDCE (Prop_fdce_C_Q)         0.478     5.046 r  fir_filter_i4/p_data_reg[0][13]/Q
                         net (fo=18, routed)          1.082     6.128    fir_filter_i4/p_data_reg[0][13]
    DSP48_X0Y6           DSP48E1                                      r  fir_filter_i4/r_mult_reg[0]0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.534    13.798    fir_filter_i4/clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  fir_filter_i4/r_mult_reg[0]0/CLK
                         clock pessimism              0.335    14.132    
                         clock uncertainty           -0.035    14.097    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.894    10.203    fir_filter_i4/r_mult_reg[0]0
  -------------------------------------------------------------------
                         required time                         10.203    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_mult_reg[0]0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.478ns (30.645%)  route 1.082ns (69.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 13.798 - 9.500 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.562     4.568    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X10Y15         FDCE                                         r  fir_filter_i4/p_data_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDCE (Prop_fdce_C_Q)         0.478     5.046 r  fir_filter_i4/p_data_reg[0][13]/Q
                         net (fo=18, routed)          1.082     6.128    fir_filter_i4/p_data_reg[0][13]
    DSP48_X0Y6           DSP48E1                                      r  fir_filter_i4/r_mult_reg[0]0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.534    13.798    fir_filter_i4/clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  fir_filter_i4/r_mult_reg[0]0/CLK
                         clock pessimism              0.335    14.132    
                         clock uncertainty           -0.035    14.097    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.894    10.203    fir_filter_i4/r_mult_reg[0]0
  -------------------------------------------------------------------
                         required time                         10.203    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                  4.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.255%)  route 0.215ns (56.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.564     1.391    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y10          FDCE                                         r  dds_sine_i3/r_nco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.164     1.555 r  dds_sine_i3/r_nco_reg[19]/Q
                         net (fo=4, routed)           0.215     1.770    dds_sine_i3/sel[0]
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.873     1.947    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.446    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.629    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.255%)  route 0.215ns (56.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.564     1.391    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y10          FDCE                                         r  dds_sine_i3/r_nco_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.164     1.555 r  dds_sine_i3/r_nco_reg[25]/Q
                         net (fo=4, routed)           0.215     1.770    dds_sine_i3/sel[6]
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.873     1.947    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.446    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.629    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.729%)  route 0.220ns (57.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.564     1.391    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y10          FDCE                                         r  dds_sine_i3/r_nco_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.164     1.555 r  dds_sine_i3/r_nco_reg[29]/Q
                         net (fo=4, routed)           0.220     1.775    dds_sine_i3/sel[10]
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.873     1.947    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.446    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.629    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[3][9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[4][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.538%)  route 0.127ns (47.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.563     1.390    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y12         FDCE                                         r  fir_filter_i4/p_data_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDCE (Prop_fdce_C_Q)         0.141     1.531 r  fir_filter_i4/p_data_reg[3][9]/Q
                         net (fo=2, routed)           0.127     1.658    fir_filter_i4/p_data_reg[3][9]
    SLICE_X11Y10         FDCE                                         r  fir_filter_i4/p_data_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.834     1.907    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y10         FDCE                                         r  fir_filter_i4/p_data_reg[4][9]/C
                         clock pessimism             -0.500     1.407    
    SLICE_X11Y10         FDCE (Hold_fdce_C_D)         0.076     1.483    fir_filter_i4/p_data_reg[4][9]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[2][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[3][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.563     1.390    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y12         FDCE                                         r  fir_filter_i4/p_data_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDCE (Prop_fdce_C_Q)         0.141     1.531 r  fir_filter_i4/p_data_reg[2][6]/Q
                         net (fo=2, routed)           0.122     1.653    fir_filter_i4/p_data_reg[2][6]
    SLICE_X11Y11         FDCE                                         r  fir_filter_i4/p_data_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.834     1.907    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y11         FDCE                                         r  fir_filter_i4/p_data_reg[3][6]/C
                         clock pessimism             -0.500     1.407    
    SLICE_X11Y11         FDCE (Hold_fdce_C_D)         0.070     1.477    fir_filter_i4/p_data_reg[3][6]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.397%)  route 0.117ns (41.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.558     1.385    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y19          FDCE                                         r  dds_sine_i3/o_sine_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDCE (Prop_fdce_C_Q)         0.164     1.549 r  dds_sine_i3/o_sine_reg[4]/Q
                         net (fo=1, routed)           0.117     1.666    fir_filter_i4/D[4]
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/p_data_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.826     1.899    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/p_data_reg[0][4]/C
                         clock pessimism             -0.480     1.419    
    SLICE_X11Y19         FDCE (Hold_fdce_C_D)         0.066     1.485    fir_filter_i4/p_data_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[5][10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[6][10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.566     1.393    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X13Y4          FDCE                                         r  fir_filter_i4/p_data_reg[5][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDCE (Prop_fdce_C_Q)         0.141     1.534 r  fir_filter_i4/p_data_reg[5][10]/Q
                         net (fo=2, routed)           0.122     1.656    fir_filter_i4/p_data_reg[5][10]
    SLICE_X13Y3          FDCE                                         r  fir_filter_i4/p_data_reg[6][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.836     1.909    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X13Y3          FDCE                                         r  fir_filter_i4/p_data_reg[6][10]/C
                         clock pessimism             -0.500     1.409    
    SLICE_X13Y3          FDCE (Hold_fdce_C_D)         0.066     1.475    fir_filter_i4/p_data_reg[6][10]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[0][10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[1][10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.737%)  route 0.126ns (47.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.558     1.385    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/p_data_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.141     1.526 r  fir_filter_i4/p_data_reg[0][10]/Q
                         net (fo=2, routed)           0.126     1.652    fir_filter_i4/p_data_reg[0][10]
    SLICE_X11Y17         FDCE                                         r  fir_filter_i4/p_data_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.828     1.901    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y17         FDCE                                         r  fir_filter_i4/p_data_reg[1][10]/C
                         clock pessimism             -0.500     1.401    
    SLICE_X11Y17         FDCE (Hold_fdce_C_D)         0.070     1.471    fir_filter_i4/p_data_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.562     1.389    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y13         FDCE                                         r  fir_filter_i4/p_data_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.141     1.530 r  fir_filter_i4/p_data_reg[2][0]/Q
                         net (fo=2, routed)           0.128     1.658    fir_filter_i4/p_data_reg[2][0]
    SLICE_X11Y11         FDCE                                         r  fir_filter_i4/p_data_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.834     1.907    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y11         FDCE                                         r  fir_filter_i4/p_data_reg[3][0]/C
                         clock pessimism             -0.500     1.407    
    SLICE_X11Y11         FDCE (Hold_fdce_C_D)         0.070     1.477    fir_filter_i4/p_data_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[1][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[2][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.538%)  route 0.127ns (47.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.561     1.388    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y16         FDCE                                         r  fir_filter_i4/p_data_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.141     1.529 r  fir_filter_i4/p_data_reg[1][7]/Q
                         net (fo=2, routed)           0.127     1.656    fir_filter_i4/p_data_reg[1][7]
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/p_data_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.831     1.904    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/p_data_reg[2][7]/C
                         clock pessimism             -0.500     1.404    
    SLICE_X11Y14         FDCE (Hold_fdce_C_D)         0.070     1.474    fir_filter_i4/p_data_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.750 }
Period(ns):         9.500
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.500       6.924      RAMB36_X0Y3    dds_sine_i3/lut_addr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.500       6.924      RAMB36_X0Y4    dds_sine_i3/lut_addr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.500       6.924      RAMB36_X0Y5    dds_sine_i3/lut_addr_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.500       6.924      RAMB18_X0Y4    dds_sine_i3/lut_addr_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.500       7.345      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         9.500       7.346      DSP48_X0Y7     fir_filter_i4/r_mult_reg[1]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         9.500       7.346      DSP48_X0Y5     fir_filter_i4/r_mult_reg[2]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         9.500       7.346      DSP48_X0Y4     fir_filter_i4/r_mult_reg[3]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         9.500       7.346      DSP48_X0Y3     fir_filter_i4/r_mult_reg[4]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         9.500       7.346      DSP48_X0Y1     fir_filter_i4/r_mult_reg[5]0/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X12Y18   r_add_st0_reg[0][22]_i_6/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X12Y18   r_add_st0_reg[0][22]_i_7/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X1Y31    dds_sine_i3/o_sine_reg[10]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X8Y18    dds_sine_i3/o_sine_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X1Y32    dds_sine_i3/o_sine_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X8Y18    dds_sine_i3/o_sine_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X8Y19    dds_sine_i3/o_sine_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X8Y22    dds_sine_i3/o_sine_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X8Y19    dds_sine_i3/o_sine_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X8Y22    dds_sine_i3/o_sine_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X8Y19    dds_sine_i3/o_sine_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X1Y24    dds_sine_i3/o_sine_reg[4]_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X1Y25    dds_sine_i3/o_sine_reg[5]_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X8Y19    dds_sine_i3/o_sine_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X8Y19    dds_sine_i3/o_sine_reg[9]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.750       4.250      SLICE_X0Y6     dds_sine_i3/r_sync_reset_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X1Y4     fir_filter_i4/o_data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X1Y5     fir_filter_i4/o_data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X1Y6     fir_filter_i4/o_data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.750       4.250      SLICE_X11Y19   fir_filter_i4/p_data_reg[0][10]/C



---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.839ns  (required time - arrival time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/r_start_phase_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 1.060ns (15.623%)  route 5.727ns (84.377%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 13.712 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           3.055     3.992    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     4.116 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          2.672     6.787    dds_sine_i3/start_phase[31]
    SLICE_X9Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.448    13.712    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[29]/C
                         clock pessimism              0.000    13.712    
                         clock uncertainty           -0.025    13.687    
    SLICE_X9Y10          FDCE (Setup_fdce_C_D)       -0.061    13.626    dds_sine_i3/r_start_phase_reg[29]
  -------------------------------------------------------------------
                         required time                         13.626    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                  6.839    

Slack (MET) :             6.916ns  (required time - arrival time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/r_start_phase_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 1.060ns (15.646%)  route 5.717ns (84.354%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 13.779 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           3.055     3.992    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     4.116 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          2.662     6.777    dds_sine_i3/start_phase[31]
    SLICE_X4Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.515    13.779    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[23]/C
                         clock pessimism              0.000    13.779    
                         clock uncertainty           -0.025    13.754    
    SLICE_X4Y10          FDCE (Setup_fdce_C_D)       -0.061    13.693    dds_sine_i3/r_start_phase_reg[23]
  -------------------------------------------------------------------
                         required time                         13.693    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                  6.916    

Slack (MET) :             6.916ns  (required time - arrival time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/r_start_phase_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.780ns  (logic 1.060ns (15.639%)  route 5.720ns (84.361%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 13.779 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           3.055     3.992    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     4.116 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          2.665     6.780    dds_sine_i3/start_phase[31]
    SLICE_X4Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.515    13.779    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[24]/C
                         clock pessimism              0.000    13.779    
                         clock uncertainty           -0.025    13.754    
    SLICE_X4Y10          FDCE (Setup_fdce_C_D)       -0.058    13.696    dds_sine_i3/r_start_phase_reg[24]
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                  6.916    

Slack (MET) :             6.967ns  (required time - arrival time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/r_start_phase_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.640ns  (logic 1.060ns (15.970%)  route 5.579ns (84.030%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 13.712 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           3.055     3.992    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     4.116 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          2.524     6.640    dds_sine_i3/start_phase[31]
    SLICE_X9Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.448    13.712    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[25]/C
                         clock pessimism              0.000    13.712    
                         clock uncertainty           -0.025    13.687    
    SLICE_X9Y10          FDCE (Setup_fdce_C_D)       -0.081    13.606    dds_sine_i3/r_start_phase_reg[25]
  -------------------------------------------------------------------
                         required time                         13.606    
                         arrival time                          -6.640    
  -------------------------------------------------------------------
                         slack                                  6.967    

Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 1.060ns (16.010%)  route 5.563ns (83.990%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 13.779 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           3.055     3.992    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     4.116 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          2.507     6.623    dds_sine_i3/start_phase[31]
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.515    13.779    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000    13.779    
                         clock uncertainty           -0.025    13.754    
    SLICE_X5Y10          FDCE (Setup_fdce_C_D)       -0.058    13.696    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/r_start_phase_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 1.060ns (16.095%)  route 5.528ns (83.905%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 13.779 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           3.055     3.992    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     4.116 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          2.472     6.588    dds_sine_i3/start_phase[31]
    SLICE_X4Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.515    13.779    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[22]/C
                         clock pessimism              0.000    13.779    
                         clock uncertainty           -0.025    13.754    
    SLICE_X4Y10          FDCE (Setup_fdce_C_D)       -0.081    13.673    dds_sine_i3/r_start_phase_reg[22]
  -------------------------------------------------------------------
                         required time                         13.673    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/r_start_phase_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 1.060ns (16.095%)  route 5.528ns (83.905%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 13.779 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           3.055     3.992    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     4.116 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          2.472     6.588    dds_sine_i3/start_phase[31]
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.515    13.779    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[28]/C
                         clock pessimism              0.000    13.779    
                         clock uncertainty           -0.025    13.754    
    SLICE_X5Y10          FDCE (Setup_fdce_C_D)       -0.081    13.673    dds_sine_i3/r_start_phase_reg[28]
  -------------------------------------------------------------------
                         required time                         13.673    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.091ns  (required time - arrival time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/r_start_phase_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 1.060ns (15.991%)  route 5.571ns (84.009%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 13.778 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           3.055     3.992    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     4.116 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          2.515     6.631    dds_sine_i3/start_phase[31]
    SLICE_X6Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.514    13.778    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[20]/C
                         clock pessimism              0.000    13.778    
                         clock uncertainty           -0.025    13.753    
    SLICE_X6Y11          FDCE (Setup_fdce_C_D)       -0.031    13.722    dds_sine_i3/r_start_phase_reg[20]
  -------------------------------------------------------------------
                         required time                         13.722    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                  7.091    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/r_start_phase_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 1.060ns (16.262%)  route 5.460ns (83.738%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 13.712 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           3.055     3.992    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     4.116 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          2.405     6.521    dds_sine_i3/start_phase[31]
    SLICE_X9Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.448    13.712    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[19]/C
                         clock pessimism              0.000    13.712    
                         clock uncertainty           -0.025    13.687    
    SLICE_X9Y10          FDCE (Setup_fdce_C_D)       -0.067    13.620    dds_sine_i3/r_start_phase_reg[19]
  -------------------------------------------------------------------
                         required time                         13.620    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                  7.100    

Slack (MET) :             7.118ns  (required time - arrival time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/r_start_phase_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 1.060ns (16.128%)  route 5.514ns (83.872%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 13.779 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           3.055     3.992    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     4.116 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          2.459     6.575    dds_sine_i3/start_phase[31]
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.515    13.779    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[30]/C
                         clock pessimism              0.000    13.779    
                         clock uncertainty           -0.025    13.754    
    SLICE_X5Y10          FDCE (Setup_fdce_C_D)       -0.061    13.693    dds_sine_i3/r_start_phase_reg[30]
  -------------------------------------------------------------------
                         required time                         13.693    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                  7.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/r_start_phase_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.205ns (8.864%)  route 2.108ns (91.136%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.124     1.284    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.329 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          0.984     2.313    dds_sine_i3/start_phase[31]
    SLICE_X9Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.834     1.907    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[19]/C
                         clock pessimism              0.000     1.907    
                         clock uncertainty            0.025     1.932    
    SLICE_X9Y10          FDCE (Hold_fdce_C_D)         0.070     2.002    dds_sine_i3/r_start_phase_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/r_start_phase_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.205ns (8.738%)  route 2.142ns (91.262%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.124     1.284    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.329 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.017     2.347    dds_sine_i3/start_phase[31]
    SLICE_X4Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[21]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.025     1.960    
    SLICE_X4Y10          FDCE (Hold_fdce_C_D)         0.070     2.030    dds_sine_i3/r_start_phase_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/r_start_phase_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.205ns (8.605%)  route 2.178ns (91.395%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.124     1.284    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.329 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.053     2.383    dds_sine_i3/start_phase[31]
    SLICE_X6Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[20]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.025     1.960    
    SLICE_X6Y11          FDCE (Hold_fdce_C_D)         0.059     2.019    dds_sine_i3/r_start_phase_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/r_start_phase_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.205ns (8.493%)  route 2.209ns (91.507%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.124     1.284    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.329 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.085     2.414    dds_sine_i3/start_phase[31]
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[26]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.025     1.960    
    SLICE_X5Y10          FDCE (Hold_fdce_C_D)         0.070     2.030    dds_sine_i3/r_start_phase_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/r_start_phase_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.205ns (8.455%)  route 2.220ns (91.545%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.124     1.284    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.329 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.096     2.425    dds_sine_i3/start_phase[31]
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[30]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.025     1.960    
    SLICE_X5Y10          FDCE (Hold_fdce_C_D)         0.070     2.030    dds_sine_i3/r_start_phase_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.205ns (8.436%)  route 2.226ns (91.564%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.124     1.284    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.329 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.101     2.431    dds_sine_i3/start_phase[31]
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.025     1.960    
    SLICE_X5Y10          FDCE (Hold_fdce_C_D)         0.072     2.032    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/r_start_phase_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.205ns (8.432%)  route 2.227ns (91.568%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.124     1.284    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.329 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.102     2.432    dds_sine_i3/start_phase[31]
    SLICE_X4Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[27]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.025     1.960    
    SLICE_X4Y11          FDCE (Hold_fdce_C_D)         0.070     2.030    dds_sine_i3/r_start_phase_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/r_start_phase_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.205ns (8.370%)  route 2.245ns (91.630%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.124     1.284    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.329 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.120     2.450    dds_sine_i3/start_phase[31]
    SLICE_X4Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[22]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.025     1.960    
    SLICE_X4Y10          FDCE (Hold_fdce_C_D)         0.066     2.026    dds_sine_i3/r_start_phase_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/r_start_phase_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.205ns (8.370%)  route 2.245ns (91.630%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.124     1.284    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.329 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.120     2.450    dds_sine_i3/start_phase[31]
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[28]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.025     1.960    
    SLICE_X5Y10          FDCE (Hold_fdce_C_D)         0.066     2.026    dds_sine_i3/r_start_phase_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/r_start_phase_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.205ns (8.169%)  route 2.305ns (91.831%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.124     1.284    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.329 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.181     2.510    dds_sine_i3/start_phase[31]
    SLICE_X4Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[23]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.025     1.960    
    SLICE_X4Y10          FDCE (Hold_fdce_C_D)         0.070     2.030    dds_sine_i3/r_start_phase_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.480    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.910ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_out[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 3.070ns (66.745%)  route 1.530ns (33.255%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.637     4.643    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  fir_filter_i4/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.456     5.099 r  fir_filter_i4/o_data_reg[4]/Q
                         net (fo=1, routed)           1.530     6.628    sine_out_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.614     9.242 r  sine_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.242    sine_out[4]
    V15                                                               r  sine_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 dds_sine_i3/o_sine_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 3.086ns (66.860%)  route 1.530ns (33.140%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.618     4.624    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  dds_sine_i3/o_sine_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     5.080 r  dds_sine_i3/o_sine_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.530     6.609    lopt_9
    K17                  OBUF (Prop_obuf_I_O)         2.630     9.239 r  sine_in_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.239    sine_in[5]
    K17                                                               r  sine_in[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_out[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 3.068ns (66.728%)  route 1.530ns (33.272%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.636     4.642    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y10          FDCE                                         r  fir_filter_i4/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.456     5.098 r  fir_filter_i4/o_data_reg[6]/Q
                         net (fo=1, routed)           1.530     6.627    sine_out_OBUF[6]
    W16                  OBUF (Prop_obuf_I_O)         2.612     9.239 r  sine_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.239    sine_out[6]
    W16                                                               r  sine_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_out[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 3.063ns (66.699%)  route 1.530ns (33.301%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.638     4.644    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  fir_filter_i4/o_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.456     5.100 r  fir_filter_i4/o_data_reg[0]/Q
                         net (fo=1, routed)           1.530     6.629    sine_out_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         2.607     9.237 r  sine_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.237    sine_out[0]
    U15                                                               r  sine_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_out[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 3.063ns (66.693%)  route 1.530ns (33.307%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.638     4.644    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y6           FDCE                                         r  fir_filter_i4/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.456     5.100 r  fir_filter_i4/o_data_reg[2]/Q
                         net (fo=1, routed)           1.530     6.629    sine_out_OBUF[2]
    W13                  OBUF (Prop_obuf_I_O)         2.607     9.236 r  sine_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.236    sine_out[2]
    W13                                                               r  sine_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 dds_sine_i3/o_sine_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 3.080ns (66.817%)  route 1.530ns (33.183%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.620     4.626    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  dds_sine_i3/o_sine_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.456     5.082 r  dds_sine_i3/o_sine_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.530     6.611    lopt_10
    L17                  OBUF (Prop_obuf_I_O)         2.624     9.235 r  sine_in_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.235    sine_in[6]
    L17                                                               r  sine_in[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_out[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 3.065ns (66.711%)  route 1.530ns (33.289%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.634     4.640    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  fir_filter_i4/o_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.096 r  fir_filter_i4/o_data_reg[8]/Q
                         net (fo=1, routed)           1.530     6.625    sine_out_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         2.609     9.235 r  sine_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.235    sine_out[8]
    V16                                                               r  sine_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 dds_sine_i3/o_sine_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[12]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 3.068ns (66.730%)  route 1.530ns (33.270%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.630     4.636    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  dds_sine_i3/o_sine_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456     5.092 r  dds_sine_i3/o_sine_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           1.530     6.621    lopt_3
    K18                  OBUF (Prop_obuf_I_O)         2.612     9.233 r  sine_in_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.233    sine_in[12]
    K18                                                               r  sine_in[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_out[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 3.057ns (66.649%)  route 1.530ns (33.351%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.635     4.641    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  fir_filter_i4/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.456     5.097 r  fir_filter_i4/o_data_reg[7]/Q
                         net (fo=1, routed)           1.530     6.626    sine_out_OBUF[7]
    V17                  OBUF (Prop_obuf_I_O)         2.601     9.227 r  sine_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.227    sine_out[7]
    V17                                                               r  sine_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_out[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (virtual_clock rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 3.055ns (66.634%)  route 1.530ns (33.366%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.500 - 9.500 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.637     4.643    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  fir_filter_i4/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.456     5.099 r  fir_filter_i4/o_data_reg[3]/Q
                         net (fo=1, routed)           1.530     6.628    sine_out_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         2.599     9.227 r  sine_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.227    sine_out[3]
    W15                                                               r  sine_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      9.500     9.500 r  
                         ideal clock network latency
                                                      0.000     9.500    
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.025     9.475    
                         output delay                -0.000     9.475    
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  0.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.910ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 1.244ns (81.488%)  route 0.283ns (18.512%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.582     1.409    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  dds_sine_i3/o_sine_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.550 r  dds_sine_i3/o_sine_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.832    lopt_8
    N17                  OBUF (Prop_obuf_I_O)         1.103     2.935 r  sine_in_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.935    sine_in[4]
    N17                                                               r  sine_in[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.915ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 1.248ns (81.538%)  route 0.283ns (18.462%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.583     1.410    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  dds_sine_i3/o_sine_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141     1.551 r  dds_sine_i3/o_sine_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.833    lopt_7
    P17                  OBUF (Prop_obuf_I_O)         1.107     2.940 r  sine_in_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.940    sine_in[3]
    P17                                                               r  sine_in[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  2.915    

Slack (MET) :             2.919ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[9]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 1.248ns (81.537%)  route 0.283ns (18.463%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.587     1.414    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  dds_sine_i3/o_sine_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  dds_sine_i3/o_sine_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.837    lopt_13
    P19                  OBUF (Prop_obuf_I_O)         1.107     2.944 r  sine_in_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.944    sine_in[9]
    P19                                                               r  sine_in[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.920ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[11]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 1.247ns (81.522%)  route 0.283ns (18.478%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.589     1.416    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y32          FDCE                                         r  dds_sine_i3/o_sine_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.141     1.557 r  dds_sine_i3/o_sine_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.839    lopt_2
    N18                  OBUF (Prop_obuf_I_O)         1.106     2.945 r  sine_in_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.945    sine_in[11]
    N18                                                               r  sine_in[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.921ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 1.252ns (81.584%)  route 0.283ns (18.416%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.835    lopt_5
    R18                  OBUF (Prop_obuf_I_O)         1.111     2.946 r  sine_in_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.946    sine_in[1]
    R18                                                               r  sine_in[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.923ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 1.252ns (81.590%)  route 0.283ns (18.410%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.586     1.413    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  dds_sine_i3/o_sine_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.836    lopt
    U19                  OBUF (Prop_obuf_I_O)         1.111     2.948 r  sine_in_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.948    sine_in[0]
    U19                                                               r  sine_in[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.948    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             2.923ns  (arrival time - required time)
  Source:                 fir_filter_i4/o_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_out[9]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 1.247ns (81.532%)  route 0.283ns (18.468%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.591     1.418    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  fir_filter_i4/o_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.559 r  fir_filter_i4/o_data_reg[9]/Q
                         net (fo=1, routed)           0.283     1.841    sine_out_OBUF[9]
    U18                  OBUF (Prop_obuf_I_O)         1.106     2.948 r  sine_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.948    sine_out[9]
    U18                                                               r  sine_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.948    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             2.925ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 1.254ns (81.618%)  route 0.283ns (18.382%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.586     1.413    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.836    lopt_12
    R19                  OBUF (Prop_obuf_I_O)         1.113     2.950 r  sine_in_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.950    sine_in[8]
    R19                                                               r  sine_in[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.926ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[10]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 1.254ns (81.608%)  route 0.283ns (18.392%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.588     1.415    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  dds_sine_i3/o_sine_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     1.556 r  dds_sine_i3/o_sine_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.838    lopt_1
    N19                  OBUF (Prop_obuf_I_O)         1.113     2.951 r  sine_in_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.951    sine_in[10]
    N19                                                               r  sine_in[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.930ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            sine_in[13]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 1.255ns (81.618%)  route 0.283ns (18.382%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.591     1.418    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  dds_sine_i3/o_sine_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.141     1.559 r  dds_sine_i3/o_sine_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.841    lopt_4
    L18                  OBUF (Prop_obuf_I_O)         1.114     2.955 r  sine_in_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.955    sine_in[13]
    L18                                                               r  sine_in[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  2.930    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.337ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/o_sine_reg[13]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 1.058ns (13.501%)  route 6.780ns (86.499%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 13.777 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.808     3.742    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.866 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=369, routed)         3.973     7.839    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X1Y34          FDCE                                         f  dds_sine_i3/o_sine_reg[13]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.513    13.777    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  dds_sine_i3/o_sine_reg[13]_lopt_replica/C
                         clock pessimism              0.000    13.777    
                         clock uncertainty           -0.035    13.742    
    SLICE_X1Y34          FDCE (Recov_fdce_C_CLR)     -0.405    13.337    dds_sine_i3/o_sine_reg[13]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.337    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/o_sine_reg[12]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        7.700ns  (logic 1.058ns (13.743%)  route 6.642ns (86.257%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 13.776 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.808     3.742    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.866 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=369, routed)         3.834     7.700    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X1Y33          FDCE                                         f  dds_sine_i3/o_sine_reg[12]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.512    13.776    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  dds_sine_i3/o_sine_reg[12]_lopt_replica/C
                         clock pessimism              0.000    13.776    
                         clock uncertainty           -0.035    13.741    
    SLICE_X1Y33          FDCE (Recov_fdce_C_CLR)     -0.405    13.336    dds_sine_i3/o_sine_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.336    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/o_sine_reg[11]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        7.552ns  (logic 1.058ns (14.013%)  route 6.494ns (85.987%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 13.775 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.808     3.742    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.866 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=369, routed)         3.686     7.552    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X1Y32          FDCE                                         f  dds_sine_i3/o_sine_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.511    13.775    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y32          FDCE                                         r  dds_sine_i3/o_sine_reg[11]_lopt_replica/C
                         clock pessimism              0.000    13.775    
                         clock uncertainty           -0.035    13.740    
    SLICE_X1Y32          FDCE (Recov_fdce_C_CLR)     -0.405    13.335    dds_sine_i3/o_sine_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.335    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/o_sine_reg[10]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 1.058ns (14.294%)  route 6.345ns (85.706%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 13.773 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.808     3.742    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.866 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=369, routed)         3.538     7.404    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X1Y31          FDCE                                         f  dds_sine_i3/o_sine_reg[10]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.509    13.773    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  dds_sine_i3/o_sine_reg[10]_lopt_replica/C
                         clock pessimism              0.000    13.773    
                         clock uncertainty           -0.035    13.738    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    13.333    dds_sine_i3/o_sine_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.333    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_add_st0_reg[0][10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 1.058ns (14.591%)  route 6.195ns (85.409%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 13.706 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.808     3.742    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.866 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=369, routed)         3.387     7.253    fir_filter_i4/rstb
    SLICE_X13Y17         FDCE                                         f  fir_filter_i4/r_add_st0_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.442    13.706    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X13Y17         FDCE                                         r  fir_filter_i4/r_add_st0_reg[0][10]/C
                         clock pessimism              0.000    13.706    
                         clock uncertainty           -0.035    13.671    
    SLICE_X13Y17         FDCE (Recov_fdce_C_CLR)     -0.405    13.266    fir_filter_i4/r_add_st0_reg[0][10]
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_add_st0_reg[0][11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 1.058ns (14.591%)  route 6.195ns (85.409%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 13.706 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.808     3.742    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.866 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=369, routed)         3.387     7.253    fir_filter_i4/rstb
    SLICE_X13Y17         FDCE                                         f  fir_filter_i4/r_add_st0_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.442    13.706    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X13Y17         FDCE                                         r  fir_filter_i4/r_add_st0_reg[0][11]/C
                         clock pessimism              0.000    13.706    
                         clock uncertainty           -0.035    13.671    
    SLICE_X13Y17         FDCE (Recov_fdce_C_CLR)     -0.405    13.266    fir_filter_i4/r_add_st0_reg[0][11]
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_add_st0_reg[0][8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 1.058ns (14.591%)  route 6.195ns (85.409%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 13.706 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.808     3.742    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.866 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=369, routed)         3.387     7.253    fir_filter_i4/rstb
    SLICE_X13Y17         FDCE                                         f  fir_filter_i4/r_add_st0_reg[0][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.442    13.706    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X13Y17         FDCE                                         r  fir_filter_i4/r_add_st0_reg[0][8]/C
                         clock pessimism              0.000    13.706    
                         clock uncertainty           -0.035    13.671    
    SLICE_X13Y17         FDCE (Recov_fdce_C_CLR)     -0.405    13.266    fir_filter_i4/r_add_st0_reg[0][8]
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_add_st0_reg[0][9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 1.058ns (14.591%)  route 6.195ns (85.409%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 13.706 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.808     3.742    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.866 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=369, routed)         3.387     7.253    fir_filter_i4/rstb
    SLICE_X13Y17         FDCE                                         f  fir_filter_i4/r_add_st0_reg[0][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.442    13.706    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X13Y17         FDCE                                         r  fir_filter_i4/r_add_st0_reg[0][9]/C
                         clock pessimism              0.000    13.706    
                         clock uncertainty           -0.035    13.671    
    SLICE_X13Y17         FDCE (Recov_fdce_C_CLR)     -0.405    13.266    fir_filter_i4/r_add_st0_reg[0][9]
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.038ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_add_st0_reg[0][4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        7.229ns  (logic 1.058ns (14.639%)  route 6.171ns (85.361%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 13.707 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.808     3.742    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.866 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=369, routed)         3.363     7.229    fir_filter_i4/rstb
    SLICE_X13Y16         FDCE                                         f  fir_filter_i4/r_add_st0_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.443    13.707    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X13Y16         FDCE                                         r  fir_filter_i4/r_add_st0_reg[0][4]/C
                         clock pessimism              0.000    13.707    
                         clock uncertainty           -0.035    13.672    
    SLICE_X13Y16         FDCE (Recov_fdce_C_CLR)     -0.405    13.267    fir_filter_i4/r_add_st0_reg[0][4]
  -------------------------------------------------------------------
                         required time                         13.267    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                  6.038    

Slack (MET) :             6.038ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/r_add_st0_reg[0][5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        7.229ns  (logic 1.058ns (14.639%)  route 6.171ns (85.361%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 13.707 - 9.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.808     3.742    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.866 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=369, routed)         3.363     7.229    fir_filter_i4/rstb
    SLICE_X13Y16         FDCE                                         f  fir_filter_i4/r_add_st0_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    M18                                               0.000     9.500 r  clk (IN)
                         net (fo=0)                   0.000     9.500    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.305 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.264 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.443    13.707    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X13Y16         FDCE                                         r  fir_filter_i4/r_add_st0_reg[0][5]/C
                         clock pessimism              0.000    13.707    
                         clock uncertainty           -0.035    13.672    
    SLICE_X13Y16         FDCE (Recov_fdce_C_CLR)     -0.405    13.267    fir_filter_i4/r_add_st0_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.267    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                  6.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/o_data_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.208ns (9.390%)  route 2.011ns (90.610%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.268    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.313 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=369, routed)         0.906     2.219    fir_filter_i4/rstb
    SLICE_X1Y4           FDCE                                         f  fir_filter_i4/o_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.866     1.939    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  fir_filter_i4/o_data_reg[0]/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X1Y4           FDCE (Remov_fdce_C_CLR)     -0.092     1.882    fir_filter_i4/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[5][2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.208ns (9.318%)  route 2.028ns (90.682%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.268    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.313 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=369, routed)         0.924     2.237    fir_filter_i4/rstb
    SLICE_X10Y2          FDCE                                         f  fir_filter_i4/p_data_reg[5][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.837     1.910    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X10Y2          FDCE                                         r  fir_filter_i4/p_data_reg[5][2]/C
                         clock pessimism              0.000     1.910    
                         clock uncertainty            0.035     1.945    
    SLICE_X10Y2          FDCE (Remov_fdce_C_CLR)     -0.067     1.878    fir_filter_i4/p_data_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[6][2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.208ns (9.318%)  route 2.028ns (90.682%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.268    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.313 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=369, routed)         0.924     2.237    fir_filter_i4/rstb
    SLICE_X11Y2          FDCE                                         f  fir_filter_i4/p_data_reg[6][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.837     1.910    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y2          FDCE                                         r  fir_filter_i4/p_data_reg[6][2]/C
                         clock pessimism              0.000     1.910    
                         clock uncertainty            0.035     1.945    
    SLICE_X11Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.853    fir_filter_i4/p_data_reg[6][2]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[6][4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.208ns (9.318%)  route 2.028ns (90.682%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.268    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.313 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=369, routed)         0.924     2.237    fir_filter_i4/rstb
    SLICE_X11Y2          FDCE                                         f  fir_filter_i4/p_data_reg[6][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.837     1.910    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y2          FDCE                                         r  fir_filter_i4/p_data_reg[6][4]/C
                         clock pessimism              0.000     1.910    
                         clock uncertainty            0.035     1.945    
    SLICE_X11Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.853    fir_filter_i4/p_data_reg[6][4]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[7][2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.208ns (9.318%)  route 2.028ns (90.682%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.268    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.313 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=369, routed)         0.924     2.237    fir_filter_i4/rstb
    SLICE_X11Y2          FDCE                                         f  fir_filter_i4/p_data_reg[7][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.837     1.910    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y2          FDCE                                         r  fir_filter_i4/p_data_reg[7][2]/C
                         clock pessimism              0.000     1.910    
                         clock uncertainty            0.035     1.945    
    SLICE_X11Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.853    fir_filter_i4/p_data_reg[7][2]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/p_data_reg[7][9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.208ns (9.318%)  route 2.028ns (90.682%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.268    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.313 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=369, routed)         0.924     2.237    fir_filter_i4/rstb
    SLICE_X11Y2          FDCE                                         f  fir_filter_i4/p_data_reg[7][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.837     1.910    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y2          FDCE                                         r  fir_filter_i4/p_data_reg[7][9]/C
                         clock pessimism              0.000     1.910    
                         clock uncertainty            0.035     1.945    
    SLICE_X11Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.853    fir_filter_i4/p_data_reg[7][9]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/o_data_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.208ns (8.975%)  route 2.114ns (91.025%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.268    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.313 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=369, routed)         1.009     2.322    fir_filter_i4/rstb
    SLICE_X1Y6           FDCE                                         f  fir_filter_i4/o_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.866     1.939    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y6           FDCE                                         r  fir_filter_i4/o_data_reg[2]/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X1Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.882    fir_filter_i4/o_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            dds_sine_i3/r_sync_reset_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.208ns (8.958%)  route 2.118ns (91.042%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.268    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.313 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=369, routed)         1.014     2.326    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X0Y6           FDPE                                         f  dds_sine_i3/r_sync_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.866     1.939    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y6           FDPE                                         r  dds_sine_i3/r_sync_reset_reg/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X0Y6           FDPE (Remov_fdpe_C_PRE)     -0.095     1.879    dds_sine_i3/r_sync_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/o_data_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.208ns (8.891%)  route 2.136ns (91.109%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.268    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.313 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=369, routed)         1.031     2.344    fir_filter_i4/rstb
    SLICE_X1Y5           FDCE                                         f  fir_filter_i4/o_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.866     1.939    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  fir_filter_i4/o_data_reg[1]/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X1Y5           FDCE (Remov_fdce_C_CLR)     -0.092     1.882    fir_filter_i4/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            fir_filter_i4/o_data_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.208ns (8.858%)  route 2.144ns (91.142%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.268    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.313 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=369, routed)         1.040     2.353    fir_filter_i4/rstb
    SLICE_X1Y7           FDCE                                         f  fir_filter_i4/o_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.865     1.938    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  fir_filter_i4/o_data_reg[3]/C
                         clock pessimism              0.000     1.938    
                         clock uncertainty            0.035     1.973    
    SLICE_X1Y7           FDCE (Remov_fdce_C_CLR)     -0.092     1.881    fir_filter_i4/o_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.471    





