<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1051" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1051{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1051{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1051{left:796px;bottom:1141px;letter-spacing:-0.13px;}
#t4_1051{left:70px;bottom:1079px;letter-spacing:0.16px;}
#t5_1051{left:151px;bottom:1079px;letter-spacing:0.21px;word-spacing:-0.03px;}
#t6_1051{left:70px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#t7_1051{left:70px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#t8_1051{left:70px;bottom:1020px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#t9_1051{left:70px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ta_1051{left:70px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_1051{left:70px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_1051{left:70px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_1051{left:70px;bottom:921px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_1051{left:70px;bottom:863px;letter-spacing:0.13px;}
#tf_1051{left:152px;bottom:863px;letter-spacing:0.15px;word-spacing:-0.01px;}
#tg_1051{left:70px;bottom:839px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#th_1051{left:70px;bottom:812px;}
#ti_1051{left:96px;bottom:816px;letter-spacing:-0.18px;word-spacing:-1.29px;}
#tj_1051{left:96px;bottom:799px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_1051{left:96px;bottom:782px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#tl_1051{left:96px;bottom:765px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tm_1051{left:70px;bottom:739px;}
#tn_1051{left:96px;bottom:742px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#to_1051{left:96px;bottom:726px;letter-spacing:-0.13px;word-spacing:-1.38px;}
#tp_1051{left:96px;bottom:709px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_1051{left:70px;bottom:682px;}
#tr_1051{left:96px;bottom:686px;letter-spacing:-0.17px;word-spacing:-1.32px;}
#ts_1051{left:96px;bottom:669px;letter-spacing:-0.12px;}
#tt_1051{left:70px;bottom:643px;}
#tu_1051{left:96px;bottom:646px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_1051{left:96px;bottom:629px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tw_1051{left:70px;bottom:603px;}
#tx_1051{left:96px;bottom:606px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_1051{left:96px;bottom:590px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_1051{left:96px;bottom:573px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t10_1051{left:70px;bottom:546px;}
#t11_1051{left:96px;bottom:550px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_1051{left:96px;bottom:533px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t13_1051{left:96px;bottom:516px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t14_1051{left:70px;bottom:490px;}
#t15_1051{left:96px;bottom:493px;letter-spacing:-0.13px;word-spacing:-1.25px;}
#t16_1051{left:96px;bottom:477px;letter-spacing:-0.16px;word-spacing:-0.81px;}
#t17_1051{left:96px;bottom:460px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t18_1051{left:70px;bottom:433px;}
#t19_1051{left:96px;bottom:437px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#t1a_1051{left:96px;bottom:420px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1b_1051{left:96px;bottom:403px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1c_1051{left:70px;bottom:377px;}
#t1d_1051{left:96px;bottom:380px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1e_1051{left:96px;bottom:364px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1f_1051{left:70px;bottom:337px;}
#t1g_1051{left:96px;bottom:341px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1h_1051{left:96px;bottom:324px;letter-spacing:-0.12px;word-spacing:-0.42px;}
#t1i_1051{left:70px;bottom:297px;}
#t1j_1051{left:96px;bottom:301px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#t1k_1051{left:96px;bottom:284px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1l_1051{left:70px;bottom:258px;}
#t1m_1051{left:96px;bottom:261px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1n_1051{left:70px;bottom:203px;letter-spacing:0.13px;}
#t1o_1051{left:152px;bottom:203px;letter-spacing:0.15px;word-spacing:0.03px;}
#t1p_1051{left:70px;bottom:179px;letter-spacing:-0.17px;word-spacing:-0.96px;}
#t1q_1051{left:70px;bottom:162px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1r_1051{left:70px;bottom:135px;}
#t1s_1051{left:96px;bottom:139px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1t_1051{left:96px;bottom:122px;letter-spacing:-0.14px;word-spacing:-0.36px;}

.s1_1051{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1051{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1051{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1051{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1051{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1051{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1051" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1051Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1051" style="-webkit-user-select: none;"><object width="935" height="1210" data="1051/1051.svg" type="image/svg+xml" id="pdf1051" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1051" class="t s1_1051">Vol. 3C </span><span id="t2_1051" class="t s1_1051">28-23 </span>
<span id="t3_1051" class="t s2_1051">VM EXITS </span>
<span id="t4_1051" class="t s3_1051">28.3 </span><span id="t5_1051" class="t s3_1051">SAVING GUEST STATE </span>
<span id="t6_1051" class="t s4_1051">VM exits save certain components of processor state into corresponding fields in the guest-state area of the VMCS </span>
<span id="t7_1051" class="t s4_1051">(see Section 25.4). On processors that support Intel 64 architecture, the full value of each natural-width field (see </span>
<span id="t8_1051" class="t s4_1051">Section 25.11.2) is saved regardless of the mode of the logical processor before and after the VM exit. </span>
<span id="t9_1051" class="t s4_1051">In general, the state saved is that which was in the logical processor at the time the VM exit commences. See </span>
<span id="ta_1051" class="t s4_1051">Section 28.1 for a discussion of which architectural updates occur at that time. </span>
<span id="tb_1051" class="t s4_1051">Section 28.3.1 through Section 28.3.4 provide details for how various components of processor state are saved. </span>
<span id="tc_1051" class="t s4_1051">These sections reference VMCS fields that correspond to processor state. Unless otherwise stated, these refer- </span>
<span id="td_1051" class="t s4_1051">ences are to fields in the guest-state area. </span>
<span id="te_1051" class="t s5_1051">28.3.1 </span><span id="tf_1051" class="t s5_1051">Saving Control Registers, Debug Registers, and MSRs </span>
<span id="tg_1051" class="t s4_1051">Contents of certain control registers, debug registers, and MSRs are saved as follows: </span>
<span id="th_1051" class="t s6_1051">• </span><span id="ti_1051" class="t s4_1051">The contents of CR0, CR3, CR4, and the IA32_SYSENTER_CS, IA32_SYSENTER_ESP, and IA32_SYSENTER_EIP </span>
<span id="tj_1051" class="t s4_1051">MSRs are saved into the corresponding fields. Bits 63:32 of the IA32_SYSENTER_CS MSR are not saved. On </span>
<span id="tk_1051" class="t s4_1051">processors that do not support Intel 64 architecture, bits 63:32 of the IA32_SYSENTER_ESP and IA32_SYSEN- </span>
<span id="tl_1051" class="t s4_1051">TER_EIP MSRs are not saved. </span>
<span id="tm_1051" class="t s6_1051">• </span><span id="tn_1051" class="t s4_1051">If the “save debug controls” VM-exit control is 1, the contents of DR7 and the IA32_DEBUGCTL MSR are saved </span>
<span id="to_1051" class="t s4_1051">into the corresponding fields. The first processors to support the virtual-machine extensions supported only the </span>
<span id="tp_1051" class="t s4_1051">1-setting of this control and thus always saved data into these fields. </span>
<span id="tq_1051" class="t s6_1051">• </span><span id="tr_1051" class="t s4_1051">If the “save IA32_PAT” VM-exit control is 1, the contents of the IA32_PAT MSR are saved into the corresponding </span>
<span id="ts_1051" class="t s4_1051">field. </span>
<span id="tt_1051" class="t s6_1051">• </span><span id="tu_1051" class="t s4_1051">If the “save IA32_EFER” VM-exit control is 1, the contents of the IA32_EFER MSR are saved into the corre- </span>
<span id="tv_1051" class="t s4_1051">sponding field. </span>
<span id="tw_1051" class="t s6_1051">• </span><span id="tx_1051" class="t s4_1051">If the processor supports either the 1-setting of the “load IA32_BNDCFGS” VM-entry control or that of the </span>
<span id="ty_1051" class="t s4_1051">“clear IA32_BNDCFGS” VM-exit control, the contents of the IA32_BNDCFGS MSR are saved into the corre- </span>
<span id="tz_1051" class="t s4_1051">sponding field. </span>
<span id="t10_1051" class="t s6_1051">• </span><span id="t11_1051" class="t s4_1051">If the processor supports either the 1-setting of the “load IA32_RTIT_CTL” VM-entry control or that of the </span>
<span id="t12_1051" class="t s4_1051">“clear IA32_RTIT_CTL” VM-exit control, the contents of the IA32_RTIT_CTL MSR are saved into the corre- </span>
<span id="t13_1051" class="t s4_1051">sponding field. </span>
<span id="t14_1051" class="t s6_1051">• </span><span id="t15_1051" class="t s4_1051">If the processor supports the 1-setting of the “load CET” VM-entry control, the contents of the IA32_S_CET and </span>
<span id="t16_1051" class="t s4_1051">IA32_INTERRUPT_SSP_TABLE_ADDR MSRs are saved into the corresponding fields. On processors that do not </span>
<span id="t17_1051" class="t s4_1051">support Intel 64 architecture, bits 63:32 of these MSRs are not saved. </span>
<span id="t18_1051" class="t s6_1051">• </span><span id="t19_1051" class="t s4_1051">If the processor supports either the 1-setting of the “load guest IA32_LBR_CTL” VM-entry control or that of the </span>
<span id="t1a_1051" class="t s4_1051">“clear IA32_LBR_CTL” VM-exit control, the contents of the IA32_LBR_CTL MSR are saved into the corre- </span>
<span id="t1b_1051" class="t s4_1051">sponding field. </span>
<span id="t1c_1051" class="t s6_1051">• </span><span id="t1d_1051" class="t s4_1051">If the processor supports the 1-setting of the “load PKRS” VM-entry control, the contents of the IA32_PKRS </span>
<span id="t1e_1051" class="t s4_1051">MSR are saved into the corresponding field. </span>
<span id="t1f_1051" class="t s6_1051">• </span><span id="t1g_1051" class="t s4_1051">If a processor supports user interrupts, every VM exit saves UINV into the guest UINV field in the VMCS </span>
<span id="t1h_1051" class="t s4_1051">(bits 15:8 of the field are cleared). </span>
<span id="t1i_1051" class="t s6_1051">• </span><span id="t1j_1051" class="t s4_1051">If the “save IA32_PERF_GLOBAL_CTL” VM-exit control is 1, the contents of the IA32_PERF_GLOBAL_CTL MSR </span>
<span id="t1k_1051" class="t s4_1051">are saved into the corresponding field. </span>
<span id="t1l_1051" class="t s6_1051">• </span><span id="t1m_1051" class="t s4_1051">The value of the SMBASE field is undefined after all VM exits except SMM VM exits. See Section 32.15.2. </span>
<span id="t1n_1051" class="t s5_1051">28.3.2 </span><span id="t1o_1051" class="t s5_1051">Saving Segment Registers and Descriptor-Table Registers </span>
<span id="t1p_1051" class="t s4_1051">For each segment register (CS, SS, DS, ES, FS, GS, LDTR, or TR), the values saved for the base-address, segment- </span>
<span id="t1q_1051" class="t s4_1051">limit, and access rights are based on whether the register was unusable (see Section 25.4.1) before the VM exit: </span>
<span id="t1r_1051" class="t s6_1051">• </span><span id="t1s_1051" class="t s4_1051">If the register was unusable, the values saved into the following fields are undefined: (1) base address; </span>
<span id="t1t_1051" class="t s4_1051">(2) segment limit; and (3) bits 7:0 and bits 15:12 in the access-rights field. The following exceptions apply: </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
