/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta8192x32m8sw (user specify : ts1n16ffcllsvta8192x32m8sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/23, 08:27:44                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta8192x32m8sw_ffg1p05v125c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/23, 08:27:44" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 1.050000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 125.000000 ;
    nom_voltage : 1.050000 ;
    operating_conditions ( "ffg1p05v125c" ) {
        process : 1 ;
        temperature : 125 ;
        voltage : 1.050000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffg1p05v125c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_12_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 13 ;
        bit_from : 12 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA8192X32M8SW ) {
    memory () {
        type : ram ;
        address_width : 13 ;
        word_width : 32 ;
    }
    functional_peak_current : 139367.000000;
    area : 31925.782944 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001401 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.563910, 0.561535, 0.560022, 0.562723, 1.092500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.563910, 0.561535, 0.560022, 0.562723, 1.092500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.507520, 0.505381, 0.504020, 0.506450, 0.983250" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.507520, 0.505381, 0.504020, 0.506450, 0.983250" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.011126" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.018197" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001401 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.563910, 0.561535, 0.560022, 0.562723, 1.092500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.563910, 0.561535, 0.560022, 0.562723, 1.092500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.507520, 0.505381, 0.504020, 0.506450, 0.983250" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.507520, 0.505381, 0.504020, 0.506450, 0.983250" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.011126" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.018197" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.032447, 0.032447, 0.032447, 0.032447, 0.032447" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.032447, 0.032447, 0.032447, 0.032447, 0.032447" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.309323, 0.318463, 0.328463, 0.348473, 0.388473",\
              "0.312023, 0.321163, 0.331163, 0.351173, 0.391173",\
              "0.314093, 0.323233, 0.333233, 0.353243, 0.393243",\
              "0.315893, 0.325033, 0.335033, 0.355043, 0.395043",\
              "0.315083, 0.324223, 0.334223, 0.354233, 0.394233"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.309323, 0.318463, 0.328463, 0.348473, 0.388473",\
              "0.312023, 0.321163, 0.331163, 0.351173, 0.391173",\
              "0.314093, 0.323233, 0.333233, 0.353243, 0.393243",\
              "0.315893, 0.325033, 0.335033, 0.355043, 0.395043",\
              "0.315083, 0.324223, 0.334223, 0.354233, 0.394233"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.014879, 0.040487, 0.076022, 0.099855, 0.199612",\
              "0.014879, 0.040487, 0.076022, 0.099855, 0.199612",\
              "0.014879, 0.040487, 0.076022, 0.099855, 0.199612",\
              "0.014879, 0.040487, 0.076022, 0.099855, 0.199612",\
              "0.014879, 0.040487, 0.076022, 0.099855, 0.199612"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.014879, 0.040487, 0.076022, 0.099855, 0.199612",\
              "0.014879, 0.040487, 0.076022, 0.099855, 0.199612",\
              "0.014879, 0.040487, 0.076022, 0.099855, 0.199612",\
              "0.014879, 0.040487, 0.076022, 0.099855, 0.199612",\
              "0.014879, 0.040487, 0.076022, 0.099855, 0.199612"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.425021, 0.437621, 0.451796, 0.479411, 0.534431",\
              "0.428066, 0.440666, 0.454841, 0.482456, 0.537476",\
              "0.430481, 0.443081, 0.457256, 0.484871, 0.539891",\
              "0.432686, 0.445286, 0.459461, 0.487076, 0.542096",\
              "0.431741, 0.444341, 0.458516, 0.486131, 0.541151"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.011713, 0.027639, 0.050968, 0.156633, 0.309012",\
              "0.011713, 0.027639, 0.050968, 0.156633, 0.309012",\
              "0.011713, 0.027639, 0.050968, 0.156633, 0.309012",\
              "0.011713, 0.027639, 0.050968, 0.156633, 0.309012",\
              "0.011713, 0.027639, 0.050968, 0.156633, 0.309012"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.425021, 0.437621, 0.451796, 0.479411, 0.534431",\
              "0.428066, 0.440666, 0.454841, 0.482456, 0.537476",\
              "0.430481, 0.443081, 0.457256, 0.484871, 0.539891",\
              "0.432686, 0.445286, 0.459461, 0.487076, 0.542096",\
              "0.431741, 0.444341, 0.458516, 0.486131, 0.541151"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.011713, 0.027639, 0.050968, 0.156633, 0.309012",\
              "0.011713, 0.027639, 0.050968, 0.156633, 0.309012",\
              "0.011713, 0.027639, 0.050968, 0.156633, 0.309012",\
              "0.011713, 0.027639, 0.050968, 0.156633, 0.309012",\
              "0.011713, 0.027639, 0.050968, 0.156633, 0.309012"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.032368 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.078745, 0.084253, 0.133750, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.182261, 0.190578, 0.200297, 0.271250, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.563910, 0.561535, 0.560022, 0.562723, 1.092500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.563910, 0.561535, 0.560022, 0.562723, 1.092500" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "15.152445" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.853634" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "15.034950" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.858977" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "10.729635" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.858463" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "12.882345" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.858720" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.077295" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001393 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.353904" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.435631" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.137693, 0.143633, 0.147593, 0.150893, 0.165963",\
              "0.137693, 0.143633, 0.147593, 0.150893, 0.165963",\
              "0.137693, 0.143633, 0.147593, 0.150893, 0.165963",\
              "0.137693, 0.143633, 0.147593, 0.150893, 0.165963",\
              "0.137693, 0.143633, 0.147593, 0.150893, 0.165963"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.137693, 0.143633, 0.147593, 0.150893, 0.165963",\
              "0.137693, 0.143633, 0.147593, 0.150893, 0.165963",\
              "0.137693, 0.143633, 0.147593, 0.150893, 0.165963",\
              "0.137693, 0.143633, 0.147593, 0.150893, 0.165963",\
              "0.137693, 0.143633, 0.147593, 0.150893, 0.165963"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.067630, 0.066090, 0.066090, 0.068840, 0.077420",\
              "0.078410, 0.076870, 0.076870, 0.079620, 0.088200",\
              "0.091830, 0.090290, 0.090290, 0.093040, 0.101620",\
              "0.109760, 0.108220, 0.108220, 0.110970, 0.119550",\
              "0.134400, 0.132860, 0.132860, 0.135610, 0.144190"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.067630, 0.066090, 0.066090, 0.068840, 0.077420",\
              "0.078410, 0.076870, 0.076870, 0.079620, 0.088200",\
              "0.091830, 0.090290, 0.090290, 0.093040, 0.101620",\
              "0.109760, 0.108220, 0.108220, 0.110970, 0.119550",\
              "0.134400, 0.132860, 0.132860, 0.135610, 0.144190"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001401 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.011126" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.018197" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.076710, 0.084300, 0.092660, 0.105420, 0.126210",\
              "0.076710, 0.084300, 0.092660, 0.105420, 0.126210",\
              "0.076710, 0.084300, 0.092660, 0.105420, 0.126210",\
              "0.076820, 0.084410, 0.092770, 0.105530, 0.126320",\
              "0.076820, 0.084410, 0.092770, 0.105530, 0.126320"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.076710, 0.084300, 0.092660, 0.105420, 0.126210",\
              "0.076710, 0.084300, 0.092660, 0.105420, 0.126210",\
              "0.076710, 0.084300, 0.092660, 0.105420, 0.126210",\
              "0.076820, 0.084410, 0.092770, 0.105530, 0.126320",\
              "0.076820, 0.084410, 0.092770, 0.105530, 0.126320"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.058567, 0.057577, 0.057797, 0.060987, 0.070227",\
              "0.069457, 0.068467, 0.068687, 0.071877, 0.081117",\
              "0.081997, 0.081007, 0.081227, 0.084417, 0.093657",\
              "0.098057, 0.097067, 0.097287, 0.100477, 0.109717",\
              "0.119837, 0.118847, 0.119067, 0.122257, 0.131497"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.058567, 0.057577, 0.057797, 0.060987, 0.070227",\
              "0.069457, 0.068467, 0.068687, 0.071877, 0.081117",\
              "0.081997, 0.081007, 0.081227, 0.084417, 0.093657",\
              "0.098057, 0.097067, 0.097287, 0.100477, 0.109717",\
              "0.119837, 0.118847, 0.119067, 0.122257, 0.131497"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_12_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001422 ;
        pin (A[12:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.074726" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.061716" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.159607, 0.168517, 0.176767, 0.189967, 0.211527",\
              "0.159607, 0.168517, 0.176767, 0.189967, 0.211527",\
              "0.159607, 0.168517, 0.176767, 0.189967, 0.211527",\
              "0.159607, 0.168517, 0.176767, 0.189967, 0.211527",\
              "0.159607, 0.168517, 0.176767, 0.189967, 0.211527"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.159607, 0.168517, 0.176767, 0.189967, 0.211527",\
              "0.159607, 0.168517, 0.176767, 0.189967, 0.211527",\
              "0.159607, 0.168517, 0.176767, 0.189967, 0.211527",\
              "0.159607, 0.168517, 0.176767, 0.189967, 0.211527",\
              "0.159607, 0.168517, 0.176767, 0.189967, 0.211527"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.068907, 0.067917, 0.068687, 0.072207, 0.081337",\
              "0.079797, 0.078807, 0.079577, 0.083097, 0.092227",\
              "0.093327, 0.092337, 0.093107, 0.096627, 0.105757",\
              "0.111257, 0.110267, 0.111037, 0.114557, 0.123687",\
              "0.135897, 0.134907, 0.135677, 0.139197, 0.148327"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.068907, 0.067917, 0.068687, 0.072207, 0.081337",\
              "0.079797, 0.078807, 0.079577, 0.083097, 0.092227",\
              "0.093327, 0.092337, 0.093107, 0.096627, 0.105757",\
              "0.111257, 0.110267, 0.111037, 0.114557, 0.123687",\
              "0.135897, 0.134907, 0.135677, 0.139197, 0.148327"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000801 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.013988" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.018383" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.086472, 0.094452, 0.100038, 0.107334, 0.126372",\
              "0.080544, 0.088524, 0.094110, 0.101406, 0.120444",\
              "0.076212, 0.084192, 0.089778, 0.097074, 0.116112",\
              "0.076668, 0.084648, 0.090234, 0.097530, 0.116568",\
              "0.090690, 0.098670, 0.104256, 0.111552, 0.130590"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.086472, 0.094452, 0.100038, 0.107334, 0.126372",\
              "0.080544, 0.088524, 0.094110, 0.101406, 0.120444",\
              "0.076212, 0.084192, 0.089778, 0.097074, 0.116112",\
              "0.076668, 0.084648, 0.090234, 0.097530, 0.116568",\
              "0.090690, 0.098670, 0.104256, 0.111552, 0.130590"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.061647, 0.055047, 0.050097, 0.043937, 0.037557",\
              "0.068247, 0.061647, 0.056697, 0.050537, 0.044157",\
              "0.072757, 0.066157, 0.061207, 0.055047, 0.048667",\
              "0.071877, 0.065277, 0.060327, 0.054167, 0.047787",\
              "0.055817, 0.049217, 0.044267, 0.038107, 0.031727"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.061647, 0.055047, 0.050097, 0.043937, 0.037557",\
              "0.068247, 0.061647, 0.056697, 0.050537, 0.044157",\
              "0.072757, 0.066157, 0.061207, 0.055047, 0.048667",\
              "0.071877, 0.065277, 0.060327, 0.054167, 0.047787",\
              "0.055817, 0.049217, 0.044267, 0.038107, 0.031727"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000791 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.014998" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.016131" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.078378, 0.086130, 0.092856, 0.105624, 0.124434",\
              "0.072450, 0.080202, 0.086928, 0.099696, 0.118506",\
              "0.068118, 0.075870, 0.082596, 0.095364, 0.114174",\
              "0.068460, 0.076212, 0.082938, 0.095706, 0.114516",\
              "0.082482, 0.090234, 0.096960, 0.109728, 0.128538"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.078378, 0.086130, 0.092856, 0.105624, 0.124434",\
              "0.072450, 0.080202, 0.086928, 0.099696, 0.118506",\
              "0.068118, 0.075870, 0.082596, 0.095364, 0.114174",\
              "0.068460, 0.076212, 0.082938, 0.095706, 0.114516",\
              "0.082482, 0.090234, 0.096960, 0.109728, 0.128538"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.058720, 0.052120, 0.047280, 0.041670, 0.036060",\
              "0.065320, 0.058720, 0.053880, 0.048270, 0.042660",\
              "0.069720, 0.063120, 0.058280, 0.052670, 0.047060",\
              "0.068840, 0.062240, 0.057400, 0.051790, 0.046180",\
              "0.052890, 0.046290, 0.041450, 0.035840, 0.031000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.058720, 0.052120, 0.047280, 0.041670, 0.036060",\
              "0.065320, 0.058720, 0.053880, 0.048270, 0.042660",\
              "0.069720, 0.063120, 0.058280, 0.052670, 0.047060",\
              "0.068840, 0.062240, 0.057400, 0.051790, 0.046180",\
              "0.052890, 0.046290, 0.041450, 0.035840, 0.031000"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 1969.254000 ;
    }
}
}
