module module_0 (
    id_1,
    id_2,
    output id_3,
    id_4,
    id_5,
    id_6,
    input logic [id_5 : id_2] id_7,
    output logic id_8,
    id_9,
    input logic [id_9 : 1 'b0] id_10,
    inout [id_5 : 1] id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  id_18 id_19 (
      .id_9 (1),
      .id_11(1'd0)
  );
endmodule
