Path: news.gmane.org!not-for-mail
From: Laxman Dewangan <ldewangan@nvidia.com>
Newsgroups: gmane.linux.kernel,gmane.linux.ports.tegra,gmane.linux.drivers.i2c
Subject: [PATCH 0/4] i2c: tegra: required clock support for controller
Date: Wed, 8 Aug 2012 13:21:30 +0530
Lines: 22
Approved: news@gmane.org
Message-ID: <1344412294-2420-1-git-send-email-ldewangan@nvidia.com>
NNTP-Posting-Host: plane.gmane.org
Mime-Version: 1.0
Content-Type: text/plain
X-Trace: dough.gmane.org 1344413279 10725 80.91.229.3 (8 Aug 2012 08:07:59 GMT)
X-Complaints-To: usenet@dough.gmane.org
NNTP-Posting-Date: Wed, 8 Aug 2012 08:07:59 +0000 (UTC)
Cc: <ben-linux@fluff.org>, <linux-tegra@vger.kernel.org>,
	<linux-kernel@vger.kernel.org>, <linux-i2c@vger.kernel.org>,
	Laxman Dewangan <ldewangan@nvidia.com>
To: <swarren@wwwdotorg.org>, <w.sang@pengutronix.de>, <olof@lixom.net>,
	<khali@linux-fr.org>
Original-X-From: linux-kernel-owner@vger.kernel.org Wed Aug 08 10:07:58 2012
Return-path: <linux-kernel-owner@vger.kernel.org>
Envelope-to: glk-linux-kernel-3@plane.gmane.org
Original-Received: from vger.kernel.org ([209.132.180.67])
	by plane.gmane.org with esmtp (Exim 4.69)
	(envelope-from <linux-kernel-owner@vger.kernel.org>)
	id 1Sz1J7-0000id-0s
	for glk-linux-kernel-3@plane.gmane.org; Wed, 08 Aug 2012 10:07:57 +0200
Original-Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S932481Ab2HHIHr (ORCPT <rfc822;glk-linux-kernel-3@m.gmane.org>);
	Wed, 8 Aug 2012 04:07:47 -0400
Original-Received: from hqemgate04.nvidia.com ([216.228.121.35]:3714 "EHLO
	hqemgate04.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S932429Ab2HHIHX (ORCPT
	<rfc822;linux-kernel@vger.kernel.org>);
	Wed, 8 Aug 2012 04:07:23 -0400
Original-Received: from hqnvupgp05.nvidia.com (Not Verified[216.228.121.13]) by hqemgate04.nvidia.com
	id <B50221de90000>; Wed, 08 Aug 2012 01:06:01 -0700
Original-Received: from hqemhub03.nvidia.com ([172.17.108.22])
  by hqnvupgp05.nvidia.com (PGP Universal service);
  Wed, 08 Aug 2012 01:06:41 -0700
X-PGP-Universal: processed;
	by hqnvupgp05.nvidia.com on Wed, 08 Aug 2012 01:06:41 -0700
Original-Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQEMHUB03.nvidia.com
 (172.20.150.15) with Microsoft SMTP Server id 8.3.264.0; Wed, 8 Aug 2012
 01:06:40 -0700
Original-Received: from daphne.nvidia.com (Not Verified[172.16.212.96]) by
 hqnvemgw01.nvidia.com with MailMarshal (v6,7,2,8378)	id <B50221e110002>; Wed,
 08 Aug 2012 01:06:41 -0700
Original-Received: from ldewangan-ubuntu.nvidia.com ([10.19.65.30])	by
 daphne.nvidia.com (8.13.8+Sun/8.8.8) with ESMTP id q7886ZFn027817;	Wed, 8 Aug
 2012 01:06:36 -0700 (PDT)
X-Mailer: git-send-email 1.7.1.1
Original-Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
Xref: news.gmane.org gmane.linux.kernel:1339887 gmane.linux.ports.tegra:5776 gmane.linux.drivers.i2c:12372
Archived-At: <http://permalink.gmane.org/gmane.linux.kernel/1339887>

The Tegra's i2c controller required two clock sources for proper
operation named as div-clk and fast-clk.

Adding support to make sure that driver will get these clocks and 
enable before any transfer and disable after transfer completed.

Patch 1 add the entry of fast clock in clock table.
Patch 2 modify i2c driver to get the div and fast clock.
Patch 3 name the connection of the clock entry.
Patch 4 removes non-required entry from tegra20 clock table.

Laxman Dewangan (4):
  ARM: tegra: clock: add i2c fast clock entry in clock table
  i2c: tegra: pass proper name for getting clock
  ARM: tegra: clock: add connection name in i2c clock entry
  ARM: tegra: clock: remove unused clock entry for i2c

 arch/arm/mach-tegra/tegra20_clocks_data.c |   20 +++++-------
 arch/arm/mach-tegra/tegra30_clocks_data.c |   15 ++++++---
 drivers/i2c/busses/i2c-tegra.c            |   46 ++++++++++++++--------------
 3 files changed, 41 insertions(+), 40 deletions(-)

