
*** Running vivado
    with args -log cpu_10.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_10.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source cpu_10.tcl -notrace
Command: synth_design -top cpu_10 -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22916 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 430.277 ; gain = 97.523
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_10' [D:/Progress/Vivado/multiple_instruction_cpu/multiple_instruction_cpu.srcs/sources_1/new/cpu.v:2]
INFO: [Synth 8-6157] synthesizing module 'pc' [D:/Progress/Vivado/multiple_instruction_cpu/multiple_instruction_cpu.srcs/sources_1/new/pc.v:2]
WARNING: [Synth 8-6104] Input port 'stop' has an internal driver [D:/Progress/Vivado/multiple_instruction_cpu/multiple_instruction_cpu.srcs/sources_1/new/pc.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pc' (1#1) [D:/Progress/Vivado/multiple_instruction_cpu/multiple_instruction_cpu.srcs/sources_1/new/pc.v:2]
INFO: [Synth 8-6157] synthesizing module 'insMem' [D:/Progress/Vivado/multiple_instruction_cpu/multiple_instruction_cpu.srcs/sources_1/new/insMem.v:2]
INFO: [Synth 8-6155] done synthesizing module 'insMem' (2#1) [D:/Progress/Vivado/multiple_instruction_cpu/multiple_instruction_cpu.srcs/sources_1/new/insMem.v:2]
INFO: [Synth 8-6157] synthesizing module 'acc' [D:/Progress/Vivado/multiple_instruction_cpu/multiple_instruction_cpu.srcs/sources_1/new/acc.v:2]
INFO: [Synth 8-6155] done synthesizing module 'acc' (3#1) [D:/Progress/Vivado/multiple_instruction_cpu/multiple_instruction_cpu.srcs/sources_1/new/acc.v:2]
INFO: [Synth 8-6157] synthesizing module 'dataMem' [D:/Progress/Vivado/multiple_instruction_cpu/multiple_instruction_cpu.srcs/sources_1/new/dataMem.v:2]
INFO: [Synth 8-6155] done synthesizing module 'dataMem' (4#1) [D:/Progress/Vivado/multiple_instruction_cpu/multiple_instruction_cpu.srcs/sources_1/new/dataMem.v:2]
INFO: [Synth 8-6157] synthesizing module 'cu' [D:/Progress/Vivado/multiple_instruction_cpu/multiple_instruction_cpu.srcs/sources_1/new/cu.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Progress/Vivado/multiple_instruction_cpu/multiple_instruction_cpu.srcs/sources_1/new/cu.v:16]
INFO: [Synth 8-6155] done synthesizing module 'cu' (5#1) [D:/Progress/Vivado/multiple_instruction_cpu/multiple_instruction_cpu.srcs/sources_1/new/cu.v:2]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Progress/Vivado/multiple_instruction_cpu/multiple_instruction_cpu.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Progress/Vivado/multiple_instruction_cpu/multiple_instruction_cpu.srcs/sources_1/new/alu.v:14]
INFO: [Synth 8-6155] done synthesizing module 'alu' (6#1) [D:/Progress/Vivado/multiple_instruction_cpu/multiple_instruction_cpu.srcs/sources_1/new/alu.v:2]
WARNING: [Synth 8-3848] Net a in module/entity cpu_10 does not have driver. [D:/Progress/Vivado/multiple_instruction_cpu/multiple_instruction_cpu.srcs/sources_1/new/cpu.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cpu_10' (7#1) [D:/Progress/Vivado/multiple_instruction_cpu/multiple_instruction_cpu.srcs/sources_1/new/cpu.v:2]
WARNING: [Synth 8-3331] design pc has unconnected port stop
WARNING: [Synth 8-3331] design cpu_10 has unconnected port a
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 486.730 ; gain = 153.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 486.730 ; gain = 153.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 486.730 ; gain = 153.977
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "insMem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'stop_reg' [D:/Progress/Vivado/multiple_instruction_cpu/multiple_instruction_cpu.srcs/sources_1/new/cu.v:17]
WARNING: [Synth 8-327] inferring latch for variable 'uct_reg' [D:/Progress/Vivado/multiple_instruction_cpu/multiple_instruction_cpu.srcs/sources_1/new/cu.v:17]
WARNING: [Synth 8-327] inferring latch for variable 'acc_wr_reg' [D:/Progress/Vivado/multiple_instruction_cpu/multiple_instruction_cpu.srcs/sources_1/new/cu.v:17]
WARNING: [Synth 8-327] inferring latch for variable 'dataMem_wr_reg' [D:/Progress/Vivado/multiple_instruction_cpu/multiple_instruction_cpu.srcs/sources_1/new/cu.v:17]
WARNING: [Synth 8-327] inferring latch for variable 'alu_op_reg' [D:/Progress/Vivado/multiple_instruction_cpu/multiple_instruction_cpu.srcs/sources_1/new/cu.v:17]
WARNING: [Synth 8-327] inferring latch for variable 'ct_reg' [D:/Progress/Vivado/multiple_instruction_cpu/multiple_instruction_cpu.srcs/sources_1/new/alu.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Z_reg' [D:/Progress/Vivado/multiple_instruction_cpu/multiple_instruction_cpu.srcs/sources_1/new/alu.v:15]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 486.730 ; gain = 153.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	  11 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module insMem 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input     16 Bit        Muxes := 1     
Module acc 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cu 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      1 Bit        Muxes := 5     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design cpu_10 has unconnected port a
WARNING: [Synth 8-3332] Sequential element (cu/stop_reg) is unused and will be removed from module cpu_10.
WARNING: [Synth 8-3332] Sequential element (cu/uct_reg) is unused and will be removed from module cpu_10.
WARNING: [Synth 8-3332] Sequential element (cu/acc_wr_reg) is unused and will be removed from module cpu_10.
WARNING: [Synth 8-3332] Sequential element (cu/dataMem_wr_reg) is unused and will be removed from module cpu_10.
WARNING: [Synth 8-3332] Sequential element (cu/alu_op_reg[3]) is unused and will be removed from module cpu_10.
WARNING: [Synth 8-3332] Sequential element (cu/alu_op_reg[2]) is unused and will be removed from module cpu_10.
WARNING: [Synth 8-3332] Sequential element (cu/alu_op_reg[1]) is unused and will be removed from module cpu_10.
WARNING: [Synth 8-3332] Sequential element (cu/alu_op_reg[0]) is unused and will be removed from module cpu_10.
WARNING: [Synth 8-3332] Sequential element (alu/ct_reg) is unused and will be removed from module cpu_10.
WARNING: [Synth 8-3332] Sequential element (alu/Z_reg[15]) is unused and will be removed from module cpu_10.
WARNING: [Synth 8-3332] Sequential element (alu/Z_reg[14]) is unused and will be removed from module cpu_10.
WARNING: [Synth 8-3332] Sequential element (alu/Z_reg[13]) is unused and will be removed from module cpu_10.
WARNING: [Synth 8-3332] Sequential element (alu/Z_reg[12]) is unused and will be removed from module cpu_10.
WARNING: [Synth 8-3332] Sequential element (alu/Z_reg[11]) is unused and will be removed from module cpu_10.
WARNING: [Synth 8-3332] Sequential element (alu/Z_reg[10]) is unused and will be removed from module cpu_10.
WARNING: [Synth 8-3332] Sequential element (alu/Z_reg[9]) is unused and will be removed from module cpu_10.
WARNING: [Synth 8-3332] Sequential element (alu/Z_reg[8]) is unused and will be removed from module cpu_10.
WARNING: [Synth 8-3332] Sequential element (alu/Z_reg[7]) is unused and will be removed from module cpu_10.
WARNING: [Synth 8-3332] Sequential element (alu/Z_reg[6]) is unused and will be removed from module cpu_10.
WARNING: [Synth 8-3332] Sequential element (alu/Z_reg[5]) is unused and will be removed from module cpu_10.
WARNING: [Synth 8-3332] Sequential element (alu/Z_reg[4]) is unused and will be removed from module cpu_10.
WARNING: [Synth 8-3332] Sequential element (alu/Z_reg[3]) is unused and will be removed from module cpu_10.
WARNING: [Synth 8-3332] Sequential element (alu/Z_reg[2]) is unused and will be removed from module cpu_10.
WARNING: [Synth 8-3332] Sequential element (alu/Z_reg[1]) is unused and will be removed from module cpu_10.
WARNING: [Synth 8-3332] Sequential element (alu/Z_reg[0]) is unused and will be removed from module cpu_10.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 607.348 ; gain = 274.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 607.348 ; gain = 274.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 607.348 ; gain = 274.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 607.348 ; gain = 274.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 607.348 ; gain = 274.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 607.348 ; gain = 274.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 607.348 ; gain = 274.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 607.348 ; gain = 274.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 607.348 ; gain = 274.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 607.348 ; gain = 274.594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 607.348 ; gain = 274.594
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 607.348 ; gain = 274.594
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 715.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 715.219 ; gain = 395.512
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 715.219 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Progress/Vivado/multiple_instruction_cpu/multiple_instruction_cpu.runs/synth_1/cpu_10.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_10_utilization_synth.rpt -pb cpu_10_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 20 19:34:01 2023...
