{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624330082233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624330082237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 21 23:48:01 2021 " "Processing started: Mon Jun 21 23:48:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624330082237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330082237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off problema3 -c problema3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off problema3 -c problema3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330082238 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624330083866 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624330083867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file display_segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_segmentos " "Found entity 1: display_segmentos" {  } { { "display_segmentos.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/display_segmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624330172522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330172522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file controlador_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_memoria " "Found entity 1: controlador_memoria" {  } { { "controlador_memoria.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_memoria.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624330172526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330172526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_principal.v 1 1 " "Found 1 design units, including 1 entities, in source file controlador_principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_principal " "Found entity 1: controlador_principal" {  } { { "controlador_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_principal.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624330172528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330172528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "multiplexador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/multiplexador.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624330172530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330172530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vericador_valor.v 1 1 " "Found 1 design units, including 1 entities, in source file vericador_valor.v" { { "Info" "ISGN_ENTITY_NAME" "1 vericador_valor " "Found entity 1: vericador_valor" {  } { { "vericador_valor.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/vericador_valor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624330172532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330172532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acumulador.v 1 1 " "Found 1 design units, including 1 entities, in source file acumulador.v" { { "Info" "ISGN_ENTITY_NAME" "1 acumulador " "Found entity 1: acumulador" {  } { { "acumulador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/acumulador.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624330172540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330172540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_teclado.v 1 1 " "Found 1 design units, including 1 entities, in source file controlador_teclado.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_teclado " "Found entity 1: controlador_teclado" {  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624330172550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330172550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_codificador.v 1 1 " "Found 1 design units, including 1 entities, in source file gerador_codificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 gerador_codificador " "Found entity 1: gerador_codificador" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624330172552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330172552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624330172554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330172554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_principal.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_principal " "Found entity 1: circuito_principal" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624330172556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330172556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/divisor_clock.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624330172567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330172567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/decodificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624330172569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330172569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadorSegmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexadorSegmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexadorSegmentos " "Found entity 1: multiplexadorSegmentos" {  } { { "multiplexadorSegmentos.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/multiplexadorSegmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624330172578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330172578 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segmentosA circuito_principal.v(96) " "Verilog HDL Implicit Net warning at circuito_principal.v(96): created implicit net for \"segmentosA\"" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330172579 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segmentosB circuito_principal.v(97) " "Verilog HDL Implicit Net warning at circuito_principal.v(97): created implicit net for \"segmentosB\"" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330172580 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segmentosC circuito_principal.v(98) " "Verilog HDL Implicit Net warning at circuito_principal.v(98): created implicit net for \"segmentosC\"" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330172580 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segmentosD circuito_principal.v(99) " "Verilog HDL Implicit Net warning at circuito_principal.v(99): created implicit net for \"segmentosD\"" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330172580 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "circuito_principal.v(43) " "Verilog HDL Instantiation warning at circuito_principal.v(43): instance has no name" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1624330172596 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_principal " "Elaborating entity \"circuito_principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624330173180 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado_anterior circuito_principal.v(23) " "Verilog HDL Always Construct warning at circuito_principal.v(23): variable \"estado_anterior\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330173183 "|circuito_principal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "estado_anterior circuito_principal.v(22) " "Verilog HDL Always Construct warning at circuito_principal.v(22): inferring latch(es) for variable \"estado_anterior\", which holds its previous value in one or more paths through the always construct" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624330173184 "|circuito_principal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_anterior\[0\] circuito_principal.v(27) " "Inferred latch for \"estado_anterior\[0\]\" at circuito_principal.v(27)" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330173190 "|circuito_principal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_anterior\[1\] circuito_principal.v(27) " "Inferred latch for \"estado_anterior\[1\]\" at circuito_principal.v(27)" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330173191 "|circuito_principal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador temporizador:tempos " "Elaborating entity \"temporizador\" for hierarchy \"temporizador:tempos\"" {  } { { "circuito_principal.v" "tempos" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330173913 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 temporizador.v(18) " "Verilog HDL assignment warning at temporizador.v(18): truncated value with size 32 to match size of target (3)" {  } { { "temporizador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/temporizador.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624330174090 "|circuito_principal|temporizador:tempos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempoTeclado temporizador.v(22) " "Verilog HDL Always Construct warning at temporizador.v(22): inferring latch(es) for variable \"tempoTeclado\", which holds its previous value in one or more paths through the always construct" {  } { { "temporizador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/temporizador.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624330174090 "|circuito_principal|temporizador:tempos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempoAcumulador temporizador.v(22) " "Verilog HDL Always Construct warning at temporizador.v(22): inferring latch(es) for variable \"tempoAcumulador\", which holds its previous value in one or more paths through the always construct" {  } { { "temporizador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/temporizador.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624330174091 "|circuito_principal|temporizador:tempos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempo temporizador.v(22) " "Verilog HDL Always Construct warning at temporizador.v(22): inferring latch(es) for variable \"tempo\", which holds its previous value in one or more paths through the always construct" {  } { { "temporizador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/temporizador.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624330174091 "|circuito_principal|temporizador:tempos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempo temporizador.v(28) " "Inferred latch for \"tempo\" at temporizador.v(28)" {  } { { "temporizador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/temporizador.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330174091 "|circuito_principal|temporizador:tempos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempoAcumulador temporizador.v(28) " "Inferred latch for \"tempoAcumulador\" at temporizador.v(28)" {  } { { "temporizador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/temporizador.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330174091 "|circuito_principal|temporizador:tempos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempoTeclado temporizador.v(28) " "Inferred latch for \"tempoTeclado\" at temporizador.v(28)" {  } { { "temporizador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/temporizador.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330174091 "|circuito_principal|temporizador:tempos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock divisor_clock:comb_16 " "Elaborating entity \"divisor_clock\" for hierarchy \"divisor_clock:comb_16\"" {  } { { "circuito_principal.v" "comb_16" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330174092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 divisor_clock.v(21) " "Verilog HDL assignment warning at divisor_clock.v(21): truncated value with size 32 to match size of target (29)" {  } { { "divisor_clock.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/divisor_clock.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624330174258 "|circuito_principal|divisor_clock:comb_15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acumulador acumulador:ac " "Elaborating entity \"acumulador\" for hierarchy \"acumulador:ac\"" {  } { { "circuito_principal.v" "ac" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330174259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_teclado controlador_teclado:teclas " "Elaborating entity \"controlador_teclado\" for hierarchy \"controlador_teclado:teclas\"" {  } { { "circuito_principal.v" "teclas" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330174569 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado controlador_teclado.v(25) " "Verilog HDL Always Construct warning at controlador_teclado.v(25): variable \"estado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330174688 "|circuito_principal|controlador_teclado:teclas"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado controlador_teclado.v(30) " "Verilog HDL Always Construct warning at controlador_teclado.v(30): variable \"estado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330174688 "|circuito_principal|controlador_teclado:teclas"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado controlador_teclado.v(40) " "Verilog HDL Always Construct warning at controlador_teclado.v(40): variable \"estado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330174689 "|circuito_principal|controlador_teclado:teclas"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado controlador_teclado.v(50) " "Verilog HDL Always Construct warning at controlador_teclado.v(50): variable \"estado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330174689 "|circuito_principal|controlador_teclado:teclas"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digito controlador_teclado.v(24) " "Verilog HDL Always Construct warning at controlador_teclado.v(24): inferring latch(es) for variable \"digito\", which holds its previous value in one or more paths through the always construct" {  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624330174689 "|circuito_principal|controlador_teclado:teclas"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state_next controlador_teclado.v(24) " "Verilog HDL Always Construct warning at controlador_teclado.v(24): inferring latch(es) for variable \"state_next\", which holds its previous value in one or more paths through the always construct" {  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624330174689 "|circuito_principal|controlador_teclado:teclas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.10 controlador_teclado.v(25) " "Inferred latch for \"state_next.10\" at controlador_teclado.v(25)" {  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330174689 "|circuito_principal|controlador_teclado:teclas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.01 controlador_teclado.v(25) " "Inferred latch for \"state_next.01\" at controlador_teclado.v(25)" {  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330174689 "|circuito_principal|controlador_teclado:teclas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.00 controlador_teclado.v(25) " "Inferred latch for \"state_next.00\" at controlador_teclado.v(25)" {  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330174689 "|circuito_principal|controlador_teclado:teclas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digito\[0\] controlador_teclado.v(25) " "Inferred latch for \"digito\[0\]\" at controlador_teclado.v(25)" {  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330174689 "|circuito_principal|controlador_teclado:teclas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digito\[1\] controlador_teclado.v(25) " "Inferred latch for \"digito\[1\]\" at controlador_teclado.v(25)" {  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330174689 "|circuito_principal|controlador_teclado:teclas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerador_codificador gerador_codificador:gerador " "Elaborating entity \"gerador_codificador\" for hierarchy \"gerador_codificador:gerador\"" {  } { { "circuito_principal.v" "gerador" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330174690 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado gerador_codificador.v(12) " "Verilog HDL Always Construct warning at gerador_codificador.v(12): variable \"estado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330174797 "|circuito_principal|gerador_codificador:gerador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tecla gerador_codificador.v(12) " "Verilog HDL Always Construct warning at gerador_codificador.v(12): variable \"tecla\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330174798 "|circuito_principal|gerador_codificador:gerador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tecla gerador_codificador.v(15) " "Verilog HDL Always Construct warning at gerador_codificador.v(15): variable \"tecla\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330174798 "|circuito_principal|gerador_codificador:gerador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tecla gerador_codificador.v(19) " "Verilog HDL Always Construct warning at gerador_codificador.v(19): variable \"tecla\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330174798 "|circuito_principal|gerador_codificador:gerador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tecla gerador_codificador.v(23) " "Verilog HDL Always Construct warning at gerador_codificador.v(23): variable \"tecla\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330174798 "|circuito_principal|gerador_codificador:gerador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tecla gerador_codificador.v(27) " "Verilog HDL Always Construct warning at gerador_codificador.v(27): variable \"tecla\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330174798 "|circuito_principal|gerador_codificador:gerador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tecla gerador_codificador.v(33) " "Verilog HDL Always Construct warning at gerador_codificador.v(33): variable \"tecla\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330174798 "|circuito_principal|gerador_codificador:gerador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tecla gerador_codificador.v(37) " "Verilog HDL Always Construct warning at gerador_codificador.v(37): variable \"tecla\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330174798 "|circuito_principal|gerador_codificador:gerador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tecla gerador_codificador.v(41) " "Verilog HDL Always Construct warning at gerador_codificador.v(41): variable \"tecla\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330174798 "|circuito_principal|gerador_codificador:gerador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tecla gerador_codificador.v(45) " "Verilog HDL Always Construct warning at gerador_codificador.v(45): variable \"tecla\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330174799 "|circuito_principal|gerador_codificador:gerador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gerador_codificador.v(13) " "Verilog HDL Case Statement warning at gerador_codificador.v(13): incomplete case statement has no default case item" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1624330174806 "|circuito_principal|gerador_codificador:gerador"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "gerador_codificador.v(13) " "Verilog HDL Case Statement information at gerador_codificador.v(13): all case item expressions in this case statement are onehot" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 13 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1624330174806 "|circuito_principal|gerador_codificador:gerador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "codigo gerador_codificador.v(11) " "Verilog HDL Always Construct warning at gerador_codificador.v(11): inferring latch(es) for variable \"codigo\", which holds its previous value in one or more paths through the always construct" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624330174806 "|circuito_principal|gerador_codificador:gerador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codigo\[0\] gerador_codificador.v(11) " "Inferred latch for \"codigo\[0\]\" at gerador_codificador.v(11)" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330174806 "|circuito_principal|gerador_codificador:gerador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codigo\[1\] gerador_codificador.v(11) " "Inferred latch for \"codigo\[1\]\" at gerador_codificador.v(11)" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330174807 "|circuito_principal|gerador_codificador:gerador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codigo\[2\] gerador_codificador.v(11) " "Inferred latch for \"codigo\[2\]\" at gerador_codificador.v(11)" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330174807 "|circuito_principal|gerador_codificador:gerador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codigo\[3\] gerador_codificador.v(11) " "Inferred latch for \"codigo\[3\]\" at gerador_codificador.v(11)" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330174807 "|circuito_principal|gerador_codificador:gerador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_memoria controlador_memoria:controle_mem " "Elaborating entity \"controlador_memoria\" for hierarchy \"controlador_memoria:controle_mem\"" {  } { { "circuito_principal.v" "controle_mem" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330174808 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "valor_preco controlador_memoria.v(10) " "Verilog HDL Always Construct warning at controlador_memoria.v(10): inferring latch(es) for variable \"valor_preco\", which holds its previous value in one or more paths through the always construct" {  } { { "controlador_memoria.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_memoria.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624330174847 "|circuito_principal|controlador_memoria:controle_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_preco\[0\] controlador_memoria.v(10) " "Inferred latch for \"valor_preco\[0\]\" at controlador_memoria.v(10)" {  } { { "controlador_memoria.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_memoria.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330174847 "|circuito_principal|controlador_memoria:controle_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_preco\[1\] controlador_memoria.v(10) " "Inferred latch for \"valor_preco\[1\]\" at controlador_memoria.v(10)" {  } { { "controlador_memoria.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_memoria.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330174847 "|circuito_principal|controlador_memoria:controle_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_preco\[2\] controlador_memoria.v(10) " "Inferred latch for \"valor_preco\[2\]\" at controlador_memoria.v(10)" {  } { { "controlador_memoria.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_memoria.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330174847 "|circuito_principal|controlador_memoria:controle_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_preco\[3\] controlador_memoria.v(10) " "Inferred latch for \"valor_preco\[3\]\" at controlador_memoria.v(10)" {  } { { "controlador_memoria.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_memoria.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330174847 "|circuito_principal|controlador_memoria:controle_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vericador_valor vericador_valor:verifica " "Elaborating entity \"vericador_valor\" for hierarchy \"vericador_valor:verifica\"" {  } { { "circuito_principal.v" "verifica" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330174848 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "total vericador_valor.v(11) " "Verilog HDL Always Construct warning at vericador_valor.v(11): variable \"total\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vericador_valor.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/vericador_valor.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330174854 "|circuito_principal|vericador_valor:verifica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_principal controlador_principal:controle " "Elaborating entity \"controlador_principal\" for hierarchy \"controlador_principal:controle\"" {  } { { "circuito_principal.v" "controle" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330174856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_segmentos display_segmentos:display " "Elaborating entity \"display_segmentos\" for hierarchy \"display_segmentos:display\"" {  } { { "circuito_principal.v" "display" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330174863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador display_segmentos:display\|decodificador:decodA " "Elaborating entity \"decodificador\" for hierarchy \"display_segmentos:display\|decodificador:decodA\"" {  } { { "display_segmentos.v" "decodA" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/display_segmentos.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330174899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador multiplexador:mux " "Elaborating entity \"multiplexador\" for hierarchy \"multiplexador:mux\"" {  } { { "circuito_principal.v" "mux" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330175079 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 multiplexador.v(46) " "Verilog HDL assignment warning at multiplexador.v(46): truncated value with size 32 to match size of target (3)" {  } { { "multiplexador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/multiplexador.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624330175147 "|multiplexador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexadorSegmentos multiplexadorSegmentos:muxSeg " "Elaborating entity \"multiplexadorSegmentos\" for hierarchy \"multiplexadorSegmentos:muxSeg\"" {  } { { "circuito_principal.v" "muxSeg" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624330175148 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "segmentosA multiplexadorSegmentos.v(8) " "Verilog HDL Always Construct warning at multiplexadorSegmentos.v(8): variable \"segmentosA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexadorSegmentos.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/multiplexadorSegmentos.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330175149 "|circuito_principal|multiplexadorSegmentos:muxSeg"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "segmentosB multiplexadorSegmentos.v(9) " "Verilog HDL Always Construct warning at multiplexadorSegmentos.v(9): variable \"segmentosB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexadorSegmentos.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/multiplexadorSegmentos.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330175150 "|circuito_principal|multiplexadorSegmentos:muxSeg"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "segmentosC multiplexadorSegmentos.v(10) " "Verilog HDL Always Construct warning at multiplexadorSegmentos.v(10): variable \"segmentosC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexadorSegmentos.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/multiplexadorSegmentos.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330175150 "|circuito_principal|multiplexadorSegmentos:muxSeg"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "segmentosD multiplexadorSegmentos.v(11) " "Verilog HDL Always Construct warning at multiplexadorSegmentos.v(11): variable \"segmentosD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplexadorSegmentos.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/multiplexadorSegmentos.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624330175150 "|circuito_principal|multiplexadorSegmentos:muxSeg"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multiplexadorSegmentos.v(7) " "Verilog HDL Case Statement information at multiplexadorSegmentos.v(7): all case item expressions in this case statement are onehot" {  } { { "multiplexadorSegmentos.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/multiplexadorSegmentos.v" 7 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1624330175151 "|circuito_principal|multiplexadorSegmentos:muxSeg"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1624330178105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "estado_anterior\[1\] " "Latch estado_anterior\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador_principal:controle\|estado_reg.q0 " "Ports D and ENA on the latch are fed by the same signal controlador_principal:controle\|estado_reg.q0" {  } { { "controlador_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_principal.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624330178282 ""}  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624330178282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "estado_anterior\[0\] " "Latch estado_anterior\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador_principal:controle\|estado_reg.q0 " "Ports D and ENA on the latch are fed by the same signal controlador_principal:controle\|estado_reg.q0" {  } { { "controlador_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_principal.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624330178282 ""}  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624330178282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador_memoria:controle_mem\|valor_preco\[0\] " "Latch controlador_memoria:controle_mem\|valor_preco\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gerador_codificador:gerador\|codigo\[3\] " "Ports D and ENA on the latch are fed by the same signal gerador_codificador:gerador\|codigo\[3\]" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624330178282 ""}  } { { "controlador_memoria.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_memoria.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624330178282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador_memoria:controle_mem\|valor_preco\[1\] " "Latch controlador_memoria:controle_mem\|valor_preco\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gerador_codificador:gerador\|codigo\[0\] " "Ports D and ENA on the latch are fed by the same signal gerador_codificador:gerador\|codigo\[0\]" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624330178283 ""}  } { { "controlador_memoria.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_memoria.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624330178283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador_memoria:controle_mem\|valor_preco\[2\] " "Latch controlador_memoria:controle_mem\|valor_preco\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gerador_codificador:gerador\|codigo\[0\] " "Ports D and ENA on the latch are fed by the same signal gerador_codificador:gerador\|codigo\[0\]" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624330178283 ""}  } { { "controlador_memoria.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_memoria.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624330178283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador_memoria:controle_mem\|valor_preco\[3\] " "Latch controlador_memoria:controle_mem\|valor_preco\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gerador_codificador:gerador\|codigo\[0\] " "Ports D and ENA on the latch are fed by the same signal gerador_codificador:gerador\|codigo\[0\]" {  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624330178283 ""}  } { { "controlador_memoria.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_memoria.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624330178283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador_codificador:gerador\|codigo\[0\] " "Latch gerador_codificador:gerador\|codigo\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tecla\[0\] " "Ports D and ENA on the latch are fed by the same signal tecla\[0\]" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624330178283 ""}  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624330178283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador_codificador:gerador\|codigo\[1\] " "Latch gerador_codificador:gerador\|codigo\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tecla\[0\] " "Ports D and ENA on the latch are fed by the same signal tecla\[0\]" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624330178283 ""}  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624330178283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador_codificador:gerador\|codigo\[2\] " "Latch gerador_codificador:gerador\|codigo\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tecla\[0\] " "Ports D and ENA on the latch are fed by the same signal tecla\[0\]" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624330178284 ""}  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624330178284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador_codificador:gerador\|codigo\[3\] " "Latch gerador_codificador:gerador\|codigo\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tecla\[0\] " "Ports D and ENA on the latch are fed by the same signal tecla\[0\]" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624330178284 ""}  } { { "gerador_codificador.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/gerador_codificador.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624330178284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador_teclado:teclas\|state_next.00_112 " "Latch controlador_teclado:teclas\|state_next.00_112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador_principal:controle\|estado_reg.q0 " "Ports D and ENA on the latch are fed by the same signal controlador_principal:controle\|estado_reg.q0" {  } { { "controlador_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_principal.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624330178284 ""}  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624330178284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador_teclado:teclas\|state_next.01_101 " "Latch controlador_teclado:teclas\|state_next.01_101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador_principal:controle\|estado_reg.q0 " "Ports D and ENA on the latch are fed by the same signal controlador_principal:controle\|estado_reg.q0" {  } { { "controlador_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_principal.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624330178285 ""}  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624330178285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador_teclado:teclas\|state_next.10_90 " "Latch controlador_teclado:teclas\|state_next.10_90 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador_principal:controle\|estado_reg.q0 " "Ports D and ENA on the latch are fed by the same signal controlador_principal:controle\|estado_reg.q0" {  } { { "controlador_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_principal.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624330178285 ""}  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624330178285 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[1\] GND " "Pin \"segmentos\[1\]\" is stuck at GND" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624330178747 "|circuito_principal|segmentos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[2\] GND " "Pin \"segmentos\[2\]\" is stuck at GND" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624330178747 "|circuito_principal|segmentos[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[3\] GND " "Pin \"segmentos\[3\]\" is stuck at GND" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624330178747 "|circuito_principal|segmentos[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[4\] GND " "Pin \"segmentos\[4\]\" is stuck at GND" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624330178747 "|circuito_principal|segmentos[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[5\] GND " "Pin \"segmentos\[5\]\" is stuck at GND" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624330178747 "|circuito_principal|segmentos[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[6\] GND " "Pin \"segmentos\[6\]\" is stuck at GND" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624330178747 "|circuito_principal|segmentos[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[7\] GND " "Pin \"segmentos\[7\]\" is stuck at GND" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624330178747 "|circuito_principal|segmentos[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624330178747 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624330179357 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624330179452 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624330179452 ""} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Implemented 107 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624330179452 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624330179452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624330180808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 21 23:49:40 2021 " "Processing ended: Mon Jun 21 23:49:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624330180808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624330180808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624330180808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624330180808 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1624330196358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624330196360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 21 23:49:50 2021 " "Processing started: Mon Jun 21 23:49:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624330196360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1624330196360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off problema3 -c problema3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off problema3 -c problema3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1624330196361 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1624330196878 ""}
{ "Info" "0" "" "Project  = problema3" {  } {  } 0 0 "Project  = problema3" 0 0 "Fitter" 0 0 1624330196880 ""}
{ "Info" "0" "" "Revision = problema3" {  } {  } 0 0 "Revision = problema3" 0 0 "Fitter" 0 0 1624330196882 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1624330197330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1624330197331 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "problema3 EPM240T100C5 " "Selected device EPM240T100C5 for design \"problema3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1624330197417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624330197805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624330197805 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1624330198580 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1624330198690 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624330200111 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624330200111 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624330200111 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624330200111 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624330200111 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1624330200111 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 21 " "No exact pin location assignment(s) for 8 pins of 21 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1624330200247 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1624330200354 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "problema3.sdc " "Synopsys Design Constraints File file not found: 'problema3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1624330200358 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1624330200359 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1624330200407 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1624330200407 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624330200410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624330200410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624330200410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 controlador_principal:controle\|estado_reg.q0 " "   1.000 controlador_principal:controle\|estado_reg.q0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624330200410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 gerador_codificador:gerador\|codigo\[0\] " "   1.000 gerador_codificador:gerador\|codigo\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624330200410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     tecla\[0\] " "   1.000     tecla\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624330200410 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1624330200410 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624330200628 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624330200630 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1624330200654 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 3 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1624330200696 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "controlador_memoria:controle_mem\|WideOr0~0 Global clock " "Automatically promoted some destinations of signal \"controlador_memoria:controle_mem\|WideOr0~0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "controlador_principal:controle\|estado_reg.q2 " "Destination \"controlador_principal:controle\|estado_reg.q2\" may be non-global or may not use global clock" {  } { { "controlador_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_principal.v" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1624330200697 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "controlador_principal:controle\|Selector0~1 " "Destination \"controlador_principal:controle\|Selector0~1\" may be non-global or may not use global clock" {  } { { "controlador_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_principal.v" 22 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1624330200697 ""}  } { { "controlador_memoria.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_memoria.v" 12 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1624330200697 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "controlador_teclado:teclas\|state_next.10~0 Global clock " "Automatically promoted signal \"controlador_teclado:teclas\|state_next.10~0\" to use Global clock" {  } { { "controlador_teclado.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/controlador_teclado.v" 13 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1624330200697 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "always0~0 Global clock " "Automatically promoted some destinations of signal \"always0~0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "devolver_moedas " "Destination \"devolver_moedas\" may be non-global or may not use global clock" {  } { { "circuito_principal.v" "" { Text "/home/antony/Downloads/Problema3 (4)/Problema3/circuito_principal.v" 11 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1624330200698 ""}  } { { "temporary_test_loc" "" { Generic "/home/antony/Downloads/Problema3 (4)/Problema3/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1624330200698 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1624330200698 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1624330200765 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1624330200908 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1624330201096 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1624330201099 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1624330201099 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1624330201100 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1624330201103 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1624330201103 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1624330201103 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 7 31 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1624330201110 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 6 36 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1624330201110 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1624330201110 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1624330201110 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentosA\[0\] " "Node \"segmentosA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/Quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/Quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "segmentosA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624330201602 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentosA\[1\] " "Node \"segmentosA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/Quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/Quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "segmentosA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624330201602 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentosA\[2\] " "Node \"segmentosA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/Quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/Quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "segmentosA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624330201602 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentosA\[3\] " "Node \"segmentosA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/Quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/Quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "segmentosA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624330201602 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentosA\[4\] " "Node \"segmentosA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/Quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/Quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "segmentosA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624330201602 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentosA\[5\] " "Node \"segmentosA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/Quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/Quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "segmentosA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624330201602 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentosA\[6\] " "Node \"segmentosA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/Quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/Quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "segmentosA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624330201602 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentosA\[7\] " "Node \"segmentosA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/Quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/Quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "segmentosA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624330201602 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1624330201602 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624330201605 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1624330202109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1624330202938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624330203668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1624330203767 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1624330205997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624330205998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1624330206094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+01 ns 1.1% " "2e+01 ns of routing delay (approximately 1.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1624330206631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/antony/Downloads/Problema3 (4)/Problema3/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1624330206704 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1624330206704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1624330208115 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1624330208115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624330208118 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.04 " "Total time spent on timing analysis during the Fitter is 1.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1624330208187 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624330208255 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1624330208467 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1624330208483 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/antony/Downloads/Problema3 (4)/Problema3/output_files/problema3.fit.smsg " "Generated suppressed messages file /home/antony/Downloads/Problema3 (4)/Problema3/output_files/problema3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1624330208807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "523 " "Peak virtual memory: 523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624330208875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 21 23:50:08 2021 " "Processing ended: Mon Jun 21 23:50:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624330208875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624330208875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624330208875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1624330208875 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1624330216347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624330216349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 21 23:50:15 2021 " "Processing started: Mon Jun 21 23:50:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624330216349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1624330216349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off problema3 -c problema3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off problema3 -c problema3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1624330216349 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1624330217006 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1624330217198 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1624330217213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "328 " "Peak virtual memory: 328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624330217906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 21 23:50:17 2021 " "Processing ended: Mon Jun 21 23:50:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624330217906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624330217906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624330217906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1624330217906 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1624330218549 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1624330223182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624330223184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 21 23:50:22 2021 " "Processing started: Mon Jun 21 23:50:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624330223184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1624330223184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta problema3 -c problema3 " "Command: quartus_sta problema3 -c problema3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1624330223185 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1624330223369 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1624330223686 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1624330223686 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624330223913 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624330223913 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1624330224188 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1624330224573 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1624330224641 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "problema3.sdc " "Synopsys Design Constraints File file not found: 'problema3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1624330224724 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1624330224726 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624330224743 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controlador_principal:controle\|estado_reg.q0 controlador_principal:controle\|estado_reg.q0 " "create_clock -period 1.000 -name controlador_principal:controle\|estado_reg.q0 controlador_principal:controle\|estado_reg.q0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624330224743 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name gerador_codificador:gerador\|codigo\[0\] gerador_codificador:gerador\|codigo\[0\] " "create_clock -period 1.000 -name gerador_codificador:gerador\|codigo\[0\] gerador_codificador:gerador\|codigo\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624330224743 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624330224743 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1624330224771 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1624330224832 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1624330224850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.167 " "Worst-case setup slack is -9.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624330224852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624330224852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.167            -213.028 clk  " "   -9.167            -213.028 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624330224852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.645             -20.570 gerador_codificador:gerador\|codigo\[0\]  " "   -5.645             -20.570 gerador_codificador:gerador\|codigo\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624330224852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.471             -13.466 controlador_principal:controle\|estado_reg.q0  " "   -3.471             -13.466 controlador_principal:controle\|estado_reg.q0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624330224852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624330224852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.983 " "Worst-case hold slack is -4.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624330224859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624330224859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.983             -11.878 controlador_principal:controle\|estado_reg.q0  " "   -4.983             -11.878 controlador_principal:controle\|estado_reg.q0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624330224859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.181             -11.861 gerador_codificador:gerador\|codigo\[0\]  " "   -3.181             -11.861 gerador_codificador:gerador\|codigo\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624330224859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.834              -0.899 clk  " "   -0.834              -0.899 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624330224859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624330224859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.242 " "Worst-case recovery slack is -4.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624330224867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624330224867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.242             -45.140 clk  " "   -4.242             -45.140 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624330224867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624330224867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.963 " "Worst-case removal slack is 3.963" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624330224871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624330224871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.963               0.000 clk  " "    3.963               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624330224871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624330224871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624330224873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624330224873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624330224873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.510             -39.260 controlador_principal:controle\|estado_reg.q0  " "   -1.510             -39.260 controlador_principal:controle\|estado_reg.q0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624330224873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 gerador_codificador:gerador\|codigo\[0\]  " "    0.500               0.000 gerador_codificador:gerador\|codigo\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624330224873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624330224873 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1624330225047 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1624330225107 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1624330225108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624330225279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 21 23:50:25 2021 " "Processing ended: Mon Jun 21 23:50:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624330225279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624330225279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624330225279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1624330225279 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 94 s " "Quartus Prime Full Compilation was successful. 0 errors, 94 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1624330226074 ""}
