
D:/git_project/dm-mc-02-unitree-drive/cmake-build-debug/CtrBoard-H7_UART.elf:     file format elf32-littlearm


Disassembly of section .text:

080002cc <__aeabi_frsub>:
 80002cc:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80002d0:	e002      	b.n	80002d8 <__addsf3>
 80002d2:	bf00      	nop

080002d4 <__aeabi_fsub>:
 80002d4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080002d8 <__addsf3>:
 80002d8:	0042      	lsls	r2, r0, #1
 80002da:	bf1f      	itttt	ne
 80002dc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80002e0:	ea92 0f03 	teqne	r2, r3
 80002e4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80002e8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80002ec:	d06a      	beq.n	80003c4 <__addsf3+0xec>
 80002ee:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80002f2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80002f6:	bfc1      	itttt	gt
 80002f8:	18d2      	addgt	r2, r2, r3
 80002fa:	4041      	eorgt	r1, r0
 80002fc:	4048      	eorgt	r0, r1
 80002fe:	4041      	eorgt	r1, r0
 8000300:	bfb8      	it	lt
 8000302:	425b      	neglt	r3, r3
 8000304:	2b19      	cmp	r3, #25
 8000306:	bf88      	it	hi
 8000308:	4770      	bxhi	lr
 800030a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800030e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000312:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000316:	bf18      	it	ne
 8000318:	4240      	negne	r0, r0
 800031a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800031e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000322:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000326:	bf18      	it	ne
 8000328:	4249      	negne	r1, r1
 800032a:	ea92 0f03 	teq	r2, r3
 800032e:	d03f      	beq.n	80003b0 <__addsf3+0xd8>
 8000330:	f1a2 0201 	sub.w	r2, r2, #1
 8000334:	fa41 fc03 	asr.w	ip, r1, r3
 8000338:	eb10 000c 	adds.w	r0, r0, ip
 800033c:	f1c3 0320 	rsb	r3, r3, #32
 8000340:	fa01 f103 	lsl.w	r1, r1, r3
 8000344:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000348:	d502      	bpl.n	8000350 <__addsf3+0x78>
 800034a:	4249      	negs	r1, r1
 800034c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000350:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000354:	d313      	bcc.n	800037e <__addsf3+0xa6>
 8000356:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800035a:	d306      	bcc.n	800036a <__addsf3+0x92>
 800035c:	0840      	lsrs	r0, r0, #1
 800035e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000362:	f102 0201 	add.w	r2, r2, #1
 8000366:	2afe      	cmp	r2, #254	@ 0xfe
 8000368:	d251      	bcs.n	800040e <__addsf3+0x136>
 800036a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 800036e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000372:	bf08      	it	eq
 8000374:	f020 0001 	biceq.w	r0, r0, #1
 8000378:	ea40 0003 	orr.w	r0, r0, r3
 800037c:	4770      	bx	lr
 800037e:	0049      	lsls	r1, r1, #1
 8000380:	eb40 0000 	adc.w	r0, r0, r0
 8000384:	3a01      	subs	r2, #1
 8000386:	bf28      	it	cs
 8000388:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800038c:	d2ed      	bcs.n	800036a <__addsf3+0x92>
 800038e:	fab0 fc80 	clz	ip, r0
 8000392:	f1ac 0c08 	sub.w	ip, ip, #8
 8000396:	ebb2 020c 	subs.w	r2, r2, ip
 800039a:	fa00 f00c 	lsl.w	r0, r0, ip
 800039e:	bfaa      	itet	ge
 80003a0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80003a4:	4252      	neglt	r2, r2
 80003a6:	4318      	orrge	r0, r3
 80003a8:	bfbc      	itt	lt
 80003aa:	40d0      	lsrlt	r0, r2
 80003ac:	4318      	orrlt	r0, r3
 80003ae:	4770      	bx	lr
 80003b0:	f092 0f00 	teq	r2, #0
 80003b4:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80003b8:	bf06      	itte	eq
 80003ba:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80003be:	3201      	addeq	r2, #1
 80003c0:	3b01      	subne	r3, #1
 80003c2:	e7b5      	b.n	8000330 <__addsf3+0x58>
 80003c4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80003c8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80003cc:	bf18      	it	ne
 80003ce:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003d2:	d021      	beq.n	8000418 <__addsf3+0x140>
 80003d4:	ea92 0f03 	teq	r2, r3
 80003d8:	d004      	beq.n	80003e4 <__addsf3+0x10c>
 80003da:	f092 0f00 	teq	r2, #0
 80003de:	bf08      	it	eq
 80003e0:	4608      	moveq	r0, r1
 80003e2:	4770      	bx	lr
 80003e4:	ea90 0f01 	teq	r0, r1
 80003e8:	bf1c      	itt	ne
 80003ea:	2000      	movne	r0, #0
 80003ec:	4770      	bxne	lr
 80003ee:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80003f2:	d104      	bne.n	80003fe <__addsf3+0x126>
 80003f4:	0040      	lsls	r0, r0, #1
 80003f6:	bf28      	it	cs
 80003f8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80003fc:	4770      	bx	lr
 80003fe:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000402:	bf3c      	itt	cc
 8000404:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000408:	4770      	bxcc	lr
 800040a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800040e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000412:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000416:	4770      	bx	lr
 8000418:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800041c:	bf16      	itet	ne
 800041e:	4608      	movne	r0, r1
 8000420:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000424:	4601      	movne	r1, r0
 8000426:	0242      	lsls	r2, r0, #9
 8000428:	bf06      	itte	eq
 800042a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800042e:	ea90 0f01 	teqeq	r0, r1
 8000432:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000436:	4770      	bx	lr

08000438 <__aeabi_ui2f>:
 8000438:	f04f 0300 	mov.w	r3, #0
 800043c:	e004      	b.n	8000448 <__aeabi_i2f+0x8>
 800043e:	bf00      	nop

08000440 <__aeabi_i2f>:
 8000440:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000444:	bf48      	it	mi
 8000446:	4240      	negmi	r0, r0
 8000448:	ea5f 0c00 	movs.w	ip, r0
 800044c:	bf08      	it	eq
 800044e:	4770      	bxeq	lr
 8000450:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000454:	4601      	mov	r1, r0
 8000456:	f04f 0000 	mov.w	r0, #0
 800045a:	e01c      	b.n	8000496 <__aeabi_l2f+0x2a>

0800045c <__aeabi_ul2f>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	f04f 0300 	mov.w	r3, #0
 8000468:	e00a      	b.n	8000480 <__aeabi_l2f+0x14>
 800046a:	bf00      	nop

0800046c <__aeabi_l2f>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000478:	d502      	bpl.n	8000480 <__aeabi_l2f+0x14>
 800047a:	4240      	negs	r0, r0
 800047c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000480:	ea5f 0c01 	movs.w	ip, r1
 8000484:	bf02      	ittt	eq
 8000486:	4684      	moveq	ip, r0
 8000488:	4601      	moveq	r1, r0
 800048a:	2000      	moveq	r0, #0
 800048c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000490:	bf08      	it	eq
 8000492:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000496:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800049a:	fabc f28c 	clz	r2, ip
 800049e:	3a08      	subs	r2, #8
 80004a0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80004a4:	db10      	blt.n	80004c8 <__aeabi_l2f+0x5c>
 80004a6:	fa01 fc02 	lsl.w	ip, r1, r2
 80004aa:	4463      	add	r3, ip
 80004ac:	fa00 fc02 	lsl.w	ip, r0, r2
 80004b0:	f1c2 0220 	rsb	r2, r2, #32
 80004b4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004b8:	fa20 f202 	lsr.w	r2, r0, r2
 80004bc:	eb43 0002 	adc.w	r0, r3, r2
 80004c0:	bf08      	it	eq
 80004c2:	f020 0001 	biceq.w	r0, r0, #1
 80004c6:	4770      	bx	lr
 80004c8:	f102 0220 	add.w	r2, r2, #32
 80004cc:	fa01 fc02 	lsl.w	ip, r1, r2
 80004d0:	f1c2 0220 	rsb	r2, r2, #32
 80004d4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80004d8:	fa21 f202 	lsr.w	r2, r1, r2
 80004dc:	eb43 0002 	adc.w	r0, r3, r2
 80004e0:	bf08      	it	eq
 80004e2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80004e6:	4770      	bx	lr

080004e8 <__aeabi_fmul>:
 80004e8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ec:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004f0:	bf1e      	ittt	ne
 80004f2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004f6:	ea92 0f0c 	teqne	r2, ip
 80004fa:	ea93 0f0c 	teqne	r3, ip
 80004fe:	d06f      	beq.n	80005e0 <__aeabi_fmul+0xf8>
 8000500:	441a      	add	r2, r3
 8000502:	ea80 0c01 	eor.w	ip, r0, r1
 8000506:	0240      	lsls	r0, r0, #9
 8000508:	bf18      	it	ne
 800050a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800050e:	d01e      	beq.n	800054e <__aeabi_fmul+0x66>
 8000510:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000514:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000518:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800051c:	fba0 3101 	umull	r3, r1, r0, r1
 8000520:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000524:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000528:	bf3e      	ittt	cc
 800052a:	0049      	lslcc	r1, r1, #1
 800052c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000530:	005b      	lslcc	r3, r3, #1
 8000532:	ea40 0001 	orr.w	r0, r0, r1
 8000536:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 800053a:	2afd      	cmp	r2, #253	@ 0xfd
 800053c:	d81d      	bhi.n	800057a <__aeabi_fmul+0x92>
 800053e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000542:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000546:	bf08      	it	eq
 8000548:	f020 0001 	biceq.w	r0, r0, #1
 800054c:	4770      	bx	lr
 800054e:	f090 0f00 	teq	r0, #0
 8000552:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000556:	bf08      	it	eq
 8000558:	0249      	lsleq	r1, r1, #9
 800055a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800055e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000562:	3a7f      	subs	r2, #127	@ 0x7f
 8000564:	bfc2      	ittt	gt
 8000566:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800056a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800056e:	4770      	bxgt	lr
 8000570:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000574:	f04f 0300 	mov.w	r3, #0
 8000578:	3a01      	subs	r2, #1
 800057a:	dc5d      	bgt.n	8000638 <__aeabi_fmul+0x150>
 800057c:	f112 0f19 	cmn.w	r2, #25
 8000580:	bfdc      	itt	le
 8000582:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000586:	4770      	bxle	lr
 8000588:	f1c2 0200 	rsb	r2, r2, #0
 800058c:	0041      	lsls	r1, r0, #1
 800058e:	fa21 f102 	lsr.w	r1, r1, r2
 8000592:	f1c2 0220 	rsb	r2, r2, #32
 8000596:	fa00 fc02 	lsl.w	ip, r0, r2
 800059a:	ea5f 0031 	movs.w	r0, r1, rrx
 800059e:	f140 0000 	adc.w	r0, r0, #0
 80005a2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80005a6:	bf08      	it	eq
 80005a8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80005ac:	4770      	bx	lr
 80005ae:	f092 0f00 	teq	r2, #0
 80005b2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80005b6:	bf02      	ittt	eq
 80005b8:	0040      	lsleq	r0, r0, #1
 80005ba:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80005be:	3a01      	subeq	r2, #1
 80005c0:	d0f9      	beq.n	80005b6 <__aeabi_fmul+0xce>
 80005c2:	ea40 000c 	orr.w	r0, r0, ip
 80005c6:	f093 0f00 	teq	r3, #0
 80005ca:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005ce:	bf02      	ittt	eq
 80005d0:	0049      	lsleq	r1, r1, #1
 80005d2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005d6:	3b01      	subeq	r3, #1
 80005d8:	d0f9      	beq.n	80005ce <__aeabi_fmul+0xe6>
 80005da:	ea41 010c 	orr.w	r1, r1, ip
 80005de:	e78f      	b.n	8000500 <__aeabi_fmul+0x18>
 80005e0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005e4:	ea92 0f0c 	teq	r2, ip
 80005e8:	bf18      	it	ne
 80005ea:	ea93 0f0c 	teqne	r3, ip
 80005ee:	d00a      	beq.n	8000606 <__aeabi_fmul+0x11e>
 80005f0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005f4:	bf18      	it	ne
 80005f6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005fa:	d1d8      	bne.n	80005ae <__aeabi_fmul+0xc6>
 80005fc:	ea80 0001 	eor.w	r0, r0, r1
 8000600:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000604:	4770      	bx	lr
 8000606:	f090 0f00 	teq	r0, #0
 800060a:	bf17      	itett	ne
 800060c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000610:	4608      	moveq	r0, r1
 8000612:	f091 0f00 	teqne	r1, #0
 8000616:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800061a:	d014      	beq.n	8000646 <__aeabi_fmul+0x15e>
 800061c:	ea92 0f0c 	teq	r2, ip
 8000620:	d101      	bne.n	8000626 <__aeabi_fmul+0x13e>
 8000622:	0242      	lsls	r2, r0, #9
 8000624:	d10f      	bne.n	8000646 <__aeabi_fmul+0x15e>
 8000626:	ea93 0f0c 	teq	r3, ip
 800062a:	d103      	bne.n	8000634 <__aeabi_fmul+0x14c>
 800062c:	024b      	lsls	r3, r1, #9
 800062e:	bf18      	it	ne
 8000630:	4608      	movne	r0, r1
 8000632:	d108      	bne.n	8000646 <__aeabi_fmul+0x15e>
 8000634:	ea80 0001 	eor.w	r0, r0, r1
 8000638:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800063c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000640:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000644:	4770      	bx	lr
 8000646:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 800064a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 800064e:	4770      	bx	lr

08000650 <__aeabi_fdiv>:
 8000650:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000654:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000658:	bf1e      	ittt	ne
 800065a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800065e:	ea92 0f0c 	teqne	r2, ip
 8000662:	ea93 0f0c 	teqne	r3, ip
 8000666:	d069      	beq.n	800073c <__aeabi_fdiv+0xec>
 8000668:	eba2 0203 	sub.w	r2, r2, r3
 800066c:	ea80 0c01 	eor.w	ip, r0, r1
 8000670:	0249      	lsls	r1, r1, #9
 8000672:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000676:	d037      	beq.n	80006e8 <__aeabi_fdiv+0x98>
 8000678:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800067c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000680:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000684:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000688:	428b      	cmp	r3, r1
 800068a:	bf38      	it	cc
 800068c:	005b      	lslcc	r3, r3, #1
 800068e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000692:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000696:	428b      	cmp	r3, r1
 8000698:	bf24      	itt	cs
 800069a:	1a5b      	subcs	r3, r3, r1
 800069c:	ea40 000c 	orrcs.w	r0, r0, ip
 80006a0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80006a4:	bf24      	itt	cs
 80006a6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 80006aa:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80006ae:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80006b2:	bf24      	itt	cs
 80006b4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80006b8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80006bc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 80006c0:	bf24      	itt	cs
 80006c2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 80006c6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80006ca:	011b      	lsls	r3, r3, #4
 80006cc:	bf18      	it	ne
 80006ce:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80006d2:	d1e0      	bne.n	8000696 <__aeabi_fdiv+0x46>
 80006d4:	2afd      	cmp	r2, #253	@ 0xfd
 80006d6:	f63f af50 	bhi.w	800057a <__aeabi_fmul+0x92>
 80006da:	428b      	cmp	r3, r1
 80006dc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80006e0:	bf08      	it	eq
 80006e2:	f020 0001 	biceq.w	r0, r0, #1
 80006e6:	4770      	bx	lr
 80006e8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80006ec:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80006f0:	327f      	adds	r2, #127	@ 0x7f
 80006f2:	bfc2      	ittt	gt
 80006f4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80006f8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80006fc:	4770      	bxgt	lr
 80006fe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000702:	f04f 0300 	mov.w	r3, #0
 8000706:	3a01      	subs	r2, #1
 8000708:	e737      	b.n	800057a <__aeabi_fmul+0x92>
 800070a:	f092 0f00 	teq	r2, #0
 800070e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000712:	bf02      	ittt	eq
 8000714:	0040      	lsleq	r0, r0, #1
 8000716:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800071a:	3a01      	subeq	r2, #1
 800071c:	d0f9      	beq.n	8000712 <__aeabi_fdiv+0xc2>
 800071e:	ea40 000c 	orr.w	r0, r0, ip
 8000722:	f093 0f00 	teq	r3, #0
 8000726:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800072a:	bf02      	ittt	eq
 800072c:	0049      	lsleq	r1, r1, #1
 800072e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000732:	3b01      	subeq	r3, #1
 8000734:	d0f9      	beq.n	800072a <__aeabi_fdiv+0xda>
 8000736:	ea41 010c 	orr.w	r1, r1, ip
 800073a:	e795      	b.n	8000668 <__aeabi_fdiv+0x18>
 800073c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000740:	ea92 0f0c 	teq	r2, ip
 8000744:	d108      	bne.n	8000758 <__aeabi_fdiv+0x108>
 8000746:	0242      	lsls	r2, r0, #9
 8000748:	f47f af7d 	bne.w	8000646 <__aeabi_fmul+0x15e>
 800074c:	ea93 0f0c 	teq	r3, ip
 8000750:	f47f af70 	bne.w	8000634 <__aeabi_fmul+0x14c>
 8000754:	4608      	mov	r0, r1
 8000756:	e776      	b.n	8000646 <__aeabi_fmul+0x15e>
 8000758:	ea93 0f0c 	teq	r3, ip
 800075c:	d104      	bne.n	8000768 <__aeabi_fdiv+0x118>
 800075e:	024b      	lsls	r3, r1, #9
 8000760:	f43f af4c 	beq.w	80005fc <__aeabi_fmul+0x114>
 8000764:	4608      	mov	r0, r1
 8000766:	e76e      	b.n	8000646 <__aeabi_fmul+0x15e>
 8000768:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800076c:	bf18      	it	ne
 800076e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000772:	d1ca      	bne.n	800070a <__aeabi_fdiv+0xba>
 8000774:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000778:	f47f af5c 	bne.w	8000634 <__aeabi_fmul+0x14c>
 800077c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000780:	f47f af3c 	bne.w	80005fc <__aeabi_fmul+0x114>
 8000784:	e75f      	b.n	8000646 <__aeabi_fmul+0x15e>
 8000786:	bf00      	nop

08000788 <__gesf2>:
 8000788:	f04f 3cff 	mov.w	ip, #4294967295
 800078c:	e006      	b.n	800079c <__cmpsf2+0x4>
 800078e:	bf00      	nop

08000790 <__lesf2>:
 8000790:	f04f 0c01 	mov.w	ip, #1
 8000794:	e002      	b.n	800079c <__cmpsf2+0x4>
 8000796:	bf00      	nop

08000798 <__cmpsf2>:
 8000798:	f04f 0c01 	mov.w	ip, #1
 800079c:	f84d cd04 	str.w	ip, [sp, #-4]!
 80007a0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80007a4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80007a8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80007ac:	bf18      	it	ne
 80007ae:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80007b2:	d011      	beq.n	80007d8 <__cmpsf2+0x40>
 80007b4:	b001      	add	sp, #4
 80007b6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80007ba:	bf18      	it	ne
 80007bc:	ea90 0f01 	teqne	r0, r1
 80007c0:	bf58      	it	pl
 80007c2:	ebb2 0003 	subspl.w	r0, r2, r3
 80007c6:	bf88      	it	hi
 80007c8:	17c8      	asrhi	r0, r1, #31
 80007ca:	bf38      	it	cc
 80007cc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80007d0:	bf18      	it	ne
 80007d2:	f040 0001 	orrne.w	r0, r0, #1
 80007d6:	4770      	bx	lr
 80007d8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80007dc:	d102      	bne.n	80007e4 <__cmpsf2+0x4c>
 80007de:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80007e2:	d105      	bne.n	80007f0 <__cmpsf2+0x58>
 80007e4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80007e8:	d1e4      	bne.n	80007b4 <__cmpsf2+0x1c>
 80007ea:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80007ee:	d0e1      	beq.n	80007b4 <__cmpsf2+0x1c>
 80007f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop

080007f8 <__aeabi_cfrcmple>:
 80007f8:	4684      	mov	ip, r0
 80007fa:	4608      	mov	r0, r1
 80007fc:	4661      	mov	r1, ip
 80007fe:	e7ff      	b.n	8000800 <__aeabi_cfcmpeq>

08000800 <__aeabi_cfcmpeq>:
 8000800:	b50f      	push	{r0, r1, r2, r3, lr}
 8000802:	f7ff ffc9 	bl	8000798 <__cmpsf2>
 8000806:	2800      	cmp	r0, #0
 8000808:	bf48      	it	mi
 800080a:	f110 0f00 	cmnmi.w	r0, #0
 800080e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000810 <__aeabi_fcmpeq>:
 8000810:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000814:	f7ff fff4 	bl	8000800 <__aeabi_cfcmpeq>
 8000818:	bf0c      	ite	eq
 800081a:	2001      	moveq	r0, #1
 800081c:	2000      	movne	r0, #0
 800081e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000822:	bf00      	nop

08000824 <__aeabi_fcmplt>:
 8000824:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000828:	f7ff ffea 	bl	8000800 <__aeabi_cfcmpeq>
 800082c:	bf34      	ite	cc
 800082e:	2001      	movcc	r0, #1
 8000830:	2000      	movcs	r0, #0
 8000832:	f85d fb08 	ldr.w	pc, [sp], #8
 8000836:	bf00      	nop

08000838 <__aeabi_fcmple>:
 8000838:	f84d ed08 	str.w	lr, [sp, #-8]!
 800083c:	f7ff ffe0 	bl	8000800 <__aeabi_cfcmpeq>
 8000840:	bf94      	ite	ls
 8000842:	2001      	movls	r0, #1
 8000844:	2000      	movhi	r0, #0
 8000846:	f85d fb08 	ldr.w	pc, [sp], #8
 800084a:	bf00      	nop

0800084c <__aeabi_fcmpge>:
 800084c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000850:	f7ff ffd2 	bl	80007f8 <__aeabi_cfrcmple>
 8000854:	bf94      	ite	ls
 8000856:	2001      	movls	r0, #1
 8000858:	2000      	movhi	r0, #0
 800085a:	f85d fb08 	ldr.w	pc, [sp], #8
 800085e:	bf00      	nop

08000860 <__aeabi_fcmpgt>:
 8000860:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000864:	f7ff ffc8 	bl	80007f8 <__aeabi_cfrcmple>
 8000868:	bf34      	ite	cc
 800086a:	2001      	movcc	r0, #1
 800086c:	2000      	movcs	r0, #0
 800086e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000872:	bf00      	nop

08000874 <__aeabi_f2iz>:
 8000874:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000878:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800087c:	d30f      	bcc.n	800089e <__aeabi_f2iz+0x2a>
 800087e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000882:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000886:	d90d      	bls.n	80008a4 <__aeabi_f2iz+0x30>
 8000888:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800088c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000890:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000894:	fa23 f002 	lsr.w	r0, r3, r2
 8000898:	bf18      	it	ne
 800089a:	4240      	negne	r0, r0
 800089c:	4770      	bx	lr
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	4770      	bx	lr
 80008a4:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80008a8:	d101      	bne.n	80008ae <__aeabi_f2iz+0x3a>
 80008aa:	0242      	lsls	r2, r0, #9
 80008ac:	d105      	bne.n	80008ba <__aeabi_f2iz+0x46>
 80008ae:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 80008b2:	bf08      	it	eq
 80008b4:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80008b8:	4770      	bx	lr
 80008ba:	f04f 0000 	mov.w	r0, #0
 80008be:	4770      	bx	lr

080008c0 <__aeabi_f2uiz>:
 80008c0:	0042      	lsls	r2, r0, #1
 80008c2:	d20e      	bcs.n	80008e2 <__aeabi_f2uiz+0x22>
 80008c4:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80008c8:	d30b      	bcc.n	80008e2 <__aeabi_f2uiz+0x22>
 80008ca:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80008ce:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80008d2:	d409      	bmi.n	80008e8 <__aeabi_f2uiz+0x28>
 80008d4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80008d8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80008dc:	fa23 f002 	lsr.w	r0, r3, r2
 80008e0:	4770      	bx	lr
 80008e2:	f04f 0000 	mov.w	r0, #0
 80008e6:	4770      	bx	lr
 80008e8:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80008ec:	d101      	bne.n	80008f2 <__aeabi_f2uiz+0x32>
 80008ee:	0242      	lsls	r2, r0, #9
 80008f0:	d102      	bne.n	80008f8 <__aeabi_f2uiz+0x38>
 80008f2:	f04f 30ff 	mov.w	r0, #4294967295
 80008f6:	4770      	bx	lr
 80008f8:	f04f 0000 	mov.w	r0, #0
 80008fc:	4770      	bx	lr
 80008fe:	bf00      	nop

08000900 <__aeabi_uldivmod>:
 8000900:	b953      	cbnz	r3, 8000918 <__aeabi_uldivmod+0x18>
 8000902:	b94a      	cbnz	r2, 8000918 <__aeabi_uldivmod+0x18>
 8000904:	2900      	cmp	r1, #0
 8000906:	bf08      	it	eq
 8000908:	2800      	cmpeq	r0, #0
 800090a:	bf1c      	itt	ne
 800090c:	f04f 31ff 	movne.w	r1, #4294967295
 8000910:	f04f 30ff 	movne.w	r0, #4294967295
 8000914:	f000 b80c 	b.w	8000930 <__aeabi_idiv0>
 8000918:	f1ad 0c08 	sub.w	ip, sp, #8
 800091c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000920:	f005 fbe0 	bl	80060e4 <__udivmoddi4>
 8000924:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000928:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800092c:	b004      	add	sp, #16
 800092e:	4770      	bx	lr

08000930 <__aeabi_idiv0>:
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop

08000934 <deregister_tm_clones>:
 8000934:	4803      	ldr	r0, [pc, #12]	@ (8000944 <deregister_tm_clones+0x10>)
 8000936:	4b04      	ldr	r3, [pc, #16]	@ (8000948 <deregister_tm_clones+0x14>)
 8000938:	4283      	cmp	r3, r0
 800093a:	d002      	beq.n	8000942 <deregister_tm_clones+0xe>
 800093c:	4b03      	ldr	r3, [pc, #12]	@ (800094c <deregister_tm_clones+0x18>)
 800093e:	b103      	cbz	r3, 8000942 <deregister_tm_clones+0xe>
 8000940:	4718      	bx	r3
 8000942:	4770      	bx	lr
 8000944:	240005fc 	.word	0x240005fc
 8000948:	240005fc 	.word	0x240005fc
 800094c:	00000000 	.word	0x00000000

08000950 <register_tm_clones>:
 8000950:	4805      	ldr	r0, [pc, #20]	@ (8000968 <register_tm_clones+0x18>)
 8000952:	4b06      	ldr	r3, [pc, #24]	@ (800096c <register_tm_clones+0x1c>)
 8000954:	1a1b      	subs	r3, r3, r0
 8000956:	0fd9      	lsrs	r1, r3, #31
 8000958:	eb01 01a3 	add.w	r1, r1, r3, asr #2
 800095c:	1049      	asrs	r1, r1, #1
 800095e:	d002      	beq.n	8000966 <register_tm_clones+0x16>
 8000960:	4b03      	ldr	r3, [pc, #12]	@ (8000970 <register_tm_clones+0x20>)
 8000962:	b103      	cbz	r3, 8000966 <register_tm_clones+0x16>
 8000964:	4718      	bx	r3
 8000966:	4770      	bx	lr
 8000968:	240005fc 	.word	0x240005fc
 800096c:	240005fc 	.word	0x240005fc
 8000970:	00000000 	.word	0x00000000

08000974 <__do_global_dtors_aux>:
 8000974:	b510      	push	{r4, lr}
 8000976:	4c06      	ldr	r4, [pc, #24]	@ (8000990 <__do_global_dtors_aux+0x1c>)
 8000978:	7823      	ldrb	r3, [r4, #0]
 800097a:	b943      	cbnz	r3, 800098e <__do_global_dtors_aux+0x1a>
 800097c:	f7ff ffda 	bl	8000934 <deregister_tm_clones>
 8000980:	4b04      	ldr	r3, [pc, #16]	@ (8000994 <__do_global_dtors_aux+0x20>)
 8000982:	b113      	cbz	r3, 800098a <__do_global_dtors_aux+0x16>
 8000984:	4804      	ldr	r0, [pc, #16]	@ (8000998 <__do_global_dtors_aux+0x24>)
 8000986:	f3af 8000 	nop.w
 800098a:	2301      	movs	r3, #1
 800098c:	7023      	strb	r3, [r4, #0]
 800098e:	bd10      	pop	{r4, pc}
 8000990:	240005fc 	.word	0x240005fc
 8000994:	00000000 	.word	0x00000000
 8000998:	08006e4c 	.word	0x08006e4c

0800099c <frame_dummy>:
 800099c:	b508      	push	{r3, lr}
 800099e:	4b05      	ldr	r3, [pc, #20]	@ (80009b4 <frame_dummy+0x18>)
 80009a0:	b11b      	cbz	r3, 80009aa <frame_dummy+0xe>
 80009a2:	4905      	ldr	r1, [pc, #20]	@ (80009b8 <frame_dummy+0x1c>)
 80009a4:	4805      	ldr	r0, [pc, #20]	@ (80009bc <frame_dummy+0x20>)
 80009a6:	f3af 8000 	nop.w
 80009aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80009ae:	f7ff bfcf 	b.w	8000950 <register_tm_clones>
 80009b2:	bf00      	nop
 80009b4:	00000000 	.word	0x00000000
 80009b8:	24000600 	.word	0x24000600
 80009bc:	08006e4c 	.word	0x08006e4c

080009c0 <crc_ccitt_byte>:
	0x7bc7, 0x6a4e, 0x58d5, 0x495c, 0x3de3, 0x2c6a, 0x1ef1, 0x0f78
};


static uint16_t crc_ccitt_byte(uint16_t crc, const uint8_t c)
{
 80009c0:	b480      	push	{r7}
 80009c2:	b083      	sub	sp, #12
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	4603      	mov	r3, r0
 80009c8:	460a      	mov	r2, r1
 80009ca:	80fb      	strh	r3, [r7, #6]
 80009cc:	4613      	mov	r3, r2
 80009ce:	717b      	strb	r3, [r7, #5]
	return (crc >> 8) ^ crc_ccitt_table[(crc ^ c) & 0xff];
 80009d0:	88fb      	ldrh	r3, [r7, #6]
 80009d2:	0a1b      	lsrs	r3, r3, #8
 80009d4:	b29a      	uxth	r2, r3
 80009d6:	88f9      	ldrh	r1, [r7, #6]
 80009d8:	797b      	ldrb	r3, [r7, #5]
 80009da:	404b      	eors	r3, r1
 80009dc:	b2db      	uxtb	r3, r3
 80009de:	4905      	ldr	r1, [pc, #20]	@ (80009f4 <crc_ccitt_byte+0x34>)
 80009e0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80009e4:	4053      	eors	r3, r2
 80009e6:	b29b      	uxth	r3, r3
}
 80009e8:	4618      	mov	r0, r3
 80009ea:	370c      	adds	r7, #12
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bc80      	pop	{r7}
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop
 80009f4:	08006e64 	.word	0x08006e64

080009f8 <crc_ccitt>:
 *	@crc: previous CRC value
 *	@buffer: data pointer
 *	@len: number of bytes in the buffer
 */
static uint16_t crc_ccitt(uint16_t crc, uint8_t const *buffer, size_t len)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b086      	sub	sp, #24
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	4603      	mov	r3, r0
 8000a00:	60b9      	str	r1, [r7, #8]
 8000a02:	607a      	str	r2, [r7, #4]
 8000a04:	81fb      	strh	r3, [r7, #14]
	uint16_t tmp = crc;
 8000a06:	89fb      	ldrh	r3, [r7, #14]
 8000a08:	82fb      	strh	r3, [r7, #22]
	while (len--)
 8000a0a:	e00a      	b.n	8000a22 <crc_ccitt+0x2a>
		tmp = crc_ccitt_byte(tmp, *buffer++);
 8000a0c:	68bb      	ldr	r3, [r7, #8]
 8000a0e:	1c5a      	adds	r2, r3, #1
 8000a10:	60ba      	str	r2, [r7, #8]
 8000a12:	781a      	ldrb	r2, [r3, #0]
 8000a14:	8afb      	ldrh	r3, [r7, #22]
 8000a16:	4611      	mov	r1, r2
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f7ff ffd1 	bl	80009c0 <crc_ccitt_byte>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	82fb      	strh	r3, [r7, #22]
	while (len--)
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	1e5a      	subs	r2, r3, #1
 8000a26:	607a      	str	r2, [r7, #4]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d1ef      	bne.n	8000a0c <crc_ccitt+0x14>
	return tmp;
 8000a2c:	8afb      	ldrh	r3, [r7, #22]
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	3718      	adds	r7, #24
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
	...

08000a38 <modify_data>:
//    }
//    return CRC32;
//}

int modify_data(MOTOR_send *motor_s)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
    motor_s->hex_len = 17;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	2211      	movs	r2, #17
 8000a44:	615a      	str	r2, [r3, #20]
    motor_s->motor_send_data.head[0] = 0xFE;
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	22fe      	movs	r2, #254	@ 0xfe
 8000a4a:	701a      	strb	r2, [r3, #0]
    motor_s->motor_send_data.head[1] = 0xEE;
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	22ee      	movs	r2, #238	@ 0xee
 8000a50:	705a      	strb	r2, [r3, #1]
	
//		SATURATE(motor_s->id,   0,    15);
//		SATURATE(motor_s->mode, 0,    7);
		SATURATE(motor_s->K_P,  0.0f,   25.599f);
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a56:	f04f 0100 	mov.w	r1, #0
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f7ff fee2 	bl	8000824 <__aeabi_fcmplt>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d004      	beq.n	8000a70 <modify_data+0x38>
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	f04f 0200 	mov.w	r2, #0
 8000a6c:	631a      	str	r2, [r3, #48]	@ 0x30
 8000a6e:	e00b      	b.n	8000a88 <modify_data+0x50>
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a74:	497b      	ldr	r1, [pc, #492]	@ (8000c64 <modify_data+0x22c>)
 8000a76:	4618      	mov	r0, r3
 8000a78:	f7ff fef2 	bl	8000860 <__aeabi_fcmpgt>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d002      	beq.n	8000a88 <modify_data+0x50>
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	4a77      	ldr	r2, [pc, #476]	@ (8000c64 <modify_data+0x22c>)
 8000a86:	631a      	str	r2, [r3, #48]	@ 0x30
		SATURATE(motor_s->K_W,  0.0f,   25.599f);
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a8c:	f04f 0100 	mov.w	r1, #0
 8000a90:	4618      	mov	r0, r3
 8000a92:	f7ff fec7 	bl	8000824 <__aeabi_fcmplt>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d004      	beq.n	8000aa6 <modify_data+0x6e>
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	f04f 0200 	mov.w	r2, #0
 8000aa2:	635a      	str	r2, [r3, #52]	@ 0x34
 8000aa4:	e00b      	b.n	8000abe <modify_data+0x86>
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000aaa:	496e      	ldr	r1, [pc, #440]	@ (8000c64 <modify_data+0x22c>)
 8000aac:	4618      	mov	r0, r3
 8000aae:	f7ff fed7 	bl	8000860 <__aeabi_fcmpgt>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d002      	beq.n	8000abe <modify_data+0x86>
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	4a6a      	ldr	r2, [pc, #424]	@ (8000c64 <modify_data+0x22c>)
 8000abc:	635a      	str	r2, [r3, #52]	@ 0x34
		SATURATE(motor_s->T,   -127.99f,  127.99f);
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ac2:	4969      	ldr	r1, [pc, #420]	@ (8000c68 <modify_data+0x230>)
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f7ff fead 	bl	8000824 <__aeabi_fcmplt>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d003      	beq.n	8000ad8 <modify_data+0xa0>
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	4a65      	ldr	r2, [pc, #404]	@ (8000c68 <modify_data+0x230>)
 8000ad4:	625a      	str	r2, [r3, #36]	@ 0x24
 8000ad6:	e00b      	b.n	8000af0 <modify_data+0xb8>
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000adc:	4963      	ldr	r1, [pc, #396]	@ (8000c6c <modify_data+0x234>)
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f7ff febe 	bl	8000860 <__aeabi_fcmpgt>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d002      	beq.n	8000af0 <modify_data+0xb8>
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	4a5f      	ldr	r2, [pc, #380]	@ (8000c6c <modify_data+0x234>)
 8000aee:	625a      	str	r2, [r3, #36]	@ 0x24
		SATURATE(motor_s->W,   -804.00f,  804.00f);
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000af4:	495e      	ldr	r1, [pc, #376]	@ (8000c70 <modify_data+0x238>)
 8000af6:	4618      	mov	r0, r3
 8000af8:	f7ff fe94 	bl	8000824 <__aeabi_fcmplt>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d003      	beq.n	8000b0a <modify_data+0xd2>
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	4a5a      	ldr	r2, [pc, #360]	@ (8000c70 <modify_data+0x238>)
 8000b06:	629a      	str	r2, [r3, #40]	@ 0x28
 8000b08:	e00b      	b.n	8000b22 <modify_data+0xea>
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b0e:	4959      	ldr	r1, [pc, #356]	@ (8000c74 <modify_data+0x23c>)
 8000b10:	4618      	mov	r0, r3
 8000b12:	f7ff fea5 	bl	8000860 <__aeabi_fcmpgt>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d002      	beq.n	8000b22 <modify_data+0xea>
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	4a55      	ldr	r2, [pc, #340]	@ (8000c74 <modify_data+0x23c>)
 8000b20:	629a      	str	r2, [r3, #40]	@ 0x28
		SATURATE(motor_s->Pos, -411774.0f,  411774.0f);
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b26:	4954      	ldr	r1, [pc, #336]	@ (8000c78 <modify_data+0x240>)
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f7ff fe7b 	bl	8000824 <__aeabi_fcmplt>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d003      	beq.n	8000b3c <modify_data+0x104>
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	4a50      	ldr	r2, [pc, #320]	@ (8000c78 <modify_data+0x240>)
 8000b38:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000b3a:	e00b      	b.n	8000b54 <modify_data+0x11c>
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b40:	494e      	ldr	r1, [pc, #312]	@ (8000c7c <modify_data+0x244>)
 8000b42:	4618      	mov	r0, r3
 8000b44:	f7ff fe8c 	bl	8000860 <__aeabi_fcmpgt>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d002      	beq.n	8000b54 <modify_data+0x11c>
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	4a4a      	ldr	r2, [pc, #296]	@ (8000c7c <modify_data+0x244>)
 8000b52:	62da      	str	r2, [r3, #44]	@ 0x2c

    motor_s->motor_send_data.mode.id   = motor_s->id;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	8c1b      	ldrh	r3, [r3, #32]
 8000b58:	f003 030f 	and.w	r3, r3, #15
 8000b5c:	b2d9      	uxtb	r1, r3
 8000b5e:	687a      	ldr	r2, [r7, #4]
 8000b60:	7893      	ldrb	r3, [r2, #2]
 8000b62:	f361 0303 	bfi	r3, r1, #0, #4
 8000b66:	7093      	strb	r3, [r2, #2]
    motor_s->motor_send_data.mode.status  = motor_s->mode;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8000b6c:	f003 0307 	and.w	r3, r3, #7
 8000b70:	b2d9      	uxtb	r1, r3
 8000b72:	687a      	ldr	r2, [r7, #4]
 8000b74:	7893      	ldrb	r3, [r2, #2]
 8000b76:	f361 1306 	bfi	r3, r1, #4, #3
 8000b7a:	7093      	strb	r3, [r2, #2]
    motor_s->motor_send_data.comd.k_pos  = motor_s->K_P/25.6f*32768;
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b80:	493f      	ldr	r1, [pc, #252]	@ (8000c80 <modify_data+0x248>)
 8000b82:	4618      	mov	r0, r3
 8000b84:	f7ff fd64 	bl	8000650 <__aeabi_fdiv>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	f04f 418e 	mov.w	r1, #1191182336	@ 0x47000000
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f7ff fcaa 	bl	80004e8 <__aeabi_fmul>
 8000b94:	4603      	mov	r3, r0
 8000b96:	4618      	mov	r0, r3
 8000b98:	f7ff fe6c 	bl	8000874 <__aeabi_f2iz>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	b21a      	sxth	r2, r3
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	f8a3 200b 	strh.w	r2, [r3, #11]
    motor_s->motor_send_data.comd.k_spd  = motor_s->K_W/25.6f*32768;
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000baa:	4935      	ldr	r1, [pc, #212]	@ (8000c80 <modify_data+0x248>)
 8000bac:	4618      	mov	r0, r3
 8000bae:	f7ff fd4f 	bl	8000650 <__aeabi_fdiv>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	f04f 418e 	mov.w	r1, #1191182336	@ 0x47000000
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f7ff fc95 	bl	80004e8 <__aeabi_fmul>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f7ff fe57 	bl	8000874 <__aeabi_f2iz>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	b21a      	sxth	r2, r3
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	f8a3 200d 	strh.w	r2, [r3, #13]
    motor_s->motor_send_data.comd.pos_des  = motor_s->Pos/6.2832f*32768;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bd4:	492b      	ldr	r1, [pc, #172]	@ (8000c84 <modify_data+0x24c>)
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f7ff fd3a 	bl	8000650 <__aeabi_fdiv>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	f04f 418e 	mov.w	r1, #1191182336	@ 0x47000000
 8000be2:	4618      	mov	r0, r3
 8000be4:	f7ff fc80 	bl	80004e8 <__aeabi_fmul>
 8000be8:	4603      	mov	r3, r0
 8000bea:	4618      	mov	r0, r3
 8000bec:	f7ff fe42 	bl	8000874 <__aeabi_f2iz>
 8000bf0:	4602      	mov	r2, r0
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	f8c3 2007 	str.w	r2, [r3, #7]
    motor_s->motor_send_data.comd.spd_des  = motor_s->W/6.2832f*256;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000bfc:	4921      	ldr	r1, [pc, #132]	@ (8000c84 <modify_data+0x24c>)
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f7ff fd26 	bl	8000650 <__aeabi_fdiv>
 8000c04:	4603      	mov	r3, r0
 8000c06:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f7ff fc6c 	bl	80004e8 <__aeabi_fmul>
 8000c10:	4603      	mov	r3, r0
 8000c12:	4618      	mov	r0, r3
 8000c14:	f7ff fe2e 	bl	8000874 <__aeabi_f2iz>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	b21a      	sxth	r2, r3
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	f8a3 2005 	strh.w	r2, [r3, #5]
    motor_s->motor_send_data.comd.tor_des  = motor_s->T*256;
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c26:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f7ff fc5c 	bl	80004e8 <__aeabi_fmul>
 8000c30:	4603      	mov	r3, r0
 8000c32:	4618      	mov	r0, r3
 8000c34:	f7ff fe1e 	bl	8000874 <__aeabi_f2iz>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	b21a      	sxth	r2, r3
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	f8a3 2003 	strh.w	r2, [r3, #3]
    motor_s->motor_send_data.CRC16 = crc_ccitt(0, (uint8_t *)&motor_s->motor_send_data, 15);
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	220f      	movs	r2, #15
 8000c46:	4619      	mov	r1, r3
 8000c48:	2000      	movs	r0, #0
 8000c4a:	f7ff fed5 	bl	80009f8 <crc_ccitt>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	461a      	mov	r2, r3
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	f8a3 200f 	strh.w	r2, [r3, #15]
    return 0;
 8000c58:	2300      	movs	r3, #0
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	3708      	adds	r7, #8
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	41cccac1 	.word	0x41cccac1
 8000c68:	c2fffae1 	.word	0xc2fffae1
 8000c6c:	42fffae1 	.word	0x42fffae1
 8000c70:	c4490000 	.word	0xc4490000
 8000c74:	44490000 	.word	0x44490000
 8000c78:	c8c90fc0 	.word	0xc8c90fc0
 8000c7c:	48c90fc0 	.word	0x48c90fc0
 8000c80:	41cccccd 	.word	0x41cccccd
 8000c84:	40c90ff9 	.word	0x40c90ff9

08000c88 <extract_data>:

int extract_data(MOTOR_recv *motor_r)
{
 8000c88:	b590      	push	{r4, r7, lr}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
    if(motor_r->motor_recv_data.CRC16 !=
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	89dc      	ldrh	r4, [r3, #14]
        crc_ccitt(0, (uint8_t *)&motor_r->motor_recv_data, 14)){
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	220e      	movs	r2, #14
 8000c98:	4619      	mov	r1, r3
 8000c9a:	2000      	movs	r0, #0
 8000c9c:	f7ff feac 	bl	80009f8 <crc_ccitt>
 8000ca0:	4603      	mov	r3, r0
    if(motor_r->motor_recv_data.CRC16 !=
 8000ca2:	429c      	cmp	r4, r3
 8000ca4:	d005      	beq.n	8000cb2 <extract_data+0x2a>
        // printf("[WARNING] Receive data CRC error");
        motor_r->correct = 0;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	2200      	movs	r2, #0
 8000caa:	621a      	str	r2, [r3, #32]
        return motor_r->correct;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	6a1b      	ldr	r3, [r3, #32]
 8000cb0:	e06c      	b.n	8000d8c <extract_data+0x104>
    }
    else
		{
        motor_r->motor_id = motor_r->motor_recv_data.mode.id;
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	789b      	ldrb	r3, [r3, #2]
 8000cb6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8000cba:	b2db      	uxtb	r3, r3
 8000cbc:	461a      	mov	r2, r3
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        motor_r->mode = motor_r->motor_recv_data.mode.status;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	789b      	ldrb	r3, [r3, #2]
 8000cc8:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8000ccc:	b2db      	uxtb	r3, r3
 8000cce:	461a      	mov	r2, r3
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
        motor_r->Temp = motor_r->motor_recv_data.fbk.temp;
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	f993 300b 	ldrsb.w	r3, [r3, #11]
 8000cdc:	461a      	mov	r2, r3
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	629a      	str	r2, [r3, #40]	@ 0x28
        motor_r->MError = motor_r->motor_recv_data.fbk.MError;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	7b1b      	ldrb	r3, [r3, #12]
 8000ce6:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	461a      	mov	r2, r3
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        motor_r->W = ((float)motor_r->motor_recv_data.fbk.speed/256)*6.2832f ;
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	f9b3 3005 	ldrsh.w	r3, [r3, #5]
 8000cfa:	b21b      	sxth	r3, r3
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f7ff fb9f 	bl	8000440 <__aeabi_i2f>
 8000d02:	4603      	mov	r3, r0
 8000d04:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f7ff fca1 	bl	8000650 <__aeabi_fdiv>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	4920      	ldr	r1, [pc, #128]	@ (8000d94 <extract_data+0x10c>)
 8000d12:	4618      	mov	r0, r3
 8000d14:	f7ff fbe8 	bl	80004e8 <__aeabi_fmul>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	461a      	mov	r2, r3
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	635a      	str	r2, [r3, #52]	@ 0x34
        motor_r->T = ((float)motor_r->motor_recv_data.fbk.torque) / 256;
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	f9b3 3003 	ldrsh.w	r3, [r3, #3]
 8000d26:	b21b      	sxth	r3, r3
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f7ff fb89 	bl	8000440 <__aeabi_i2f>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8000d34:	4618      	mov	r0, r3
 8000d36:	f7ff fc8b 	bl	8000650 <__aeabi_fdiv>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	461a      	mov	r2, r3
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	631a      	str	r2, [r3, #48]	@ 0x30
        motor_r->Pos = 6.2832f*((float)motor_r->motor_recv_data.fbk.pos) / 32768;
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	f8d3 3007 	ldr.w	r3, [r3, #7]
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f7ff fb79 	bl	8000440 <__aeabi_i2f>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	4910      	ldr	r1, [pc, #64]	@ (8000d94 <extract_data+0x10c>)
 8000d52:	4618      	mov	r0, r3
 8000d54:	f7ff fbc8 	bl	80004e8 <__aeabi_fmul>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	f04f 418e 	mov.w	r1, #1191182336	@ 0x47000000
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f7ff fc76 	bl	8000650 <__aeabi_fdiv>
 8000d64:	4603      	mov	r3, r0
 8000d66:	461a      	mov	r2, r3
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	639a      	str	r2, [r3, #56]	@ 0x38
				motor_r->footForce = motor_r->motor_recv_data.fbk.force;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	899b      	ldrh	r3, [r3, #12]
 8000d70:	f3c3 03cb 	ubfx	r3, r3, #3, #12
 8000d74:	b29b      	uxth	r3, r3
 8000d76:	4618      	mov	r0, r3
 8000d78:	f7ff fb5e 	bl	8000438 <__aeabi_ui2f>
 8000d7c:	4602      	mov	r2, r0
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	63da      	str	r2, [r3, #60]	@ 0x3c
				motor_r->correct = 1;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	2201      	movs	r2, #1
 8000d86:	621a      	str	r2, [r3, #32]
        return motor_r->correct;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	6a1b      	ldr	r3, [r3, #32]
    }
}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	370c      	adds	r7, #12
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd90      	pop	{r4, r7, pc}
 8000d94:	40c90ff9 	.word	0x40c90ff9

08000d98 <SERVO_Send_recv>:

HAL_StatusTypeDef SERVO_Send_recv(MOTOR_send *pData, MOTOR_recv *rData)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b086      	sub	sp, #24
 8000d9c:	af02      	add	r7, sp, #8
 8000d9e:	6078      	str	r0, [r7, #4]
 8000da0:	6039      	str	r1, [r7, #0]
    uint16_t rxlen = 0;
 8000da2:	2300      	movs	r3, #0
 8000da4:	817b      	strh	r3, [r7, #10]

    modify_data(pData);
 8000da6:	6878      	ldr	r0, [r7, #4]
 8000da8:	f7ff fe46 	bl	8000a38 <modify_data>



    if (pData->channel==usart2_485)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	7c5b      	ldrb	r3, [r3, #17]
 8000db0:	2b02      	cmp	r3, #2
 8000db2:	d125      	bne.n	8000e00 <SERVO_Send_recv+0x68>
    {
        SET_huart2_DE_UP();
 8000db4:	2201      	movs	r2, #1
 8000db6:	2110      	movs	r1, #16
 8000db8:	4839      	ldr	r0, [pc, #228]	@ (8000ea0 <SERVO_Send_recv+0x108>)
 8000dba:	f000 ff75 	bl	8001ca8 <HAL_GPIO_WritePin>
        SET_huart3_DE_UP();
 8000dbe:	2201      	movs	r2, #1
 8000dc0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000dc4:	4837      	ldr	r0, [pc, #220]	@ (8000ea4 <SERVO_Send_recv+0x10c>)
 8000dc6:	f000 ff6f 	bl	8001ca8 <HAL_GPIO_WritePin>
        HAL_UART_Transmit(&huart2, (uint8_t *)&(pData->motor_send_data), sizeof(pData->motor_send_data), 10);
 8000dca:	6879      	ldr	r1, [r7, #4]
 8000dcc:	230a      	movs	r3, #10
 8000dce:	2211      	movs	r2, #17
 8000dd0:	4835      	ldr	r0, [pc, #212]	@ (8000ea8 <SERVO_Send_recv+0x110>)
 8000dd2:	f003 fd6d 	bl	80048b0 <HAL_UART_Transmit>
        SET_huart3_DE_DOWN();
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ddc:	4831      	ldr	r0, [pc, #196]	@ (8000ea4 <SERVO_Send_recv+0x10c>)
 8000dde:	f000 ff63 	bl	8001ca8 <HAL_GPIO_WritePin>
        SET_huart2_DE_DOWN();
 8000de2:	2200      	movs	r2, #0
 8000de4:	2110      	movs	r1, #16
 8000de6:	482e      	ldr	r0, [pc, #184]	@ (8000ea0 <SERVO_Send_recv+0x108>)
 8000de8:	f000 ff5e 	bl	8001ca8 <HAL_GPIO_WritePin>
        HAL_UARTEx_ReceiveToIdle(&huart2, (uint8_t *)&(rData->motor_recv_data), sizeof(rData->motor_recv_data), &rxlen, 10);
 8000dec:	6839      	ldr	r1, [r7, #0]
 8000dee:	f107 030a 	add.w	r3, r7, #10
 8000df2:	220a      	movs	r2, #10
 8000df4:	9200      	str	r2, [sp, #0]
 8000df6:	2210      	movs	r2, #16
 8000df8:	482b      	ldr	r0, [pc, #172]	@ (8000ea8 <SERVO_Send_recv+0x110>)
 8000dfa:	f004 ff8b 	bl	8005d14 <HAL_UARTEx_ReceiveToIdle>
 8000dfe:	e028      	b.n	8000e52 <SERVO_Send_recv+0xba>
    }
    else if (pData->channel==usart3_485)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	7c5b      	ldrb	r3, [r3, #17]
 8000e04:	2b03      	cmp	r3, #3
 8000e06:	d124      	bne.n	8000e52 <SERVO_Send_recv+0xba>
    {
        SET_huart2_DE_UP();
 8000e08:	2201      	movs	r2, #1
 8000e0a:	2110      	movs	r1, #16
 8000e0c:	4824      	ldr	r0, [pc, #144]	@ (8000ea0 <SERVO_Send_recv+0x108>)
 8000e0e:	f000 ff4b 	bl	8001ca8 <HAL_GPIO_WritePin>
        SET_huart3_DE_UP();
 8000e12:	2201      	movs	r2, #1
 8000e14:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e18:	4822      	ldr	r0, [pc, #136]	@ (8000ea4 <SERVO_Send_recv+0x10c>)
 8000e1a:	f000 ff45 	bl	8001ca8 <HAL_GPIO_WritePin>
        HAL_UART_Transmit(&huart3, (uint8_t *)&(pData->motor_send_data), sizeof(pData->motor_send_data), 10);
 8000e1e:	6879      	ldr	r1, [r7, #4]
 8000e20:	230a      	movs	r3, #10
 8000e22:	2211      	movs	r2, #17
 8000e24:	4821      	ldr	r0, [pc, #132]	@ (8000eac <SERVO_Send_recv+0x114>)
 8000e26:	f003 fd43 	bl	80048b0 <HAL_UART_Transmit>
        SET_huart3_DE_DOWN();
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e30:	481c      	ldr	r0, [pc, #112]	@ (8000ea4 <SERVO_Send_recv+0x10c>)
 8000e32:	f000 ff39 	bl	8001ca8 <HAL_GPIO_WritePin>
        SET_huart2_DE_DOWN();
 8000e36:	2200      	movs	r2, #0
 8000e38:	2110      	movs	r1, #16
 8000e3a:	4819      	ldr	r0, [pc, #100]	@ (8000ea0 <SERVO_Send_recv+0x108>)
 8000e3c:	f000 ff34 	bl	8001ca8 <HAL_GPIO_WritePin>
        HAL_UARTEx_ReceiveToIdle(&huart3, (uint8_t *)&(rData->motor_recv_data), sizeof(rData->motor_recv_data), &rxlen, 10);
 8000e40:	6839      	ldr	r1, [r7, #0]
 8000e42:	f107 030a 	add.w	r3, r7, #10
 8000e46:	220a      	movs	r2, #10
 8000e48:	9200      	str	r2, [sp, #0]
 8000e4a:	2210      	movs	r2, #16
 8000e4c:	4817      	ldr	r0, [pc, #92]	@ (8000eac <SERVO_Send_recv+0x114>)
 8000e4e:	f004 ff61 	bl	8005d14 <HAL_UARTEx_ReceiveToIdle>



		

    if(rxlen == 0)
 8000e52:	897b      	ldrh	r3, [r7, #10]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d101      	bne.n	8000e5c <SERVO_Send_recv+0xc4>

      return HAL_TIMEOUT;
 8000e58:	2303      	movs	r3, #3
 8000e5a:	e01c      	b.n	8000e96 <SERVO_Send_recv+0xfe>

    if(rxlen != sizeof(rData->motor_recv_data))
 8000e5c:	897b      	ldrh	r3, [r7, #10]
 8000e5e:	2b10      	cmp	r3, #16
 8000e60:	d001      	beq.n	8000e66 <SERVO_Send_recv+0xce>
			return HAL_ERROR;
 8000e62:	2301      	movs	r3, #1
 8000e64:	e017      	b.n	8000e96 <SERVO_Send_recv+0xfe>

    uint8_t *rp = (uint8_t *)&rData->motor_recv_data;
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	60fb      	str	r3, [r7, #12]
    if((rp[0] == 0xFE || rp[0] == 0xFD) && rp[1] == 0xEE)
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	2bfe      	cmp	r3, #254	@ 0xfe
 8000e70:	d003      	beq.n	8000e7a <SERVO_Send_recv+0xe2>
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	2bfd      	cmp	r3, #253	@ 0xfd
 8000e78:	d10c      	bne.n	8000e94 <SERVO_Send_recv+0xfc>
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	3301      	adds	r3, #1
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	2bee      	cmp	r3, #238	@ 0xee
 8000e82:	d107      	bne.n	8000e94 <SERVO_Send_recv+0xfc>
    {
        rData->correct = 1;
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	2201      	movs	r2, #1
 8000e88:	621a      	str	r2, [r3, #32]
        extract_data(rData);
 8000e8a:	6838      	ldr	r0, [r7, #0]
 8000e8c:	f7ff fefc 	bl	8000c88 <extract_data>
        return HAL_OK;
 8000e90:	2300      	movs	r3, #0
 8000e92:	e000      	b.n	8000e96 <SERVO_Send_recv+0xfe>
    }

    return HAL_ERROR;
 8000e94:	2301      	movs	r3, #1
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3710      	adds	r7, #16
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	58020c00 	.word	0x58020c00
 8000ea4:	58020400 	.word	0x58020400
 8000ea8:	24000620 	.word	0x24000620
 8000eac:	240006b4 	.word	0x240006b4

08000eb0 <MX_GPIO_Init>:
     PE8   ------> UART7_TX
     PA9   ------> USART1_TX
     PA10   ------> USART1_RX
*/
void MX_GPIO_Init(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b08a      	sub	sp, #40	@ 0x28
 8000eb4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb6:	f107 0314 	add.w	r3, r7, #20
 8000eba:	2200      	movs	r2, #0
 8000ebc:	601a      	str	r2, [r3, #0]
 8000ebe:	605a      	str	r2, [r3, #4]
 8000ec0:	609a      	str	r2, [r3, #8]
 8000ec2:	60da      	str	r2, [r3, #12]
 8000ec4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ec6:	4b48      	ldr	r3, [pc, #288]	@ (8000fe8 <MX_GPIO_Init+0x138>)
 8000ec8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ecc:	4a46      	ldr	r2, [pc, #280]	@ (8000fe8 <MX_GPIO_Init+0x138>)
 8000ece:	f043 0310 	orr.w	r3, r3, #16
 8000ed2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ed6:	4b44      	ldr	r3, [pc, #272]	@ (8000fe8 <MX_GPIO_Init+0x138>)
 8000ed8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000edc:	f003 0310 	and.w	r3, r3, #16
 8000ee0:	613b      	str	r3, [r7, #16]
 8000ee2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ee4:	4b40      	ldr	r3, [pc, #256]	@ (8000fe8 <MX_GPIO_Init+0x138>)
 8000ee6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eea:	4a3f      	ldr	r2, [pc, #252]	@ (8000fe8 <MX_GPIO_Init+0x138>)
 8000eec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ef0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ef4:	4b3c      	ldr	r3, [pc, #240]	@ (8000fe8 <MX_GPIO_Init+0x138>)
 8000ef6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000efa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000efe:	60fb      	str	r3, [r7, #12]
 8000f00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f02:	4b39      	ldr	r3, [pc, #228]	@ (8000fe8 <MX_GPIO_Init+0x138>)
 8000f04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f08:	4a37      	ldr	r2, [pc, #220]	@ (8000fe8 <MX_GPIO_Init+0x138>)
 8000f0a:	f043 0302 	orr.w	r3, r3, #2
 8000f0e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f12:	4b35      	ldr	r3, [pc, #212]	@ (8000fe8 <MX_GPIO_Init+0x138>)
 8000f14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f18:	f003 0302 	and.w	r3, r3, #2
 8000f1c:	60bb      	str	r3, [r7, #8]
 8000f1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f20:	4b31      	ldr	r3, [pc, #196]	@ (8000fe8 <MX_GPIO_Init+0x138>)
 8000f22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f26:	4a30      	ldr	r2, [pc, #192]	@ (8000fe8 <MX_GPIO_Init+0x138>)
 8000f28:	f043 0308 	orr.w	r3, r3, #8
 8000f2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f30:	4b2d      	ldr	r3, [pc, #180]	@ (8000fe8 <MX_GPIO_Init+0x138>)
 8000f32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f36:	f003 0308 	and.w	r3, r3, #8
 8000f3a:	607b      	str	r3, [r7, #4]
 8000f3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f3e:	4b2a      	ldr	r3, [pc, #168]	@ (8000fe8 <MX_GPIO_Init+0x138>)
 8000f40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f44:	4a28      	ldr	r2, [pc, #160]	@ (8000fe8 <MX_GPIO_Init+0x138>)
 8000f46:	f043 0301 	orr.w	r3, r3, #1
 8000f4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f4e:	4b26      	ldr	r3, [pc, #152]	@ (8000fe8 <MX_GPIO_Init+0x138>)
 8000f50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f54:	f003 0301 	and.w	r3, r3, #1
 8000f58:	603b      	str	r3, [r7, #0]
 8000f5a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000f5c:	2304      	movs	r3, #4
 8000f5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f60:	2302      	movs	r3, #2
 8000f62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_USART10;
 8000f6c:	2304      	movs	r3, #4
 8000f6e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f70:	f107 0314 	add.w	r3, r7, #20
 8000f74:	4619      	mov	r1, r3
 8000f76:	481d      	ldr	r0, [pc, #116]	@ (8000fec <MX_GPIO_Init+0x13c>)
 8000f78:	f000 fcee 	bl	8001958 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000f7c:	2308      	movs	r3, #8
 8000f7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f80:	2302      	movs	r3, #2
 8000f82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f84:	2300      	movs	r3, #0
 8000f86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_USART10;
 8000f8c:	230b      	movs	r3, #11
 8000f8e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f90:	f107 0314 	add.w	r3, r7, #20
 8000f94:	4619      	mov	r1, r3
 8000f96:	4815      	ldr	r0, [pc, #84]	@ (8000fec <MX_GPIO_Init+0x13c>)
 8000f98:	f000 fcde 	bl	8001958 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000f9c:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000fa0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000faa:	2300      	movs	r3, #0
 8000fac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 8000fae:	2307      	movs	r3, #7
 8000fb0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000fb2:	f107 0314 	add.w	r3, r7, #20
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	480c      	ldr	r0, [pc, #48]	@ (8000fec <MX_GPIO_Init+0x13c>)
 8000fba:	f000 fccd 	bl	8001958 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000fbe:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000fc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000fd0:	2307      	movs	r3, #7
 8000fd2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd4:	f107 0314 	add.w	r3, r7, #20
 8000fd8:	4619      	mov	r1, r3
 8000fda:	4805      	ldr	r0, [pc, #20]	@ (8000ff0 <MX_GPIO_Init+0x140>)
 8000fdc:	f000 fcbc 	bl	8001958 <HAL_GPIO_Init>

}
 8000fe0:	bf00      	nop
 8000fe2:	3728      	adds	r7, #40	@ 0x28
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	58024400 	.word	0x58024400
 8000fec:	58021000 	.word	0x58021000
 8000ff0:	58020000 	.word	0x58020000

08000ff4 <main>:
  * @brief  The application entry point.
  * @retval int
  */
  int a=0;
int main(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ff8:	f000 fb1a 	bl	8001630 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ffc:	f000 f816 	bl	800102c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001000:	f7ff ff56 	bl	8000eb0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001004:	f000 f96c 	bl	80012e0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001008:	f000 f9ba 	bl	8001380 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
    init_example_motor();
 800100c:	f004 ffd0 	bl	8005fb0 <init_example_motor>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      a++;
 8001010:	4b05      	ldr	r3, [pc, #20]	@ (8001028 <main+0x34>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	3301      	adds	r3, #1
 8001016:	4a04      	ldr	r2, [pc, #16]	@ (8001028 <main+0x34>)
 8001018:	6013      	str	r3, [r2, #0]
      unitree_motor_control();
 800101a:	f005 f835 	bl	8006088 <unitree_motor_control>
      HAL_Delay(100);
 800101e:	2064      	movs	r0, #100	@ 0x64
 8001020:	f000 fb94 	bl	800174c <HAL_Delay>
      a++;
 8001024:	e7f4      	b.n	8001010 <main+0x1c>
 8001026:	bf00      	nop
 8001028:	24000618 	.word	0x24000618

0800102c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b09c      	sub	sp, #112	@ 0x70
 8001030:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001032:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001036:	224c      	movs	r2, #76	@ 0x4c
 8001038:	2100      	movs	r1, #0
 800103a:	4618      	mov	r0, r3
 800103c:	f005 fcae 	bl	800699c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001040:	1d3b      	adds	r3, r7, #4
 8001042:	2220      	movs	r2, #32
 8001044:	2100      	movs	r1, #0
 8001046:	4618      	mov	r0, r3
 8001048:	f005 fca8 	bl	800699c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800104c:	2002      	movs	r0, #2
 800104e:	f000 fe43 	bl	8001cd8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001052:	2300      	movs	r3, #0
 8001054:	603b      	str	r3, [r7, #0]
 8001056:	4b2b      	ldr	r3, [pc, #172]	@ (8001104 <SystemClock_Config+0xd8>)
 8001058:	699b      	ldr	r3, [r3, #24]
 800105a:	4a2a      	ldr	r2, [pc, #168]	@ (8001104 <SystemClock_Config+0xd8>)
 800105c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001060:	6193      	str	r3, [r2, #24]
 8001062:	4b28      	ldr	r3, [pc, #160]	@ (8001104 <SystemClock_Config+0xd8>)
 8001064:	699b      	ldr	r3, [r3, #24]
 8001066:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800106a:	603b      	str	r3, [r7, #0]
 800106c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800106e:	bf00      	nop
 8001070:	4b24      	ldr	r3, [pc, #144]	@ (8001104 <SystemClock_Config+0xd8>)
 8001072:	699b      	ldr	r3, [r3, #24]
 8001074:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001078:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800107c:	d1f8      	bne.n	8001070 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800107e:	2301      	movs	r3, #1
 8001080:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001082:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001086:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001088:	2302      	movs	r3, #2
 800108a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800108c:	2302      	movs	r3, #2
 800108e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8001090:	2302      	movs	r3, #2
 8001092:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001094:	2328      	movs	r3, #40	@ 0x28
 8001096:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8001098:	2301      	movs	r3, #1
 800109a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800109c:	2304      	movs	r3, #4
 800109e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80010a0:	2302      	movs	r3, #2
 80010a2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80010a4:	230c      	movs	r3, #12
 80010a6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80010a8:	2300      	movs	r3, #0
 80010aa:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80010ac:	2300      	movs	r3, #0
 80010ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010b4:	4618      	mov	r0, r3
 80010b6:	f000 fe49 	bl	8001d4c <HAL_RCC_OscConfig>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80010c0:	f000 f822 	bl	8001108 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010c4:	233f      	movs	r3, #63	@ 0x3f
 80010c6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010c8:	2303      	movs	r3, #3
 80010ca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80010cc:	2300      	movs	r3, #0
 80010ce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80010d0:	2308      	movs	r3, #8
 80010d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80010d4:	2340      	movs	r3, #64	@ 0x40
 80010d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80010d8:	2340      	movs	r3, #64	@ 0x40
 80010da:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80010dc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80010e0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80010e2:	2340      	movs	r3, #64	@ 0x40
 80010e4:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80010e6:	1d3b      	adds	r3, r7, #4
 80010e8:	2103      	movs	r1, #3
 80010ea:	4618      	mov	r0, r3
 80010ec:	f001 fa08 	bl	8002500 <HAL_RCC_ClockConfig>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <SystemClock_Config+0xce>
  {
    Error_Handler();
 80010f6:	f000 f807 	bl	8001108 <Error_Handler>
  }
}
 80010fa:	bf00      	nop
 80010fc:	3770      	adds	r7, #112	@ 0x70
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	58024800 	.word	0x58024800

08001108 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800110c:	b672      	cpsid	i
}
 800110e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001110:	e7fe      	b.n	8001110 <Error_Handler+0x8>
	...

08001114 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800111a:	4b0a      	ldr	r3, [pc, #40]	@ (8001144 <HAL_MspInit+0x30>)
 800111c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001120:	4a08      	ldr	r2, [pc, #32]	@ (8001144 <HAL_MspInit+0x30>)
 8001122:	f043 0302 	orr.w	r3, r3, #2
 8001126:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800112a:	4b06      	ldr	r3, [pc, #24]	@ (8001144 <HAL_MspInit+0x30>)
 800112c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001130:	f003 0302 	and.w	r3, r3, #2
 8001134:	607b      	str	r3, [r7, #4]
 8001136:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001138:	bf00      	nop
 800113a:	370c      	adds	r7, #12
 800113c:	46bd      	mov	sp, r7
 800113e:	bc80      	pop	{r7}
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	58024400 	.word	0x58024400

08001148 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800114c:	e7fe      	b.n	800114c <NMI_Handler+0x4>

0800114e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800114e:	b480      	push	{r7}
 8001150:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001152:	e7fe      	b.n	8001152 <HardFault_Handler+0x4>

08001154 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001158:	e7fe      	b.n	8001158 <MemManage_Handler+0x4>

0800115a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800115a:	b480      	push	{r7}
 800115c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800115e:	e7fe      	b.n	800115e <BusFault_Handler+0x4>

08001160 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001164:	e7fe      	b.n	8001164 <UsageFault_Handler+0x4>

08001166 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001166:	b480      	push	{r7}
 8001168:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800116a:	bf00      	nop
 800116c:	46bd      	mov	sp, r7
 800116e:	bc80      	pop	{r7}
 8001170:	4770      	bx	lr

08001172 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001172:	b480      	push	{r7}
 8001174:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001176:	bf00      	nop
 8001178:	46bd      	mov	sp, r7
 800117a:	bc80      	pop	{r7}
 800117c:	4770      	bx	lr

0800117e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800117e:	b480      	push	{r7}
 8001180:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001182:	bf00      	nop
 8001184:	46bd      	mov	sp, r7
 8001186:	bc80      	pop	{r7}
 8001188:	4770      	bx	lr

0800118a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800118a:	b580      	push	{r7, lr}
 800118c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800118e:	f000 fac1 	bl	8001714 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001192:	bf00      	nop
 8001194:	bd80      	pop	{r7, pc}
	...

08001198 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b086      	sub	sp, #24
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011a0:	4a14      	ldr	r2, [pc, #80]	@ (80011f4 <_sbrk+0x5c>)
 80011a2:	4b15      	ldr	r3, [pc, #84]	@ (80011f8 <_sbrk+0x60>)
 80011a4:	1ad3      	subs	r3, r2, r3
 80011a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011ac:	4b13      	ldr	r3, [pc, #76]	@ (80011fc <_sbrk+0x64>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d102      	bne.n	80011ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011b4:	4b11      	ldr	r3, [pc, #68]	@ (80011fc <_sbrk+0x64>)
 80011b6:	4a12      	ldr	r2, [pc, #72]	@ (8001200 <_sbrk+0x68>)
 80011b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011ba:	4b10      	ldr	r3, [pc, #64]	@ (80011fc <_sbrk+0x64>)
 80011bc:	681a      	ldr	r2, [r3, #0]
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	4413      	add	r3, r2
 80011c2:	693a      	ldr	r2, [r7, #16]
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d207      	bcs.n	80011d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011c8:	f005 fc48 	bl	8006a5c <__errno>
 80011cc:	4603      	mov	r3, r0
 80011ce:	220c      	movs	r2, #12
 80011d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011d2:	f04f 33ff 	mov.w	r3, #4294967295
 80011d6:	e009      	b.n	80011ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011d8:	4b08      	ldr	r3, [pc, #32]	@ (80011fc <_sbrk+0x64>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011de:	4b07      	ldr	r3, [pc, #28]	@ (80011fc <_sbrk+0x64>)
 80011e0:	681a      	ldr	r2, [r3, #0]
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	4413      	add	r3, r2
 80011e6:	4a05      	ldr	r2, [pc, #20]	@ (80011fc <_sbrk+0x64>)
 80011e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011ea:	68fb      	ldr	r3, [r7, #12]
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	3718      	adds	r7, #24
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	24050000 	.word	0x24050000
 80011f8:	00000400 	.word	0x00000400
 80011fc:	2400061c 	.word	0x2400061c
 8001200:	24000a80 	.word	0x24000a80

08001204 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001208:	4b2e      	ldr	r3, [pc, #184]	@ (80012c4 <SystemInit+0xc0>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f003 030f 	and.w	r3, r3, #15
 8001210:	2b06      	cmp	r3, #6
 8001212:	d807      	bhi.n	8001224 <SystemInit+0x20>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001214:	4b2b      	ldr	r3, [pc, #172]	@ (80012c4 <SystemInit+0xc0>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f023 030f 	bic.w	r3, r3, #15
 800121c:	4a29      	ldr	r2, [pc, #164]	@ (80012c4 <SystemInit+0xc0>)
 800121e:	f043 0307 	orr.w	r3, r3, #7
 8001222:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001224:	4b28      	ldr	r3, [pc, #160]	@ (80012c8 <SystemInit+0xc4>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a27      	ldr	r2, [pc, #156]	@ (80012c8 <SystemInit+0xc4>)
 800122a:	f043 0301 	orr.w	r3, r3, #1
 800122e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001230:	4b25      	ldr	r3, [pc, #148]	@ (80012c8 <SystemInit+0xc4>)
 8001232:	2200      	movs	r2, #0
 8001234:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001236:	4b24      	ldr	r3, [pc, #144]	@ (80012c8 <SystemInit+0xc4>)
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	4923      	ldr	r1, [pc, #140]	@ (80012c8 <SystemInit+0xc4>)
 800123c:	4b23      	ldr	r3, [pc, #140]	@ (80012cc <SystemInit+0xc8>)
 800123e:	4013      	ands	r3, r2
 8001240:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001242:	4b20      	ldr	r3, [pc, #128]	@ (80012c4 <SystemInit+0xc0>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f003 0308 	and.w	r3, r3, #8
 800124a:	2b00      	cmp	r3, #0
 800124c:	d007      	beq.n	800125e <SystemInit+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800124e:	4b1d      	ldr	r3, [pc, #116]	@ (80012c4 <SystemInit+0xc0>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f023 030f 	bic.w	r3, r3, #15
 8001256:	4a1b      	ldr	r2, [pc, #108]	@ (80012c4 <SystemInit+0xc0>)
 8001258:	f043 0307 	orr.w	r3, r3, #7
 800125c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800125e:	4b1a      	ldr	r3, [pc, #104]	@ (80012c8 <SystemInit+0xc4>)
 8001260:	2200      	movs	r2, #0
 8001262:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001264:	4b18      	ldr	r3, [pc, #96]	@ (80012c8 <SystemInit+0xc4>)
 8001266:	2200      	movs	r2, #0
 8001268:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800126a:	4b17      	ldr	r3, [pc, #92]	@ (80012c8 <SystemInit+0xc4>)
 800126c:	2200      	movs	r2, #0
 800126e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001270:	4b15      	ldr	r3, [pc, #84]	@ (80012c8 <SystemInit+0xc4>)
 8001272:	4a17      	ldr	r2, [pc, #92]	@ (80012d0 <SystemInit+0xcc>)
 8001274:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001276:	4b14      	ldr	r3, [pc, #80]	@ (80012c8 <SystemInit+0xc4>)
 8001278:	4a16      	ldr	r2, [pc, #88]	@ (80012d4 <SystemInit+0xd0>)
 800127a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800127c:	4b12      	ldr	r3, [pc, #72]	@ (80012c8 <SystemInit+0xc4>)
 800127e:	4a16      	ldr	r2, [pc, #88]	@ (80012d8 <SystemInit+0xd4>)
 8001280:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001282:	4b11      	ldr	r3, [pc, #68]	@ (80012c8 <SystemInit+0xc4>)
 8001284:	2200      	movs	r2, #0
 8001286:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001288:	4b0f      	ldr	r3, [pc, #60]	@ (80012c8 <SystemInit+0xc4>)
 800128a:	4a13      	ldr	r2, [pc, #76]	@ (80012d8 <SystemInit+0xd4>)
 800128c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800128e:	4b0e      	ldr	r3, [pc, #56]	@ (80012c8 <SystemInit+0xc4>)
 8001290:	2200      	movs	r2, #0
 8001292:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001294:	4b0c      	ldr	r3, [pc, #48]	@ (80012c8 <SystemInit+0xc4>)
 8001296:	4a10      	ldr	r2, [pc, #64]	@ (80012d8 <SystemInit+0xd4>)
 8001298:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800129a:	4b0b      	ldr	r3, [pc, #44]	@ (80012c8 <SystemInit+0xc4>)
 800129c:	2200      	movs	r2, #0
 800129e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80012a0:	4b09      	ldr	r3, [pc, #36]	@ (80012c8 <SystemInit+0xc4>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a08      	ldr	r2, [pc, #32]	@ (80012c8 <SystemInit+0xc4>)
 80012a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012aa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80012ac:	4b06      	ldr	r3, [pc, #24]	@ (80012c8 <SystemInit+0xc4>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80012b2:	4b0a      	ldr	r3, [pc, #40]	@ (80012dc <SystemInit+0xd8>)
 80012b4:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80012b8:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80012ba:	bf00      	nop
 80012bc:	46bd      	mov	sp, r7
 80012be:	bc80      	pop	{r7}
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	52002000 	.word	0x52002000
 80012c8:	58024400 	.word	0x58024400
 80012cc:	eaf6ed7f 	.word	0xeaf6ed7f
 80012d0:	02020200 	.word	0x02020200
 80012d4:	01ff0000 	.word	0x01ff0000
 80012d8:	01010280 	.word	0x01010280
 80012dc:	52004000 	.word	0x52004000

080012e0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012e4:	4b23      	ldr	r3, [pc, #140]	@ (8001374 <MX_USART2_UART_Init+0x94>)
 80012e6:	4a24      	ldr	r2, [pc, #144]	@ (8001378 <MX_USART2_UART_Init+0x98>)
 80012e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 4000000;
 80012ea:	4b22      	ldr	r3, [pc, #136]	@ (8001374 <MX_USART2_UART_Init+0x94>)
 80012ec:	4a23      	ldr	r2, [pc, #140]	@ (800137c <MX_USART2_UART_Init+0x9c>)
 80012ee:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012f0:	4b20      	ldr	r3, [pc, #128]	@ (8001374 <MX_USART2_UART_Init+0x94>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001374 <MX_USART2_UART_Init+0x94>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001374 <MX_USART2_UART_Init+0x94>)
 80012fe:	2200      	movs	r2, #0
 8001300:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001302:	4b1c      	ldr	r3, [pc, #112]	@ (8001374 <MX_USART2_UART_Init+0x94>)
 8001304:	220c      	movs	r2, #12
 8001306:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001308:	4b1a      	ldr	r3, [pc, #104]	@ (8001374 <MX_USART2_UART_Init+0x94>)
 800130a:	2200      	movs	r2, #0
 800130c:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800130e:	4b19      	ldr	r3, [pc, #100]	@ (8001374 <MX_USART2_UART_Init+0x94>)
 8001310:	2200      	movs	r2, #0
 8001312:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001314:	4b17      	ldr	r3, [pc, #92]	@ (8001374 <MX_USART2_UART_Init+0x94>)
 8001316:	2200      	movs	r2, #0
 8001318:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800131a:	4b16      	ldr	r3, [pc, #88]	@ (8001374 <MX_USART2_UART_Init+0x94>)
 800131c:	2200      	movs	r2, #0
 800131e:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001320:	4b14      	ldr	r3, [pc, #80]	@ (8001374 <MX_USART2_UART_Init+0x94>)
 8001322:	2200      	movs	r2, #0
 8001324:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8001326:	2300      	movs	r3, #0
 8001328:	2200      	movs	r2, #0
 800132a:	2100      	movs	r1, #0
 800132c:	4811      	ldr	r0, [pc, #68]	@ (8001374 <MX_USART2_UART_Init+0x94>)
 800132e:	f004 fbd3 	bl	8005ad8 <HAL_RS485Ex_Init>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 8001338:	f7ff fee6 	bl	8001108 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800133c:	2100      	movs	r1, #0
 800133e:	480d      	ldr	r0, [pc, #52]	@ (8001374 <MX_USART2_UART_Init+0x94>)
 8001340:	f004 fc6c 	bl	8005c1c <HAL_UARTEx_SetTxFifoThreshold>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 800134a:	f7ff fedd 	bl	8001108 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800134e:	2100      	movs	r1, #0
 8001350:	4808      	ldr	r0, [pc, #32]	@ (8001374 <MX_USART2_UART_Init+0x94>)
 8001352:	f004 fca1 	bl	8005c98 <HAL_UARTEx_SetRxFifoThreshold>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 800135c:	f7ff fed4 	bl	8001108 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001360:	4804      	ldr	r0, [pc, #16]	@ (8001374 <MX_USART2_UART_Init+0x94>)
 8001362:	f004 fc23 	bl	8005bac <HAL_UARTEx_DisableFifoMode>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 800136c:	f7ff fecc 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001370:	bf00      	nop
 8001372:	bd80      	pop	{r7, pc}
 8001374:	24000620 	.word	0x24000620
 8001378:	40004400 	.word	0x40004400
 800137c:	003d0900 	.word	0x003d0900

08001380 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001384:	4b23      	ldr	r3, [pc, #140]	@ (8001414 <MX_USART3_UART_Init+0x94>)
 8001386:	4a24      	ldr	r2, [pc, #144]	@ (8001418 <MX_USART3_UART_Init+0x98>)
 8001388:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 4000000;
 800138a:	4b22      	ldr	r3, [pc, #136]	@ (8001414 <MX_USART3_UART_Init+0x94>)
 800138c:	4a23      	ldr	r2, [pc, #140]	@ (800141c <MX_USART3_UART_Init+0x9c>)
 800138e:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001390:	4b20      	ldr	r3, [pc, #128]	@ (8001414 <MX_USART3_UART_Init+0x94>)
 8001392:	2200      	movs	r2, #0
 8001394:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001396:	4b1f      	ldr	r3, [pc, #124]	@ (8001414 <MX_USART3_UART_Init+0x94>)
 8001398:	2200      	movs	r2, #0
 800139a:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800139c:	4b1d      	ldr	r3, [pc, #116]	@ (8001414 <MX_USART3_UART_Init+0x94>)
 800139e:	2200      	movs	r2, #0
 80013a0:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80013a2:	4b1c      	ldr	r3, [pc, #112]	@ (8001414 <MX_USART3_UART_Init+0x94>)
 80013a4:	220c      	movs	r2, #12
 80013a6:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001414 <MX_USART3_UART_Init+0x94>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80013ae:	4b19      	ldr	r3, [pc, #100]	@ (8001414 <MX_USART3_UART_Init+0x94>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013b4:	4b17      	ldr	r3, [pc, #92]	@ (8001414 <MX_USART3_UART_Init+0x94>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013ba:	4b16      	ldr	r3, [pc, #88]	@ (8001414 <MX_USART3_UART_Init+0x94>)
 80013bc:	2200      	movs	r2, #0
 80013be:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013c0:	4b14      	ldr	r3, [pc, #80]	@ (8001414 <MX_USART3_UART_Init+0x94>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RS485Ex_Init(&huart3, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80013c6:	2300      	movs	r3, #0
 80013c8:	2200      	movs	r2, #0
 80013ca:	2100      	movs	r1, #0
 80013cc:	4811      	ldr	r0, [pc, #68]	@ (8001414 <MX_USART3_UART_Init+0x94>)
 80013ce:	f004 fb83 	bl	8005ad8 <HAL_RS485Ex_Init>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <MX_USART3_UART_Init+0x5c>
  {
    Error_Handler();
 80013d8:	f7ff fe96 	bl	8001108 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013dc:	2100      	movs	r1, #0
 80013de:	480d      	ldr	r0, [pc, #52]	@ (8001414 <MX_USART3_UART_Init+0x94>)
 80013e0:	f004 fc1c 	bl	8005c1c <HAL_UARTEx_SetTxFifoThreshold>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <MX_USART3_UART_Init+0x6e>
  {
    Error_Handler();
 80013ea:	f7ff fe8d 	bl	8001108 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013ee:	2100      	movs	r1, #0
 80013f0:	4808      	ldr	r0, [pc, #32]	@ (8001414 <MX_USART3_UART_Init+0x94>)
 80013f2:	f004 fc51 	bl	8005c98 <HAL_UARTEx_SetRxFifoThreshold>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d001      	beq.n	8001400 <MX_USART3_UART_Init+0x80>
  {
    Error_Handler();
 80013fc:	f7ff fe84 	bl	8001108 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001400:	4804      	ldr	r0, [pc, #16]	@ (8001414 <MX_USART3_UART_Init+0x94>)
 8001402:	f004 fbd3 	bl	8005bac <HAL_UARTEx_DisableFifoMode>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <MX_USART3_UART_Init+0x90>
  {
    Error_Handler();
 800140c:	f7ff fe7c 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001410:	bf00      	nop
 8001412:	bd80      	pop	{r7, pc}
 8001414:	240006b4 	.word	0x240006b4
 8001418:	40004800 	.word	0x40004800
 800141c:	003d0900 	.word	0x003d0900

08001420 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b0bc      	sub	sp, #240	@ 0xf0
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001428:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	605a      	str	r2, [r3, #4]
 8001432:	609a      	str	r2, [r3, #8]
 8001434:	60da      	str	r2, [r3, #12]
 8001436:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001438:	f107 0320 	add.w	r3, r7, #32
 800143c:	22b8      	movs	r2, #184	@ 0xb8
 800143e:	2100      	movs	r1, #0
 8001440:	4618      	mov	r0, r3
 8001442:	f005 faab 	bl	800699c <memset>
  if(uartHandle->Instance==USART2)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4a5f      	ldr	r2, [pc, #380]	@ (80015c8 <HAL_UART_MspInit+0x1a8>)
 800144c:	4293      	cmp	r3, r2
 800144e:	d146      	bne.n	80014de <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001450:	f04f 0202 	mov.w	r2, #2
 8001454:	f04f 0300 	mov.w	r3, #0
 8001458:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800145c:	2300      	movs	r3, #0
 800145e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001462:	f107 0320 	add.w	r3, r7, #32
 8001466:	4618      	mov	r0, r3
 8001468:	f001 fc00 	bl	8002c6c <HAL_RCCEx_PeriphCLKConfig>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001472:	f7ff fe49 	bl	8001108 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001476:	4b55      	ldr	r3, [pc, #340]	@ (80015cc <HAL_UART_MspInit+0x1ac>)
 8001478:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800147c:	4a53      	ldr	r2, [pc, #332]	@ (80015cc <HAL_UART_MspInit+0x1ac>)
 800147e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001482:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001486:	4b51      	ldr	r3, [pc, #324]	@ (80015cc <HAL_UART_MspInit+0x1ac>)
 8001488:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800148c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001490:	61fb      	str	r3, [r7, #28]
 8001492:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001494:	4b4d      	ldr	r3, [pc, #308]	@ (80015cc <HAL_UART_MspInit+0x1ac>)
 8001496:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800149a:	4a4c      	ldr	r2, [pc, #304]	@ (80015cc <HAL_UART_MspInit+0x1ac>)
 800149c:	f043 0308 	orr.w	r3, r3, #8
 80014a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014a4:	4b49      	ldr	r3, [pc, #292]	@ (80015cc <HAL_UART_MspInit+0x1ac>)
 80014a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014aa:	f003 0308 	and.w	r3, r3, #8
 80014ae:	61bb      	str	r3, [r7, #24]
 80014b0:	69bb      	ldr	r3, [r7, #24]
    /**USART2 GPIO Configuration
    PD4     ------> USART2_DE
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80014b2:	2370      	movs	r3, #112	@ 0x70
 80014b4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b8:	2302      	movs	r3, #2
 80014ba:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014be:	2300      	movs	r3, #0
 80014c0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c4:	2300      	movs	r3, #0
 80014c6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014ca:	2307      	movs	r3, #7
 80014cc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014d0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80014d4:	4619      	mov	r1, r3
 80014d6:	483e      	ldr	r0, [pc, #248]	@ (80015d0 <HAL_UART_MspInit+0x1b0>)
 80014d8:	f000 fa3e 	bl	8001958 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80014dc:	e070      	b.n	80015c0 <HAL_UART_MspInit+0x1a0>
  else if(uartHandle->Instance==USART3)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4a3c      	ldr	r2, [pc, #240]	@ (80015d4 <HAL_UART_MspInit+0x1b4>)
 80014e4:	4293      	cmp	r3, r2
 80014e6:	d16b      	bne.n	80015c0 <HAL_UART_MspInit+0x1a0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80014e8:	f04f 0202 	mov.w	r2, #2
 80014ec:	f04f 0300 	mov.w	r3, #0
 80014f0:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80014f4:	2300      	movs	r3, #0
 80014f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014fa:	f107 0320 	add.w	r3, r7, #32
 80014fe:	4618      	mov	r0, r3
 8001500:	f001 fbb4 	bl	8002c6c <HAL_RCCEx_PeriphCLKConfig>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <HAL_UART_MspInit+0xee>
      Error_Handler();
 800150a:	f7ff fdfd 	bl	8001108 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800150e:	4b2f      	ldr	r3, [pc, #188]	@ (80015cc <HAL_UART_MspInit+0x1ac>)
 8001510:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001514:	4a2d      	ldr	r2, [pc, #180]	@ (80015cc <HAL_UART_MspInit+0x1ac>)
 8001516:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800151a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800151e:	4b2b      	ldr	r3, [pc, #172]	@ (80015cc <HAL_UART_MspInit+0x1ac>)
 8001520:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001524:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001528:	617b      	str	r3, [r7, #20]
 800152a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800152c:	4b27      	ldr	r3, [pc, #156]	@ (80015cc <HAL_UART_MspInit+0x1ac>)
 800152e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001532:	4a26      	ldr	r2, [pc, #152]	@ (80015cc <HAL_UART_MspInit+0x1ac>)
 8001534:	f043 0302 	orr.w	r3, r3, #2
 8001538:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800153c:	4b23      	ldr	r3, [pc, #140]	@ (80015cc <HAL_UART_MspInit+0x1ac>)
 800153e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001542:	f003 0302 	and.w	r3, r3, #2
 8001546:	613b      	str	r3, [r7, #16]
 8001548:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800154a:	4b20      	ldr	r3, [pc, #128]	@ (80015cc <HAL_UART_MspInit+0x1ac>)
 800154c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001550:	4a1e      	ldr	r2, [pc, #120]	@ (80015cc <HAL_UART_MspInit+0x1ac>)
 8001552:	f043 0308 	orr.w	r3, r3, #8
 8001556:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800155a:	4b1c      	ldr	r3, [pc, #112]	@ (80015cc <HAL_UART_MspInit+0x1ac>)
 800155c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001560:	f003 0308 	and.w	r3, r3, #8
 8001564:	60fb      	str	r3, [r7, #12]
 8001566:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001568:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800156c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001570:	2302      	movs	r3, #2
 8001572:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001576:	2300      	movs	r3, #0
 8001578:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800157c:	2300      	movs	r3, #0
 800157e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001582:	2307      	movs	r3, #7
 8001584:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001588:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800158c:	4619      	mov	r1, r3
 800158e:	4812      	ldr	r0, [pc, #72]	@ (80015d8 <HAL_UART_MspInit+0x1b8>)
 8001590:	f000 f9e2 	bl	8001958 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001594:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001598:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800159c:	2302      	movs	r3, #2
 800159e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a2:	2300      	movs	r3, #0
 80015a4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a8:	2300      	movs	r3, #0
 80015aa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80015ae:	2307      	movs	r3, #7
 80015b0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015b4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80015b8:	4619      	mov	r1, r3
 80015ba:	4805      	ldr	r0, [pc, #20]	@ (80015d0 <HAL_UART_MspInit+0x1b0>)
 80015bc:	f000 f9cc 	bl	8001958 <HAL_GPIO_Init>
}
 80015c0:	bf00      	nop
 80015c2:	37f0      	adds	r7, #240	@ 0xf0
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	40004400 	.word	0x40004400
 80015cc:	58024400 	.word	0x58024400
 80015d0:	58020c00 	.word	0x58020c00
 80015d4:	40004800 	.word	0x40004800
 80015d8:	58020400 	.word	0x58020400

080015dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80015dc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001614 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80015e0:	f7ff fe10 	bl	8001204 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015e4:	480c      	ldr	r0, [pc, #48]	@ (8001618 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80015e6:	490d      	ldr	r1, [pc, #52]	@ (800161c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80015e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001620 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80015ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015ec:	e002      	b.n	80015f4 <LoopCopyDataInit>

080015ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015f2:	3304      	adds	r3, #4

080015f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015f8:	d3f9      	bcc.n	80015ee <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001624 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80015fc:	4c0a      	ldr	r4, [pc, #40]	@ (8001628 <LoopFillZerobss+0x22>)
  movs r3, #0
 80015fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001600:	e001      	b.n	8001606 <LoopFillZerobss>

08001602 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001602:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001604:	3204      	adds	r2, #4

08001606 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001606:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001608:	d3fb      	bcc.n	8001602 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800160a:	f005 fa2d 	bl	8006a68 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800160e:	f7ff fcf1 	bl	8000ff4 <main>
  bx  lr
 8001612:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001614:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001618:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800161c:	240005fc 	.word	0x240005fc
  ldr r2, =_sidata
 8001620:	080070b0 	.word	0x080070b0
  ldr r2, =_sbss
 8001624:	240005fc 	.word	0x240005fc
  ldr r4, =_ebss
 8001628:	24000a80 	.word	0x24000a80

0800162c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800162c:	e7fe      	b.n	800162c <ADC3_IRQHandler>
	...

08001630 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001636:	2003      	movs	r0, #3
 8001638:	f000 f95c 	bl	80018f4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800163c:	f001 f916 	bl	800286c <HAL_RCC_GetSysClockFreq>
 8001640:	4602      	mov	r2, r0
 8001642:	4b15      	ldr	r3, [pc, #84]	@ (8001698 <HAL_Init+0x68>)
 8001644:	699b      	ldr	r3, [r3, #24]
 8001646:	0a1b      	lsrs	r3, r3, #8
 8001648:	f003 030f 	and.w	r3, r3, #15
 800164c:	4913      	ldr	r1, [pc, #76]	@ (800169c <HAL_Init+0x6c>)
 800164e:	5ccb      	ldrb	r3, [r1, r3]
 8001650:	f003 031f 	and.w	r3, r3, #31
 8001654:	fa22 f303 	lsr.w	r3, r2, r3
 8001658:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800165a:	4b0f      	ldr	r3, [pc, #60]	@ (8001698 <HAL_Init+0x68>)
 800165c:	699b      	ldr	r3, [r3, #24]
 800165e:	f003 030f 	and.w	r3, r3, #15
 8001662:	4a0e      	ldr	r2, [pc, #56]	@ (800169c <HAL_Init+0x6c>)
 8001664:	5cd3      	ldrb	r3, [r2, r3]
 8001666:	f003 031f 	and.w	r3, r3, #31
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	fa22 f303 	lsr.w	r3, r2, r3
 8001670:	4a0b      	ldr	r2, [pc, #44]	@ (80016a0 <HAL_Init+0x70>)
 8001672:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001674:	4a0b      	ldr	r2, [pc, #44]	@ (80016a4 <HAL_Init+0x74>)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800167a:	200f      	movs	r0, #15
 800167c:	f000 f814 	bl	80016a8 <HAL_InitTick>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001686:	2301      	movs	r3, #1
 8001688:	e002      	b.n	8001690 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800168a:	f7ff fd43 	bl	8001114 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800168e:	2300      	movs	r3, #0
}
 8001690:	4618      	mov	r0, r3
 8001692:	3708      	adds	r7, #8
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	58024400 	.word	0x58024400
 800169c:	08007064 	.word	0x08007064
 80016a0:	24000004 	.word	0x24000004
 80016a4:	24000000 	.word	0x24000000

080016a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80016b0:	4b15      	ldr	r3, [pc, #84]	@ (8001708 <HAL_InitTick+0x60>)
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d101      	bne.n	80016bc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80016b8:	2301      	movs	r3, #1
 80016ba:	e021      	b.n	8001700 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80016bc:	4b13      	ldr	r3, [pc, #76]	@ (800170c <HAL_InitTick+0x64>)
 80016be:	681a      	ldr	r2, [r3, #0]
 80016c0:	4b11      	ldr	r3, [pc, #68]	@ (8001708 <HAL_InitTick+0x60>)
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	4619      	mov	r1, r3
 80016c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80016ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80016d2:	4618      	mov	r0, r3
 80016d4:	f000 f933 	bl	800193e <HAL_SYSTICK_Config>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80016de:	2301      	movs	r3, #1
 80016e0:	e00e      	b.n	8001700 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2b0f      	cmp	r3, #15
 80016e6:	d80a      	bhi.n	80016fe <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016e8:	2200      	movs	r2, #0
 80016ea:	6879      	ldr	r1, [r7, #4]
 80016ec:	f04f 30ff 	mov.w	r0, #4294967295
 80016f0:	f000 f90b 	bl	800190a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016f4:	4a06      	ldr	r2, [pc, #24]	@ (8001710 <HAL_InitTick+0x68>)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016fa:	2300      	movs	r3, #0
 80016fc:	e000      	b.n	8001700 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
}
 8001700:	4618      	mov	r0, r3
 8001702:	3708      	adds	r7, #8
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	2400000c 	.word	0x2400000c
 800170c:	24000000 	.word	0x24000000
 8001710:	24000008 	.word	0x24000008

08001714 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001718:	4b05      	ldr	r3, [pc, #20]	@ (8001730 <HAL_IncTick+0x1c>)
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	461a      	mov	r2, r3
 800171e:	4b05      	ldr	r3, [pc, #20]	@ (8001734 <HAL_IncTick+0x20>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4413      	add	r3, r2
 8001724:	4a03      	ldr	r2, [pc, #12]	@ (8001734 <HAL_IncTick+0x20>)
 8001726:	6013      	str	r3, [r2, #0]
}
 8001728:	bf00      	nop
 800172a:	46bd      	mov	sp, r7
 800172c:	bc80      	pop	{r7}
 800172e:	4770      	bx	lr
 8001730:	2400000c 	.word	0x2400000c
 8001734:	24000748 	.word	0x24000748

08001738 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  return uwTick;
 800173c:	4b02      	ldr	r3, [pc, #8]	@ (8001748 <HAL_GetTick+0x10>)
 800173e:	681b      	ldr	r3, [r3, #0]
}
 8001740:	4618      	mov	r0, r3
 8001742:	46bd      	mov	sp, r7
 8001744:	bc80      	pop	{r7}
 8001746:	4770      	bx	lr
 8001748:	24000748 	.word	0x24000748

0800174c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b084      	sub	sp, #16
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001754:	f7ff fff0 	bl	8001738 <HAL_GetTick>
 8001758:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001764:	d005      	beq.n	8001772 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001766:	4b0a      	ldr	r3, [pc, #40]	@ (8001790 <HAL_Delay+0x44>)
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	461a      	mov	r2, r3
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	4413      	add	r3, r2
 8001770:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001772:	bf00      	nop
 8001774:	f7ff ffe0 	bl	8001738 <HAL_GetTick>
 8001778:	4602      	mov	r2, r0
 800177a:	68bb      	ldr	r3, [r7, #8]
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	68fa      	ldr	r2, [r7, #12]
 8001780:	429a      	cmp	r2, r3
 8001782:	d8f7      	bhi.n	8001774 <HAL_Delay+0x28>
  {
  }
}
 8001784:	bf00      	nop
 8001786:	bf00      	nop
 8001788:	3710      	adds	r7, #16
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	2400000c 	.word	0x2400000c

08001794 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001794:	b480      	push	{r7}
 8001796:	b085      	sub	sp, #20
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	f003 0307 	and.w	r3, r3, #7
 80017a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017a4:	4b0b      	ldr	r3, [pc, #44]	@ (80017d4 <__NVIC_SetPriorityGrouping+0x40>)
 80017a6:	68db      	ldr	r3, [r3, #12]
 80017a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017aa:	68ba      	ldr	r2, [r7, #8]
 80017ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80017b0:	4013      	ands	r3, r2
 80017b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80017bc:	4b06      	ldr	r3, [pc, #24]	@ (80017d8 <__NVIC_SetPriorityGrouping+0x44>)
 80017be:	4313      	orrs	r3, r2
 80017c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017c2:	4a04      	ldr	r2, [pc, #16]	@ (80017d4 <__NVIC_SetPriorityGrouping+0x40>)
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	60d3      	str	r3, [r2, #12]
}
 80017c8:	bf00      	nop
 80017ca:	3714      	adds	r7, #20
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bc80      	pop	{r7}
 80017d0:	4770      	bx	lr
 80017d2:	bf00      	nop
 80017d4:	e000ed00 	.word	0xe000ed00
 80017d8:	05fa0000 	.word	0x05fa0000

080017dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017e0:	4b04      	ldr	r3, [pc, #16]	@ (80017f4 <__NVIC_GetPriorityGrouping+0x18>)
 80017e2:	68db      	ldr	r3, [r3, #12]
 80017e4:	0a1b      	lsrs	r3, r3, #8
 80017e6:	f003 0307 	and.w	r3, r3, #7
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bc80      	pop	{r7}
 80017f0:	4770      	bx	lr
 80017f2:	bf00      	nop
 80017f4:	e000ed00 	.word	0xe000ed00

080017f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	4603      	mov	r3, r0
 8001800:	6039      	str	r1, [r7, #0]
 8001802:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001804:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001808:	2b00      	cmp	r3, #0
 800180a:	db0a      	blt.n	8001822 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	b2da      	uxtb	r2, r3
 8001810:	490c      	ldr	r1, [pc, #48]	@ (8001844 <__NVIC_SetPriority+0x4c>)
 8001812:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001816:	0112      	lsls	r2, r2, #4
 8001818:	b2d2      	uxtb	r2, r2
 800181a:	440b      	add	r3, r1
 800181c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001820:	e00a      	b.n	8001838 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	b2da      	uxtb	r2, r3
 8001826:	4908      	ldr	r1, [pc, #32]	@ (8001848 <__NVIC_SetPriority+0x50>)
 8001828:	88fb      	ldrh	r3, [r7, #6]
 800182a:	f003 030f 	and.w	r3, r3, #15
 800182e:	3b04      	subs	r3, #4
 8001830:	0112      	lsls	r2, r2, #4
 8001832:	b2d2      	uxtb	r2, r2
 8001834:	440b      	add	r3, r1
 8001836:	761a      	strb	r2, [r3, #24]
}
 8001838:	bf00      	nop
 800183a:	370c      	adds	r7, #12
 800183c:	46bd      	mov	sp, r7
 800183e:	bc80      	pop	{r7}
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	e000e100 	.word	0xe000e100
 8001848:	e000ed00 	.word	0xe000ed00

0800184c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800184c:	b480      	push	{r7}
 800184e:	b089      	sub	sp, #36	@ 0x24
 8001850:	af00      	add	r7, sp, #0
 8001852:	60f8      	str	r0, [r7, #12]
 8001854:	60b9      	str	r1, [r7, #8]
 8001856:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	f003 0307 	and.w	r3, r3, #7
 800185e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001860:	69fb      	ldr	r3, [r7, #28]
 8001862:	f1c3 0307 	rsb	r3, r3, #7
 8001866:	2b04      	cmp	r3, #4
 8001868:	bf28      	it	cs
 800186a:	2304      	movcs	r3, #4
 800186c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800186e:	69fb      	ldr	r3, [r7, #28]
 8001870:	3304      	adds	r3, #4
 8001872:	2b06      	cmp	r3, #6
 8001874:	d902      	bls.n	800187c <NVIC_EncodePriority+0x30>
 8001876:	69fb      	ldr	r3, [r7, #28]
 8001878:	3b03      	subs	r3, #3
 800187a:	e000      	b.n	800187e <NVIC_EncodePriority+0x32>
 800187c:	2300      	movs	r3, #0
 800187e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001880:	f04f 32ff 	mov.w	r2, #4294967295
 8001884:	69bb      	ldr	r3, [r7, #24]
 8001886:	fa02 f303 	lsl.w	r3, r2, r3
 800188a:	43da      	mvns	r2, r3
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	401a      	ands	r2, r3
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001894:	f04f 31ff 	mov.w	r1, #4294967295
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	fa01 f303 	lsl.w	r3, r1, r3
 800189e:	43d9      	mvns	r1, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018a4:	4313      	orrs	r3, r2
         );
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3724      	adds	r7, #36	@ 0x24
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bc80      	pop	{r7}
 80018ae:	4770      	bx	lr

080018b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	3b01      	subs	r3, #1
 80018bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80018c0:	d301      	bcc.n	80018c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018c2:	2301      	movs	r3, #1
 80018c4:	e00f      	b.n	80018e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018c6:	4a0a      	ldr	r2, [pc, #40]	@ (80018f0 <SysTick_Config+0x40>)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	3b01      	subs	r3, #1
 80018cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018ce:	210f      	movs	r1, #15
 80018d0:	f04f 30ff 	mov.w	r0, #4294967295
 80018d4:	f7ff ff90 	bl	80017f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018d8:	4b05      	ldr	r3, [pc, #20]	@ (80018f0 <SysTick_Config+0x40>)
 80018da:	2200      	movs	r2, #0
 80018dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018de:	4b04      	ldr	r3, [pc, #16]	@ (80018f0 <SysTick_Config+0x40>)
 80018e0:	2207      	movs	r2, #7
 80018e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018e4:	2300      	movs	r3, #0
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3708      	adds	r7, #8
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	e000e010 	.word	0xe000e010

080018f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018fc:	6878      	ldr	r0, [r7, #4]
 80018fe:	f7ff ff49 	bl	8001794 <__NVIC_SetPriorityGrouping>
}
 8001902:	bf00      	nop
 8001904:	3708      	adds	r7, #8
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}

0800190a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800190a:	b580      	push	{r7, lr}
 800190c:	b086      	sub	sp, #24
 800190e:	af00      	add	r7, sp, #0
 8001910:	4603      	mov	r3, r0
 8001912:	60b9      	str	r1, [r7, #8]
 8001914:	607a      	str	r2, [r7, #4]
 8001916:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001918:	f7ff ff60 	bl	80017dc <__NVIC_GetPriorityGrouping>
 800191c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800191e:	687a      	ldr	r2, [r7, #4]
 8001920:	68b9      	ldr	r1, [r7, #8]
 8001922:	6978      	ldr	r0, [r7, #20]
 8001924:	f7ff ff92 	bl	800184c <NVIC_EncodePriority>
 8001928:	4602      	mov	r2, r0
 800192a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800192e:	4611      	mov	r1, r2
 8001930:	4618      	mov	r0, r3
 8001932:	f7ff ff61 	bl	80017f8 <__NVIC_SetPriority>
}
 8001936:	bf00      	nop
 8001938:	3718      	adds	r7, #24
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}

0800193e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800193e:	b580      	push	{r7, lr}
 8001940:	b082      	sub	sp, #8
 8001942:	af00      	add	r7, sp, #0
 8001944:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001946:	6878      	ldr	r0, [r7, #4]
 8001948:	f7ff ffb2 	bl	80018b0 <SysTick_Config>
 800194c:	4603      	mov	r3, r0
}
 800194e:	4618      	mov	r0, r3
 8001950:	3708      	adds	r7, #8
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
	...

08001958 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001958:	b480      	push	{r7}
 800195a:	b089      	sub	sp, #36	@ 0x24
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001962:	2300      	movs	r3, #0
 8001964:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001966:	4b86      	ldr	r3, [pc, #536]	@ (8001b80 <HAL_GPIO_Init+0x228>)
 8001968:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800196a:	e18c      	b.n	8001c86 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	2101      	movs	r1, #1
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	fa01 f303 	lsl.w	r3, r1, r3
 8001978:	4013      	ands	r3, r2
 800197a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	2b00      	cmp	r3, #0
 8001980:	f000 817e 	beq.w	8001c80 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	f003 0303 	and.w	r3, r3, #3
 800198c:	2b01      	cmp	r3, #1
 800198e:	d005      	beq.n	800199c <HAL_GPIO_Init+0x44>
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f003 0303 	and.w	r3, r3, #3
 8001998:	2b02      	cmp	r3, #2
 800199a:	d130      	bne.n	80019fe <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	005b      	lsls	r3, r3, #1
 80019a6:	2203      	movs	r2, #3
 80019a8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ac:	43db      	mvns	r3, r3
 80019ae:	69ba      	ldr	r2, [r7, #24]
 80019b0:	4013      	ands	r3, r2
 80019b2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	68da      	ldr	r2, [r3, #12]
 80019b8:	69fb      	ldr	r3, [r7, #28]
 80019ba:	005b      	lsls	r3, r3, #1
 80019bc:	fa02 f303 	lsl.w	r3, r2, r3
 80019c0:	69ba      	ldr	r2, [r7, #24]
 80019c2:	4313      	orrs	r3, r2
 80019c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	69ba      	ldr	r2, [r7, #24]
 80019ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80019d2:	2201      	movs	r2, #1
 80019d4:	69fb      	ldr	r3, [r7, #28]
 80019d6:	fa02 f303 	lsl.w	r3, r2, r3
 80019da:	43db      	mvns	r3, r3
 80019dc:	69ba      	ldr	r2, [r7, #24]
 80019de:	4013      	ands	r3, r2
 80019e0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	091b      	lsrs	r3, r3, #4
 80019e8:	f003 0201 	and.w	r2, r3, #1
 80019ec:	69fb      	ldr	r3, [r7, #28]
 80019ee:	fa02 f303 	lsl.w	r3, r2, r3
 80019f2:	69ba      	ldr	r2, [r7, #24]
 80019f4:	4313      	orrs	r3, r2
 80019f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	69ba      	ldr	r2, [r7, #24]
 80019fc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	f003 0303 	and.w	r3, r3, #3
 8001a06:	2b03      	cmp	r3, #3
 8001a08:	d017      	beq.n	8001a3a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	68db      	ldr	r3, [r3, #12]
 8001a0e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001a10:	69fb      	ldr	r3, [r7, #28]
 8001a12:	005b      	lsls	r3, r3, #1
 8001a14:	2203      	movs	r2, #3
 8001a16:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1a:	43db      	mvns	r3, r3
 8001a1c:	69ba      	ldr	r2, [r7, #24]
 8001a1e:	4013      	ands	r3, r2
 8001a20:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	689a      	ldr	r2, [r3, #8]
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	005b      	lsls	r3, r3, #1
 8001a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2e:	69ba      	ldr	r2, [r7, #24]
 8001a30:	4313      	orrs	r3, r2
 8001a32:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	69ba      	ldr	r2, [r7, #24]
 8001a38:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	f003 0303 	and.w	r3, r3, #3
 8001a42:	2b02      	cmp	r3, #2
 8001a44:	d123      	bne.n	8001a8e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a46:	69fb      	ldr	r3, [r7, #28]
 8001a48:	08da      	lsrs	r2, r3, #3
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	3208      	adds	r2, #8
 8001a4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001a54:	69fb      	ldr	r3, [r7, #28]
 8001a56:	f003 0307 	and.w	r3, r3, #7
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	220f      	movs	r2, #15
 8001a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a62:	43db      	mvns	r3, r3
 8001a64:	69ba      	ldr	r2, [r7, #24]
 8001a66:	4013      	ands	r3, r2
 8001a68:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	691a      	ldr	r2, [r3, #16]
 8001a6e:	69fb      	ldr	r3, [r7, #28]
 8001a70:	f003 0307 	and.w	r3, r3, #7
 8001a74:	009b      	lsls	r3, r3, #2
 8001a76:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7a:	69ba      	ldr	r2, [r7, #24]
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a80:	69fb      	ldr	r3, [r7, #28]
 8001a82:	08da      	lsrs	r2, r3, #3
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	3208      	adds	r2, #8
 8001a88:	69b9      	ldr	r1, [r7, #24]
 8001a8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001a94:	69fb      	ldr	r3, [r7, #28]
 8001a96:	005b      	lsls	r3, r3, #1
 8001a98:	2203      	movs	r2, #3
 8001a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9e:	43db      	mvns	r3, r3
 8001aa0:	69ba      	ldr	r2, [r7, #24]
 8001aa2:	4013      	ands	r3, r2
 8001aa4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	f003 0203 	and.w	r2, r3, #3
 8001aae:	69fb      	ldr	r3, [r7, #28]
 8001ab0:	005b      	lsls	r3, r3, #1
 8001ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab6:	69ba      	ldr	r2, [r7, #24]
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	69ba      	ldr	r2, [r7, #24]
 8001ac0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	f000 80d8 	beq.w	8001c80 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ad0:	4b2c      	ldr	r3, [pc, #176]	@ (8001b84 <HAL_GPIO_Init+0x22c>)
 8001ad2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001ad6:	4a2b      	ldr	r2, [pc, #172]	@ (8001b84 <HAL_GPIO_Init+0x22c>)
 8001ad8:	f043 0302 	orr.w	r3, r3, #2
 8001adc:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001ae0:	4b28      	ldr	r3, [pc, #160]	@ (8001b84 <HAL_GPIO_Init+0x22c>)
 8001ae2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001ae6:	f003 0302 	and.w	r3, r3, #2
 8001aea:	60fb      	str	r3, [r7, #12]
 8001aec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001aee:	4a26      	ldr	r2, [pc, #152]	@ (8001b88 <HAL_GPIO_Init+0x230>)
 8001af0:	69fb      	ldr	r3, [r7, #28]
 8001af2:	089b      	lsrs	r3, r3, #2
 8001af4:	3302      	adds	r3, #2
 8001af6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001afa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001afc:	69fb      	ldr	r3, [r7, #28]
 8001afe:	f003 0303 	and.w	r3, r3, #3
 8001b02:	009b      	lsls	r3, r3, #2
 8001b04:	220f      	movs	r2, #15
 8001b06:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0a:	43db      	mvns	r3, r3
 8001b0c:	69ba      	ldr	r2, [r7, #24]
 8001b0e:	4013      	ands	r3, r2
 8001b10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4a1d      	ldr	r2, [pc, #116]	@ (8001b8c <HAL_GPIO_Init+0x234>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d04a      	beq.n	8001bb0 <HAL_GPIO_Init+0x258>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4a1c      	ldr	r2, [pc, #112]	@ (8001b90 <HAL_GPIO_Init+0x238>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d02b      	beq.n	8001b7a <HAL_GPIO_Init+0x222>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	4a1b      	ldr	r2, [pc, #108]	@ (8001b94 <HAL_GPIO_Init+0x23c>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d025      	beq.n	8001b76 <HAL_GPIO_Init+0x21e>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	4a1a      	ldr	r2, [pc, #104]	@ (8001b98 <HAL_GPIO_Init+0x240>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d01f      	beq.n	8001b72 <HAL_GPIO_Init+0x21a>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	4a19      	ldr	r2, [pc, #100]	@ (8001b9c <HAL_GPIO_Init+0x244>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d019      	beq.n	8001b6e <HAL_GPIO_Init+0x216>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	4a18      	ldr	r2, [pc, #96]	@ (8001ba0 <HAL_GPIO_Init+0x248>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d013      	beq.n	8001b6a <HAL_GPIO_Init+0x212>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4a17      	ldr	r2, [pc, #92]	@ (8001ba4 <HAL_GPIO_Init+0x24c>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d00d      	beq.n	8001b66 <HAL_GPIO_Init+0x20e>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	4a16      	ldr	r2, [pc, #88]	@ (8001ba8 <HAL_GPIO_Init+0x250>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d007      	beq.n	8001b62 <HAL_GPIO_Init+0x20a>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	4a15      	ldr	r2, [pc, #84]	@ (8001bac <HAL_GPIO_Init+0x254>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d101      	bne.n	8001b5e <HAL_GPIO_Init+0x206>
 8001b5a:	2309      	movs	r3, #9
 8001b5c:	e029      	b.n	8001bb2 <HAL_GPIO_Init+0x25a>
 8001b5e:	230a      	movs	r3, #10
 8001b60:	e027      	b.n	8001bb2 <HAL_GPIO_Init+0x25a>
 8001b62:	2307      	movs	r3, #7
 8001b64:	e025      	b.n	8001bb2 <HAL_GPIO_Init+0x25a>
 8001b66:	2306      	movs	r3, #6
 8001b68:	e023      	b.n	8001bb2 <HAL_GPIO_Init+0x25a>
 8001b6a:	2305      	movs	r3, #5
 8001b6c:	e021      	b.n	8001bb2 <HAL_GPIO_Init+0x25a>
 8001b6e:	2304      	movs	r3, #4
 8001b70:	e01f      	b.n	8001bb2 <HAL_GPIO_Init+0x25a>
 8001b72:	2303      	movs	r3, #3
 8001b74:	e01d      	b.n	8001bb2 <HAL_GPIO_Init+0x25a>
 8001b76:	2302      	movs	r3, #2
 8001b78:	e01b      	b.n	8001bb2 <HAL_GPIO_Init+0x25a>
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e019      	b.n	8001bb2 <HAL_GPIO_Init+0x25a>
 8001b7e:	bf00      	nop
 8001b80:	58000080 	.word	0x58000080
 8001b84:	58024400 	.word	0x58024400
 8001b88:	58000400 	.word	0x58000400
 8001b8c:	58020000 	.word	0x58020000
 8001b90:	58020400 	.word	0x58020400
 8001b94:	58020800 	.word	0x58020800
 8001b98:	58020c00 	.word	0x58020c00
 8001b9c:	58021000 	.word	0x58021000
 8001ba0:	58021400 	.word	0x58021400
 8001ba4:	58021800 	.word	0x58021800
 8001ba8:	58021c00 	.word	0x58021c00
 8001bac:	58022400 	.word	0x58022400
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	69fa      	ldr	r2, [r7, #28]
 8001bb4:	f002 0203 	and.w	r2, r2, #3
 8001bb8:	0092      	lsls	r2, r2, #2
 8001bba:	4093      	lsls	r3, r2
 8001bbc:	69ba      	ldr	r2, [r7, #24]
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001bc2:	4938      	ldr	r1, [pc, #224]	@ (8001ca4 <HAL_GPIO_Init+0x34c>)
 8001bc4:	69fb      	ldr	r3, [r7, #28]
 8001bc6:	089b      	lsrs	r3, r3, #2
 8001bc8:	3302      	adds	r3, #2
 8001bca:	69ba      	ldr	r2, [r7, #24]
 8001bcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001bd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	43db      	mvns	r3, r3
 8001bdc:	69ba      	ldr	r2, [r7, #24]
 8001bde:	4013      	ands	r3, r2
 8001be0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d003      	beq.n	8001bf6 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8001bee:	69ba      	ldr	r2, [r7, #24]
 8001bf0:	693b      	ldr	r3, [r7, #16]
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001bf6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001bfa:	69bb      	ldr	r3, [r7, #24]
 8001bfc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001bfe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	43db      	mvns	r3, r3
 8001c0a:	69ba      	ldr	r2, [r7, #24]
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d003      	beq.n	8001c24 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8001c1c:	69ba      	ldr	r2, [r7, #24]
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	4313      	orrs	r3, r2
 8001c22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001c24:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c28:	69bb      	ldr	r3, [r7, #24]
 8001c2a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	43db      	mvns	r3, r3
 8001c36:	69ba      	ldr	r2, [r7, #24]
 8001c38:	4013      	ands	r3, r2
 8001c3a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d003      	beq.n	8001c50 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8001c48:	69ba      	ldr	r2, [r7, #24]
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	69ba      	ldr	r2, [r7, #24]
 8001c54:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001c5c:	693b      	ldr	r3, [r7, #16]
 8001c5e:	43db      	mvns	r3, r3
 8001c60:	69ba      	ldr	r2, [r7, #24]
 8001c62:	4013      	ands	r3, r2
 8001c64:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d003      	beq.n	8001c7a <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8001c72:	69ba      	ldr	r2, [r7, #24]
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	4313      	orrs	r3, r2
 8001c78:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	69ba      	ldr	r2, [r7, #24]
 8001c7e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001c80:	69fb      	ldr	r3, [r7, #28]
 8001c82:	3301      	adds	r3, #1
 8001c84:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	69fb      	ldr	r3, [r7, #28]
 8001c8c:	fa22 f303 	lsr.w	r3, r2, r3
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	f47f ae6b 	bne.w	800196c <HAL_GPIO_Init+0x14>
  }
}
 8001c96:	bf00      	nop
 8001c98:	bf00      	nop
 8001c9a:	3724      	adds	r7, #36	@ 0x24
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bc80      	pop	{r7}
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop
 8001ca4:	58000400 	.word	0x58000400

08001ca8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	807b      	strh	r3, [r7, #2]
 8001cb4:	4613      	mov	r3, r2
 8001cb6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001cb8:	787b      	ldrb	r3, [r7, #1]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d003      	beq.n	8001cc6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cbe:	887a      	ldrh	r2, [r7, #2]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001cc4:	e003      	b.n	8001cce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001cc6:	887b      	ldrh	r3, [r7, #2]
 8001cc8:	041a      	lsls	r2, r3, #16
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	619a      	str	r2, [r3, #24]
}
 8001cce:	bf00      	nop
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bc80      	pop	{r7}
 8001cd6:	4770      	bx	lr

08001cd8 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b084      	sub	sp, #16
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001ce0:	4b19      	ldr	r3, [pc, #100]	@ (8001d48 <HAL_PWREx_ConfigSupply+0x70>)
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	f003 0304 	and.w	r3, r3, #4
 8001ce8:	2b04      	cmp	r3, #4
 8001cea:	d00a      	beq.n	8001d02 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001cec:	4b16      	ldr	r3, [pc, #88]	@ (8001d48 <HAL_PWREx_ConfigSupply+0x70>)
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	f003 0307 	and.w	r3, r3, #7
 8001cf4:	687a      	ldr	r2, [r7, #4]
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	d001      	beq.n	8001cfe <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e01f      	b.n	8001d3e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	e01d      	b.n	8001d3e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001d02:	4b11      	ldr	r3, [pc, #68]	@ (8001d48 <HAL_PWREx_ConfigSupply+0x70>)
 8001d04:	68db      	ldr	r3, [r3, #12]
 8001d06:	f023 0207 	bic.w	r2, r3, #7
 8001d0a:	490f      	ldr	r1, [pc, #60]	@ (8001d48 <HAL_PWREx_ConfigSupply+0x70>)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001d12:	f7ff fd11 	bl	8001738 <HAL_GetTick>
 8001d16:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001d18:	e009      	b.n	8001d2e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001d1a:	f7ff fd0d 	bl	8001738 <HAL_GetTick>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	1ad3      	subs	r3, r2, r3
 8001d24:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d28:	d901      	bls.n	8001d2e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e007      	b.n	8001d3e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001d2e:	4b06      	ldr	r3, [pc, #24]	@ (8001d48 <HAL_PWREx_ConfigSupply+0x70>)
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d36:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001d3a:	d1ee      	bne.n	8001d1a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001d3c:	2300      	movs	r3, #0
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3710      	adds	r7, #16
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	58024800 	.word	0x58024800

08001d4c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b08c      	sub	sp, #48	@ 0x30
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d101      	bne.n	8001d5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e3c8      	b.n	80024f0 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0301 	and.w	r3, r3, #1
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	f000 8087 	beq.w	8001e7a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d6c:	4b88      	ldr	r3, [pc, #544]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001d6e:	691b      	ldr	r3, [r3, #16]
 8001d70:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001d74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001d76:	4b86      	ldr	r3, [pc, #536]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001d78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d7a:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d7e:	2b10      	cmp	r3, #16
 8001d80:	d007      	beq.n	8001d92 <HAL_RCC_OscConfig+0x46>
 8001d82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d84:	2b18      	cmp	r3, #24
 8001d86:	d110      	bne.n	8001daa <HAL_RCC_OscConfig+0x5e>
 8001d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d8a:	f003 0303 	and.w	r3, r3, #3
 8001d8e:	2b02      	cmp	r3, #2
 8001d90:	d10b      	bne.n	8001daa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d92:	4b7f      	ldr	r3, [pc, #508]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d06c      	beq.n	8001e78 <HAL_RCC_OscConfig+0x12c>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d168      	bne.n	8001e78 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	e3a2      	b.n	80024f0 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001db2:	d106      	bne.n	8001dc2 <HAL_RCC_OscConfig+0x76>
 8001db4:	4b76      	ldr	r3, [pc, #472]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a75      	ldr	r2, [pc, #468]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001dba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001dbe:	6013      	str	r3, [r2, #0]
 8001dc0:	e02e      	b.n	8001e20 <HAL_RCC_OscConfig+0xd4>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d10c      	bne.n	8001de4 <HAL_RCC_OscConfig+0x98>
 8001dca:	4b71      	ldr	r3, [pc, #452]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a70      	ldr	r2, [pc, #448]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001dd0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001dd4:	6013      	str	r3, [r2, #0]
 8001dd6:	4b6e      	ldr	r3, [pc, #440]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a6d      	ldr	r2, [pc, #436]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001ddc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001de0:	6013      	str	r3, [r2, #0]
 8001de2:	e01d      	b.n	8001e20 <HAL_RCC_OscConfig+0xd4>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001dec:	d10c      	bne.n	8001e08 <HAL_RCC_OscConfig+0xbc>
 8001dee:	4b68      	ldr	r3, [pc, #416]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a67      	ldr	r2, [pc, #412]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001df4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001df8:	6013      	str	r3, [r2, #0]
 8001dfa:	4b65      	ldr	r3, [pc, #404]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a64      	ldr	r2, [pc, #400]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001e00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e04:	6013      	str	r3, [r2, #0]
 8001e06:	e00b      	b.n	8001e20 <HAL_RCC_OscConfig+0xd4>
 8001e08:	4b61      	ldr	r3, [pc, #388]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a60      	ldr	r2, [pc, #384]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001e0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e12:	6013      	str	r3, [r2, #0]
 8001e14:	4b5e      	ldr	r3, [pc, #376]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a5d      	ldr	r2, [pc, #372]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001e1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d013      	beq.n	8001e50 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e28:	f7ff fc86 	bl	8001738 <HAL_GetTick>
 8001e2c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e2e:	e008      	b.n	8001e42 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e30:	f7ff fc82 	bl	8001738 <HAL_GetTick>
 8001e34:	4602      	mov	r2, r0
 8001e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	2b64      	cmp	r3, #100	@ 0x64
 8001e3c:	d901      	bls.n	8001e42 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	e356      	b.n	80024f0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e42:	4b53      	ldr	r3, [pc, #332]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d0f0      	beq.n	8001e30 <HAL_RCC_OscConfig+0xe4>
 8001e4e:	e014      	b.n	8001e7a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e50:	f7ff fc72 	bl	8001738 <HAL_GetTick>
 8001e54:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001e56:	e008      	b.n	8001e6a <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e58:	f7ff fc6e 	bl	8001738 <HAL_GetTick>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	2b64      	cmp	r3, #100	@ 0x64
 8001e64:	d901      	bls.n	8001e6a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e66:	2303      	movs	r3, #3
 8001e68:	e342      	b.n	80024f0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001e6a:	4b49      	ldr	r3, [pc, #292]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d1f0      	bne.n	8001e58 <HAL_RCC_OscConfig+0x10c>
 8001e76:	e000      	b.n	8001e7a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 0302 	and.w	r3, r3, #2
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	f000 808c 	beq.w	8001fa0 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e88:	4b41      	ldr	r3, [pc, #260]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001e8a:	691b      	ldr	r3, [r3, #16]
 8001e8c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001e90:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001e92:	4b3f      	ldr	r3, [pc, #252]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001e94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e96:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001e98:	6a3b      	ldr	r3, [r7, #32]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d007      	beq.n	8001eae <HAL_RCC_OscConfig+0x162>
 8001e9e:	6a3b      	ldr	r3, [r7, #32]
 8001ea0:	2b18      	cmp	r3, #24
 8001ea2:	d137      	bne.n	8001f14 <HAL_RCC_OscConfig+0x1c8>
 8001ea4:	69fb      	ldr	r3, [r7, #28]
 8001ea6:	f003 0303 	and.w	r3, r3, #3
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d132      	bne.n	8001f14 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001eae:	4b38      	ldr	r3, [pc, #224]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 0304 	and.w	r3, r3, #4
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d005      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x17a>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	68db      	ldr	r3, [r3, #12]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d101      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e314      	b.n	80024f0 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001ec6:	4b32      	ldr	r3, [pc, #200]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f023 0219 	bic.w	r2, r3, #25
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	68db      	ldr	r3, [r3, #12]
 8001ed2:	492f      	ldr	r1, [pc, #188]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ed8:	f7ff fc2e 	bl	8001738 <HAL_GetTick>
 8001edc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ede:	e008      	b.n	8001ef2 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ee0:	f7ff fc2a 	bl	8001738 <HAL_GetTick>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee8:	1ad3      	subs	r3, r2, r3
 8001eea:	2b02      	cmp	r3, #2
 8001eec:	d901      	bls.n	8001ef2 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8001eee:	2303      	movs	r3, #3
 8001ef0:	e2fe      	b.n	80024f0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ef2:	4b27      	ldr	r3, [pc, #156]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f003 0304 	and.w	r3, r3, #4
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d0f0      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001efe:	4b24      	ldr	r3, [pc, #144]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	691b      	ldr	r3, [r3, #16]
 8001f0a:	061b      	lsls	r3, r3, #24
 8001f0c:	4920      	ldr	r1, [pc, #128]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f12:	e045      	b.n	8001fa0 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	68db      	ldr	r3, [r3, #12]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d026      	beq.n	8001f6a <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001f1c:	4b1c      	ldr	r3, [pc, #112]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f023 0219 	bic.w	r2, r3, #25
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	68db      	ldr	r3, [r3, #12]
 8001f28:	4919      	ldr	r1, [pc, #100]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f2e:	f7ff fc03 	bl	8001738 <HAL_GetTick>
 8001f32:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f34:	e008      	b.n	8001f48 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f36:	f7ff fbff 	bl	8001738 <HAL_GetTick>
 8001f3a:	4602      	mov	r2, r0
 8001f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f3e:	1ad3      	subs	r3, r2, r3
 8001f40:	2b02      	cmp	r3, #2
 8001f42:	d901      	bls.n	8001f48 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001f44:	2303      	movs	r3, #3
 8001f46:	e2d3      	b.n	80024f0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f48:	4b11      	ldr	r3, [pc, #68]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f003 0304 	and.w	r3, r3, #4
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d0f0      	beq.n	8001f36 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f54:	4b0e      	ldr	r3, [pc, #56]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	691b      	ldr	r3, [r3, #16]
 8001f60:	061b      	lsls	r3, r3, #24
 8001f62:	490b      	ldr	r1, [pc, #44]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001f64:	4313      	orrs	r3, r2
 8001f66:	604b      	str	r3, [r1, #4]
 8001f68:	e01a      	b.n	8001fa0 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f6a:	4b09      	ldr	r3, [pc, #36]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a08      	ldr	r2, [pc, #32]	@ (8001f90 <HAL_RCC_OscConfig+0x244>)
 8001f70:	f023 0301 	bic.w	r3, r3, #1
 8001f74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f76:	f7ff fbdf 	bl	8001738 <HAL_GetTick>
 8001f7a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001f7c:	e00a      	b.n	8001f94 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f7e:	f7ff fbdb 	bl	8001738 <HAL_GetTick>
 8001f82:	4602      	mov	r2, r0
 8001f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f86:	1ad3      	subs	r3, r2, r3
 8001f88:	2b02      	cmp	r3, #2
 8001f8a:	d903      	bls.n	8001f94 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001f8c:	2303      	movs	r3, #3
 8001f8e:	e2af      	b.n	80024f0 <HAL_RCC_OscConfig+0x7a4>
 8001f90:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001f94:	4b96      	ldr	r3, [pc, #600]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f003 0304 	and.w	r3, r3, #4
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d1ee      	bne.n	8001f7e <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 0310 	and.w	r3, r3, #16
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d06a      	beq.n	8002082 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fac:	4b90      	ldr	r3, [pc, #576]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 8001fae:	691b      	ldr	r3, [r3, #16]
 8001fb0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001fb4:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001fb6:	4b8e      	ldr	r3, [pc, #568]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 8001fb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fba:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001fbc:	69bb      	ldr	r3, [r7, #24]
 8001fbe:	2b08      	cmp	r3, #8
 8001fc0:	d007      	beq.n	8001fd2 <HAL_RCC_OscConfig+0x286>
 8001fc2:	69bb      	ldr	r3, [r7, #24]
 8001fc4:	2b18      	cmp	r3, #24
 8001fc6:	d11b      	bne.n	8002000 <HAL_RCC_OscConfig+0x2b4>
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	f003 0303 	and.w	r3, r3, #3
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	d116      	bne.n	8002000 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001fd2:	4b87      	ldr	r3, [pc, #540]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d005      	beq.n	8001fea <HAL_RCC_OscConfig+0x29e>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	69db      	ldr	r3, [r3, #28]
 8001fe2:	2b80      	cmp	r3, #128	@ 0x80
 8001fe4:	d001      	beq.n	8001fea <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e282      	b.n	80024f0 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001fea:	4b81      	ldr	r3, [pc, #516]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 8001fec:	68db      	ldr	r3, [r3, #12]
 8001fee:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6a1b      	ldr	r3, [r3, #32]
 8001ff6:	061b      	lsls	r3, r3, #24
 8001ff8:	497d      	ldr	r1, [pc, #500]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001ffe:	e040      	b.n	8002082 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	69db      	ldr	r3, [r3, #28]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d023      	beq.n	8002050 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002008:	4b79      	ldr	r3, [pc, #484]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a78      	ldr	r2, [pc, #480]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 800200e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002012:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002014:	f7ff fb90 	bl	8001738 <HAL_GetTick>
 8002018:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800201a:	e008      	b.n	800202e <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800201c:	f7ff fb8c 	bl	8001738 <HAL_GetTick>
 8002020:	4602      	mov	r2, r0
 8002022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	2b02      	cmp	r3, #2
 8002028:	d901      	bls.n	800202e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800202a:	2303      	movs	r3, #3
 800202c:	e260      	b.n	80024f0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800202e:	4b70      	ldr	r3, [pc, #448]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002036:	2b00      	cmp	r3, #0
 8002038:	d0f0      	beq.n	800201c <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800203a:	4b6d      	ldr	r3, [pc, #436]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 800203c:	68db      	ldr	r3, [r3, #12]
 800203e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6a1b      	ldr	r3, [r3, #32]
 8002046:	061b      	lsls	r3, r3, #24
 8002048:	4969      	ldr	r1, [pc, #420]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 800204a:	4313      	orrs	r3, r2
 800204c:	60cb      	str	r3, [r1, #12]
 800204e:	e018      	b.n	8002082 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002050:	4b67      	ldr	r3, [pc, #412]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a66      	ldr	r2, [pc, #408]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 8002056:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800205a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800205c:	f7ff fb6c 	bl	8001738 <HAL_GetTick>
 8002060:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002062:	e008      	b.n	8002076 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002064:	f7ff fb68 	bl	8001738 <HAL_GetTick>
 8002068:	4602      	mov	r2, r0
 800206a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	2b02      	cmp	r3, #2
 8002070:	d901      	bls.n	8002076 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8002072:	2303      	movs	r3, #3
 8002074:	e23c      	b.n	80024f0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002076:	4b5e      	ldr	r3, [pc, #376]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800207e:	2b00      	cmp	r3, #0
 8002080:	d1f0      	bne.n	8002064 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f003 0308 	and.w	r3, r3, #8
 800208a:	2b00      	cmp	r3, #0
 800208c:	d036      	beq.n	80020fc <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	695b      	ldr	r3, [r3, #20]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d019      	beq.n	80020ca <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002096:	4b56      	ldr	r3, [pc, #344]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 8002098:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800209a:	4a55      	ldr	r2, [pc, #340]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 800209c:	f043 0301 	orr.w	r3, r3, #1
 80020a0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020a2:	f7ff fb49 	bl	8001738 <HAL_GetTick>
 80020a6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80020a8:	e008      	b.n	80020bc <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020aa:	f7ff fb45 	bl	8001738 <HAL_GetTick>
 80020ae:	4602      	mov	r2, r0
 80020b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b2:	1ad3      	subs	r3, r2, r3
 80020b4:	2b02      	cmp	r3, #2
 80020b6:	d901      	bls.n	80020bc <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 80020b8:	2303      	movs	r3, #3
 80020ba:	e219      	b.n	80024f0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80020bc:	4b4c      	ldr	r3, [pc, #304]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 80020be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020c0:	f003 0302 	and.w	r3, r3, #2
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d0f0      	beq.n	80020aa <HAL_RCC_OscConfig+0x35e>
 80020c8:	e018      	b.n	80020fc <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020ca:	4b49      	ldr	r3, [pc, #292]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 80020cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020ce:	4a48      	ldr	r2, [pc, #288]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 80020d0:	f023 0301 	bic.w	r3, r3, #1
 80020d4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020d6:	f7ff fb2f 	bl	8001738 <HAL_GetTick>
 80020da:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80020dc:	e008      	b.n	80020f0 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020de:	f7ff fb2b 	bl	8001738 <HAL_GetTick>
 80020e2:	4602      	mov	r2, r0
 80020e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e6:	1ad3      	subs	r3, r2, r3
 80020e8:	2b02      	cmp	r3, #2
 80020ea:	d901      	bls.n	80020f0 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 80020ec:	2303      	movs	r3, #3
 80020ee:	e1ff      	b.n	80024f0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80020f0:	4b3f      	ldr	r3, [pc, #252]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 80020f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020f4:	f003 0302 	and.w	r3, r3, #2
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d1f0      	bne.n	80020de <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 0320 	and.w	r3, r3, #32
 8002104:	2b00      	cmp	r3, #0
 8002106:	d036      	beq.n	8002176 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	699b      	ldr	r3, [r3, #24]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d019      	beq.n	8002144 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002110:	4b37      	ldr	r3, [pc, #220]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a36      	ldr	r2, [pc, #216]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 8002116:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800211a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800211c:	f7ff fb0c 	bl	8001738 <HAL_GetTick>
 8002120:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002122:	e008      	b.n	8002136 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002124:	f7ff fb08 	bl	8001738 <HAL_GetTick>
 8002128:	4602      	mov	r2, r0
 800212a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800212c:	1ad3      	subs	r3, r2, r3
 800212e:	2b02      	cmp	r3, #2
 8002130:	d901      	bls.n	8002136 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8002132:	2303      	movs	r3, #3
 8002134:	e1dc      	b.n	80024f0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002136:	4b2e      	ldr	r3, [pc, #184]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800213e:	2b00      	cmp	r3, #0
 8002140:	d0f0      	beq.n	8002124 <HAL_RCC_OscConfig+0x3d8>
 8002142:	e018      	b.n	8002176 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002144:	4b2a      	ldr	r3, [pc, #168]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a29      	ldr	r2, [pc, #164]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 800214a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800214e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002150:	f7ff faf2 	bl	8001738 <HAL_GetTick>
 8002154:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002156:	e008      	b.n	800216a <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002158:	f7ff faee 	bl	8001738 <HAL_GetTick>
 800215c:	4602      	mov	r2, r0
 800215e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	2b02      	cmp	r3, #2
 8002164:	d901      	bls.n	800216a <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8002166:	2303      	movs	r3, #3
 8002168:	e1c2      	b.n	80024f0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800216a:	4b21      	ldr	r3, [pc, #132]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002172:	2b00      	cmp	r3, #0
 8002174:	d1f0      	bne.n	8002158 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f003 0304 	and.w	r3, r3, #4
 800217e:	2b00      	cmp	r3, #0
 8002180:	f000 8086 	beq.w	8002290 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002184:	4b1b      	ldr	r3, [pc, #108]	@ (80021f4 <HAL_RCC_OscConfig+0x4a8>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a1a      	ldr	r2, [pc, #104]	@ (80021f4 <HAL_RCC_OscConfig+0x4a8>)
 800218a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800218e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002190:	f7ff fad2 	bl	8001738 <HAL_GetTick>
 8002194:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002196:	e008      	b.n	80021aa <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002198:	f7ff face 	bl	8001738 <HAL_GetTick>
 800219c:	4602      	mov	r2, r0
 800219e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a0:	1ad3      	subs	r3, r2, r3
 80021a2:	2b64      	cmp	r3, #100	@ 0x64
 80021a4:	d901      	bls.n	80021aa <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 80021a6:	2303      	movs	r3, #3
 80021a8:	e1a2      	b.n	80024f0 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80021aa:	4b12      	ldr	r3, [pc, #72]	@ (80021f4 <HAL_RCC_OscConfig+0x4a8>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d0f0      	beq.n	8002198 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	d106      	bne.n	80021cc <HAL_RCC_OscConfig+0x480>
 80021be:	4b0c      	ldr	r3, [pc, #48]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 80021c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021c2:	4a0b      	ldr	r2, [pc, #44]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 80021c4:	f043 0301 	orr.w	r3, r3, #1
 80021c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80021ca:	e032      	b.n	8002232 <HAL_RCC_OscConfig+0x4e6>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d111      	bne.n	80021f8 <HAL_RCC_OscConfig+0x4ac>
 80021d4:	4b06      	ldr	r3, [pc, #24]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 80021d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021d8:	4a05      	ldr	r2, [pc, #20]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 80021da:	f023 0301 	bic.w	r3, r3, #1
 80021de:	6713      	str	r3, [r2, #112]	@ 0x70
 80021e0:	4b03      	ldr	r3, [pc, #12]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 80021e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021e4:	4a02      	ldr	r2, [pc, #8]	@ (80021f0 <HAL_RCC_OscConfig+0x4a4>)
 80021e6:	f023 0304 	bic.w	r3, r3, #4
 80021ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80021ec:	e021      	b.n	8002232 <HAL_RCC_OscConfig+0x4e6>
 80021ee:	bf00      	nop
 80021f0:	58024400 	.word	0x58024400
 80021f4:	58024800 	.word	0x58024800
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	2b05      	cmp	r3, #5
 80021fe:	d10c      	bne.n	800221a <HAL_RCC_OscConfig+0x4ce>
 8002200:	4b83      	ldr	r3, [pc, #524]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 8002202:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002204:	4a82      	ldr	r2, [pc, #520]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 8002206:	f043 0304 	orr.w	r3, r3, #4
 800220a:	6713      	str	r3, [r2, #112]	@ 0x70
 800220c:	4b80      	ldr	r3, [pc, #512]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 800220e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002210:	4a7f      	ldr	r2, [pc, #508]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 8002212:	f043 0301 	orr.w	r3, r3, #1
 8002216:	6713      	str	r3, [r2, #112]	@ 0x70
 8002218:	e00b      	b.n	8002232 <HAL_RCC_OscConfig+0x4e6>
 800221a:	4b7d      	ldr	r3, [pc, #500]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 800221c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800221e:	4a7c      	ldr	r2, [pc, #496]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 8002220:	f023 0301 	bic.w	r3, r3, #1
 8002224:	6713      	str	r3, [r2, #112]	@ 0x70
 8002226:	4b7a      	ldr	r3, [pc, #488]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 8002228:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800222a:	4a79      	ldr	r2, [pc, #484]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 800222c:	f023 0304 	bic.w	r3, r3, #4
 8002230:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d015      	beq.n	8002266 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800223a:	f7ff fa7d 	bl	8001738 <HAL_GetTick>
 800223e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002240:	e00a      	b.n	8002258 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002242:	f7ff fa79 	bl	8001738 <HAL_GetTick>
 8002246:	4602      	mov	r2, r0
 8002248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002250:	4293      	cmp	r3, r2
 8002252:	d901      	bls.n	8002258 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8002254:	2303      	movs	r3, #3
 8002256:	e14b      	b.n	80024f0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002258:	4b6d      	ldr	r3, [pc, #436]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 800225a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800225c:	f003 0302 	and.w	r3, r3, #2
 8002260:	2b00      	cmp	r3, #0
 8002262:	d0ee      	beq.n	8002242 <HAL_RCC_OscConfig+0x4f6>
 8002264:	e014      	b.n	8002290 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002266:	f7ff fa67 	bl	8001738 <HAL_GetTick>
 800226a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800226c:	e00a      	b.n	8002284 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800226e:	f7ff fa63 	bl	8001738 <HAL_GetTick>
 8002272:	4602      	mov	r2, r0
 8002274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	f241 3288 	movw	r2, #5000	@ 0x1388
 800227c:	4293      	cmp	r3, r2
 800227e:	d901      	bls.n	8002284 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8002280:	2303      	movs	r3, #3
 8002282:	e135      	b.n	80024f0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002284:	4b62      	ldr	r3, [pc, #392]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 8002286:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002288:	f003 0302 	and.w	r3, r3, #2
 800228c:	2b00      	cmp	r3, #0
 800228e:	d1ee      	bne.n	800226e <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002294:	2b00      	cmp	r3, #0
 8002296:	f000 812a 	beq.w	80024ee <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800229a:	4b5d      	ldr	r3, [pc, #372]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 800229c:	691b      	ldr	r3, [r3, #16]
 800229e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80022a2:	2b18      	cmp	r3, #24
 80022a4:	f000 80ba 	beq.w	800241c <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ac:	2b02      	cmp	r3, #2
 80022ae:	f040 8095 	bne.w	80023dc <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022b2:	4b57      	ldr	r3, [pc, #348]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a56      	ldr	r2, [pc, #344]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 80022b8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80022bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022be:	f7ff fa3b 	bl	8001738 <HAL_GetTick>
 80022c2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80022c4:	e008      	b.n	80022d8 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022c6:	f7ff fa37 	bl	8001738 <HAL_GetTick>
 80022ca:	4602      	mov	r2, r0
 80022cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ce:	1ad3      	subs	r3, r2, r3
 80022d0:	2b02      	cmp	r3, #2
 80022d2:	d901      	bls.n	80022d8 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 80022d4:	2303      	movs	r3, #3
 80022d6:	e10b      	b.n	80024f0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80022d8:	4b4d      	ldr	r3, [pc, #308]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d1f0      	bne.n	80022c6 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022e4:	4b4a      	ldr	r3, [pc, #296]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 80022e6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80022e8:	4b4a      	ldr	r3, [pc, #296]	@ (8002414 <HAL_RCC_OscConfig+0x6c8>)
 80022ea:	4013      	ands	r3, r2
 80022ec:	687a      	ldr	r2, [r7, #4]
 80022ee:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80022f4:	0112      	lsls	r2, r2, #4
 80022f6:	430a      	orrs	r2, r1
 80022f8:	4945      	ldr	r1, [pc, #276]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 80022fa:	4313      	orrs	r3, r2
 80022fc:	628b      	str	r3, [r1, #40]	@ 0x28
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002302:	3b01      	subs	r3, #1
 8002304:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800230c:	3b01      	subs	r3, #1
 800230e:	025b      	lsls	r3, r3, #9
 8002310:	b29b      	uxth	r3, r3
 8002312:	431a      	orrs	r2, r3
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002318:	3b01      	subs	r3, #1
 800231a:	041b      	lsls	r3, r3, #16
 800231c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002320:	431a      	orrs	r2, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002326:	3b01      	subs	r3, #1
 8002328:	061b      	lsls	r3, r3, #24
 800232a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800232e:	4938      	ldr	r1, [pc, #224]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 8002330:	4313      	orrs	r3, r2
 8002332:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002334:	4b36      	ldr	r3, [pc, #216]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 8002336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002338:	4a35      	ldr	r2, [pc, #212]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 800233a:	f023 0301 	bic.w	r3, r3, #1
 800233e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002340:	4b33      	ldr	r3, [pc, #204]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 8002342:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002344:	4b34      	ldr	r3, [pc, #208]	@ (8002418 <HAL_RCC_OscConfig+0x6cc>)
 8002346:	4013      	ands	r3, r2
 8002348:	687a      	ldr	r2, [r7, #4]
 800234a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800234c:	00d2      	lsls	r2, r2, #3
 800234e:	4930      	ldr	r1, [pc, #192]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 8002350:	4313      	orrs	r3, r2
 8002352:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002354:	4b2e      	ldr	r3, [pc, #184]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 8002356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002358:	f023 020c 	bic.w	r2, r3, #12
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002360:	492b      	ldr	r1, [pc, #172]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 8002362:	4313      	orrs	r3, r2
 8002364:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002366:	4b2a      	ldr	r3, [pc, #168]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 8002368:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800236a:	f023 0202 	bic.w	r2, r3, #2
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002372:	4927      	ldr	r1, [pc, #156]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 8002374:	4313      	orrs	r3, r2
 8002376:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002378:	4b25      	ldr	r3, [pc, #148]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 800237a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800237c:	4a24      	ldr	r2, [pc, #144]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 800237e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002382:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002384:	4b22      	ldr	r3, [pc, #136]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 8002386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002388:	4a21      	ldr	r2, [pc, #132]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 800238a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800238e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002390:	4b1f      	ldr	r3, [pc, #124]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 8002392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002394:	4a1e      	ldr	r2, [pc, #120]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 8002396:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800239a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800239c:	4b1c      	ldr	r3, [pc, #112]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 800239e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023a0:	4a1b      	ldr	r2, [pc, #108]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 80023a2:	f043 0301 	orr.w	r3, r3, #1
 80023a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023a8:	4b19      	ldr	r3, [pc, #100]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a18      	ldr	r2, [pc, #96]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 80023ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023b4:	f7ff f9c0 	bl	8001738 <HAL_GetTick>
 80023b8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80023ba:	e008      	b.n	80023ce <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023bc:	f7ff f9bc 	bl	8001738 <HAL_GetTick>
 80023c0:	4602      	mov	r2, r0
 80023c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	2b02      	cmp	r3, #2
 80023c8:	d901      	bls.n	80023ce <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80023ca:	2303      	movs	r3, #3
 80023cc:	e090      	b.n	80024f0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80023ce:	4b10      	ldr	r3, [pc, #64]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d0f0      	beq.n	80023bc <HAL_RCC_OscConfig+0x670>
 80023da:	e088      	b.n	80024ee <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a0b      	ldr	r2, [pc, #44]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 80023e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80023e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e8:	f7ff f9a6 	bl	8001738 <HAL_GetTick>
 80023ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80023ee:	e008      	b.n	8002402 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023f0:	f7ff f9a2 	bl	8001738 <HAL_GetTick>
 80023f4:	4602      	mov	r2, r0
 80023f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	2b02      	cmp	r3, #2
 80023fc:	d901      	bls.n	8002402 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 80023fe:	2303      	movs	r3, #3
 8002400:	e076      	b.n	80024f0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002402:	4b03      	ldr	r3, [pc, #12]	@ (8002410 <HAL_RCC_OscConfig+0x6c4>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d1f0      	bne.n	80023f0 <HAL_RCC_OscConfig+0x6a4>
 800240e:	e06e      	b.n	80024ee <HAL_RCC_OscConfig+0x7a2>
 8002410:	58024400 	.word	0x58024400
 8002414:	fffffc0c 	.word	0xfffffc0c
 8002418:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800241c:	4b36      	ldr	r3, [pc, #216]	@ (80024f8 <HAL_RCC_OscConfig+0x7ac>)
 800241e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002420:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002422:	4b35      	ldr	r3, [pc, #212]	@ (80024f8 <HAL_RCC_OscConfig+0x7ac>)
 8002424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002426:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800242c:	2b01      	cmp	r3, #1
 800242e:	d031      	beq.n	8002494 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	f003 0203 	and.w	r2, r3, #3
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800243a:	429a      	cmp	r2, r3
 800243c:	d12a      	bne.n	8002494 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	091b      	lsrs	r3, r3, #4
 8002442:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800244a:	429a      	cmp	r2, r3
 800244c:	d122      	bne.n	8002494 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002458:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800245a:	429a      	cmp	r2, r3
 800245c:	d11a      	bne.n	8002494 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	0a5b      	lsrs	r3, r3, #9
 8002462:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800246a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800246c:	429a      	cmp	r2, r3
 800246e:	d111      	bne.n	8002494 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	0c1b      	lsrs	r3, r3, #16
 8002474:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800247c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800247e:	429a      	cmp	r2, r3
 8002480:	d108      	bne.n	8002494 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	0e1b      	lsrs	r3, r3, #24
 8002486:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800248e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002490:	429a      	cmp	r2, r3
 8002492:	d001      	beq.n	8002498 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8002494:	2301      	movs	r3, #1
 8002496:	e02b      	b.n	80024f0 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002498:	4b17      	ldr	r3, [pc, #92]	@ (80024f8 <HAL_RCC_OscConfig+0x7ac>)
 800249a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800249c:	08db      	lsrs	r3, r3, #3
 800249e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80024a2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024a8:	693a      	ldr	r2, [r7, #16]
 80024aa:	429a      	cmp	r2, r3
 80024ac:	d01f      	beq.n	80024ee <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80024ae:	4b12      	ldr	r3, [pc, #72]	@ (80024f8 <HAL_RCC_OscConfig+0x7ac>)
 80024b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024b2:	4a11      	ldr	r2, [pc, #68]	@ (80024f8 <HAL_RCC_OscConfig+0x7ac>)
 80024b4:	f023 0301 	bic.w	r3, r3, #1
 80024b8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80024ba:	f7ff f93d 	bl	8001738 <HAL_GetTick>
 80024be:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80024c0:	bf00      	nop
 80024c2:	f7ff f939 	bl	8001738 <HAL_GetTick>
 80024c6:	4602      	mov	r2, r0
 80024c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d0f9      	beq.n	80024c2 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80024ce:	4b0a      	ldr	r3, [pc, #40]	@ (80024f8 <HAL_RCC_OscConfig+0x7ac>)
 80024d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80024d2:	4b0a      	ldr	r3, [pc, #40]	@ (80024fc <HAL_RCC_OscConfig+0x7b0>)
 80024d4:	4013      	ands	r3, r2
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80024da:	00d2      	lsls	r2, r2, #3
 80024dc:	4906      	ldr	r1, [pc, #24]	@ (80024f8 <HAL_RCC_OscConfig+0x7ac>)
 80024de:	4313      	orrs	r3, r2
 80024e0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80024e2:	4b05      	ldr	r3, [pc, #20]	@ (80024f8 <HAL_RCC_OscConfig+0x7ac>)
 80024e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024e6:	4a04      	ldr	r2, [pc, #16]	@ (80024f8 <HAL_RCC_OscConfig+0x7ac>)
 80024e8:	f043 0301 	orr.w	r3, r3, #1
 80024ec:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80024ee:	2300      	movs	r3, #0
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3730      	adds	r7, #48	@ 0x30
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	58024400 	.word	0x58024400
 80024fc:	ffff0007 	.word	0xffff0007

08002500 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b086      	sub	sp, #24
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d101      	bne.n	8002514 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e19c      	b.n	800284e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002514:	4b8a      	ldr	r3, [pc, #552]	@ (8002740 <HAL_RCC_ClockConfig+0x240>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 030f 	and.w	r3, r3, #15
 800251c:	683a      	ldr	r2, [r7, #0]
 800251e:	429a      	cmp	r2, r3
 8002520:	d910      	bls.n	8002544 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002522:	4b87      	ldr	r3, [pc, #540]	@ (8002740 <HAL_RCC_ClockConfig+0x240>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f023 020f 	bic.w	r2, r3, #15
 800252a:	4985      	ldr	r1, [pc, #532]	@ (8002740 <HAL_RCC_ClockConfig+0x240>)
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	4313      	orrs	r3, r2
 8002530:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002532:	4b83      	ldr	r3, [pc, #524]	@ (8002740 <HAL_RCC_ClockConfig+0x240>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f003 030f 	and.w	r3, r3, #15
 800253a:	683a      	ldr	r2, [r7, #0]
 800253c:	429a      	cmp	r2, r3
 800253e:	d001      	beq.n	8002544 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e184      	b.n	800284e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 0304 	and.w	r3, r3, #4
 800254c:	2b00      	cmp	r3, #0
 800254e:	d010      	beq.n	8002572 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	691a      	ldr	r2, [r3, #16]
 8002554:	4b7b      	ldr	r3, [pc, #492]	@ (8002744 <HAL_RCC_ClockConfig+0x244>)
 8002556:	699b      	ldr	r3, [r3, #24]
 8002558:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800255c:	429a      	cmp	r2, r3
 800255e:	d908      	bls.n	8002572 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002560:	4b78      	ldr	r3, [pc, #480]	@ (8002744 <HAL_RCC_ClockConfig+0x244>)
 8002562:	699b      	ldr	r3, [r3, #24]
 8002564:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	691b      	ldr	r3, [r3, #16]
 800256c:	4975      	ldr	r1, [pc, #468]	@ (8002744 <HAL_RCC_ClockConfig+0x244>)
 800256e:	4313      	orrs	r3, r2
 8002570:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 0308 	and.w	r3, r3, #8
 800257a:	2b00      	cmp	r3, #0
 800257c:	d010      	beq.n	80025a0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	695a      	ldr	r2, [r3, #20]
 8002582:	4b70      	ldr	r3, [pc, #448]	@ (8002744 <HAL_RCC_ClockConfig+0x244>)
 8002584:	69db      	ldr	r3, [r3, #28]
 8002586:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800258a:	429a      	cmp	r2, r3
 800258c:	d908      	bls.n	80025a0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800258e:	4b6d      	ldr	r3, [pc, #436]	@ (8002744 <HAL_RCC_ClockConfig+0x244>)
 8002590:	69db      	ldr	r3, [r3, #28]
 8002592:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	695b      	ldr	r3, [r3, #20]
 800259a:	496a      	ldr	r1, [pc, #424]	@ (8002744 <HAL_RCC_ClockConfig+0x244>)
 800259c:	4313      	orrs	r3, r2
 800259e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 0310 	and.w	r3, r3, #16
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d010      	beq.n	80025ce <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	699a      	ldr	r2, [r3, #24]
 80025b0:	4b64      	ldr	r3, [pc, #400]	@ (8002744 <HAL_RCC_ClockConfig+0x244>)
 80025b2:	69db      	ldr	r3, [r3, #28]
 80025b4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d908      	bls.n	80025ce <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80025bc:	4b61      	ldr	r3, [pc, #388]	@ (8002744 <HAL_RCC_ClockConfig+0x244>)
 80025be:	69db      	ldr	r3, [r3, #28]
 80025c0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	699b      	ldr	r3, [r3, #24]
 80025c8:	495e      	ldr	r1, [pc, #376]	@ (8002744 <HAL_RCC_ClockConfig+0x244>)
 80025ca:	4313      	orrs	r3, r2
 80025cc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 0320 	and.w	r3, r3, #32
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d010      	beq.n	80025fc <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	69da      	ldr	r2, [r3, #28]
 80025de:	4b59      	ldr	r3, [pc, #356]	@ (8002744 <HAL_RCC_ClockConfig+0x244>)
 80025e0:	6a1b      	ldr	r3, [r3, #32]
 80025e2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80025e6:	429a      	cmp	r2, r3
 80025e8:	d908      	bls.n	80025fc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80025ea:	4b56      	ldr	r3, [pc, #344]	@ (8002744 <HAL_RCC_ClockConfig+0x244>)
 80025ec:	6a1b      	ldr	r3, [r3, #32]
 80025ee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	69db      	ldr	r3, [r3, #28]
 80025f6:	4953      	ldr	r1, [pc, #332]	@ (8002744 <HAL_RCC_ClockConfig+0x244>)
 80025f8:	4313      	orrs	r3, r2
 80025fa:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f003 0302 	and.w	r3, r3, #2
 8002604:	2b00      	cmp	r3, #0
 8002606:	d010      	beq.n	800262a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	68da      	ldr	r2, [r3, #12]
 800260c:	4b4d      	ldr	r3, [pc, #308]	@ (8002744 <HAL_RCC_ClockConfig+0x244>)
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	f003 030f 	and.w	r3, r3, #15
 8002614:	429a      	cmp	r2, r3
 8002616:	d908      	bls.n	800262a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002618:	4b4a      	ldr	r3, [pc, #296]	@ (8002744 <HAL_RCC_ClockConfig+0x244>)
 800261a:	699b      	ldr	r3, [r3, #24]
 800261c:	f023 020f 	bic.w	r2, r3, #15
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	68db      	ldr	r3, [r3, #12]
 8002624:	4947      	ldr	r1, [pc, #284]	@ (8002744 <HAL_RCC_ClockConfig+0x244>)
 8002626:	4313      	orrs	r3, r2
 8002628:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f003 0301 	and.w	r3, r3, #1
 8002632:	2b00      	cmp	r3, #0
 8002634:	d055      	beq.n	80026e2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002636:	4b43      	ldr	r3, [pc, #268]	@ (8002744 <HAL_RCC_ClockConfig+0x244>)
 8002638:	699b      	ldr	r3, [r3, #24]
 800263a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	4940      	ldr	r1, [pc, #256]	@ (8002744 <HAL_RCC_ClockConfig+0x244>)
 8002644:	4313      	orrs	r3, r2
 8002646:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	2b02      	cmp	r3, #2
 800264e:	d107      	bne.n	8002660 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002650:	4b3c      	ldr	r3, [pc, #240]	@ (8002744 <HAL_RCC_ClockConfig+0x244>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002658:	2b00      	cmp	r3, #0
 800265a:	d121      	bne.n	80026a0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	e0f6      	b.n	800284e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	2b03      	cmp	r3, #3
 8002666:	d107      	bne.n	8002678 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002668:	4b36      	ldr	r3, [pc, #216]	@ (8002744 <HAL_RCC_ClockConfig+0x244>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d115      	bne.n	80026a0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	e0ea      	b.n	800284e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	2b01      	cmp	r3, #1
 800267e:	d107      	bne.n	8002690 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002680:	4b30      	ldr	r3, [pc, #192]	@ (8002744 <HAL_RCC_ClockConfig+0x244>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002688:	2b00      	cmp	r3, #0
 800268a:	d109      	bne.n	80026a0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	e0de      	b.n	800284e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002690:	4b2c      	ldr	r3, [pc, #176]	@ (8002744 <HAL_RCC_ClockConfig+0x244>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 0304 	and.w	r3, r3, #4
 8002698:	2b00      	cmp	r3, #0
 800269a:	d101      	bne.n	80026a0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e0d6      	b.n	800284e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80026a0:	4b28      	ldr	r3, [pc, #160]	@ (8002744 <HAL_RCC_ClockConfig+0x244>)
 80026a2:	691b      	ldr	r3, [r3, #16]
 80026a4:	f023 0207 	bic.w	r2, r3, #7
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	4925      	ldr	r1, [pc, #148]	@ (8002744 <HAL_RCC_ClockConfig+0x244>)
 80026ae:	4313      	orrs	r3, r2
 80026b0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026b2:	f7ff f841 	bl	8001738 <HAL_GetTick>
 80026b6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026b8:	e00a      	b.n	80026d0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026ba:	f7ff f83d 	bl	8001738 <HAL_GetTick>
 80026be:	4602      	mov	r2, r0
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	1ad3      	subs	r3, r2, r3
 80026c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d901      	bls.n	80026d0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80026cc:	2303      	movs	r3, #3
 80026ce:	e0be      	b.n	800284e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026d0:	4b1c      	ldr	r3, [pc, #112]	@ (8002744 <HAL_RCC_ClockConfig+0x244>)
 80026d2:	691b      	ldr	r3, [r3, #16]
 80026d4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	00db      	lsls	r3, r3, #3
 80026de:	429a      	cmp	r2, r3
 80026e0:	d1eb      	bne.n	80026ba <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 0302 	and.w	r3, r3, #2
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d010      	beq.n	8002710 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	68da      	ldr	r2, [r3, #12]
 80026f2:	4b14      	ldr	r3, [pc, #80]	@ (8002744 <HAL_RCC_ClockConfig+0x244>)
 80026f4:	699b      	ldr	r3, [r3, #24]
 80026f6:	f003 030f 	and.w	r3, r3, #15
 80026fa:	429a      	cmp	r2, r3
 80026fc:	d208      	bcs.n	8002710 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026fe:	4b11      	ldr	r3, [pc, #68]	@ (8002744 <HAL_RCC_ClockConfig+0x244>)
 8002700:	699b      	ldr	r3, [r3, #24]
 8002702:	f023 020f 	bic.w	r2, r3, #15
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	68db      	ldr	r3, [r3, #12]
 800270a:	490e      	ldr	r1, [pc, #56]	@ (8002744 <HAL_RCC_ClockConfig+0x244>)
 800270c:	4313      	orrs	r3, r2
 800270e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002710:	4b0b      	ldr	r3, [pc, #44]	@ (8002740 <HAL_RCC_ClockConfig+0x240>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f003 030f 	and.w	r3, r3, #15
 8002718:	683a      	ldr	r2, [r7, #0]
 800271a:	429a      	cmp	r2, r3
 800271c:	d214      	bcs.n	8002748 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800271e:	4b08      	ldr	r3, [pc, #32]	@ (8002740 <HAL_RCC_ClockConfig+0x240>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f023 020f 	bic.w	r2, r3, #15
 8002726:	4906      	ldr	r1, [pc, #24]	@ (8002740 <HAL_RCC_ClockConfig+0x240>)
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	4313      	orrs	r3, r2
 800272c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800272e:	4b04      	ldr	r3, [pc, #16]	@ (8002740 <HAL_RCC_ClockConfig+0x240>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 030f 	and.w	r3, r3, #15
 8002736:	683a      	ldr	r2, [r7, #0]
 8002738:	429a      	cmp	r2, r3
 800273a:	d005      	beq.n	8002748 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800273c:	2301      	movs	r3, #1
 800273e:	e086      	b.n	800284e <HAL_RCC_ClockConfig+0x34e>
 8002740:	52002000 	.word	0x52002000
 8002744:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f003 0304 	and.w	r3, r3, #4
 8002750:	2b00      	cmp	r3, #0
 8002752:	d010      	beq.n	8002776 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	691a      	ldr	r2, [r3, #16]
 8002758:	4b3f      	ldr	r3, [pc, #252]	@ (8002858 <HAL_RCC_ClockConfig+0x358>)
 800275a:	699b      	ldr	r3, [r3, #24]
 800275c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002760:	429a      	cmp	r2, r3
 8002762:	d208      	bcs.n	8002776 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002764:	4b3c      	ldr	r3, [pc, #240]	@ (8002858 <HAL_RCC_ClockConfig+0x358>)
 8002766:	699b      	ldr	r3, [r3, #24]
 8002768:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	691b      	ldr	r3, [r3, #16]
 8002770:	4939      	ldr	r1, [pc, #228]	@ (8002858 <HAL_RCC_ClockConfig+0x358>)
 8002772:	4313      	orrs	r3, r2
 8002774:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f003 0308 	and.w	r3, r3, #8
 800277e:	2b00      	cmp	r3, #0
 8002780:	d010      	beq.n	80027a4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	695a      	ldr	r2, [r3, #20]
 8002786:	4b34      	ldr	r3, [pc, #208]	@ (8002858 <HAL_RCC_ClockConfig+0x358>)
 8002788:	69db      	ldr	r3, [r3, #28]
 800278a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800278e:	429a      	cmp	r2, r3
 8002790:	d208      	bcs.n	80027a4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002792:	4b31      	ldr	r3, [pc, #196]	@ (8002858 <HAL_RCC_ClockConfig+0x358>)
 8002794:	69db      	ldr	r3, [r3, #28]
 8002796:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	695b      	ldr	r3, [r3, #20]
 800279e:	492e      	ldr	r1, [pc, #184]	@ (8002858 <HAL_RCC_ClockConfig+0x358>)
 80027a0:	4313      	orrs	r3, r2
 80027a2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 0310 	and.w	r3, r3, #16
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d010      	beq.n	80027d2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	699a      	ldr	r2, [r3, #24]
 80027b4:	4b28      	ldr	r3, [pc, #160]	@ (8002858 <HAL_RCC_ClockConfig+0x358>)
 80027b6:	69db      	ldr	r3, [r3, #28]
 80027b8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80027bc:	429a      	cmp	r2, r3
 80027be:	d208      	bcs.n	80027d2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80027c0:	4b25      	ldr	r3, [pc, #148]	@ (8002858 <HAL_RCC_ClockConfig+0x358>)
 80027c2:	69db      	ldr	r3, [r3, #28]
 80027c4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	699b      	ldr	r3, [r3, #24]
 80027cc:	4922      	ldr	r1, [pc, #136]	@ (8002858 <HAL_RCC_ClockConfig+0x358>)
 80027ce:	4313      	orrs	r3, r2
 80027d0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0320 	and.w	r3, r3, #32
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d010      	beq.n	8002800 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	69da      	ldr	r2, [r3, #28]
 80027e2:	4b1d      	ldr	r3, [pc, #116]	@ (8002858 <HAL_RCC_ClockConfig+0x358>)
 80027e4:	6a1b      	ldr	r3, [r3, #32]
 80027e6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80027ea:	429a      	cmp	r2, r3
 80027ec:	d208      	bcs.n	8002800 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80027ee:	4b1a      	ldr	r3, [pc, #104]	@ (8002858 <HAL_RCC_ClockConfig+0x358>)
 80027f0:	6a1b      	ldr	r3, [r3, #32]
 80027f2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	69db      	ldr	r3, [r3, #28]
 80027fa:	4917      	ldr	r1, [pc, #92]	@ (8002858 <HAL_RCC_ClockConfig+0x358>)
 80027fc:	4313      	orrs	r3, r2
 80027fe:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002800:	f000 f834 	bl	800286c <HAL_RCC_GetSysClockFreq>
 8002804:	4602      	mov	r2, r0
 8002806:	4b14      	ldr	r3, [pc, #80]	@ (8002858 <HAL_RCC_ClockConfig+0x358>)
 8002808:	699b      	ldr	r3, [r3, #24]
 800280a:	0a1b      	lsrs	r3, r3, #8
 800280c:	f003 030f 	and.w	r3, r3, #15
 8002810:	4912      	ldr	r1, [pc, #72]	@ (800285c <HAL_RCC_ClockConfig+0x35c>)
 8002812:	5ccb      	ldrb	r3, [r1, r3]
 8002814:	f003 031f 	and.w	r3, r3, #31
 8002818:	fa22 f303 	lsr.w	r3, r2, r3
 800281c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800281e:	4b0e      	ldr	r3, [pc, #56]	@ (8002858 <HAL_RCC_ClockConfig+0x358>)
 8002820:	699b      	ldr	r3, [r3, #24]
 8002822:	f003 030f 	and.w	r3, r3, #15
 8002826:	4a0d      	ldr	r2, [pc, #52]	@ (800285c <HAL_RCC_ClockConfig+0x35c>)
 8002828:	5cd3      	ldrb	r3, [r2, r3]
 800282a:	f003 031f 	and.w	r3, r3, #31
 800282e:	693a      	ldr	r2, [r7, #16]
 8002830:	fa22 f303 	lsr.w	r3, r2, r3
 8002834:	4a0a      	ldr	r2, [pc, #40]	@ (8002860 <HAL_RCC_ClockConfig+0x360>)
 8002836:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002838:	4a0a      	ldr	r2, [pc, #40]	@ (8002864 <HAL_RCC_ClockConfig+0x364>)
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800283e:	4b0a      	ldr	r3, [pc, #40]	@ (8002868 <HAL_RCC_ClockConfig+0x368>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4618      	mov	r0, r3
 8002844:	f7fe ff30 	bl	80016a8 <HAL_InitTick>
 8002848:	4603      	mov	r3, r0
 800284a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800284c:	7bfb      	ldrb	r3, [r7, #15]
}
 800284e:	4618      	mov	r0, r3
 8002850:	3718      	adds	r7, #24
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	58024400 	.word	0x58024400
 800285c:	08007064 	.word	0x08007064
 8002860:	24000004 	.word	0x24000004
 8002864:	24000000 	.word	0x24000000
 8002868:	24000008 	.word	0x24000008

0800286c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800286c:	b5b0      	push	{r4, r5, r7, lr}
 800286e:	b088      	sub	sp, #32
 8002870:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002872:	4ba0      	ldr	r3, [pc, #640]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0x288>)
 8002874:	691b      	ldr	r3, [r3, #16]
 8002876:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800287a:	2b18      	cmp	r3, #24
 800287c:	f200 818b 	bhi.w	8002b96 <HAL_RCC_GetSysClockFreq+0x32a>
 8002880:	a201      	add	r2, pc, #4	@ (adr r2, 8002888 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002886:	bf00      	nop
 8002888:	080028ed 	.word	0x080028ed
 800288c:	08002b97 	.word	0x08002b97
 8002890:	08002b97 	.word	0x08002b97
 8002894:	08002b97 	.word	0x08002b97
 8002898:	08002b97 	.word	0x08002b97
 800289c:	08002b97 	.word	0x08002b97
 80028a0:	08002b97 	.word	0x08002b97
 80028a4:	08002b97 	.word	0x08002b97
 80028a8:	08002913 	.word	0x08002913
 80028ac:	08002b97 	.word	0x08002b97
 80028b0:	08002b97 	.word	0x08002b97
 80028b4:	08002b97 	.word	0x08002b97
 80028b8:	08002b97 	.word	0x08002b97
 80028bc:	08002b97 	.word	0x08002b97
 80028c0:	08002b97 	.word	0x08002b97
 80028c4:	08002b97 	.word	0x08002b97
 80028c8:	08002919 	.word	0x08002919
 80028cc:	08002b97 	.word	0x08002b97
 80028d0:	08002b97 	.word	0x08002b97
 80028d4:	08002b97 	.word	0x08002b97
 80028d8:	08002b97 	.word	0x08002b97
 80028dc:	08002b97 	.word	0x08002b97
 80028e0:	08002b97 	.word	0x08002b97
 80028e4:	08002b97 	.word	0x08002b97
 80028e8:	0800291f 	.word	0x0800291f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80028ec:	4b81      	ldr	r3, [pc, #516]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0x288>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 0320 	and.w	r3, r3, #32
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d009      	beq.n	800290c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80028f8:	4b7e      	ldr	r3, [pc, #504]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0x288>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	08db      	lsrs	r3, r3, #3
 80028fe:	f003 0303 	and.w	r3, r3, #3
 8002902:	4a7d      	ldr	r2, [pc, #500]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0x28c>)
 8002904:	fa22 f303 	lsr.w	r3, r2, r3
 8002908:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800290a:	e147      	b.n	8002b9c <HAL_RCC_GetSysClockFreq+0x330>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800290c:	4b7a      	ldr	r3, [pc, #488]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0x28c>)
 800290e:	61bb      	str	r3, [r7, #24]
      break;
 8002910:	e144      	b.n	8002b9c <HAL_RCC_GetSysClockFreq+0x330>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002912:	4b7a      	ldr	r3, [pc, #488]	@ (8002afc <HAL_RCC_GetSysClockFreq+0x290>)
 8002914:	61bb      	str	r3, [r7, #24]
      break;
 8002916:	e141      	b.n	8002b9c <HAL_RCC_GetSysClockFreq+0x330>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002918:	4b79      	ldr	r3, [pc, #484]	@ (8002b00 <HAL_RCC_GetSysClockFreq+0x294>)
 800291a:	61bb      	str	r3, [r7, #24]
      break;
 800291c:	e13e      	b.n	8002b9c <HAL_RCC_GetSysClockFreq+0x330>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800291e:	4b75      	ldr	r3, [pc, #468]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0x288>)
 8002920:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002922:	f003 0303 	and.w	r3, r3, #3
 8002926:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002928:	4b72      	ldr	r3, [pc, #456]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0x288>)
 800292a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800292c:	091b      	lsrs	r3, r3, #4
 800292e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002932:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002934:	4b6f      	ldr	r3, [pc, #444]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0x288>)
 8002936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002938:	f003 0301 	and.w	r3, r3, #1
 800293c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800293e:	4b6d      	ldr	r3, [pc, #436]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0x288>)
 8002940:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002942:	08db      	lsrs	r3, r3, #3
 8002944:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002948:	68fa      	ldr	r2, [r7, #12]
 800294a:	fb02 f303 	mul.w	r3, r2, r3
 800294e:	4618      	mov	r0, r3
 8002950:	f7fd fd72 	bl	8000438 <__aeabi_ui2f>
 8002954:	4603      	mov	r3, r0
 8002956:	60bb      	str	r3, [r7, #8]

      if (pllm != 0U)
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	2b00      	cmp	r3, #0
 800295c:	f000 8118 	beq.w	8002b90 <HAL_RCC_GetSysClockFreq+0x324>
      {
        switch (pllsource)
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	2b02      	cmp	r3, #2
 8002964:	f000 809c 	beq.w	8002aa0 <HAL_RCC_GetSysClockFreq+0x234>
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	2b02      	cmp	r3, #2
 800296c:	f200 80d0 	bhi.w	8002b10 <HAL_RCC_GetSysClockFreq+0x2a4>
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d003      	beq.n	800297e <HAL_RCC_GetSysClockFreq+0x112>
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	2b01      	cmp	r3, #1
 800297a:	d067      	beq.n	8002a4c <HAL_RCC_GetSysClockFreq+0x1e0>
 800297c:	e0c8      	b.n	8002b10 <HAL_RCC_GetSysClockFreq+0x2a4>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800297e:	4b5d      	ldr	r3, [pc, #372]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0x288>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0320 	and.w	r3, r3, #32
 8002986:	2b00      	cmp	r3, #0
 8002988:	d036      	beq.n	80029f8 <HAL_RCC_GetSysClockFreq+0x18c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800298a:	4b5a      	ldr	r3, [pc, #360]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0x288>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	08db      	lsrs	r3, r3, #3
 8002990:	f003 0303 	and.w	r3, r3, #3
 8002994:	4a58      	ldr	r2, [pc, #352]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0x28c>)
 8002996:	fa22 f303 	lsr.w	r3, r2, r3
 800299a:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800299c:	6878      	ldr	r0, [r7, #4]
 800299e:	f7fd fd4b 	bl	8000438 <__aeabi_ui2f>
 80029a2:	4604      	mov	r4, r0
 80029a4:	6938      	ldr	r0, [r7, #16]
 80029a6:	f7fd fd47 	bl	8000438 <__aeabi_ui2f>
 80029aa:	4603      	mov	r3, r0
 80029ac:	4619      	mov	r1, r3
 80029ae:	4620      	mov	r0, r4
 80029b0:	f7fd fe4e 	bl	8000650 <__aeabi_fdiv>
 80029b4:	4603      	mov	r3, r0
 80029b6:	461d      	mov	r5, r3
 80029b8:	4b4e      	ldr	r3, [pc, #312]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0x288>)
 80029ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029c0:	4618      	mov	r0, r3
 80029c2:	f7fd fd39 	bl	8000438 <__aeabi_ui2f>
 80029c6:	4604      	mov	r4, r0
 80029c8:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 80029cc:	68b8      	ldr	r0, [r7, #8]
 80029ce:	f7fd fe3f 	bl	8000650 <__aeabi_fdiv>
 80029d2:	4603      	mov	r3, r0
 80029d4:	4619      	mov	r1, r3
 80029d6:	4620      	mov	r0, r4
 80029d8:	f7fd fc7e 	bl	80002d8 <__addsf3>
 80029dc:	4603      	mov	r3, r0
 80029de:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80029e2:	4618      	mov	r0, r3
 80029e4:	f7fd fc78 	bl	80002d8 <__addsf3>
 80029e8:	4603      	mov	r3, r0
 80029ea:	4619      	mov	r1, r3
 80029ec:	4628      	mov	r0, r5
 80029ee:	f7fd fd7b 	bl	80004e8 <__aeabi_fmul>
 80029f2:	4603      	mov	r3, r0
 80029f4:	61fb      	str	r3, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80029f6:	e0b5      	b.n	8002b64 <HAL_RCC_GetSysClockFreq+0x2f8>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80029f8:	6938      	ldr	r0, [r7, #16]
 80029fa:	f7fd fd1d 	bl	8000438 <__aeabi_ui2f>
 80029fe:	4603      	mov	r3, r0
 8002a00:	4619      	mov	r1, r3
 8002a02:	4840      	ldr	r0, [pc, #256]	@ (8002b04 <HAL_RCC_GetSysClockFreq+0x298>)
 8002a04:	f7fd fe24 	bl	8000650 <__aeabi_fdiv>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	461d      	mov	r5, r3
 8002a0c:	4b39      	ldr	r3, [pc, #228]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0x288>)
 8002a0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a14:	4618      	mov	r0, r3
 8002a16:	f7fd fd0f 	bl	8000438 <__aeabi_ui2f>
 8002a1a:	4604      	mov	r4, r0
 8002a1c:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 8002a20:	68b8      	ldr	r0, [r7, #8]
 8002a22:	f7fd fe15 	bl	8000650 <__aeabi_fdiv>
 8002a26:	4603      	mov	r3, r0
 8002a28:	4619      	mov	r1, r3
 8002a2a:	4620      	mov	r0, r4
 8002a2c:	f7fd fc54 	bl	80002d8 <__addsf3>
 8002a30:	4603      	mov	r3, r0
 8002a32:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7fd fc4e 	bl	80002d8 <__addsf3>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	4619      	mov	r1, r3
 8002a40:	4628      	mov	r0, r5
 8002a42:	f7fd fd51 	bl	80004e8 <__aeabi_fmul>
 8002a46:	4603      	mov	r3, r0
 8002a48:	61fb      	str	r3, [r7, #28]
            break;
 8002a4a:	e08b      	b.n	8002b64 <HAL_RCC_GetSysClockFreq+0x2f8>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a4c:	6938      	ldr	r0, [r7, #16]
 8002a4e:	f7fd fcf3 	bl	8000438 <__aeabi_ui2f>
 8002a52:	4603      	mov	r3, r0
 8002a54:	4619      	mov	r1, r3
 8002a56:	482c      	ldr	r0, [pc, #176]	@ (8002b08 <HAL_RCC_GetSysClockFreq+0x29c>)
 8002a58:	f7fd fdfa 	bl	8000650 <__aeabi_fdiv>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	461d      	mov	r5, r3
 8002a60:	4b24      	ldr	r3, [pc, #144]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0x288>)
 8002a62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7fd fce5 	bl	8000438 <__aeabi_ui2f>
 8002a6e:	4604      	mov	r4, r0
 8002a70:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 8002a74:	68b8      	ldr	r0, [r7, #8]
 8002a76:	f7fd fdeb 	bl	8000650 <__aeabi_fdiv>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	4620      	mov	r0, r4
 8002a80:	f7fd fc2a 	bl	80002d8 <__addsf3>
 8002a84:	4603      	mov	r3, r0
 8002a86:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f7fd fc24 	bl	80002d8 <__addsf3>
 8002a90:	4603      	mov	r3, r0
 8002a92:	4619      	mov	r1, r3
 8002a94:	4628      	mov	r0, r5
 8002a96:	f7fd fd27 	bl	80004e8 <__aeabi_fmul>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	61fb      	str	r3, [r7, #28]
            break;
 8002a9e:	e061      	b.n	8002b64 <HAL_RCC_GetSysClockFreq+0x2f8>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002aa0:	6938      	ldr	r0, [r7, #16]
 8002aa2:	f7fd fcc9 	bl	8000438 <__aeabi_ui2f>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	4619      	mov	r1, r3
 8002aaa:	4818      	ldr	r0, [pc, #96]	@ (8002b0c <HAL_RCC_GetSysClockFreq+0x2a0>)
 8002aac:	f7fd fdd0 	bl	8000650 <__aeabi_fdiv>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	461d      	mov	r5, r3
 8002ab4:	4b0f      	ldr	r3, [pc, #60]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0x288>)
 8002ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002abc:	4618      	mov	r0, r3
 8002abe:	f7fd fcbb 	bl	8000438 <__aeabi_ui2f>
 8002ac2:	4604      	mov	r4, r0
 8002ac4:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 8002ac8:	68b8      	ldr	r0, [r7, #8]
 8002aca:	f7fd fdc1 	bl	8000650 <__aeabi_fdiv>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	4619      	mov	r1, r3
 8002ad2:	4620      	mov	r0, r4
 8002ad4:	f7fd fc00 	bl	80002d8 <__addsf3>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f7fd fbfa 	bl	80002d8 <__addsf3>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	4628      	mov	r0, r5
 8002aea:	f7fd fcfd 	bl	80004e8 <__aeabi_fmul>
 8002aee:	4603      	mov	r3, r0
 8002af0:	61fb      	str	r3, [r7, #28]
            break;
 8002af2:	e037      	b.n	8002b64 <HAL_RCC_GetSysClockFreq+0x2f8>
 8002af4:	58024400 	.word	0x58024400
 8002af8:	03d09000 	.word	0x03d09000
 8002afc:	003d0900 	.word	0x003d0900
 8002b00:	016e3600 	.word	0x016e3600
 8002b04:	4c742400 	.word	0x4c742400
 8002b08:	4a742400 	.word	0x4a742400
 8002b0c:	4bb71b00 	.word	0x4bb71b00

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002b10:	6938      	ldr	r0, [r7, #16]
 8002b12:	f7fd fc91 	bl	8000438 <__aeabi_ui2f>
 8002b16:	4603      	mov	r3, r0
 8002b18:	4619      	mov	r1, r3
 8002b1a:	4823      	ldr	r0, [pc, #140]	@ (8002ba8 <HAL_RCC_GetSysClockFreq+0x33c>)
 8002b1c:	f7fd fd98 	bl	8000650 <__aeabi_fdiv>
 8002b20:	4603      	mov	r3, r0
 8002b22:	461d      	mov	r5, r3
 8002b24:	4b21      	ldr	r3, [pc, #132]	@ (8002bac <HAL_RCC_GetSysClockFreq+0x340>)
 8002b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f7fd fc83 	bl	8000438 <__aeabi_ui2f>
 8002b32:	4604      	mov	r4, r0
 8002b34:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 8002b38:	68b8      	ldr	r0, [r7, #8]
 8002b3a:	f7fd fd89 	bl	8000650 <__aeabi_fdiv>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	4619      	mov	r1, r3
 8002b42:	4620      	mov	r0, r4
 8002b44:	f7fd fbc8 	bl	80002d8 <__addsf3>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f7fd fbc2 	bl	80002d8 <__addsf3>
 8002b54:	4603      	mov	r3, r0
 8002b56:	4619      	mov	r1, r3
 8002b58:	4628      	mov	r0, r5
 8002b5a:	f7fd fcc5 	bl	80004e8 <__aeabi_fmul>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	61fb      	str	r3, [r7, #28]
            break;
 8002b62:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002b64:	4b11      	ldr	r3, [pc, #68]	@ (8002bac <HAL_RCC_GetSysClockFreq+0x340>)
 8002b66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b68:	0a5b      	lsrs	r3, r3, #9
 8002b6a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002b6e:	3301      	adds	r3, #1
 8002b70:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002b72:	6838      	ldr	r0, [r7, #0]
 8002b74:	f7fd fc60 	bl	8000438 <__aeabi_ui2f>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	69f8      	ldr	r0, [r7, #28]
 8002b7e:	f7fd fd67 	bl	8000650 <__aeabi_fdiv>
 8002b82:	4603      	mov	r3, r0
 8002b84:	4618      	mov	r0, r3
 8002b86:	f7fd fe9b 	bl	80008c0 <__aeabi_f2uiz>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002b8e:	e005      	b.n	8002b9c <HAL_RCC_GetSysClockFreq+0x330>
        sysclockfreq = 0U;
 8002b90:	2300      	movs	r3, #0
 8002b92:	61bb      	str	r3, [r7, #24]
      break;
 8002b94:	e002      	b.n	8002b9c <HAL_RCC_GetSysClockFreq+0x330>

    default:
      sysclockfreq = CSI_VALUE;
 8002b96:	4b06      	ldr	r3, [pc, #24]	@ (8002bb0 <HAL_RCC_GetSysClockFreq+0x344>)
 8002b98:	61bb      	str	r3, [r7, #24]
      break;
 8002b9a:	bf00      	nop
  }

  return sysclockfreq;
 8002b9c:	69bb      	ldr	r3, [r7, #24]
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3720      	adds	r7, #32
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bdb0      	pop	{r4, r5, r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	4a742400 	.word	0x4a742400
 8002bac:	58024400 	.word	0x58024400
 8002bb0:	003d0900 	.word	0x003d0900

08002bb4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b082      	sub	sp, #8
 8002bb8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002bba:	f7ff fe57 	bl	800286c <HAL_RCC_GetSysClockFreq>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	4b10      	ldr	r3, [pc, #64]	@ (8002c04 <HAL_RCC_GetHCLKFreq+0x50>)
 8002bc2:	699b      	ldr	r3, [r3, #24]
 8002bc4:	0a1b      	lsrs	r3, r3, #8
 8002bc6:	f003 030f 	and.w	r3, r3, #15
 8002bca:	490f      	ldr	r1, [pc, #60]	@ (8002c08 <HAL_RCC_GetHCLKFreq+0x54>)
 8002bcc:	5ccb      	ldrb	r3, [r1, r3]
 8002bce:	f003 031f 	and.w	r3, r3, #31
 8002bd2:	fa22 f303 	lsr.w	r3, r2, r3
 8002bd6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002bd8:	4b0a      	ldr	r3, [pc, #40]	@ (8002c04 <HAL_RCC_GetHCLKFreq+0x50>)
 8002bda:	699b      	ldr	r3, [r3, #24]
 8002bdc:	f003 030f 	and.w	r3, r3, #15
 8002be0:	4a09      	ldr	r2, [pc, #36]	@ (8002c08 <HAL_RCC_GetHCLKFreq+0x54>)
 8002be2:	5cd3      	ldrb	r3, [r2, r3]
 8002be4:	f003 031f 	and.w	r3, r3, #31
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	fa22 f303 	lsr.w	r3, r2, r3
 8002bee:	4a07      	ldr	r2, [pc, #28]	@ (8002c0c <HAL_RCC_GetHCLKFreq+0x58>)
 8002bf0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002bf2:	4a07      	ldr	r2, [pc, #28]	@ (8002c10 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002bf8:	4b04      	ldr	r3, [pc, #16]	@ (8002c0c <HAL_RCC_GetHCLKFreq+0x58>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	3708      	adds	r7, #8
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bd80      	pop	{r7, pc}
 8002c04:	58024400 	.word	0x58024400
 8002c08:	08007064 	.word	0x08007064
 8002c0c:	24000004 	.word	0x24000004
 8002c10:	24000000 	.word	0x24000000

08002c14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002c18:	f7ff ffcc 	bl	8002bb4 <HAL_RCC_GetHCLKFreq>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	4b06      	ldr	r3, [pc, #24]	@ (8002c38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c20:	69db      	ldr	r3, [r3, #28]
 8002c22:	091b      	lsrs	r3, r3, #4
 8002c24:	f003 0307 	and.w	r3, r3, #7
 8002c28:	4904      	ldr	r1, [pc, #16]	@ (8002c3c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002c2a:	5ccb      	ldrb	r3, [r1, r3]
 8002c2c:	f003 031f 	and.w	r3, r3, #31
 8002c30:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	58024400 	.word	0x58024400
 8002c3c:	08007064 	.word	0x08007064

08002c40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002c44:	f7ff ffb6 	bl	8002bb4 <HAL_RCC_GetHCLKFreq>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	4b06      	ldr	r3, [pc, #24]	@ (8002c64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c4c:	69db      	ldr	r3, [r3, #28]
 8002c4e:	0a1b      	lsrs	r3, r3, #8
 8002c50:	f003 0307 	and.w	r3, r3, #7
 8002c54:	4904      	ldr	r1, [pc, #16]	@ (8002c68 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002c56:	5ccb      	ldrb	r3, [r1, r3]
 8002c58:	f003 031f 	and.w	r3, r3, #31
 8002c5c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	58024400 	.word	0x58024400
 8002c68:	08007064 	.word	0x08007064

08002c6c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c70:	b0c6      	sub	sp, #280	@ 0x118
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002c78:	2300      	movs	r3, #0
 8002c7a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002c7e:	2300      	movs	r3, #0
 8002c80:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002c84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c8c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002c90:	2500      	movs	r5, #0
 8002c92:	ea54 0305 	orrs.w	r3, r4, r5
 8002c96:	d049      	beq.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002c98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c9c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002c9e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002ca2:	d02f      	beq.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002ca4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002ca8:	d828      	bhi.n	8002cfc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002caa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002cae:	d01a      	beq.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002cb0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002cb4:	d822      	bhi.n	8002cfc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d003      	beq.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002cba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002cbe:	d007      	beq.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002cc0:	e01c      	b.n	8002cfc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002cc2:	4bab      	ldr	r3, [pc, #684]	@ (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cc6:	4aaa      	ldr	r2, [pc, #680]	@ (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002cc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ccc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002cce:	e01a      	b.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002cd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002cd4:	3308      	adds	r3, #8
 8002cd6:	2102      	movs	r1, #2
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f001 fc85 	bl	80045e8 <RCCEx_PLL2_Config>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002ce4:	e00f      	b.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002ce6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002cea:	3328      	adds	r3, #40	@ 0x28
 8002cec:	2102      	movs	r1, #2
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f001 fd2c 	bl	800474c <RCCEx_PLL3_Config>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002cfa:	e004      	b.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002d02:	e000      	b.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8002d04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d06:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d10a      	bne.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002d0e:	4b98      	ldr	r3, [pc, #608]	@ (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002d10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d12:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002d16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002d1c:	4a94      	ldr	r2, [pc, #592]	@ (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002d1e:	430b      	orrs	r3, r1
 8002d20:	6513      	str	r3, [r2, #80]	@ 0x50
 8002d22:	e003      	b.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d24:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002d28:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002d2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d34:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8002d38:	f04f 0900 	mov.w	r9, #0
 8002d3c:	ea58 0309 	orrs.w	r3, r8, r9
 8002d40:	d047      	beq.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002d42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d48:	2b04      	cmp	r3, #4
 8002d4a:	d82a      	bhi.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002d4c:	a201      	add	r2, pc, #4	@ (adr r2, 8002d54 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d52:	bf00      	nop
 8002d54:	08002d69 	.word	0x08002d69
 8002d58:	08002d77 	.word	0x08002d77
 8002d5c:	08002d8d 	.word	0x08002d8d
 8002d60:	08002dab 	.word	0x08002dab
 8002d64:	08002dab 	.word	0x08002dab
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d68:	4b81      	ldr	r3, [pc, #516]	@ (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d6c:	4a80      	ldr	r2, [pc, #512]	@ (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002d6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002d74:	e01a      	b.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002d76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d7a:	3308      	adds	r3, #8
 8002d7c:	2100      	movs	r1, #0
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f001 fc32 	bl	80045e8 <RCCEx_PLL2_Config>
 8002d84:	4603      	mov	r3, r0
 8002d86:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002d8a:	e00f      	b.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002d8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d90:	3328      	adds	r3, #40	@ 0x28
 8002d92:	2100      	movs	r1, #0
 8002d94:	4618      	mov	r0, r3
 8002d96:	f001 fcd9 	bl	800474c <RCCEx_PLL3_Config>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002da0:	e004      	b.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002da8:	e000      	b.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8002daa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002dac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d10a      	bne.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002db4:	4b6e      	ldr	r3, [pc, #440]	@ (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002db6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002db8:	f023 0107 	bic.w	r1, r3, #7
 8002dbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002dc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dc2:	4a6b      	ldr	r2, [pc, #428]	@ (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002dc4:	430b      	orrs	r3, r1
 8002dc6:	6513      	str	r3, [r2, #80]	@ 0x50
 8002dc8:	e003      	b.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002dca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002dce:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002dd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dda:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8002dde:	f04f 0b00 	mov.w	fp, #0
 8002de2:	ea5a 030b 	orrs.w	r3, sl, fp
 8002de6:	d05b      	beq.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8002de8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002dec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002df0:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8002df4:	d03b      	beq.n	8002e6e <HAL_RCCEx_PeriphCLKConfig+0x202>
 8002df6:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8002dfa:	d834      	bhi.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002dfc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002e00:	d037      	beq.n	8002e72 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8002e02:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002e06:	d82e      	bhi.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002e08:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002e0c:	d033      	beq.n	8002e76 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8002e0e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002e12:	d828      	bhi.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002e14:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e18:	d01a      	beq.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8002e1a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e1e:	d822      	bhi.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d003      	beq.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8002e24:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002e28:	d007      	beq.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8002e2a:	e01c      	b.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e2c:	4b50      	ldr	r3, [pc, #320]	@ (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e30:	4a4f      	ldr	r2, [pc, #316]	@ (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002e32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e36:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002e38:	e01e      	b.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002e3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e3e:	3308      	adds	r3, #8
 8002e40:	2100      	movs	r1, #0
 8002e42:	4618      	mov	r0, r3
 8002e44:	f001 fbd0 	bl	80045e8 <RCCEx_PLL2_Config>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002e4e:	e013      	b.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002e50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e54:	3328      	adds	r3, #40	@ 0x28
 8002e56:	2100      	movs	r1, #0
 8002e58:	4618      	mov	r0, r3
 8002e5a:	f001 fc77 	bl	800474c <RCCEx_PLL3_Config>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002e64:	e008      	b.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002e6c:	e004      	b.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8002e6e:	bf00      	nop
 8002e70:	e002      	b.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8002e72:	bf00      	nop
 8002e74:	e000      	b.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8002e76:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e78:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d10b      	bne.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002e80:	4b3b      	ldr	r3, [pc, #236]	@ (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002e82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e84:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8002e88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e8c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002e90:	4a37      	ldr	r2, [pc, #220]	@ (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002e92:	430b      	orrs	r3, r1
 8002e94:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e96:	e003      	b.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e98:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002e9c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002ea0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ea8:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002eac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002eb6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002eba:	460b      	mov	r3, r1
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	d05d      	beq.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8002ec0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002ec4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002ec8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002ecc:	d03b      	beq.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8002ece:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002ed2:	d834      	bhi.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002ed4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002ed8:	d037      	beq.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8002eda:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002ede:	d82e      	bhi.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002ee0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002ee4:	d033      	beq.n	8002f4e <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8002ee6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002eea:	d828      	bhi.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002eec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002ef0:	d01a      	beq.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8002ef2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002ef6:	d822      	bhi.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d003      	beq.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8002efc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f00:	d007      	beq.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8002f02:	e01c      	b.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f04:	4b1a      	ldr	r3, [pc, #104]	@ (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002f06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f08:	4a19      	ldr	r2, [pc, #100]	@ (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002f0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f0e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002f10:	e01e      	b.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002f12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f16:	3308      	adds	r3, #8
 8002f18:	2100      	movs	r1, #0
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f001 fb64 	bl	80045e8 <RCCEx_PLL2_Config>
 8002f20:	4603      	mov	r3, r0
 8002f22:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002f26:	e013      	b.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002f28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f2c:	3328      	adds	r3, #40	@ 0x28
 8002f2e:	2100      	movs	r1, #0
 8002f30:	4618      	mov	r0, r3
 8002f32:	f001 fc0b 	bl	800474c <RCCEx_PLL3_Config>
 8002f36:	4603      	mov	r3, r0
 8002f38:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002f3c:	e008      	b.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002f44:	e004      	b.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8002f46:	bf00      	nop
 8002f48:	e002      	b.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8002f4a:	bf00      	nop
 8002f4c:	e000      	b.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8002f4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f50:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d10d      	bne.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002f58:	4b05      	ldr	r3, [pc, #20]	@ (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002f5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f5c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002f60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f64:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002f68:	4a01      	ldr	r2, [pc, #4]	@ (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002f6a:	430b      	orrs	r3, r1
 8002f6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f6e:	e005      	b.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002f70:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f74:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002f78:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8002f7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f84:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002f88:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002f92:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8002f96:	460b      	mov	r3, r1
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	d03a      	beq.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8002f9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002fa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fa2:	2b30      	cmp	r3, #48	@ 0x30
 8002fa4:	d01f      	beq.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8002fa6:	2b30      	cmp	r3, #48	@ 0x30
 8002fa8:	d819      	bhi.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x372>
 8002faa:	2b20      	cmp	r3, #32
 8002fac:	d00c      	beq.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8002fae:	2b20      	cmp	r3, #32
 8002fb0:	d815      	bhi.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x372>
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d019      	beq.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8002fb6:	2b10      	cmp	r3, #16
 8002fb8:	d111      	bne.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002fba:	4baa      	ldr	r3, [pc, #680]	@ (8003264 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fbe:	4aa9      	ldr	r2, [pc, #676]	@ (8003264 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002fc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fc4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8002fc6:	e011      	b.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002fc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002fcc:	3308      	adds	r3, #8
 8002fce:	2102      	movs	r1, #2
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f001 fb09 	bl	80045e8 <RCCEx_PLL2_Config>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8002fdc:	e006      	b.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002fe4:	e002      	b.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8002fe6:	bf00      	nop
 8002fe8:	e000      	b.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8002fea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002fec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d10a      	bne.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002ff4:	4b9b      	ldr	r3, [pc, #620]	@ (8003264 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002ff6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ff8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8002ffc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003000:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003002:	4a98      	ldr	r2, [pc, #608]	@ (8003264 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003004:	430b      	orrs	r3, r1
 8003006:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003008:	e003      	b.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800300a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800300e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003012:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800301a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800301e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003022:	2300      	movs	r3, #0
 8003024:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003028:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800302c:	460b      	mov	r3, r1
 800302e:	4313      	orrs	r3, r2
 8003030:	d051      	beq.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003032:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003036:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003038:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800303c:	d035      	beq.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800303e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003042:	d82e      	bhi.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8003044:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003048:	d031      	beq.n	80030ae <HAL_RCCEx_PeriphCLKConfig+0x442>
 800304a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800304e:	d828      	bhi.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8003050:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003054:	d01a      	beq.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x420>
 8003056:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800305a:	d822      	bhi.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800305c:	2b00      	cmp	r3, #0
 800305e:	d003      	beq.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8003060:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003064:	d007      	beq.n	8003076 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8003066:	e01c      	b.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003068:	4b7e      	ldr	r3, [pc, #504]	@ (8003264 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800306a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800306c:	4a7d      	ldr	r2, [pc, #500]	@ (8003264 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800306e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003072:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003074:	e01c      	b.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003076:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800307a:	3308      	adds	r3, #8
 800307c:	2100      	movs	r1, #0
 800307e:	4618      	mov	r0, r3
 8003080:	f001 fab2 	bl	80045e8 <RCCEx_PLL2_Config>
 8003084:	4603      	mov	r3, r0
 8003086:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800308a:	e011      	b.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800308c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003090:	3328      	adds	r3, #40	@ 0x28
 8003092:	2100      	movs	r1, #0
 8003094:	4618      	mov	r0, r3
 8003096:	f001 fb59 	bl	800474c <RCCEx_PLL3_Config>
 800309a:	4603      	mov	r3, r0
 800309c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80030a0:	e006      	b.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80030a8:	e002      	b.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80030aa:	bf00      	nop
 80030ac:	e000      	b.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80030ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d10a      	bne.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80030b8:	4b6a      	ldr	r3, [pc, #424]	@ (8003264 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80030ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030bc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80030c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80030c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030c6:	4a67      	ldr	r2, [pc, #412]	@ (8003264 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80030c8:	430b      	orrs	r3, r1
 80030ca:	6513      	str	r3, [r2, #80]	@ 0x50
 80030cc:	e003      	b.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80030d2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80030d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80030da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030de:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80030e2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80030e6:	2300      	movs	r3, #0
 80030e8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80030ec:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80030f0:	460b      	mov	r3, r1
 80030f2:	4313      	orrs	r3, r2
 80030f4:	d053      	beq.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80030f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80030fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003100:	d033      	beq.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8003102:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003106:	d82c      	bhi.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003108:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800310c:	d02f      	beq.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x502>
 800310e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003112:	d826      	bhi.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003114:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003118:	d02b      	beq.n	8003172 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800311a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800311e:	d820      	bhi.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003120:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003124:	d012      	beq.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8003126:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800312a:	d81a      	bhi.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800312c:	2b00      	cmp	r3, #0
 800312e:	d022      	beq.n	8003176 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8003130:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003134:	d115      	bne.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003136:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800313a:	3308      	adds	r3, #8
 800313c:	2101      	movs	r1, #1
 800313e:	4618      	mov	r0, r3
 8003140:	f001 fa52 	bl	80045e8 <RCCEx_PLL2_Config>
 8003144:	4603      	mov	r3, r0
 8003146:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800314a:	e015      	b.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800314c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003150:	3328      	adds	r3, #40	@ 0x28
 8003152:	2101      	movs	r1, #1
 8003154:	4618      	mov	r0, r3
 8003156:	f001 faf9 	bl	800474c <RCCEx_PLL3_Config>
 800315a:	4603      	mov	r3, r0
 800315c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003160:	e00a      	b.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003168:	e006      	b.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800316a:	bf00      	nop
 800316c:	e004      	b.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800316e:	bf00      	nop
 8003170:	e002      	b.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8003172:	bf00      	nop
 8003174:	e000      	b.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8003176:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003178:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800317c:	2b00      	cmp	r3, #0
 800317e:	d10a      	bne.n	8003196 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003180:	4b38      	ldr	r3, [pc, #224]	@ (8003264 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003182:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003184:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003188:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800318c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800318e:	4a35      	ldr	r2, [pc, #212]	@ (8003264 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003190:	430b      	orrs	r3, r1
 8003192:	6513      	str	r3, [r2, #80]	@ 0x50
 8003194:	e003      	b.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003196:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800319a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800319e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80031a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031a6:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80031aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80031ae:	2300      	movs	r3, #0
 80031b0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80031b4:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80031b8:	460b      	mov	r3, r1
 80031ba:	4313      	orrs	r3, r2
 80031bc:	d058      	beq.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80031be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80031c2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80031c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80031ca:	d033      	beq.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 80031cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80031d0:	d82c      	bhi.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80031d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031d6:	d02f      	beq.n	8003238 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 80031d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031dc:	d826      	bhi.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80031de:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80031e2:	d02b      	beq.n	800323c <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 80031e4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80031e8:	d820      	bhi.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80031ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80031ee:	d012      	beq.n	8003216 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 80031f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80031f4:	d81a      	bhi.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d022      	beq.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80031fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80031fe:	d115      	bne.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003200:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003204:	3308      	adds	r3, #8
 8003206:	2101      	movs	r1, #1
 8003208:	4618      	mov	r0, r3
 800320a:	f001 f9ed 	bl	80045e8 <RCCEx_PLL2_Config>
 800320e:	4603      	mov	r3, r0
 8003210:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003214:	e015      	b.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003216:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800321a:	3328      	adds	r3, #40	@ 0x28
 800321c:	2101      	movs	r1, #1
 800321e:	4618      	mov	r0, r3
 8003220:	f001 fa94 	bl	800474c <RCCEx_PLL3_Config>
 8003224:	4603      	mov	r3, r0
 8003226:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800322a:	e00a      	b.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003232:	e006      	b.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003234:	bf00      	nop
 8003236:	e004      	b.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003238:	bf00      	nop
 800323a:	e002      	b.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800323c:	bf00      	nop
 800323e:	e000      	b.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003240:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003242:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003246:	2b00      	cmp	r3, #0
 8003248:	d10e      	bne.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800324a:	4b06      	ldr	r3, [pc, #24]	@ (8003264 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800324c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800324e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003252:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003256:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800325a:	4a02      	ldr	r2, [pc, #8]	@ (8003264 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800325c:	430b      	orrs	r3, r1
 800325e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003260:	e006      	b.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8003262:	bf00      	nop
 8003264:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003268:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800326c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003270:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003278:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800327c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003280:	2300      	movs	r3, #0
 8003282:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003286:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800328a:	460b      	mov	r3, r1
 800328c:	4313      	orrs	r3, r2
 800328e:	d037      	beq.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003290:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003294:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003296:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800329a:	d00e      	beq.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800329c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80032a0:	d816      	bhi.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d018      	beq.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 80032a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80032aa:	d111      	bne.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032ac:	4b8c      	ldr	r3, [pc, #560]	@ (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x874>)
 80032ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032b0:	4a8b      	ldr	r2, [pc, #556]	@ (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x874>)
 80032b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80032b8:	e00f      	b.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80032ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80032be:	3308      	adds	r3, #8
 80032c0:	2101      	movs	r1, #1
 80032c2:	4618      	mov	r0, r3
 80032c4:	f001 f990 	bl	80045e8 <RCCEx_PLL2_Config>
 80032c8:	4603      	mov	r3, r0
 80032ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80032ce:	e004      	b.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80032d6:	e000      	b.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 80032d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032da:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d10a      	bne.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80032e2:	4b7f      	ldr	r3, [pc, #508]	@ (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x874>)
 80032e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032e6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80032ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80032ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80032f0:	4a7b      	ldr	r2, [pc, #492]	@ (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x874>)
 80032f2:	430b      	orrs	r3, r1
 80032f4:	6513      	str	r3, [r2, #80]	@ 0x50
 80032f6:	e003      	b.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80032fc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003300:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003308:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800330c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003310:	2300      	movs	r3, #0
 8003312:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003316:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800331a:	460b      	mov	r3, r1
 800331c:	4313      	orrs	r3, r2
 800331e:	d039      	beq.n	8003394 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003320:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003324:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003326:	2b03      	cmp	r3, #3
 8003328:	d81c      	bhi.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800332a:	a201      	add	r2, pc, #4	@ (adr r2, 8003330 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800332c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003330:	0800336d 	.word	0x0800336d
 8003334:	08003341 	.word	0x08003341
 8003338:	0800334f 	.word	0x0800334f
 800333c:	0800336d 	.word	0x0800336d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003340:	4b67      	ldr	r3, [pc, #412]	@ (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x874>)
 8003342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003344:	4a66      	ldr	r2, [pc, #408]	@ (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x874>)
 8003346:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800334a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800334c:	e00f      	b.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800334e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003352:	3308      	adds	r3, #8
 8003354:	2102      	movs	r1, #2
 8003356:	4618      	mov	r0, r3
 8003358:	f001 f946 	bl	80045e8 <RCCEx_PLL2_Config>
 800335c:	4603      	mov	r3, r0
 800335e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003362:	e004      	b.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800336a:	e000      	b.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800336c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800336e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003372:	2b00      	cmp	r3, #0
 8003374:	d10a      	bne.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003376:	4b5a      	ldr	r3, [pc, #360]	@ (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x874>)
 8003378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800337a:	f023 0103 	bic.w	r1, r3, #3
 800337e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003382:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003384:	4a56      	ldr	r2, [pc, #344]	@ (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x874>)
 8003386:	430b      	orrs	r3, r1
 8003388:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800338a:	e003      	b.n	8003394 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800338c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003390:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003394:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800339c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80033a0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80033a4:	2300      	movs	r3, #0
 80033a6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80033aa:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80033ae:	460b      	mov	r3, r1
 80033b0:	4313      	orrs	r3, r2
 80033b2:	f000 809f 	beq.w	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x888>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033b6:	4b4b      	ldr	r3, [pc, #300]	@ (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x878>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a4a      	ldr	r2, [pc, #296]	@ (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x878>)
 80033bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033c0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80033c2:	f7fe f9b9 	bl	8001738 <HAL_GetTick>
 80033c6:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033ca:	e00b      	b.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033cc:	f7fe f9b4 	bl	8001738 <HAL_GetTick>
 80033d0:	4602      	mov	r2, r0
 80033d2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80033d6:	1ad3      	subs	r3, r2, r3
 80033d8:	2b64      	cmp	r3, #100	@ 0x64
 80033da:	d903      	bls.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 80033dc:	2303      	movs	r3, #3
 80033de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80033e2:	e005      	b.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033e4:	4b3f      	ldr	r3, [pc, #252]	@ (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x878>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d0ed      	beq.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 80033f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d179      	bne.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x880>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80033f8:	4b39      	ldr	r3, [pc, #228]	@ (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x874>)
 80033fa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80033fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003400:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003404:	4053      	eors	r3, r2
 8003406:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800340a:	2b00      	cmp	r3, #0
 800340c:	d015      	beq.n	800343a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800340e:	4b34      	ldr	r3, [pc, #208]	@ (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x874>)
 8003410:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003412:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003416:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800341a:	4b31      	ldr	r3, [pc, #196]	@ (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x874>)
 800341c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800341e:	4a30      	ldr	r2, [pc, #192]	@ (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x874>)
 8003420:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003424:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003426:	4b2e      	ldr	r3, [pc, #184]	@ (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x874>)
 8003428:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800342a:	4a2d      	ldr	r2, [pc, #180]	@ (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x874>)
 800342c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003430:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003432:	4a2b      	ldr	r2, [pc, #172]	@ (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x874>)
 8003434:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003438:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800343a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800343e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003442:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003446:	d118      	bne.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003448:	f7fe f976 	bl	8001738 <HAL_GetTick>
 800344c:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003450:	e00d      	b.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003452:	f7fe f971 	bl	8001738 <HAL_GetTick>
 8003456:	4602      	mov	r2, r0
 8003458:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800345c:	1ad2      	subs	r2, r2, r3
 800345e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003462:	429a      	cmp	r2, r3
 8003464:	d903      	bls.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8003466:	2303      	movs	r3, #3
 8003468:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800346c:	e005      	b.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800346e:	4b1c      	ldr	r3, [pc, #112]	@ (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x874>)
 8003470:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003472:	f003 0302 	and.w	r3, r3, #2
 8003476:	2b00      	cmp	r3, #0
 8003478:	d0eb      	beq.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800347a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800347e:	2b00      	cmp	r3, #0
 8003480:	d129      	bne.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003482:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003486:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800348a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800348e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003492:	d10e      	bne.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8003494:	4b12      	ldr	r3, [pc, #72]	@ (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x874>)
 8003496:	691b      	ldr	r3, [r3, #16]
 8003498:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800349c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80034a0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80034a4:	091a      	lsrs	r2, r3, #4
 80034a6:	4b10      	ldr	r3, [pc, #64]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 80034a8:	4013      	ands	r3, r2
 80034aa:	4a0d      	ldr	r2, [pc, #52]	@ (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x874>)
 80034ac:	430b      	orrs	r3, r1
 80034ae:	6113      	str	r3, [r2, #16]
 80034b0:	e005      	b.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x852>
 80034b2:	4b0b      	ldr	r3, [pc, #44]	@ (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x874>)
 80034b4:	691b      	ldr	r3, [r3, #16]
 80034b6:	4a0a      	ldr	r2, [pc, #40]	@ (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x874>)
 80034b8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80034bc:	6113      	str	r3, [r2, #16]
 80034be:	4b08      	ldr	r3, [pc, #32]	@ (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x874>)
 80034c0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80034c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80034c6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80034ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034ce:	4a04      	ldr	r2, [pc, #16]	@ (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x874>)
 80034d0:	430b      	orrs	r3, r1
 80034d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80034d4:	e00e      	b.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x888>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80034d6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80034da:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 80034de:	e009      	b.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x888>
 80034e0:	58024400 	.word	0x58024400
 80034e4:	58024800 	.word	0x58024800
 80034e8:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80034f0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80034f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80034f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034fc:	f002 0301 	and.w	r3, r2, #1
 8003500:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003504:	2300      	movs	r3, #0
 8003506:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800350a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800350e:	460b      	mov	r3, r1
 8003510:	4313      	orrs	r3, r2
 8003512:	f000 8089 	beq.w	8003628 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003516:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800351a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800351c:	2b28      	cmp	r3, #40	@ 0x28
 800351e:	d86b      	bhi.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8003520:	a201      	add	r2, pc, #4	@ (adr r2, 8003528 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003526:	bf00      	nop
 8003528:	08003601 	.word	0x08003601
 800352c:	080035f9 	.word	0x080035f9
 8003530:	080035f9 	.word	0x080035f9
 8003534:	080035f9 	.word	0x080035f9
 8003538:	080035f9 	.word	0x080035f9
 800353c:	080035f9 	.word	0x080035f9
 8003540:	080035f9 	.word	0x080035f9
 8003544:	080035f9 	.word	0x080035f9
 8003548:	080035cd 	.word	0x080035cd
 800354c:	080035f9 	.word	0x080035f9
 8003550:	080035f9 	.word	0x080035f9
 8003554:	080035f9 	.word	0x080035f9
 8003558:	080035f9 	.word	0x080035f9
 800355c:	080035f9 	.word	0x080035f9
 8003560:	080035f9 	.word	0x080035f9
 8003564:	080035f9 	.word	0x080035f9
 8003568:	080035e3 	.word	0x080035e3
 800356c:	080035f9 	.word	0x080035f9
 8003570:	080035f9 	.word	0x080035f9
 8003574:	080035f9 	.word	0x080035f9
 8003578:	080035f9 	.word	0x080035f9
 800357c:	080035f9 	.word	0x080035f9
 8003580:	080035f9 	.word	0x080035f9
 8003584:	080035f9 	.word	0x080035f9
 8003588:	08003601 	.word	0x08003601
 800358c:	080035f9 	.word	0x080035f9
 8003590:	080035f9 	.word	0x080035f9
 8003594:	080035f9 	.word	0x080035f9
 8003598:	080035f9 	.word	0x080035f9
 800359c:	080035f9 	.word	0x080035f9
 80035a0:	080035f9 	.word	0x080035f9
 80035a4:	080035f9 	.word	0x080035f9
 80035a8:	08003601 	.word	0x08003601
 80035ac:	080035f9 	.word	0x080035f9
 80035b0:	080035f9 	.word	0x080035f9
 80035b4:	080035f9 	.word	0x080035f9
 80035b8:	080035f9 	.word	0x080035f9
 80035bc:	080035f9 	.word	0x080035f9
 80035c0:	080035f9 	.word	0x080035f9
 80035c4:	080035f9 	.word	0x080035f9
 80035c8:	08003601 	.word	0x08003601
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80035cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035d0:	3308      	adds	r3, #8
 80035d2:	2101      	movs	r1, #1
 80035d4:	4618      	mov	r0, r3
 80035d6:	f001 f807 	bl	80045e8 <RCCEx_PLL2_Config>
 80035da:	4603      	mov	r3, r0
 80035dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80035e0:	e00f      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80035e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035e6:	3328      	adds	r3, #40	@ 0x28
 80035e8:	2101      	movs	r1, #1
 80035ea:	4618      	mov	r0, r3
 80035ec:	f001 f8ae 	bl	800474c <RCCEx_PLL3_Config>
 80035f0:	4603      	mov	r3, r0
 80035f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80035f6:	e004      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80035fe:	e000      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8003600:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003602:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003606:	2b00      	cmp	r3, #0
 8003608:	d10a      	bne.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800360a:	4bbf      	ldr	r3, [pc, #764]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800360c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800360e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003612:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003616:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003618:	4abb      	ldr	r2, [pc, #748]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800361a:	430b      	orrs	r3, r1
 800361c:	6553      	str	r3, [r2, #84]	@ 0x54
 800361e:	e003      	b.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003620:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003624:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003628:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800362c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003630:	f002 0302 	and.w	r3, r2, #2
 8003634:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003638:	2300      	movs	r3, #0
 800363a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800363e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003642:	460b      	mov	r3, r1
 8003644:	4313      	orrs	r3, r2
 8003646:	d041      	beq.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003648:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800364c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800364e:	2b05      	cmp	r3, #5
 8003650:	d824      	bhi.n	800369c <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8003652:	a201      	add	r2, pc, #4	@ (adr r2, 8003658 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8003654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003658:	080036a5 	.word	0x080036a5
 800365c:	08003671 	.word	0x08003671
 8003660:	08003687 	.word	0x08003687
 8003664:	080036a5 	.word	0x080036a5
 8003668:	080036a5 	.word	0x080036a5
 800366c:	080036a5 	.word	0x080036a5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003670:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003674:	3308      	adds	r3, #8
 8003676:	2101      	movs	r1, #1
 8003678:	4618      	mov	r0, r3
 800367a:	f000 ffb5 	bl	80045e8 <RCCEx_PLL2_Config>
 800367e:	4603      	mov	r3, r0
 8003680:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003684:	e00f      	b.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003686:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800368a:	3328      	adds	r3, #40	@ 0x28
 800368c:	2101      	movs	r1, #1
 800368e:	4618      	mov	r0, r3
 8003690:	f001 f85c 	bl	800474c <RCCEx_PLL3_Config>
 8003694:	4603      	mov	r3, r0
 8003696:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800369a:	e004      	b.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80036a2:	e000      	b.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 80036a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d10a      	bne.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80036ae:	4b96      	ldr	r3, [pc, #600]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80036b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036b2:	f023 0107 	bic.w	r1, r3, #7
 80036b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036bc:	4a92      	ldr	r2, [pc, #584]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80036be:	430b      	orrs	r3, r1
 80036c0:	6553      	str	r3, [r2, #84]	@ 0x54
 80036c2:	e003      	b.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80036c8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80036cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036d4:	f002 0304 	and.w	r3, r2, #4
 80036d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80036dc:	2300      	movs	r3, #0
 80036de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80036e2:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80036e6:	460b      	mov	r3, r1
 80036e8:	4313      	orrs	r3, r2
 80036ea:	d044      	beq.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80036ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036f4:	2b05      	cmp	r3, #5
 80036f6:	d825      	bhi.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 80036f8:	a201      	add	r2, pc, #4	@ (adr r2, 8003700 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 80036fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036fe:	bf00      	nop
 8003700:	0800374d 	.word	0x0800374d
 8003704:	08003719 	.word	0x08003719
 8003708:	0800372f 	.word	0x0800372f
 800370c:	0800374d 	.word	0x0800374d
 8003710:	0800374d 	.word	0x0800374d
 8003714:	0800374d 	.word	0x0800374d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003718:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800371c:	3308      	adds	r3, #8
 800371e:	2101      	movs	r1, #1
 8003720:	4618      	mov	r0, r3
 8003722:	f000 ff61 	bl	80045e8 <RCCEx_PLL2_Config>
 8003726:	4603      	mov	r3, r0
 8003728:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800372c:	e00f      	b.n	800374e <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800372e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003732:	3328      	adds	r3, #40	@ 0x28
 8003734:	2101      	movs	r1, #1
 8003736:	4618      	mov	r0, r3
 8003738:	f001 f808 	bl	800474c <RCCEx_PLL3_Config>
 800373c:	4603      	mov	r3, r0
 800373e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003742:	e004      	b.n	800374e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800374a:	e000      	b.n	800374e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800374c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800374e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003752:	2b00      	cmp	r3, #0
 8003754:	d10b      	bne.n	800376e <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003756:	4b6c      	ldr	r3, [pc, #432]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800375a:	f023 0107 	bic.w	r1, r3, #7
 800375e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003762:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003766:	4a68      	ldr	r2, [pc, #416]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003768:	430b      	orrs	r3, r1
 800376a:	6593      	str	r3, [r2, #88]	@ 0x58
 800376c:	e003      	b.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800376e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003772:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003776:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800377a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800377e:	f002 0320 	and.w	r3, r2, #32
 8003782:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003786:	2300      	movs	r3, #0
 8003788:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800378c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003790:	460b      	mov	r3, r1
 8003792:	4313      	orrs	r3, r2
 8003794:	d055      	beq.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003796:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800379a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800379e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037a2:	d033      	beq.n	800380c <HAL_RCCEx_PeriphCLKConfig+0xba0>
 80037a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037a8:	d82c      	bhi.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80037aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037ae:	d02f      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 80037b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037b4:	d826      	bhi.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80037b6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80037ba:	d02b      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 80037bc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80037c0:	d820      	bhi.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80037c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80037c6:	d012      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0xb82>
 80037c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80037cc:	d81a      	bhi.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d022      	beq.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 80037d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80037d6:	d115      	bne.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80037d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037dc:	3308      	adds	r3, #8
 80037de:	2100      	movs	r1, #0
 80037e0:	4618      	mov	r0, r3
 80037e2:	f000 ff01 	bl	80045e8 <RCCEx_PLL2_Config>
 80037e6:	4603      	mov	r3, r0
 80037e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80037ec:	e015      	b.n	800381a <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80037ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037f2:	3328      	adds	r3, #40	@ 0x28
 80037f4:	2102      	movs	r1, #2
 80037f6:	4618      	mov	r0, r3
 80037f8:	f000 ffa8 	bl	800474c <RCCEx_PLL3_Config>
 80037fc:	4603      	mov	r3, r0
 80037fe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003802:	e00a      	b.n	800381a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800380a:	e006      	b.n	800381a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800380c:	bf00      	nop
 800380e:	e004      	b.n	800381a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003810:	bf00      	nop
 8003812:	e002      	b.n	800381a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003814:	bf00      	nop
 8003816:	e000      	b.n	800381a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003818:	bf00      	nop
    }

    if (ret == HAL_OK)
 800381a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800381e:	2b00      	cmp	r3, #0
 8003820:	d10b      	bne.n	800383a <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003822:	4b39      	ldr	r3, [pc, #228]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003824:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003826:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800382a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800382e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003832:	4a35      	ldr	r2, [pc, #212]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003834:	430b      	orrs	r3, r1
 8003836:	6553      	str	r3, [r2, #84]	@ 0x54
 8003838:	e003      	b.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800383a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800383e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003842:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800384a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800384e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003852:	2300      	movs	r3, #0
 8003854:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003858:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800385c:	460b      	mov	r3, r1
 800385e:	4313      	orrs	r3, r2
 8003860:	d058      	beq.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003862:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003866:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800386a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800386e:	d033      	beq.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8003870:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003874:	d82c      	bhi.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003876:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800387a:	d02f      	beq.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800387c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003880:	d826      	bhi.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003882:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003886:	d02b      	beq.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8003888:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800388c:	d820      	bhi.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800388e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003892:	d012      	beq.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8003894:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003898:	d81a      	bhi.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800389a:	2b00      	cmp	r3, #0
 800389c:	d022      	beq.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800389e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038a2:	d115      	bne.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80038a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038a8:	3308      	adds	r3, #8
 80038aa:	2100      	movs	r1, #0
 80038ac:	4618      	mov	r0, r3
 80038ae:	f000 fe9b 	bl	80045e8 <RCCEx_PLL2_Config>
 80038b2:	4603      	mov	r3, r0
 80038b4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80038b8:	e015      	b.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80038ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038be:	3328      	adds	r3, #40	@ 0x28
 80038c0:	2102      	movs	r1, #2
 80038c2:	4618      	mov	r0, r3
 80038c4:	f000 ff42 	bl	800474c <RCCEx_PLL3_Config>
 80038c8:	4603      	mov	r3, r0
 80038ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80038ce:	e00a      	b.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80038d6:	e006      	b.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80038d8:	bf00      	nop
 80038da:	e004      	b.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80038dc:	bf00      	nop
 80038de:	e002      	b.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80038e0:	bf00      	nop
 80038e2:	e000      	b.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80038e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038e6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d10e      	bne.n	800390c <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80038ee:	4b06      	ldr	r3, [pc, #24]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80038f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038f2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80038f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80038fe:	4a02      	ldr	r2, [pc, #8]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003900:	430b      	orrs	r3, r1
 8003902:	6593      	str	r3, [r2, #88]	@ 0x58
 8003904:	e006      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8003906:	bf00      	nop
 8003908:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800390c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003910:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003914:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800391c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003920:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003924:	2300      	movs	r3, #0
 8003926:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800392a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800392e:	460b      	mov	r3, r1
 8003930:	4313      	orrs	r3, r2
 8003932:	d055      	beq.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003934:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003938:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800393c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003940:	d033      	beq.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8003942:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003946:	d82c      	bhi.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003948:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800394c:	d02f      	beq.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800394e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003952:	d826      	bhi.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003954:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003958:	d02b      	beq.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800395a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800395e:	d820      	bhi.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003960:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003964:	d012      	beq.n	800398c <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8003966:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800396a:	d81a      	bhi.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800396c:	2b00      	cmp	r3, #0
 800396e:	d022      	beq.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8003970:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003974:	d115      	bne.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003976:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800397a:	3308      	adds	r3, #8
 800397c:	2100      	movs	r1, #0
 800397e:	4618      	mov	r0, r3
 8003980:	f000 fe32 	bl	80045e8 <RCCEx_PLL2_Config>
 8003984:	4603      	mov	r3, r0
 8003986:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800398a:	e015      	b.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800398c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003990:	3328      	adds	r3, #40	@ 0x28
 8003992:	2102      	movs	r1, #2
 8003994:	4618      	mov	r0, r3
 8003996:	f000 fed9 	bl	800474c <RCCEx_PLL3_Config>
 800399a:	4603      	mov	r3, r0
 800399c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80039a0:	e00a      	b.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80039a8:	e006      	b.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80039aa:	bf00      	nop
 80039ac:	e004      	b.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80039ae:	bf00      	nop
 80039b0:	e002      	b.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80039b2:	bf00      	nop
 80039b4:	e000      	b.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80039b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d10b      	bne.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80039c0:	4ba0      	ldr	r3, [pc, #640]	@ (8003c44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80039c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039c4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80039c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039cc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80039d0:	4a9c      	ldr	r2, [pc, #624]	@ (8003c44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80039d2:	430b      	orrs	r3, r1
 80039d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80039d6:	e003      	b.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80039dc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 80039e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039e8:	f002 0308 	and.w	r3, r2, #8
 80039ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80039f0:	2300      	movs	r3, #0
 80039f2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80039f6:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80039fa:	460b      	mov	r3, r1
 80039fc:	4313      	orrs	r3, r2
 80039fe:	d01e      	beq.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8003a00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a0c:	d10c      	bne.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003a0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a12:	3328      	adds	r3, #40	@ 0x28
 8003a14:	2102      	movs	r1, #2
 8003a16:	4618      	mov	r0, r3
 8003a18:	f000 fe98 	bl	800474c <RCCEx_PLL3_Config>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d002      	beq.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8003a28:	4b86      	ldr	r3, [pc, #536]	@ (8003c44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003a2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a2c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003a30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a38:	4a82      	ldr	r2, [pc, #520]	@ (8003c44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003a3a:	430b      	orrs	r3, r1
 8003a3c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003a3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a46:	f002 0310 	and.w	r3, r2, #16
 8003a4a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003a4e:	2300      	movs	r3, #0
 8003a50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003a54:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003a58:	460b      	mov	r3, r1
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	d01e      	beq.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003a5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a6a:	d10c      	bne.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003a6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a70:	3328      	adds	r3, #40	@ 0x28
 8003a72:	2102      	movs	r1, #2
 8003a74:	4618      	mov	r0, r3
 8003a76:	f000 fe69 	bl	800474c <RCCEx_PLL3_Config>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d002      	beq.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003a86:	4b6f      	ldr	r3, [pc, #444]	@ (8003c44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a8a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003a8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a96:	4a6b      	ldr	r2, [pc, #428]	@ (8003c44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003a98:	430b      	orrs	r3, r1
 8003a9a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003a9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aa4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003aa8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003aaa:	2300      	movs	r3, #0
 8003aac:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003aae:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003ab2:	460b      	mov	r3, r1
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	d03e      	beq.n	8003b36 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003ab8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003abc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003ac0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003ac4:	d022      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8003ac6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003aca:	d81b      	bhi.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d003      	beq.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8003ad0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ad4:	d00b      	beq.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8003ad6:	e015      	b.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003ad8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003adc:	3308      	adds	r3, #8
 8003ade:	2100      	movs	r1, #0
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f000 fd81 	bl	80045e8 <RCCEx_PLL2_Config>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003aec:	e00f      	b.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003aee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003af2:	3328      	adds	r3, #40	@ 0x28
 8003af4:	2102      	movs	r1, #2
 8003af6:	4618      	mov	r0, r3
 8003af8:	f000 fe28 	bl	800474c <RCCEx_PLL3_Config>
 8003afc:	4603      	mov	r3, r0
 8003afe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003b02:	e004      	b.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003b0a:	e000      	b.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8003b0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b0e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d10b      	bne.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003b16:	4b4b      	ldr	r3, [pc, #300]	@ (8003c44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b1a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003b1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b22:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003b26:	4a47      	ldr	r2, [pc, #284]	@ (8003c44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003b28:	430b      	orrs	r3, r1
 8003b2a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b2c:	e003      	b.n	8003b36 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b2e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003b32:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003b36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b3e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003b42:	673b      	str	r3, [r7, #112]	@ 0x70
 8003b44:	2300      	movs	r3, #0
 8003b46:	677b      	str	r3, [r7, #116]	@ 0x74
 8003b48:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003b4c:	460b      	mov	r3, r1
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	d03b      	beq.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8003b52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b56:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b5a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003b5e:	d01f      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8003b60:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003b64:	d818      	bhi.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8003b66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b6a:	d003      	beq.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8003b6c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003b70:	d007      	beq.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8003b72:	e011      	b.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b74:	4b33      	ldr	r3, [pc, #204]	@ (8003c44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b78:	4a32      	ldr	r2, [pc, #200]	@ (8003c44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003b7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003b80:	e00f      	b.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003b82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b86:	3328      	adds	r3, #40	@ 0x28
 8003b88:	2101      	movs	r1, #1
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	f000 fdde 	bl	800474c <RCCEx_PLL3_Config>
 8003b90:	4603      	mov	r3, r0
 8003b92:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8003b96:	e004      	b.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003b9e:	e000      	b.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8003ba0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ba2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d10b      	bne.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003baa:	4b26      	ldr	r3, [pc, #152]	@ (8003c44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003bac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bae:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003bb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003bb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003bba:	4a22      	ldr	r2, [pc, #136]	@ (8003c44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003bbc:	430b      	orrs	r3, r1
 8003bbe:	6553      	str	r3, [r2, #84]	@ 0x54
 8003bc0:	e003      	b.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bc2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003bc6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003bca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bd2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003bd6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003bd8:	2300      	movs	r3, #0
 8003bda:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003bdc:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003be0:	460b      	mov	r3, r1
 8003be2:	4313      	orrs	r3, r2
 8003be4:	d034      	beq.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8003be6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003bea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d003      	beq.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8003bf0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bf4:	d007      	beq.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8003bf6:	e011      	b.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bf8:	4b12      	ldr	r3, [pc, #72]	@ (8003c44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bfc:	4a11      	ldr	r2, [pc, #68]	@ (8003c44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003bfe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c02:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003c04:	e00e      	b.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003c06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c0a:	3308      	adds	r3, #8
 8003c0c:	2102      	movs	r1, #2
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f000 fcea 	bl	80045e8 <RCCEx_PLL2_Config>
 8003c14:	4603      	mov	r3, r0
 8003c16:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003c1a:	e003      	b.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003c22:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c24:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d10d      	bne.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003c2c:	4b05      	ldr	r3, [pc, #20]	@ (8003c44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003c2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c30:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003c34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c3a:	4a02      	ldr	r2, [pc, #8]	@ (8003c44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003c3c:	430b      	orrs	r3, r1
 8003c3e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c40:	e006      	b.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8003c42:	bf00      	nop
 8003c44:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c48:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003c4c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003c50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c58:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003c5c:	663b      	str	r3, [r7, #96]	@ 0x60
 8003c5e:	2300      	movs	r3, #0
 8003c60:	667b      	str	r3, [r7, #100]	@ 0x64
 8003c62:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003c66:	460b      	mov	r3, r1
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	d00c      	beq.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003c6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c70:	3328      	adds	r3, #40	@ 0x28
 8003c72:	2102      	movs	r1, #2
 8003c74:	4618      	mov	r0, r3
 8003c76:	f000 fd69 	bl	800474c <RCCEx_PLL3_Config>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d002      	beq.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003c86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c8e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003c92:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003c94:	2300      	movs	r3, #0
 8003c96:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003c98:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003c9c:	460b      	mov	r3, r1
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	d036      	beq.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003ca2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ca6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ca8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003cac:	d018      	beq.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8003cae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003cb2:	d811      	bhi.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8003cb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cb8:	d014      	beq.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8003cba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cbe:	d80b      	bhi.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d011      	beq.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8003cc4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cc8:	d106      	bne.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003cca:	4bb3      	ldr	r3, [pc, #716]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x132c>)
 8003ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cce:	4ab2      	ldr	r2, [pc, #712]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x132c>)
 8003cd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003cd4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003cd6:	e008      	b.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003cde:	e004      	b.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8003ce0:	bf00      	nop
 8003ce2:	e002      	b.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8003ce4:	bf00      	nop
 8003ce6:	e000      	b.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8003ce8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d10a      	bne.n	8003d08 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003cf2:	4ba9      	ldr	r3, [pc, #676]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x132c>)
 8003cf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cf6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003cfa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003cfe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d00:	4aa5      	ldr	r2, [pc, #660]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x132c>)
 8003d02:	430b      	orrs	r3, r1
 8003d04:	6553      	str	r3, [r2, #84]	@ 0x54
 8003d06:	e003      	b.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d08:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d0c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003d10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d18:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003d1c:	653b      	str	r3, [r7, #80]	@ 0x50
 8003d1e:	2300      	movs	r3, #0
 8003d20:	657b      	str	r3, [r7, #84]	@ 0x54
 8003d22:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003d26:	460b      	mov	r3, r1
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	d009      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003d2c:	4b9a      	ldr	r3, [pc, #616]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x132c>)
 8003d2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d30:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003d34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d3a:	4a97      	ldr	r2, [pc, #604]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x132c>)
 8003d3c:	430b      	orrs	r3, r1
 8003d3e:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003d40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d48:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003d4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d4e:	2300      	movs	r3, #0
 8003d50:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d52:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003d56:	460b      	mov	r3, r1
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	d009      	beq.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003d5c:	4b8e      	ldr	r3, [pc, #568]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x132c>)
 8003d5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d60:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8003d64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d68:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003d6a:	4a8b      	ldr	r2, [pc, #556]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x132c>)
 8003d6c:	430b      	orrs	r3, r1
 8003d6e:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003d70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d78:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003d7c:	643b      	str	r3, [r7, #64]	@ 0x40
 8003d7e:	2300      	movs	r3, #0
 8003d80:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d82:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003d86:	460b      	mov	r3, r1
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	d00e      	beq.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003d8c:	4b82      	ldr	r3, [pc, #520]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x132c>)
 8003d8e:	691b      	ldr	r3, [r3, #16]
 8003d90:	4a81      	ldr	r2, [pc, #516]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x132c>)
 8003d92:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003d96:	6113      	str	r3, [r2, #16]
 8003d98:	4b7f      	ldr	r3, [pc, #508]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x132c>)
 8003d9a:	6919      	ldr	r1, [r3, #16]
 8003d9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003da0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003da4:	4a7c      	ldr	r2, [pc, #496]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x132c>)
 8003da6:	430b      	orrs	r3, r1
 8003da8:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003daa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003db2:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8003db6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003db8:	2300      	movs	r3, #0
 8003dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003dbc:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003dc0:	460b      	mov	r3, r1
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	d009      	beq.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003dc6:	4b74      	ldr	r3, [pc, #464]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x132c>)
 8003dc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dca:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003dce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003dd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dd4:	4a70      	ldr	r2, [pc, #448]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x132c>)
 8003dd6:	430b      	orrs	r3, r1
 8003dd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003dda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003de2:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003de6:	633b      	str	r3, [r7, #48]	@ 0x30
 8003de8:	2300      	movs	r3, #0
 8003dea:	637b      	str	r3, [r7, #52]	@ 0x34
 8003dec:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003df0:	460b      	mov	r3, r1
 8003df2:	4313      	orrs	r3, r2
 8003df4:	d00a      	beq.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003df6:	4b68      	ldr	r3, [pc, #416]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x132c>)
 8003df8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dfa:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8003dfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e06:	4a64      	ldr	r2, [pc, #400]	@ (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x132c>)
 8003e08:	430b      	orrs	r3, r1
 8003e0a:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003e0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e14:	2100      	movs	r1, #0
 8003e16:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003e18:	f003 0301 	and.w	r3, r3, #1
 8003e1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e1e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003e22:	460b      	mov	r3, r1
 8003e24:	4313      	orrs	r3, r2
 8003e26:	d011      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e2c:	3308      	adds	r3, #8
 8003e2e:	2100      	movs	r1, #0
 8003e30:	4618      	mov	r0, r3
 8003e32:	f000 fbd9 	bl	80045e8 <RCCEx_PLL2_Config>
 8003e36:	4603      	mov	r3, r0
 8003e38:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003e3c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d003      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e44:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e48:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003e4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e54:	2100      	movs	r1, #0
 8003e56:	6239      	str	r1, [r7, #32]
 8003e58:	f003 0302 	and.w	r3, r3, #2
 8003e5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e5e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003e62:	460b      	mov	r3, r1
 8003e64:	4313      	orrs	r3, r2
 8003e66:	d011      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e6c:	3308      	adds	r3, #8
 8003e6e:	2101      	movs	r1, #1
 8003e70:	4618      	mov	r0, r3
 8003e72:	f000 fbb9 	bl	80045e8 <RCCEx_PLL2_Config>
 8003e76:	4603      	mov	r3, r0
 8003e78:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003e7c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d003      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e84:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e88:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003e8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e94:	2100      	movs	r1, #0
 8003e96:	61b9      	str	r1, [r7, #24]
 8003e98:	f003 0304 	and.w	r3, r3, #4
 8003e9c:	61fb      	str	r3, [r7, #28]
 8003e9e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003ea2:	460b      	mov	r3, r1
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	d011      	beq.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003ea8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003eac:	3308      	adds	r3, #8
 8003eae:	2102      	movs	r1, #2
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f000 fb99 	bl	80045e8 <RCCEx_PLL2_Config>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003ebc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d003      	beq.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ec4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ec8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003ecc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ed4:	2100      	movs	r1, #0
 8003ed6:	6139      	str	r1, [r7, #16]
 8003ed8:	f003 0308 	and.w	r3, r3, #8
 8003edc:	617b      	str	r3, [r7, #20]
 8003ede:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003ee2:	460b      	mov	r3, r1
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	d011      	beq.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003ee8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003eec:	3328      	adds	r3, #40	@ 0x28
 8003eee:	2100      	movs	r1, #0
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	f000 fc2b 	bl	800474c <RCCEx_PLL3_Config>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8003efc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d003      	beq.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f04:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f08:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003f0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f14:	2100      	movs	r1, #0
 8003f16:	60b9      	str	r1, [r7, #8]
 8003f18:	f003 0310 	and.w	r3, r3, #16
 8003f1c:	60fb      	str	r3, [r7, #12]
 8003f1e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003f22:	460b      	mov	r3, r1
 8003f24:	4313      	orrs	r3, r2
 8003f26:	d011      	beq.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003f28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f2c:	3328      	adds	r3, #40	@ 0x28
 8003f2e:	2101      	movs	r1, #1
 8003f30:	4618      	mov	r0, r3
 8003f32:	f000 fc0b 	bl	800474c <RCCEx_PLL3_Config>
 8003f36:	4603      	mov	r3, r0
 8003f38:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003f3c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d003      	beq.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f44:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f48:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003f4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f54:	2100      	movs	r1, #0
 8003f56:	6039      	str	r1, [r7, #0]
 8003f58:	f003 0320 	and.w	r3, r3, #32
 8003f5c:	607b      	str	r3, [r7, #4]
 8003f5e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003f62:	460b      	mov	r3, r1
 8003f64:	4313      	orrs	r3, r2
 8003f66:	d011      	beq.n	8003f8c <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003f68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f6c:	3328      	adds	r3, #40	@ 0x28
 8003f6e:	2102      	movs	r1, #2
 8003f70:	4618      	mov	r0, r3
 8003f72:	f000 fbeb 	bl	800474c <RCCEx_PLL3_Config>
 8003f76:	4603      	mov	r3, r0
 8003f78:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003f7c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d003      	beq.n	8003f8c <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f84:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f88:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8003f8c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d103      	bne.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0x1330>
  {
    return HAL_OK;
 8003f94:	2300      	movs	r3, #0
 8003f96:	e002      	b.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x1332>
 8003f98:	58024400 	.word	0x58024400
  }
  return HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003faa:	bf00      	nop

08003fac <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8003fb0:	f7fe fe00 	bl	8002bb4 <HAL_RCC_GetHCLKFreq>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	4b06      	ldr	r3, [pc, #24]	@ (8003fd0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003fb8:	6a1b      	ldr	r3, [r3, #32]
 8003fba:	091b      	lsrs	r3, r3, #4
 8003fbc:	f003 0307 	and.w	r3, r3, #7
 8003fc0:	4904      	ldr	r1, [pc, #16]	@ (8003fd4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8003fc2:	5ccb      	ldrb	r3, [r1, r3]
 8003fc4:	f003 031f 	and.w	r3, r3, #31
 8003fc8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	58024400 	.word	0x58024400
 8003fd4:	08007064 	.word	0x08007064

08003fd8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8003fd8:	b5b0      	push	{r4, r5, r7, lr}
 8003fda:	b088      	sub	sp, #32
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003fe0:	4b75      	ldr	r3, [pc, #468]	@ (80041b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e0>)
 8003fe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fe4:	f003 0303 	and.w	r3, r3, #3
 8003fe8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8003fea:	4b73      	ldr	r3, [pc, #460]	@ (80041b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e0>)
 8003fec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fee:	0b1b      	lsrs	r3, r3, #12
 8003ff0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ff4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003ff6:	4b70      	ldr	r3, [pc, #448]	@ (80041b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e0>)
 8003ff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ffa:	091b      	lsrs	r3, r3, #4
 8003ffc:	f003 0301 	and.w	r3, r3, #1
 8004000:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004002:	4b6d      	ldr	r3, [pc, #436]	@ (80041b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e0>)
 8004004:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004006:	08db      	lsrs	r3, r3, #3
 8004008:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800400c:	693a      	ldr	r2, [r7, #16]
 800400e:	fb02 f303 	mul.w	r3, r2, r3
 8004012:	4618      	mov	r0, r3
 8004014:	f7fc fa10 	bl	8000438 <__aeabi_ui2f>
 8004018:	4603      	mov	r3, r0
 800401a:	60fb      	str	r3, [r7, #12]

  if (pll2m != 0U)
 800401c:	697b      	ldr	r3, [r7, #20]
 800401e:	2b00      	cmp	r3, #0
 8004020:	f000 814d 	beq.w	80042be <HAL_RCCEx_GetPLL2ClockFreq+0x2e6>
  {
    switch (pllsource)
 8004024:	69bb      	ldr	r3, [r7, #24]
 8004026:	2b02      	cmp	r3, #2
 8004028:	f000 809c 	beq.w	8004164 <HAL_RCCEx_GetPLL2ClockFreq+0x18c>
 800402c:	69bb      	ldr	r3, [r7, #24]
 800402e:	2b02      	cmp	r3, #2
 8004030:	f200 80cc 	bhi.w	80041cc <HAL_RCCEx_GetPLL2ClockFreq+0x1f4>
 8004034:	69bb      	ldr	r3, [r7, #24]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d003      	beq.n	8004042 <HAL_RCCEx_GetPLL2ClockFreq+0x6a>
 800403a:	69bb      	ldr	r3, [r7, #24]
 800403c:	2b01      	cmp	r3, #1
 800403e:	d067      	beq.n	8004110 <HAL_RCCEx_GetPLL2ClockFreq+0x138>
 8004040:	e0c4      	b.n	80041cc <HAL_RCCEx_GetPLL2ClockFreq+0x1f4>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004042:	4b5d      	ldr	r3, [pc, #372]	@ (80041b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e0>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0320 	and.w	r3, r3, #32
 800404a:	2b00      	cmp	r3, #0
 800404c:	d036      	beq.n	80040bc <HAL_RCCEx_GetPLL2ClockFreq+0xe4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800404e:	4b5a      	ldr	r3, [pc, #360]	@ (80041b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e0>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	08db      	lsrs	r3, r3, #3
 8004054:	f003 0303 	and.w	r3, r3, #3
 8004058:	4a58      	ldr	r2, [pc, #352]	@ (80041bc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>)
 800405a:	fa22 f303 	lsr.w	r3, r2, r3
 800405e:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004060:	68b8      	ldr	r0, [r7, #8]
 8004062:	f7fc f9e9 	bl	8000438 <__aeabi_ui2f>
 8004066:	4604      	mov	r4, r0
 8004068:	6978      	ldr	r0, [r7, #20]
 800406a:	f7fc f9e5 	bl	8000438 <__aeabi_ui2f>
 800406e:	4603      	mov	r3, r0
 8004070:	4619      	mov	r1, r3
 8004072:	4620      	mov	r0, r4
 8004074:	f7fc faec 	bl	8000650 <__aeabi_fdiv>
 8004078:	4603      	mov	r3, r0
 800407a:	461d      	mov	r5, r3
 800407c:	4b4e      	ldr	r3, [pc, #312]	@ (80041b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e0>)
 800407e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004080:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004084:	4618      	mov	r0, r3
 8004086:	f7fc f9d7 	bl	8000438 <__aeabi_ui2f>
 800408a:	4604      	mov	r4, r0
 800408c:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 8004090:	68f8      	ldr	r0, [r7, #12]
 8004092:	f7fc fadd 	bl	8000650 <__aeabi_fdiv>
 8004096:	4603      	mov	r3, r0
 8004098:	4619      	mov	r1, r3
 800409a:	4620      	mov	r0, r4
 800409c:	f7fc f91c 	bl	80002d8 <__addsf3>
 80040a0:	4603      	mov	r3, r0
 80040a2:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80040a6:	4618      	mov	r0, r3
 80040a8:	f7fc f916 	bl	80002d8 <__addsf3>
 80040ac:	4603      	mov	r3, r0
 80040ae:	4619      	mov	r1, r3
 80040b0:	4628      	mov	r0, r5
 80040b2:	f7fc fa19 	bl	80004e8 <__aeabi_fmul>
 80040b6:	4603      	mov	r3, r0
 80040b8:	61fb      	str	r3, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80040ba:	e0b1      	b.n	8004220 <HAL_RCCEx_GetPLL2ClockFreq+0x248>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80040bc:	6978      	ldr	r0, [r7, #20]
 80040be:	f7fc f9bb 	bl	8000438 <__aeabi_ui2f>
 80040c2:	4603      	mov	r3, r0
 80040c4:	4619      	mov	r1, r3
 80040c6:	483e      	ldr	r0, [pc, #248]	@ (80041c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 80040c8:	f7fc fac2 	bl	8000650 <__aeabi_fdiv>
 80040cc:	4603      	mov	r3, r0
 80040ce:	461d      	mov	r5, r3
 80040d0:	4b39      	ldr	r3, [pc, #228]	@ (80041b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e0>)
 80040d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040d8:	4618      	mov	r0, r3
 80040da:	f7fc f9ad 	bl	8000438 <__aeabi_ui2f>
 80040de:	4604      	mov	r4, r0
 80040e0:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 80040e4:	68f8      	ldr	r0, [r7, #12]
 80040e6:	f7fc fab3 	bl	8000650 <__aeabi_fdiv>
 80040ea:	4603      	mov	r3, r0
 80040ec:	4619      	mov	r1, r3
 80040ee:	4620      	mov	r0, r4
 80040f0:	f7fc f8f2 	bl	80002d8 <__addsf3>
 80040f4:	4603      	mov	r3, r0
 80040f6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80040fa:	4618      	mov	r0, r3
 80040fc:	f7fc f8ec 	bl	80002d8 <__addsf3>
 8004100:	4603      	mov	r3, r0
 8004102:	4619      	mov	r1, r3
 8004104:	4628      	mov	r0, r5
 8004106:	f7fc f9ef 	bl	80004e8 <__aeabi_fmul>
 800410a:	4603      	mov	r3, r0
 800410c:	61fb      	str	r3, [r7, #28]
        break;
 800410e:	e087      	b.n	8004220 <HAL_RCCEx_GetPLL2ClockFreq+0x248>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004110:	6978      	ldr	r0, [r7, #20]
 8004112:	f7fc f991 	bl	8000438 <__aeabi_ui2f>
 8004116:	4603      	mov	r3, r0
 8004118:	4619      	mov	r1, r3
 800411a:	482a      	ldr	r0, [pc, #168]	@ (80041c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>)
 800411c:	f7fc fa98 	bl	8000650 <__aeabi_fdiv>
 8004120:	4603      	mov	r3, r0
 8004122:	461d      	mov	r5, r3
 8004124:	4b24      	ldr	r3, [pc, #144]	@ (80041b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e0>)
 8004126:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004128:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800412c:	4618      	mov	r0, r3
 800412e:	f7fc f983 	bl	8000438 <__aeabi_ui2f>
 8004132:	4604      	mov	r4, r0
 8004134:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 8004138:	68f8      	ldr	r0, [r7, #12]
 800413a:	f7fc fa89 	bl	8000650 <__aeabi_fdiv>
 800413e:	4603      	mov	r3, r0
 8004140:	4619      	mov	r1, r3
 8004142:	4620      	mov	r0, r4
 8004144:	f7fc f8c8 	bl	80002d8 <__addsf3>
 8004148:	4603      	mov	r3, r0
 800414a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800414e:	4618      	mov	r0, r3
 8004150:	f7fc f8c2 	bl	80002d8 <__addsf3>
 8004154:	4603      	mov	r3, r0
 8004156:	4619      	mov	r1, r3
 8004158:	4628      	mov	r0, r5
 800415a:	f7fc f9c5 	bl	80004e8 <__aeabi_fmul>
 800415e:	4603      	mov	r3, r0
 8004160:	61fb      	str	r3, [r7, #28]
        break;
 8004162:	e05d      	b.n	8004220 <HAL_RCCEx_GetPLL2ClockFreq+0x248>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004164:	6978      	ldr	r0, [r7, #20]
 8004166:	f7fc f967 	bl	8000438 <__aeabi_ui2f>
 800416a:	4603      	mov	r3, r0
 800416c:	4619      	mov	r1, r3
 800416e:	4816      	ldr	r0, [pc, #88]	@ (80041c8 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>)
 8004170:	f7fc fa6e 	bl	8000650 <__aeabi_fdiv>
 8004174:	4603      	mov	r3, r0
 8004176:	461d      	mov	r5, r3
 8004178:	4b0f      	ldr	r3, [pc, #60]	@ (80041b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e0>)
 800417a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800417c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004180:	4618      	mov	r0, r3
 8004182:	f7fc f959 	bl	8000438 <__aeabi_ui2f>
 8004186:	4604      	mov	r4, r0
 8004188:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 800418c:	68f8      	ldr	r0, [r7, #12]
 800418e:	f7fc fa5f 	bl	8000650 <__aeabi_fdiv>
 8004192:	4603      	mov	r3, r0
 8004194:	4619      	mov	r1, r3
 8004196:	4620      	mov	r0, r4
 8004198:	f7fc f89e 	bl	80002d8 <__addsf3>
 800419c:	4603      	mov	r3, r0
 800419e:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80041a2:	4618      	mov	r0, r3
 80041a4:	f7fc f898 	bl	80002d8 <__addsf3>
 80041a8:	4603      	mov	r3, r0
 80041aa:	4619      	mov	r1, r3
 80041ac:	4628      	mov	r0, r5
 80041ae:	f7fc f99b 	bl	80004e8 <__aeabi_fmul>
 80041b2:	4603      	mov	r3, r0
 80041b4:	61fb      	str	r3, [r7, #28]
        break;
 80041b6:	e033      	b.n	8004220 <HAL_RCCEx_GetPLL2ClockFreq+0x248>
 80041b8:	58024400 	.word	0x58024400
 80041bc:	03d09000 	.word	0x03d09000
 80041c0:	4c742400 	.word	0x4c742400
 80041c4:	4a742400 	.word	0x4a742400
 80041c8:	4bb71b00 	.word	0x4bb71b00

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80041cc:	6978      	ldr	r0, [r7, #20]
 80041ce:	f7fc f933 	bl	8000438 <__aeabi_ui2f>
 80041d2:	4603      	mov	r3, r0
 80041d4:	4619      	mov	r1, r3
 80041d6:	4840      	ldr	r0, [pc, #256]	@ (80042d8 <HAL_RCCEx_GetPLL2ClockFreq+0x300>)
 80041d8:	f7fc fa3a 	bl	8000650 <__aeabi_fdiv>
 80041dc:	4603      	mov	r3, r0
 80041de:	461d      	mov	r5, r3
 80041e0:	4b3e      	ldr	r3, [pc, #248]	@ (80042dc <HAL_RCCEx_GetPLL2ClockFreq+0x304>)
 80041e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041e8:	4618      	mov	r0, r3
 80041ea:	f7fc f925 	bl	8000438 <__aeabi_ui2f>
 80041ee:	4604      	mov	r4, r0
 80041f0:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 80041f4:	68f8      	ldr	r0, [r7, #12]
 80041f6:	f7fc fa2b 	bl	8000650 <__aeabi_fdiv>
 80041fa:	4603      	mov	r3, r0
 80041fc:	4619      	mov	r1, r3
 80041fe:	4620      	mov	r0, r4
 8004200:	f7fc f86a 	bl	80002d8 <__addsf3>
 8004204:	4603      	mov	r3, r0
 8004206:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800420a:	4618      	mov	r0, r3
 800420c:	f7fc f864 	bl	80002d8 <__addsf3>
 8004210:	4603      	mov	r3, r0
 8004212:	4619      	mov	r1, r3
 8004214:	4628      	mov	r0, r5
 8004216:	f7fc f967 	bl	80004e8 <__aeabi_fmul>
 800421a:	4603      	mov	r3, r0
 800421c:	61fb      	str	r3, [r7, #28]
        break;
 800421e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004220:	4b2e      	ldr	r3, [pc, #184]	@ (80042dc <HAL_RCCEx_GetPLL2ClockFreq+0x304>)
 8004222:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004224:	0a5b      	lsrs	r3, r3, #9
 8004226:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800422a:	4618      	mov	r0, r3
 800422c:	f7fc f904 	bl	8000438 <__aeabi_ui2f>
 8004230:	4603      	mov	r3, r0
 8004232:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004236:	4618      	mov	r0, r3
 8004238:	f7fc f84e 	bl	80002d8 <__addsf3>
 800423c:	4603      	mov	r3, r0
 800423e:	4619      	mov	r1, r3
 8004240:	69f8      	ldr	r0, [r7, #28]
 8004242:	f7fc fa05 	bl	8000650 <__aeabi_fdiv>
 8004246:	4603      	mov	r3, r0
 8004248:	4618      	mov	r0, r3
 800424a:	f7fc fb39 	bl	80008c0 <__aeabi_f2uiz>
 800424e:	4602      	mov	r2, r0
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004254:	4b21      	ldr	r3, [pc, #132]	@ (80042dc <HAL_RCCEx_GetPLL2ClockFreq+0x304>)
 8004256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004258:	0c1b      	lsrs	r3, r3, #16
 800425a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800425e:	4618      	mov	r0, r3
 8004260:	f7fc f8ea 	bl	8000438 <__aeabi_ui2f>
 8004264:	4603      	mov	r3, r0
 8004266:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800426a:	4618      	mov	r0, r3
 800426c:	f7fc f834 	bl	80002d8 <__addsf3>
 8004270:	4603      	mov	r3, r0
 8004272:	4619      	mov	r1, r3
 8004274:	69f8      	ldr	r0, [r7, #28]
 8004276:	f7fc f9eb 	bl	8000650 <__aeabi_fdiv>
 800427a:	4603      	mov	r3, r0
 800427c:	4618      	mov	r0, r3
 800427e:	f7fc fb1f 	bl	80008c0 <__aeabi_f2uiz>
 8004282:	4602      	mov	r2, r0
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004288:	4b14      	ldr	r3, [pc, #80]	@ (80042dc <HAL_RCCEx_GetPLL2ClockFreq+0x304>)
 800428a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800428c:	0e1b      	lsrs	r3, r3, #24
 800428e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004292:	4618      	mov	r0, r3
 8004294:	f7fc f8d0 	bl	8000438 <__aeabi_ui2f>
 8004298:	4603      	mov	r3, r0
 800429a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800429e:	4618      	mov	r0, r3
 80042a0:	f7fc f81a 	bl	80002d8 <__addsf3>
 80042a4:	4603      	mov	r3, r0
 80042a6:	4619      	mov	r1, r3
 80042a8:	69f8      	ldr	r0, [r7, #28]
 80042aa:	f7fc f9d1 	bl	8000650 <__aeabi_fdiv>
 80042ae:	4603      	mov	r3, r0
 80042b0:	4618      	mov	r0, r3
 80042b2:	f7fc fb05 	bl	80008c0 <__aeabi_f2uiz>
 80042b6:	4602      	mov	r2, r0
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80042bc:	e008      	b.n	80042d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2f8>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2200      	movs	r2, #0
 80042c2:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2200      	movs	r2, #0
 80042c8:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	609a      	str	r2, [r3, #8]
}
 80042d0:	bf00      	nop
 80042d2:	3720      	adds	r7, #32
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bdb0      	pop	{r4, r5, r7, pc}
 80042d8:	4a742400 	.word	0x4a742400
 80042dc:	58024400 	.word	0x58024400

080042e0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80042e0:	b5b0      	push	{r4, r5, r7, lr}
 80042e2:	b088      	sub	sp, #32
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80042e8:	4b75      	ldr	r3, [pc, #468]	@ (80044c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e0>)
 80042ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042ec:	f003 0303 	and.w	r3, r3, #3
 80042f0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80042f2:	4b73      	ldr	r3, [pc, #460]	@ (80044c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e0>)
 80042f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042f6:	0d1b      	lsrs	r3, r3, #20
 80042f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80042fc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80042fe:	4b70      	ldr	r3, [pc, #448]	@ (80044c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e0>)
 8004300:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004302:	0a1b      	lsrs	r3, r3, #8
 8004304:	f003 0301 	and.w	r3, r3, #1
 8004308:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800430a:	4b6d      	ldr	r3, [pc, #436]	@ (80044c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e0>)
 800430c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800430e:	08db      	lsrs	r3, r3, #3
 8004310:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004314:	693a      	ldr	r2, [r7, #16]
 8004316:	fb02 f303 	mul.w	r3, r2, r3
 800431a:	4618      	mov	r0, r3
 800431c:	f7fc f88c 	bl	8000438 <__aeabi_ui2f>
 8004320:	4603      	mov	r3, r0
 8004322:	60fb      	str	r3, [r7, #12]

  if (pll3m != 0U)
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	2b00      	cmp	r3, #0
 8004328:	f000 814d 	beq.w	80045c6 <HAL_RCCEx_GetPLL3ClockFreq+0x2e6>
  {
    switch (pllsource)
 800432c:	69bb      	ldr	r3, [r7, #24]
 800432e:	2b02      	cmp	r3, #2
 8004330:	f000 809c 	beq.w	800446c <HAL_RCCEx_GetPLL3ClockFreq+0x18c>
 8004334:	69bb      	ldr	r3, [r7, #24]
 8004336:	2b02      	cmp	r3, #2
 8004338:	f200 80cc 	bhi.w	80044d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1f4>
 800433c:	69bb      	ldr	r3, [r7, #24]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d003      	beq.n	800434a <HAL_RCCEx_GetPLL3ClockFreq+0x6a>
 8004342:	69bb      	ldr	r3, [r7, #24]
 8004344:	2b01      	cmp	r3, #1
 8004346:	d067      	beq.n	8004418 <HAL_RCCEx_GetPLL3ClockFreq+0x138>
 8004348:	e0c4      	b.n	80044d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1f4>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800434a:	4b5d      	ldr	r3, [pc, #372]	@ (80044c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e0>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f003 0320 	and.w	r3, r3, #32
 8004352:	2b00      	cmp	r3, #0
 8004354:	d036      	beq.n	80043c4 <HAL_RCCEx_GetPLL3ClockFreq+0xe4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004356:	4b5a      	ldr	r3, [pc, #360]	@ (80044c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e0>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	08db      	lsrs	r3, r3, #3
 800435c:	f003 0303 	and.w	r3, r3, #3
 8004360:	4a58      	ldr	r2, [pc, #352]	@ (80044c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>)
 8004362:	fa22 f303 	lsr.w	r3, r2, r3
 8004366:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004368:	68b8      	ldr	r0, [r7, #8]
 800436a:	f7fc f865 	bl	8000438 <__aeabi_ui2f>
 800436e:	4604      	mov	r4, r0
 8004370:	6978      	ldr	r0, [r7, #20]
 8004372:	f7fc f861 	bl	8000438 <__aeabi_ui2f>
 8004376:	4603      	mov	r3, r0
 8004378:	4619      	mov	r1, r3
 800437a:	4620      	mov	r0, r4
 800437c:	f7fc f968 	bl	8000650 <__aeabi_fdiv>
 8004380:	4603      	mov	r3, r0
 8004382:	461d      	mov	r5, r3
 8004384:	4b4e      	ldr	r3, [pc, #312]	@ (80044c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e0>)
 8004386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004388:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800438c:	4618      	mov	r0, r3
 800438e:	f7fc f853 	bl	8000438 <__aeabi_ui2f>
 8004392:	4604      	mov	r4, r0
 8004394:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 8004398:	68f8      	ldr	r0, [r7, #12]
 800439a:	f7fc f959 	bl	8000650 <__aeabi_fdiv>
 800439e:	4603      	mov	r3, r0
 80043a0:	4619      	mov	r1, r3
 80043a2:	4620      	mov	r0, r4
 80043a4:	f7fb ff98 	bl	80002d8 <__addsf3>
 80043a8:	4603      	mov	r3, r0
 80043aa:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80043ae:	4618      	mov	r0, r3
 80043b0:	f7fb ff92 	bl	80002d8 <__addsf3>
 80043b4:	4603      	mov	r3, r0
 80043b6:	4619      	mov	r1, r3
 80043b8:	4628      	mov	r0, r5
 80043ba:	f7fc f895 	bl	80004e8 <__aeabi_fmul>
 80043be:	4603      	mov	r3, r0
 80043c0:	61fb      	str	r3, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80043c2:	e0b1      	b.n	8004528 <HAL_RCCEx_GetPLL3ClockFreq+0x248>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80043c4:	6978      	ldr	r0, [r7, #20]
 80043c6:	f7fc f837 	bl	8000438 <__aeabi_ui2f>
 80043ca:	4603      	mov	r3, r0
 80043cc:	4619      	mov	r1, r3
 80043ce:	483e      	ldr	r0, [pc, #248]	@ (80044c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80043d0:	f7fc f93e 	bl	8000650 <__aeabi_fdiv>
 80043d4:	4603      	mov	r3, r0
 80043d6:	461d      	mov	r5, r3
 80043d8:	4b39      	ldr	r3, [pc, #228]	@ (80044c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e0>)
 80043da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043e0:	4618      	mov	r0, r3
 80043e2:	f7fc f829 	bl	8000438 <__aeabi_ui2f>
 80043e6:	4604      	mov	r4, r0
 80043e8:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 80043ec:	68f8      	ldr	r0, [r7, #12]
 80043ee:	f7fc f92f 	bl	8000650 <__aeabi_fdiv>
 80043f2:	4603      	mov	r3, r0
 80043f4:	4619      	mov	r1, r3
 80043f6:	4620      	mov	r0, r4
 80043f8:	f7fb ff6e 	bl	80002d8 <__addsf3>
 80043fc:	4603      	mov	r3, r0
 80043fe:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004402:	4618      	mov	r0, r3
 8004404:	f7fb ff68 	bl	80002d8 <__addsf3>
 8004408:	4603      	mov	r3, r0
 800440a:	4619      	mov	r1, r3
 800440c:	4628      	mov	r0, r5
 800440e:	f7fc f86b 	bl	80004e8 <__aeabi_fmul>
 8004412:	4603      	mov	r3, r0
 8004414:	61fb      	str	r3, [r7, #28]
        break;
 8004416:	e087      	b.n	8004528 <HAL_RCCEx_GetPLL3ClockFreq+0x248>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004418:	6978      	ldr	r0, [r7, #20]
 800441a:	f7fc f80d 	bl	8000438 <__aeabi_ui2f>
 800441e:	4603      	mov	r3, r0
 8004420:	4619      	mov	r1, r3
 8004422:	482a      	ldr	r0, [pc, #168]	@ (80044cc <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>)
 8004424:	f7fc f914 	bl	8000650 <__aeabi_fdiv>
 8004428:	4603      	mov	r3, r0
 800442a:	461d      	mov	r5, r3
 800442c:	4b24      	ldr	r3, [pc, #144]	@ (80044c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e0>)
 800442e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004430:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004434:	4618      	mov	r0, r3
 8004436:	f7fb ffff 	bl	8000438 <__aeabi_ui2f>
 800443a:	4604      	mov	r4, r0
 800443c:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 8004440:	68f8      	ldr	r0, [r7, #12]
 8004442:	f7fc f905 	bl	8000650 <__aeabi_fdiv>
 8004446:	4603      	mov	r3, r0
 8004448:	4619      	mov	r1, r3
 800444a:	4620      	mov	r0, r4
 800444c:	f7fb ff44 	bl	80002d8 <__addsf3>
 8004450:	4603      	mov	r3, r0
 8004452:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004456:	4618      	mov	r0, r3
 8004458:	f7fb ff3e 	bl	80002d8 <__addsf3>
 800445c:	4603      	mov	r3, r0
 800445e:	4619      	mov	r1, r3
 8004460:	4628      	mov	r0, r5
 8004462:	f7fc f841 	bl	80004e8 <__aeabi_fmul>
 8004466:	4603      	mov	r3, r0
 8004468:	61fb      	str	r3, [r7, #28]
        break;
 800446a:	e05d      	b.n	8004528 <HAL_RCCEx_GetPLL3ClockFreq+0x248>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800446c:	6978      	ldr	r0, [r7, #20]
 800446e:	f7fb ffe3 	bl	8000438 <__aeabi_ui2f>
 8004472:	4603      	mov	r3, r0
 8004474:	4619      	mov	r1, r3
 8004476:	4816      	ldr	r0, [pc, #88]	@ (80044d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>)
 8004478:	f7fc f8ea 	bl	8000650 <__aeabi_fdiv>
 800447c:	4603      	mov	r3, r0
 800447e:	461d      	mov	r5, r3
 8004480:	4b0f      	ldr	r3, [pc, #60]	@ (80044c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e0>)
 8004482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004484:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004488:	4618      	mov	r0, r3
 800448a:	f7fb ffd5 	bl	8000438 <__aeabi_ui2f>
 800448e:	4604      	mov	r4, r0
 8004490:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 8004494:	68f8      	ldr	r0, [r7, #12]
 8004496:	f7fc f8db 	bl	8000650 <__aeabi_fdiv>
 800449a:	4603      	mov	r3, r0
 800449c:	4619      	mov	r1, r3
 800449e:	4620      	mov	r0, r4
 80044a0:	f7fb ff1a 	bl	80002d8 <__addsf3>
 80044a4:	4603      	mov	r3, r0
 80044a6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80044aa:	4618      	mov	r0, r3
 80044ac:	f7fb ff14 	bl	80002d8 <__addsf3>
 80044b0:	4603      	mov	r3, r0
 80044b2:	4619      	mov	r1, r3
 80044b4:	4628      	mov	r0, r5
 80044b6:	f7fc f817 	bl	80004e8 <__aeabi_fmul>
 80044ba:	4603      	mov	r3, r0
 80044bc:	61fb      	str	r3, [r7, #28]
        break;
 80044be:	e033      	b.n	8004528 <HAL_RCCEx_GetPLL3ClockFreq+0x248>
 80044c0:	58024400 	.word	0x58024400
 80044c4:	03d09000 	.word	0x03d09000
 80044c8:	4c742400 	.word	0x4c742400
 80044cc:	4a742400 	.word	0x4a742400
 80044d0:	4bb71b00 	.word	0x4bb71b00

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80044d4:	6978      	ldr	r0, [r7, #20]
 80044d6:	f7fb ffaf 	bl	8000438 <__aeabi_ui2f>
 80044da:	4603      	mov	r3, r0
 80044dc:	4619      	mov	r1, r3
 80044de:	4840      	ldr	r0, [pc, #256]	@ (80045e0 <HAL_RCCEx_GetPLL3ClockFreq+0x300>)
 80044e0:	f7fc f8b6 	bl	8000650 <__aeabi_fdiv>
 80044e4:	4603      	mov	r3, r0
 80044e6:	461d      	mov	r5, r3
 80044e8:	4b3e      	ldr	r3, [pc, #248]	@ (80045e4 <HAL_RCCEx_GetPLL3ClockFreq+0x304>)
 80044ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044f0:	4618      	mov	r0, r3
 80044f2:	f7fb ffa1 	bl	8000438 <__aeabi_ui2f>
 80044f6:	4604      	mov	r4, r0
 80044f8:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 80044fc:	68f8      	ldr	r0, [r7, #12]
 80044fe:	f7fc f8a7 	bl	8000650 <__aeabi_fdiv>
 8004502:	4603      	mov	r3, r0
 8004504:	4619      	mov	r1, r3
 8004506:	4620      	mov	r0, r4
 8004508:	f7fb fee6 	bl	80002d8 <__addsf3>
 800450c:	4603      	mov	r3, r0
 800450e:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004512:	4618      	mov	r0, r3
 8004514:	f7fb fee0 	bl	80002d8 <__addsf3>
 8004518:	4603      	mov	r3, r0
 800451a:	4619      	mov	r1, r3
 800451c:	4628      	mov	r0, r5
 800451e:	f7fb ffe3 	bl	80004e8 <__aeabi_fmul>
 8004522:	4603      	mov	r3, r0
 8004524:	61fb      	str	r3, [r7, #28]
        break;
 8004526:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004528:	4b2e      	ldr	r3, [pc, #184]	@ (80045e4 <HAL_RCCEx_GetPLL3ClockFreq+0x304>)
 800452a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800452c:	0a5b      	lsrs	r3, r3, #9
 800452e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004532:	4618      	mov	r0, r3
 8004534:	f7fb ff80 	bl	8000438 <__aeabi_ui2f>
 8004538:	4603      	mov	r3, r0
 800453a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800453e:	4618      	mov	r0, r3
 8004540:	f7fb feca 	bl	80002d8 <__addsf3>
 8004544:	4603      	mov	r3, r0
 8004546:	4619      	mov	r1, r3
 8004548:	69f8      	ldr	r0, [r7, #28]
 800454a:	f7fc f881 	bl	8000650 <__aeabi_fdiv>
 800454e:	4603      	mov	r3, r0
 8004550:	4618      	mov	r0, r3
 8004552:	f7fc f9b5 	bl	80008c0 <__aeabi_f2uiz>
 8004556:	4602      	mov	r2, r0
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800455c:	4b21      	ldr	r3, [pc, #132]	@ (80045e4 <HAL_RCCEx_GetPLL3ClockFreq+0x304>)
 800455e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004560:	0c1b      	lsrs	r3, r3, #16
 8004562:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004566:	4618      	mov	r0, r3
 8004568:	f7fb ff66 	bl	8000438 <__aeabi_ui2f>
 800456c:	4603      	mov	r3, r0
 800456e:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004572:	4618      	mov	r0, r3
 8004574:	f7fb feb0 	bl	80002d8 <__addsf3>
 8004578:	4603      	mov	r3, r0
 800457a:	4619      	mov	r1, r3
 800457c:	69f8      	ldr	r0, [r7, #28]
 800457e:	f7fc f867 	bl	8000650 <__aeabi_fdiv>
 8004582:	4603      	mov	r3, r0
 8004584:	4618      	mov	r0, r3
 8004586:	f7fc f99b 	bl	80008c0 <__aeabi_f2uiz>
 800458a:	4602      	mov	r2, r0
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004590:	4b14      	ldr	r3, [pc, #80]	@ (80045e4 <HAL_RCCEx_GetPLL3ClockFreq+0x304>)
 8004592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004594:	0e1b      	lsrs	r3, r3, #24
 8004596:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800459a:	4618      	mov	r0, r3
 800459c:	f7fb ff4c 	bl	8000438 <__aeabi_ui2f>
 80045a0:	4603      	mov	r3, r0
 80045a2:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80045a6:	4618      	mov	r0, r3
 80045a8:	f7fb fe96 	bl	80002d8 <__addsf3>
 80045ac:	4603      	mov	r3, r0
 80045ae:	4619      	mov	r1, r3
 80045b0:	69f8      	ldr	r0, [r7, #28]
 80045b2:	f7fc f84d 	bl	8000650 <__aeabi_fdiv>
 80045b6:	4603      	mov	r3, r0
 80045b8:	4618      	mov	r0, r3
 80045ba:	f7fc f981 	bl	80008c0 <__aeabi_f2uiz>
 80045be:	4602      	mov	r2, r0
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80045c4:	e008      	b.n	80045d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2f8>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2200      	movs	r2, #0
 80045ca:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2200      	movs	r2, #0
 80045d0:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2200      	movs	r2, #0
 80045d6:	609a      	str	r2, [r3, #8]
}
 80045d8:	bf00      	nop
 80045da:	3720      	adds	r7, #32
 80045dc:	46bd      	mov	sp, r7
 80045de:	bdb0      	pop	{r4, r5, r7, pc}
 80045e0:	4a742400 	.word	0x4a742400
 80045e4:	58024400 	.word	0x58024400

080045e8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b084      	sub	sp, #16
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
 80045f0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80045f2:	2300      	movs	r3, #0
 80045f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80045f6:	4b53      	ldr	r3, [pc, #332]	@ (8004744 <RCCEx_PLL2_Config+0x15c>)
 80045f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045fa:	f003 0303 	and.w	r3, r3, #3
 80045fe:	2b03      	cmp	r3, #3
 8004600:	d101      	bne.n	8004606 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	e099      	b.n	800473a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004606:	4b4f      	ldr	r3, [pc, #316]	@ (8004744 <RCCEx_PLL2_Config+0x15c>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a4e      	ldr	r2, [pc, #312]	@ (8004744 <RCCEx_PLL2_Config+0x15c>)
 800460c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004610:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004612:	f7fd f891 	bl	8001738 <HAL_GetTick>
 8004616:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004618:	e008      	b.n	800462c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800461a:	f7fd f88d 	bl	8001738 <HAL_GetTick>
 800461e:	4602      	mov	r2, r0
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	1ad3      	subs	r3, r2, r3
 8004624:	2b02      	cmp	r3, #2
 8004626:	d901      	bls.n	800462c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004628:	2303      	movs	r3, #3
 800462a:	e086      	b.n	800473a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800462c:	4b45      	ldr	r3, [pc, #276]	@ (8004744 <RCCEx_PLL2_Config+0x15c>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004634:	2b00      	cmp	r3, #0
 8004636:	d1f0      	bne.n	800461a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004638:	4b42      	ldr	r3, [pc, #264]	@ (8004744 <RCCEx_PLL2_Config+0x15c>)
 800463a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800463c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	031b      	lsls	r3, r3, #12
 8004646:	493f      	ldr	r1, [pc, #252]	@ (8004744 <RCCEx_PLL2_Config+0x15c>)
 8004648:	4313      	orrs	r3, r2
 800464a:	628b      	str	r3, [r1, #40]	@ 0x28
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	3b01      	subs	r3, #1
 8004652:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	3b01      	subs	r3, #1
 800465c:	025b      	lsls	r3, r3, #9
 800465e:	b29b      	uxth	r3, r3
 8004660:	431a      	orrs	r2, r3
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	68db      	ldr	r3, [r3, #12]
 8004666:	3b01      	subs	r3, #1
 8004668:	041b      	lsls	r3, r3, #16
 800466a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800466e:	431a      	orrs	r2, r3
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	691b      	ldr	r3, [r3, #16]
 8004674:	3b01      	subs	r3, #1
 8004676:	061b      	lsls	r3, r3, #24
 8004678:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800467c:	4931      	ldr	r1, [pc, #196]	@ (8004744 <RCCEx_PLL2_Config+0x15c>)
 800467e:	4313      	orrs	r3, r2
 8004680:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004682:	4b30      	ldr	r3, [pc, #192]	@ (8004744 <RCCEx_PLL2_Config+0x15c>)
 8004684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004686:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	695b      	ldr	r3, [r3, #20]
 800468e:	492d      	ldr	r1, [pc, #180]	@ (8004744 <RCCEx_PLL2_Config+0x15c>)
 8004690:	4313      	orrs	r3, r2
 8004692:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004694:	4b2b      	ldr	r3, [pc, #172]	@ (8004744 <RCCEx_PLL2_Config+0x15c>)
 8004696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004698:	f023 0220 	bic.w	r2, r3, #32
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	699b      	ldr	r3, [r3, #24]
 80046a0:	4928      	ldr	r1, [pc, #160]	@ (8004744 <RCCEx_PLL2_Config+0x15c>)
 80046a2:	4313      	orrs	r3, r2
 80046a4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80046a6:	4b27      	ldr	r3, [pc, #156]	@ (8004744 <RCCEx_PLL2_Config+0x15c>)
 80046a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046aa:	4a26      	ldr	r2, [pc, #152]	@ (8004744 <RCCEx_PLL2_Config+0x15c>)
 80046ac:	f023 0310 	bic.w	r3, r3, #16
 80046b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80046b2:	4b24      	ldr	r3, [pc, #144]	@ (8004744 <RCCEx_PLL2_Config+0x15c>)
 80046b4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80046b6:	4b24      	ldr	r3, [pc, #144]	@ (8004748 <RCCEx_PLL2_Config+0x160>)
 80046b8:	4013      	ands	r3, r2
 80046ba:	687a      	ldr	r2, [r7, #4]
 80046bc:	69d2      	ldr	r2, [r2, #28]
 80046be:	00d2      	lsls	r2, r2, #3
 80046c0:	4920      	ldr	r1, [pc, #128]	@ (8004744 <RCCEx_PLL2_Config+0x15c>)
 80046c2:	4313      	orrs	r3, r2
 80046c4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80046c6:	4b1f      	ldr	r3, [pc, #124]	@ (8004744 <RCCEx_PLL2_Config+0x15c>)
 80046c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046ca:	4a1e      	ldr	r2, [pc, #120]	@ (8004744 <RCCEx_PLL2_Config+0x15c>)
 80046cc:	f043 0310 	orr.w	r3, r3, #16
 80046d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d106      	bne.n	80046e6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80046d8:	4b1a      	ldr	r3, [pc, #104]	@ (8004744 <RCCEx_PLL2_Config+0x15c>)
 80046da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046dc:	4a19      	ldr	r2, [pc, #100]	@ (8004744 <RCCEx_PLL2_Config+0x15c>)
 80046de:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80046e2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80046e4:	e00f      	b.n	8004706 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	2b01      	cmp	r3, #1
 80046ea:	d106      	bne.n	80046fa <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80046ec:	4b15      	ldr	r3, [pc, #84]	@ (8004744 <RCCEx_PLL2_Config+0x15c>)
 80046ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046f0:	4a14      	ldr	r2, [pc, #80]	@ (8004744 <RCCEx_PLL2_Config+0x15c>)
 80046f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046f6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80046f8:	e005      	b.n	8004706 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80046fa:	4b12      	ldr	r3, [pc, #72]	@ (8004744 <RCCEx_PLL2_Config+0x15c>)
 80046fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046fe:	4a11      	ldr	r2, [pc, #68]	@ (8004744 <RCCEx_PLL2_Config+0x15c>)
 8004700:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004704:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004706:	4b0f      	ldr	r3, [pc, #60]	@ (8004744 <RCCEx_PLL2_Config+0x15c>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a0e      	ldr	r2, [pc, #56]	@ (8004744 <RCCEx_PLL2_Config+0x15c>)
 800470c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004710:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004712:	f7fd f811 	bl	8001738 <HAL_GetTick>
 8004716:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004718:	e008      	b.n	800472c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800471a:	f7fd f80d 	bl	8001738 <HAL_GetTick>
 800471e:	4602      	mov	r2, r0
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	1ad3      	subs	r3, r2, r3
 8004724:	2b02      	cmp	r3, #2
 8004726:	d901      	bls.n	800472c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004728:	2303      	movs	r3, #3
 800472a:	e006      	b.n	800473a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800472c:	4b05      	ldr	r3, [pc, #20]	@ (8004744 <RCCEx_PLL2_Config+0x15c>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004734:	2b00      	cmp	r3, #0
 8004736:	d0f0      	beq.n	800471a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004738:	7bfb      	ldrb	r3, [r7, #15]
}
 800473a:	4618      	mov	r0, r3
 800473c:	3710      	adds	r7, #16
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}
 8004742:	bf00      	nop
 8004744:	58024400 	.word	0x58024400
 8004748:	ffff0007 	.word	0xffff0007

0800474c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b084      	sub	sp, #16
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
 8004754:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004756:	2300      	movs	r3, #0
 8004758:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800475a:	4b53      	ldr	r3, [pc, #332]	@ (80048a8 <RCCEx_PLL3_Config+0x15c>)
 800475c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800475e:	f003 0303 	and.w	r3, r3, #3
 8004762:	2b03      	cmp	r3, #3
 8004764:	d101      	bne.n	800476a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	e099      	b.n	800489e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800476a:	4b4f      	ldr	r3, [pc, #316]	@ (80048a8 <RCCEx_PLL3_Config+0x15c>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a4e      	ldr	r2, [pc, #312]	@ (80048a8 <RCCEx_PLL3_Config+0x15c>)
 8004770:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004774:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004776:	f7fc ffdf 	bl	8001738 <HAL_GetTick>
 800477a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800477c:	e008      	b.n	8004790 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800477e:	f7fc ffdb 	bl	8001738 <HAL_GetTick>
 8004782:	4602      	mov	r2, r0
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	1ad3      	subs	r3, r2, r3
 8004788:	2b02      	cmp	r3, #2
 800478a:	d901      	bls.n	8004790 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800478c:	2303      	movs	r3, #3
 800478e:	e086      	b.n	800489e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004790:	4b45      	ldr	r3, [pc, #276]	@ (80048a8 <RCCEx_PLL3_Config+0x15c>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004798:	2b00      	cmp	r3, #0
 800479a:	d1f0      	bne.n	800477e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800479c:	4b42      	ldr	r3, [pc, #264]	@ (80048a8 <RCCEx_PLL3_Config+0x15c>)
 800479e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047a0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	051b      	lsls	r3, r3, #20
 80047aa:	493f      	ldr	r1, [pc, #252]	@ (80048a8 <RCCEx_PLL3_Config+0x15c>)
 80047ac:	4313      	orrs	r3, r2
 80047ae:	628b      	str	r3, [r1, #40]	@ 0x28
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	3b01      	subs	r3, #1
 80047b6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	3b01      	subs	r3, #1
 80047c0:	025b      	lsls	r3, r3, #9
 80047c2:	b29b      	uxth	r3, r3
 80047c4:	431a      	orrs	r2, r3
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	3b01      	subs	r3, #1
 80047cc:	041b      	lsls	r3, r3, #16
 80047ce:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80047d2:	431a      	orrs	r2, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	691b      	ldr	r3, [r3, #16]
 80047d8:	3b01      	subs	r3, #1
 80047da:	061b      	lsls	r3, r3, #24
 80047dc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80047e0:	4931      	ldr	r1, [pc, #196]	@ (80048a8 <RCCEx_PLL3_Config+0x15c>)
 80047e2:	4313      	orrs	r3, r2
 80047e4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80047e6:	4b30      	ldr	r3, [pc, #192]	@ (80048a8 <RCCEx_PLL3_Config+0x15c>)
 80047e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047ea:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	695b      	ldr	r3, [r3, #20]
 80047f2:	492d      	ldr	r1, [pc, #180]	@ (80048a8 <RCCEx_PLL3_Config+0x15c>)
 80047f4:	4313      	orrs	r3, r2
 80047f6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80047f8:	4b2b      	ldr	r3, [pc, #172]	@ (80048a8 <RCCEx_PLL3_Config+0x15c>)
 80047fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047fc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	699b      	ldr	r3, [r3, #24]
 8004804:	4928      	ldr	r1, [pc, #160]	@ (80048a8 <RCCEx_PLL3_Config+0x15c>)
 8004806:	4313      	orrs	r3, r2
 8004808:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800480a:	4b27      	ldr	r3, [pc, #156]	@ (80048a8 <RCCEx_PLL3_Config+0x15c>)
 800480c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800480e:	4a26      	ldr	r2, [pc, #152]	@ (80048a8 <RCCEx_PLL3_Config+0x15c>)
 8004810:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004814:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004816:	4b24      	ldr	r3, [pc, #144]	@ (80048a8 <RCCEx_PLL3_Config+0x15c>)
 8004818:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800481a:	4b24      	ldr	r3, [pc, #144]	@ (80048ac <RCCEx_PLL3_Config+0x160>)
 800481c:	4013      	ands	r3, r2
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	69d2      	ldr	r2, [r2, #28]
 8004822:	00d2      	lsls	r2, r2, #3
 8004824:	4920      	ldr	r1, [pc, #128]	@ (80048a8 <RCCEx_PLL3_Config+0x15c>)
 8004826:	4313      	orrs	r3, r2
 8004828:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800482a:	4b1f      	ldr	r3, [pc, #124]	@ (80048a8 <RCCEx_PLL3_Config+0x15c>)
 800482c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800482e:	4a1e      	ldr	r2, [pc, #120]	@ (80048a8 <RCCEx_PLL3_Config+0x15c>)
 8004830:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004834:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d106      	bne.n	800484a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800483c:	4b1a      	ldr	r3, [pc, #104]	@ (80048a8 <RCCEx_PLL3_Config+0x15c>)
 800483e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004840:	4a19      	ldr	r2, [pc, #100]	@ (80048a8 <RCCEx_PLL3_Config+0x15c>)
 8004842:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004846:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004848:	e00f      	b.n	800486a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	2b01      	cmp	r3, #1
 800484e:	d106      	bne.n	800485e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004850:	4b15      	ldr	r3, [pc, #84]	@ (80048a8 <RCCEx_PLL3_Config+0x15c>)
 8004852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004854:	4a14      	ldr	r2, [pc, #80]	@ (80048a8 <RCCEx_PLL3_Config+0x15c>)
 8004856:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800485a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800485c:	e005      	b.n	800486a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800485e:	4b12      	ldr	r3, [pc, #72]	@ (80048a8 <RCCEx_PLL3_Config+0x15c>)
 8004860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004862:	4a11      	ldr	r2, [pc, #68]	@ (80048a8 <RCCEx_PLL3_Config+0x15c>)
 8004864:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004868:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800486a:	4b0f      	ldr	r3, [pc, #60]	@ (80048a8 <RCCEx_PLL3_Config+0x15c>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a0e      	ldr	r2, [pc, #56]	@ (80048a8 <RCCEx_PLL3_Config+0x15c>)
 8004870:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004874:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004876:	f7fc ff5f 	bl	8001738 <HAL_GetTick>
 800487a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800487c:	e008      	b.n	8004890 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800487e:	f7fc ff5b 	bl	8001738 <HAL_GetTick>
 8004882:	4602      	mov	r2, r0
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	1ad3      	subs	r3, r2, r3
 8004888:	2b02      	cmp	r3, #2
 800488a:	d901      	bls.n	8004890 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800488c:	2303      	movs	r3, #3
 800488e:	e006      	b.n	800489e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004890:	4b05      	ldr	r3, [pc, #20]	@ (80048a8 <RCCEx_PLL3_Config+0x15c>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004898:	2b00      	cmp	r3, #0
 800489a:	d0f0      	beq.n	800487e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800489c:	7bfb      	ldrb	r3, [r7, #15]
}
 800489e:	4618      	mov	r0, r3
 80048a0:	3710      	adds	r7, #16
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}
 80048a6:	bf00      	nop
 80048a8:	58024400 	.word	0x58024400
 80048ac:	ffff0007 	.word	0xffff0007

080048b0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b08a      	sub	sp, #40	@ 0x28
 80048b4:	af02      	add	r7, sp, #8
 80048b6:	60f8      	str	r0, [r7, #12]
 80048b8:	60b9      	str	r1, [r7, #8]
 80048ba:	603b      	str	r3, [r7, #0]
 80048bc:	4613      	mov	r3, r2
 80048be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048c6:	2b20      	cmp	r3, #32
 80048c8:	d17b      	bne.n	80049c2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d002      	beq.n	80048d6 <HAL_UART_Transmit+0x26>
 80048d0:	88fb      	ldrh	r3, [r7, #6]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d101      	bne.n	80048da <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80048d6:	2301      	movs	r3, #1
 80048d8:	e074      	b.n	80049c4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	2200      	movs	r2, #0
 80048de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2221      	movs	r2, #33	@ 0x21
 80048e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80048ea:	f7fc ff25 	bl	8001738 <HAL_GetTick>
 80048ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	88fa      	ldrh	r2, [r7, #6]
 80048f4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	88fa      	ldrh	r2, [r7, #6]
 80048fc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	689b      	ldr	r3, [r3, #8]
 8004904:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004908:	d108      	bne.n	800491c <HAL_UART_Transmit+0x6c>
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	691b      	ldr	r3, [r3, #16]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d104      	bne.n	800491c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004912:	2300      	movs	r3, #0
 8004914:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	61bb      	str	r3, [r7, #24]
 800491a:	e003      	b.n	8004924 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800491c:	68bb      	ldr	r3, [r7, #8]
 800491e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004920:	2300      	movs	r3, #0
 8004922:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004924:	e030      	b.n	8004988 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	9300      	str	r3, [sp, #0]
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	2200      	movs	r2, #0
 800492e:	2180      	movs	r1, #128	@ 0x80
 8004930:	68f8      	ldr	r0, [r7, #12]
 8004932:	f001 f804 	bl	800593e <UART_WaitOnFlagUntilTimeout>
 8004936:	4603      	mov	r3, r0
 8004938:	2b00      	cmp	r3, #0
 800493a:	d005      	beq.n	8004948 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2220      	movs	r2, #32
 8004940:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004944:	2303      	movs	r3, #3
 8004946:	e03d      	b.n	80049c4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004948:	69fb      	ldr	r3, [r7, #28]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d10b      	bne.n	8004966 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800494e:	69bb      	ldr	r3, [r7, #24]
 8004950:	881b      	ldrh	r3, [r3, #0]
 8004952:	461a      	mov	r2, r3
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800495c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800495e:	69bb      	ldr	r3, [r7, #24]
 8004960:	3302      	adds	r3, #2
 8004962:	61bb      	str	r3, [r7, #24]
 8004964:	e007      	b.n	8004976 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004966:	69fb      	ldr	r3, [r7, #28]
 8004968:	781a      	ldrb	r2, [r3, #0]
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004970:	69fb      	ldr	r3, [r7, #28]
 8004972:	3301      	adds	r3, #1
 8004974:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800497c:	b29b      	uxth	r3, r3
 800497e:	3b01      	subs	r3, #1
 8004980:	b29a      	uxth	r2, r3
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800498e:	b29b      	uxth	r3, r3
 8004990:	2b00      	cmp	r3, #0
 8004992:	d1c8      	bne.n	8004926 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	9300      	str	r3, [sp, #0]
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	2200      	movs	r2, #0
 800499c:	2140      	movs	r1, #64	@ 0x40
 800499e:	68f8      	ldr	r0, [r7, #12]
 80049a0:	f000 ffcd 	bl	800593e <UART_WaitOnFlagUntilTimeout>
 80049a4:	4603      	mov	r3, r0
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d005      	beq.n	80049b6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2220      	movs	r2, #32
 80049ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80049b2:	2303      	movs	r3, #3
 80049b4:	e006      	b.n	80049c4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2220      	movs	r2, #32
 80049ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80049be:	2300      	movs	r3, #0
 80049c0:	e000      	b.n	80049c4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80049c2:	2302      	movs	r3, #2
  }
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3720      	adds	r7, #32
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bd80      	pop	{r7, pc}

080049cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049d0:	b092      	sub	sp, #72	@ 0x48
 80049d2:	af00      	add	r7, sp, #0
 80049d4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80049d6:	2300      	movs	r3, #0
 80049d8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	689a      	ldr	r2, [r3, #8]
 80049e0:	697b      	ldr	r3, [r7, #20]
 80049e2:	691b      	ldr	r3, [r3, #16]
 80049e4:	431a      	orrs	r2, r3
 80049e6:	697b      	ldr	r3, [r7, #20]
 80049e8:	695b      	ldr	r3, [r3, #20]
 80049ea:	431a      	orrs	r2, r3
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	69db      	ldr	r3, [r3, #28]
 80049f0:	4313      	orrs	r3, r2
 80049f2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	681a      	ldr	r2, [r3, #0]
 80049fa:	4bbe      	ldr	r3, [pc, #760]	@ (8004cf4 <UART_SetConfig+0x328>)
 80049fc:	4013      	ands	r3, r2
 80049fe:	697a      	ldr	r2, [r7, #20]
 8004a00:	6812      	ldr	r2, [r2, #0]
 8004a02:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004a04:	430b      	orrs	r3, r1
 8004a06:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	68da      	ldr	r2, [r3, #12]
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	430a      	orrs	r2, r1
 8004a1c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	699b      	ldr	r3, [r3, #24]
 8004a22:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4ab3      	ldr	r2, [pc, #716]	@ (8004cf8 <UART_SetConfig+0x32c>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d004      	beq.n	8004a38 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	6a1b      	ldr	r3, [r3, #32]
 8004a32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a34:	4313      	orrs	r3, r2
 8004a36:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	689a      	ldr	r2, [r3, #8]
 8004a3e:	4baf      	ldr	r3, [pc, #700]	@ (8004cfc <UART_SetConfig+0x330>)
 8004a40:	4013      	ands	r3, r2
 8004a42:	697a      	ldr	r2, [r7, #20]
 8004a44:	6812      	ldr	r2, [r2, #0]
 8004a46:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004a48:	430b      	orrs	r3, r1
 8004a4a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a52:	f023 010f 	bic.w	r1, r3, #15
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	430a      	orrs	r2, r1
 8004a60:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4aa6      	ldr	r2, [pc, #664]	@ (8004d00 <UART_SetConfig+0x334>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d177      	bne.n	8004b5c <UART_SetConfig+0x190>
 8004a6c:	4ba5      	ldr	r3, [pc, #660]	@ (8004d04 <UART_SetConfig+0x338>)
 8004a6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a70:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004a74:	2b28      	cmp	r3, #40	@ 0x28
 8004a76:	d86d      	bhi.n	8004b54 <UART_SetConfig+0x188>
 8004a78:	a201      	add	r2, pc, #4	@ (adr r2, 8004a80 <UART_SetConfig+0xb4>)
 8004a7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a7e:	bf00      	nop
 8004a80:	08004b25 	.word	0x08004b25
 8004a84:	08004b55 	.word	0x08004b55
 8004a88:	08004b55 	.word	0x08004b55
 8004a8c:	08004b55 	.word	0x08004b55
 8004a90:	08004b55 	.word	0x08004b55
 8004a94:	08004b55 	.word	0x08004b55
 8004a98:	08004b55 	.word	0x08004b55
 8004a9c:	08004b55 	.word	0x08004b55
 8004aa0:	08004b2d 	.word	0x08004b2d
 8004aa4:	08004b55 	.word	0x08004b55
 8004aa8:	08004b55 	.word	0x08004b55
 8004aac:	08004b55 	.word	0x08004b55
 8004ab0:	08004b55 	.word	0x08004b55
 8004ab4:	08004b55 	.word	0x08004b55
 8004ab8:	08004b55 	.word	0x08004b55
 8004abc:	08004b55 	.word	0x08004b55
 8004ac0:	08004b35 	.word	0x08004b35
 8004ac4:	08004b55 	.word	0x08004b55
 8004ac8:	08004b55 	.word	0x08004b55
 8004acc:	08004b55 	.word	0x08004b55
 8004ad0:	08004b55 	.word	0x08004b55
 8004ad4:	08004b55 	.word	0x08004b55
 8004ad8:	08004b55 	.word	0x08004b55
 8004adc:	08004b55 	.word	0x08004b55
 8004ae0:	08004b3d 	.word	0x08004b3d
 8004ae4:	08004b55 	.word	0x08004b55
 8004ae8:	08004b55 	.word	0x08004b55
 8004aec:	08004b55 	.word	0x08004b55
 8004af0:	08004b55 	.word	0x08004b55
 8004af4:	08004b55 	.word	0x08004b55
 8004af8:	08004b55 	.word	0x08004b55
 8004afc:	08004b55 	.word	0x08004b55
 8004b00:	08004b45 	.word	0x08004b45
 8004b04:	08004b55 	.word	0x08004b55
 8004b08:	08004b55 	.word	0x08004b55
 8004b0c:	08004b55 	.word	0x08004b55
 8004b10:	08004b55 	.word	0x08004b55
 8004b14:	08004b55 	.word	0x08004b55
 8004b18:	08004b55 	.word	0x08004b55
 8004b1c:	08004b55 	.word	0x08004b55
 8004b20:	08004b4d 	.word	0x08004b4d
 8004b24:	2301      	movs	r3, #1
 8004b26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b2a:	e326      	b.n	800517a <UART_SetConfig+0x7ae>
 8004b2c:	2304      	movs	r3, #4
 8004b2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b32:	e322      	b.n	800517a <UART_SetConfig+0x7ae>
 8004b34:	2308      	movs	r3, #8
 8004b36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b3a:	e31e      	b.n	800517a <UART_SetConfig+0x7ae>
 8004b3c:	2310      	movs	r3, #16
 8004b3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b42:	e31a      	b.n	800517a <UART_SetConfig+0x7ae>
 8004b44:	2320      	movs	r3, #32
 8004b46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b4a:	e316      	b.n	800517a <UART_SetConfig+0x7ae>
 8004b4c:	2340      	movs	r3, #64	@ 0x40
 8004b4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b52:	e312      	b.n	800517a <UART_SetConfig+0x7ae>
 8004b54:	2380      	movs	r3, #128	@ 0x80
 8004b56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b5a:	e30e      	b.n	800517a <UART_SetConfig+0x7ae>
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a69      	ldr	r2, [pc, #420]	@ (8004d08 <UART_SetConfig+0x33c>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d130      	bne.n	8004bc8 <UART_SetConfig+0x1fc>
 8004b66:	4b67      	ldr	r3, [pc, #412]	@ (8004d04 <UART_SetConfig+0x338>)
 8004b68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b6a:	f003 0307 	and.w	r3, r3, #7
 8004b6e:	2b05      	cmp	r3, #5
 8004b70:	d826      	bhi.n	8004bc0 <UART_SetConfig+0x1f4>
 8004b72:	a201      	add	r2, pc, #4	@ (adr r2, 8004b78 <UART_SetConfig+0x1ac>)
 8004b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b78:	08004b91 	.word	0x08004b91
 8004b7c:	08004b99 	.word	0x08004b99
 8004b80:	08004ba1 	.word	0x08004ba1
 8004b84:	08004ba9 	.word	0x08004ba9
 8004b88:	08004bb1 	.word	0x08004bb1
 8004b8c:	08004bb9 	.word	0x08004bb9
 8004b90:	2300      	movs	r3, #0
 8004b92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b96:	e2f0      	b.n	800517a <UART_SetConfig+0x7ae>
 8004b98:	2304      	movs	r3, #4
 8004b9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b9e:	e2ec      	b.n	800517a <UART_SetConfig+0x7ae>
 8004ba0:	2308      	movs	r3, #8
 8004ba2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ba6:	e2e8      	b.n	800517a <UART_SetConfig+0x7ae>
 8004ba8:	2310      	movs	r3, #16
 8004baa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bae:	e2e4      	b.n	800517a <UART_SetConfig+0x7ae>
 8004bb0:	2320      	movs	r3, #32
 8004bb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bb6:	e2e0      	b.n	800517a <UART_SetConfig+0x7ae>
 8004bb8:	2340      	movs	r3, #64	@ 0x40
 8004bba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bbe:	e2dc      	b.n	800517a <UART_SetConfig+0x7ae>
 8004bc0:	2380      	movs	r3, #128	@ 0x80
 8004bc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bc6:	e2d8      	b.n	800517a <UART_SetConfig+0x7ae>
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a4f      	ldr	r2, [pc, #316]	@ (8004d0c <UART_SetConfig+0x340>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d130      	bne.n	8004c34 <UART_SetConfig+0x268>
 8004bd2:	4b4c      	ldr	r3, [pc, #304]	@ (8004d04 <UART_SetConfig+0x338>)
 8004bd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bd6:	f003 0307 	and.w	r3, r3, #7
 8004bda:	2b05      	cmp	r3, #5
 8004bdc:	d826      	bhi.n	8004c2c <UART_SetConfig+0x260>
 8004bde:	a201      	add	r2, pc, #4	@ (adr r2, 8004be4 <UART_SetConfig+0x218>)
 8004be0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004be4:	08004bfd 	.word	0x08004bfd
 8004be8:	08004c05 	.word	0x08004c05
 8004bec:	08004c0d 	.word	0x08004c0d
 8004bf0:	08004c15 	.word	0x08004c15
 8004bf4:	08004c1d 	.word	0x08004c1d
 8004bf8:	08004c25 	.word	0x08004c25
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c02:	e2ba      	b.n	800517a <UART_SetConfig+0x7ae>
 8004c04:	2304      	movs	r3, #4
 8004c06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c0a:	e2b6      	b.n	800517a <UART_SetConfig+0x7ae>
 8004c0c:	2308      	movs	r3, #8
 8004c0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c12:	e2b2      	b.n	800517a <UART_SetConfig+0x7ae>
 8004c14:	2310      	movs	r3, #16
 8004c16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c1a:	e2ae      	b.n	800517a <UART_SetConfig+0x7ae>
 8004c1c:	2320      	movs	r3, #32
 8004c1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c22:	e2aa      	b.n	800517a <UART_SetConfig+0x7ae>
 8004c24:	2340      	movs	r3, #64	@ 0x40
 8004c26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c2a:	e2a6      	b.n	800517a <UART_SetConfig+0x7ae>
 8004c2c:	2380      	movs	r3, #128	@ 0x80
 8004c2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c32:	e2a2      	b.n	800517a <UART_SetConfig+0x7ae>
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a35      	ldr	r2, [pc, #212]	@ (8004d10 <UART_SetConfig+0x344>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d130      	bne.n	8004ca0 <UART_SetConfig+0x2d4>
 8004c3e:	4b31      	ldr	r3, [pc, #196]	@ (8004d04 <UART_SetConfig+0x338>)
 8004c40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c42:	f003 0307 	and.w	r3, r3, #7
 8004c46:	2b05      	cmp	r3, #5
 8004c48:	d826      	bhi.n	8004c98 <UART_SetConfig+0x2cc>
 8004c4a:	a201      	add	r2, pc, #4	@ (adr r2, 8004c50 <UART_SetConfig+0x284>)
 8004c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c50:	08004c69 	.word	0x08004c69
 8004c54:	08004c71 	.word	0x08004c71
 8004c58:	08004c79 	.word	0x08004c79
 8004c5c:	08004c81 	.word	0x08004c81
 8004c60:	08004c89 	.word	0x08004c89
 8004c64:	08004c91 	.word	0x08004c91
 8004c68:	2300      	movs	r3, #0
 8004c6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c6e:	e284      	b.n	800517a <UART_SetConfig+0x7ae>
 8004c70:	2304      	movs	r3, #4
 8004c72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c76:	e280      	b.n	800517a <UART_SetConfig+0x7ae>
 8004c78:	2308      	movs	r3, #8
 8004c7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c7e:	e27c      	b.n	800517a <UART_SetConfig+0x7ae>
 8004c80:	2310      	movs	r3, #16
 8004c82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c86:	e278      	b.n	800517a <UART_SetConfig+0x7ae>
 8004c88:	2320      	movs	r3, #32
 8004c8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c8e:	e274      	b.n	800517a <UART_SetConfig+0x7ae>
 8004c90:	2340      	movs	r3, #64	@ 0x40
 8004c92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c96:	e270      	b.n	800517a <UART_SetConfig+0x7ae>
 8004c98:	2380      	movs	r3, #128	@ 0x80
 8004c9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c9e:	e26c      	b.n	800517a <UART_SetConfig+0x7ae>
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a1b      	ldr	r2, [pc, #108]	@ (8004d14 <UART_SetConfig+0x348>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d142      	bne.n	8004d30 <UART_SetConfig+0x364>
 8004caa:	4b16      	ldr	r3, [pc, #88]	@ (8004d04 <UART_SetConfig+0x338>)
 8004cac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cae:	f003 0307 	and.w	r3, r3, #7
 8004cb2:	2b05      	cmp	r3, #5
 8004cb4:	d838      	bhi.n	8004d28 <UART_SetConfig+0x35c>
 8004cb6:	a201      	add	r2, pc, #4	@ (adr r2, 8004cbc <UART_SetConfig+0x2f0>)
 8004cb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cbc:	08004cd5 	.word	0x08004cd5
 8004cc0:	08004cdd 	.word	0x08004cdd
 8004cc4:	08004ce5 	.word	0x08004ce5
 8004cc8:	08004ced 	.word	0x08004ced
 8004ccc:	08004d19 	.word	0x08004d19
 8004cd0:	08004d21 	.word	0x08004d21
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cda:	e24e      	b.n	800517a <UART_SetConfig+0x7ae>
 8004cdc:	2304      	movs	r3, #4
 8004cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ce2:	e24a      	b.n	800517a <UART_SetConfig+0x7ae>
 8004ce4:	2308      	movs	r3, #8
 8004ce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cea:	e246      	b.n	800517a <UART_SetConfig+0x7ae>
 8004cec:	2310      	movs	r3, #16
 8004cee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cf2:	e242      	b.n	800517a <UART_SetConfig+0x7ae>
 8004cf4:	cfff69f3 	.word	0xcfff69f3
 8004cf8:	58000c00 	.word	0x58000c00
 8004cfc:	11fff4ff 	.word	0x11fff4ff
 8004d00:	40011000 	.word	0x40011000
 8004d04:	58024400 	.word	0x58024400
 8004d08:	40004400 	.word	0x40004400
 8004d0c:	40004800 	.word	0x40004800
 8004d10:	40004c00 	.word	0x40004c00
 8004d14:	40005000 	.word	0x40005000
 8004d18:	2320      	movs	r3, #32
 8004d1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d1e:	e22c      	b.n	800517a <UART_SetConfig+0x7ae>
 8004d20:	2340      	movs	r3, #64	@ 0x40
 8004d22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d26:	e228      	b.n	800517a <UART_SetConfig+0x7ae>
 8004d28:	2380      	movs	r3, #128	@ 0x80
 8004d2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d2e:	e224      	b.n	800517a <UART_SetConfig+0x7ae>
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4ab1      	ldr	r2, [pc, #708]	@ (8004ffc <UART_SetConfig+0x630>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d176      	bne.n	8004e28 <UART_SetConfig+0x45c>
 8004d3a:	4bb1      	ldr	r3, [pc, #708]	@ (8005000 <UART_SetConfig+0x634>)
 8004d3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d3e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d42:	2b28      	cmp	r3, #40	@ 0x28
 8004d44:	d86c      	bhi.n	8004e20 <UART_SetConfig+0x454>
 8004d46:	a201      	add	r2, pc, #4	@ (adr r2, 8004d4c <UART_SetConfig+0x380>)
 8004d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d4c:	08004df1 	.word	0x08004df1
 8004d50:	08004e21 	.word	0x08004e21
 8004d54:	08004e21 	.word	0x08004e21
 8004d58:	08004e21 	.word	0x08004e21
 8004d5c:	08004e21 	.word	0x08004e21
 8004d60:	08004e21 	.word	0x08004e21
 8004d64:	08004e21 	.word	0x08004e21
 8004d68:	08004e21 	.word	0x08004e21
 8004d6c:	08004df9 	.word	0x08004df9
 8004d70:	08004e21 	.word	0x08004e21
 8004d74:	08004e21 	.word	0x08004e21
 8004d78:	08004e21 	.word	0x08004e21
 8004d7c:	08004e21 	.word	0x08004e21
 8004d80:	08004e21 	.word	0x08004e21
 8004d84:	08004e21 	.word	0x08004e21
 8004d88:	08004e21 	.word	0x08004e21
 8004d8c:	08004e01 	.word	0x08004e01
 8004d90:	08004e21 	.word	0x08004e21
 8004d94:	08004e21 	.word	0x08004e21
 8004d98:	08004e21 	.word	0x08004e21
 8004d9c:	08004e21 	.word	0x08004e21
 8004da0:	08004e21 	.word	0x08004e21
 8004da4:	08004e21 	.word	0x08004e21
 8004da8:	08004e21 	.word	0x08004e21
 8004dac:	08004e09 	.word	0x08004e09
 8004db0:	08004e21 	.word	0x08004e21
 8004db4:	08004e21 	.word	0x08004e21
 8004db8:	08004e21 	.word	0x08004e21
 8004dbc:	08004e21 	.word	0x08004e21
 8004dc0:	08004e21 	.word	0x08004e21
 8004dc4:	08004e21 	.word	0x08004e21
 8004dc8:	08004e21 	.word	0x08004e21
 8004dcc:	08004e11 	.word	0x08004e11
 8004dd0:	08004e21 	.word	0x08004e21
 8004dd4:	08004e21 	.word	0x08004e21
 8004dd8:	08004e21 	.word	0x08004e21
 8004ddc:	08004e21 	.word	0x08004e21
 8004de0:	08004e21 	.word	0x08004e21
 8004de4:	08004e21 	.word	0x08004e21
 8004de8:	08004e21 	.word	0x08004e21
 8004dec:	08004e19 	.word	0x08004e19
 8004df0:	2301      	movs	r3, #1
 8004df2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004df6:	e1c0      	b.n	800517a <UART_SetConfig+0x7ae>
 8004df8:	2304      	movs	r3, #4
 8004dfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004dfe:	e1bc      	b.n	800517a <UART_SetConfig+0x7ae>
 8004e00:	2308      	movs	r3, #8
 8004e02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e06:	e1b8      	b.n	800517a <UART_SetConfig+0x7ae>
 8004e08:	2310      	movs	r3, #16
 8004e0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e0e:	e1b4      	b.n	800517a <UART_SetConfig+0x7ae>
 8004e10:	2320      	movs	r3, #32
 8004e12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e16:	e1b0      	b.n	800517a <UART_SetConfig+0x7ae>
 8004e18:	2340      	movs	r3, #64	@ 0x40
 8004e1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e1e:	e1ac      	b.n	800517a <UART_SetConfig+0x7ae>
 8004e20:	2380      	movs	r3, #128	@ 0x80
 8004e22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e26:	e1a8      	b.n	800517a <UART_SetConfig+0x7ae>
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a75      	ldr	r2, [pc, #468]	@ (8005004 <UART_SetConfig+0x638>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d130      	bne.n	8004e94 <UART_SetConfig+0x4c8>
 8004e32:	4b73      	ldr	r3, [pc, #460]	@ (8005000 <UART_SetConfig+0x634>)
 8004e34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e36:	f003 0307 	and.w	r3, r3, #7
 8004e3a:	2b05      	cmp	r3, #5
 8004e3c:	d826      	bhi.n	8004e8c <UART_SetConfig+0x4c0>
 8004e3e:	a201      	add	r2, pc, #4	@ (adr r2, 8004e44 <UART_SetConfig+0x478>)
 8004e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e44:	08004e5d 	.word	0x08004e5d
 8004e48:	08004e65 	.word	0x08004e65
 8004e4c:	08004e6d 	.word	0x08004e6d
 8004e50:	08004e75 	.word	0x08004e75
 8004e54:	08004e7d 	.word	0x08004e7d
 8004e58:	08004e85 	.word	0x08004e85
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e62:	e18a      	b.n	800517a <UART_SetConfig+0x7ae>
 8004e64:	2304      	movs	r3, #4
 8004e66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e6a:	e186      	b.n	800517a <UART_SetConfig+0x7ae>
 8004e6c:	2308      	movs	r3, #8
 8004e6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e72:	e182      	b.n	800517a <UART_SetConfig+0x7ae>
 8004e74:	2310      	movs	r3, #16
 8004e76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e7a:	e17e      	b.n	800517a <UART_SetConfig+0x7ae>
 8004e7c:	2320      	movs	r3, #32
 8004e7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e82:	e17a      	b.n	800517a <UART_SetConfig+0x7ae>
 8004e84:	2340      	movs	r3, #64	@ 0x40
 8004e86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e8a:	e176      	b.n	800517a <UART_SetConfig+0x7ae>
 8004e8c:	2380      	movs	r3, #128	@ 0x80
 8004e8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e92:	e172      	b.n	800517a <UART_SetConfig+0x7ae>
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a5b      	ldr	r2, [pc, #364]	@ (8005008 <UART_SetConfig+0x63c>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d130      	bne.n	8004f00 <UART_SetConfig+0x534>
 8004e9e:	4b58      	ldr	r3, [pc, #352]	@ (8005000 <UART_SetConfig+0x634>)
 8004ea0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ea2:	f003 0307 	and.w	r3, r3, #7
 8004ea6:	2b05      	cmp	r3, #5
 8004ea8:	d826      	bhi.n	8004ef8 <UART_SetConfig+0x52c>
 8004eaa:	a201      	add	r2, pc, #4	@ (adr r2, 8004eb0 <UART_SetConfig+0x4e4>)
 8004eac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eb0:	08004ec9 	.word	0x08004ec9
 8004eb4:	08004ed1 	.word	0x08004ed1
 8004eb8:	08004ed9 	.word	0x08004ed9
 8004ebc:	08004ee1 	.word	0x08004ee1
 8004ec0:	08004ee9 	.word	0x08004ee9
 8004ec4:	08004ef1 	.word	0x08004ef1
 8004ec8:	2300      	movs	r3, #0
 8004eca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ece:	e154      	b.n	800517a <UART_SetConfig+0x7ae>
 8004ed0:	2304      	movs	r3, #4
 8004ed2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ed6:	e150      	b.n	800517a <UART_SetConfig+0x7ae>
 8004ed8:	2308      	movs	r3, #8
 8004eda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ede:	e14c      	b.n	800517a <UART_SetConfig+0x7ae>
 8004ee0:	2310      	movs	r3, #16
 8004ee2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ee6:	e148      	b.n	800517a <UART_SetConfig+0x7ae>
 8004ee8:	2320      	movs	r3, #32
 8004eea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004eee:	e144      	b.n	800517a <UART_SetConfig+0x7ae>
 8004ef0:	2340      	movs	r3, #64	@ 0x40
 8004ef2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ef6:	e140      	b.n	800517a <UART_SetConfig+0x7ae>
 8004ef8:	2380      	movs	r3, #128	@ 0x80
 8004efa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004efe:	e13c      	b.n	800517a <UART_SetConfig+0x7ae>
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a41      	ldr	r2, [pc, #260]	@ (800500c <UART_SetConfig+0x640>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	f040 8082 	bne.w	8005010 <UART_SetConfig+0x644>
 8004f0c:	4b3c      	ldr	r3, [pc, #240]	@ (8005000 <UART_SetConfig+0x634>)
 8004f0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f10:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004f14:	2b28      	cmp	r3, #40	@ 0x28
 8004f16:	d86d      	bhi.n	8004ff4 <UART_SetConfig+0x628>
 8004f18:	a201      	add	r2, pc, #4	@ (adr r2, 8004f20 <UART_SetConfig+0x554>)
 8004f1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f1e:	bf00      	nop
 8004f20:	08004fc5 	.word	0x08004fc5
 8004f24:	08004ff5 	.word	0x08004ff5
 8004f28:	08004ff5 	.word	0x08004ff5
 8004f2c:	08004ff5 	.word	0x08004ff5
 8004f30:	08004ff5 	.word	0x08004ff5
 8004f34:	08004ff5 	.word	0x08004ff5
 8004f38:	08004ff5 	.word	0x08004ff5
 8004f3c:	08004ff5 	.word	0x08004ff5
 8004f40:	08004fcd 	.word	0x08004fcd
 8004f44:	08004ff5 	.word	0x08004ff5
 8004f48:	08004ff5 	.word	0x08004ff5
 8004f4c:	08004ff5 	.word	0x08004ff5
 8004f50:	08004ff5 	.word	0x08004ff5
 8004f54:	08004ff5 	.word	0x08004ff5
 8004f58:	08004ff5 	.word	0x08004ff5
 8004f5c:	08004ff5 	.word	0x08004ff5
 8004f60:	08004fd5 	.word	0x08004fd5
 8004f64:	08004ff5 	.word	0x08004ff5
 8004f68:	08004ff5 	.word	0x08004ff5
 8004f6c:	08004ff5 	.word	0x08004ff5
 8004f70:	08004ff5 	.word	0x08004ff5
 8004f74:	08004ff5 	.word	0x08004ff5
 8004f78:	08004ff5 	.word	0x08004ff5
 8004f7c:	08004ff5 	.word	0x08004ff5
 8004f80:	08004fdd 	.word	0x08004fdd
 8004f84:	08004ff5 	.word	0x08004ff5
 8004f88:	08004ff5 	.word	0x08004ff5
 8004f8c:	08004ff5 	.word	0x08004ff5
 8004f90:	08004ff5 	.word	0x08004ff5
 8004f94:	08004ff5 	.word	0x08004ff5
 8004f98:	08004ff5 	.word	0x08004ff5
 8004f9c:	08004ff5 	.word	0x08004ff5
 8004fa0:	08004fe5 	.word	0x08004fe5
 8004fa4:	08004ff5 	.word	0x08004ff5
 8004fa8:	08004ff5 	.word	0x08004ff5
 8004fac:	08004ff5 	.word	0x08004ff5
 8004fb0:	08004ff5 	.word	0x08004ff5
 8004fb4:	08004ff5 	.word	0x08004ff5
 8004fb8:	08004ff5 	.word	0x08004ff5
 8004fbc:	08004ff5 	.word	0x08004ff5
 8004fc0:	08004fed 	.word	0x08004fed
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fca:	e0d6      	b.n	800517a <UART_SetConfig+0x7ae>
 8004fcc:	2304      	movs	r3, #4
 8004fce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fd2:	e0d2      	b.n	800517a <UART_SetConfig+0x7ae>
 8004fd4:	2308      	movs	r3, #8
 8004fd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fda:	e0ce      	b.n	800517a <UART_SetConfig+0x7ae>
 8004fdc:	2310      	movs	r3, #16
 8004fde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fe2:	e0ca      	b.n	800517a <UART_SetConfig+0x7ae>
 8004fe4:	2320      	movs	r3, #32
 8004fe6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fea:	e0c6      	b.n	800517a <UART_SetConfig+0x7ae>
 8004fec:	2340      	movs	r3, #64	@ 0x40
 8004fee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ff2:	e0c2      	b.n	800517a <UART_SetConfig+0x7ae>
 8004ff4:	2380      	movs	r3, #128	@ 0x80
 8004ff6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ffa:	e0be      	b.n	800517a <UART_SetConfig+0x7ae>
 8004ffc:	40011400 	.word	0x40011400
 8005000:	58024400 	.word	0x58024400
 8005004:	40007800 	.word	0x40007800
 8005008:	40007c00 	.word	0x40007c00
 800500c:	40011800 	.word	0x40011800
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4aad      	ldr	r2, [pc, #692]	@ (80052cc <UART_SetConfig+0x900>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d176      	bne.n	8005108 <UART_SetConfig+0x73c>
 800501a:	4bad      	ldr	r3, [pc, #692]	@ (80052d0 <UART_SetConfig+0x904>)
 800501c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800501e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005022:	2b28      	cmp	r3, #40	@ 0x28
 8005024:	d86c      	bhi.n	8005100 <UART_SetConfig+0x734>
 8005026:	a201      	add	r2, pc, #4	@ (adr r2, 800502c <UART_SetConfig+0x660>)
 8005028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800502c:	080050d1 	.word	0x080050d1
 8005030:	08005101 	.word	0x08005101
 8005034:	08005101 	.word	0x08005101
 8005038:	08005101 	.word	0x08005101
 800503c:	08005101 	.word	0x08005101
 8005040:	08005101 	.word	0x08005101
 8005044:	08005101 	.word	0x08005101
 8005048:	08005101 	.word	0x08005101
 800504c:	080050d9 	.word	0x080050d9
 8005050:	08005101 	.word	0x08005101
 8005054:	08005101 	.word	0x08005101
 8005058:	08005101 	.word	0x08005101
 800505c:	08005101 	.word	0x08005101
 8005060:	08005101 	.word	0x08005101
 8005064:	08005101 	.word	0x08005101
 8005068:	08005101 	.word	0x08005101
 800506c:	080050e1 	.word	0x080050e1
 8005070:	08005101 	.word	0x08005101
 8005074:	08005101 	.word	0x08005101
 8005078:	08005101 	.word	0x08005101
 800507c:	08005101 	.word	0x08005101
 8005080:	08005101 	.word	0x08005101
 8005084:	08005101 	.word	0x08005101
 8005088:	08005101 	.word	0x08005101
 800508c:	080050e9 	.word	0x080050e9
 8005090:	08005101 	.word	0x08005101
 8005094:	08005101 	.word	0x08005101
 8005098:	08005101 	.word	0x08005101
 800509c:	08005101 	.word	0x08005101
 80050a0:	08005101 	.word	0x08005101
 80050a4:	08005101 	.word	0x08005101
 80050a8:	08005101 	.word	0x08005101
 80050ac:	080050f1 	.word	0x080050f1
 80050b0:	08005101 	.word	0x08005101
 80050b4:	08005101 	.word	0x08005101
 80050b8:	08005101 	.word	0x08005101
 80050bc:	08005101 	.word	0x08005101
 80050c0:	08005101 	.word	0x08005101
 80050c4:	08005101 	.word	0x08005101
 80050c8:	08005101 	.word	0x08005101
 80050cc:	080050f9 	.word	0x080050f9
 80050d0:	2301      	movs	r3, #1
 80050d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050d6:	e050      	b.n	800517a <UART_SetConfig+0x7ae>
 80050d8:	2304      	movs	r3, #4
 80050da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050de:	e04c      	b.n	800517a <UART_SetConfig+0x7ae>
 80050e0:	2308      	movs	r3, #8
 80050e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050e6:	e048      	b.n	800517a <UART_SetConfig+0x7ae>
 80050e8:	2310      	movs	r3, #16
 80050ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050ee:	e044      	b.n	800517a <UART_SetConfig+0x7ae>
 80050f0:	2320      	movs	r3, #32
 80050f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050f6:	e040      	b.n	800517a <UART_SetConfig+0x7ae>
 80050f8:	2340      	movs	r3, #64	@ 0x40
 80050fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050fe:	e03c      	b.n	800517a <UART_SetConfig+0x7ae>
 8005100:	2380      	movs	r3, #128	@ 0x80
 8005102:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005106:	e038      	b.n	800517a <UART_SetConfig+0x7ae>
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a71      	ldr	r2, [pc, #452]	@ (80052d4 <UART_SetConfig+0x908>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d130      	bne.n	8005174 <UART_SetConfig+0x7a8>
 8005112:	4b6f      	ldr	r3, [pc, #444]	@ (80052d0 <UART_SetConfig+0x904>)
 8005114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005116:	f003 0307 	and.w	r3, r3, #7
 800511a:	2b05      	cmp	r3, #5
 800511c:	d826      	bhi.n	800516c <UART_SetConfig+0x7a0>
 800511e:	a201      	add	r2, pc, #4	@ (adr r2, 8005124 <UART_SetConfig+0x758>)
 8005120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005124:	0800513d 	.word	0x0800513d
 8005128:	08005145 	.word	0x08005145
 800512c:	0800514d 	.word	0x0800514d
 8005130:	08005155 	.word	0x08005155
 8005134:	0800515d 	.word	0x0800515d
 8005138:	08005165 	.word	0x08005165
 800513c:	2302      	movs	r3, #2
 800513e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005142:	e01a      	b.n	800517a <UART_SetConfig+0x7ae>
 8005144:	2304      	movs	r3, #4
 8005146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800514a:	e016      	b.n	800517a <UART_SetConfig+0x7ae>
 800514c:	2308      	movs	r3, #8
 800514e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005152:	e012      	b.n	800517a <UART_SetConfig+0x7ae>
 8005154:	2310      	movs	r3, #16
 8005156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800515a:	e00e      	b.n	800517a <UART_SetConfig+0x7ae>
 800515c:	2320      	movs	r3, #32
 800515e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005162:	e00a      	b.n	800517a <UART_SetConfig+0x7ae>
 8005164:	2340      	movs	r3, #64	@ 0x40
 8005166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800516a:	e006      	b.n	800517a <UART_SetConfig+0x7ae>
 800516c:	2380      	movs	r3, #128	@ 0x80
 800516e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005172:	e002      	b.n	800517a <UART_SetConfig+0x7ae>
 8005174:	2380      	movs	r3, #128	@ 0x80
 8005176:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a55      	ldr	r2, [pc, #340]	@ (80052d4 <UART_SetConfig+0x908>)
 8005180:	4293      	cmp	r3, r2
 8005182:	f040 80f8 	bne.w	8005376 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005186:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800518a:	2b20      	cmp	r3, #32
 800518c:	dc46      	bgt.n	800521c <UART_SetConfig+0x850>
 800518e:	2b02      	cmp	r3, #2
 8005190:	db75      	blt.n	800527e <UART_SetConfig+0x8b2>
 8005192:	3b02      	subs	r3, #2
 8005194:	2b1e      	cmp	r3, #30
 8005196:	d872      	bhi.n	800527e <UART_SetConfig+0x8b2>
 8005198:	a201      	add	r2, pc, #4	@ (adr r2, 80051a0 <UART_SetConfig+0x7d4>)
 800519a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800519e:	bf00      	nop
 80051a0:	08005223 	.word	0x08005223
 80051a4:	0800527f 	.word	0x0800527f
 80051a8:	0800522b 	.word	0x0800522b
 80051ac:	0800527f 	.word	0x0800527f
 80051b0:	0800527f 	.word	0x0800527f
 80051b4:	0800527f 	.word	0x0800527f
 80051b8:	0800523b 	.word	0x0800523b
 80051bc:	0800527f 	.word	0x0800527f
 80051c0:	0800527f 	.word	0x0800527f
 80051c4:	0800527f 	.word	0x0800527f
 80051c8:	0800527f 	.word	0x0800527f
 80051cc:	0800527f 	.word	0x0800527f
 80051d0:	0800527f 	.word	0x0800527f
 80051d4:	0800527f 	.word	0x0800527f
 80051d8:	0800524b 	.word	0x0800524b
 80051dc:	0800527f 	.word	0x0800527f
 80051e0:	0800527f 	.word	0x0800527f
 80051e4:	0800527f 	.word	0x0800527f
 80051e8:	0800527f 	.word	0x0800527f
 80051ec:	0800527f 	.word	0x0800527f
 80051f0:	0800527f 	.word	0x0800527f
 80051f4:	0800527f 	.word	0x0800527f
 80051f8:	0800527f 	.word	0x0800527f
 80051fc:	0800527f 	.word	0x0800527f
 8005200:	0800527f 	.word	0x0800527f
 8005204:	0800527f 	.word	0x0800527f
 8005208:	0800527f 	.word	0x0800527f
 800520c:	0800527f 	.word	0x0800527f
 8005210:	0800527f 	.word	0x0800527f
 8005214:	0800527f 	.word	0x0800527f
 8005218:	08005271 	.word	0x08005271
 800521c:	2b40      	cmp	r3, #64	@ 0x40
 800521e:	d02a      	beq.n	8005276 <UART_SetConfig+0x8aa>
 8005220:	e02d      	b.n	800527e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8005222:	f7fe fec3 	bl	8003fac <HAL_RCCEx_GetD3PCLK1Freq>
 8005226:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005228:	e02f      	b.n	800528a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800522a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800522e:	4618      	mov	r0, r3
 8005230:	f7fe fed2 	bl	8003fd8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005236:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005238:	e027      	b.n	800528a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800523a:	f107 0318 	add.w	r3, r7, #24
 800523e:	4618      	mov	r0, r3
 8005240:	f7ff f84e 	bl	80042e0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005244:	69fb      	ldr	r3, [r7, #28]
 8005246:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005248:	e01f      	b.n	800528a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800524a:	4b21      	ldr	r3, [pc, #132]	@ (80052d0 <UART_SetConfig+0x904>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f003 0320 	and.w	r3, r3, #32
 8005252:	2b00      	cmp	r3, #0
 8005254:	d009      	beq.n	800526a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005256:	4b1e      	ldr	r3, [pc, #120]	@ (80052d0 <UART_SetConfig+0x904>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	08db      	lsrs	r3, r3, #3
 800525c:	f003 0303 	and.w	r3, r3, #3
 8005260:	4a1d      	ldr	r2, [pc, #116]	@ (80052d8 <UART_SetConfig+0x90c>)
 8005262:	fa22 f303 	lsr.w	r3, r2, r3
 8005266:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005268:	e00f      	b.n	800528a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800526a:	4b1b      	ldr	r3, [pc, #108]	@ (80052d8 <UART_SetConfig+0x90c>)
 800526c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800526e:	e00c      	b.n	800528a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005270:	4b1a      	ldr	r3, [pc, #104]	@ (80052dc <UART_SetConfig+0x910>)
 8005272:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005274:	e009      	b.n	800528a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005276:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800527a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800527c:	e005      	b.n	800528a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800527e:	2300      	movs	r3, #0
 8005280:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005288:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800528a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800528c:	2b00      	cmp	r3, #0
 800528e:	f000 81ee 	beq.w	800566e <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005296:	4a12      	ldr	r2, [pc, #72]	@ (80052e0 <UART_SetConfig+0x914>)
 8005298:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800529c:	461a      	mov	r2, r3
 800529e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80052a4:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	685a      	ldr	r2, [r3, #4]
 80052aa:	4613      	mov	r3, r2
 80052ac:	005b      	lsls	r3, r3, #1
 80052ae:	4413      	add	r3, r2
 80052b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052b2:	429a      	cmp	r2, r3
 80052b4:	d305      	bcc.n	80052c2 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	685b      	ldr	r3, [r3, #4]
 80052ba:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80052bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052be:	429a      	cmp	r2, r3
 80052c0:	d910      	bls.n	80052e4 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80052c8:	e1d1      	b.n	800566e <UART_SetConfig+0xca2>
 80052ca:	bf00      	nop
 80052cc:	40011c00 	.word	0x40011c00
 80052d0:	58024400 	.word	0x58024400
 80052d4:	58000c00 	.word	0x58000c00
 80052d8:	03d09000 	.word	0x03d09000
 80052dc:	003d0900 	.word	0x003d0900
 80052e0:	08007074 	.word	0x08007074
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80052e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052e6:	2200      	movs	r2, #0
 80052e8:	60bb      	str	r3, [r7, #8]
 80052ea:	60fa      	str	r2, [r7, #12]
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052f0:	4ab8      	ldr	r2, [pc, #736]	@ (80055d4 <UART_SetConfig+0xc08>)
 80052f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80052f6:	b29b      	uxth	r3, r3
 80052f8:	2200      	movs	r2, #0
 80052fa:	603b      	str	r3, [r7, #0]
 80052fc:	607a      	str	r2, [r7, #4]
 80052fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005302:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005306:	f7fb fafb 	bl	8000900 <__aeabi_uldivmod>
 800530a:	4602      	mov	r2, r0
 800530c:	460b      	mov	r3, r1
 800530e:	4610      	mov	r0, r2
 8005310:	4619      	mov	r1, r3
 8005312:	f04f 0200 	mov.w	r2, #0
 8005316:	f04f 0300 	mov.w	r3, #0
 800531a:	020b      	lsls	r3, r1, #8
 800531c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005320:	0202      	lsls	r2, r0, #8
 8005322:	6979      	ldr	r1, [r7, #20]
 8005324:	6849      	ldr	r1, [r1, #4]
 8005326:	0849      	lsrs	r1, r1, #1
 8005328:	2000      	movs	r0, #0
 800532a:	460c      	mov	r4, r1
 800532c:	4605      	mov	r5, r0
 800532e:	eb12 0804 	adds.w	r8, r2, r4
 8005332:	eb43 0905 	adc.w	r9, r3, r5
 8005336:	697b      	ldr	r3, [r7, #20]
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	2200      	movs	r2, #0
 800533c:	469a      	mov	sl, r3
 800533e:	4693      	mov	fp, r2
 8005340:	4652      	mov	r2, sl
 8005342:	465b      	mov	r3, fp
 8005344:	4640      	mov	r0, r8
 8005346:	4649      	mov	r1, r9
 8005348:	f7fb fada 	bl	8000900 <__aeabi_uldivmod>
 800534c:	4602      	mov	r2, r0
 800534e:	460b      	mov	r3, r1
 8005350:	4613      	mov	r3, r2
 8005352:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005354:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005356:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800535a:	d308      	bcc.n	800536e <UART_SetConfig+0x9a2>
 800535c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800535e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005362:	d204      	bcs.n	800536e <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800536a:	60da      	str	r2, [r3, #12]
 800536c:	e17f      	b.n	800566e <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800536e:	2301      	movs	r3, #1
 8005370:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005374:	e17b      	b.n	800566e <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	69db      	ldr	r3, [r3, #28]
 800537a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800537e:	f040 80bd 	bne.w	80054fc <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8005382:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005386:	2b20      	cmp	r3, #32
 8005388:	dc48      	bgt.n	800541c <UART_SetConfig+0xa50>
 800538a:	2b00      	cmp	r3, #0
 800538c:	db7b      	blt.n	8005486 <UART_SetConfig+0xaba>
 800538e:	2b20      	cmp	r3, #32
 8005390:	d879      	bhi.n	8005486 <UART_SetConfig+0xaba>
 8005392:	a201      	add	r2, pc, #4	@ (adr r2, 8005398 <UART_SetConfig+0x9cc>)
 8005394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005398:	08005423 	.word	0x08005423
 800539c:	0800542b 	.word	0x0800542b
 80053a0:	08005487 	.word	0x08005487
 80053a4:	08005487 	.word	0x08005487
 80053a8:	08005433 	.word	0x08005433
 80053ac:	08005487 	.word	0x08005487
 80053b0:	08005487 	.word	0x08005487
 80053b4:	08005487 	.word	0x08005487
 80053b8:	08005443 	.word	0x08005443
 80053bc:	08005487 	.word	0x08005487
 80053c0:	08005487 	.word	0x08005487
 80053c4:	08005487 	.word	0x08005487
 80053c8:	08005487 	.word	0x08005487
 80053cc:	08005487 	.word	0x08005487
 80053d0:	08005487 	.word	0x08005487
 80053d4:	08005487 	.word	0x08005487
 80053d8:	08005453 	.word	0x08005453
 80053dc:	08005487 	.word	0x08005487
 80053e0:	08005487 	.word	0x08005487
 80053e4:	08005487 	.word	0x08005487
 80053e8:	08005487 	.word	0x08005487
 80053ec:	08005487 	.word	0x08005487
 80053f0:	08005487 	.word	0x08005487
 80053f4:	08005487 	.word	0x08005487
 80053f8:	08005487 	.word	0x08005487
 80053fc:	08005487 	.word	0x08005487
 8005400:	08005487 	.word	0x08005487
 8005404:	08005487 	.word	0x08005487
 8005408:	08005487 	.word	0x08005487
 800540c:	08005487 	.word	0x08005487
 8005410:	08005487 	.word	0x08005487
 8005414:	08005487 	.word	0x08005487
 8005418:	08005479 	.word	0x08005479
 800541c:	2b40      	cmp	r3, #64	@ 0x40
 800541e:	d02e      	beq.n	800547e <UART_SetConfig+0xab2>
 8005420:	e031      	b.n	8005486 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005422:	f7fd fbf7 	bl	8002c14 <HAL_RCC_GetPCLK1Freq>
 8005426:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005428:	e033      	b.n	8005492 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800542a:	f7fd fc09 	bl	8002c40 <HAL_RCC_GetPCLK2Freq>
 800542e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005430:	e02f      	b.n	8005492 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005432:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005436:	4618      	mov	r0, r3
 8005438:	f7fe fdce 	bl	8003fd8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800543c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800543e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005440:	e027      	b.n	8005492 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005442:	f107 0318 	add.w	r3, r7, #24
 8005446:	4618      	mov	r0, r3
 8005448:	f7fe ff4a 	bl	80042e0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800544c:	69fb      	ldr	r3, [r7, #28]
 800544e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005450:	e01f      	b.n	8005492 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005452:	4b61      	ldr	r3, [pc, #388]	@ (80055d8 <UART_SetConfig+0xc0c>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f003 0320 	and.w	r3, r3, #32
 800545a:	2b00      	cmp	r3, #0
 800545c:	d009      	beq.n	8005472 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800545e:	4b5e      	ldr	r3, [pc, #376]	@ (80055d8 <UART_SetConfig+0xc0c>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	08db      	lsrs	r3, r3, #3
 8005464:	f003 0303 	and.w	r3, r3, #3
 8005468:	4a5c      	ldr	r2, [pc, #368]	@ (80055dc <UART_SetConfig+0xc10>)
 800546a:	fa22 f303 	lsr.w	r3, r2, r3
 800546e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005470:	e00f      	b.n	8005492 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8005472:	4b5a      	ldr	r3, [pc, #360]	@ (80055dc <UART_SetConfig+0xc10>)
 8005474:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005476:	e00c      	b.n	8005492 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005478:	4b59      	ldr	r3, [pc, #356]	@ (80055e0 <UART_SetConfig+0xc14>)
 800547a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800547c:	e009      	b.n	8005492 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800547e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005482:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005484:	e005      	b.n	8005492 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8005486:	2300      	movs	r3, #0
 8005488:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800548a:	2301      	movs	r3, #1
 800548c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005490:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005492:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005494:	2b00      	cmp	r3, #0
 8005496:	f000 80ea 	beq.w	800566e <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800549e:	4a4d      	ldr	r2, [pc, #308]	@ (80055d4 <UART_SetConfig+0xc08>)
 80054a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80054a4:	461a      	mov	r2, r3
 80054a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80054ac:	005a      	lsls	r2, r3, #1
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	085b      	lsrs	r3, r3, #1
 80054b4:	441a      	add	r2, r3
 80054b6:	697b      	ldr	r3, [r7, #20]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80054be:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80054c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054c2:	2b0f      	cmp	r3, #15
 80054c4:	d916      	bls.n	80054f4 <UART_SetConfig+0xb28>
 80054c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054cc:	d212      	bcs.n	80054f4 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80054ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054d0:	b29b      	uxth	r3, r3
 80054d2:	f023 030f 	bic.w	r3, r3, #15
 80054d6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80054d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054da:	085b      	lsrs	r3, r3, #1
 80054dc:	b29b      	uxth	r3, r3
 80054de:	f003 0307 	and.w	r3, r3, #7
 80054e2:	b29a      	uxth	r2, r3
 80054e4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80054e6:	4313      	orrs	r3, r2
 80054e8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80054f0:	60da      	str	r2, [r3, #12]
 80054f2:	e0bc      	b.n	800566e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80054f4:	2301      	movs	r3, #1
 80054f6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80054fa:	e0b8      	b.n	800566e <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 80054fc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005500:	2b20      	cmp	r3, #32
 8005502:	dc4b      	bgt.n	800559c <UART_SetConfig+0xbd0>
 8005504:	2b00      	cmp	r3, #0
 8005506:	f2c0 8087 	blt.w	8005618 <UART_SetConfig+0xc4c>
 800550a:	2b20      	cmp	r3, #32
 800550c:	f200 8084 	bhi.w	8005618 <UART_SetConfig+0xc4c>
 8005510:	a201      	add	r2, pc, #4	@ (adr r2, 8005518 <UART_SetConfig+0xb4c>)
 8005512:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005516:	bf00      	nop
 8005518:	080055a3 	.word	0x080055a3
 800551c:	080055ab 	.word	0x080055ab
 8005520:	08005619 	.word	0x08005619
 8005524:	08005619 	.word	0x08005619
 8005528:	080055b3 	.word	0x080055b3
 800552c:	08005619 	.word	0x08005619
 8005530:	08005619 	.word	0x08005619
 8005534:	08005619 	.word	0x08005619
 8005538:	080055c3 	.word	0x080055c3
 800553c:	08005619 	.word	0x08005619
 8005540:	08005619 	.word	0x08005619
 8005544:	08005619 	.word	0x08005619
 8005548:	08005619 	.word	0x08005619
 800554c:	08005619 	.word	0x08005619
 8005550:	08005619 	.word	0x08005619
 8005554:	08005619 	.word	0x08005619
 8005558:	080055e5 	.word	0x080055e5
 800555c:	08005619 	.word	0x08005619
 8005560:	08005619 	.word	0x08005619
 8005564:	08005619 	.word	0x08005619
 8005568:	08005619 	.word	0x08005619
 800556c:	08005619 	.word	0x08005619
 8005570:	08005619 	.word	0x08005619
 8005574:	08005619 	.word	0x08005619
 8005578:	08005619 	.word	0x08005619
 800557c:	08005619 	.word	0x08005619
 8005580:	08005619 	.word	0x08005619
 8005584:	08005619 	.word	0x08005619
 8005588:	08005619 	.word	0x08005619
 800558c:	08005619 	.word	0x08005619
 8005590:	08005619 	.word	0x08005619
 8005594:	08005619 	.word	0x08005619
 8005598:	0800560b 	.word	0x0800560b
 800559c:	2b40      	cmp	r3, #64	@ 0x40
 800559e:	d037      	beq.n	8005610 <UART_SetConfig+0xc44>
 80055a0:	e03a      	b.n	8005618 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80055a2:	f7fd fb37 	bl	8002c14 <HAL_RCC_GetPCLK1Freq>
 80055a6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80055a8:	e03c      	b.n	8005624 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80055aa:	f7fd fb49 	bl	8002c40 <HAL_RCC_GetPCLK2Freq>
 80055ae:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80055b0:	e038      	b.n	8005624 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80055b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80055b6:	4618      	mov	r0, r3
 80055b8:	f7fe fd0e 	bl	8003fd8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80055bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80055c0:	e030      	b.n	8005624 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80055c2:	f107 0318 	add.w	r3, r7, #24
 80055c6:	4618      	mov	r0, r3
 80055c8:	f7fe fe8a 	bl	80042e0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80055cc:	69fb      	ldr	r3, [r7, #28]
 80055ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80055d0:	e028      	b.n	8005624 <UART_SetConfig+0xc58>
 80055d2:	bf00      	nop
 80055d4:	08007074 	.word	0x08007074
 80055d8:	58024400 	.word	0x58024400
 80055dc:	03d09000 	.word	0x03d09000
 80055e0:	003d0900 	.word	0x003d0900
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80055e4:	4b2c      	ldr	r3, [pc, #176]	@ (8005698 <UART_SetConfig+0xccc>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f003 0320 	and.w	r3, r3, #32
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d009      	beq.n	8005604 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80055f0:	4b29      	ldr	r3, [pc, #164]	@ (8005698 <UART_SetConfig+0xccc>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	08db      	lsrs	r3, r3, #3
 80055f6:	f003 0303 	and.w	r3, r3, #3
 80055fa:	4a28      	ldr	r2, [pc, #160]	@ (800569c <UART_SetConfig+0xcd0>)
 80055fc:	fa22 f303 	lsr.w	r3, r2, r3
 8005600:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005602:	e00f      	b.n	8005624 <UART_SetConfig+0xc58>
          pclk = (uint32_t) HSI_VALUE;
 8005604:	4b25      	ldr	r3, [pc, #148]	@ (800569c <UART_SetConfig+0xcd0>)
 8005606:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005608:	e00c      	b.n	8005624 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800560a:	4b25      	ldr	r3, [pc, #148]	@ (80056a0 <UART_SetConfig+0xcd4>)
 800560c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800560e:	e009      	b.n	8005624 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005610:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005614:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005616:	e005      	b.n	8005624 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8005618:	2300      	movs	r3, #0
 800561a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800561c:	2301      	movs	r3, #1
 800561e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005622:	bf00      	nop
    }

    if (pclk != 0U)
 8005624:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005626:	2b00      	cmp	r3, #0
 8005628:	d021      	beq.n	800566e <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800562e:	4a1d      	ldr	r2, [pc, #116]	@ (80056a4 <UART_SetConfig+0xcd8>)
 8005630:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005634:	461a      	mov	r2, r3
 8005636:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005638:	fbb3 f2f2 	udiv	r2, r3, r2
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	085b      	lsrs	r3, r3, #1
 8005642:	441a      	add	r2, r3
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	fbb2 f3f3 	udiv	r3, r2, r3
 800564c:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800564e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005650:	2b0f      	cmp	r3, #15
 8005652:	d909      	bls.n	8005668 <UART_SetConfig+0xc9c>
 8005654:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005656:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800565a:	d205      	bcs.n	8005668 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800565c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800565e:	b29a      	uxth	r2, r3
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	60da      	str	r2, [r3, #12]
 8005666:	e002      	b.n	800566e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8005668:	2301      	movs	r3, #1
 800566a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	2201      	movs	r2, #1
 8005672:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	2201      	movs	r2, #1
 800567a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	2200      	movs	r2, #0
 8005682:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	2200      	movs	r2, #0
 8005688:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800568a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800568e:	4618      	mov	r0, r3
 8005690:	3748      	adds	r7, #72	@ 0x48
 8005692:	46bd      	mov	sp, r7
 8005694:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005698:	58024400 	.word	0x58024400
 800569c:	03d09000 	.word	0x03d09000
 80056a0:	003d0900 	.word	0x003d0900
 80056a4:	08007074 	.word	0x08007074

080056a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b083      	sub	sp, #12
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056b4:	f003 0301 	and.w	r3, r3, #1
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d00a      	beq.n	80056d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	430a      	orrs	r2, r1
 80056d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056d6:	f003 0302 	and.w	r3, r3, #2
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d00a      	beq.n	80056f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	430a      	orrs	r2, r1
 80056f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056f8:	f003 0304 	and.w	r3, r3, #4
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d00a      	beq.n	8005716 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	430a      	orrs	r2, r1
 8005714:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800571a:	f003 0308 	and.w	r3, r3, #8
 800571e:	2b00      	cmp	r3, #0
 8005720:	d00a      	beq.n	8005738 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	430a      	orrs	r2, r1
 8005736:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800573c:	f003 0310 	and.w	r3, r3, #16
 8005740:	2b00      	cmp	r3, #0
 8005742:	d00a      	beq.n	800575a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	689b      	ldr	r3, [r3, #8]
 800574a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	430a      	orrs	r2, r1
 8005758:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800575e:	f003 0320 	and.w	r3, r3, #32
 8005762:	2b00      	cmp	r3, #0
 8005764:	d00a      	beq.n	800577c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	689b      	ldr	r3, [r3, #8]
 800576c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	430a      	orrs	r2, r1
 800577a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005780:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005784:	2b00      	cmp	r3, #0
 8005786:	d01a      	beq.n	80057be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	430a      	orrs	r2, r1
 800579c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057a6:	d10a      	bne.n	80057be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	430a      	orrs	r2, r1
 80057bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d00a      	beq.n	80057e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	430a      	orrs	r2, r1
 80057de:	605a      	str	r2, [r3, #4]
  }
}
 80057e0:	bf00      	nop
 80057e2:	370c      	adds	r7, #12
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bc80      	pop	{r7}
 80057e8:	4770      	bx	lr

080057ea <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80057ea:	b580      	push	{r7, lr}
 80057ec:	b098      	sub	sp, #96	@ 0x60
 80057ee:	af02      	add	r7, sp, #8
 80057f0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2200      	movs	r2, #0
 80057f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80057fa:	f7fb ff9d 	bl	8001738 <HAL_GetTick>
 80057fe:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f003 0308 	and.w	r3, r3, #8
 800580a:	2b08      	cmp	r3, #8
 800580c:	d12f      	bne.n	800586e <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800580e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005812:	9300      	str	r3, [sp, #0]
 8005814:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005816:	2200      	movs	r2, #0
 8005818:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800581c:	6878      	ldr	r0, [r7, #4]
 800581e:	f000 f88e 	bl	800593e <UART_WaitOnFlagUntilTimeout>
 8005822:	4603      	mov	r3, r0
 8005824:	2b00      	cmp	r3, #0
 8005826:	d022      	beq.n	800586e <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800582e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005830:	e853 3f00 	ldrex	r3, [r3]
 8005834:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005836:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005838:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800583c:	653b      	str	r3, [r7, #80]	@ 0x50
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	461a      	mov	r2, r3
 8005844:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005846:	647b      	str	r3, [r7, #68]	@ 0x44
 8005848:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800584a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800584c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800584e:	e841 2300 	strex	r3, r2, [r1]
 8005852:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005854:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005856:	2b00      	cmp	r3, #0
 8005858:	d1e6      	bne.n	8005828 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2220      	movs	r2, #32
 800585e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2200      	movs	r2, #0
 8005866:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800586a:	2303      	movs	r3, #3
 800586c:	e063      	b.n	8005936 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f003 0304 	and.w	r3, r3, #4
 8005878:	2b04      	cmp	r3, #4
 800587a:	d149      	bne.n	8005910 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800587c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005880:	9300      	str	r3, [sp, #0]
 8005882:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005884:	2200      	movs	r2, #0
 8005886:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f000 f857 	bl	800593e <UART_WaitOnFlagUntilTimeout>
 8005890:	4603      	mov	r3, r0
 8005892:	2b00      	cmp	r3, #0
 8005894:	d03c      	beq.n	8005910 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800589c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800589e:	e853 3f00 	ldrex	r3, [r3]
 80058a2:	623b      	str	r3, [r7, #32]
   return(result);
 80058a4:	6a3b      	ldr	r3, [r7, #32]
 80058a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	461a      	mov	r2, r3
 80058b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80058b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80058ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058bc:	e841 2300 	strex	r3, r2, [r1]
 80058c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80058c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d1e6      	bne.n	8005896 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	3308      	adds	r3, #8
 80058ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d0:	693b      	ldr	r3, [r7, #16]
 80058d2:	e853 3f00 	ldrex	r3, [r3]
 80058d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	f023 0301 	bic.w	r3, r3, #1
 80058de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	3308      	adds	r3, #8
 80058e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058e8:	61fa      	str	r2, [r7, #28]
 80058ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ec:	69b9      	ldr	r1, [r7, #24]
 80058ee:	69fa      	ldr	r2, [r7, #28]
 80058f0:	e841 2300 	strex	r3, r2, [r1]
 80058f4:	617b      	str	r3, [r7, #20]
   return(result);
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d1e5      	bne.n	80058c8 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2220      	movs	r2, #32
 8005900:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2200      	movs	r2, #0
 8005908:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800590c:	2303      	movs	r3, #3
 800590e:	e012      	b.n	8005936 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2220      	movs	r2, #32
 8005914:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2220      	movs	r2, #32
 800591c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2200      	movs	r2, #0
 8005924:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2200      	movs	r2, #0
 800592a:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2200      	movs	r2, #0
 8005930:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005934:	2300      	movs	r3, #0
}
 8005936:	4618      	mov	r0, r3
 8005938:	3758      	adds	r7, #88	@ 0x58
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}

0800593e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800593e:	b580      	push	{r7, lr}
 8005940:	b084      	sub	sp, #16
 8005942:	af00      	add	r7, sp, #0
 8005944:	60f8      	str	r0, [r7, #12]
 8005946:	60b9      	str	r1, [r7, #8]
 8005948:	603b      	str	r3, [r7, #0]
 800594a:	4613      	mov	r3, r2
 800594c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800594e:	e049      	b.n	80059e4 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005950:	69bb      	ldr	r3, [r7, #24]
 8005952:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005956:	d045      	beq.n	80059e4 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005958:	f7fb feee 	bl	8001738 <HAL_GetTick>
 800595c:	4602      	mov	r2, r0
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	1ad3      	subs	r3, r2, r3
 8005962:	69ba      	ldr	r2, [r7, #24]
 8005964:	429a      	cmp	r2, r3
 8005966:	d302      	bcc.n	800596e <UART_WaitOnFlagUntilTimeout+0x30>
 8005968:	69bb      	ldr	r3, [r7, #24]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d101      	bne.n	8005972 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800596e:	2303      	movs	r3, #3
 8005970:	e048      	b.n	8005a04 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f003 0304 	and.w	r3, r3, #4
 800597c:	2b00      	cmp	r3, #0
 800597e:	d031      	beq.n	80059e4 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	69db      	ldr	r3, [r3, #28]
 8005986:	f003 0308 	and.w	r3, r3, #8
 800598a:	2b08      	cmp	r3, #8
 800598c:	d110      	bne.n	80059b0 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	2208      	movs	r2, #8
 8005994:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8005996:	68f8      	ldr	r0, [r7, #12]
 8005998:	f000 f838 	bl	8005a0c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2208      	movs	r2, #8
 80059a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	2200      	movs	r2, #0
 80059a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

           return HAL_ERROR;
 80059ac:	2301      	movs	r3, #1
 80059ae:	e029      	b.n	8005a04 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	69db      	ldr	r3, [r3, #28]
 80059b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80059be:	d111      	bne.n	80059e4 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80059c8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80059ca:	68f8      	ldr	r0, [r7, #12]
 80059cc:	f000 f81e 	bl	8005a0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2220      	movs	r2, #32
 80059d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2200      	movs	r2, #0
 80059dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80059e0:	2303      	movs	r3, #3
 80059e2:	e00f      	b.n	8005a04 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	69da      	ldr	r2, [r3, #28]
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	4013      	ands	r3, r2
 80059ee:	68ba      	ldr	r2, [r7, #8]
 80059f0:	429a      	cmp	r2, r3
 80059f2:	bf0c      	ite	eq
 80059f4:	2301      	moveq	r3, #1
 80059f6:	2300      	movne	r3, #0
 80059f8:	b2db      	uxtb	r3, r3
 80059fa:	461a      	mov	r2, r3
 80059fc:	79fb      	ldrb	r3, [r7, #7]
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d0a6      	beq.n	8005950 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a02:	2300      	movs	r3, #0
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	3710      	adds	r7, #16
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bd80      	pop	{r7, pc}

08005a0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b095      	sub	sp, #84	@ 0x54
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a1c:	e853 3f00 	ldrex	r3, [r3]
 8005a20:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a24:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a28:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	461a      	mov	r2, r3
 8005a30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a32:	643b      	str	r3, [r7, #64]	@ 0x40
 8005a34:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a36:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a38:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005a3a:	e841 2300 	strex	r3, r2, [r1]
 8005a3e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d1e6      	bne.n	8005a14 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	3308      	adds	r3, #8
 8005a4c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a4e:	6a3b      	ldr	r3, [r7, #32]
 8005a50:	e853 3f00 	ldrex	r3, [r3]
 8005a54:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a56:	69fa      	ldr	r2, [r7, #28]
 8005a58:	4b1e      	ldr	r3, [pc, #120]	@ (8005ad4 <UART_EndRxTransfer+0xc8>)
 8005a5a:	4013      	ands	r3, r2
 8005a5c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	3308      	adds	r3, #8
 8005a64:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a66:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a68:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a6a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a6e:	e841 2300 	strex	r3, r2, [r1]
 8005a72:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d1e5      	bne.n	8005a46 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	d118      	bne.n	8005ab4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	e853 3f00 	ldrex	r3, [r3]
 8005a8e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	f023 0310 	bic.w	r3, r3, #16
 8005a96:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	461a      	mov	r2, r3
 8005a9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005aa0:	61bb      	str	r3, [r7, #24]
 8005aa2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aa4:	6979      	ldr	r1, [r7, #20]
 8005aa6:	69ba      	ldr	r2, [r7, #24]
 8005aa8:	e841 2300 	strex	r3, r2, [r1]
 8005aac:	613b      	str	r3, [r7, #16]
   return(result);
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d1e6      	bne.n	8005a82 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2220      	movs	r2, #32
 8005ab8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005ac8:	bf00      	nop
 8005aca:	3754      	adds	r7, #84	@ 0x54
 8005acc:	46bd      	mov	sp, r7
 8005ace:	bc80      	pop	{r7}
 8005ad0:	4770      	bx	lr
 8005ad2:	bf00      	nop
 8005ad4:	effffffe 	.word	0xeffffffe

08005ad8 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b086      	sub	sp, #24
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	60f8      	str	r0, [r7, #12]
 8005ae0:	60b9      	str	r1, [r7, #8]
 8005ae2:	607a      	str	r2, [r7, #4]
 8005ae4:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d101      	bne.n	8005af0 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 8005aec:	2301      	movs	r3, #1
 8005aee:	e056      	b.n	8005b9e <HAL_RS485Ex_Init+0xc6>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d106      	bne.n	8005b08 <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	2200      	movs	r2, #0
 8005afe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 8005b02:	68f8      	ldr	r0, [r7, #12]
 8005b04:	f7fb fc8c 	bl	8001420 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	2224      	movs	r2, #36	@ 0x24
 8005b0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	681a      	ldr	r2, [r3, #0]
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f022 0201 	bic.w	r2, r2, #1
 8005b1e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005b20:	68f8      	ldr	r0, [r7, #12]
 8005b22:	f7fe ff53 	bl	80049cc <UART_SetConfig>
 8005b26:	4603      	mov	r3, r0
 8005b28:	2b01      	cmp	r3, #1
 8005b2a:	d101      	bne.n	8005b30 <HAL_RS485Ex_Init+0x58>
  {
    return HAL_ERROR;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	e036      	b.n	8005b9e <HAL_RS485Ex_Init+0xc6>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d002      	beq.n	8005b3e <HAL_RS485Ex_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8005b38:	68f8      	ldr	r0, [r7, #12]
 8005b3a:	f7ff fdb5 	bl	80056a8 <UART_AdvFeatureConfig>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	689a      	ldr	r2, [r3, #8]
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005b4c:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	68ba      	ldr	r2, [r7, #8]
 8005b5e:	430a      	orrs	r2, r1
 8005b60:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	055b      	lsls	r3, r3, #21
 8005b66:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	041b      	lsls	r3, r3, #16
 8005b6c:	697a      	ldr	r2, [r7, #20]
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	4b0b      	ldr	r3, [pc, #44]	@ (8005ba8 <HAL_RS485Ex_Init+0xd0>)
 8005b7a:	4013      	ands	r3, r2
 8005b7c:	68fa      	ldr	r2, [r7, #12]
 8005b7e:	6812      	ldr	r2, [r2, #0]
 8005b80:	6979      	ldr	r1, [r7, #20]
 8005b82:	430b      	orrs	r3, r1
 8005b84:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f042 0201 	orr.w	r2, r2, #1
 8005b94:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005b96:	68f8      	ldr	r0, [r7, #12]
 8005b98:	f7ff fe27 	bl	80057ea <UART_CheckIdleState>
 8005b9c:	4603      	mov	r3, r0
}
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	3718      	adds	r7, #24
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bd80      	pop	{r7, pc}
 8005ba6:	bf00      	nop
 8005ba8:	fc00ffff 	.word	0xfc00ffff

08005bac <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005bac:	b480      	push	{r7}
 8005bae:	b085      	sub	sp, #20
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005bba:	2b01      	cmp	r3, #1
 8005bbc:	d101      	bne.n	8005bc2 <HAL_UARTEx_DisableFifoMode+0x16>
 8005bbe:	2302      	movs	r3, #2
 8005bc0:	e027      	b.n	8005c12 <HAL_UARTEx_DisableFifoMode+0x66>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2224      	movs	r2, #36	@ 0x24
 8005bce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	681a      	ldr	r2, [r3, #0]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f022 0201 	bic.w	r2, r2, #1
 8005be8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005bf0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	68fa      	ldr	r2, [r7, #12]
 8005bfe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2220      	movs	r2, #32
 8005c04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005c10:	2300      	movs	r3, #0
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3714      	adds	r7, #20
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bc80      	pop	{r7}
 8005c1a:	4770      	bx	lr

08005c1c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b084      	sub	sp, #16
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
 8005c24:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	d101      	bne.n	8005c34 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005c30:	2302      	movs	r3, #2
 8005c32:	e02d      	b.n	8005c90 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2201      	movs	r2, #1
 8005c38:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2224      	movs	r2, #36	@ 0x24
 8005c40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	681a      	ldr	r2, [r3, #0]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f022 0201 	bic.w	r2, r2, #1
 8005c5a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	683a      	ldr	r2, [r7, #0]
 8005c6c:	430a      	orrs	r2, r1
 8005c6e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005c70:	6878      	ldr	r0, [r7, #4]
 8005c72:	f000 f951 	bl	8005f18 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	68fa      	ldr	r2, [r7, #12]
 8005c7c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2220      	movs	r2, #32
 8005c82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005c8e:	2300      	movs	r3, #0
}
 8005c90:	4618      	mov	r0, r3
 8005c92:	3710      	adds	r7, #16
 8005c94:	46bd      	mov	sp, r7
 8005c96:	bd80      	pop	{r7, pc}

08005c98 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b084      	sub	sp, #16
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
 8005ca0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005ca8:	2b01      	cmp	r3, #1
 8005caa:	d101      	bne.n	8005cb0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005cac:	2302      	movs	r3, #2
 8005cae:	e02d      	b.n	8005d0c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2224      	movs	r2, #36	@ 0x24
 8005cbc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f022 0201 	bic.w	r2, r2, #1
 8005cd6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	689b      	ldr	r3, [r3, #8]
 8005cde:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	683a      	ldr	r2, [r7, #0]
 8005ce8:	430a      	orrs	r2, r1
 8005cea:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005cec:	6878      	ldr	r0, [r7, #4]
 8005cee:	f000 f913 	bl	8005f18 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	68fa      	ldr	r2, [r7, #12]
 8005cf8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2220      	movs	r2, #32
 8005cfe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2200      	movs	r2, #0
 8005d06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005d0a:	2300      	movs	r3, #0
}
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	3710      	adds	r7, #16
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd80      	pop	{r7, pc}

08005d14 <HAL_UARTEx_ReceiveToIdle>:
  * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen,
                                           uint32_t Timeout)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b088      	sub	sp, #32
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	60f8      	str	r0, [r7, #12]
 8005d1c:	60b9      	str	r1, [r7, #8]
 8005d1e:	603b      	str	r3, [r7, #0]
 8005d20:	4613      	mov	r3, r2
 8005d22:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005d2a:	2b20      	cmp	r3, #32
 8005d2c:	f040 80ef 	bne.w	8005f0e <HAL_UARTEx_ReceiveToIdle+0x1fa>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d30:	68bb      	ldr	r3, [r7, #8]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d002      	beq.n	8005d3c <HAL_UARTEx_ReceiveToIdle+0x28>
 8005d36:	88fb      	ldrh	r3, [r7, #6]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d101      	bne.n	8005d40 <HAL_UARTEx_ReceiveToIdle+0x2c>
    {
      return  HAL_ERROR;
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	e0e7      	b.n	8005f10 <HAL_UARTEx_ReceiveToIdle+0x1fc>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2200      	movs	r2, #0
 8005d44:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	2222      	movs	r2, #34	@ 0x22
 8005d4c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	2201      	movs	r2, #1
 8005d54:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	671a      	str	r2, [r3, #112]	@ 0x70

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d5c:	f7fb fcec 	bl	8001738 <HAL_GetTick>
 8005d60:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	88fa      	ldrh	r2, [r7, #6]
 8005d66:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	88fa      	ldrh	r2, [r7, #6]
 8005d6e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	689b      	ldr	r3, [r3, #8]
 8005d76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d7a:	d10e      	bne.n	8005d9a <HAL_UARTEx_ReceiveToIdle+0x86>
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	691b      	ldr	r3, [r3, #16]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d105      	bne.n	8005d90 <HAL_UARTEx_ReceiveToIdle+0x7c>
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005d8a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005d8e:	e02d      	b.n	8005dec <HAL_UARTEx_ReceiveToIdle+0xd8>
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	22ff      	movs	r2, #255	@ 0xff
 8005d94:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005d98:	e028      	b.n	8005dec <HAL_UARTEx_ReceiveToIdle+0xd8>
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	689b      	ldr	r3, [r3, #8]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d10d      	bne.n	8005dbe <HAL_UARTEx_ReceiveToIdle+0xaa>
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	691b      	ldr	r3, [r3, #16]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d104      	bne.n	8005db4 <HAL_UARTEx_ReceiveToIdle+0xa0>
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	22ff      	movs	r2, #255	@ 0xff
 8005dae:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005db2:	e01b      	b.n	8005dec <HAL_UARTEx_ReceiveToIdle+0xd8>
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	227f      	movs	r2, #127	@ 0x7f
 8005db8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005dbc:	e016      	b.n	8005dec <HAL_UARTEx_ReceiveToIdle+0xd8>
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	689b      	ldr	r3, [r3, #8]
 8005dc2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005dc6:	d10d      	bne.n	8005de4 <HAL_UARTEx_ReceiveToIdle+0xd0>
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	691b      	ldr	r3, [r3, #16]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d104      	bne.n	8005dda <HAL_UARTEx_ReceiveToIdle+0xc6>
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	227f      	movs	r2, #127	@ 0x7f
 8005dd4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005dd8:	e008      	b.n	8005dec <HAL_UARTEx_ReceiveToIdle+0xd8>
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	223f      	movs	r2, #63	@ 0x3f
 8005dde:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005de2:	e003      	b.n	8005dec <HAL_UARTEx_ReceiveToIdle+0xd8>
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2200      	movs	r2, #0
 8005de8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005df2:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	689b      	ldr	r3, [r3, #8]
 8005df8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dfc:	d108      	bne.n	8005e10 <HAL_UARTEx_ReceiveToIdle+0xfc>
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	691b      	ldr	r3, [r3, #16]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d104      	bne.n	8005e10 <HAL_UARTEx_ReceiveToIdle+0xfc>
    {
      pdata8bits  = NULL;
 8005e06:	2300      	movs	r3, #0
 8005e08:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	61bb      	str	r3, [r7, #24]
 8005e0e:	e003      	b.n	8005e18 <HAL_UARTEx_ReceiveToIdle+0x104>
    }
    else
    {
      pdata8bits  = pData;
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005e14:	2300      	movs	r3, #0
 8005e16:	61bb      	str	r3, [r7, #24]
    }

    /* Initialize output number of received elements */
    *RxLen = 0U;
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	801a      	strh	r2, [r3, #0]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005e1e:	e05f      	b.n	8005ee0 <HAL_UARTEx_ReceiveToIdle+0x1cc>
    {
      /* Check if IDLE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	69db      	ldr	r3, [r3, #28]
 8005e26:	f003 0310 	and.w	r3, r3, #16
 8005e2a:	2b10      	cmp	r3, #16
 8005e2c:	d110      	bne.n	8005e50 <HAL_UARTEx_ReceiveToIdle+0x13c>
      {
        /* Clear IDLE flag in ISR */
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	2210      	movs	r2, #16
 8005e34:	621a      	str	r2, [r3, #32]

        /* If Set, but no data ever received, clear flag without exiting loop */
        /* If Set, and data has already been received, this means Idle Event is valid : End reception */
        if (*RxLen > 0U)
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	881b      	ldrh	r3, [r3, #0]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d008      	beq.n	8005e50 <HAL_UARTEx_ReceiveToIdle+0x13c>
        {
          huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	2202      	movs	r2, #2
 8005e42:	671a      	str	r2, [r3, #112]	@ 0x70
          huart->RxState = HAL_UART_STATE_READY;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	2220      	movs	r2, #32
 8005e48:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

          return HAL_OK;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	e05f      	b.n	8005f10 <HAL_UARTEx_ReceiveToIdle+0x1fc>
        }
      }

      /* Check if RXNE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	69db      	ldr	r3, [r3, #28]
 8005e56:	f003 0320 	and.w	r3, r3, #32
 8005e5a:	2b20      	cmp	r3, #32
 8005e5c:	d12b      	bne.n	8005eb6 <HAL_UARTEx_ReceiveToIdle+0x1a2>
      {
        if (pdata8bits == NULL)
 8005e5e:	69fb      	ldr	r3, [r7, #28]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d10c      	bne.n	8005e7e <HAL_UARTEx_ReceiveToIdle+0x16a>
        {
          *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e6a:	b29a      	uxth	r2, r3
 8005e6c:	8a7b      	ldrh	r3, [r7, #18]
 8005e6e:	4013      	ands	r3, r2
 8005e70:	b29a      	uxth	r2, r3
 8005e72:	69bb      	ldr	r3, [r7, #24]
 8005e74:	801a      	strh	r2, [r3, #0]
          pdata16bits++;
 8005e76:	69bb      	ldr	r3, [r7, #24]
 8005e78:	3302      	adds	r3, #2
 8005e7a:	61bb      	str	r3, [r7, #24]
 8005e7c:	e00c      	b.n	8005e98 <HAL_UARTEx_ReceiveToIdle+0x184>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e84:	b2da      	uxtb	r2, r3
 8005e86:	8a7b      	ldrh	r3, [r7, #18]
 8005e88:	b2db      	uxtb	r3, r3
 8005e8a:	4013      	ands	r3, r2
 8005e8c:	b2da      	uxtb	r2, r3
 8005e8e:	69fb      	ldr	r3, [r7, #28]
 8005e90:	701a      	strb	r2, [r3, #0]
          pdata8bits++;
 8005e92:	69fb      	ldr	r3, [r7, #28]
 8005e94:	3301      	adds	r3, #1
 8005e96:	61fb      	str	r3, [r7, #28]
        }
        /* Increment number of received elements */
        *RxLen += 1U;
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	881b      	ldrh	r3, [r3, #0]
 8005e9c:	3301      	adds	r3, #1
 8005e9e:	b29a      	uxth	r2, r3
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	801a      	strh	r2, [r3, #0]
        huart->RxXferCount--;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005eaa:	b29b      	uxth	r3, r3
 8005eac:	3b01      	subs	r3, #1
 8005eae:	b29a      	uxth	r2, r3
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005eb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ebc:	d010      	beq.n	8005ee0 <HAL_UARTEx_ReceiveToIdle+0x1cc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005ebe:	f7fb fc3b 	bl	8001738 <HAL_GetTick>
 8005ec2:	4602      	mov	r2, r0
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	1ad3      	subs	r3, r2, r3
 8005ec8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005eca:	429a      	cmp	r2, r3
 8005ecc:	d302      	bcc.n	8005ed4 <HAL_UARTEx_ReceiveToIdle+0x1c0>
 8005ece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d105      	bne.n	8005ee0 <HAL_UARTEx_ReceiveToIdle+0x1cc>
        {
          huart->RxState = HAL_UART_STATE_READY;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	2220      	movs	r2, #32
 8005ed8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

          return HAL_TIMEOUT;
 8005edc:	2303      	movs	r3, #3
 8005ede:	e017      	b.n	8005f10 <HAL_UARTEx_ReceiveToIdle+0x1fc>
    while (huart->RxXferCount > 0U)
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005ee6:	b29b      	uxth	r3, r3
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d199      	bne.n	8005e20 <HAL_UARTEx_ReceiveToIdle+0x10c>
        }
      }
    }

    /* Set number of received elements in output parameter : RxLen */
    *RxLen = huart->RxXferSize - huart->RxXferCount;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005ef8:	b29b      	uxth	r3, r3
 8005efa:	1ad3      	subs	r3, r2, r3
 8005efc:	b29a      	uxth	r2, r3
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	801a      	strh	r2, [r3, #0]
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	2220      	movs	r2, #32
 8005f06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	e000      	b.n	8005f10 <HAL_UARTEx_ReceiveToIdle+0x1fc>
  }
  else
  {
    return HAL_BUSY;
 8005f0e:	2302      	movs	r3, #2
  }
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	3720      	adds	r7, #32
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}

08005f18 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b085      	sub	sp, #20
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d108      	bne.n	8005f3a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2201      	movs	r2, #1
 8005f34:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005f38:	e031      	b.n	8005f9e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005f3a:	2310      	movs	r3, #16
 8005f3c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005f3e:	2310      	movs	r3, #16
 8005f40:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	689b      	ldr	r3, [r3, #8]
 8005f48:	0e5b      	lsrs	r3, r3, #25
 8005f4a:	b2db      	uxtb	r3, r3
 8005f4c:	f003 0307 	and.w	r3, r3, #7
 8005f50:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	0f5b      	lsrs	r3, r3, #29
 8005f5a:	b2db      	uxtb	r3, r3
 8005f5c:	f003 0307 	and.w	r3, r3, #7
 8005f60:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005f62:	7bbb      	ldrb	r3, [r7, #14]
 8005f64:	7b3a      	ldrb	r2, [r7, #12]
 8005f66:	4910      	ldr	r1, [pc, #64]	@ (8005fa8 <UARTEx_SetNbDataToProcess+0x90>)
 8005f68:	5c8a      	ldrb	r2, [r1, r2]
 8005f6a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005f6e:	7b3a      	ldrb	r2, [r7, #12]
 8005f70:	490e      	ldr	r1, [pc, #56]	@ (8005fac <UARTEx_SetNbDataToProcess+0x94>)
 8005f72:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005f74:	fb93 f3f2 	sdiv	r3, r3, r2
 8005f78:	b29a      	uxth	r2, r3
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005f80:	7bfb      	ldrb	r3, [r7, #15]
 8005f82:	7b7a      	ldrb	r2, [r7, #13]
 8005f84:	4908      	ldr	r1, [pc, #32]	@ (8005fa8 <UARTEx_SetNbDataToProcess+0x90>)
 8005f86:	5c8a      	ldrb	r2, [r1, r2]
 8005f88:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005f8c:	7b7a      	ldrb	r2, [r7, #13]
 8005f8e:	4907      	ldr	r1, [pc, #28]	@ (8005fac <UARTEx_SetNbDataToProcess+0x94>)
 8005f90:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005f92:	fb93 f3f2 	sdiv	r3, r3, r2
 8005f96:	b29a      	uxth	r2, r3
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005f9e:	bf00      	nop
 8005fa0:	3714      	adds	r7, #20
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	bc80      	pop	{r7}
 8005fa6:	4770      	bx	lr
 8005fa8:	0800708c 	.word	0x0800708c
 8005fac:	08007094 	.word	0x08007094

08005fb0 <init_example_motor>:
    }
};
unitree_motor_object_t *example_motor_object;

void init_example_motor()
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	af00      	add	r7, sp, #0

    example_motor_object=unitree_motor_register(&example_motor_config,NULL);
 8005fb4:	2100      	movs	r1, #0
 8005fb6:	4804      	ldr	r0, [pc, #16]	@ (8005fc8 <init_example_motor+0x18>)
 8005fb8:	f000 f818 	bl	8005fec <unitree_motor_register>
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	4a03      	ldr	r2, [pc, #12]	@ (8005fcc <init_example_motor+0x1c>)
 8005fc0:	6013      	str	r3, [r2, #0]

 8005fc2:	bf00      	nop
 8005fc4:	bd80      	pop	{r7, pc}
 8005fc6:	bf00      	nop
 8005fc8:	24000010 	.word	0x24000010
 8005fcc:	2400074c 	.word	0x2400074c

08005fd0 <unitree_motor_enable>:
#include "motor_control.h"
static uint8_t idx = 0; // register idx,,
/* DJI,,malloc() */
static unitree_motor_object_t *unitree_motor_obj[MOTOR_CNT] = {NULL};
void unitree_motor_enable(unitree_motor_object_t *motor_obj)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b083      	sub	sp, #12
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
    motor_obj->stop_flag = MOTOR_ENALBED;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2201      	movs	r2, #1
 8005fdc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
}
 8005fe0:	bf00      	nop
 8005fe2:	370c      	adds	r7, #12
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bc80      	pop	{r7}
 8005fe8:	4770      	bx	lr
	...

08005fec <unitree_motor_register>:
unitree_motor_object_t *unitree_motor_register(motor_config_t *config, void *control)
{
 8005fec:	b5b0      	push	{r4, r5, r7, lr}
 8005fee:	b084      	sub	sp, #16
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
 8005ff4:	6039      	str	r1, [r7, #0]


    unitree_motor_object_t *object = malloc(sizeof(unitree_motor_object_t));
 8005ff6:	2090      	movs	r0, #144	@ 0x90
 8005ff8:	f000 f9f0 	bl	80063dc <malloc>
 8005ffc:	4603      	mov	r3, r0
 8005ffe:	60fb      	str	r3, [r7, #12]
    object->motor_type = config->motor_type;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	781a      	ldrb	r2, [r3, #0]
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    object->cmd.channel=config->channel;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	785a      	ldrb	r2, [r3, #1]
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    object->cmd=config->cmd;
 8006014:	68fa      	ldr	r2, [r7, #12]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	f102 0440 	add.w	r4, r2, #64	@ 0x40
 800601c:	f103 0548 	add.w	r5, r3, #72	@ 0x48
 8006020:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006022:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006024:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006026:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006028:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800602a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800602c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8006030:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    object->measure=config->measure;
 8006034:	68fa      	ldr	r2, [r7, #12]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	4615      	mov	r5, r2
 800603a:	f103 0408 	add.w	r4, r3, #8
 800603e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006040:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006042:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006044:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006046:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006048:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800604a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800604e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
    object->control = control;
 8006052:	683a      	ldr	r2, [r7, #0]
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    unitree_motor_enable(object); // 
 800605a:	68f8      	ldr	r0, [r7, #12]
 800605c:	f7ff ffb8 	bl	8005fd0 <unitree_motor_enable>
    unitree_motor_obj[idx++] = object;
 8006060:	4b07      	ldr	r3, [pc, #28]	@ (8006080 <unitree_motor_register+0x94>)
 8006062:	781b      	ldrb	r3, [r3, #0]
 8006064:	1c5a      	adds	r2, r3, #1
 8006066:	b2d1      	uxtb	r1, r2
 8006068:	4a05      	ldr	r2, [pc, #20]	@ (8006080 <unitree_motor_register+0x94>)
 800606a:	7011      	strb	r1, [r2, #0]
 800606c:	4619      	mov	r1, r3
 800606e:	4a05      	ldr	r2, [pc, #20]	@ (8006084 <unitree_motor_register+0x98>)
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

    return object;
 8006076:	68fb      	ldr	r3, [r7, #12]
}
 8006078:	4618      	mov	r0, r3
 800607a:	3710      	adds	r7, #16
 800607c:	46bd      	mov	sp, r7
 800607e:	bdb0      	pop	{r4, r5, r7, pc}
 8006080:	24000750 	.word	0x24000750
 8006084:	24000754 	.word	0x24000754

08006088 <unitree_motor_control>:
void unitree_motor_relax(unitree_motor_object_t *motor_obj)
{
    motor_obj->stop_flag = MOTOR_STOP;
}
void unitree_motor_control()
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b082      	sub	sp, #8
 800608c:	af00      	add	r7, sp, #0

    for (int i = 0; i < idx; i++)
 800608e:	2300      	movs	r3, #0
 8006090:	607b      	str	r3, [r7, #4]
 8006092:	e018      	b.n	80060c6 <unitree_motor_control+0x3e>
    {
        if (unitree_motor_obj[i]->stop_flag == MOTOR_ENALBED)
 8006094:	4a11      	ldr	r2, [pc, #68]	@ (80060dc <unitree_motor_control+0x54>)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800609c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	d10d      	bne.n	80060c0 <unitree_motor_control+0x38>
        {
            SERVO_Send_recv(&unitree_motor_obj[i]->cmd, &unitree_motor_obj[i]->measure);
 80060a4:	4a0d      	ldr	r2, [pc, #52]	@ (80060dc <unitree_motor_control+0x54>)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80060ac:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 80060b0:	490a      	ldr	r1, [pc, #40]	@ (80060dc <unitree_motor_control+0x54>)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80060b8:	4619      	mov	r1, r3
 80060ba:	4610      	mov	r0, r2
 80060bc:	f7fa fe6c 	bl	8000d98 <SERVO_Send_recv>
    for (int i = 0; i < idx; i++)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	3301      	adds	r3, #1
 80060c4:	607b      	str	r3, [r7, #4]
 80060c6:	4b06      	ldr	r3, [pc, #24]	@ (80060e0 <unitree_motor_control+0x58>)
 80060c8:	781b      	ldrb	r3, [r3, #0]
 80060ca:	461a      	mov	r2, r3
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	4293      	cmp	r3, r2
 80060d0:	dbe0      	blt.n	8006094 <unitree_motor_control+0xc>
        }


    }

 80060d2:	bf00      	nop
 80060d4:	bf00      	nop
 80060d6:	3708      	adds	r7, #8
 80060d8:	46bd      	mov	sp, r7
 80060da:	bd80      	pop	{r7, pc}
 80060dc:	24000754 	.word	0x24000754
 80060e0:	24000750 	.word	0x24000750

080060e4 <__udivmoddi4>:
 80060e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060e8:	9d08      	ldr	r5, [sp, #32]
 80060ea:	460f      	mov	r7, r1
 80060ec:	4604      	mov	r4, r0
 80060ee:	468c      	mov	ip, r1
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d148      	bne.n	8006186 <__udivmoddi4+0xa2>
 80060f4:	428a      	cmp	r2, r1
 80060f6:	4616      	mov	r6, r2
 80060f8:	d961      	bls.n	80061be <__udivmoddi4+0xda>
 80060fa:	fab2 f382 	clz	r3, r2
 80060fe:	b14b      	cbz	r3, 8006114 <__udivmoddi4+0x30>
 8006100:	f1c3 0220 	rsb	r2, r3, #32
 8006104:	fa01 fc03 	lsl.w	ip, r1, r3
 8006108:	fa20 f202 	lsr.w	r2, r0, r2
 800610c:	409e      	lsls	r6, r3
 800610e:	ea42 0c0c 	orr.w	ip, r2, ip
 8006112:	409c      	lsls	r4, r3
 8006114:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8006118:	b2b7      	uxth	r7, r6
 800611a:	fbbc f1fe 	udiv	r1, ip, lr
 800611e:	0c22      	lsrs	r2, r4, #16
 8006120:	fb0e cc11 	mls	ip, lr, r1, ip
 8006124:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8006128:	fb01 f007 	mul.w	r0, r1, r7
 800612c:	4290      	cmp	r0, r2
 800612e:	d909      	bls.n	8006144 <__udivmoddi4+0x60>
 8006130:	18b2      	adds	r2, r6, r2
 8006132:	f101 3cff 	add.w	ip, r1, #4294967295
 8006136:	f080 80ee 	bcs.w	8006316 <__udivmoddi4+0x232>
 800613a:	4290      	cmp	r0, r2
 800613c:	f240 80eb 	bls.w	8006316 <__udivmoddi4+0x232>
 8006140:	3902      	subs	r1, #2
 8006142:	4432      	add	r2, r6
 8006144:	1a12      	subs	r2, r2, r0
 8006146:	b2a4      	uxth	r4, r4
 8006148:	fbb2 f0fe 	udiv	r0, r2, lr
 800614c:	fb0e 2210 	mls	r2, lr, r0, r2
 8006150:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8006154:	fb00 f707 	mul.w	r7, r0, r7
 8006158:	42a7      	cmp	r7, r4
 800615a:	d909      	bls.n	8006170 <__udivmoddi4+0x8c>
 800615c:	1934      	adds	r4, r6, r4
 800615e:	f100 32ff 	add.w	r2, r0, #4294967295
 8006162:	f080 80da 	bcs.w	800631a <__udivmoddi4+0x236>
 8006166:	42a7      	cmp	r7, r4
 8006168:	f240 80d7 	bls.w	800631a <__udivmoddi4+0x236>
 800616c:	4434      	add	r4, r6
 800616e:	3802      	subs	r0, #2
 8006170:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8006174:	1be4      	subs	r4, r4, r7
 8006176:	2100      	movs	r1, #0
 8006178:	b11d      	cbz	r5, 8006182 <__udivmoddi4+0x9e>
 800617a:	40dc      	lsrs	r4, r3
 800617c:	2300      	movs	r3, #0
 800617e:	e9c5 4300 	strd	r4, r3, [r5]
 8006182:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006186:	428b      	cmp	r3, r1
 8006188:	d906      	bls.n	8006198 <__udivmoddi4+0xb4>
 800618a:	b10d      	cbz	r5, 8006190 <__udivmoddi4+0xac>
 800618c:	e9c5 0100 	strd	r0, r1, [r5]
 8006190:	2100      	movs	r1, #0
 8006192:	4608      	mov	r0, r1
 8006194:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006198:	fab3 f183 	clz	r1, r3
 800619c:	2900      	cmp	r1, #0
 800619e:	d148      	bne.n	8006232 <__udivmoddi4+0x14e>
 80061a0:	42bb      	cmp	r3, r7
 80061a2:	d302      	bcc.n	80061aa <__udivmoddi4+0xc6>
 80061a4:	4282      	cmp	r2, r0
 80061a6:	f200 8107 	bhi.w	80063b8 <__udivmoddi4+0x2d4>
 80061aa:	1a84      	subs	r4, r0, r2
 80061ac:	eb67 0203 	sbc.w	r2, r7, r3
 80061b0:	2001      	movs	r0, #1
 80061b2:	4694      	mov	ip, r2
 80061b4:	2d00      	cmp	r5, #0
 80061b6:	d0e4      	beq.n	8006182 <__udivmoddi4+0x9e>
 80061b8:	e9c5 4c00 	strd	r4, ip, [r5]
 80061bc:	e7e1      	b.n	8006182 <__udivmoddi4+0x9e>
 80061be:	2a00      	cmp	r2, #0
 80061c0:	f000 8092 	beq.w	80062e8 <__udivmoddi4+0x204>
 80061c4:	fab2 f382 	clz	r3, r2
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	f040 80a8 	bne.w	800631e <__udivmoddi4+0x23a>
 80061ce:	1a8a      	subs	r2, r1, r2
 80061d0:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 80061d4:	fa1f fc86 	uxth.w	ip, r6
 80061d8:	2101      	movs	r1, #1
 80061da:	0c20      	lsrs	r0, r4, #16
 80061dc:	fbb2 f7fe 	udiv	r7, r2, lr
 80061e0:	fb0e 2217 	mls	r2, lr, r7, r2
 80061e4:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 80061e8:	fb0c f007 	mul.w	r0, ip, r7
 80061ec:	4290      	cmp	r0, r2
 80061ee:	d907      	bls.n	8006200 <__udivmoddi4+0x11c>
 80061f0:	18b2      	adds	r2, r6, r2
 80061f2:	f107 38ff 	add.w	r8, r7, #4294967295
 80061f6:	d202      	bcs.n	80061fe <__udivmoddi4+0x11a>
 80061f8:	4290      	cmp	r0, r2
 80061fa:	f200 80e2 	bhi.w	80063c2 <__udivmoddi4+0x2de>
 80061fe:	4647      	mov	r7, r8
 8006200:	1a12      	subs	r2, r2, r0
 8006202:	b2a4      	uxth	r4, r4
 8006204:	fbb2 f0fe 	udiv	r0, r2, lr
 8006208:	fb0e 2210 	mls	r2, lr, r0, r2
 800620c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8006210:	fb0c fc00 	mul.w	ip, ip, r0
 8006214:	45a4      	cmp	ip, r4
 8006216:	d907      	bls.n	8006228 <__udivmoddi4+0x144>
 8006218:	1934      	adds	r4, r6, r4
 800621a:	f100 32ff 	add.w	r2, r0, #4294967295
 800621e:	d202      	bcs.n	8006226 <__udivmoddi4+0x142>
 8006220:	45a4      	cmp	ip, r4
 8006222:	f200 80cb 	bhi.w	80063bc <__udivmoddi4+0x2d8>
 8006226:	4610      	mov	r0, r2
 8006228:	eba4 040c 	sub.w	r4, r4, ip
 800622c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8006230:	e7a2      	b.n	8006178 <__udivmoddi4+0x94>
 8006232:	f1c1 0620 	rsb	r6, r1, #32
 8006236:	408b      	lsls	r3, r1
 8006238:	fa22 fc06 	lsr.w	ip, r2, r6
 800623c:	ea4c 0c03 	orr.w	ip, ip, r3
 8006240:	fa07 f401 	lsl.w	r4, r7, r1
 8006244:	fa20 f306 	lsr.w	r3, r0, r6
 8006248:	40f7      	lsrs	r7, r6
 800624a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800624e:	4323      	orrs	r3, r4
 8006250:	fa00 f801 	lsl.w	r8, r0, r1
 8006254:	fa1f fe8c 	uxth.w	lr, ip
 8006258:	fbb7 f0f9 	udiv	r0, r7, r9
 800625c:	0c1c      	lsrs	r4, r3, #16
 800625e:	fb09 7710 	mls	r7, r9, r0, r7
 8006262:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 8006266:	fb00 f70e 	mul.w	r7, r0, lr
 800626a:	42a7      	cmp	r7, r4
 800626c:	fa02 f201 	lsl.w	r2, r2, r1
 8006270:	d90a      	bls.n	8006288 <__udivmoddi4+0x1a4>
 8006272:	eb1c 0404 	adds.w	r4, ip, r4
 8006276:	f100 3aff 	add.w	sl, r0, #4294967295
 800627a:	f080 809b 	bcs.w	80063b4 <__udivmoddi4+0x2d0>
 800627e:	42a7      	cmp	r7, r4
 8006280:	f240 8098 	bls.w	80063b4 <__udivmoddi4+0x2d0>
 8006284:	3802      	subs	r0, #2
 8006286:	4464      	add	r4, ip
 8006288:	1be4      	subs	r4, r4, r7
 800628a:	b29f      	uxth	r7, r3
 800628c:	fbb4 f3f9 	udiv	r3, r4, r9
 8006290:	fb09 4413 	mls	r4, r9, r3, r4
 8006294:	ea47 4404 	orr.w	r4, r7, r4, lsl #16
 8006298:	fb03 fe0e 	mul.w	lr, r3, lr
 800629c:	45a6      	cmp	lr, r4
 800629e:	d909      	bls.n	80062b4 <__udivmoddi4+0x1d0>
 80062a0:	eb1c 0404 	adds.w	r4, ip, r4
 80062a4:	f103 37ff 	add.w	r7, r3, #4294967295
 80062a8:	f080 8082 	bcs.w	80063b0 <__udivmoddi4+0x2cc>
 80062ac:	45a6      	cmp	lr, r4
 80062ae:	d97f      	bls.n	80063b0 <__udivmoddi4+0x2cc>
 80062b0:	3b02      	subs	r3, #2
 80062b2:	4464      	add	r4, ip
 80062b4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80062b8:	eba4 040e 	sub.w	r4, r4, lr
 80062bc:	fba0 e702 	umull	lr, r7, r0, r2
 80062c0:	42bc      	cmp	r4, r7
 80062c2:	4673      	mov	r3, lr
 80062c4:	46b9      	mov	r9, r7
 80062c6:	d363      	bcc.n	8006390 <__udivmoddi4+0x2ac>
 80062c8:	d060      	beq.n	800638c <__udivmoddi4+0x2a8>
 80062ca:	b15d      	cbz	r5, 80062e4 <__udivmoddi4+0x200>
 80062cc:	ebb8 0203 	subs.w	r2, r8, r3
 80062d0:	eb64 0409 	sbc.w	r4, r4, r9
 80062d4:	fa04 f606 	lsl.w	r6, r4, r6
 80062d8:	fa22 f301 	lsr.w	r3, r2, r1
 80062dc:	431e      	orrs	r6, r3
 80062de:	40cc      	lsrs	r4, r1
 80062e0:	e9c5 6400 	strd	r6, r4, [r5]
 80062e4:	2100      	movs	r1, #0
 80062e6:	e74c      	b.n	8006182 <__udivmoddi4+0x9e>
 80062e8:	0862      	lsrs	r2, r4, #1
 80062ea:	0848      	lsrs	r0, r1, #1
 80062ec:	ea42 71c1 	orr.w	r1, r2, r1, lsl #31
 80062f0:	0c0b      	lsrs	r3, r1, #16
 80062f2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80062f6:	b28a      	uxth	r2, r1
 80062f8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80062fc:	fbb3 f1f6 	udiv	r1, r3, r6
 8006300:	07e4      	lsls	r4, r4, #31
 8006302:	46b4      	mov	ip, r6
 8006304:	4637      	mov	r7, r6
 8006306:	46b6      	mov	lr, r6
 8006308:	231f      	movs	r3, #31
 800630a:	fbb0 f0f6 	udiv	r0, r0, r6
 800630e:	1bd2      	subs	r2, r2, r7
 8006310:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006314:	e761      	b.n	80061da <__udivmoddi4+0xf6>
 8006316:	4661      	mov	r1, ip
 8006318:	e714      	b.n	8006144 <__udivmoddi4+0x60>
 800631a:	4610      	mov	r0, r2
 800631c:	e728      	b.n	8006170 <__udivmoddi4+0x8c>
 800631e:	f1c3 0120 	rsb	r1, r3, #32
 8006322:	fa20 f201 	lsr.w	r2, r0, r1
 8006326:	409e      	lsls	r6, r3
 8006328:	fa27 f101 	lsr.w	r1, r7, r1
 800632c:	409f      	lsls	r7, r3
 800632e:	433a      	orrs	r2, r7
 8006330:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8006334:	fa1f fc86 	uxth.w	ip, r6
 8006338:	fbb1 f7fe 	udiv	r7, r1, lr
 800633c:	fb0e 1017 	mls	r0, lr, r7, r1
 8006340:	0c11      	lsrs	r1, r2, #16
 8006342:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006346:	fb07 f80c 	mul.w	r8, r7, ip
 800634a:	4588      	cmp	r8, r1
 800634c:	fa04 f403 	lsl.w	r4, r4, r3
 8006350:	d93a      	bls.n	80063c8 <__udivmoddi4+0x2e4>
 8006352:	1871      	adds	r1, r6, r1
 8006354:	f107 30ff 	add.w	r0, r7, #4294967295
 8006358:	d201      	bcs.n	800635e <__udivmoddi4+0x27a>
 800635a:	4588      	cmp	r8, r1
 800635c:	d81f      	bhi.n	800639e <__udivmoddi4+0x2ba>
 800635e:	eba1 0108 	sub.w	r1, r1, r8
 8006362:	fbb1 f8fe 	udiv	r8, r1, lr
 8006366:	fb08 f70c 	mul.w	r7, r8, ip
 800636a:	fb0e 1118 	mls	r1, lr, r8, r1
 800636e:	b292      	uxth	r2, r2
 8006370:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8006374:	42ba      	cmp	r2, r7
 8006376:	d22f      	bcs.n	80063d8 <__udivmoddi4+0x2f4>
 8006378:	18b2      	adds	r2, r6, r2
 800637a:	f108 31ff 	add.w	r1, r8, #4294967295
 800637e:	d2c6      	bcs.n	800630e <__udivmoddi4+0x22a>
 8006380:	42ba      	cmp	r2, r7
 8006382:	d2c4      	bcs.n	800630e <__udivmoddi4+0x22a>
 8006384:	f1a8 0102 	sub.w	r1, r8, #2
 8006388:	4432      	add	r2, r6
 800638a:	e7c0      	b.n	800630e <__udivmoddi4+0x22a>
 800638c:	45f0      	cmp	r8, lr
 800638e:	d29c      	bcs.n	80062ca <__udivmoddi4+0x1e6>
 8006390:	ebbe 0302 	subs.w	r3, lr, r2
 8006394:	eb67 070c 	sbc.w	r7, r7, ip
 8006398:	3801      	subs	r0, #1
 800639a:	46b9      	mov	r9, r7
 800639c:	e795      	b.n	80062ca <__udivmoddi4+0x1e6>
 800639e:	eba6 0808 	sub.w	r8, r6, r8
 80063a2:	4441      	add	r1, r8
 80063a4:	1eb8      	subs	r0, r7, #2
 80063a6:	fbb1 f8fe 	udiv	r8, r1, lr
 80063aa:	fb08 f70c 	mul.w	r7, r8, ip
 80063ae:	e7dc      	b.n	800636a <__udivmoddi4+0x286>
 80063b0:	463b      	mov	r3, r7
 80063b2:	e77f      	b.n	80062b4 <__udivmoddi4+0x1d0>
 80063b4:	4650      	mov	r0, sl
 80063b6:	e767      	b.n	8006288 <__udivmoddi4+0x1a4>
 80063b8:	4608      	mov	r0, r1
 80063ba:	e6fb      	b.n	80061b4 <__udivmoddi4+0xd0>
 80063bc:	4434      	add	r4, r6
 80063be:	3802      	subs	r0, #2
 80063c0:	e732      	b.n	8006228 <__udivmoddi4+0x144>
 80063c2:	3f02      	subs	r7, #2
 80063c4:	4432      	add	r2, r6
 80063c6:	e71b      	b.n	8006200 <__udivmoddi4+0x11c>
 80063c8:	eba1 0108 	sub.w	r1, r1, r8
 80063cc:	4638      	mov	r0, r7
 80063ce:	fbb1 f8fe 	udiv	r8, r1, lr
 80063d2:	fb08 f70c 	mul.w	r7, r8, ip
 80063d6:	e7c8      	b.n	800636a <__udivmoddi4+0x286>
 80063d8:	4641      	mov	r1, r8
 80063da:	e798      	b.n	800630e <__udivmoddi4+0x22a>

080063dc <malloc>:
 80063dc:	4b02      	ldr	r3, [pc, #8]	@ (80063e8 <malloc+0xc>)
 80063de:	4601      	mov	r1, r0
 80063e0:	6818      	ldr	r0, [r3, #0]
 80063e2:	f000 b803 	b.w	80063ec <_malloc_r>
 80063e6:	bf00      	nop
 80063e8:	240004b0 	.word	0x240004b0

080063ec <_malloc_r>:
 80063ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063f0:	f101 050b 	add.w	r5, r1, #11
 80063f4:	2d16      	cmp	r5, #22
 80063f6:	b083      	sub	sp, #12
 80063f8:	4606      	mov	r6, r0
 80063fa:	d823      	bhi.n	8006444 <_malloc_r+0x58>
 80063fc:	2910      	cmp	r1, #16
 80063fe:	f200 80b4 	bhi.w	800656a <_malloc_r+0x17e>
 8006402:	f000 fabf 	bl	8006984 <__malloc_lock>
 8006406:	2510      	movs	r5, #16
 8006408:	2318      	movs	r3, #24
 800640a:	2002      	movs	r0, #2
 800640c:	4fb8      	ldr	r7, [pc, #736]	@ (80066f0 <_malloc_r+0x304>)
 800640e:	443b      	add	r3, r7
 8006410:	f1a3 0208 	sub.w	r2, r3, #8
 8006414:	685c      	ldr	r4, [r3, #4]
 8006416:	4294      	cmp	r4, r2
 8006418:	f000 8164 	beq.w	80066e4 <_malloc_r+0x2f8>
 800641c:	6863      	ldr	r3, [r4, #4]
 800641e:	68e2      	ldr	r2, [r4, #12]
 8006420:	68a1      	ldr	r1, [r4, #8]
 8006422:	f023 0303 	bic.w	r3, r3, #3
 8006426:	60ca      	str	r2, [r1, #12]
 8006428:	4423      	add	r3, r4
 800642a:	4630      	mov	r0, r6
 800642c:	6091      	str	r1, [r2, #8]
 800642e:	685a      	ldr	r2, [r3, #4]
 8006430:	f042 0201 	orr.w	r2, r2, #1
 8006434:	605a      	str	r2, [r3, #4]
 8006436:	f000 faab 	bl	8006990 <__malloc_unlock>
 800643a:	3408      	adds	r4, #8
 800643c:	4620      	mov	r0, r4
 800643e:	b003      	add	sp, #12
 8006440:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006444:	f035 0507 	bics.w	r5, r5, #7
 8006448:	f100 808f 	bmi.w	800656a <_malloc_r+0x17e>
 800644c:	42a9      	cmp	r1, r5
 800644e:	f200 808c 	bhi.w	800656a <_malloc_r+0x17e>
 8006452:	f000 fa97 	bl	8006984 <__malloc_lock>
 8006456:	f5b5 7ffc 	cmp.w	r5, #504	@ 0x1f8
 800645a:	f0c0 81b8 	bcc.w	80067ce <_malloc_r+0x3e2>
 800645e:	ea5f 2e55 	movs.w	lr, r5, lsr #9
 8006462:	f000 8089 	beq.w	8006578 <_malloc_r+0x18c>
 8006466:	f1be 0f04 	cmp.w	lr, #4
 800646a:	f200 8170 	bhi.w	800674e <_malloc_r+0x362>
 800646e:	ea4f 1e95 	mov.w	lr, r5, lsr #6
 8006472:	f10e 0039 	add.w	r0, lr, #57	@ 0x39
 8006476:	b203      	sxth	r3, r0
 8006478:	f10e 0e38 	add.w	lr, lr, #56	@ 0x38
 800647c:	00db      	lsls	r3, r3, #3
 800647e:	4f9c      	ldr	r7, [pc, #624]	@ (80066f0 <_malloc_r+0x304>)
 8006480:	443b      	add	r3, r7
 8006482:	f1a3 0c08 	sub.w	ip, r3, #8
 8006486:	685c      	ldr	r4, [r3, #4]
 8006488:	45a4      	cmp	ip, r4
 800648a:	d107      	bne.n	800649c <_malloc_r+0xb0>
 800648c:	e00d      	b.n	80064aa <_malloc_r+0xbe>
 800648e:	2a00      	cmp	r2, #0
 8006490:	68e1      	ldr	r1, [r4, #12]
 8006492:	f280 8121 	bge.w	80066d8 <_malloc_r+0x2ec>
 8006496:	458c      	cmp	ip, r1
 8006498:	d007      	beq.n	80064aa <_malloc_r+0xbe>
 800649a:	460c      	mov	r4, r1
 800649c:	6863      	ldr	r3, [r4, #4]
 800649e:	f023 0303 	bic.w	r3, r3, #3
 80064a2:	1b5a      	subs	r2, r3, r5
 80064a4:	2a0f      	cmp	r2, #15
 80064a6:	ddf2      	ble.n	800648e <_malloc_r+0xa2>
 80064a8:	4670      	mov	r0, lr
 80064aa:	f8df 8248 	ldr.w	r8, [pc, #584]	@ 80066f4 <_malloc_r+0x308>
 80064ae:	693c      	ldr	r4, [r7, #16]
 80064b0:	4544      	cmp	r4, r8
 80064b2:	f000 80fe 	beq.w	80066b2 <_malloc_r+0x2c6>
 80064b6:	6863      	ldr	r3, [r4, #4]
 80064b8:	f023 0c03 	bic.w	ip, r3, #3
 80064bc:	ebac 0305 	sub.w	r3, ip, r5
 80064c0:	2b0f      	cmp	r3, #15
 80064c2:	f300 8189 	bgt.w	80067d8 <_malloc_r+0x3ec>
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	e9c7 8804 	strd	r8, r8, [r7, #16]
 80064cc:	f280 8173 	bge.w	80067b6 <_malloc_r+0x3ca>
 80064d0:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
 80064d4:	f8d7 e004 	ldr.w	lr, [r7, #4]
 80064d8:	f080 8118 	bcs.w	800670c <_malloc_r+0x320>
 80064dc:	ea4f 03dc 	mov.w	r3, ip, lsr #3
 80064e0:	3301      	adds	r3, #1
 80064e2:	b219      	sxth	r1, r3
 80064e4:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 80064e8:	2301      	movs	r3, #1
 80064ea:	fa03 f30c 	lsl.w	r3, r3, ip
 80064ee:	f857 2031 	ldr.w	r2, [r7, r1, lsl #3]
 80064f2:	60a2      	str	r2, [r4, #8]
 80064f4:	ea4e 0e03 	orr.w	lr, lr, r3
 80064f8:	eb07 03c1 	add.w	r3, r7, r1, lsl #3
 80064fc:	3b08      	subs	r3, #8
 80064fe:	60e3      	str	r3, [r4, #12]
 8006500:	f8c7 e004 	str.w	lr, [r7, #4]
 8006504:	f847 4031 	str.w	r4, [r7, r1, lsl #3]
 8006508:	60d4      	str	r4, [r2, #12]
 800650a:	1083      	asrs	r3, r0, #2
 800650c:	f04f 0c01 	mov.w	ip, #1
 8006510:	fa0c fc03 	lsl.w	ip, ip, r3
 8006514:	45f4      	cmp	ip, lr
 8006516:	d835      	bhi.n	8006584 <_malloc_r+0x198>
 8006518:	ea1c 0f0e 	tst.w	ip, lr
 800651c:	d108      	bne.n	8006530 <_malloc_r+0x144>
 800651e:	f020 0003 	bic.w	r0, r0, #3
 8006522:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8006526:	ea1c 0f0e 	tst.w	ip, lr
 800652a:	f100 0004 	add.w	r0, r0, #4
 800652e:	d0f8      	beq.n	8006522 <_malloc_r+0x136>
 8006530:	eb07 0ac0 	add.w	sl, r7, r0, lsl #3
 8006534:	46d6      	mov	lr, sl
 8006536:	4681      	mov	r9, r0
 8006538:	f8de 300c 	ldr.w	r3, [lr, #12]
 800653c:	e00b      	b.n	8006556 <_malloc_r+0x16a>
 800653e:	6859      	ldr	r1, [r3, #4]
 8006540:	f021 0103 	bic.w	r1, r1, #3
 8006544:	1b4a      	subs	r2, r1, r5
 8006546:	2a0f      	cmp	r2, #15
 8006548:	461c      	mov	r4, r3
 800654a:	68db      	ldr	r3, [r3, #12]
 800654c:	f300 810f 	bgt.w	800676e <_malloc_r+0x382>
 8006550:	2a00      	cmp	r2, #0
 8006552:	f280 8123 	bge.w	800679c <_malloc_r+0x3b0>
 8006556:	459e      	cmp	lr, r3
 8006558:	d1f1      	bne.n	800653e <_malloc_r+0x152>
 800655a:	f109 0901 	add.w	r9, r9, #1
 800655e:	f019 0f03 	tst.w	r9, #3
 8006562:	f10e 0e08 	add.w	lr, lr, #8
 8006566:	d1e7      	bne.n	8006538 <_malloc_r+0x14c>
 8006568:	e161      	b.n	800682e <_malloc_r+0x442>
 800656a:	230c      	movs	r3, #12
 800656c:	6033      	str	r3, [r6, #0]
 800656e:	2400      	movs	r4, #0
 8006570:	4620      	mov	r0, r4
 8006572:	b003      	add	sp, #12
 8006574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006578:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800657c:	2040      	movs	r0, #64	@ 0x40
 800657e:	f04f 0e3f 	mov.w	lr, #63	@ 0x3f
 8006582:	e77c      	b.n	800647e <_malloc_r+0x92>
 8006584:	68bc      	ldr	r4, [r7, #8]
 8006586:	6863      	ldr	r3, [r4, #4]
 8006588:	f023 0903 	bic.w	r9, r3, #3
 800658c:	45a9      	cmp	r9, r5
 800658e:	d304      	bcc.n	800659a <_malloc_r+0x1ae>
 8006590:	eba9 0305 	sub.w	r3, r9, r5
 8006594:	2b0f      	cmp	r3, #15
 8006596:	f300 808f 	bgt.w	80066b8 <_malloc_r+0x2cc>
 800659a:	4b57      	ldr	r3, [pc, #348]	@ (80066f8 <_malloc_r+0x30c>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	2008      	movs	r0, #8
 80065a0:	f103 0810 	add.w	r8, r3, #16
 80065a4:	eb04 0309 	add.w	r3, r4, r9
 80065a8:	9300      	str	r3, [sp, #0]
 80065aa:	f000 fa89 	bl	8006ac0 <sysconf>
 80065ae:	4a53      	ldr	r2, [pc, #332]	@ (80066fc <_malloc_r+0x310>)
 80065b0:	6813      	ldr	r3, [r2, #0]
 80065b2:	3301      	adds	r3, #1
 80065b4:	44a8      	add	r8, r5
 80065b6:	4683      	mov	fp, r0
 80065b8:	d005      	beq.n	80065c6 <_malloc_r+0x1da>
 80065ba:	f108 38ff 	add.w	r8, r8, #4294967295
 80065be:	4480      	add	r8, r0
 80065c0:	4243      	negs	r3, r0
 80065c2:	ea03 0808 	and.w	r8, r3, r8
 80065c6:	4641      	mov	r1, r8
 80065c8:	4630      	mov	r0, r6
 80065ca:	f000 fa35 	bl	8006a38 <_sbrk_r>
 80065ce:	f1b0 3fff 	cmp.w	r0, #4294967295
 80065d2:	4a4a      	ldr	r2, [pc, #296]	@ (80066fc <_malloc_r+0x310>)
 80065d4:	4682      	mov	sl, r0
 80065d6:	f000 811b 	beq.w	8006810 <_malloc_r+0x424>
 80065da:	eb04 0309 	add.w	r3, r4, r9
 80065de:	4283      	cmp	r3, r0
 80065e0:	f200 8114 	bhi.w	800680c <_malloc_r+0x420>
 80065e4:	4b46      	ldr	r3, [pc, #280]	@ (8006700 <_malloc_r+0x314>)
 80065e6:	6818      	ldr	r0, [r3, #0]
 80065e8:	4440      	add	r0, r8
 80065ea:	f10b 3cff 	add.w	ip, fp, #4294967295
 80065ee:	6018      	str	r0, [r3, #0]
 80065f0:	f000 8172 	beq.w	80068d8 <_malloc_r+0x4ec>
 80065f4:	6811      	ldr	r1, [r2, #0]
 80065f6:	3101      	adds	r1, #1
 80065f8:	f000 817a 	beq.w	80068f0 <_malloc_r+0x504>
 80065fc:	eb04 0209 	add.w	r2, r4, r9
 8006600:	ebaa 0202 	sub.w	r2, sl, r2
 8006604:	4402      	add	r2, r0
 8006606:	601a      	str	r2, [r3, #0]
 8006608:	f01a 0207 	ands.w	r2, sl, #7
 800660c:	e9cd 2300 	strd	r2, r3, [sp]
 8006610:	f000 8132 	beq.w	8006878 <_malloc_r+0x48c>
 8006614:	f1c2 0208 	rsb	r2, r2, #8
 8006618:	4492      	add	sl, r2
 800661a:	44d0      	add	r8, sl
 800661c:	ea08 010c 	and.w	r1, r8, ip
 8006620:	445a      	add	r2, fp
 8006622:	1a52      	subs	r2, r2, r1
 8006624:	ea02 0b0c 	and.w	fp, r2, ip
 8006628:	4659      	mov	r1, fp
 800662a:	4630      	mov	r0, r6
 800662c:	f000 fa04 	bl	8006a38 <_sbrk_r>
 8006630:	1c42      	adds	r2, r0, #1
 8006632:	9b01      	ldr	r3, [sp, #4]
 8006634:	f000 8179 	beq.w	800692a <_malloc_r+0x53e>
 8006638:	eba0 000a 	sub.w	r0, r0, sl
 800663c:	eb00 080b 	add.w	r8, r0, fp
 8006640:	6818      	ldr	r0, [r3, #0]
 8006642:	f8c7 a008 	str.w	sl, [r7, #8]
 8006646:	f048 0201 	orr.w	r2, r8, #1
 800664a:	4458      	add	r0, fp
 800664c:	42bc      	cmp	r4, r7
 800664e:	f8ca 2004 	str.w	r2, [sl, #4]
 8006652:	6018      	str	r0, [r3, #0]
 8006654:	d016      	beq.n	8006684 <_malloc_r+0x298>
 8006656:	f1b9 0f0f 	cmp.w	r9, #15
 800665a:	f240 814c 	bls.w	80068f6 <_malloc_r+0x50a>
 800665e:	6861      	ldr	r1, [r4, #4]
 8006660:	f1a9 020c 	sub.w	r2, r9, #12
 8006664:	f022 0207 	bic.w	r2, r2, #7
 8006668:	f001 0101 	and.w	r1, r1, #1
 800666c:	4311      	orrs	r1, r2
 800666e:	6061      	str	r1, [r4, #4]
 8006670:	f04f 0c05 	mov.w	ip, #5
 8006674:	18a1      	adds	r1, r4, r2
 8006676:	2a0f      	cmp	r2, #15
 8006678:	e9c1 cc01 	strd	ip, ip, [r1, #4]
 800667c:	f200 815d 	bhi.w	800693a <_malloc_r+0x54e>
 8006680:	f8da 2004 	ldr.w	r2, [sl, #4]
 8006684:	4b1f      	ldr	r3, [pc, #124]	@ (8006704 <_malloc_r+0x318>)
 8006686:	6819      	ldr	r1, [r3, #0]
 8006688:	4281      	cmp	r1, r0
 800668a:	bf38      	it	cc
 800668c:	6018      	strcc	r0, [r3, #0]
 800668e:	4b1e      	ldr	r3, [pc, #120]	@ (8006708 <_malloc_r+0x31c>)
 8006690:	6819      	ldr	r1, [r3, #0]
 8006692:	4281      	cmp	r1, r0
 8006694:	bf38      	it	cc
 8006696:	6018      	strcc	r0, [r3, #0]
 8006698:	4654      	mov	r4, sl
 800669a:	f022 0803 	bic.w	r8, r2, #3
 800669e:	45a8      	cmp	r8, r5
 80066a0:	eba8 0305 	sub.w	r3, r8, r5
 80066a4:	d301      	bcc.n	80066aa <_malloc_r+0x2be>
 80066a6:	2b0f      	cmp	r3, #15
 80066a8:	dc06      	bgt.n	80066b8 <_malloc_r+0x2cc>
 80066aa:	4630      	mov	r0, r6
 80066ac:	f000 f970 	bl	8006990 <__malloc_unlock>
 80066b0:	e75d      	b.n	800656e <_malloc_r+0x182>
 80066b2:	f8d7 e004 	ldr.w	lr, [r7, #4]
 80066b6:	e728      	b.n	800650a <_malloc_r+0x11e>
 80066b8:	1962      	adds	r2, r4, r5
 80066ba:	f043 0301 	orr.w	r3, r3, #1
 80066be:	f045 0501 	orr.w	r5, r5, #1
 80066c2:	6065      	str	r5, [r4, #4]
 80066c4:	4630      	mov	r0, r6
 80066c6:	60ba      	str	r2, [r7, #8]
 80066c8:	6053      	str	r3, [r2, #4]
 80066ca:	f000 f961 	bl	8006990 <__malloc_unlock>
 80066ce:	3408      	adds	r4, #8
 80066d0:	4620      	mov	r0, r4
 80066d2:	b003      	add	sp, #12
 80066d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066d8:	68a2      	ldr	r2, [r4, #8]
 80066da:	4423      	add	r3, r4
 80066dc:	60d1      	str	r1, [r2, #12]
 80066de:	4630      	mov	r0, r6
 80066e0:	608a      	str	r2, [r1, #8]
 80066e2:	e6a4      	b.n	800642e <_malloc_r+0x42>
 80066e4:	68dc      	ldr	r4, [r3, #12]
 80066e6:	42a3      	cmp	r3, r4
 80066e8:	f47f ae98 	bne.w	800641c <_malloc_r+0x30>
 80066ec:	3002      	adds	r0, #2
 80066ee:	e6dc      	b.n	80064aa <_malloc_r+0xbe>
 80066f0:	240000a8 	.word	0x240000a8
 80066f4:	240000b0 	.word	0x240000b0
 80066f8:	240007a4 	.word	0x240007a4
 80066fc:	240000a0 	.word	0x240000a0
 8006700:	24000774 	.word	0x24000774
 8006704:	240007a0 	.word	0x240007a0
 8006708:	2400079c 	.word	0x2400079c
 800670c:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
 8006710:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8006714:	d372      	bcc.n	80067fc <_malloc_r+0x410>
 8006716:	2a14      	cmp	r2, #20
 8006718:	f200 80c1 	bhi.w	800689e <_malloc_r+0x4b2>
 800671c:	f102 035c 	add.w	r3, r2, #92	@ 0x5c
 8006720:	b21b      	sxth	r3, r3
 8006722:	325b      	adds	r2, #91	@ 0x5b
 8006724:	00db      	lsls	r3, r3, #3
 8006726:	18f9      	adds	r1, r7, r3
 8006728:	58fb      	ldr	r3, [r7, r3]
 800672a:	3908      	subs	r1, #8
 800672c:	4299      	cmp	r1, r3
 800672e:	d103      	bne.n	8006738 <_malloc_r+0x34c>
 8006730:	e098      	b.n	8006864 <_malloc_r+0x478>
 8006732:	689b      	ldr	r3, [r3, #8]
 8006734:	4299      	cmp	r1, r3
 8006736:	d004      	beq.n	8006742 <_malloc_r+0x356>
 8006738:	685a      	ldr	r2, [r3, #4]
 800673a:	f022 0203 	bic.w	r2, r2, #3
 800673e:	4562      	cmp	r2, ip
 8006740:	d8f7      	bhi.n	8006732 <_malloc_r+0x346>
 8006742:	68d9      	ldr	r1, [r3, #12]
 8006744:	e9c4 3102 	strd	r3, r1, [r4, #8]
 8006748:	608c      	str	r4, [r1, #8]
 800674a:	60dc      	str	r4, [r3, #12]
 800674c:	e6dd      	b.n	800650a <_malloc_r+0x11e>
 800674e:	f1be 0f14 	cmp.w	lr, #20
 8006752:	d960      	bls.n	8006816 <_malloc_r+0x42a>
 8006754:	f1be 0f54 	cmp.w	lr, #84	@ 0x54
 8006758:	f200 80ab 	bhi.w	80068b2 <_malloc_r+0x4c6>
 800675c:	ea4f 3e15 	mov.w	lr, r5, lsr #12
 8006760:	f10e 006f 	add.w	r0, lr, #111	@ 0x6f
 8006764:	b203      	sxth	r3, r0
 8006766:	f10e 0e6e 	add.w	lr, lr, #110	@ 0x6e
 800676a:	00db      	lsls	r3, r3, #3
 800676c:	e687      	b.n	800647e <_malloc_r+0x92>
 800676e:	f8d4 c008 	ldr.w	ip, [r4, #8]
 8006772:	4630      	mov	r0, r6
 8006774:	1966      	adds	r6, r4, r5
 8006776:	f045 0501 	orr.w	r5, r5, #1
 800677a:	6065      	str	r5, [r4, #4]
 800677c:	f8cc 300c 	str.w	r3, [ip, #12]
 8006780:	f8c3 c008 	str.w	ip, [r3, #8]
 8006784:	f042 0301 	orr.w	r3, r2, #1
 8006788:	e9c7 6604 	strd	r6, r6, [r7, #16]
 800678c:	e9c6 8802 	strd	r8, r8, [r6, #8]
 8006790:	6073      	str	r3, [r6, #4]
 8006792:	5062      	str	r2, [r4, r1]
 8006794:	f000 f8fc 	bl	8006990 <__malloc_unlock>
 8006798:	3408      	adds	r4, #8
 800679a:	e6e9      	b.n	8006570 <_malloc_r+0x184>
 800679c:	4421      	add	r1, r4
 800679e:	4630      	mov	r0, r6
 80067a0:	684a      	ldr	r2, [r1, #4]
 80067a2:	f042 0201 	orr.w	r2, r2, #1
 80067a6:	604a      	str	r2, [r1, #4]
 80067a8:	f854 2f08 	ldr.w	r2, [r4, #8]!
 80067ac:	60d3      	str	r3, [r2, #12]
 80067ae:	609a      	str	r2, [r3, #8]
 80067b0:	f000 f8ee 	bl	8006990 <__malloc_unlock>
 80067b4:	e6dc      	b.n	8006570 <_malloc_r+0x184>
 80067b6:	44a4      	add	ip, r4
 80067b8:	4630      	mov	r0, r6
 80067ba:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80067be:	f043 0301 	orr.w	r3, r3, #1
 80067c2:	f8cc 3004 	str.w	r3, [ip, #4]
 80067c6:	f000 f8e3 	bl	8006990 <__malloc_unlock>
 80067ca:	3408      	adds	r4, #8
 80067cc:	e6d0      	b.n	8006570 <_malloc_r+0x184>
 80067ce:	08e8      	lsrs	r0, r5, #3
 80067d0:	1c43      	adds	r3, r0, #1
 80067d2:	b21b      	sxth	r3, r3
 80067d4:	00db      	lsls	r3, r3, #3
 80067d6:	e619      	b.n	800640c <_malloc_r+0x20>
 80067d8:	1962      	adds	r2, r4, r5
 80067da:	f043 0101 	orr.w	r1, r3, #1
 80067de:	f045 0501 	orr.w	r5, r5, #1
 80067e2:	6065      	str	r5, [r4, #4]
 80067e4:	4630      	mov	r0, r6
 80067e6:	e9c7 2204 	strd	r2, r2, [r7, #16]
 80067ea:	e9c2 8802 	strd	r8, r8, [r2, #8]
 80067ee:	6051      	str	r1, [r2, #4]
 80067f0:	f844 300c 	str.w	r3, [r4, ip]
 80067f4:	f000 f8cc 	bl	8006990 <__malloc_unlock>
 80067f8:	3408      	adds	r4, #8
 80067fa:	e6b9      	b.n	8006570 <_malloc_r+0x184>
 80067fc:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8006800:	f102 0339 	add.w	r3, r2, #57	@ 0x39
 8006804:	b21b      	sxth	r3, r3
 8006806:	3238      	adds	r2, #56	@ 0x38
 8006808:	00db      	lsls	r3, r3, #3
 800680a:	e78c      	b.n	8006726 <_malloc_r+0x33a>
 800680c:	42bc      	cmp	r4, r7
 800680e:	d05c      	beq.n	80068ca <_malloc_r+0x4de>
 8006810:	68bc      	ldr	r4, [r7, #8]
 8006812:	6862      	ldr	r2, [r4, #4]
 8006814:	e741      	b.n	800669a <_malloc_r+0x2ae>
 8006816:	f10e 005c 	add.w	r0, lr, #92	@ 0x5c
 800681a:	b203      	sxth	r3, r0
 800681c:	f10e 0e5b 	add.w	lr, lr, #91	@ 0x5b
 8006820:	00db      	lsls	r3, r3, #3
 8006822:	e62c      	b.n	800647e <_malloc_r+0x92>
 8006824:	f85a 3908 	ldr.w	r3, [sl], #-8
 8006828:	4553      	cmp	r3, sl
 800682a:	f040 80a6 	bne.w	800697a <_malloc_r+0x58e>
 800682e:	f010 0f03 	tst.w	r0, #3
 8006832:	f100 30ff 	add.w	r0, r0, #4294967295
 8006836:	d1f5      	bne.n	8006824 <_malloc_r+0x438>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	ea23 030c 	bic.w	r3, r3, ip
 800683e:	607b      	str	r3, [r7, #4]
 8006840:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8006844:	459c      	cmp	ip, r3
 8006846:	f63f ae9d 	bhi.w	8006584 <_malloc_r+0x198>
 800684a:	f1bc 0f00 	cmp.w	ip, #0
 800684e:	d104      	bne.n	800685a <_malloc_r+0x46e>
 8006850:	e698      	b.n	8006584 <_malloc_r+0x198>
 8006852:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8006856:	f109 0904 	add.w	r9, r9, #4
 800685a:	ea1c 0f03 	tst.w	ip, r3
 800685e:	d0f8      	beq.n	8006852 <_malloc_r+0x466>
 8006860:	4648      	mov	r0, r9
 8006862:	e665      	b.n	8006530 <_malloc_r+0x144>
 8006864:	1092      	asrs	r2, r2, #2
 8006866:	f04f 0c01 	mov.w	ip, #1
 800686a:	fa0c f202 	lsl.w	r2, ip, r2
 800686e:	ea4e 0e02 	orr.w	lr, lr, r2
 8006872:	f8c7 e004 	str.w	lr, [r7, #4]
 8006876:	e765      	b.n	8006744 <_malloc_r+0x358>
 8006878:	eb0a 0208 	add.w	r2, sl, r8
 800687c:	ea02 020c 	and.w	r2, r2, ip
 8006880:	ebab 0202 	sub.w	r2, fp, r2
 8006884:	ea02 0b0c 	and.w	fp, r2, ip
 8006888:	4659      	mov	r1, fp
 800688a:	4630      	mov	r0, r6
 800688c:	f000 f8d4 	bl	8006a38 <_sbrk_r>
 8006890:	1c43      	adds	r3, r0, #1
 8006892:	9b01      	ldr	r3, [sp, #4]
 8006894:	f47f aed0 	bne.w	8006638 <_malloc_r+0x24c>
 8006898:	f8dd b000 	ldr.w	fp, [sp]
 800689c:	e6d0      	b.n	8006640 <_malloc_r+0x254>
 800689e:	2a54      	cmp	r2, #84	@ 0x54
 80068a0:	d82d      	bhi.n	80068fe <_malloc_r+0x512>
 80068a2:	ea4f 321c 	mov.w	r2, ip, lsr #12
 80068a6:	f102 036f 	add.w	r3, r2, #111	@ 0x6f
 80068aa:	b21b      	sxth	r3, r3
 80068ac:	326e      	adds	r2, #110	@ 0x6e
 80068ae:	00db      	lsls	r3, r3, #3
 80068b0:	e739      	b.n	8006726 <_malloc_r+0x33a>
 80068b2:	f5be 7faa 	cmp.w	lr, #340	@ 0x154
 80068b6:	d82d      	bhi.n	8006914 <_malloc_r+0x528>
 80068b8:	ea4f 3ed5 	mov.w	lr, r5, lsr #15
 80068bc:	f10e 0078 	add.w	r0, lr, #120	@ 0x78
 80068c0:	b203      	sxth	r3, r0
 80068c2:	f10e 0e77 	add.w	lr, lr, #119	@ 0x77
 80068c6:	00db      	lsls	r3, r3, #3
 80068c8:	e5d9      	b.n	800647e <_malloc_r+0x92>
 80068ca:	4b2d      	ldr	r3, [pc, #180]	@ (8006980 <_malloc_r+0x594>)
 80068cc:	6818      	ldr	r0, [r3, #0]
 80068ce:	4440      	add	r0, r8
 80068d0:	f10b 3cff 	add.w	ip, fp, #4294967295
 80068d4:	6018      	str	r0, [r3, #0]
 80068d6:	e68d      	b.n	80065f4 <_malloc_r+0x208>
 80068d8:	ea1a 0f0c 	tst.w	sl, ip
 80068dc:	f47f ae8a 	bne.w	80065f4 <_malloc_r+0x208>
 80068e0:	f8d7 a008 	ldr.w	sl, [r7, #8]
 80068e4:	44c8      	add	r8, r9
 80068e6:	f048 0201 	orr.w	r2, r8, #1
 80068ea:	f8ca 2004 	str.w	r2, [sl, #4]
 80068ee:	e6c9      	b.n	8006684 <_malloc_r+0x298>
 80068f0:	f8c2 a000 	str.w	sl, [r2]
 80068f4:	e688      	b.n	8006608 <_malloc_r+0x21c>
 80068f6:	2301      	movs	r3, #1
 80068f8:	f8ca 3004 	str.w	r3, [sl, #4]
 80068fc:	e6d5      	b.n	80066aa <_malloc_r+0x2be>
 80068fe:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 8006902:	d825      	bhi.n	8006950 <_malloc_r+0x564>
 8006904:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8006908:	f102 0378 	add.w	r3, r2, #120	@ 0x78
 800690c:	b21b      	sxth	r3, r3
 800690e:	3277      	adds	r2, #119	@ 0x77
 8006910:	00db      	lsls	r3, r3, #3
 8006912:	e708      	b.n	8006726 <_malloc_r+0x33a>
 8006914:	f240 5354 	movw	r3, #1364	@ 0x554
 8006918:	459e      	cmp	lr, r3
 800691a:	d824      	bhi.n	8006966 <_malloc_r+0x57a>
 800691c:	0cab      	lsrs	r3, r5, #18
 800691e:	f103 007d 	add.w	r0, r3, #125	@ 0x7d
 8006922:	f103 0e7c 	add.w	lr, r3, #124	@ 0x7c
 8006926:	00c3      	lsls	r3, r0, #3
 8006928:	e5a9      	b.n	800647e <_malloc_r+0x92>
 800692a:	9a00      	ldr	r2, [sp, #0]
 800692c:	3a08      	subs	r2, #8
 800692e:	4490      	add	r8, r2
 8006930:	eba8 080a 	sub.w	r8, r8, sl
 8006934:	f04f 0b00 	mov.w	fp, #0
 8006938:	e682      	b.n	8006640 <_malloc_r+0x254>
 800693a:	4630      	mov	r0, r6
 800693c:	f104 0108 	add.w	r1, r4, #8
 8006940:	9300      	str	r3, [sp, #0]
 8006942:	f000 f937 	bl	8006bb4 <_free_r>
 8006946:	9b00      	ldr	r3, [sp, #0]
 8006948:	f8d7 a008 	ldr.w	sl, [r7, #8]
 800694c:	6818      	ldr	r0, [r3, #0]
 800694e:	e697      	b.n	8006680 <_malloc_r+0x294>
 8006950:	f240 5354 	movw	r3, #1364	@ 0x554
 8006954:	429a      	cmp	r2, r3
 8006956:	d80c      	bhi.n	8006972 <_malloc_r+0x586>
 8006958:	ea4f 429c 	mov.w	r2, ip, lsr #18
 800695c:	f102 037d 	add.w	r3, r2, #125	@ 0x7d
 8006960:	00db      	lsls	r3, r3, #3
 8006962:	327c      	adds	r2, #124	@ 0x7c
 8006964:	e6df      	b.n	8006726 <_malloc_r+0x33a>
 8006966:	f44f 737e 	mov.w	r3, #1016	@ 0x3f8
 800696a:	207f      	movs	r0, #127	@ 0x7f
 800696c:	f04f 0e7e 	mov.w	lr, #126	@ 0x7e
 8006970:	e585      	b.n	800647e <_malloc_r+0x92>
 8006972:	f44f 737e 	mov.w	r3, #1016	@ 0x3f8
 8006976:	227e      	movs	r2, #126	@ 0x7e
 8006978:	e6d5      	b.n	8006726 <_malloc_r+0x33a>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	e760      	b.n	8006840 <_malloc_r+0x454>
 800697e:	bf00      	nop
 8006980:	24000774 	.word	0x24000774

08006984 <__malloc_lock>:
 8006984:	4801      	ldr	r0, [pc, #4]	@ (800698c <__malloc_lock+0x8>)
 8006986:	f000 b897 	b.w	8006ab8 <__retarget_lock_acquire_recursive>
 800698a:	bf00      	nop
 800698c:	240008e4 	.word	0x240008e4

08006990 <__malloc_unlock>:
 8006990:	4801      	ldr	r0, [pc, #4]	@ (8006998 <__malloc_unlock+0x8>)
 8006992:	f000 b893 	b.w	8006abc <__retarget_lock_release_recursive>
 8006996:	bf00      	nop
 8006998:	240008e4 	.word	0x240008e4

0800699c <memset>:
 800699c:	0783      	lsls	r3, r0, #30
 800699e:	b530      	push	{r4, r5, lr}
 80069a0:	d046      	beq.n	8006a30 <memset+0x94>
 80069a2:	1884      	adds	r4, r0, r2
 80069a4:	4684      	mov	ip, r0
 80069a6:	e004      	b.n	80069b2 <memset+0x16>
 80069a8:	f803 1b01 	strb.w	r1, [r3], #1
 80069ac:	079d      	lsls	r5, r3, #30
 80069ae:	d004      	beq.n	80069ba <memset+0x1e>
 80069b0:	469c      	mov	ip, r3
 80069b2:	45a4      	cmp	ip, r4
 80069b4:	4663      	mov	r3, ip
 80069b6:	d1f7      	bne.n	80069a8 <memset+0xc>
 80069b8:	bd30      	pop	{r4, r5, pc}
 80069ba:	3a01      	subs	r2, #1
 80069bc:	4402      	add	r2, r0
 80069be:	eba2 020c 	sub.w	r2, r2, ip
 80069c2:	2a03      	cmp	r2, #3
 80069c4:	d929      	bls.n	8006a1a <memset+0x7e>
 80069c6:	b2cc      	uxtb	r4, r1
 80069c8:	eb04 2404 	add.w	r4, r4, r4, lsl #8
 80069cc:	2a0f      	cmp	r2, #15
 80069ce:	eb04 4404 	add.w	r4, r4, r4, lsl #16
 80069d2:	d92f      	bls.n	8006a34 <memset+0x98>
 80069d4:	f1a2 0c10 	sub.w	ip, r2, #16
 80069d8:	f02c 0c0f 	bic.w	ip, ip, #15
 80069dc:	f103 0510 	add.w	r5, r3, #16
 80069e0:	44ac      	add	ip, r5
 80069e2:	e9c3 4400 	strd	r4, r4, [r3]
 80069e6:	e9c3 4402 	strd	r4, r4, [r3, #8]
 80069ea:	3310      	adds	r3, #16
 80069ec:	4563      	cmp	r3, ip
 80069ee:	d1f8      	bne.n	80069e2 <memset+0x46>
 80069f0:	f012 0f0c 	tst.w	r2, #12
 80069f4:	f002 0e0f 	and.w	lr, r2, #15
 80069f8:	d018      	beq.n	8006a2c <memset+0x90>
 80069fa:	f02e 0c03 	bic.w	ip, lr, #3
 80069fe:	449c      	add	ip, r3
 8006a00:	f1ae 0504 	sub.w	r5, lr, #4
 8006a04:	461a      	mov	r2, r3
 8006a06:	f842 4b04 	str.w	r4, [r2], #4
 8006a0a:	4562      	cmp	r2, ip
 8006a0c:	d1fb      	bne.n	8006a06 <memset+0x6a>
 8006a0e:	f025 0403 	bic.w	r4, r5, #3
 8006a12:	3304      	adds	r3, #4
 8006a14:	f00e 0203 	and.w	r2, lr, #3
 8006a18:	4423      	add	r3, r4
 8006a1a:	2a00      	cmp	r2, #0
 8006a1c:	d0cc      	beq.n	80069b8 <memset+0x1c>
 8006a1e:	b2c9      	uxtb	r1, r1
 8006a20:	441a      	add	r2, r3
 8006a22:	f803 1b01 	strb.w	r1, [r3], #1
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d1fb      	bne.n	8006a22 <memset+0x86>
 8006a2a:	bd30      	pop	{r4, r5, pc}
 8006a2c:	4672      	mov	r2, lr
 8006a2e:	e7f4      	b.n	8006a1a <memset+0x7e>
 8006a30:	4603      	mov	r3, r0
 8006a32:	e7c6      	b.n	80069c2 <memset+0x26>
 8006a34:	4696      	mov	lr, r2
 8006a36:	e7e0      	b.n	80069fa <memset+0x5e>

08006a38 <_sbrk_r>:
 8006a38:	b538      	push	{r3, r4, r5, lr}
 8006a3a:	4d07      	ldr	r5, [pc, #28]	@ (8006a58 <_sbrk_r+0x20>)
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	4604      	mov	r4, r0
 8006a40:	4608      	mov	r0, r1
 8006a42:	602a      	str	r2, [r5, #0]
 8006a44:	f7fa fba8 	bl	8001198 <_sbrk>
 8006a48:	1c43      	adds	r3, r0, #1
 8006a4a:	d000      	beq.n	8006a4e <_sbrk_r+0x16>
 8006a4c:	bd38      	pop	{r3, r4, r5, pc}
 8006a4e:	682b      	ldr	r3, [r5, #0]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d0fb      	beq.n	8006a4c <_sbrk_r+0x14>
 8006a54:	6023      	str	r3, [r4, #0]
 8006a56:	bd38      	pop	{r3, r4, r5, pc}
 8006a58:	240008e0 	.word	0x240008e0

08006a5c <__errno>:
 8006a5c:	4b01      	ldr	r3, [pc, #4]	@ (8006a64 <__errno+0x8>)
 8006a5e:	6818      	ldr	r0, [r3, #0]
 8006a60:	4770      	bx	lr
 8006a62:	bf00      	nop
 8006a64:	240004b0 	.word	0x240004b0

08006a68 <__libc_init_array>:
 8006a68:	b570      	push	{r4, r5, r6, lr}
 8006a6a:	4b0f      	ldr	r3, [pc, #60]	@ (8006aa8 <__libc_init_array+0x40>)
 8006a6c:	4d0f      	ldr	r5, [pc, #60]	@ (8006aac <__libc_init_array+0x44>)
 8006a6e:	42ab      	cmp	r3, r5
 8006a70:	eba3 0605 	sub.w	r6, r3, r5
 8006a74:	d007      	beq.n	8006a86 <__libc_init_array+0x1e>
 8006a76:	10b6      	asrs	r6, r6, #2
 8006a78:	2400      	movs	r4, #0
 8006a7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a7e:	3401      	adds	r4, #1
 8006a80:	4798      	blx	r3
 8006a82:	42a6      	cmp	r6, r4
 8006a84:	d8f9      	bhi.n	8006a7a <__libc_init_array+0x12>
 8006a86:	f000 f9e1 	bl	8006e4c <_init>
 8006a8a:	4d09      	ldr	r5, [pc, #36]	@ (8006ab0 <__libc_init_array+0x48>)
 8006a8c:	4b09      	ldr	r3, [pc, #36]	@ (8006ab4 <__libc_init_array+0x4c>)
 8006a8e:	1b5e      	subs	r6, r3, r5
 8006a90:	42ab      	cmp	r3, r5
 8006a92:	ea4f 06a6 	mov.w	r6, r6, asr #2
 8006a96:	d006      	beq.n	8006aa6 <__libc_init_array+0x3e>
 8006a98:	2400      	movs	r4, #0
 8006a9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a9e:	3401      	adds	r4, #1
 8006aa0:	4798      	blx	r3
 8006aa2:	42a6      	cmp	r6, r4
 8006aa4:	d8f9      	bhi.n	8006a9a <__libc_init_array+0x32>
 8006aa6:	bd70      	pop	{r4, r5, r6, pc}
 8006aa8:	080070a4 	.word	0x080070a4
 8006aac:	080070a4 	.word	0x080070a4
 8006ab0:	080070a4 	.word	0x080070a4
 8006ab4:	080070ac 	.word	0x080070ac

08006ab8 <__retarget_lock_acquire_recursive>:
 8006ab8:	4770      	bx	lr
 8006aba:	bf00      	nop

08006abc <__retarget_lock_release_recursive>:
 8006abc:	4770      	bx	lr
 8006abe:	bf00      	nop

08006ac0 <sysconf>:
 8006ac0:	2808      	cmp	r0, #8
 8006ac2:	d102      	bne.n	8006aca <sysconf+0xa>
 8006ac4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8006ac8:	4770      	bx	lr
 8006aca:	b508      	push	{r3, lr}
 8006acc:	f7ff ffc6 	bl	8006a5c <__errno>
 8006ad0:	2316      	movs	r3, #22
 8006ad2:	6003      	str	r3, [r0, #0]
 8006ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ad8:	bd08      	pop	{r3, pc}
 8006ada:	bf00      	nop

08006adc <register_fini>:
 8006adc:	4b02      	ldr	r3, [pc, #8]	@ (8006ae8 <register_fini+0xc>)
 8006ade:	b113      	cbz	r3, 8006ae6 <register_fini+0xa>
 8006ae0:	4802      	ldr	r0, [pc, #8]	@ (8006aec <register_fini+0x10>)
 8006ae2:	f000 b805 	b.w	8006af0 <atexit>
 8006ae6:	4770      	bx	lr
 8006ae8:	00000000 	.word	0x00000000
 8006aec:	08006da5 	.word	0x08006da5

08006af0 <atexit>:
 8006af0:	2300      	movs	r3, #0
 8006af2:	4601      	mov	r1, r0
 8006af4:	461a      	mov	r2, r3
 8006af6:	4618      	mov	r0, r3
 8006af8:	f000 b968 	b.w	8006dcc <__register_exitproc>

08006afc <_malloc_trim_r>:
 8006afc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b00:	4606      	mov	r6, r0
 8006b02:	2008      	movs	r0, #8
 8006b04:	4689      	mov	r9, r1
 8006b06:	f7ff ffdb 	bl	8006ac0 <sysconf>
 8006b0a:	f8df 809c 	ldr.w	r8, [pc, #156]	@ 8006ba8 <_malloc_trim_r+0xac>
 8006b0e:	4605      	mov	r5, r0
 8006b10:	4630      	mov	r0, r6
 8006b12:	f7ff ff37 	bl	8006984 <__malloc_lock>
 8006b16:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006b1a:	685f      	ldr	r7, [r3, #4]
 8006b1c:	f027 0703 	bic.w	r7, r7, #3
 8006b20:	f1a7 0411 	sub.w	r4, r7, #17
 8006b24:	eba4 0409 	sub.w	r4, r4, r9
 8006b28:	442c      	add	r4, r5
 8006b2a:	fbb4 f4f5 	udiv	r4, r4, r5
 8006b2e:	3c01      	subs	r4, #1
 8006b30:	fb05 f404 	mul.w	r4, r5, r4
 8006b34:	42a5      	cmp	r5, r4
 8006b36:	dc08      	bgt.n	8006b4a <_malloc_trim_r+0x4e>
 8006b38:	2100      	movs	r1, #0
 8006b3a:	4630      	mov	r0, r6
 8006b3c:	f7ff ff7c 	bl	8006a38 <_sbrk_r>
 8006b40:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006b44:	443b      	add	r3, r7
 8006b46:	4298      	cmp	r0, r3
 8006b48:	d005      	beq.n	8006b56 <_malloc_trim_r+0x5a>
 8006b4a:	4630      	mov	r0, r6
 8006b4c:	f7ff ff20 	bl	8006990 <__malloc_unlock>
 8006b50:	2000      	movs	r0, #0
 8006b52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b56:	4261      	negs	r1, r4
 8006b58:	4630      	mov	r0, r6
 8006b5a:	f7ff ff6d 	bl	8006a38 <_sbrk_r>
 8006b5e:	3001      	adds	r0, #1
 8006b60:	d00f      	beq.n	8006b82 <_malloc_trim_r+0x86>
 8006b62:	4a12      	ldr	r2, [pc, #72]	@ (8006bac <_malloc_trim_r+0xb0>)
 8006b64:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006b68:	1b3f      	subs	r7, r7, r4
 8006b6a:	f047 0701 	orr.w	r7, r7, #1
 8006b6e:	605f      	str	r7, [r3, #4]
 8006b70:	6813      	ldr	r3, [r2, #0]
 8006b72:	4630      	mov	r0, r6
 8006b74:	1b1b      	subs	r3, r3, r4
 8006b76:	6013      	str	r3, [r2, #0]
 8006b78:	f7ff ff0a 	bl	8006990 <__malloc_unlock>
 8006b7c:	2001      	movs	r0, #1
 8006b7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b82:	2100      	movs	r1, #0
 8006b84:	4630      	mov	r0, r6
 8006b86:	f7ff ff57 	bl	8006a38 <_sbrk_r>
 8006b8a:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8006b8e:	1a83      	subs	r3, r0, r2
 8006b90:	2b0f      	cmp	r3, #15
 8006b92:	ddda      	ble.n	8006b4a <_malloc_trim_r+0x4e>
 8006b94:	f043 0301 	orr.w	r3, r3, #1
 8006b98:	6053      	str	r3, [r2, #4]
 8006b9a:	4b05      	ldr	r3, [pc, #20]	@ (8006bb0 <_malloc_trim_r+0xb4>)
 8006b9c:	4903      	ldr	r1, [pc, #12]	@ (8006bac <_malloc_trim_r+0xb0>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	1ac0      	subs	r0, r0, r3
 8006ba2:	6008      	str	r0, [r1, #0]
 8006ba4:	e7d1      	b.n	8006b4a <_malloc_trim_r+0x4e>
 8006ba6:	bf00      	nop
 8006ba8:	240000a8 	.word	0x240000a8
 8006bac:	24000774 	.word	0x24000774
 8006bb0:	240000a0 	.word	0x240000a0

08006bb4 <_free_r>:
 8006bb4:	2900      	cmp	r1, #0
 8006bb6:	d05b      	beq.n	8006c70 <_free_r+0xbc>
 8006bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bba:	460c      	mov	r4, r1
 8006bbc:	4607      	mov	r7, r0
 8006bbe:	f7ff fee1 	bl	8006984 <__malloc_lock>
 8006bc2:	f854 cc04 	ldr.w	ip, [r4, #-4]
 8006bc6:	4d74      	ldr	r5, [pc, #464]	@ (8006d98 <_free_r+0x1e4>)
 8006bc8:	f1a4 0208 	sub.w	r2, r4, #8
 8006bcc:	f02c 0301 	bic.w	r3, ip, #1
 8006bd0:	18d1      	adds	r1, r2, r3
 8006bd2:	68a8      	ldr	r0, [r5, #8]
 8006bd4:	684e      	ldr	r6, [r1, #4]
 8006bd6:	4288      	cmp	r0, r1
 8006bd8:	f026 0603 	bic.w	r6, r6, #3
 8006bdc:	f00c 0e01 	and.w	lr, ip, #1
 8006be0:	d07e      	beq.n	8006ce0 <_free_r+0x12c>
 8006be2:	1988      	adds	r0, r1, r6
 8006be4:	604e      	str	r6, [r1, #4]
 8006be6:	6840      	ldr	r0, [r0, #4]
 8006be8:	f000 0001 	and.w	r0, r0, #1
 8006bec:	f1be 0f00 	cmp.w	lr, #0
 8006bf0:	d12f      	bne.n	8006c52 <_free_r+0x9e>
 8006bf2:	f854 4c08 	ldr.w	r4, [r4, #-8]
 8006bf6:	1b12      	subs	r2, r2, r4
 8006bf8:	4423      	add	r3, r4
 8006bfa:	6894      	ldr	r4, [r2, #8]
 8006bfc:	f105 0c08 	add.w	ip, r5, #8
 8006c00:	4564      	cmp	r4, ip
 8006c02:	d062      	beq.n	8006cca <_free_r+0x116>
 8006c04:	f8d2 e00c 	ldr.w	lr, [r2, #12]
 8006c08:	f8c4 e00c 	str.w	lr, [r4, #12]
 8006c0c:	f8ce 4008 	str.w	r4, [lr, #8]
 8006c10:	2800      	cmp	r0, #0
 8006c12:	d07f      	beq.n	8006d14 <_free_r+0x160>
 8006c14:	f043 0001 	orr.w	r0, r3, #1
 8006c18:	6050      	str	r0, [r2, #4]
 8006c1a:	600b      	str	r3, [r1, #0]
 8006c1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c20:	d22f      	bcs.n	8006c82 <_free_r+0xce>
 8006c22:	08d9      	lsrs	r1, r3, #3
 8006c24:	6868      	ldr	r0, [r5, #4]
 8006c26:	095c      	lsrs	r4, r3, #5
 8006c28:	3101      	adds	r1, #1
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	b209      	sxth	r1, r1
 8006c2e:	40a3      	lsls	r3, r4
 8006c30:	4303      	orrs	r3, r0
 8006c32:	606b      	str	r3, [r5, #4]
 8006c34:	f855 0031 	ldr.w	r0, [r5, r1, lsl #3]
 8006c38:	6090      	str	r0, [r2, #8]
 8006c3a:	eb05 03c1 	add.w	r3, r5, r1, lsl #3
 8006c3e:	3b08      	subs	r3, #8
 8006c40:	60d3      	str	r3, [r2, #12]
 8006c42:	f845 2031 	str.w	r2, [r5, r1, lsl #3]
 8006c46:	60c2      	str	r2, [r0, #12]
 8006c48:	4638      	mov	r0, r7
 8006c4a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006c4e:	f7ff be9f 	b.w	8006990 <__malloc_unlock>
 8006c52:	b970      	cbnz	r0, 8006c72 <_free_r+0xbe>
 8006c54:	4433      	add	r3, r6
 8006c56:	f105 0c08 	add.w	ip, r5, #8
 8006c5a:	6888      	ldr	r0, [r1, #8]
 8006c5c:	4560      	cmp	r0, ip
 8006c5e:	f043 0401 	orr.w	r4, r3, #1
 8006c62:	d071      	beq.n	8006d48 <_free_r+0x194>
 8006c64:	68c9      	ldr	r1, [r1, #12]
 8006c66:	60c1      	str	r1, [r0, #12]
 8006c68:	6088      	str	r0, [r1, #8]
 8006c6a:	6054      	str	r4, [r2, #4]
 8006c6c:	50d3      	str	r3, [r2, r3]
 8006c6e:	e7d5      	b.n	8006c1c <_free_r+0x68>
 8006c70:	4770      	bx	lr
 8006c72:	f04c 0101 	orr.w	r1, ip, #1
 8006c76:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c7a:	f844 1c04 	str.w	r1, [r4, #-4]
 8006c7e:	50d3      	str	r3, [r2, r3]
 8006c80:	d3cf      	bcc.n	8006c22 <_free_r+0x6e>
 8006c82:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8006c86:	ea4f 2053 	mov.w	r0, r3, lsr #9
 8006c8a:	d245      	bcs.n	8006d18 <_free_r+0x164>
 8006c8c:	0998      	lsrs	r0, r3, #6
 8006c8e:	f100 0139 	add.w	r1, r0, #57	@ 0x39
 8006c92:	b209      	sxth	r1, r1
 8006c94:	f100 0438 	add.w	r4, r0, #56	@ 0x38
 8006c98:	00c9      	lsls	r1, r1, #3
 8006c9a:	1868      	adds	r0, r5, r1
 8006c9c:	5869      	ldr	r1, [r5, r1]
 8006c9e:	3808      	subs	r0, #8
 8006ca0:	4288      	cmp	r0, r1
 8006ca2:	d103      	bne.n	8006cac <_free_r+0xf8>
 8006ca4:	e057      	b.n	8006d56 <_free_r+0x1a2>
 8006ca6:	6889      	ldr	r1, [r1, #8]
 8006ca8:	4288      	cmp	r0, r1
 8006caa:	d004      	beq.n	8006cb6 <_free_r+0x102>
 8006cac:	684c      	ldr	r4, [r1, #4]
 8006cae:	f024 0403 	bic.w	r4, r4, #3
 8006cb2:	429c      	cmp	r4, r3
 8006cb4:	d8f7      	bhi.n	8006ca6 <_free_r+0xf2>
 8006cb6:	68c8      	ldr	r0, [r1, #12]
 8006cb8:	e9c2 1002 	strd	r1, r0, [r2, #8]
 8006cbc:	6082      	str	r2, [r0, #8]
 8006cbe:	4638      	mov	r0, r7
 8006cc0:	60ca      	str	r2, [r1, #12]
 8006cc2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006cc6:	f7ff be63 	b.w	8006990 <__malloc_unlock>
 8006cca:	bb88      	cbnz	r0, 8006d30 <_free_r+0x17c>
 8006ccc:	441e      	add	r6, r3
 8006cce:	e9d1 1302 	ldrd	r1, r3, [r1, #8]
 8006cd2:	60cb      	str	r3, [r1, #12]
 8006cd4:	6099      	str	r1, [r3, #8]
 8006cd6:	f046 0301 	orr.w	r3, r6, #1
 8006cda:	6053      	str	r3, [r2, #4]
 8006cdc:	5196      	str	r6, [r2, r6]
 8006cde:	e7b3      	b.n	8006c48 <_free_r+0x94>
 8006ce0:	441e      	add	r6, r3
 8006ce2:	f1be 0f00 	cmp.w	lr, #0
 8006ce6:	d107      	bne.n	8006cf8 <_free_r+0x144>
 8006ce8:	f854 3c08 	ldr.w	r3, [r4, #-8]
 8006cec:	1ad2      	subs	r2, r2, r3
 8006cee:	441e      	add	r6, r3
 8006cf0:	e9d2 1302 	ldrd	r1, r3, [r2, #8]
 8006cf4:	60cb      	str	r3, [r1, #12]
 8006cf6:	6099      	str	r1, [r3, #8]
 8006cf8:	f046 0301 	orr.w	r3, r6, #1
 8006cfc:	6053      	str	r3, [r2, #4]
 8006cfe:	4b27      	ldr	r3, [pc, #156]	@ (8006d9c <_free_r+0x1e8>)
 8006d00:	60aa      	str	r2, [r5, #8]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	42b3      	cmp	r3, r6
 8006d06:	d89f      	bhi.n	8006c48 <_free_r+0x94>
 8006d08:	4b25      	ldr	r3, [pc, #148]	@ (8006da0 <_free_r+0x1ec>)
 8006d0a:	4638      	mov	r0, r7
 8006d0c:	6819      	ldr	r1, [r3, #0]
 8006d0e:	f7ff fef5 	bl	8006afc <_malloc_trim_r>
 8006d12:	e799      	b.n	8006c48 <_free_r+0x94>
 8006d14:	4433      	add	r3, r6
 8006d16:	e7a0      	b.n	8006c5a <_free_r+0xa6>
 8006d18:	2814      	cmp	r0, #20
 8006d1a:	d90e      	bls.n	8006d3a <_free_r+0x186>
 8006d1c:	2854      	cmp	r0, #84	@ 0x54
 8006d1e:	d821      	bhi.n	8006d64 <_free_r+0x1b0>
 8006d20:	0b18      	lsrs	r0, r3, #12
 8006d22:	f100 016f 	add.w	r1, r0, #111	@ 0x6f
 8006d26:	b209      	sxth	r1, r1
 8006d28:	f100 046e 	add.w	r4, r0, #110	@ 0x6e
 8006d2c:	00c9      	lsls	r1, r1, #3
 8006d2e:	e7b4      	b.n	8006c9a <_free_r+0xe6>
 8006d30:	f043 0001 	orr.w	r0, r3, #1
 8006d34:	6050      	str	r0, [r2, #4]
 8006d36:	600b      	str	r3, [r1, #0]
 8006d38:	e786      	b.n	8006c48 <_free_r+0x94>
 8006d3a:	f100 015c 	add.w	r1, r0, #92	@ 0x5c
 8006d3e:	b209      	sxth	r1, r1
 8006d40:	f100 045b 	add.w	r4, r0, #91	@ 0x5b
 8006d44:	00c9      	lsls	r1, r1, #3
 8006d46:	e7a8      	b.n	8006c9a <_free_r+0xe6>
 8006d48:	e9c5 2204 	strd	r2, r2, [r5, #16]
 8006d4c:	e9c2 cc02 	strd	ip, ip, [r2, #8]
 8006d50:	6054      	str	r4, [r2, #4]
 8006d52:	50d3      	str	r3, [r2, r3]
 8006d54:	e778      	b.n	8006c48 <_free_r+0x94>
 8006d56:	686e      	ldr	r6, [r5, #4]
 8006d58:	10a4      	asrs	r4, r4, #2
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	40a3      	lsls	r3, r4
 8006d5e:	4333      	orrs	r3, r6
 8006d60:	606b      	str	r3, [r5, #4]
 8006d62:	e7a9      	b.n	8006cb8 <_free_r+0x104>
 8006d64:	f5b0 7faa 	cmp.w	r0, #340	@ 0x154
 8006d68:	d807      	bhi.n	8006d7a <_free_r+0x1c6>
 8006d6a:	0bd8      	lsrs	r0, r3, #15
 8006d6c:	f100 0178 	add.w	r1, r0, #120	@ 0x78
 8006d70:	b209      	sxth	r1, r1
 8006d72:	f100 0477 	add.w	r4, r0, #119	@ 0x77
 8006d76:	00c9      	lsls	r1, r1, #3
 8006d78:	e78f      	b.n	8006c9a <_free_r+0xe6>
 8006d7a:	f240 5154 	movw	r1, #1364	@ 0x554
 8006d7e:	4288      	cmp	r0, r1
 8006d80:	d806      	bhi.n	8006d90 <_free_r+0x1dc>
 8006d82:	0c98      	lsrs	r0, r3, #18
 8006d84:	f100 017d 	add.w	r1, r0, #125	@ 0x7d
 8006d88:	f100 047c 	add.w	r4, r0, #124	@ 0x7c
 8006d8c:	00c9      	lsls	r1, r1, #3
 8006d8e:	e784      	b.n	8006c9a <_free_r+0xe6>
 8006d90:	f44f 717e 	mov.w	r1, #1016	@ 0x3f8
 8006d94:	247e      	movs	r4, #126	@ 0x7e
 8006d96:	e780      	b.n	8006c9a <_free_r+0xe6>
 8006d98:	240000a8 	.word	0x240000a8
 8006d9c:	240000a4 	.word	0x240000a4
 8006da0:	240007a4 	.word	0x240007a4

08006da4 <__libc_fini_array>:
 8006da4:	b538      	push	{r3, r4, r5, lr}
 8006da6:	4d07      	ldr	r5, [pc, #28]	@ (8006dc4 <__libc_fini_array+0x20>)
 8006da8:	4c07      	ldr	r4, [pc, #28]	@ (8006dc8 <__libc_fini_array+0x24>)
 8006daa:	1b2c      	subs	r4, r5, r4
 8006dac:	10a4      	asrs	r4, r4, #2
 8006dae:	d005      	beq.n	8006dbc <__libc_fini_array+0x18>
 8006db0:	3c01      	subs	r4, #1
 8006db2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8006db6:	4798      	blx	r3
 8006db8:	2c00      	cmp	r4, #0
 8006dba:	d1f9      	bne.n	8006db0 <__libc_fini_array+0xc>
 8006dbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006dc0:	f000 b84a 	b.w	8006e58 <_fini>
 8006dc4:	080070b0 	.word	0x080070b0
 8006dc8:	080070ac 	.word	0x080070ac

08006dcc <__register_exitproc>:
 8006dcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006dd0:	4d1b      	ldr	r5, [pc, #108]	@ (8006e40 <__register_exitproc+0x74>)
 8006dd2:	4606      	mov	r6, r0
 8006dd4:	6828      	ldr	r0, [r5, #0]
 8006dd6:	4698      	mov	r8, r3
 8006dd8:	460f      	mov	r7, r1
 8006dda:	4691      	mov	r9, r2
 8006ddc:	f7ff fe6c 	bl	8006ab8 <__retarget_lock_acquire_recursive>
 8006de0:	4b18      	ldr	r3, [pc, #96]	@ (8006e44 <__register_exitproc+0x78>)
 8006de2:	681c      	ldr	r4, [r3, #0]
 8006de4:	b31c      	cbz	r4, 8006e2e <__register_exitproc+0x62>
 8006de6:	6828      	ldr	r0, [r5, #0]
 8006de8:	6865      	ldr	r5, [r4, #4]
 8006dea:	2d1f      	cmp	r5, #31
 8006dec:	dc22      	bgt.n	8006e34 <__register_exitproc+0x68>
 8006dee:	b94e      	cbnz	r6, 8006e04 <__register_exitproc+0x38>
 8006df0:	1c6b      	adds	r3, r5, #1
 8006df2:	3502      	adds	r5, #2
 8006df4:	6063      	str	r3, [r4, #4]
 8006df6:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 8006dfa:	f7ff fe5f 	bl	8006abc <__retarget_lock_release_recursive>
 8006dfe:	2000      	movs	r0, #0
 8006e00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e04:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 8006e08:	2301      	movs	r3, #1
 8006e0a:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
 8006e0e:	f8d4 2188 	ldr.w	r2, [r4, #392]	@ 0x188
 8006e12:	40ab      	lsls	r3, r5
 8006e14:	431a      	orrs	r2, r3
 8006e16:	2e02      	cmp	r6, #2
 8006e18:	f8c4 2188 	str.w	r2, [r4, #392]	@ 0x188
 8006e1c:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
 8006e20:	d1e6      	bne.n	8006df0 <__register_exitproc+0x24>
 8006e22:	f8d4 218c 	ldr.w	r2, [r4, #396]	@ 0x18c
 8006e26:	431a      	orrs	r2, r3
 8006e28:	f8c4 218c 	str.w	r2, [r4, #396]	@ 0x18c
 8006e2c:	e7e0      	b.n	8006df0 <__register_exitproc+0x24>
 8006e2e:	4c06      	ldr	r4, [pc, #24]	@ (8006e48 <__register_exitproc+0x7c>)
 8006e30:	601c      	str	r4, [r3, #0]
 8006e32:	e7d8      	b.n	8006de6 <__register_exitproc+0x1a>
 8006e34:	f7ff fe42 	bl	8006abc <__retarget_lock_release_recursive>
 8006e38:	f04f 30ff 	mov.w	r0, #4294967295
 8006e3c:	e7e0      	b.n	8006e00 <__register_exitproc+0x34>
 8006e3e:	bf00      	nop
 8006e40:	240005f8 	.word	0x240005f8
 8006e44:	240008ec 	.word	0x240008ec
 8006e48:	240008f0 	.word	0x240008f0

08006e4c <_init>:
 8006e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e4e:	bf00      	nop
 8006e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e52:	bc08      	pop	{r3}
 8006e54:	469e      	mov	lr, r3
 8006e56:	4770      	bx	lr

08006e58 <_fini>:
 8006e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e5a:	bf00      	nop
 8006e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e5e:	bc08      	pop	{r3}
 8006e60:	469e      	mov	lr, r3
 8006e62:	4770      	bx	lr
