{
  "totalCount" : 5507,
  "totalCountFiltered" : 5507,
  "duration" : 2193,
  "indexDuration" : 1754,
  "requestDuration" : 2008,
  "searchUid" : "942a30df-e734-441f-981b-c1ee50fb3a99",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-4-ukhugcphqsbvuu5h6vozkdspbm",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTQtdWtodWdjcGhxc2J2dXU1aDZ2b3prZHNwYm0=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "The ARM-Thumb Procedure Call Standard Specification",
    "uri" : "https://developer.arm.com/documentation/espc0002/1-0/en/pdf/ATPCS.pdf",
    "printableUri" : "https://developer.arm.com/documentation/espc0002/1-0/en/pdf/ATPCS.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed11d78ca06a95ce53f9043",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/espc0002/1-0/en/pdf/ATPCS.pdf",
    "excerpt" : "4.2 ... 4.3 ... Design goals ... Conformance ... Processes, the memory model, and the stack ... The stack Pre-conditions and post-conditions ... THE BASE STANDARD ... 4.4.1 ... 4.5 ... 4.8",
    "firstSentences" : "Document number: Date of Issue: Author: Authorized by: Abstract The ARM-THUMB Procedure Call Standard The ARM-THUMB Procedure Call Standard SWS ESPC 0002 B-01 24 October, 2000 ... Development Systems ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2386,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "The ARM-Thumb Procedure Call Standard Specification",
      "uri" : "https://developer.arm.com/documentation/espc0002/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/espc0002/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/espc0002/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/espc0002/1-0/en",
      "excerpt" : "The ARM-Thumb Procedure Call Standard Specification This document is only available in a ... Click Download to view. The ARM-Thumb Procedure Call Standard Specification Software standard",
      "firstSentences" : "The ARM-Thumb Procedure Call Standard Specification This document is only available in a PDF version. Click Download to view. The ARM-Thumb Procedure Call Standard Specification Software standard",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "The ARM-Thumb Procedure Call Standard Specification ",
        "document_number" : "espc0002",
        "document_version" : "1-0",
        "content_type" : "guide",
        "systopparent" : "3686580",
        "sysurihash" : "p3CKZeoZurñ6dkyT",
        "urihash" : "p3CKZeoZurñ6dkyT",
        "sysuri" : "https://developer.arm.com/documentation/espc0002/1-0/en",
        "systransactionid" : 864210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1270774861000,
        "topparentid" : 3686580,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590762872000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649146228000,
        "permanentid" : "cb7e7ce2b0f5729d0bff1d4bc8df185e9d265f9502ae9e408045849b69fa",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11d78ca06a95ce53f903f",
        "transactionid" : 864210,
        "title" : "The ARM-Thumb Procedure Call Standard Specification ",
        "products" : [ "Software standard" ],
        "date" : 1649146228000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "espc0002:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146228935256520,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/espc0002/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145948579,
        "syssize" : 195,
        "sysdate" : 1649146228000,
        "haslayout" : "1",
        "topparent" : "3686580",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3686580,
        "content_description" : "This document defines a family of procedure call standards for the ARM and THUMB instruction sets.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146228000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/espc0002/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/espc0002/1-0/?lang=en",
        "modified" : 1642521414000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146228935256520,
        "uri" : "https://developer.arm.com/documentation/espc0002/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "The ARM-Thumb Procedure Call Standard Specification",
      "Uri" : "https://developer.arm.com/documentation/espc0002/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/espc0002/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/espc0002/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/espc0002/1-0/en",
      "Excerpt" : "The ARM-Thumb Procedure Call Standard Specification This document is only available in a ... Click Download to view. The ARM-Thumb Procedure Call Standard Specification Software standard",
      "FirstSentences" : "The ARM-Thumb Procedure Call Standard Specification This document is only available in a PDF version. Click Download to view. The ARM-Thumb Procedure Call Standard Specification Software standard"
    },
    "childResults" : [ {
      "title" : "The ARM-Thumb Procedure Call Standard Specification",
      "uri" : "https://developer.arm.com/documentation/espc0002/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/espc0002/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/espc0002/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/espc0002/1-0/en",
      "excerpt" : "The ARM-Thumb Procedure Call Standard Specification This document is only available in a ... Click Download to view. The ARM-Thumb Procedure Call Standard Specification Software standard",
      "firstSentences" : "The ARM-Thumb Procedure Call Standard Specification This document is only available in a PDF version. Click Download to view. The ARM-Thumb Procedure Call Standard Specification Software standard",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2386,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "The ARM-Thumb Procedure Call Standard Specification ",
        "document_number" : "espc0002",
        "document_version" : "1-0",
        "content_type" : "guide",
        "systopparent" : "3686580",
        "sysurihash" : "p3CKZeoZurñ6dkyT",
        "urihash" : "p3CKZeoZurñ6dkyT",
        "sysuri" : "https://developer.arm.com/documentation/espc0002/1-0/en",
        "systransactionid" : 864210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1270774861000,
        "topparentid" : 3686580,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590762872000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649146228000,
        "permanentid" : "cb7e7ce2b0f5729d0bff1d4bc8df185e9d265f9502ae9e408045849b69fa",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11d78ca06a95ce53f903f",
        "transactionid" : 864210,
        "title" : "The ARM-Thumb Procedure Call Standard Specification ",
        "products" : [ "Software standard" ],
        "date" : 1649146228000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "espc0002:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146228935256520,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/espc0002/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145948579,
        "syssize" : 195,
        "sysdate" : 1649146228000,
        "haslayout" : "1",
        "topparent" : "3686580",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3686580,
        "content_description" : "This document defines a family of procedure call standards for the ARM and THUMB instruction sets.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146228000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/espc0002/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/espc0002/1-0/?lang=en",
        "modified" : 1642521414000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146228935256520,
        "uri" : "https://developer.arm.com/documentation/espc0002/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "The ARM-Thumb Procedure Call Standard Specification",
      "Uri" : "https://developer.arm.com/documentation/espc0002/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/espc0002/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/espc0002/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/espc0002/1-0/en",
      "Excerpt" : "The ARM-Thumb Procedure Call Standard Specification This document is only available in a ... Click Download to view. The ARM-Thumb Procedure Call Standard Specification Software standard",
      "FirstSentences" : "The ARM-Thumb Procedure Call Standard Specification This document is only available in a PDF version. Click Download to view. The ARM-Thumb Procedure Call Standard Specification Software standard"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "The ARM-Thumb Procedure Call Standard Specification ",
      "document_number" : "espc0002",
      "document_version" : "1-0",
      "content_type" : "guide",
      "systopparent" : "3686580",
      "sysurihash" : "WapqhkXqoAYOxCve",
      "urihash" : "WapqhkXqoAYOxCve",
      "sysuri" : "https://developer.arm.com/documentation/espc0002/1-0/en/pdf/ATPCS.pdf",
      "systransactionid" : 864210,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1270774861000,
      "topparentid" : 3686580,
      "numberofpages" : 37,
      "sysconcepts" : "floating-point ; machine-level ; instructions ; Thumb-state ; routines ; frame pointer ; activation records ; shared library ; base standard ; ARM-state ; compatibility ; calling standard ; Thumb instruction ; ARM ; stack pointer ; special roles",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
      "attachmentparentid" : 3686580,
      "parentitem" : "5ed11d78ca06a95ce53f903f",
      "concepts" : "floating-point ; machine-level ; instructions ; Thumb-state ; routines ; frame pointer ; activation records ; shared library ; base standard ; ARM-state ; compatibility ; calling standard ; Thumb instruction ; ARM ; stack pointer ; special roles",
      "documenttype" : "pdf",
      "isattachment" : "3686580",
      "sysindexeddate" : 1649146231000,
      "permanentid" : "247f6c8936a587add9479c91700a7cb5d88d3163007578e70abb9111778b",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed11d78ca06a95ce53f9043",
      "transactionid" : 864210,
      "title" : "The ARM-Thumb Procedure Call Standard Specification ",
      "date" : 1649146231000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "espc0002:1-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146231293929034,
      "sysisattachment" : "3686580",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 3686580,
      "size" : 169394,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed11d78ca06a95ce53f9043",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145950187,
      "syssize" : 169394,
      "sysdate" : 1649146231000,
      "topparent" : "3686580",
      "label_version" : "1.0",
      "systopparentid" : 3686580,
      "content_description" : "This document defines a family of procedure call standards for the ARM and THUMB instruction sets.",
      "wordcount" : 1576,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146231000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed11d78ca06a95ce53f9043",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146231293929034,
      "uri" : "https://developer.arm.com/documentation/espc0002/1-0/en/pdf/ATPCS.pdf",
      "syscollection" : "default"
    },
    "Title" : "The ARM-Thumb Procedure Call Standard Specification",
    "Uri" : "https://developer.arm.com/documentation/espc0002/1-0/en/pdf/ATPCS.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/espc0002/1-0/en/pdf/ATPCS.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed11d78ca06a95ce53f9043",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/espc0002/1-0/en/pdf/ATPCS.pdf",
    "Excerpt" : "4.2 ... 4.3 ... Design goals ... Conformance ... Processes, the memory model, and the stack ... The stack Pre-conditions and post-conditions ... THE BASE STANDARD ... 4.4.1 ... 4.5 ... 4.8",
    "FirstSentences" : "Document number: Date of Issue: Author: Authorized by: Abstract The ARM-THUMB Procedure Call Standard The ARM-THUMB Procedure Call Standard SWS ESPC 0002 B-01 24 October, 2000 ... Development Systems ..."
  }, {
    "title" : "What is NEON?",
    "uri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-NEON-",
    "printableUri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-NEON-",
    "clickUri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/What-is-NEON-?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-NEON-",
    "excerpt" : "What is NEON? ARMv7 architecture introduced the Advanced SIMD extension as an optional extension to ... It extends the SIMD concept by defining groups of instructions operating on vectors ...",
    "firstSentences" : "What is NEON? ARMv7 architecture introduced the Advanced SIMD extension as an optional extension to the ARMv7-A and ARMv7-R profiles. It extends the SIMD concept by defining groups of instructions ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2386,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Introducing NEON Development Article",
      "uri" : "https://developer.arm.com/documentation/dht0002/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dht0002/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en",
      "excerpt" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Introducing NEON Development Article ",
        "document_number" : "dht0002",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "5026229",
        "sysurihash" : "54f99MxhZlTDeZhx",
        "urihash" : "54f99MxhZlTDeZhx",
        "sysuri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "systransactionid" : 864207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1244539568000,
        "topparentid" : 5026229,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594913141000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146096000,
        "permanentid" : "d4de603525640b80c7afa5e073740c1e24ce9f679cb1378f3d656bdb3610",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1071750daa596235e831fa",
        "transactionid" : 864207,
        "title" : "Introducing NEON Development Article ",
        "products" : [ "Neon Intrinsics" ],
        "date" : 1649146095000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0002:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146096004269867,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1837,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145912398,
        "syssize" : 1837,
        "sysdate" : 1649146095000,
        "haslayout" : "1",
        "topparent" : "5026229",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5026229,
        "content_description" : "This article introduces the NEON technology first implemented in the ARM Cortex-A8 processor. It introduces the generic Single Instruction Multiple Data (SIMD) concept in addition to the NEON architecture and gives a high-level description of how to utilize it.",
        "wordcount" : 140,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146096000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dht0002/a/?lang=en",
        "modified" : 1640083542000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146096004269867,
        "uri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "syscollection" : "default"
      },
      "Title" : "Introducing NEON Development Article",
      "Uri" : "https://developer.arm.com/documentation/dht0002/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0002/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en",
      "Excerpt" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    },
    "childResults" : [ {
      "title" : "What is SIMD?",
      "uri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-SIMD-",
      "printableUri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-SIMD-",
      "clickUri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/What-is-SIMD-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-SIMD-",
      "excerpt" : "What is SIMD? Some modern software, particularly media codecs and graphics accelerators, operate on large ... To make better use of the available resources, SIMD technology uses a single ...",
      "firstSentences" : "What is SIMD? Some modern software, particularly media codecs and graphics accelerators, operate on large amounts of data that is less than word-sized. 16-bit data is common in audio applications, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2386,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Introducing NEON Development Article",
        "uri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en",
        "excerpt" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Introducing NEON Development Article ",
          "document_number" : "dht0002",
          "document_version" : "a",
          "content_type" : "guide",
          "systopparent" : "5026229",
          "sysurihash" : "54f99MxhZlTDeZhx",
          "urihash" : "54f99MxhZlTDeZhx",
          "sysuri" : "https://developer.arm.com/documentation/dht0002/a/en",
          "systransactionid" : 864207,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1244539568000,
          "topparentid" : 5026229,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594913141000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146096000,
          "permanentid" : "d4de603525640b80c7afa5e073740c1e24ce9f679cb1378f3d656bdb3610",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1071750daa596235e831fa",
          "transactionid" : 864207,
          "title" : "Introducing NEON Development Article ",
          "products" : [ "Neon Intrinsics" ],
          "date" : 1649146095000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dht0002:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146096004269867,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1837,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145912398,
          "syssize" : 1837,
          "sysdate" : 1649146095000,
          "haslayout" : "1",
          "topparent" : "5026229",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5026229,
          "content_description" : "This article introduces the NEON technology first implemented in the ARM Cortex-A8 processor. It introduces the generic Single Instruction Multiple Data (SIMD) concept in addition to the NEON architecture and gives a high-level description of how to utilize it.",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146096000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dht0002/a/?lang=en",
          "modified" : 1640083542000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146096004269867,
          "uri" : "https://developer.arm.com/documentation/dht0002/a/en",
          "syscollection" : "default"
        },
        "Title" : "Introducing NEON Development Article",
        "Uri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en",
        "Excerpt" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "What is SIMD? ",
        "document_number" : "dht0002",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "5026229",
        "sysurihash" : "tVaðCESbñMtZOmcK",
        "urihash" : "tVaðCESbñMtZOmcK",
        "sysuri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-SIMD-",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1244539568000,
        "topparentid" : 5026229,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594913141000,
        "sysconcepts" : "common ; amounts ; graphics ; single instruction ; SIMD technology ; computation units ; audio applications ; media codecs ; modern software ; microprocessor",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "attachmentparentid" : 5026229,
        "parentitem" : "5f1071750daa596235e831fa",
        "concepts" : "common ; amounts ; graphics ; single instruction ; SIMD technology ; computation units ; audio applications ; media codecs ; modern software ; microprocessor",
        "documenttype" : "html",
        "isattachment" : "5026229",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146202000,
        "permanentid" : "e85c9b58ca0deae6cfb7568dd1a160cca323aa68ecb6e47d61ce1e9e7ee0",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1071760daa596235e831fd",
        "transactionid" : 864209,
        "title" : "What is SIMD? ",
        "products" : [ "Neon Intrinsics" ],
        "date" : 1649146202000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0002:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146202493109169,
        "sysisattachment" : "5026229",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5026229,
        "size" : 738,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/What-is-SIMD-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145912398,
        "syssize" : 738,
        "sysdate" : 1649146202000,
        "haslayout" : "1",
        "topparent" : "5026229",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5026229,
        "content_description" : "This article introduces the NEON technology first implemented in the ARM Cortex-A8 processor. It introduces the generic Single Instruction Multiple Data (SIMD) concept in addition to the NEON architecture and gives a high-level description of how to utilize it.",
        "wordcount" : 81,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146202000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/What-is-SIMD-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dht0002/a/Introducing-NEON/What-is-SIMD-?lang=en",
        "modified" : 1640083542000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146202493109169,
        "uri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-SIMD-",
        "syscollection" : "default"
      },
      "Title" : "What is SIMD?",
      "Uri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-SIMD-",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-SIMD-",
      "ClickUri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/What-is-SIMD-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-SIMD-",
      "Excerpt" : "What is SIMD? Some modern software, particularly media codecs and graphics accelerators, operate on large ... To make better use of the available resources, SIMD technology uses a single ...",
      "FirstSentences" : "What is SIMD? Some modern software, particularly media codecs and graphics accelerators, operate on large amounts of data that is less than word-sized. 16-bit data is common in audio applications, ..."
    }, {
      "title" : "Intrinsics",
      "uri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Intrinsics",
      "printableUri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Intrinsics",
      "clickUri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/Developing-for-NEON/Intrinsics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Intrinsics",
      "excerpt" : "Intrinsics Intrinsic functions and data types, or intrinsics, provide similar functionality to inline ... An intrinsic function appears as a function call in C or C++, but is replaced during ...",
      "firstSentences" : "Intrinsics Intrinsic functions and data types, or intrinsics, provide similar functionality to inline assembly, and provide additional features like type checking and automatic register allocation.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2386,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Introducing NEON Development Article",
        "uri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en",
        "excerpt" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Introducing NEON Development Article ",
          "document_number" : "dht0002",
          "document_version" : "a",
          "content_type" : "guide",
          "systopparent" : "5026229",
          "sysurihash" : "54f99MxhZlTDeZhx",
          "urihash" : "54f99MxhZlTDeZhx",
          "sysuri" : "https://developer.arm.com/documentation/dht0002/a/en",
          "systransactionid" : 864207,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1244539568000,
          "topparentid" : 5026229,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594913141000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146096000,
          "permanentid" : "d4de603525640b80c7afa5e073740c1e24ce9f679cb1378f3d656bdb3610",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1071750daa596235e831fa",
          "transactionid" : 864207,
          "title" : "Introducing NEON Development Article ",
          "products" : [ "Neon Intrinsics" ],
          "date" : 1649146095000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dht0002:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146096004269867,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1837,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145912398,
          "syssize" : 1837,
          "sysdate" : 1649146095000,
          "haslayout" : "1",
          "topparent" : "5026229",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5026229,
          "content_description" : "This article introduces the NEON technology first implemented in the ARM Cortex-A8 processor. It introduces the generic Single Instruction Multiple Data (SIMD) concept in addition to the NEON architecture and gives a high-level description of how to utilize it.",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146096000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dht0002/a/?lang=en",
          "modified" : 1640083542000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146096004269867,
          "uri" : "https://developer.arm.com/documentation/dht0002/a/en",
          "syscollection" : "default"
        },
        "Title" : "Introducing NEON Development Article",
        "Uri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en",
        "Excerpt" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Intrinsics ",
        "document_number" : "dht0002",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "5026229",
        "sysurihash" : "GIxCtkr7XHcl8rqV",
        "urihash" : "GIxCtkr7XHcl8rqV",
        "sysuri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Intrinsics",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1244539568000,
        "topparentid" : 5026229,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594913141000,
        "sysconcepts" : "intrinsics ; compilation ; high-level language ; register allocation ; instructions ; assembler ; low-level ; syntax ; target processor ; development tools ; direct access ; architectural behavior ; optimize the operation ; ARM-NEON-Intrinsics ; arm-none-linux-gnueabi-gcc",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "attachmentparentid" : 5026229,
        "parentitem" : "5f1071750daa596235e831fa",
        "concepts" : "intrinsics ; compilation ; high-level language ; register allocation ; instructions ; assembler ; low-level ; syntax ; target processor ; development tools ; direct access ; architectural behavior ; optimize the operation ; ARM-NEON-Intrinsics ; arm-none-linux-gnueabi-gcc",
        "documenttype" : "html",
        "isattachment" : "5026229",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146190000,
        "permanentid" : "3aac94ae62c38863d1626b2de50f57d3d9bb80c9544246b7f1dd53ec7976",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1071760daa596235e83206",
        "transactionid" : 864209,
        "title" : "Intrinsics ",
        "products" : [ "Neon Intrinsics" ],
        "date" : 1649146190000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0002:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146190920022315,
        "sysisattachment" : "5026229",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5026229,
        "size" : 2391,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/Developing-for-NEON/Intrinsics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145912398,
        "syssize" : 2391,
        "sysdate" : 1649146190000,
        "haslayout" : "1",
        "topparent" : "5026229",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5026229,
        "content_description" : "This article introduces the NEON technology first implemented in the ARM Cortex-A8 processor. It introduces the generic Single Instruction Multiple Data (SIMD) concept in addition to the NEON architecture and gives a high-level description of how to utilize it.",
        "wordcount" : 182,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146190000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/Developing-for-NEON/Intrinsics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dht0002/a/Introducing-NEON/Developing-for-NEON/Intrinsics?lang=en",
        "modified" : 1640083542000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146190920022315,
        "uri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Intrinsics",
        "syscollection" : "default"
      },
      "Title" : "Intrinsics",
      "Uri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Intrinsics",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Intrinsics",
      "ClickUri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/Developing-for-NEON/Intrinsics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Intrinsics",
      "Excerpt" : "Intrinsics Intrinsic functions and data types, or intrinsics, provide similar functionality to inline ... An intrinsic function appears as a function call in C or C++, but is replaced during ...",
      "FirstSentences" : "Intrinsics Intrinsic functions and data types, or intrinsics, provide similar functionality to inline assembly, and provide additional features like type checking and automatic register allocation."
    }, {
      "title" : "Using NEON optimized libraries",
      "uri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Using-NEON-optimized-libraries",
      "printableUri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Using-NEON-optimized-libraries",
      "clickUri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/Developing-for-NEON/Using-NEON-optimized-libraries?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Using-NEON-optimized-libraries",
      "excerpt" : "Using NEON optimized libraries The easiest way of utilizing the NEON technology in your system is to ... OpenMAX OpenMAX is a royalty-free cross platform API standard created and distributed ...",
      "firstSentences" : "Using NEON optimized libraries The easiest way of utilizing the NEON technology in your system is to simply use libraries that are optimized for NEON. OpenMAX OpenMAX is a royalty-free cross ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2386,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Introducing NEON Development Article",
        "uri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en",
        "excerpt" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Introducing NEON Development Article ",
          "document_number" : "dht0002",
          "document_version" : "a",
          "content_type" : "guide",
          "systopparent" : "5026229",
          "sysurihash" : "54f99MxhZlTDeZhx",
          "urihash" : "54f99MxhZlTDeZhx",
          "sysuri" : "https://developer.arm.com/documentation/dht0002/a/en",
          "systransactionid" : 864207,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1244539568000,
          "topparentid" : 5026229,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594913141000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146096000,
          "permanentid" : "d4de603525640b80c7afa5e073740c1e24ce9f679cb1378f3d656bdb3610",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1071750daa596235e831fa",
          "transactionid" : 864207,
          "title" : "Introducing NEON Development Article ",
          "products" : [ "Neon Intrinsics" ],
          "date" : 1649146095000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dht0002:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146096004269867,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1837,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145912398,
          "syssize" : 1837,
          "sysdate" : 1649146095000,
          "haslayout" : "1",
          "topparent" : "5026229",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5026229,
          "content_description" : "This article introduces the NEON technology first implemented in the ARM Cortex-A8 processor. It introduces the generic Single Instruction Multiple Data (SIMD) concept in addition to the NEON architecture and gives a high-level description of how to utilize it.",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146096000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dht0002/a/?lang=en",
          "modified" : 1640083542000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146096004269867,
          "uri" : "https://developer.arm.com/documentation/dht0002/a/en",
          "syscollection" : "default"
        },
        "Title" : "Introducing NEON Development Article",
        "Uri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en",
        "Excerpt" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Using NEON optimized libraries ",
        "document_number" : "dht0002",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "5026229",
        "sysurihash" : "7V0Kv9O49GoNBhoW",
        "urihash" : "7V0Kv9O49GoNBhoW",
        "sysuri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Using-NEON-optimized-libraries",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1244539568000,
        "topparentid" : 5026229,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594913141000,
        "sysconcepts" : "NEON optimized ; OpenMAX ; arm ; libraries ; function omxSP ; dot product ; Development Layer ; Khronos Group ; standard created",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "attachmentparentid" : 5026229,
        "parentitem" : "5f1071750daa596235e831fa",
        "concepts" : "NEON optimized ; OpenMAX ; arm ; libraries ; function omxSP ; dot product ; Development Layer ; Khronos Group ; standard created",
        "documenttype" : "html",
        "isattachment" : "5026229",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146190000,
        "permanentid" : "a5a1f2afb4c98e2b091f89460d7d1ced508d1041bbb47e72069b8abc9eba",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1071760daa596235e83208",
        "transactionid" : 864209,
        "title" : "Using NEON optimized libraries ",
        "products" : [ "Neon Intrinsics" ],
        "date" : 1649146190000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0002:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146190699529012,
        "sysisattachment" : "5026229",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5026229,
        "size" : 1053,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/Developing-for-NEON/Using-NEON-optimized-libraries?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145912398,
        "syssize" : 1053,
        "sysdate" : 1649146190000,
        "haslayout" : "1",
        "topparent" : "5026229",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5026229,
        "content_description" : "This article introduces the NEON technology first implemented in the ARM Cortex-A8 processor. It introduces the generic Single Instruction Multiple Data (SIMD) concept in addition to the NEON architecture and gives a high-level description of how to utilize it.",
        "wordcount" : 106,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146190000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/Developing-for-NEON/Using-NEON-optimized-libraries?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dht0002/a/Introducing-NEON/Developing-for-NEON/Using-NEON-optimized-libraries?lang=en",
        "modified" : 1640083542000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146190699529012,
        "uri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Using-NEON-optimized-libraries",
        "syscollection" : "default"
      },
      "Title" : "Using NEON optimized libraries",
      "Uri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Using-NEON-optimized-libraries",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Using-NEON-optimized-libraries",
      "ClickUri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/Developing-for-NEON/Using-NEON-optimized-libraries?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Using-NEON-optimized-libraries",
      "Excerpt" : "Using NEON optimized libraries The easiest way of utilizing the NEON technology in your system is to ... OpenMAX OpenMAX is a royalty-free cross platform API standard created and distributed ...",
      "FirstSentences" : "Using NEON optimized libraries The easiest way of utilizing the NEON technology in your system is to simply use libraries that are optimized for NEON. OpenMAX OpenMAX is a royalty-free cross ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "What is NEON? ",
      "document_number" : "dht0002",
      "document_version" : "a",
      "content_type" : "guide",
      "systopparent" : "5026229",
      "sysurihash" : "7ayFH0LQKTv7CTOU",
      "urihash" : "7ayFH0LQKTv7CTOU",
      "sysuri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-NEON-",
      "systransactionid" : 864209,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1244539568000,
      "topparentid" : 5026229,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594913141000,
      "sysconcepts" : "instructions ; SIMD extension ; NEON ; ARM ; registers ; ARMv7 ; architecture ; Q2 ; program flow ; external accelerator ; software development ; terminology used ; synchronization ; integration ; doubleword",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
      "attachmentparentid" : 5026229,
      "parentitem" : "5f1071750daa596235e831fa",
      "concepts" : "instructions ; SIMD extension ; NEON ; ARM ; registers ; ARMv7 ; architecture ; Q2 ; program flow ; external accelerator ; software development ; terminology used ; synchronization ; integration ; doubleword",
      "documenttype" : "html",
      "isattachment" : "5026229",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146209000,
      "permanentid" : "5e2a53fb498d359d0ad462c806595ab2d9967f588c28d5b09608c26e2b4c",
      "syslanguage" : [ "English" ],
      "itemid" : "5f1071760daa596235e831ff",
      "transactionid" : 864209,
      "title" : "What is NEON? ",
      "products" : [ "Neon Intrinsics" ],
      "date" : 1649146208000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dht0002:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146208965287219,
      "sysisattachment" : "5026229",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 5026229,
      "size" : 1207,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/What-is-NEON-?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145912398,
      "syssize" : 1207,
      "sysdate" : 1649146208000,
      "haslayout" : "1",
      "topparent" : "5026229",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5026229,
      "content_description" : "This article introduces the NEON technology first implemented in the ARM Cortex-A8 processor. It introduces the generic Single Instruction Multiple Data (SIMD) concept in addition to the NEON architecture and gives a high-level description of how to utilize it.",
      "wordcount" : 114,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146209000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/What-is-NEON-?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dht0002/a/Introducing-NEON/What-is-NEON-?lang=en",
      "modified" : 1640083542000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146208965287219,
      "uri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-NEON-",
      "syscollection" : "default"
    },
    "Title" : "What is NEON?",
    "Uri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-NEON-",
    "PrintableUri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-NEON-",
    "ClickUri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/What-is-NEON-?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-NEON-",
    "Excerpt" : "What is NEON? ARMv7 architecture introduced the Advanced SIMD extension as an optional extension to ... It extends the SIMD concept by defining groups of instructions operating on vectors ...",
    "FirstSentences" : "What is NEON? ARMv7 architecture introduced the Advanced SIMD extension as an optional extension to the ARMv7-A and ARMv7-R profiles. It extends the SIMD concept by defining groups of instructions ..."
  }, {
    "title" : "Security in ARMv8-A systems.",
    "uri" : "https://developer.arm.com/documentation/100935/0100/en/Security-in-ARMv8-A-systems-",
    "printableUri" : "https://developer.arm.com/documentation/100935/0100/en/Security-in-ARMv8-A-systems-",
    "clickUri" : "https://developer.arm.com/documentation/100935/0100/Security-in-ARMv8-A-systems-?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en/Security-in-ARMv8-A-systems-",
    "excerpt" : "For example, passwords and cryptographic keys. ... Availability. ... Mobile devices can be used to view videos, listen to music, play games, or for ... Security in ARMv8-A systems. Armv8-A",
    "firstSentences" : "Security in an ARMv8-A system A secure or trusted system is one that protects assets, for example passwords or credit card details from a range of plausible attacks, to prevent them from being ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2386,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Security in ARMv8-A systems",
      "uri" : "https://developer.arm.com/documentation/100935/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100935/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en",
      "excerpt" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters.",
      "firstSentences" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters. Security in ARMv8-A ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Security in ARMv8-A systems ",
        "document_number" : "100935",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3706494",
        "sysurihash" : "NX2r37gnWRkñ95ðX",
        "urihash" : "NX2r37gnWRkñ95ðX",
        "sysuri" : "https://developer.arm.com/documentation/100935/0100/en",
        "systransactionid" : 864296,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1593448948000,
        "topparentid" : 3706494,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593449053000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150567000,
        "permanentid" : "1e780d0a19ef2302389d723b85c2b4b04d98fc787b0b5e9e14fcf19e8608",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa1a5ddbdee951c1ccdeb1",
        "transactionid" : 864296,
        "title" : "Security in ARMv8-A systems ",
        "products" : [ "Armv8-A" ],
        "date" : 1649150567000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100935:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150567933941066,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 211,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150480109,
        "syssize" : 211,
        "sysdate" : 1649150567000,
        "haslayout" : "1",
        "topparent" : "3706494",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706494,
        "content_description" : "This guide describes how TrustZone technology protects against software attacks and simple hardware attacks.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150567000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100935/0100/?lang=en",
        "modified" : 1636455353000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150567933941066,
        "uri" : "https://developer.arm.com/documentation/100935/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Security in ARMv8-A systems",
      "Uri" : "https://developer.arm.com/documentation/100935/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100935/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en",
      "Excerpt" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters.",
      "FirstSentences" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters. Security in ARMv8-A ..."
    },
    "childResults" : [ {
      "title" : "Security in clusters.",
      "uri" : "https://developer.arm.com/documentation/100935/0100/en/Security-in-clusters-",
      "printableUri" : "https://developer.arm.com/documentation/100935/0100/en/Security-in-clusters-",
      "clickUri" : "https://developer.arm.com/documentation/100935/0100/Security-in-clusters-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en/Security-in-clusters-",
      "excerpt" : "Security in clusters Each core in a cluster system has the same security features. Any number of the cores in the cluster can be executing in the Secure world at any point in ... Armv8-A",
      "firstSentences" : "Security in clusters Each core in a cluster system has the same security features. Any number of the cores in the cluster can be executing in the Secure world at any point in time, and cores are ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2386,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Security in ARMv8-A systems",
        "uri" : "https://developer.arm.com/documentation/100935/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100935/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en",
        "excerpt" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters.",
        "firstSentences" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters. Security in ARMv8-A ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Security in ARMv8-A systems ",
          "document_number" : "100935",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "3706494",
          "sysurihash" : "NX2r37gnWRkñ95ðX",
          "urihash" : "NX2r37gnWRkñ95ðX",
          "sysuri" : "https://developer.arm.com/documentation/100935/0100/en",
          "systransactionid" : 864296,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1593448948000,
          "topparentid" : 3706494,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593449053000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150567000,
          "permanentid" : "1e780d0a19ef2302389d723b85c2b4b04d98fc787b0b5e9e14fcf19e8608",
          "syslanguage" : [ "English" ],
          "itemid" : "5efa1a5ddbdee951c1ccdeb1",
          "transactionid" : 864296,
          "title" : "Security in ARMv8-A systems ",
          "products" : [ "Armv8-A" ],
          "date" : 1649150567000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100935:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150567933941066,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 211,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150480109,
          "syssize" : 211,
          "sysdate" : 1649150567000,
          "haslayout" : "1",
          "topparent" : "3706494",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3706494,
          "content_description" : "This guide describes how TrustZone technology protects against software attacks and simple hardware attacks.",
          "wordcount" : 18,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150567000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100935/0100/?lang=en",
          "modified" : 1636455353000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150567933941066,
          "uri" : "https://developer.arm.com/documentation/100935/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Security in ARMv8-A systems",
        "Uri" : "https://developer.arm.com/documentation/100935/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100935/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en",
        "Excerpt" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters.",
        "FirstSentences" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters. Security in ARMv8-A ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Security in clusters. ",
        "document_number" : "100935",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3706494",
        "sysurihash" : "GWevy26mg4hriqMF",
        "urihash" : "GWevy26mg4hriqMF",
        "sysuri" : "https://developer.arm.com/documentation/100935/0100/en/Security-in-clusters-",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1593448948000,
        "topparentid" : 3706494,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593449053000,
        "sysconcepts" : "security ; clusters ; controls ; cores ; worlds ; trace ; JTAG ; hardware ; Performance Monitor ; configuration options ; provision ; Similarly ; transition",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 3706494,
        "parentitem" : "5efa1a5ddbdee951c1ccdeb1",
        "concepts" : "security ; clusters ; controls ; cores ; worlds ; trace ; JTAG ; hardware ; Performance Monitor ; configuration options ; provision ; Similarly ; transition",
        "documenttype" : "html",
        "isattachment" : "3706494",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150679000,
        "permanentid" : "d7d191ed094627ca9692e214603eec82f1eae7830896497e08000696971a",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa1a5ddbdee951c1ccdeb7",
        "transactionid" : 864299,
        "title" : "Security in clusters. ",
        "products" : [ "Armv8-A" ],
        "date" : 1649150679000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100935:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150679772711596,
        "sysisattachment" : "3706494",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3706494,
        "size" : 1055,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100935/0100/Security-in-clusters-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150480109,
        "syssize" : 1055,
        "sysdate" : 1649150679000,
        "haslayout" : "1",
        "topparent" : "3706494",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706494,
        "content_description" : "This guide describes how TrustZone technology protects against software attacks and simple hardware attacks.",
        "wordcount" : 94,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150679000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100935/0100/Security-in-clusters-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100935/0100/Security-in-clusters-?lang=en",
        "modified" : 1636455353000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150679772711596,
        "uri" : "https://developer.arm.com/documentation/100935/0100/en/Security-in-clusters-",
        "syscollection" : "default"
      },
      "Title" : "Security in clusters.",
      "Uri" : "https://developer.arm.com/documentation/100935/0100/en/Security-in-clusters-",
      "PrintableUri" : "https://developer.arm.com/documentation/100935/0100/en/Security-in-clusters-",
      "ClickUri" : "https://developer.arm.com/documentation/100935/0100/Security-in-clusters-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en/Security-in-clusters-",
      "Excerpt" : "Security in clusters Each core in a cluster system has the same security features. Any number of the cores in the cluster can be executing in the Secure world at any point in ... Armv8-A",
      "FirstSentences" : "Security in clusters Each core in a cluster system has the same security features. Any number of the cores in the cluster can be executing in the Secure world at any point in time, and cores are ..."
    }, {
      "title" : "Switching betwen the Normal and Secure worlds.",
      "uri" : "https://developer.arm.com/documentation/100935/0100/en/Switching-betwen-the-Normal-and-Secure-worlds-",
      "printableUri" : "https://developer.arm.com/documentation/100935/0100/en/Switching-betwen-the-Normal-and-Secure-worlds-",
      "clickUri" : "https://developer.arm.com/documentation/100935/0100/Switching-betwen-the-Normal-and-Secure-worlds-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en/Switching-betwen-the-Normal-and-Secure-worlds-",
      "excerpt" : "EL1 is used for the secure OS. ... There is explicit support for Secure interrupts in the form of controls for redirecting ... Switching betwen the Normal and Secure worlds. Armv8-A",
      "firstSentences" : "Switching between the Secure and Normal worlds With the ARMv7 Security Extensions, Monitor mode is used by software to switch between the Secure and Non-secure state. This mode is a peer of the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2386,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Security in ARMv8-A systems",
        "uri" : "https://developer.arm.com/documentation/100935/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100935/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en",
        "excerpt" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters.",
        "firstSentences" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters. Security in ARMv8-A ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Security in ARMv8-A systems ",
          "document_number" : "100935",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "3706494",
          "sysurihash" : "NX2r37gnWRkñ95ðX",
          "urihash" : "NX2r37gnWRkñ95ðX",
          "sysuri" : "https://developer.arm.com/documentation/100935/0100/en",
          "systransactionid" : 864296,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1593448948000,
          "topparentid" : 3706494,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593449053000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150567000,
          "permanentid" : "1e780d0a19ef2302389d723b85c2b4b04d98fc787b0b5e9e14fcf19e8608",
          "syslanguage" : [ "English" ],
          "itemid" : "5efa1a5ddbdee951c1ccdeb1",
          "transactionid" : 864296,
          "title" : "Security in ARMv8-A systems ",
          "products" : [ "Armv8-A" ],
          "date" : 1649150567000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100935:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150567933941066,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 211,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150480109,
          "syssize" : 211,
          "sysdate" : 1649150567000,
          "haslayout" : "1",
          "topparent" : "3706494",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3706494,
          "content_description" : "This guide describes how TrustZone technology protects against software attacks and simple hardware attacks.",
          "wordcount" : 18,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150567000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100935/0100/?lang=en",
          "modified" : 1636455353000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150567933941066,
          "uri" : "https://developer.arm.com/documentation/100935/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Security in ARMv8-A systems",
        "Uri" : "https://developer.arm.com/documentation/100935/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100935/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en",
        "Excerpt" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters.",
        "FirstSentences" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters. Security in ARMv8-A ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Switching betwen the Normal and Secure worlds. ",
        "document_number" : "100935",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3706494",
        "sysurihash" : "rJdPfL2JVZG7YjYG",
        "urihash" : "rJdPfL2JVZG7YjYG",
        "sysuri" : "https://developer.arm.com/documentation/100935/0100/en/Switching-betwen-the-Normal-and-Secure-worlds-",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1593448948000,
        "topparentid" : 3706494,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593449053000,
        "sysconcepts" : "security ; EL3 ; AArch32 ; privileged modes ; monitor ; architecture ; ARMv8 ; controller ; instruction ; protected data ; key material ; trusted kernel ; relevant peripheral ; encryption ; Implementations ; reconfiguring",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 3706494,
        "parentitem" : "5efa1a5ddbdee951c1ccdeb1",
        "concepts" : "security ; EL3 ; AArch32 ; privileged modes ; monitor ; architecture ; ARMv8 ; controller ; instruction ; protected data ; key material ; trusted kernel ; relevant peripheral ; encryption ; Implementations ; reconfiguring",
        "documenttype" : "html",
        "isattachment" : "3706494",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150672000,
        "permanentid" : "505b199185477e47ce1786c930baad9b531d77540bd97d4c4f51f1299f2b",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa1a5ddbdee951c1ccdeb6",
        "transactionid" : 864299,
        "title" : "Switching betwen the Normal and Secure worlds. ",
        "products" : [ "Armv8-A" ],
        "date" : 1649150672000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100935:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150672264901392,
        "sysisattachment" : "3706494",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3706494,
        "size" : 2910,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100935/0100/Switching-betwen-the-Normal-and-Secure-worlds-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150480109,
        "syssize" : 2910,
        "sysdate" : 1649150672000,
        "haslayout" : "1",
        "topparent" : "3706494",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706494,
        "content_description" : "This guide describes how TrustZone technology protects against software attacks and simple hardware attacks.",
        "wordcount" : 183,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150672000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100935/0100/Switching-betwen-the-Normal-and-Secure-worlds-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100935/0100/Switching-betwen-the-Normal-and-Secure-worlds-?lang=en",
        "modified" : 1636455353000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150672264901392,
        "uri" : "https://developer.arm.com/documentation/100935/0100/en/Switching-betwen-the-Normal-and-Secure-worlds-",
        "syscollection" : "default"
      },
      "Title" : "Switching betwen the Normal and Secure worlds.",
      "Uri" : "https://developer.arm.com/documentation/100935/0100/en/Switching-betwen-the-Normal-and-Secure-worlds-",
      "PrintableUri" : "https://developer.arm.com/documentation/100935/0100/en/Switching-betwen-the-Normal-and-Secure-worlds-",
      "ClickUri" : "https://developer.arm.com/documentation/100935/0100/Switching-betwen-the-Normal-and-Secure-worlds-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en/Switching-betwen-the-Normal-and-Secure-worlds-",
      "Excerpt" : "EL1 is used for the secure OS. ... There is explicit support for Secure interrupts in the form of controls for redirecting ... Switching betwen the Normal and Secure worlds. Armv8-A",
      "FirstSentences" : "Switching between the Secure and Normal worlds With the ARMv7 Security Extensions, Monitor mode is used by software to switch between the Secure and Non-secure state. This mode is a peer of the ..."
    }, {
      "title" : "The TrustZone hardware architecture.",
      "uri" : "https://developer.arm.com/documentation/100935/0100/en/The-TrustZone-hardware-architecture-",
      "printableUri" : "https://developer.arm.com/documentation/100935/0100/en/The-TrustZone-hardware-architecture-",
      "clickUri" : "https://developer.arm.com/documentation/100935/0100/The-TrustZone-hardware-architecture-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en/The-TrustZone-hardware-architecture-",
      "excerpt" : "The memory system is divided by an extra bit that accompanies the physical address of ... The EL1 translation table registers are not banked between security states and therefore ... Armv8-A",
      "firstSentences" : "The TrustZone hardware architecture The TrustZone architecture provides a means for system designers to help secure systems, using the TrustZone Security Extensions, and Secure peripherals. Low- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2386,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Security in ARMv8-A systems",
        "uri" : "https://developer.arm.com/documentation/100935/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100935/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en",
        "excerpt" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters.",
        "firstSentences" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters. Security in ARMv8-A ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Security in ARMv8-A systems ",
          "document_number" : "100935",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "3706494",
          "sysurihash" : "NX2r37gnWRkñ95ðX",
          "urihash" : "NX2r37gnWRkñ95ðX",
          "sysuri" : "https://developer.arm.com/documentation/100935/0100/en",
          "systransactionid" : 864296,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1593448948000,
          "topparentid" : 3706494,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593449053000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150567000,
          "permanentid" : "1e780d0a19ef2302389d723b85c2b4b04d98fc787b0b5e9e14fcf19e8608",
          "syslanguage" : [ "English" ],
          "itemid" : "5efa1a5ddbdee951c1ccdeb1",
          "transactionid" : 864296,
          "title" : "Security in ARMv8-A systems ",
          "products" : [ "Armv8-A" ],
          "date" : 1649150567000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100935:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150567933941066,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 211,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150480109,
          "syssize" : 211,
          "sysdate" : 1649150567000,
          "haslayout" : "1",
          "topparent" : "3706494",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3706494,
          "content_description" : "This guide describes how TrustZone technology protects against software attacks and simple hardware attacks.",
          "wordcount" : 18,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150567000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100935/0100/?lang=en",
          "modified" : 1636455353000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150567933941066,
          "uri" : "https://developer.arm.com/documentation/100935/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Security in ARMv8-A systems",
        "Uri" : "https://developer.arm.com/documentation/100935/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100935/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en",
        "Excerpt" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters.",
        "FirstSentences" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters. Security in ARMv8-A ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "The TrustZone hardware architecture. ",
        "document_number" : "100935",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3706494",
        "sysurihash" : "2ZWPN3VNIRrXMcSc",
        "urihash" : "2ZWPN3VNIRrXMcSc",
        "sysuri" : "https://developer.arm.com/documentation/100935/0100/en/The-TrustZone-hardware-architecture-",
        "systransactionid" : 864298,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1593448948000,
        "topparentid" : 3706494,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593449053000,
        "sysconcepts" : "security ; peripherals ; designers ; TrustZone architecture ; resources ; means ; hardware ; Non-secure accesses ; physical address ; translations ; Exception levels ; context switching ; transactions ; responsiveness ; functionality",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 3706494,
        "parentitem" : "5efa1a5ddbdee951c1ccdeb1",
        "concepts" : "security ; peripherals ; designers ; TrustZone architecture ; resources ; means ; hardware ; Non-secure accesses ; physical address ; translations ; Exception levels ; context switching ; transactions ; responsiveness ; functionality",
        "documenttype" : "html",
        "isattachment" : "3706494",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150652000,
        "permanentid" : "e7571c45bdcaa9a4bb620be7f64de6d190aafa8503e5a2cc6d2f54c8d4c7",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa1a5ddbdee951c1ccdeb4",
        "transactionid" : 864298,
        "title" : "The TrustZone hardware architecture. ",
        "products" : [ "Armv8-A" ],
        "date" : 1649150652000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100935:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150652836909280,
        "sysisattachment" : "3706494",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3706494,
        "size" : 6677,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100935/0100/The-TrustZone-hardware-architecture-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150480109,
        "syssize" : 6677,
        "sysdate" : 1649150652000,
        "haslayout" : "1",
        "topparent" : "3706494",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706494,
        "content_description" : "This guide describes how TrustZone technology protects against software attacks and simple hardware attacks.",
        "wordcount" : 348,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150652000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100935/0100/The-TrustZone-hardware-architecture-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100935/0100/The-TrustZone-hardware-architecture-?lang=en",
        "modified" : 1636455353000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150652836909280,
        "uri" : "https://developer.arm.com/documentation/100935/0100/en/The-TrustZone-hardware-architecture-",
        "syscollection" : "default"
      },
      "Title" : "The TrustZone hardware architecture.",
      "Uri" : "https://developer.arm.com/documentation/100935/0100/en/The-TrustZone-hardware-architecture-",
      "PrintableUri" : "https://developer.arm.com/documentation/100935/0100/en/The-TrustZone-hardware-architecture-",
      "ClickUri" : "https://developer.arm.com/documentation/100935/0100/The-TrustZone-hardware-architecture-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en/The-TrustZone-hardware-architecture-",
      "Excerpt" : "The memory system is divided by an extra bit that accompanies the physical address of ... The EL1 translation table registers are not banked between security states and therefore ... Armv8-A",
      "FirstSentences" : "The TrustZone hardware architecture The TrustZone architecture provides a means for system designers to help secure systems, using the TrustZone Security Extensions, and Secure peripherals. Low- ..."
    } ],
    "totalNumberOfChildResults" : 7,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Security in ARMv8-A systems. ",
      "document_number" : "100935",
      "document_version" : "0100",
      "content_type" : "guide",
      "systopparent" : "3706494",
      "sysurihash" : "fijpS5RD9yql0pcJ",
      "urihash" : "fijpS5RD9yql0pcJ",
      "sysuri" : "https://developer.arm.com/documentation/100935/0100/en/Security-in-ARMv8-A-systems-",
      "systransactionid" : 864299,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1593448948000,
      "topparentid" : 3706494,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1593449053000,
      "sysconcepts" : "preventing unauthorized ; attacks ; assets ; passwords ; keys ; financial services ; downloading ; techniques ; vulnerabilities ; protection ; TrustZone Extension ; run-control units ; logic probes ; memory partitioning ; play games ; electronics",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 3706494,
      "parentitem" : "5efa1a5ddbdee951c1ccdeb1",
      "concepts" : "preventing unauthorized ; attacks ; assets ; passwords ; keys ; financial services ; downloading ; techniques ; vulnerabilities ; protection ; TrustZone Extension ; run-control units ; logic probes ; memory partitioning ; play games ; electronics",
      "documenttype" : "html",
      "isattachment" : "3706494",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649150679000,
      "permanentid" : "662f406cff83e86ebcb32fd888977ca1a9dfe43a79107021df9cf463edb0",
      "syslanguage" : [ "English" ],
      "itemid" : "5efa1a5ddbdee951c1ccdeb3",
      "transactionid" : 864299,
      "title" : "Security in ARMv8-A systems. ",
      "products" : [ "Armv8-A" ],
      "date" : 1649150679000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100935:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150679828959574,
      "sysisattachment" : "3706494",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 3706494,
      "size" : 2753,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100935/0100/Security-in-ARMv8-A-systems-?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150480109,
      "syssize" : 2753,
      "sysdate" : 1649150679000,
      "haslayout" : "1",
      "topparent" : "3706494",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3706494,
      "content_description" : "This guide describes how TrustZone technology protects against software attacks and simple hardware attacks.",
      "wordcount" : 214,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150679000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100935/0100/Security-in-ARMv8-A-systems-?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100935/0100/Security-in-ARMv8-A-systems-?lang=en",
      "modified" : 1636455353000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150679828959574,
      "uri" : "https://developer.arm.com/documentation/100935/0100/en/Security-in-ARMv8-A-systems-",
      "syscollection" : "default"
    },
    "Title" : "Security in ARMv8-A systems.",
    "Uri" : "https://developer.arm.com/documentation/100935/0100/en/Security-in-ARMv8-A-systems-",
    "PrintableUri" : "https://developer.arm.com/documentation/100935/0100/en/Security-in-ARMv8-A-systems-",
    "ClickUri" : "https://developer.arm.com/documentation/100935/0100/Security-in-ARMv8-A-systems-?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en/Security-in-ARMv8-A-systems-",
    "Excerpt" : "For example, passwords and cryptographic keys. ... Availability. ... Mobile devices can be used to view videos, listen to music, play games, or for ... Security in ARMv8-A systems. Armv8-A",
    "FirstSentences" : "Security in an ARMv8-A system A secure or trusted system is one that protects assets, for example passwords or credit card details from a range of plausible attacks, to prevent them from being ..."
  }, {
    "title" : "Assembly language power instructions",
    "uri" : "https://developer.arm.com/documentation/100960/0100/en/Assembly-language-power-instructions",
    "printableUri" : "https://developer.arm.com/documentation/100960/0100/en/Assembly-language-power-instructions",
    "clickUri" : "https://developer.arm.com/documentation/100960/0100/Assembly-language-power-instructions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en/Assembly-language-power-instructions",
    "excerpt" : "The WFI instruction is widely used in systems that are battery powered. ... WFE is similar to WFI. ... SEV signals an event to all cores. ... Assembly language power instructions Armv8-A",
    "firstSentences" : "Assembly language power instructions ARM assembly language includes instructions that can be used to place the core in a low-power state. The architecture defines these instructions as hints, ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2386,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARMv8-A Power management",
      "uri" : "https://developer.arm.com/documentation/100960/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100960/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en",
      "excerpt" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A",
      "firstSentences" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARMv8-A Power management ",
        "document_number" : "100960",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3717453",
        "sysurihash" : "ñMlU8LV68KT4iCz2",
        "urihash" : "ñMlU8LV68KT4iCz2",
        "sysuri" : "https://developer.arm.com/documentation/100960/0100/en",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1593688290000,
        "topparentid" : 3717453,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593688504000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145761000,
        "permanentid" : "81b92c11b2540957ad786e6f744ee36d9c277e683cb3d56fe691638c7248",
        "syslanguage" : [ "English" ],
        "itemid" : "5efdc1b8dbdee951c1cd2ba3",
        "transactionid" : 864199,
        "title" : "ARMv8-A Power management ",
        "products" : [ "Armv8-A" ],
        "date" : 1649145761000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100960:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145761247571616,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 183,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145607541,
        "syssize" : 183,
        "sysdate" : 1649145761000,
        "haslayout" : "1",
        "topparent" : "3717453",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3717453,
        "content_description" : "This guide describes the hardware design features built into ARM cores that are aimed at reducing power use.",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145761000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100960/0100/?lang=en",
        "modified" : 1636471214000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145761247571616,
        "uri" : "https://developer.arm.com/documentation/100960/0100/en",
        "syscollection" : "default"
      },
      "Title" : "ARMv8-A Power management",
      "Uri" : "https://developer.arm.com/documentation/100960/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100960/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en",
      "Excerpt" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A",
      "FirstSentences" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A"
    },
    "childResults" : [ {
      "title" : "Dynamic Voltage and Frequency Scaling",
      "uri" : "https://developer.arm.com/documentation/100960/0100/en/Dynamic-Voltage-and-Frequency-Scaling",
      "printableUri" : "https://developer.arm.com/documentation/100960/0100/en/Dynamic-Voltage-and-Frequency-Scaling",
      "clickUri" : "https://developer.arm.com/documentation/100960/0100/Dynamic-Voltage-and-Frequency-Scaling?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en/Dynamic-Voltage-and-Frequency-Scaling",
      "excerpt" : "Power savings are achieved by adjusting the frequency of a core clock. At lower frequencies, the core can also operate at lower voltages. ... Dynamic Voltage and Frequency Scaling Armv8-A",
      "firstSentences" : "Dynamic Voltage and Frequency Scaling Many systems operate under conditions where their workload is variable. Therefore it is useful to be able to reduce or increase the core performance to match ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2386,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARMv8-A Power management",
        "uri" : "https://developer.arm.com/documentation/100960/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100960/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en",
        "excerpt" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A",
        "firstSentences" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARMv8-A Power management ",
          "document_number" : "100960",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "3717453",
          "sysurihash" : "ñMlU8LV68KT4iCz2",
          "urihash" : "ñMlU8LV68KT4iCz2",
          "sysuri" : "https://developer.arm.com/documentation/100960/0100/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1593688290000,
          "topparentid" : 3717453,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593688504000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145761000,
          "permanentid" : "81b92c11b2540957ad786e6f744ee36d9c277e683cb3d56fe691638c7248",
          "syslanguage" : [ "English" ],
          "itemid" : "5efdc1b8dbdee951c1cd2ba3",
          "transactionid" : 864199,
          "title" : "ARMv8-A Power management ",
          "products" : [ "Armv8-A" ],
          "date" : 1649145761000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100960:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145761247571616,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 183,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145607541,
          "syssize" : 183,
          "sysdate" : 1649145761000,
          "haslayout" : "1",
          "topparent" : "3717453",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3717453,
          "content_description" : "This guide describes the hardware design features built into ARM cores that are aimed at reducing power use.",
          "wordcount" : 16,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145761000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100960/0100/?lang=en",
          "modified" : 1636471214000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145761247571616,
          "uri" : "https://developer.arm.com/documentation/100960/0100/en",
          "syscollection" : "default"
        },
        "Title" : "ARMv8-A Power management",
        "Uri" : "https://developer.arm.com/documentation/100960/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100960/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en",
        "Excerpt" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A",
        "FirstSentences" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Dynamic Voltage and Frequency Scaling ",
        "document_number" : "100960",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3717453",
        "sysurihash" : "98y4Erv81Q7k3E5x",
        "urihash" : "98y4Erv81Q7k3E5x",
        "sysuri" : "https://developer.arm.com/documentation/100960/0100/en/Dynamic-Voltage-and-Frequency-Scaling",
        "systransactionid" : 864202,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1593688290000,
        "topparentid" : 3717453,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593688504000,
        "sysconcepts" : "operational voltage ; power consumption ; frequencies ; core ; energy ; savings ; workload ; policies ; thermal limits ; collectively termed ; attainable OPPs ; reducing supply ; switching capacitance",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 3717453,
        "parentitem" : "5efdc1b8dbdee951c1cd2ba3",
        "concepts" : "operational voltage ; power consumption ; frequencies ; core ; energy ; savings ; workload ; policies ; thermal limits ; collectively termed ; attainable OPPs ; reducing supply ; switching capacitance",
        "documenttype" : "html",
        "isattachment" : "3717453",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145863000,
        "permanentid" : "23495ca42e17d482a0abfb1fff8ed446cb1ba7916be0a5de34189f896c59",
        "syslanguage" : [ "English" ],
        "itemid" : "5efdc1b8dbdee951c1cd2ba7",
        "transactionid" : 864202,
        "title" : "Dynamic Voltage and Frequency Scaling ",
        "products" : [ "Armv8-A" ],
        "date" : 1649145863000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100960:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145863029290918,
        "sysisattachment" : "3717453",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3717453,
        "size" : 1830,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100960/0100/Dynamic-Voltage-and-Frequency-Scaling?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145607541,
        "syssize" : 1830,
        "sysdate" : 1649145863000,
        "haslayout" : "1",
        "topparent" : "3717453",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3717453,
        "content_description" : "This guide describes the hardware design features built into ARM cores that are aimed at reducing power use.",
        "wordcount" : 125,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145863000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100960/0100/Dynamic-Voltage-and-Frequency-Scaling?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100960/0100/Dynamic-Voltage-and-Frequency-Scaling?lang=en",
        "modified" : 1636471214000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145863029290918,
        "uri" : "https://developer.arm.com/documentation/100960/0100/en/Dynamic-Voltage-and-Frequency-Scaling",
        "syscollection" : "default"
      },
      "Title" : "Dynamic Voltage and Frequency Scaling",
      "Uri" : "https://developer.arm.com/documentation/100960/0100/en/Dynamic-Voltage-and-Frequency-Scaling",
      "PrintableUri" : "https://developer.arm.com/documentation/100960/0100/en/Dynamic-Voltage-and-Frequency-Scaling",
      "ClickUri" : "https://developer.arm.com/documentation/100960/0100/Dynamic-Voltage-and-Frequency-Scaling?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en/Dynamic-Voltage-and-Frequency-Scaling",
      "Excerpt" : "Power savings are achieved by adjusting the frequency of a core clock. At lower frequencies, the core can also operate at lower voltages. ... Dynamic Voltage and Frequency Scaling Armv8-A",
      "FirstSentences" : "Dynamic Voltage and Frequency Scaling Many systems operate under conditions where their workload is variable. Therefore it is useful to be able to reduce or increase the core performance to match ..."
    }, {
      "title" : "ARMv8-A Power management",
      "uri" : "https://developer.arm.com/documentation/100960/0100/en/pdf/armv8_a_power_management_100960_0100_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100960/0100/en/pdf/armv8_a_power_management_100960_0100_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5efdc1b8dbdee951c1cd2baa",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en/pdf/armv8_a_power_management_100960_0100_en.pdf",
      "excerpt" : "we ... 2.1 ... 3 ... 5 ... Contents ... ARMv8-A Power Management ... 4 Idle management ... 5 Power and clocking ... 5 Standby ... 6 Retention ... 6 Power down ... 6 Dormant mode ... 7 Hotplug",
      "firstSentences" : "ARMv8-A Power management we CARMvc8t -UA sPeor Guir de onne Version 0.1 management Version 1.0 Page 1 of 10 Copyright © 2017 ARM Limited or its affiliates. All rights reserved. ARM 100960_0100_en",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2386,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARMv8-A Power management",
        "uri" : "https://developer.arm.com/documentation/100960/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100960/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en",
        "excerpt" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A",
        "firstSentences" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARMv8-A Power management ",
          "document_number" : "100960",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "3717453",
          "sysurihash" : "ñMlU8LV68KT4iCz2",
          "urihash" : "ñMlU8LV68KT4iCz2",
          "sysuri" : "https://developer.arm.com/documentation/100960/0100/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1593688290000,
          "topparentid" : 3717453,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593688504000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145761000,
          "permanentid" : "81b92c11b2540957ad786e6f744ee36d9c277e683cb3d56fe691638c7248",
          "syslanguage" : [ "English" ],
          "itemid" : "5efdc1b8dbdee951c1cd2ba3",
          "transactionid" : 864199,
          "title" : "ARMv8-A Power management ",
          "products" : [ "Armv8-A" ],
          "date" : 1649145761000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100960:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145761247571616,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 183,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145607541,
          "syssize" : 183,
          "sysdate" : 1649145761000,
          "haslayout" : "1",
          "topparent" : "3717453",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3717453,
          "content_description" : "This guide describes the hardware design features built into ARM cores that are aimed at reducing power use.",
          "wordcount" : 16,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145761000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100960/0100/?lang=en",
          "modified" : 1636471214000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145761247571616,
          "uri" : "https://developer.arm.com/documentation/100960/0100/en",
          "syscollection" : "default"
        },
        "Title" : "ARMv8-A Power management",
        "Uri" : "https://developer.arm.com/documentation/100960/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100960/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en",
        "Excerpt" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A",
        "FirstSentences" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARMv8-A Power management ",
        "document_number" : "100960",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3717453",
        "sysauthor" : "Ian Fowler",
        "sysurihash" : "VPem0y8ubRgzIxQx",
        "urihash" : "VPem0y8ubRgzIxQx",
        "sysuri" : "https://developer.arm.com/documentation/100960/0100/en/pdf/armv8_a_power_management_100960_0100_en.pdf",
        "systransactionid" : 864201,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1593688290000,
        "topparentid" : 3717453,
        "numberofpages" : 10,
        "sysconcepts" : "cores ; frequencies ; leakage currents ; instructions ; ARM ; dormant mode ; power management ; operating systems ; coherency domain ; energy use ; OSPM ; hotplugging ; external debugger ; wakeup event ; policies ; energy",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "syscompany" : "Arm",
        "attachmentparentid" : 3717453,
        "parentitem" : "5efdc1b8dbdee951c1cd2ba3",
        "concepts" : "cores ; frequencies ; leakage currents ; instructions ; ARM ; dormant mode ; power management ; operating systems ; coherency domain ; energy use ; OSPM ; hotplugging ; external debugger ; wakeup event ; policies ; energy",
        "documenttype" : "pdf",
        "isattachment" : "3717453",
        "sysindexeddate" : 1649145825000,
        "permanentid" : "4141c245224b9be9495dae84c7c9cfe485ecc2c7453322cb8a6efe6a4971",
        "syslanguage" : [ "English" ],
        "itemid" : "5efdc1b8dbdee951c1cd2baa",
        "transactionid" : 864201,
        "title" : "ARMv8-A Power management ",
        "date" : 1649145825000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100960:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145825857941260,
        "sysisattachment" : "3717453",
        "navigationhierarchiescontenttype" : "Guide",
        "company" : "Arm",
        "sysattachmentparentid" : 3717453,
        "size" : 623644,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5efdc1b8dbdee951c1cd2baa",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145608914,
        "syssize" : 623644,
        "sysdate" : 1649145825000,
        "topparent" : "3717453",
        "author" : "Ian Fowler",
        "label_version" : "1.0",
        "systopparentid" : 3717453,
        "content_description" : "This guide describes the hardware design features built into ARM cores that are aimed at reducing power use.",
        "wordcount" : 764,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145825000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5efdc1b8dbdee951c1cd2baa",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145825857941260,
        "uri" : "https://developer.arm.com/documentation/100960/0100/en/pdf/armv8_a_power_management_100960_0100_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARMv8-A Power management",
      "Uri" : "https://developer.arm.com/documentation/100960/0100/en/pdf/armv8_a_power_management_100960_0100_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100960/0100/en/pdf/armv8_a_power_management_100960_0100_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5efdc1b8dbdee951c1cd2baa",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en/pdf/armv8_a_power_management_100960_0100_en.pdf",
      "Excerpt" : "we ... 2.1 ... 3 ... 5 ... Contents ... ARMv8-A Power Management ... 4 Idle management ... 5 Power and clocking ... 5 Standby ... 6 Retention ... 6 Power down ... 6 Dormant mode ... 7 Hotplug",
      "FirstSentences" : "ARMv8-A Power management we CARMvc8t -UA sPeor Guir de onne Version 0.1 management Version 1.0 Page 1 of 10 Copyright © 2017 ARM Limited or its affiliates. All rights reserved. ARM 100960_0100_en"
    }, {
      "title" : "Idle management",
      "uri" : "https://developer.arm.com/documentation/100960/0100/en/Idle-management",
      "printableUri" : "https://developer.arm.com/documentation/100960/0100/en/Idle-management",
      "clickUri" : "https://developer.arm.com/documentation/100960/0100/Idle-management?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en/Idle-management",
      "excerpt" : "Changing from low-power retention to running operation does not require a reset of the core. ... This means that all data, operating conditions and operating states are lost.",
      "firstSentences" : "Idle management Idle management is normally under the control of the operating system. In such a case, when a core is idle, Operating System Power Management (OSPM) moves it into a low-power state.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2386,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARMv8-A Power management",
        "uri" : "https://developer.arm.com/documentation/100960/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100960/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en",
        "excerpt" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A",
        "firstSentences" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARMv8-A Power management ",
          "document_number" : "100960",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "3717453",
          "sysurihash" : "ñMlU8LV68KT4iCz2",
          "urihash" : "ñMlU8LV68KT4iCz2",
          "sysuri" : "https://developer.arm.com/documentation/100960/0100/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1593688290000,
          "topparentid" : 3717453,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593688504000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145761000,
          "permanentid" : "81b92c11b2540957ad786e6f744ee36d9c277e683cb3d56fe691638c7248",
          "syslanguage" : [ "English" ],
          "itemid" : "5efdc1b8dbdee951c1cd2ba3",
          "transactionid" : 864199,
          "title" : "ARMv8-A Power management ",
          "products" : [ "Armv8-A" ],
          "date" : 1649145761000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100960:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145761247571616,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 183,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145607541,
          "syssize" : 183,
          "sysdate" : 1649145761000,
          "haslayout" : "1",
          "topparent" : "3717453",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3717453,
          "content_description" : "This guide describes the hardware design features built into ARM cores that are aimed at reducing power use.",
          "wordcount" : 16,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145761000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100960/0100/?lang=en",
          "modified" : 1636471214000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145761247571616,
          "uri" : "https://developer.arm.com/documentation/100960/0100/en",
          "syscollection" : "default"
        },
        "Title" : "ARMv8-A Power management",
        "Uri" : "https://developer.arm.com/documentation/100960/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100960/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en",
        "Excerpt" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A",
        "FirstSentences" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Idle management ",
        "document_number" : "100960",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3717453",
        "sysurihash" : "3DSmaSnQvmYZZQxt",
        "urihash" : "3DSmaSnQvmYZZQxt",
        "sysuri" : "https://developer.arm.com/documentation/100960/0100/en/Idle-management",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1593688290000,
        "topparentid" : 3717453,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593688504000,
        "sysconcepts" : "cores ; operating system ; power ; idle management ; latencies ; entry ; dormant mode ; control ; coherence domain ; hotplugging ; instructions ; external debugger ; clock-gating",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 3717453,
        "parentitem" : "5efdc1b8dbdee951c1cd2ba3",
        "concepts" : "cores ; operating system ; power ; idle management ; latencies ; entry ; dormant mode ; control ; coherence domain ; hotplugging ; instructions ; external debugger ; clock-gating",
        "documenttype" : "html",
        "isattachment" : "3717453",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145770000,
        "permanentid" : "c73a1a2239744ab967731639516a4923572b047dfd579f7932c36dde2d06",
        "syslanguage" : [ "English" ],
        "itemid" : "5efdc1b8dbdee951c1cd2ba6",
        "transactionid" : 864199,
        "title" : "Idle management ",
        "products" : [ "Armv8-A" ],
        "date" : 1649145770000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100960:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145770081610761,
        "sysisattachment" : "3717453",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3717453,
        "size" : 8995,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100960/0100/Idle-management?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145607541,
        "syssize" : 8995,
        "sysdate" : 1649145770000,
        "haslayout" : "1",
        "topparent" : "3717453",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3717453,
        "content_description" : "This guide describes the hardware design features built into ARM cores that are aimed at reducing power use.",
        "wordcount" : 440,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145770000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100960/0100/Idle-management?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100960/0100/Idle-management?lang=en",
        "modified" : 1636471214000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145770081610761,
        "uri" : "https://developer.arm.com/documentation/100960/0100/en/Idle-management",
        "syscollection" : "default"
      },
      "Title" : "Idle management",
      "Uri" : "https://developer.arm.com/documentation/100960/0100/en/Idle-management",
      "PrintableUri" : "https://developer.arm.com/documentation/100960/0100/en/Idle-management",
      "ClickUri" : "https://developer.arm.com/documentation/100960/0100/Idle-management?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en/Idle-management",
      "Excerpt" : "Changing from low-power retention to running operation does not require a reset of the core. ... This means that all data, operating conditions and operating states are lost.",
      "FirstSentences" : "Idle management Idle management is normally under the control of the operating system. In such a case, when a core is idle, Operating System Power Management (OSPM) moves it into a low-power state."
    } ],
    "totalNumberOfChildResults" : 7,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Assembly language power instructions ",
      "document_number" : "100960",
      "document_version" : "0100",
      "content_type" : "guide",
      "systopparent" : "3717453",
      "sysurihash" : "rYñsZfRAbAxv88cL",
      "urihash" : "rYñsZfRAbAxv88cL",
      "sysuri" : "https://developer.arm.com/documentation/100960/0100/en/Assembly-language-power-instructions",
      "systransactionid" : 864202,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1593688290000,
      "topparentid" : 3717453,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1593688504000,
      "sysconcepts" : "cores ; instructions ; power consumption ; assembly language ; meaning ; SEV ; WFE ; execution ; generic timer ; standby mode ; Mobile telephones ; leakage currents ; processor family ; low-power state ; architecture",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 3717453,
      "parentitem" : "5efdc1b8dbdee951c1cd2ba3",
      "concepts" : "cores ; instructions ; power consumption ; assembly language ; meaning ; SEV ; WFE ; execution ; generic timer ; standby mode ; Mobile telephones ; leakage currents ; processor family ; low-power state ; architecture",
      "documenttype" : "html",
      "isattachment" : "3717453",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649145863000,
      "permanentid" : "67bd5844177cc6088f1f19e3a3f51e6c7f1659534bf32032711e8951b45b",
      "syslanguage" : [ "English" ],
      "itemid" : "5efdc1b8dbdee951c1cd2ba8",
      "transactionid" : 864202,
      "title" : "Assembly language power instructions ",
      "products" : [ "Armv8-A" ],
      "date" : 1649145863000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100960:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145863399572186,
      "sysisattachment" : "3717453",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 3717453,
      "size" : 1560,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100960/0100/Assembly-language-power-instructions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145607541,
      "syssize" : 1560,
      "sysdate" : 1649145863000,
      "haslayout" : "1",
      "topparent" : "3717453",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3717453,
      "content_description" : "This guide describes the hardware design features built into ARM cores that are aimed at reducing power use.",
      "wordcount" : 137,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145863000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100960/0100/Assembly-language-power-instructions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100960/0100/Assembly-language-power-instructions?lang=en",
      "modified" : 1636471214000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145863399572186,
      "uri" : "https://developer.arm.com/documentation/100960/0100/en/Assembly-language-power-instructions",
      "syscollection" : "default"
    },
    "Title" : "Assembly language power instructions",
    "Uri" : "https://developer.arm.com/documentation/100960/0100/en/Assembly-language-power-instructions",
    "PrintableUri" : "https://developer.arm.com/documentation/100960/0100/en/Assembly-language-power-instructions",
    "ClickUri" : "https://developer.arm.com/documentation/100960/0100/Assembly-language-power-instructions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en/Assembly-language-power-instructions",
    "Excerpt" : "The WFI instruction is widely used in systems that are battery powered. ... WFE is similar to WFI. ... SEV signals an event to all cores. ... Assembly language power instructions Armv8-A",
    "FirstSentences" : "Assembly language power instructions ARM assembly language includes instructions that can be used to place the core in a low-power state. The architecture defines these instructions as hints, ..."
  }, {
    "title" : "GIC Stream Protocol interface Release B",
    "uri" : "https://developer.arm.com/documentation/ecm0495013/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ecm0495013/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ecm0495013/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0495013/b/en",
    "excerpt" : "GIC Stream Protocol interface Release B This document is only available in a PDF version. Click Download to view. GIC Stream Protocol interface Release B Generic Interrupt Controller",
    "firstSentences" : "GIC Stream Protocol interface Release B This document is only available in a PDF version. Click Download to view. GIC Stream Protocol interface Release B Generic Interrupt Controller",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2386,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "GIC Stream Protocol interface Release B",
      "uri" : "https://developer.arm.com/documentation/ecm0495013/b/en/pdf/ECM0495013B_GIC_Stream_Protocol.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ecm0495013/b/en/pdf/ECM0495013B_GIC_Stream_Protocol.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f2aceb660a93e65927bbf01",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0495013/b/en/pdf/ECM0495013B_GIC_Stream_Protocol.pdf",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Page 2 of 32 ... Limited or its affiliates in the EU and/or elsewhere. All rights reserved.",
      "firstSentences" : "Version B Document Number: ARM-ECM-0495013 Version: B Application Note GIC Stream Protocol interface Non-Confidential Non-Confidential Page 1 of 32 GIC Stream Protocol interface Copyright © 2016, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2386,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "GIC Stream Protocol interface Release B",
        "uri" : "https://developer.arm.com/documentation/ecm0495013/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ecm0495013/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ecm0495013/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0495013/b/en",
        "excerpt" : "GIC Stream Protocol interface Release B This document is only available in a PDF version. Click Download to view. GIC Stream Protocol interface Release B Generic Interrupt Controller",
        "firstSentences" : "GIC Stream Protocol interface Release B This document is only available in a PDF version. Click Download to view. GIC Stream Protocol interface Release B Generic Interrupt Controller",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "GIC Stream Protocol interface Release B ",
          "document_number" : "ecm0495013",
          "document_version" : "b",
          "content_type" : "guide",
          "systopparent" : "3839916",
          "sysurihash" : "fUmRK2f7D9HbH5YR",
          "urihash" : "fUmRK2f7D9HbH5YR",
          "sysuri" : "https://developer.arm.com/documentation/ecm0495013/b/en",
          "systransactionid" : 867736,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1596640537000,
          "topparentid" : 3839916,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596640950000,
          "sysconcepts" : "interface Release",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c8e24a5e02d07b278e" ],
          "concepts" : "interface Release",
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649679176000,
          "permanentid" : "42fe7beb64e4095168ca5c9e9081e72d362e212f72252dd9060430457846",
          "syslanguage" : [ "English" ],
          "itemid" : "5f2aceb660a93e65927bbeff",
          "transactionid" : 867736,
          "title" : "GIC Stream Protocol interface Release B ",
          "products" : [ "Generic Interrupt Controller" ],
          "date" : 1649679176000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ecm0495013:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649679176614619333,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 182,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ecm0495013/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649679142582,
          "syssize" : 182,
          "sysdate" : 1649679176000,
          "haslayout" : "1",
          "topparent" : "3839916",
          "label_version" : "B",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3839916,
          "content_description" : "This application note gives an overview of the GIC Stream Protocol. GIC Stream protocol is used to connect Arm processor and interrupt controller IP. The application note shows typical command sequences and how they map on actions by software.",
          "wordcount" : 22,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649679176000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ecm0495013/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ecm0495013/b/?lang=en",
          "modified" : 1642498462000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649679176614619333,
          "uri" : "https://developer.arm.com/documentation/ecm0495013/b/en",
          "syscollection" : "default"
        },
        "Title" : "GIC Stream Protocol interface Release B",
        "Uri" : "https://developer.arm.com/documentation/ecm0495013/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ecm0495013/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ecm0495013/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0495013/b/en",
        "Excerpt" : "GIC Stream Protocol interface Release B This document is only available in a PDF version. Click Download to view. GIC Stream Protocol interface Release B Generic Interrupt Controller",
        "FirstSentences" : "GIC Stream Protocol interface Release B This document is only available in a PDF version. Click Download to view. GIC Stream Protocol interface Release B Generic Interrupt Controller"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "GIC Stream Protocol interface Release B ",
        "document_number" : "ecm0495013",
        "document_version" : "b",
        "content_type" : "guide",
        "systopparent" : "3839916",
        "sysauthor" : "Arm Ltd.",
        "sysurihash" : "twUVbEd9pIFYSLðD",
        "urihash" : "twUVbEd9pIFYSLðD",
        "sysuri" : "https://developer.arm.com/documentation/ecm0495013/b/en/pdf/ECM0495013B_GIC_Stream_Protocol.pdf",
        "keywords" : "GICv3, GICv4, GIC, Stream",
        "systransactionid" : 867736,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1596640537000,
        "topparentid" : 3839916,
        "numberofpages" : 32,
        "sysconcepts" : "CPU interfaces ; Stream Protocol ; commands ; Redistributors ; deactivating ; outstanding traffic ; implementer ; release ; arm ; logical component ; typographical conventions ; written agreement ; third party ; architecture ; multiplexing ; LPIs",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c8e24a5e02d07b278e" ],
        "attachmentparentid" : 3839916,
        "parentitem" : "5f2aceb660a93e65927bbeff",
        "concepts" : "CPU interfaces ; Stream Protocol ; commands ; Redistributors ; deactivating ; outstanding traffic ; implementer ; release ; arm ; logical component ; typographical conventions ; written agreement ; third party ; architecture ; multiplexing ; LPIs",
        "documenttype" : "pdf",
        "isattachment" : "3839916",
        "sysindexeddate" : 1649679167000,
        "permanentid" : "6aceedd42e60b7242ae1e89f2b488efb1dc300171671402af1cde2712662",
        "syslanguage" : [ "English" ],
        "itemid" : "5f2aceb660a93e65927bbf01",
        "transactionid" : 867736,
        "title" : "GIC Stream Protocol interface Release B ",
        "date" : 1649679166000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ecm0495013:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649679166993443810,
        "sysisattachment" : "3839916",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3839916,
        "size" : 454732,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f2aceb660a93e65927bbf01",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649679143556,
        "syssize" : 454732,
        "sysdate" : 1649679166000,
        "topparent" : "3839916",
        "author" : "Arm Ltd.",
        "label_version" : "B",
        "systopparentid" : 3839916,
        "content_description" : "This application note gives an overview of the GIC Stream Protocol. GIC Stream protocol is used to connect Arm processor and interrupt controller IP. The application note shows typical command sequences and how they map on actions by software.",
        "wordcount" : 836,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649679167000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f2aceb660a93e65927bbf01",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649679166993443810,
        "uri" : "https://developer.arm.com/documentation/ecm0495013/b/en/pdf/ECM0495013B_GIC_Stream_Protocol.pdf",
        "syscollection" : "default"
      },
      "Title" : "GIC Stream Protocol interface Release B",
      "Uri" : "https://developer.arm.com/documentation/ecm0495013/b/en/pdf/ECM0495013B_GIC_Stream_Protocol.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ecm0495013/b/en/pdf/ECM0495013B_GIC_Stream_Protocol.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f2aceb660a93e65927bbf01",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0495013/b/en/pdf/ECM0495013B_GIC_Stream_Protocol.pdf",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Page 2 of 32 ... Limited or its affiliates in the EU and/or elsewhere. All rights reserved.",
      "FirstSentences" : "Version B Document Number: ARM-ECM-0495013 Version: B Application Note GIC Stream Protocol interface Non-Confidential Non-Confidential Page 1 of 32 GIC Stream Protocol interface Copyright © 2016, ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "GIC Stream Protocol interface Release B ",
      "document_number" : "ecm0495013",
      "document_version" : "b",
      "content_type" : "guide",
      "systopparent" : "3839916",
      "sysurihash" : "fUmRK2f7D9HbH5YR",
      "urihash" : "fUmRK2f7D9HbH5YR",
      "sysuri" : "https://developer.arm.com/documentation/ecm0495013/b/en",
      "systransactionid" : 867736,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1596640537000,
      "topparentid" : 3839916,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1596640950000,
      "sysconcepts" : "interface Release",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c8e24a5e02d07b278e" ],
      "concepts" : "interface Release",
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649679176000,
      "permanentid" : "42fe7beb64e4095168ca5c9e9081e72d362e212f72252dd9060430457846",
      "syslanguage" : [ "English" ],
      "itemid" : "5f2aceb660a93e65927bbeff",
      "transactionid" : 867736,
      "title" : "GIC Stream Protocol interface Release B ",
      "products" : [ "Generic Interrupt Controller" ],
      "date" : 1649679176000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ecm0495013:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649679176614619333,
      "navigationhierarchiescontenttype" : "Guide",
      "size" : 182,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ecm0495013/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649679142582,
      "syssize" : 182,
      "sysdate" : 1649679176000,
      "haslayout" : "1",
      "topparent" : "3839916",
      "label_version" : "B",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3839916,
      "content_description" : "This application note gives an overview of the GIC Stream Protocol. GIC Stream protocol is used to connect Arm processor and interrupt controller IP. The application note shows typical command sequences and how they map on actions by software.",
      "wordcount" : 22,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649679176000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ecm0495013/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ecm0495013/b/?lang=en",
      "modified" : 1642498462000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649679176614619333,
      "uri" : "https://developer.arm.com/documentation/ecm0495013/b/en",
      "syscollection" : "default"
    },
    "Title" : "GIC Stream Protocol interface Release B",
    "Uri" : "https://developer.arm.com/documentation/ecm0495013/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ecm0495013/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ecm0495013/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0495013/b/en",
    "Excerpt" : "GIC Stream Protocol interface Release B This document is only available in a PDF version. Click Download to view. GIC Stream Protocol interface Release B Generic Interrupt Controller",
    "FirstSentences" : "GIC Stream Protocol interface Release B This document is only available in a PDF version. Click Download to view. GIC Stream Protocol interface Release B Generic Interrupt Controller"
  }, {
    "title" : "Principles of ARM Memory Maps White Paper",
    "uri" : "https://developer.arm.com/documentation/den0001/c/en/pdf/DEN0001C_principles_of_arm_memory_maps.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0001/c/en/pdf/DEN0001C_principles_of_arm_memory_maps.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed11654ca06a95ce53f8f0f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0001/c/en/pdf/DEN0001C_principles_of_arm_memory_maps.pdf",
    "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Web Address http://www.arm.com ... 2 Copyright ... 2012 ARM. All rights reserved. ARM DEN 0001C ... Table of Contents",
    "firstSentences" : "Principles of ARM® Memory Maps White Paper Document number: ARM DEN 0001C Copyright ARM Limited 2012 Principles of ARM Memory Maps System Software on ARM Copyright © 2012 ARM Limited. All rights ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2386,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Principles of ARM Memory Maps White Paper",
      "uri" : "https://developer.arm.com/documentation/den0001/c/en",
      "printableUri" : "https://developer.arm.com/documentation/den0001/c/en",
      "clickUri" : "https://developer.arm.com/documentation/den0001/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0001/c/en",
      "excerpt" : "Principles of ARM Memory Maps White Paper This document is only available in a PDF version. Click Download to view. Principles of ARM Memory Maps White Paper Armv7-AArmv8-A",
      "firstSentences" : "Principles of ARM Memory Maps White Paper This document is only available in a PDF version. Click Download to view. Principles of ARM Memory Maps White Paper Armv7-AArmv8-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Principles of ARM Memory Maps White Paper ",
        "document_number" : "den0001",
        "document_version" : "c",
        "content_type" : "guide",
        "systopparent" : "4881607",
        "sysurihash" : "HCVdvz9VqPSNYKQQ",
        "urihash" : "HCVdvz9VqPSNYKQQ",
        "sysuri" : "https://developer.arm.com/documentation/den0001/c/en",
        "systransactionid" : 864195,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1351645261000,
        "topparentid" : 4881607,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590761044000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5fad437ccd74e712c44971f4", "5fbba155cd74e712c4497258|5fad437ccd74e712c44971f4", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649145554000,
        "permanentid" : "baf3c023e2e4484bfc61911ac18d067a6fe66f9097c4b8409e0cb54dfe3c",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11654ca06a95ce53f8f0d",
        "transactionid" : 864195,
        "title" : "Principles of ARM Memory Maps White Paper ",
        "products" : [ "Armv7-A", "Armv8-A" ],
        "date" : 1649145552000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0001:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145552687266578,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 172,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0001/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145398515,
        "syssize" : 172,
        "sysdate" : 1649145552000,
        "haslayout" : "1",
        "topparent" : "4881607",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4881607,
        "content_description" : "This document describes the address maps used by ARM for A-class systems, from models and emulators to development boards and complex SoCs.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv7-A", "Processor Architectures|Armv7-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv7-A" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145554000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0001/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0001/c/?lang=en",
        "modified" : 1639147641000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145552687266578,
        "uri" : "https://developer.arm.com/documentation/den0001/c/en",
        "syscollection" : "default"
      },
      "Title" : "Principles of ARM Memory Maps White Paper",
      "Uri" : "https://developer.arm.com/documentation/den0001/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0001/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0001/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0001/c/en",
      "Excerpt" : "Principles of ARM Memory Maps White Paper This document is only available in a PDF version. Click Download to view. Principles of ARM Memory Maps White Paper Armv7-AArmv8-A",
      "FirstSentences" : "Principles of ARM Memory Maps White Paper This document is only available in a PDF version. Click Download to view. Principles of ARM Memory Maps White Paper Armv7-AArmv8-A"
    },
    "childResults" : [ {
      "title" : "Principles of ARM Memory Maps White Paper",
      "uri" : "https://developer.arm.com/documentation/den0001/c/en",
      "printableUri" : "https://developer.arm.com/documentation/den0001/c/en",
      "clickUri" : "https://developer.arm.com/documentation/den0001/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0001/c/en",
      "excerpt" : "Principles of ARM Memory Maps White Paper This document is only available in a PDF version. Click Download to view. Principles of ARM Memory Maps White Paper Armv7-AArmv8-A",
      "firstSentences" : "Principles of ARM Memory Maps White Paper This document is only available in a PDF version. Click Download to view. Principles of ARM Memory Maps White Paper Armv7-AArmv8-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2386,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Principles of ARM Memory Maps White Paper ",
        "document_number" : "den0001",
        "document_version" : "c",
        "content_type" : "guide",
        "systopparent" : "4881607",
        "sysurihash" : "HCVdvz9VqPSNYKQQ",
        "urihash" : "HCVdvz9VqPSNYKQQ",
        "sysuri" : "https://developer.arm.com/documentation/den0001/c/en",
        "systransactionid" : 864195,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1351645261000,
        "topparentid" : 4881607,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590761044000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5fad437ccd74e712c44971f4", "5fbba155cd74e712c4497258|5fad437ccd74e712c44971f4", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649145554000,
        "permanentid" : "baf3c023e2e4484bfc61911ac18d067a6fe66f9097c4b8409e0cb54dfe3c",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11654ca06a95ce53f8f0d",
        "transactionid" : 864195,
        "title" : "Principles of ARM Memory Maps White Paper ",
        "products" : [ "Armv7-A", "Armv8-A" ],
        "date" : 1649145552000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0001:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145552687266578,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 172,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0001/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145398515,
        "syssize" : 172,
        "sysdate" : 1649145552000,
        "haslayout" : "1",
        "topparent" : "4881607",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4881607,
        "content_description" : "This document describes the address maps used by ARM for A-class systems, from models and emulators to development boards and complex SoCs.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv7-A", "Processor Architectures|Armv7-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv7-A" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145554000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0001/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0001/c/?lang=en",
        "modified" : 1639147641000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145552687266578,
        "uri" : "https://developer.arm.com/documentation/den0001/c/en",
        "syscollection" : "default"
      },
      "Title" : "Principles of ARM Memory Maps White Paper",
      "Uri" : "https://developer.arm.com/documentation/den0001/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0001/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0001/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0001/c/en",
      "Excerpt" : "Principles of ARM Memory Maps White Paper This document is only available in a PDF version. Click Download to view. Principles of ARM Memory Maps White Paper Armv7-AArmv8-A",
      "FirstSentences" : "Principles of ARM Memory Maps White Paper This document is only available in a PDF version. Click Download to view. Principles of ARM Memory Maps White Paper Armv7-AArmv8-A"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Principles of ARM Memory Maps White Paper ",
      "document_number" : "den0001",
      "document_version" : "c",
      "content_type" : "guide",
      "systopparent" : "4881607",
      "sysauthor" : "ARM",
      "sysurihash" : "PBJqz242slliDfJn",
      "urihash" : "PBJqz242slliDfJn",
      "sysuri" : "https://developer.arm.com/documentation/den0001/c/en/pdf/DEN0001C_principles_of_arm_memory_maps.pdf",
      "keywords" : "Hypervisor, 32-bit, 36-bit, 40-bit, LPAE, address map",
      "systransactionid" : 864195,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1351645261000,
      "topparentid" : 4881607,
      "numberofpages" : 25,
      "sysconcepts" : "addressable space ; aliasing ; interworking ; extensions ; operating systems ; DRAM holes ; bus mastering ; ARM ; MMU ; 4Kbyte granule ; portability ; constraints ; compatibility ; hypervisors ; translations ; principles",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5fad437ccd74e712c44971f4", "5fbba155cd74e712c4497258|5fad437ccd74e712c44971f4", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "syscompany" : "ARM",
      "attachmentparentid" : 4881607,
      "parentitem" : "5ed11654ca06a95ce53f8f0d",
      "concepts" : "addressable space ; aliasing ; interworking ; extensions ; operating systems ; DRAM holes ; bus mastering ; ARM ; MMU ; 4Kbyte granule ; portability ; constraints ; compatibility ; hypervisors ; translations ; principles",
      "documenttype" : "pdf",
      "isattachment" : "4881607",
      "sysindexeddate" : 1649145554000,
      "permanentid" : "3b25ec77871fb620811a598ab820915c2dee35b8f19aa9f14c7c4fe506ff",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed11654ca06a95ce53f8f0f",
      "transactionid" : 864195,
      "title" : "Principles of ARM Memory Maps White Paper ",
      "date" : 1649145553000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0001:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145553708780548,
      "sysisattachment" : "4881607",
      "navigationhierarchiescontenttype" : "Guide",
      "company" : "ARM",
      "sysattachmentparentid" : 4881607,
      "size" : 284419,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed11654ca06a95ce53f8f0f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145399651,
      "syssize" : 284419,
      "sysdate" : 1649145553000,
      "topparent" : "4881607",
      "author" : "ARM",
      "label_version" : "1.0",
      "systopparentid" : 4881607,
      "content_description" : "This document describes the address maps used by ARM for A-class systems, from models and emulators to development boards and complex SoCs.",
      "wordcount" : 1161,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv7-A", "Processor Architectures|Armv7-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv7-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145554000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed11654ca06a95ce53f8f0f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145553708780548,
      "uri" : "https://developer.arm.com/documentation/den0001/c/en/pdf/DEN0001C_principles_of_arm_memory_maps.pdf",
      "syscollection" : "default"
    },
    "Title" : "Principles of ARM Memory Maps White Paper",
    "Uri" : "https://developer.arm.com/documentation/den0001/c/en/pdf/DEN0001C_principles_of_arm_memory_maps.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0001/c/en/pdf/DEN0001C_principles_of_arm_memory_maps.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed11654ca06a95ce53f8f0f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0001/c/en/pdf/DEN0001C_principles_of_arm_memory_maps.pdf",
    "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Web Address http://www.arm.com ... 2 Copyright ... 2012 ARM. All rights reserved. ARM DEN 0001C ... Table of Contents",
    "FirstSentences" : "Principles of ARM® Memory Maps White Paper Document number: ARM DEN 0001C Copyright ARM Limited 2012 Principles of ARM Memory Maps System Software on ARM Copyright © 2012 ARM Limited. All rights ..."
  }, {
    "title" : "Next steps",
    "uri" : "https://developer.arm.com/documentation/102556/0100/en/Next-steps",
    "printableUri" : "https://developer.arm.com/documentation/102556/0100/en/Next-steps",
    "clickUri" : "https://developer.arm.com/documentation/102556/0100/Next-steps?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102556/0100/en/Next-steps",
    "excerpt" : "Next steps During the implementation of Neon intrinsics within your Unity Application, make sure: Data is loaded ... Keep the data in Neon vectors. Use as much of the vector as possible.",
    "firstSentences" : "Next steps During the implementation of Neon intrinsics within your Unity Application, make sure: Data is loaded and extracted efficiently. Keep the data in Neon vectors. Use as much of the vector ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2386,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Using Neon C# intrinsics with Unity Burst",
      "uri" : "https://developer.arm.com/documentation/102556/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102556/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102556/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102556/0100/en",
      "excerpt" : "Overview This guide explains how you can use Arm Neon C# intrinsics with the Unity Burst compiler to ... How Single Instruction Multiple Data (SIMD) instructions help improve performance by ...",
      "firstSentences" : "Overview This guide explains how you can use Arm Neon C# intrinsics with the Unity Burst compiler to improve performance of your Unity Android application. How Single Instruction Multiple Data ( ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Using Neon C# intrinsics with Unity Burst ",
        "document_number" : "102556",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5043718",
        "sysurihash" : "ldgxdYqmzQuQuciV",
        "urihash" : "ldgxdYqmzQuQuciV",
        "sysuri" : "https://developer.arm.com/documentation/102556/0100/en",
        "systransactionid" : 866489,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1626393660000,
        "topparentid" : 5043718,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626880098000,
        "sysconcepts" : "Unity Burst ; Neon intrinsics ; instructions ; optimization ; programming ; practices ; SIMD",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "concepts" : "Unity Burst ; Neon intrinsics ; instructions ; optimization ; programming ; practices ; SIMD",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649421343000,
        "permanentid" : "5b101e486b5c4608c877f2526de25b006a8902af3b7e7602170bc18eba99",
        "syslanguage" : [ "English" ],
        "itemid" : "60f838629ebe3a7dbd3a68db",
        "transactionid" : 866489,
        "title" : "Using Neon C# intrinsics with Unity Burst ",
        "products" : [ "Neon Intrinsics" ],
        "date" : 1649421343000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Unity", "Optimization", "Performance", "Arm Guides for Unity Developers" ],
        "document_id" : "102556:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649421343677763100,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 836,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102556/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649421155942,
        "syssize" : 836,
        "sysdate" : 1649421343000,
        "haslayout" : "1",
        "topparent" : "5043718",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043718,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains how you can use Arm Neon C# intrinsics with the Unity Burst compiler to improve performance of your Unity Android application.",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649421343000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102556/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102556/0100/?lang=en",
        "modified" : 1649421112000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649421343677763100,
        "uri" : "https://developer.arm.com/documentation/102556/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Using Neon C# intrinsics with Unity Burst",
      "Uri" : "https://developer.arm.com/documentation/102556/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102556/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102556/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102556/0100/en",
      "Excerpt" : "Overview This guide explains how you can use Arm Neon C# intrinsics with the Unity Burst compiler to ... How Single Instruction Multiple Data (SIMD) instructions help improve performance by ...",
      "FirstSentences" : "Overview This guide explains how you can use Arm Neon C# intrinsics with the Unity Burst compiler to improve performance of your Unity Android application. How Single Instruction Multiple Data ( ..."
    },
    "childResults" : [ {
      "title" : "Related information",
      "uri" : "https://developer.arm.com/documentation/102556/0100/en/Related-information",
      "printableUri" : "https://developer.arm.com/documentation/102556/0100/en/Related-information",
      "clickUri" : "https://developer.arm.com/documentation/102556/0100/Related-information?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102556/0100/en/Related-information",
      "excerpt" : "Related information Here are some recommended guides, available on Arm Developer: Introducing Neon for Armv8-A Compiling ... - DllImport and internal calls Related information Neon Intrinsics",
      "firstSentences" : "Related information Here are some recommended guides, available on Arm Developer: Introducing Neon for Armv8-A Compiling for Neon with Auto-Vectorization Optimizing C code with Neon intrinsics ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2386,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Using Neon C# intrinsics with Unity Burst",
        "uri" : "https://developer.arm.com/documentation/102556/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102556/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102556/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102556/0100/en",
        "excerpt" : "Overview This guide explains how you can use Arm Neon C# intrinsics with the Unity Burst compiler to ... How Single Instruction Multiple Data (SIMD) instructions help improve performance by ...",
        "firstSentences" : "Overview This guide explains how you can use Arm Neon C# intrinsics with the Unity Burst compiler to improve performance of your Unity Android application. How Single Instruction Multiple Data ( ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Using Neon C# intrinsics with Unity Burst ",
          "document_number" : "102556",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "5043718",
          "sysurihash" : "ldgxdYqmzQuQuciV",
          "urihash" : "ldgxdYqmzQuQuciV",
          "sysuri" : "https://developer.arm.com/documentation/102556/0100/en",
          "systransactionid" : 866489,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1626393660000,
          "topparentid" : 5043718,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1626880098000,
          "sysconcepts" : "Unity Burst ; Neon intrinsics ; instructions ; optimization ; programming ; practices ; SIMD",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
          "concepts" : "Unity Burst ; Neon intrinsics ; instructions ; optimization ; programming ; practices ; SIMD",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649421343000,
          "permanentid" : "5b101e486b5c4608c877f2526de25b006a8902af3b7e7602170bc18eba99",
          "syslanguage" : [ "English" ],
          "itemid" : "60f838629ebe3a7dbd3a68db",
          "transactionid" : 866489,
          "title" : "Using Neon C# intrinsics with Unity Burst ",
          "products" : [ "Neon Intrinsics" ],
          "date" : 1649421343000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Unity", "Optimization", "Performance", "Arm Guides for Unity Developers" ],
          "document_id" : "102556:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649421343677763100,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 836,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102556/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649421155942,
          "syssize" : 836,
          "sysdate" : 1649421343000,
          "haslayout" : "1",
          "topparent" : "5043718",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5043718,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This guide explains how you can use Arm Neon C# intrinsics with the Unity Burst compiler to improve performance of your Unity Android application.",
          "wordcount" : 63,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649421343000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102556/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102556/0100/?lang=en",
          "modified" : 1649421112000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649421343677763100,
          "uri" : "https://developer.arm.com/documentation/102556/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Using Neon C# intrinsics with Unity Burst",
        "Uri" : "https://developer.arm.com/documentation/102556/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102556/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102556/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102556/0100/en",
        "Excerpt" : "Overview This guide explains how you can use Arm Neon C# intrinsics with the Unity Burst compiler to ... How Single Instruction Multiple Data (SIMD) instructions help improve performance by ...",
        "FirstSentences" : "Overview This guide explains how you can use Arm Neon C# intrinsics with the Unity Burst compiler to improve performance of your Unity Android application. How Single Instruction Multiple Data ( ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Related information ",
        "document_number" : "102556",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5043718",
        "sysurihash" : "lXHRYeJZ7uSuBJv3",
        "urihash" : "lXHRYeJZ7uSuBJv3",
        "sysuri" : "https://developer.arm.com/documentation/102556/0100/en/Related-information",
        "systransactionid" : 866489,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1626393660000,
        "topparentid" : 5043718,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626880098000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "attachmentparentid" : 5043718,
        "parentitem" : "60f838629ebe3a7dbd3a68db",
        "documenttype" : "html",
        "isattachment" : "5043718",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649421347000,
        "permanentid" : "1307ee027c8d9ba583affc4bf66d9cf95a21545b49e13e9c9834689afc83",
        "syslanguage" : [ "English" ],
        "itemid" : "60f838629ebe3a7dbd3a68e6",
        "transactionid" : 866489,
        "title" : "Related information ",
        "products" : [ "Neon Intrinsics" ],
        "date" : 1649421347000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Unity", "Optimization", "Performance", "Arm Guides for Unity Developers" ],
        "document_id" : "102556:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649421347347657649,
        "sysisattachment" : "5043718",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5043718,
        "size" : 575,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102556/0100/Related-information?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649421155942,
        "syssize" : 575,
        "sysdate" : 1649421347000,
        "haslayout" : "1",
        "topparent" : "5043718",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043718,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains how you can use Arm Neon C# intrinsics with the Unity Burst compiler to improve performance of your Unity Android application.",
        "wordcount" : 52,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649421347000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102556/0100/Related-information?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102556/0100/Related-information?lang=en",
        "modified" : 1649421112000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649421347347657649,
        "uri" : "https://developer.arm.com/documentation/102556/0100/en/Related-information",
        "syscollection" : "default"
      },
      "Title" : "Related information",
      "Uri" : "https://developer.arm.com/documentation/102556/0100/en/Related-information",
      "PrintableUri" : "https://developer.arm.com/documentation/102556/0100/en/Related-information",
      "ClickUri" : "https://developer.arm.com/documentation/102556/0100/Related-information?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102556/0100/en/Related-information",
      "Excerpt" : "Related information Here are some recommended guides, available on Arm Developer: Introducing Neon for Armv8-A Compiling ... - DllImport and internal calls Related information Neon Intrinsics",
      "FirstSentences" : "Related information Here are some recommended guides, available on Arm Developer: Introducing Neon for Armv8-A Compiling for Neon with Auto-Vectorization Optimizing C code with Neon intrinsics ..."
    }, {
      "title" : "Auto-vectorization best practise",
      "uri" : "https://developer.arm.com/documentation/102556/0100/en/Auto-vectorization-best-practise",
      "printableUri" : "https://developer.arm.com/documentation/102556/0100/en/Auto-vectorization-best-practise",
      "clickUri" : "https://developer.arm.com/documentation/102556/0100/Auto-vectorization-best-practise?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102556/0100/en/Auto-vectorization-best-practise",
      "excerpt" : "For example, in the collisions example, for one optimization a structure is used with half the ... Avoid using break conditions in loops. ... Auto-vectorization best practise Neon Intrinsics",
      "firstSentences" : "Auto-vectorization best practice The IL2CPP scripting backend uses the Clang compiler to convert your code to Arm instructions. The Clang compiler use of Neon is very mature, and in many cases can ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2386,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Using Neon C# intrinsics with Unity Burst",
        "uri" : "https://developer.arm.com/documentation/102556/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102556/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102556/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102556/0100/en",
        "excerpt" : "Overview This guide explains how you can use Arm Neon C# intrinsics with the Unity Burst compiler to ... How Single Instruction Multiple Data (SIMD) instructions help improve performance by ...",
        "firstSentences" : "Overview This guide explains how you can use Arm Neon C# intrinsics with the Unity Burst compiler to improve performance of your Unity Android application. How Single Instruction Multiple Data ( ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Using Neon C# intrinsics with Unity Burst ",
          "document_number" : "102556",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "5043718",
          "sysurihash" : "ldgxdYqmzQuQuciV",
          "urihash" : "ldgxdYqmzQuQuciV",
          "sysuri" : "https://developer.arm.com/documentation/102556/0100/en",
          "systransactionid" : 866489,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1626393660000,
          "topparentid" : 5043718,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1626880098000,
          "sysconcepts" : "Unity Burst ; Neon intrinsics ; instructions ; optimization ; programming ; practices ; SIMD",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
          "concepts" : "Unity Burst ; Neon intrinsics ; instructions ; optimization ; programming ; practices ; SIMD",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649421343000,
          "permanentid" : "5b101e486b5c4608c877f2526de25b006a8902af3b7e7602170bc18eba99",
          "syslanguage" : [ "English" ],
          "itemid" : "60f838629ebe3a7dbd3a68db",
          "transactionid" : 866489,
          "title" : "Using Neon C# intrinsics with Unity Burst ",
          "products" : [ "Neon Intrinsics" ],
          "date" : 1649421343000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Unity", "Optimization", "Performance", "Arm Guides for Unity Developers" ],
          "document_id" : "102556:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649421343677763100,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 836,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102556/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649421155942,
          "syssize" : 836,
          "sysdate" : 1649421343000,
          "haslayout" : "1",
          "topparent" : "5043718",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5043718,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This guide explains how you can use Arm Neon C# intrinsics with the Unity Burst compiler to improve performance of your Unity Android application.",
          "wordcount" : 63,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649421343000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102556/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102556/0100/?lang=en",
          "modified" : 1649421112000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649421343677763100,
          "uri" : "https://developer.arm.com/documentation/102556/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Using Neon C# intrinsics with Unity Burst",
        "Uri" : "https://developer.arm.com/documentation/102556/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102556/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102556/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102556/0100/en",
        "Excerpt" : "Overview This guide explains how you can use Arm Neon C# intrinsics with the Unity Burst compiler to ... How Single Instruction Multiple Data (SIMD) instructions help improve performance by ...",
        "FirstSentences" : "Overview This guide explains how you can use Arm Neon C# intrinsics with the Unity Burst compiler to improve performance of your Unity Android application. How Single Instruction Multiple Data ( ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Auto-vectorization best practise ",
        "document_number" : "102556",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5043718",
        "sysurihash" : "EAzQ7ItqhñxZwQPV",
        "urihash" : "EAzQ7ItqhñxZwQPV",
        "sysuri" : "https://developer.arm.com/documentation/102556/0100/en/Auto-vectorization-best-practise",
        "systransactionid" : 866489,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1626393660000,
        "topparentid" : 5043718,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626880098000,
        "sysconcepts" : "compiler ; auto-vectorization ; practices ; advice ; IL2CPP ; optimizations ; libraries ; bottlenecks ; pointer parameters ; causes difficulties ; using break ; exit conditions ; performed sequentially ; store-leftovers ; looplength ; Fixed-length",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "attachmentparentid" : 5043718,
        "parentitem" : "60f838629ebe3a7dbd3a68db",
        "concepts" : "compiler ; auto-vectorization ; practices ; advice ; IL2CPP ; optimizations ; libraries ; bottlenecks ; pointer parameters ; causes difficulties ; using break ; exit conditions ; performed sequentially ; store-leftovers ; looplength ; Fixed-length",
        "documenttype" : "html",
        "isattachment" : "5043718",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649421346000,
        "permanentid" : "7ac7be6d932346e5edbe2f86ed96a6d99637ef6d35dfdd921bc940807494",
        "syslanguage" : [ "English" ],
        "itemid" : "60f838629ebe3a7dbd3a68df",
        "transactionid" : 866489,
        "title" : "Auto-vectorization best practise ",
        "products" : [ "Neon Intrinsics" ],
        "date" : 1649421346000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Unity", "Optimization", "Performance", "Arm Guides for Unity Developers" ],
        "document_id" : "102556:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649421346608430802,
        "sysisattachment" : "5043718",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5043718,
        "size" : 3649,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102556/0100/Auto-vectorization-best-practise?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649421155942,
        "syssize" : 3649,
        "sysdate" : 1649421346000,
        "haslayout" : "1",
        "topparent" : "5043718",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043718,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains how you can use Arm Neon C# intrinsics with the Unity Burst compiler to improve performance of your Unity Android application.",
        "wordcount" : 241,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649421346000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102556/0100/Auto-vectorization-best-practise?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102556/0100/Auto-vectorization-best-practise?lang=en",
        "modified" : 1649421112000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649421346608430802,
        "uri" : "https://developer.arm.com/documentation/102556/0100/en/Auto-vectorization-best-practise",
        "syscollection" : "default"
      },
      "Title" : "Auto-vectorization best practise",
      "Uri" : "https://developer.arm.com/documentation/102556/0100/en/Auto-vectorization-best-practise",
      "PrintableUri" : "https://developer.arm.com/documentation/102556/0100/en/Auto-vectorization-best-practise",
      "ClickUri" : "https://developer.arm.com/documentation/102556/0100/Auto-vectorization-best-practise?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102556/0100/en/Auto-vectorization-best-practise",
      "Excerpt" : "For example, in the collisions example, for one optimization a structure is used with half the ... Avoid using break conditions in loops. ... Auto-vectorization best practise Neon Intrinsics",
      "FirstSentences" : "Auto-vectorization best practice The IL2CPP scripting backend uses the Clang compiler to convert your code to Arm instructions. The Clang compiler use of Neon is very mature, and in many cases can ..."
    }, {
      "title" : "Example: Initial optimization",
      "uri" : "https://developer.arm.com/documentation/102556/0100/en/Example--Initial-optimization",
      "printableUri" : "https://developer.arm.com/documentation/102556/0100/en/Example--Initial-optimization",
      "clickUri" : "https://developer.arm.com/documentation/102556/0100/Example--Initial-optimization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102556/0100/en/Example--Initial-optimization",
      "excerpt" : "Instead static functions can be executed synchronously, allowing more accurate analysis of timing and performance ... characters[4*c+2], characters[4 * c + 3], characters[4*c],\\r\\n",
      "firstSentences" : "Example: Initial optimization For the Android version example, the IL2CPP backend, including clang, gave an automatic performance boost due to toolchain performance improvements including auto- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2386,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Using Neon C# intrinsics with Unity Burst",
        "uri" : "https://developer.arm.com/documentation/102556/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102556/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102556/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102556/0100/en",
        "excerpt" : "Overview This guide explains how you can use Arm Neon C# intrinsics with the Unity Burst compiler to ... How Single Instruction Multiple Data (SIMD) instructions help improve performance by ...",
        "firstSentences" : "Overview This guide explains how you can use Arm Neon C# intrinsics with the Unity Burst compiler to improve performance of your Unity Android application. How Single Instruction Multiple Data ( ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Using Neon C# intrinsics with Unity Burst ",
          "document_number" : "102556",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "5043718",
          "sysurihash" : "ldgxdYqmzQuQuciV",
          "urihash" : "ldgxdYqmzQuQuciV",
          "sysuri" : "https://developer.arm.com/documentation/102556/0100/en",
          "systransactionid" : 866489,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1626393660000,
          "topparentid" : 5043718,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1626880098000,
          "sysconcepts" : "Unity Burst ; Neon intrinsics ; instructions ; optimization ; programming ; practices ; SIMD",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
          "concepts" : "Unity Burst ; Neon intrinsics ; instructions ; optimization ; programming ; practices ; SIMD",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649421343000,
          "permanentid" : "5b101e486b5c4608c877f2526de25b006a8902af3b7e7602170bc18eba99",
          "syslanguage" : [ "English" ],
          "itemid" : "60f838629ebe3a7dbd3a68db",
          "transactionid" : 866489,
          "title" : "Using Neon C# intrinsics with Unity Burst ",
          "products" : [ "Neon Intrinsics" ],
          "date" : 1649421343000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Unity", "Optimization", "Performance", "Arm Guides for Unity Developers" ],
          "document_id" : "102556:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649421343677763100,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 836,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102556/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649421155942,
          "syssize" : 836,
          "sysdate" : 1649421343000,
          "haslayout" : "1",
          "topparent" : "5043718",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5043718,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This guide explains how you can use Arm Neon C# intrinsics with the Unity Burst compiler to improve performance of your Unity Android application.",
          "wordcount" : 63,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649421343000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102556/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102556/0100/?lang=en",
          "modified" : 1649421112000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649421343677763100,
          "uri" : "https://developer.arm.com/documentation/102556/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Using Neon C# intrinsics with Unity Burst",
        "Uri" : "https://developer.arm.com/documentation/102556/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102556/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102556/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102556/0100/en",
        "Excerpt" : "Overview This guide explains how you can use Arm Neon C# intrinsics with the Unity Burst compiler to ... How Single Instruction Multiple Data (SIMD) instructions help improve performance by ...",
        "FirstSentences" : "Overview This guide explains how you can use Arm Neon C# intrinsics with the Unity Burst compiler to improve performance of your Unity Android application. How Single Instruction Multiple Data ( ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Example: Initial optimization ",
        "document_number" : "102556",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5043718",
        "sysurihash" : "lNljsH2klzlE8ftL",
        "urihash" : "lNljsH2klzlE8ftL",
        "sysuri" : "https://developer.arm.com/documentation/102556/0100/en/Example--Initial-optimization",
        "systransactionid" : 866489,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1626393660000,
        "topparentid" : 5043718,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626880098000,
        "sysconcepts" : "Neon Burst ; performance improvements ; timings ; optimizations ; Android ; auto-vectorization ; toolchain ; collisions ; NativeArray ; parallelize ; bool array ; unsafe pointers ; Unity documentation ; character spawning",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "attachmentparentid" : 5043718,
        "parentitem" : "60f838629ebe3a7dbd3a68db",
        "concepts" : "Neon Burst ; performance improvements ; timings ; optimizations ; Android ; auto-vectorization ; toolchain ; collisions ; NativeArray ; parallelize ; bool array ; unsafe pointers ; Unity documentation ; character spawning",
        "documenttype" : "html",
        "isattachment" : "5043718",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649421345000,
        "permanentid" : "4c69b5f866ce1465be3da752b2432cd911af1abbd9834c831c925e4b5d0a",
        "syslanguage" : [ "English" ],
        "itemid" : "60f838629ebe3a7dbd3a68e3",
        "transactionid" : 866489,
        "title" : "Example: Initial optimization ",
        "products" : [ "Neon Intrinsics" ],
        "date" : 1649421345000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Unity", "Optimization", "Performance", "Arm Guides for Unity Developers" ],
        "document_id" : "102556:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649421345852599839,
        "sysisattachment" : "5043718",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5043718,
        "size" : 5923,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102556/0100/Example--Initial-optimization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649421155942,
        "syssize" : 5923,
        "sysdate" : 1649421345000,
        "haslayout" : "1",
        "topparent" : "5043718",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043718,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains how you can use Arm Neon C# intrinsics with the Unity Burst compiler to improve performance of your Unity Android application.",
        "wordcount" : 329,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649421345000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102556/0100/Example--Initial-optimization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102556/0100/Example--Initial-optimization?lang=en",
        "modified" : 1649421112000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649421345852599839,
        "uri" : "https://developer.arm.com/documentation/102556/0100/en/Example--Initial-optimization",
        "syscollection" : "default"
      },
      "Title" : "Example: Initial optimization",
      "Uri" : "https://developer.arm.com/documentation/102556/0100/en/Example--Initial-optimization",
      "PrintableUri" : "https://developer.arm.com/documentation/102556/0100/en/Example--Initial-optimization",
      "ClickUri" : "https://developer.arm.com/documentation/102556/0100/Example--Initial-optimization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102556/0100/en/Example--Initial-optimization",
      "Excerpt" : "Instead static functions can be executed synchronously, allowing more accurate analysis of timing and performance ... characters[4*c+2], characters[4 * c + 3], characters[4*c],\\r\\n",
      "FirstSentences" : "Example: Initial optimization For the Android version example, the IL2CPP backend, including clang, gave an automatic performance boost due to toolchain performance improvements including auto- ..."
    } ],
    "totalNumberOfChildResults" : 12,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Next steps ",
      "document_number" : "102556",
      "document_version" : "0100",
      "content_type" : "Guide",
      "systopparent" : "5043718",
      "sysurihash" : "xeuEfkmtalIe0DIA",
      "urihash" : "xeuEfkmtalIe0DIA",
      "sysuri" : "https://developer.arm.com/documentation/102556/0100/en/Next-steps",
      "systransactionid" : 866489,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1626393660000,
      "topparentid" : 5043718,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1626880098000,
      "sysconcepts" : "Neon intrinsics ; inefficient algorithm ; performance increase ; extracted efficiently ; parallelism ; Unity",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
      "attachmentparentid" : 5043718,
      "parentitem" : "60f838629ebe3a7dbd3a68db",
      "concepts" : "Neon intrinsics ; inefficient algorithm ; performance increase ; extracted efficiently ; parallelism ; Unity",
      "documenttype" : "html",
      "isattachment" : "5043718",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649421347000,
      "permanentid" : "7f386f2c2e7e863ac101b11eb2fec7024183db9b8a3ee593fb10dcec7517",
      "syslanguage" : [ "English" ],
      "itemid" : "60f838629ebe3a7dbd3a68e7",
      "transactionid" : 866489,
      "title" : "Next steps ",
      "products" : [ "Neon Intrinsics" ],
      "date" : 1649421347000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Unity", "Optimization", "Performance", "Arm Guides for Unity Developers" ],
      "document_id" : "102556:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649421347521315211,
      "sysisattachment" : "5043718",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 5043718,
      "size" : 553,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102556/0100/Next-steps?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649421155942,
      "syssize" : 553,
      "sysdate" : 1649421347000,
      "haslayout" : "1",
      "topparent" : "5043718",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5043718,
      "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
      "content_description" : "This guide explains how you can use Arm Neon C# intrinsics with the Unity Burst compiler to improve performance of your Unity Android application.",
      "wordcount" : 58,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649421347000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102556/0100/Next-steps?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102556/0100/Next-steps?lang=en",
      "modified" : 1649421112000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649421347521315211,
      "uri" : "https://developer.arm.com/documentation/102556/0100/en/Next-steps",
      "syscollection" : "default"
    },
    "Title" : "Next steps",
    "Uri" : "https://developer.arm.com/documentation/102556/0100/en/Next-steps",
    "PrintableUri" : "https://developer.arm.com/documentation/102556/0100/en/Next-steps",
    "ClickUri" : "https://developer.arm.com/documentation/102556/0100/Next-steps?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102556/0100/en/Next-steps",
    "Excerpt" : "Next steps During the implementation of Neon intrinsics within your Unity Application, make sure: Data is loaded ... Keep the data in Neon vectors. Use as much of the vector as possible.",
    "FirstSentences" : "Next steps During the implementation of Neon intrinsics within your Unity Application, make sure: Data is loaded and extracted efficiently. Keep the data in Neon vectors. Use as much of the vector ..."
  }, {
    "title" : "AXI4 Protocol Bundle User Guide",
    "uri" : "https://developer.arm.com/documentation/dui0955/c/en/pdf/cycle_models_AXI4_Protocol_Guide_v9_0_0_DUI0955C_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dui0955/c/en/pdf/cycle_models_AXI4_Protocol_Guide_v9_0_0_DUI0955C_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed10954ca06a95ce53f8abc",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0955/c/en/pdf/cycle_models_AXI4_Protocol_Guide_v9_0_0_DUI0955C_en.pdf",
    "excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... All rights reserved. ARM Limited. Company 02557590 registered in England. ... 3 ... 1 ... 2",
    "firstSentences" : "SoC Designer Plus Version 9.0.0 AXI4 Protocol Bundle User Guide Copyright© 2016 ARM Limited. All Rights Reserved ARM DUI 0955C Non-Confidential SoC Designer AXI4 Protocol Bundle User Guide",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2386,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AXI4 Protocol Bundle User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0955/c/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0955/c/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0955/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0955/c/en",
      "excerpt" : "AXI4 Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view. AXI4 Protocol Bundle User Guide AXI",
      "firstSentences" : "AXI4 Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view. AXI4 Protocol Bundle User Guide AXI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AXI4 Protocol Bundle User Guide ",
        "document_number" : "dui0955",
        "document_version" : "c",
        "content_type" : "guide",
        "systopparent" : "3685035",
        "sysurihash" : "6RdpBE5dfaZE5NRp",
        "urihash" : "6RdpBE5dfaZE5NRp",
        "sysuri" : "https://developer.arm.com/documentation/dui0955/c/en",
        "systransactionid" : 864274,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1479430861000,
        "topparentid" : 3685035,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590757716000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649149589000,
        "permanentid" : "cefb0aed2f578b2bbf536d1d95cb40fe523dab7f822a8ff0b68ded29333d",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed10954ca06a95ce53f8ab9",
        "transactionid" : 864274,
        "title" : "AXI4 Protocol Bundle User Guide ",
        "products" : [ "AXI" ],
        "date" : 1649149589000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0955:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149589833234881,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 141,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0955/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149297124,
        "syssize" : 141,
        "sysdate" : 1649149589000,
        "haslayout" : "1",
        "topparent" : "3685035",
        "label_version" : "9.0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3685035,
        "content_description" : "This is the user guide for the SoC Designer AXI4 Protocol Bundle. This protocol bundle contains SoC Designer components, probes, and the transaction port interfaces for the ARM AXI4 protocol (includes support for AMBA4 AXI).",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149589000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0955/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0955/c/?lang=en",
        "modified" : 1642178788000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149589833234881,
        "uri" : "https://developer.arm.com/documentation/dui0955/c/en",
        "syscollection" : "default"
      },
      "Title" : "AXI4 Protocol Bundle User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0955/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0955/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0955/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0955/c/en",
      "Excerpt" : "AXI4 Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view. AXI4 Protocol Bundle User Guide AXI",
      "FirstSentences" : "AXI4 Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view. AXI4 Protocol Bundle User Guide AXI"
    },
    "childResults" : [ {
      "title" : "AXI4 Protocol Bundle User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0955/c/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0955/c/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0955/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0955/c/en",
      "excerpt" : "AXI4 Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view. AXI4 Protocol Bundle User Guide AXI",
      "firstSentences" : "AXI4 Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view. AXI4 Protocol Bundle User Guide AXI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2386,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AXI4 Protocol Bundle User Guide ",
        "document_number" : "dui0955",
        "document_version" : "c",
        "content_type" : "guide",
        "systopparent" : "3685035",
        "sysurihash" : "6RdpBE5dfaZE5NRp",
        "urihash" : "6RdpBE5dfaZE5NRp",
        "sysuri" : "https://developer.arm.com/documentation/dui0955/c/en",
        "systransactionid" : 864274,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1479430861000,
        "topparentid" : 3685035,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590757716000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649149589000,
        "permanentid" : "cefb0aed2f578b2bbf536d1d95cb40fe523dab7f822a8ff0b68ded29333d",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed10954ca06a95ce53f8ab9",
        "transactionid" : 864274,
        "title" : "AXI4 Protocol Bundle User Guide ",
        "products" : [ "AXI" ],
        "date" : 1649149589000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0955:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149589833234881,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 141,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0955/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149297124,
        "syssize" : 141,
        "sysdate" : 1649149589000,
        "haslayout" : "1",
        "topparent" : "3685035",
        "label_version" : "9.0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3685035,
        "content_description" : "This is the user guide for the SoC Designer AXI4 Protocol Bundle. This protocol bundle contains SoC Designer components, probes, and the transaction port interfaces for the ARM AXI4 protocol (includes support for AMBA4 AXI).",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149589000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0955/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0955/c/?lang=en",
        "modified" : 1642178788000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149589833234881,
        "uri" : "https://developer.arm.com/documentation/dui0955/c/en",
        "syscollection" : "default"
      },
      "Title" : "AXI4 Protocol Bundle User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0955/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0955/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0955/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0955/c/en",
      "Excerpt" : "AXI4 Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view. AXI4 Protocol Bundle User Guide AXI",
      "FirstSentences" : "AXI4 Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view. AXI4 Protocol Bundle User Guide AXI"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AXI4 Protocol Bundle User Guide ",
      "document_number" : "dui0955",
      "document_version" : "c",
      "content_type" : "guide",
      "systopparent" : "3685035",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "2hFf6V6HGdvlZJ8c",
      "urihash" : "2hFf6V6HGdvlZJ8c",
      "sysuri" : "https://developer.arm.com/documentation/dui0955/c/en/pdf/cycle_models_AXI4_Protocol_Guide_v9_0_0_DUI0955C_en.pdf",
      "keywords" : "AXI4, Protocol Bundle, MxAXI4",
      "systransactionid" : 864274,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1479430861000,
      "topparentid" : 3685035,
      "numberofpages" : 46,
      "sysconcepts" : "transactions ; data bus ; channels ; supporting ; AXI4 ; protocol variant ; Designer Canvas ; driveTransactionCB ; ports ; AXI4 ports ; arm ; read transaction ; delay ; written agreement ; export laws ; provisions",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
      "attachmentparentid" : 3685035,
      "parentitem" : "5ed10954ca06a95ce53f8ab9",
      "concepts" : "transactions ; data bus ; channels ; supporting ; AXI4 ; protocol variant ; Designer Canvas ; driveTransactionCB ; ports ; AXI4 ports ; arm ; read transaction ; delay ; written agreement ; export laws ; provisions",
      "documenttype" : "pdf",
      "isattachment" : "3685035",
      "sysindexeddate" : 1649149592000,
      "permanentid" : "58efcb68ce16379bf25549e25d4a25ed4c41f98332090c0f1adee566e94a",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed10954ca06a95ce53f8abc",
      "transactionid" : 864274,
      "title" : "AXI4 Protocol Bundle User Guide ",
      "subject" : "AXI4 Protocol Bundle User Guide",
      "date" : 1649149591000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0955:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149591926571091,
      "sysisattachment" : "3685035",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 3685035,
      "size" : 1142697,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed10954ca06a95ce53f8abc",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149298649,
      "syssubject" : "AXI4 Protocol Bundle User Guide",
      "syssize" : 1142697,
      "sysdate" : 1649149591000,
      "topparent" : "3685035",
      "author" : "ARM Limited",
      "label_version" : "9.0.0",
      "systopparentid" : 3685035,
      "content_description" : "This is the user guide for the SoC Designer AXI4 Protocol Bundle. This protocol bundle contains SoC Designer components, probes, and the transaction port interfaces for the ARM AXI4 protocol (includes support for AMBA4 AXI).",
      "wordcount" : 1258,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149592000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed10954ca06a95ce53f8abc",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149591926571091,
      "uri" : "https://developer.arm.com/documentation/dui0955/c/en/pdf/cycle_models_AXI4_Protocol_Guide_v9_0_0_DUI0955C_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "AXI4 Protocol Bundle User Guide",
    "Uri" : "https://developer.arm.com/documentation/dui0955/c/en/pdf/cycle_models_AXI4_Protocol_Guide_v9_0_0_DUI0955C_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0955/c/en/pdf/cycle_models_AXI4_Protocol_Guide_v9_0_0_DUI0955C_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed10954ca06a95ce53f8abc",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0955/c/en/pdf/cycle_models_AXI4_Protocol_Guide_v9_0_0_DUI0955C_en.pdf",
    "Excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... All rights reserved. ARM Limited. Company 02557590 registered in England. ... 3 ... 1 ... 2",
    "FirstSentences" : "SoC Designer Plus Version 9.0.0 AXI4 Protocol Bundle User Guide Copyright© 2016 ARM Limited. All Rights Reserved ARM DUI 0955C Non-Confidential SoC Designer AXI4 Protocol Bundle User Guide"
  }, {
    "title" : "Input signal",
    "uri" : "https://developer.arm.com/documentation/102198/0200/en/Input-signal",
    "printableUri" : "https://developer.arm.com/documentation/102198/0200/en/Input-signal",
    "clickUri" : "https://developer.arm.com/documentation/102198/0200/Input-signal?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102198/0200/en/Input-signal",
    "excerpt" : "Input signal In this section we look at the input signal and the steps to work with it. After setting up the UI and the Java-to-native bindings, extend native-lib with the generateSignal ...",
    "firstSentences" : "Input signal In this section we look at the input signal and the steps to work with it. After setting up the UI and the Java-to-native bindings, extend native-lib with the generateSignal method, ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2382,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "How to Truncate Thresholding and Convolution of a 1D Signal",
      "uri" : "https://developer.arm.com/documentation/102198/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/102198/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/102198/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102198/0200/en",
      "excerpt" : "At the end of this guide, you can Check your knowledge. ... Convolution is sometimes called zip. ... The following diagram is what you should see in your set up for truncating and convolution ...",
      "firstSentences" : "Overview In this guide, we show you how to write efficient code that can be used for signal and image processing, neural networks, or game applications. We develop an Android app that uses native ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "How to Truncate Thresholding and Convolution of a 1D Signal ",
        "document_number" : "102198",
        "document_version" : "0200",
        "content_type" : "Guide",
        "systopparent" : "4709024",
        "sysurihash" : "MtAYWkdkrlNJFXUH",
        "urihash" : "MtAYWkdkrlNJFXUH",
        "sysuri" : "https://developer.arm.com/documentation/102198/0200/en",
        "systransactionid" : 861241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1597936537000,
        "topparentid" : 4709024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627557197000,
        "sysconcepts" : "sequences ; SIMD ; instructions ; vectorize ; applications ; Neon intrinsics ; convolution ; computer science ; thresholding ; floating-point ; GitHub repository ; formal languages ; decimal portion ; image-processing algorithms ; usually the first ; interleaves",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "concepts" : "sequences ; SIMD ; instructions ; vectorize ; applications ; Neon intrinsics ; convolution ; computer science ; thresholding ; floating-point ; GitHub repository ; formal languages ; decimal portion ; image-processing algorithms ; usually the first ; interleaves",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716678000,
        "permanentid" : "87693a58024ccfc41b7d2772be1a3d4946996f5dfc757bb19e33e8131c57",
        "syslanguage" : [ "English" ],
        "itemid" : "61028d4d3d73a34b640e2a8a",
        "transactionid" : 861241,
        "title" : "How to Truncate Thresholding and Convolution of a 1D Signal ",
        "products" : [ "Neon Intrinsics" ],
        "date" : 1648716678000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Android" ],
        "document_id" : "102198:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716678943576196,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 2958,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102198/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716613596,
        "syssize" : 2958,
        "sysdate" : 1648716678000,
        "haslayout" : "1",
        "topparent" : "4709024",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4709024,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "In this guide, we show you how to write efficient code that can be used for signal and image processing, neural networks, or game applications.",
        "wordcount" : 220,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716678000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102198/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102198/0200/?lang=en",
        "modified" : 1647359583000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716678943576196,
        "uri" : "https://developer.arm.com/documentation/102198/0200/en",
        "syscollection" : "default"
      },
      "Title" : "How to Truncate Thresholding and Convolution of a 1D Signal",
      "Uri" : "https://developer.arm.com/documentation/102198/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102198/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/102198/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102198/0200/en",
      "Excerpt" : "At the end of this guide, you can Check your knowledge. ... Convolution is sometimes called zip. ... The following diagram is what you should see in your set up for truncating and convolution ...",
      "FirstSentences" : "Overview In this guide, we show you how to write efficient code that can be used for signal and image processing, neural networks, or game applications. We develop an Android app that uses native ..."
    },
    "childResults" : [ {
      "title" : "Invoking the native library",
      "uri" : "https://developer.arm.com/documentation/102198/0200/en/Invoking-the-native-library",
      "printableUri" : "https://developer.arm.com/documentation/102198/0200/en/Invoking-the-native-library",
      "clickUri" : "https://developer.arm.com/documentation/102198/0200/Invoking-the-native-library?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102198/0200/en/Invoking-the-native-library",
      "excerpt" : "Invoking the native library As we saw in the application structure, the signal, truncated, and convolved ... To get data from the C++ library, you must create a binding between the Java method ...",
      "firstSentences" : "Invoking the native library As we saw in the application structure, the signal, truncated, and convolved data all come from the native C++ library. To get data from the C++ library, you must ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "How to Truncate Thresholding and Convolution of a 1D Signal",
        "uri" : "https://developer.arm.com/documentation/102198/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/102198/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/102198/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102198/0200/en",
        "excerpt" : "At the end of this guide, you can Check your knowledge. ... Convolution is sometimes called zip. ... The following diagram is what you should see in your set up for truncating and convolution ...",
        "firstSentences" : "Overview In this guide, we show you how to write efficient code that can be used for signal and image processing, neural networks, or game applications. We develop an Android app that uses native ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "How to Truncate Thresholding and Convolution of a 1D Signal ",
          "document_number" : "102198",
          "document_version" : "0200",
          "content_type" : "Guide",
          "systopparent" : "4709024",
          "sysurihash" : "MtAYWkdkrlNJFXUH",
          "urihash" : "MtAYWkdkrlNJFXUH",
          "sysuri" : "https://developer.arm.com/documentation/102198/0200/en",
          "systransactionid" : 861241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1597936537000,
          "topparentid" : 4709024,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627557197000,
          "sysconcepts" : "sequences ; SIMD ; instructions ; vectorize ; applications ; Neon intrinsics ; convolution ; computer science ; thresholding ; floating-point ; GitHub repository ; formal languages ; decimal portion ; image-processing algorithms ; usually the first ; interleaves",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
          "concepts" : "sequences ; SIMD ; instructions ; vectorize ; applications ; Neon intrinsics ; convolution ; computer science ; thresholding ; floating-point ; GitHub repository ; formal languages ; decimal portion ; image-processing algorithms ; usually the first ; interleaves",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716678000,
          "permanentid" : "87693a58024ccfc41b7d2772be1a3d4946996f5dfc757bb19e33e8131c57",
          "syslanguage" : [ "English" ],
          "itemid" : "61028d4d3d73a34b640e2a8a",
          "transactionid" : 861241,
          "title" : "How to Truncate Thresholding and Convolution of a 1D Signal ",
          "products" : [ "Neon Intrinsics" ],
          "date" : 1648716678000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Android" ],
          "document_id" : "102198:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
          "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716678943576196,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 2958,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102198/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716613596,
          "syssize" : 2958,
          "sysdate" : 1648716678000,
          "haslayout" : "1",
          "topparent" : "4709024",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4709024,
          "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
          "content_description" : "In this guide, we show you how to write efficient code that can be used for signal and image processing, neural networks, or game applications.",
          "wordcount" : 220,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716678000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102198/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102198/0200/?lang=en",
          "modified" : 1647359583000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716678943576196,
          "uri" : "https://developer.arm.com/documentation/102198/0200/en",
          "syscollection" : "default"
        },
        "Title" : "How to Truncate Thresholding and Convolution of a 1D Signal",
        "Uri" : "https://developer.arm.com/documentation/102198/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102198/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/102198/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102198/0200/en",
        "Excerpt" : "At the end of this guide, you can Check your knowledge. ... Convolution is sometimes called zip. ... The following diagram is what you should see in your set up for truncating and convolution ...",
        "FirstSentences" : "Overview In this guide, we show you how to write efficient code that can be used for signal and image processing, neural networks, or game applications. We develop an Android app that uses native ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Invoking the native library ",
        "document_number" : "102198",
        "document_version" : "0200",
        "content_type" : "Guide",
        "systopparent" : "4709024",
        "sysurihash" : "qgKCe0QXzr67rd9L",
        "urihash" : "qgKCe0QXzr67rd9L",
        "sysuri" : "https://developer.arm.com/documentation/102198/0200/en/Invoking-the-native-library",
        "systransactionid" : 861241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1597936537000,
        "topparentid" : 4709024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627557197000,
        "sysconcepts" : "native library ; Java ; binding ; cursor",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "attachmentparentid" : 4709024,
        "parentitem" : "61028d4d3d73a34b640e2a8a",
        "concepts" : "native library ; Java ; binding ; cursor",
        "documenttype" : "html",
        "isattachment" : "4709024",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716681000,
        "permanentid" : "22c92f04e16bc3cc55035c598ef490bb4d6fc62ef955534dad579849c8ed",
        "syslanguage" : [ "English" ],
        "itemid" : "61028d4d3d73a34b640e2a8d",
        "transactionid" : 861241,
        "title" : "Invoking the native library ",
        "products" : [ "Neon Intrinsics" ],
        "date" : 1648716681000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Android" ],
        "document_id" : "102198:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716681651538004,
        "sysisattachment" : "4709024",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4709024,
        "size" : 1045,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102198/0200/Invoking-the-native-library?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716613596,
        "syssize" : 1045,
        "sysdate" : 1648716681000,
        "haslayout" : "1",
        "topparent" : "4709024",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4709024,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "In this guide, we show you how to write efficient code that can be used for signal and image processing, neural networks, or game applications.",
        "wordcount" : 95,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716681000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102198/0200/Invoking-the-native-library?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102198/0200/Invoking-the-native-library?lang=en",
        "modified" : 1647359583000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716681651538004,
        "uri" : "https://developer.arm.com/documentation/102198/0200/en/Invoking-the-native-library",
        "syscollection" : "default"
      },
      "Title" : "Invoking the native library",
      "Uri" : "https://developer.arm.com/documentation/102198/0200/en/Invoking-the-native-library",
      "PrintableUri" : "https://developer.arm.com/documentation/102198/0200/en/Invoking-the-native-library",
      "ClickUri" : "https://developer.arm.com/documentation/102198/0200/Invoking-the-native-library?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102198/0200/en/Invoking-the-native-library",
      "Excerpt" : "Invoking the native library As we saw in the application structure, the signal, truncated, and convolved ... To get data from the C++ library, you must create a binding between the Java method ...",
      "FirstSentences" : "Invoking the native library As we saw in the application structure, the signal, truncated, and convolved data all come from the native C++ library. To get data from the C++ library, you must ..."
    }, {
      "title" : "Next steps",
      "uri" : "https://developer.arm.com/documentation/102198/0200/en/Next-steps",
      "printableUri" : "https://developer.arm.com/documentation/102198/0200/en/Next-steps",
      "clickUri" : "https://developer.arm.com/documentation/102198/0200/Next-steps?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102198/0200/en/Next-steps",
      "excerpt" : "Next steps In this guide, we developed an Android app that uses native C++ code to perform signal ... Neon intrinsics can shorten the processing time significantly, especially for the ...",
      "firstSentences" : "Next steps In this guide, we developed an Android app that uses native C++ code to perform signal processing. Neon intrinsics can shorten the processing time significantly, especially for the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "How to Truncate Thresholding and Convolution of a 1D Signal",
        "uri" : "https://developer.arm.com/documentation/102198/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/102198/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/102198/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102198/0200/en",
        "excerpt" : "At the end of this guide, you can Check your knowledge. ... Convolution is sometimes called zip. ... The following diagram is what you should see in your set up for truncating and convolution ...",
        "firstSentences" : "Overview In this guide, we show you how to write efficient code that can be used for signal and image processing, neural networks, or game applications. We develop an Android app that uses native ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "How to Truncate Thresholding and Convolution of a 1D Signal ",
          "document_number" : "102198",
          "document_version" : "0200",
          "content_type" : "Guide",
          "systopparent" : "4709024",
          "sysurihash" : "MtAYWkdkrlNJFXUH",
          "urihash" : "MtAYWkdkrlNJFXUH",
          "sysuri" : "https://developer.arm.com/documentation/102198/0200/en",
          "systransactionid" : 861241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1597936537000,
          "topparentid" : 4709024,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627557197000,
          "sysconcepts" : "sequences ; SIMD ; instructions ; vectorize ; applications ; Neon intrinsics ; convolution ; computer science ; thresholding ; floating-point ; GitHub repository ; formal languages ; decimal portion ; image-processing algorithms ; usually the first ; interleaves",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
          "concepts" : "sequences ; SIMD ; instructions ; vectorize ; applications ; Neon intrinsics ; convolution ; computer science ; thresholding ; floating-point ; GitHub repository ; formal languages ; decimal portion ; image-processing algorithms ; usually the first ; interleaves",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716678000,
          "permanentid" : "87693a58024ccfc41b7d2772be1a3d4946996f5dfc757bb19e33e8131c57",
          "syslanguage" : [ "English" ],
          "itemid" : "61028d4d3d73a34b640e2a8a",
          "transactionid" : 861241,
          "title" : "How to Truncate Thresholding and Convolution of a 1D Signal ",
          "products" : [ "Neon Intrinsics" ],
          "date" : 1648716678000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Android" ],
          "document_id" : "102198:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
          "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716678943576196,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 2958,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102198/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716613596,
          "syssize" : 2958,
          "sysdate" : 1648716678000,
          "haslayout" : "1",
          "topparent" : "4709024",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4709024,
          "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
          "content_description" : "In this guide, we show you how to write efficient code that can be used for signal and image processing, neural networks, or game applications.",
          "wordcount" : 220,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716678000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102198/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102198/0200/?lang=en",
          "modified" : 1647359583000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716678943576196,
          "uri" : "https://developer.arm.com/documentation/102198/0200/en",
          "syscollection" : "default"
        },
        "Title" : "How to Truncate Thresholding and Convolution of a 1D Signal",
        "Uri" : "https://developer.arm.com/documentation/102198/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102198/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/102198/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102198/0200/en",
        "Excerpt" : "At the end of this guide, you can Check your knowledge. ... Convolution is sometimes called zip. ... The following diagram is what you should see in your set up for truncating and convolution ...",
        "FirstSentences" : "Overview In this guide, we show you how to write efficient code that can be used for signal and image processing, neural networks, or game applications. We develop an Android app that uses native ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Next steps ",
        "document_number" : "102198",
        "document_version" : "0200",
        "content_type" : "Guide",
        "systopparent" : "4709024",
        "sysurihash" : "DIDPPjiapKjñAIje",
        "urihash" : "DIDPPjiapKjñAIje",
        "sysuri" : "https://developer.arm.com/documentation/102198/0200/en/Next-steps",
        "systransactionid" : 861241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1597936537000,
        "topparentid" : 4709024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627557197000,
        "sysconcepts" : "Neon intrinsics ; iterations ; repository ; Android-based device ; principles using ; image-processing algorithms ; open-source libraries ; Android app",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "attachmentparentid" : 4709024,
        "parentitem" : "61028d4d3d73a34b640e2a8a",
        "concepts" : "Neon intrinsics ; iterations ; repository ; Android-based device ; principles using ; image-processing algorithms ; open-source libraries ; Android app",
        "documenttype" : "html",
        "isattachment" : "4709024",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716681000,
        "permanentid" : "5e2f6aa7ab557244f0e0590157089067accb9c8dd75b33811ca57cf6bd04",
        "syslanguage" : [ "English" ],
        "itemid" : "61028d4d3d73a34b640e2a93",
        "transactionid" : 861241,
        "title" : "Next steps ",
        "products" : [ "Neon Intrinsics" ],
        "date" : 1648716681000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Android" ],
        "document_id" : "102198:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716681316320201,
        "sysisattachment" : "4709024",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4709024,
        "size" : 1125,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102198/0200/Next-steps?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716613596,
        "syssize" : 1125,
        "sysdate" : 1648716681000,
        "haslayout" : "1",
        "topparent" : "4709024",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4709024,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "In this guide, we show you how to write efficient code that can be used for signal and image processing, neural networks, or game applications.",
        "wordcount" : 100,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716681000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102198/0200/Next-steps?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102198/0200/Next-steps?lang=en",
        "modified" : 1647359583000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716681316320201,
        "uri" : "https://developer.arm.com/documentation/102198/0200/en/Next-steps",
        "syscollection" : "default"
      },
      "Title" : "Next steps",
      "Uri" : "https://developer.arm.com/documentation/102198/0200/en/Next-steps",
      "PrintableUri" : "https://developer.arm.com/documentation/102198/0200/en/Next-steps",
      "ClickUri" : "https://developer.arm.com/documentation/102198/0200/Next-steps?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102198/0200/en/Next-steps",
      "Excerpt" : "Next steps In this guide, we developed an Android app that uses native C++ code to perform signal ... Neon intrinsics can shorten the processing time significantly, especially for the ...",
      "FirstSentences" : "Next steps In this guide, we developed an Android app that uses native C++ code to perform signal processing. Neon intrinsics can shorten the processing time significantly, especially for the ..."
    }, {
      "title" : "Related information",
      "uri" : "https://developer.arm.com/documentation/102198/0200/en/Related-information",
      "printableUri" : "https://developer.arm.com/documentation/102198/0200/en/Related-information",
      "clickUri" : "https://developer.arm.com/documentation/102198/0200/Related-information?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102198/0200/en/Related-information",
      "excerpt" : "Related information Here are some resources related to material in this guide: Arm resources Optimizing C code with Neon intrinsics Neon Intrinsics Reference Getting started with Neon ...",
      "firstSentences" : "Related information Here are some resources related to material in this guide: Arm resources Optimizing C code with Neon intrinsics Neon Intrinsics Reference Getting started with Neon Intrinsics ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "How to Truncate Thresholding and Convolution of a 1D Signal",
        "uri" : "https://developer.arm.com/documentation/102198/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/102198/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/102198/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102198/0200/en",
        "excerpt" : "At the end of this guide, you can Check your knowledge. ... Convolution is sometimes called zip. ... The following diagram is what you should see in your set up for truncating and convolution ...",
        "firstSentences" : "Overview In this guide, we show you how to write efficient code that can be used for signal and image processing, neural networks, or game applications. We develop an Android app that uses native ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "How to Truncate Thresholding and Convolution of a 1D Signal ",
          "document_number" : "102198",
          "document_version" : "0200",
          "content_type" : "Guide",
          "systopparent" : "4709024",
          "sysurihash" : "MtAYWkdkrlNJFXUH",
          "urihash" : "MtAYWkdkrlNJFXUH",
          "sysuri" : "https://developer.arm.com/documentation/102198/0200/en",
          "systransactionid" : 861241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1597936537000,
          "topparentid" : 4709024,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627557197000,
          "sysconcepts" : "sequences ; SIMD ; instructions ; vectorize ; applications ; Neon intrinsics ; convolution ; computer science ; thresholding ; floating-point ; GitHub repository ; formal languages ; decimal portion ; image-processing algorithms ; usually the first ; interleaves",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
          "concepts" : "sequences ; SIMD ; instructions ; vectorize ; applications ; Neon intrinsics ; convolution ; computer science ; thresholding ; floating-point ; GitHub repository ; formal languages ; decimal portion ; image-processing algorithms ; usually the first ; interleaves",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716678000,
          "permanentid" : "87693a58024ccfc41b7d2772be1a3d4946996f5dfc757bb19e33e8131c57",
          "syslanguage" : [ "English" ],
          "itemid" : "61028d4d3d73a34b640e2a8a",
          "transactionid" : 861241,
          "title" : "How to Truncate Thresholding and Convolution of a 1D Signal ",
          "products" : [ "Neon Intrinsics" ],
          "date" : 1648716678000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Android" ],
          "document_id" : "102198:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
          "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716678943576196,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 2958,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102198/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716613596,
          "syssize" : 2958,
          "sysdate" : 1648716678000,
          "haslayout" : "1",
          "topparent" : "4709024",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4709024,
          "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
          "content_description" : "In this guide, we show you how to write efficient code that can be used for signal and image processing, neural networks, or game applications.",
          "wordcount" : 220,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716678000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102198/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102198/0200/?lang=en",
          "modified" : 1647359583000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716678943576196,
          "uri" : "https://developer.arm.com/documentation/102198/0200/en",
          "syscollection" : "default"
        },
        "Title" : "How to Truncate Thresholding and Convolution of a 1D Signal",
        "Uri" : "https://developer.arm.com/documentation/102198/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102198/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/102198/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102198/0200/en",
        "Excerpt" : "At the end of this guide, you can Check your knowledge. ... Convolution is sometimes called zip. ... The following diagram is what you should see in your set up for truncating and convolution ...",
        "FirstSentences" : "Overview In this guide, we show you how to write efficient code that can be used for signal and image processing, neural networks, or game applications. We develop an Android app that uses native ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Related information ",
        "document_number" : "102198",
        "document_version" : "0200",
        "content_type" : "Guide",
        "systopparent" : "4709024",
        "sysurihash" : "rUCyid7v2vH63ðPd",
        "urihash" : "rUCyid7v2vH63ðPd",
        "sysuri" : "https://developer.arm.com/documentation/102198/0200/en/Related-information",
        "systransactionid" : 861241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1597936537000,
        "topparentid" : 4709024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627557197000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "attachmentparentid" : 4709024,
        "parentitem" : "61028d4d3d73a34b640e2a8a",
        "documenttype" : "html",
        "isattachment" : "4709024",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716681000,
        "permanentid" : "8fe1c0c6930aee7fdd77afdb4fbe605602f8588131f66889c80eab486d34",
        "syslanguage" : [ "English" ],
        "itemid" : "61028d4d3d73a34b640e2a92",
        "transactionid" : 861241,
        "title" : "Related information ",
        "products" : [ "Neon Intrinsics" ],
        "date" : 1648716681000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Android" ],
        "document_id" : "102198:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716681282005092,
        "sysisattachment" : "4709024",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4709024,
        "size" : 348,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102198/0200/Related-information?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716613596,
        "syssize" : 348,
        "sysdate" : 1648716681000,
        "haslayout" : "1",
        "topparent" : "4709024",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4709024,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "In this guide, we show you how to write efficient code that can be used for signal and image processing, neural networks, or game applications.",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716681000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102198/0200/Related-information?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102198/0200/Related-information?lang=en",
        "modified" : 1647359583000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716681282005092,
        "uri" : "https://developer.arm.com/documentation/102198/0200/en/Related-information",
        "syscollection" : "default"
      },
      "Title" : "Related information",
      "Uri" : "https://developer.arm.com/documentation/102198/0200/en/Related-information",
      "PrintableUri" : "https://developer.arm.com/documentation/102198/0200/en/Related-information",
      "ClickUri" : "https://developer.arm.com/documentation/102198/0200/Related-information?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102198/0200/en/Related-information",
      "Excerpt" : "Related information Here are some resources related to material in this guide: Arm resources Optimizing C code with Neon intrinsics Neon Intrinsics Reference Getting started with Neon ...",
      "FirstSentences" : "Related information Here are some resources related to material in this guide: Arm resources Optimizing C code with Neon intrinsics Neon Intrinsics Reference Getting started with Neon Intrinsics ..."
    } ],
    "totalNumberOfChildResults" : 10,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Input signal ",
      "document_number" : "102198",
      "document_version" : "0200",
      "content_type" : "Guide",
      "systopparent" : "4709024",
      "sysurihash" : "SkWQ1SsBLYuKzgnM",
      "urihash" : "SkWQ1SsBLYuKzgnM",
      "sysuri" : "https://developer.arm.com/documentation/102198/0200/en/Input-signal",
      "systransactionid" : 861241,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1597936537000,
      "topparentid" : 4709024,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1627557197000,
      "sysconcepts" : "amplitudes ; noise ; int8 ; global variable ; app UI ; sine wave ; plotting ; Java ; screenshot",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
      "attachmentparentid" : 4709024,
      "parentitem" : "61028d4d3d73a34b640e2a8a",
      "concepts" : "amplitudes ; noise ; int8 ; global variable ; app UI ; sine wave ; plotting ; Java ; screenshot",
      "documenttype" : "html",
      "isattachment" : "4709024",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716681000,
      "permanentid" : "5a4fd8e82ec563331eb7fe96ea1ee2e3d980a53f1be38576b4a1f248375e",
      "syslanguage" : [ "English" ],
      "itemid" : "61028d4d3d73a34b640e2a8e",
      "transactionid" : 861241,
      "title" : "Input signal ",
      "products" : [ "Neon Intrinsics" ],
      "date" : 1648716681000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Android" ],
      "document_id" : "102198:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
      "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716681757838298,
      "sysisattachment" : "4709024",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4709024,
      "size" : 2009,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102198/0200/Input-signal?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716613596,
      "syssize" : 2009,
      "sysdate" : 1648716681000,
      "haslayout" : "1",
      "topparent" : "4709024",
      "label_version" : "2.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4709024,
      "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
      "content_description" : "In this guide, we show you how to write efficient code that can be used for signal and image processing, neural networks, or game applications.",
      "wordcount" : 134,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716681000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102198/0200/Input-signal?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102198/0200/Input-signal?lang=en",
      "modified" : 1647359583000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716681757838298,
      "uri" : "https://developer.arm.com/documentation/102198/0200/en/Input-signal",
      "syscollection" : "default"
    },
    "Title" : "Input signal",
    "Uri" : "https://developer.arm.com/documentation/102198/0200/en/Input-signal",
    "PrintableUri" : "https://developer.arm.com/documentation/102198/0200/en/Input-signal",
    "ClickUri" : "https://developer.arm.com/documentation/102198/0200/Input-signal?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102198/0200/en/Input-signal",
    "Excerpt" : "Input signal In this section we look at the input signal and the steps to work with it. After setting up the UI and the Java-to-native bindings, extend native-lib with the generateSignal ...",
    "FirstSentences" : "Input signal In this section we look at the input signal and the steps to work with it. After setting up the UI and the Java-to-native bindings, extend native-lib with the generateSignal method, ..."
  }, {
    "title" : "Test Interface Controller (TIC)",
    "uri" : "https://developer.arm.com/documentation/dvi0010/a/en/Introduction-To-AMBA/AMBA-Specification/Test-Interface-Controller--TIC-",
    "printableUri" : "https://developer.arm.com/documentation/dvi0010/a/en/Introduction-To-AMBA/AMBA-Specification/Test-Interface-Controller--TIC-",
    "clickUri" : "https://developer.arm.com/documentation/dvi0010/a/Introduction-To-AMBA/AMBA-Specification/Test-Interface-Controller--TIC-?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dvi0010/a/en/Introduction-To-AMBA/AMBA-Specification/Test-Interface-Controller--TIC-",
    "excerpt" : "Test Interface Controller (TIC) The Test Interface Controller (TIC) is an ASB bus master ... This mechanism allows a low gate count test access port, which offers fast parallel ... Figure 1.2.",
    "firstSentences" : "Test Interface Controller (TIC) The Test Interface Controller (TIC) is an ASB bus master which uses the external bus interface (or other suitable pins) to provide test access for external test ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2382,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Introduction To AMBA",
      "uri" : "https://developer.arm.com/documentation/dvi0010/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dvi0010/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dvi0010/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dvi0010/a/en",
      "excerpt" : "Introduction To AMBA Copyright 1996 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
      "firstSentences" : "Introduction To AMBA Copyright 1996 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM Limited ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Introduction To AMBA ",
        "document_number" : "dvi0010",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "3679636",
        "sysurihash" : "oQnhedCGexfDmMs5",
        "urihash" : "oQnhedCGexfDmMs5",
        "sysuri" : "https://developer.arm.com/documentation/dvi0010/a/en",
        "systransactionid" : 861311,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190727219000,
        "topparentid" : 3679636,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594911976000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720123000,
        "permanentid" : "1bd73a4a0f8bbcbd3da72902c46d817e5a9cc005a2730d2b44b4bebc2bb8",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106ce80daa596235e81414",
        "transactionid" : 861311,
        "title" : "Introduction To AMBA ",
        "products" : [ "AMBA" ],
        "date" : 1648720123000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dvi0010:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720123910610172,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1746,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dvi0010/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720117605,
        "syssize" : 1746,
        "sysdate" : 1648720123000,
        "haslayout" : "1",
        "topparent" : "3679636",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3679636,
        "content_description" : "This document provides an overview of the ARM Advanced Microcontroller Bus Architecture (AMBA).",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720123000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dvi0010/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dvi0010/a/?lang=en",
        "modified" : 1642428072000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720123910610172,
        "uri" : "https://developer.arm.com/documentation/dvi0010/a/en",
        "syscollection" : "default"
      },
      "Title" : "Introduction To AMBA",
      "Uri" : "https://developer.arm.com/documentation/dvi0010/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dvi0010/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dvi0010/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dvi0010/a/en",
      "Excerpt" : "Introduction To AMBA Copyright 1996 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
      "FirstSentences" : "Introduction To AMBA Copyright 1996 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM Limited ..."
    },
    "childResults" : [ {
      "title" : "The Advanced Peripheral Bus (APB)",
      "uri" : "https://developer.arm.com/documentation/dvi0010/a/en/Introduction-To-AMBA/AMBA-Specification/The-Advanced-Peripheral-Bus--APB-",
      "printableUri" : "https://developer.arm.com/documentation/dvi0010/a/en/Introduction-To-AMBA/AMBA-Specification/The-Advanced-Peripheral-Bus--APB-",
      "clickUri" : "https://developer.arm.com/documentation/dvi0010/a/Introduction-To-AMBA/AMBA-Specification/The-Advanced-Peripheral-Bus--APB-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dvi0010/a/en/Introduction-To-AMBA/AMBA-Specification/The-Advanced-Peripheral-Bus--APB-",
      "excerpt" : "The Advanced Peripheral Bus (APB) The APB is designed to be a secondary bus to ASB, connected by a bridge ... APB is a much simpler bus and has a low power focus: data access is controlled by ...",
      "firstSentences" : "The Advanced Peripheral Bus (APB) The APB is designed to be a secondary bus to ASB, connected by a bridge (which limits the ASB loading). APB is a much simpler bus and has a low power focus: data ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Introduction To AMBA",
        "uri" : "https://developer.arm.com/documentation/dvi0010/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dvi0010/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dvi0010/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dvi0010/a/en",
        "excerpt" : "Introduction To AMBA Copyright 1996 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "firstSentences" : "Introduction To AMBA Copyright 1996 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM Limited ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Introduction To AMBA ",
          "document_number" : "dvi0010",
          "document_version" : "a",
          "content_type" : "guide",
          "systopparent" : "3679636",
          "sysurihash" : "oQnhedCGexfDmMs5",
          "urihash" : "oQnhedCGexfDmMs5",
          "sysuri" : "https://developer.arm.com/documentation/dvi0010/a/en",
          "systransactionid" : 861311,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1190727219000,
          "topparentid" : 3679636,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594911976000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720123000,
          "permanentid" : "1bd73a4a0f8bbcbd3da72902c46d817e5a9cc005a2730d2b44b4bebc2bb8",
          "syslanguage" : [ "English" ],
          "itemid" : "5f106ce80daa596235e81414",
          "transactionid" : 861311,
          "title" : "Introduction To AMBA ",
          "products" : [ "AMBA" ],
          "date" : 1648720123000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dvi0010:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720123910610172,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1746,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dvi0010/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720117605,
          "syssize" : 1746,
          "sysdate" : 1648720123000,
          "haslayout" : "1",
          "topparent" : "3679636",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3679636,
          "content_description" : "This document provides an overview of the ARM Advanced Microcontroller Bus Architecture (AMBA).",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720123000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dvi0010/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dvi0010/a/?lang=en",
          "modified" : 1642428072000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720123910610172,
          "uri" : "https://developer.arm.com/documentation/dvi0010/a/en",
          "syscollection" : "default"
        },
        "Title" : "Introduction To AMBA",
        "Uri" : "https://developer.arm.com/documentation/dvi0010/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dvi0010/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dvi0010/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dvi0010/a/en",
        "Excerpt" : "Introduction To AMBA Copyright 1996 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "FirstSentences" : "Introduction To AMBA Copyright 1996 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM Limited ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "The Advanced Peripheral Bus (APB) ",
        "document_number" : "dvi0010",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "3679636",
        "sysurihash" : "snLSagcpywðYhkMg",
        "urihash" : "snLSagcpywðYhkMg",
        "sysuri" : "https://developer.arm.com/documentation/dvi0010/a/en/Introduction-To-AMBA/AMBA-Specification/The-Advanced-Peripheral-Bus--APB-",
        "systransactionid" : 861311,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190727219000,
        "topparentid" : 3679636,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594911976000,
        "sysconcepts" : "APB ; bus ; clocking ; bridge ; power ; consumption ; ASB ; peripherals ; programmable divider ; divided-down system ; unpiplined interface ; power-efficient ; partitioning ; clarification",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3679636,
        "parentitem" : "5f106ce80daa596235e81414",
        "concepts" : "APB ; bus ; clocking ; bridge ; power ; consumption ; ASB ; peripherals ; programmable divider ; divided-down system ; unpiplined interface ; power-efficient ; partitioning ; clarification",
        "documenttype" : "html",
        "isattachment" : "3679636",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720126000,
        "permanentid" : "092f0316aae832dce608ca49c75a0eb2e460dff0b6edc895ae5b642a02d2",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106ce80daa596235e8141c",
        "transactionid" : 861311,
        "title" : "The Advanced Peripheral Bus (APB) ",
        "products" : [ "AMBA" ],
        "date" : 1648720126000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dvi0010:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720126122174680,
        "sysisattachment" : "3679636",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3679636,
        "size" : 1506,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dvi0010/a/Introduction-To-AMBA/AMBA-Specification/The-Advanced-Peripheral-Bus--APB-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720117605,
        "syssize" : 1506,
        "sysdate" : 1648720126000,
        "haslayout" : "1",
        "topparent" : "3679636",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3679636,
        "content_description" : "This document provides an overview of the ARM Advanced Microcontroller Bus Architecture (AMBA).",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720126000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dvi0010/a/Introduction-To-AMBA/AMBA-Specification/The-Advanced-Peripheral-Bus--APB-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dvi0010/a/Introduction-To-AMBA/AMBA-Specification/The-Advanced-Peripheral-Bus--APB-?lang=en",
        "modified" : 1642428072000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720126122174680,
        "uri" : "https://developer.arm.com/documentation/dvi0010/a/en/Introduction-To-AMBA/AMBA-Specification/The-Advanced-Peripheral-Bus--APB-",
        "syscollection" : "default"
      },
      "Title" : "The Advanced Peripheral Bus (APB)",
      "Uri" : "https://developer.arm.com/documentation/dvi0010/a/en/Introduction-To-AMBA/AMBA-Specification/The-Advanced-Peripheral-Bus--APB-",
      "PrintableUri" : "https://developer.arm.com/documentation/dvi0010/a/en/Introduction-To-AMBA/AMBA-Specification/The-Advanced-Peripheral-Bus--APB-",
      "ClickUri" : "https://developer.arm.com/documentation/dvi0010/a/Introduction-To-AMBA/AMBA-Specification/The-Advanced-Peripheral-Bus--APB-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dvi0010/a/en/Introduction-To-AMBA/AMBA-Specification/The-Advanced-Peripheral-Bus--APB-",
      "Excerpt" : "The Advanced Peripheral Bus (APB) The APB is designed to be a secondary bus to ASB, connected by a bridge ... APB is a much simpler bus and has a low power focus: data access is controlled by ...",
      "FirstSentences" : "The Advanced Peripheral Bus (APB) The APB is designed to be a secondary bus to ASB, connected by a bridge (which limits the ASB loading). APB is a much simpler bus and has a low power focus: data ..."
    }, {
      "title" : "Introduction To AMBA",
      "uri" : "https://developer.arm.com/documentation/dvi0010/a/en/pdf/DVI0010.pdf",
      "printableUri" : "https://developer.arm.com/documentation/dvi0010/a/en/pdf/DVI0010.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f106ce80daa596235e81425",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dvi0010/a/en/pdf/DVI0010.pdf",
      "excerpt" : "ARM DVI 0010A ... 1.3 ... Introduction to AMBA ... 1-2 AMBA Specification ... 1-4 Summary ... 1-9 Appendices ... 1-10 ... All rights reserved. iii ... iv ... Copyright © 1996 ARM Limited.",
      "firstSentences" : "Introduction To AMBA Copyright © 1996 ARM Limited. All rights reserved. ARM DVI 0010A ii Introduction To AMBA Copyright © 1996 ARM Limited. All rights reserved. Release Information The following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Introduction To AMBA",
        "uri" : "https://developer.arm.com/documentation/dvi0010/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dvi0010/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dvi0010/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dvi0010/a/en",
        "excerpt" : "Introduction To AMBA Copyright 1996 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "firstSentences" : "Introduction To AMBA Copyright 1996 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM Limited ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Introduction To AMBA ",
          "document_number" : "dvi0010",
          "document_version" : "a",
          "content_type" : "guide",
          "systopparent" : "3679636",
          "sysurihash" : "oQnhedCGexfDmMs5",
          "urihash" : "oQnhedCGexfDmMs5",
          "sysuri" : "https://developer.arm.com/documentation/dvi0010/a/en",
          "systransactionid" : 861311,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1190727219000,
          "topparentid" : 3679636,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594911976000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720123000,
          "permanentid" : "1bd73a4a0f8bbcbd3da72902c46d817e5a9cc005a2730d2b44b4bebc2bb8",
          "syslanguage" : [ "English" ],
          "itemid" : "5f106ce80daa596235e81414",
          "transactionid" : 861311,
          "title" : "Introduction To AMBA ",
          "products" : [ "AMBA" ],
          "date" : 1648720123000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dvi0010:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720123910610172,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1746,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dvi0010/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720117605,
          "syssize" : 1746,
          "sysdate" : 1648720123000,
          "haslayout" : "1",
          "topparent" : "3679636",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3679636,
          "content_description" : "This document provides an overview of the ARM Advanced Microcontroller Bus Architecture (AMBA).",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720123000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dvi0010/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dvi0010/a/?lang=en",
          "modified" : 1642428072000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720123910610172,
          "uri" : "https://developer.arm.com/documentation/dvi0010/a/en",
          "syscollection" : "default"
        },
        "Title" : "Introduction To AMBA",
        "Uri" : "https://developer.arm.com/documentation/dvi0010/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dvi0010/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dvi0010/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dvi0010/a/en",
        "Excerpt" : "Introduction To AMBA Copyright 1996 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "FirstSentences" : "Introduction To AMBA Copyright 1996 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM Limited ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Introduction To AMBA ",
        "document_number" : "dvi0010",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "3679636",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "HzdkuuNLb3B2SNYP",
        "urihash" : "HzdkuuNLb3B2SNYP",
        "sysuri" : "https://developer.arm.com/documentation/dvi0010/a/en/pdf/DVI0010.pdf",
        "systransactionid" : 861311,
        "copyright" : "Copyright © 1996 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1190727219000,
        "topparentid" : 3679636,
        "numberofpages" : 16,
        "sysconcepts" : "ARM ; bus ; peripherals ; AMBA ; data path ; test vectors ; high-integration microcontrollers ; clocking ; controllers ; tool vendors ; consultancy group ; power consumption ; architectures ; clarification",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3679636,
        "parentitem" : "5f106ce80daa596235e81414",
        "concepts" : "ARM ; bus ; peripherals ; AMBA ; data path ; test vectors ; high-integration microcontrollers ; clocking ; controllers ; tool vendors ; consultancy group ; power consumption ; architectures ; clarification",
        "documenttype" : "pdf",
        "isattachment" : "3679636",
        "sysindexeddate" : 1648720125000,
        "permanentid" : "25b41bc54674ee45ad10b60cd38a8c08670ca3d479696c795f62a728907c",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106ce80daa596235e81425",
        "transactionid" : 861311,
        "title" : "Introduction To AMBA ",
        "date" : 1648720125000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dvi0010:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720125124978122,
        "sysisattachment" : "3679636",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3679636,
        "size" : 105679,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f106ce80daa596235e81425",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720118849,
        "syssize" : 105679,
        "sysdate" : 1648720125000,
        "topparent" : "3679636",
        "author" : "ARM Limited",
        "label_version" : "1.0",
        "systopparentid" : 3679636,
        "content_description" : "This document provides an overview of the ARM Advanced Microcontroller Bus Architecture (AMBA).",
        "wordcount" : 688,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720125000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f106ce80daa596235e81425",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720125124978122,
        "uri" : "https://developer.arm.com/documentation/dvi0010/a/en/pdf/DVI0010.pdf",
        "syscollection" : "default"
      },
      "Title" : "Introduction To AMBA",
      "Uri" : "https://developer.arm.com/documentation/dvi0010/a/en/pdf/DVI0010.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/dvi0010/a/en/pdf/DVI0010.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f106ce80daa596235e81425",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dvi0010/a/en/pdf/DVI0010.pdf",
      "Excerpt" : "ARM DVI 0010A ... 1.3 ... Introduction to AMBA ... 1-2 AMBA Specification ... 1-4 Summary ... 1-9 Appendices ... 1-10 ... All rights reserved. iii ... iv ... Copyright © 1996 ARM Limited.",
      "FirstSentences" : "Introduction To AMBA Copyright © 1996 ARM Limited. All rights reserved. ARM DVI 0010A ii Introduction To AMBA Copyright © 1996 ARM Limited. All rights reserved. Release Information The following ..."
    }, {
      "title" : "Introduction to AMBA",
      "uri" : "https://developer.arm.com/documentation/dvi0010/a/en/Introduction-To-AMBA/Introduction-to-AMBA",
      "printableUri" : "https://developer.arm.com/documentation/dvi0010/a/en/Introduction-To-AMBA/Introduction-to-AMBA",
      "clickUri" : "https://developer.arm.com/documentation/dvi0010/a/Introduction-To-AMBA/Introduction-to-AMBA?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dvi0010/a/en/Introduction-To-AMBA/Introduction-to-AMBA",
      "excerpt" : "Introduction to AMBA The AMBA specification describes an on-chip communications standard for designing ... AMBA has been proven in and is being designed into: PDA microcontrollers, with a high ...",
      "firstSentences" : "Introduction to AMBA The AMBA specification describes an on-chip communications standard for designing high-performance 16 and 32-bit microcontrollers, signal processors and complex peripheral ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Introduction To AMBA",
        "uri" : "https://developer.arm.com/documentation/dvi0010/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dvi0010/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dvi0010/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dvi0010/a/en",
        "excerpt" : "Introduction To AMBA Copyright 1996 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "firstSentences" : "Introduction To AMBA Copyright 1996 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM Limited ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Introduction To AMBA ",
          "document_number" : "dvi0010",
          "document_version" : "a",
          "content_type" : "guide",
          "systopparent" : "3679636",
          "sysurihash" : "oQnhedCGexfDmMs5",
          "urihash" : "oQnhedCGexfDmMs5",
          "sysuri" : "https://developer.arm.com/documentation/dvi0010/a/en",
          "systransactionid" : 861311,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1190727219000,
          "topparentid" : 3679636,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594911976000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720123000,
          "permanentid" : "1bd73a4a0f8bbcbd3da72902c46d817e5a9cc005a2730d2b44b4bebc2bb8",
          "syslanguage" : [ "English" ],
          "itemid" : "5f106ce80daa596235e81414",
          "transactionid" : 861311,
          "title" : "Introduction To AMBA ",
          "products" : [ "AMBA" ],
          "date" : 1648720123000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dvi0010:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720123910610172,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1746,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dvi0010/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720117605,
          "syssize" : 1746,
          "sysdate" : 1648720123000,
          "haslayout" : "1",
          "topparent" : "3679636",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3679636,
          "content_description" : "This document provides an overview of the ARM Advanced Microcontroller Bus Architecture (AMBA).",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720123000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dvi0010/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dvi0010/a/?lang=en",
          "modified" : 1642428072000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720123910610172,
          "uri" : "https://developer.arm.com/documentation/dvi0010/a/en",
          "syscollection" : "default"
        },
        "Title" : "Introduction To AMBA",
        "Uri" : "https://developer.arm.com/documentation/dvi0010/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dvi0010/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dvi0010/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dvi0010/a/en",
        "Excerpt" : "Introduction To AMBA Copyright 1996 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "FirstSentences" : "Introduction To AMBA Copyright 1996 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM Limited ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Introduction to AMBA ",
        "document_number" : "dvi0010",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "3679636",
        "sysurihash" : "VjMqnC2QyUTOzYld",
        "urihash" : "VjMqnC2QyUTOzYld",
        "sysuri" : "https://developer.arm.com/documentation/dvi0010/a/en/Introduction-To-AMBA/Introduction-to-AMBA",
        "systransactionid" : 861311,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190727219000,
        "topparentid" : 3679636,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594911976000,
        "sysconcepts" : "AMBA ; complex peripheral ; ARM ; microcontrollers ; controller ; integrating ; communications ; on-chip ; Plessey Semiconductors ; prospective users ; held regularly ; development boards ; products digital ; floating-point co-processors ; signal processors ; designing high-performance",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3679636,
        "parentitem" : "5f106ce80daa596235e81414",
        "concepts" : "AMBA ; complex peripheral ; ARM ; microcontrollers ; controller ; integrating ; communications ; on-chip ; Plessey Semiconductors ; prospective users ; held regularly ; development boards ; products digital ; floating-point co-processors ; signal processors ; designing high-performance",
        "documenttype" : "html",
        "isattachment" : "3679636",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720124000,
        "permanentid" : "12c3393f0203b2677c6ea71899aadb98caf12be7c70702fa2f40a87e163c",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106ce80daa596235e81417",
        "transactionid" : 861311,
        "title" : "Introduction to AMBA ",
        "products" : [ "AMBA" ],
        "date" : 1648720124000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dvi0010:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720124918624575,
        "sysisattachment" : "3679636",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3679636,
        "size" : 1055,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dvi0010/a/Introduction-To-AMBA/Introduction-to-AMBA?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720117605,
        "syssize" : 1055,
        "sysdate" : 1648720124000,
        "haslayout" : "1",
        "topparent" : "3679636",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3679636,
        "content_description" : "This document provides an overview of the ARM Advanced Microcontroller Bus Architecture (AMBA).",
        "wordcount" : 105,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720124000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dvi0010/a/Introduction-To-AMBA/Introduction-to-AMBA?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dvi0010/a/Introduction-To-AMBA/Introduction-to-AMBA?lang=en",
        "modified" : 1642428072000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720124918624575,
        "uri" : "https://developer.arm.com/documentation/dvi0010/a/en/Introduction-To-AMBA/Introduction-to-AMBA",
        "syscollection" : "default"
      },
      "Title" : "Introduction to AMBA",
      "Uri" : "https://developer.arm.com/documentation/dvi0010/a/en/Introduction-To-AMBA/Introduction-to-AMBA",
      "PrintableUri" : "https://developer.arm.com/documentation/dvi0010/a/en/Introduction-To-AMBA/Introduction-to-AMBA",
      "ClickUri" : "https://developer.arm.com/documentation/dvi0010/a/Introduction-To-AMBA/Introduction-to-AMBA?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dvi0010/a/en/Introduction-To-AMBA/Introduction-to-AMBA",
      "Excerpt" : "Introduction to AMBA The AMBA specification describes an on-chip communications standard for designing ... AMBA has been proven in and is being designed into: PDA microcontrollers, with a high ...",
      "FirstSentences" : "Introduction to AMBA The AMBA specification describes an on-chip communications standard for designing high-performance 16 and 32-bit microcontrollers, signal processors and complex peripheral ..."
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Test Interface Controller (TIC) ",
      "document_number" : "dvi0010",
      "document_version" : "a",
      "content_type" : "guide",
      "systopparent" : "3679636",
      "sysurihash" : "zRcLQxHiN8eh5rxQ",
      "urihash" : "zRcLQxHiN8eh5rxQ",
      "sysuri" : "https://developer.arm.com/documentation/dvi0010/a/en/Introduction-To-AMBA/AMBA-Specification/Test-Interface-Controller--TIC-",
      "systransactionid" : 861311,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1190727219000,
      "topparentid" : 3679636,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594911976000,
      "sysconcepts" : "test vectors ; Interface Controller ; TIC ; bus ; upper level ; peripheral macrocell ; reducing risk ; saving valuable ; fast parallel",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 3679636,
      "parentitem" : "5f106ce80daa596235e81414",
      "concepts" : "test vectors ; Interface Controller ; TIC ; bus ; upper level ; peripheral macrocell ; reducing risk ; saving valuable ; fast parallel",
      "documenttype" : "html",
      "isattachment" : "3679636",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648720126000,
      "permanentid" : "6421db543df740c4bf45008ba9cbef8bed7c1f8574d0bdc287197a92f0ab",
      "syslanguage" : [ "English" ],
      "itemid" : "5f106ce80daa596235e8141e",
      "transactionid" : 861311,
      "title" : "Test Interface Controller (TIC) ",
      "products" : [ "AMBA" ],
      "date" : 1648720126000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dvi0010:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720126229027136,
      "sysisattachment" : "3679636",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 3679636,
      "size" : 785,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dvi0010/a/Introduction-To-AMBA/AMBA-Specification/Test-Interface-Controller--TIC-?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720117605,
      "syssize" : 785,
      "sysdate" : 1648720126000,
      "haslayout" : "1",
      "topparent" : "3679636",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3679636,
      "content_description" : "This document provides an overview of the ARM Advanced Microcontroller Bus Architecture (AMBA).",
      "wordcount" : 79,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720126000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dvi0010/a/Introduction-To-AMBA/AMBA-Specification/Test-Interface-Controller--TIC-?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dvi0010/a/Introduction-To-AMBA/AMBA-Specification/Test-Interface-Controller--TIC-?lang=en",
      "modified" : 1642428072000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720126229027136,
      "uri" : "https://developer.arm.com/documentation/dvi0010/a/en/Introduction-To-AMBA/AMBA-Specification/Test-Interface-Controller--TIC-",
      "syscollection" : "default"
    },
    "Title" : "Test Interface Controller (TIC)",
    "Uri" : "https://developer.arm.com/documentation/dvi0010/a/en/Introduction-To-AMBA/AMBA-Specification/Test-Interface-Controller--TIC-",
    "PrintableUri" : "https://developer.arm.com/documentation/dvi0010/a/en/Introduction-To-AMBA/AMBA-Specification/Test-Interface-Controller--TIC-",
    "ClickUri" : "https://developer.arm.com/documentation/dvi0010/a/Introduction-To-AMBA/AMBA-Specification/Test-Interface-Controller--TIC-?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dvi0010/a/en/Introduction-To-AMBA/AMBA-Specification/Test-Interface-Controller--TIC-",
    "Excerpt" : "Test Interface Controller (TIC) The Test Interface Controller (TIC) is an ASB bus master ... This mechanism allows a low gate count test access port, which offers fast parallel ... Figure 1.2.",
    "FirstSentences" : "Test Interface Controller (TIC) The Test Interface Controller (TIC) is an ASB bus master which uses the external bus interface (or other suitable pins) to provide test access for external test ..."
  }, {
    "title" : "About the MPU",
    "uri" : "https://developer.arm.com/documentation/100699/0100/en/Introduction/About-the-MPU",
    "printableUri" : "https://developer.arm.com/documentation/100699/0100/en/Introduction/About-the-MPU",
    "clickUri" : "https://developer.arm.com/documentation/100699/0100/Introduction/About-the-MPU?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100699/0100/en/Introduction/About-the-MPU",
    "excerpt" : "The Main Extension also provides the MemManage Fault Status Register (MMFSR) and the ... The number of regions in the Secure and Non-secure MPU can be configured ... About the MPU Armv8-M",
    "firstSentences" : "About the MPU The Memory Protection Unit (MPU) is a programmable unit that allows privileged software, typically an OS kernel, to define memory access permission. It monitors transactions, ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2382,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Memory Protection Unit (MPU)",
      "uri" : "https://developer.arm.com/documentation/100699/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100699/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100699/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100699/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited. ... Web Address http:\\/\\/www.arm.com Memory Protection Unit (MPU) Armv8-M",
      "firstSentences" : "Memory Protection Unit (MPU) Version 1.0 Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change 0100-00 08 July 2016 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Memory Protection Unit (MPU) ",
        "document_number" : "100699",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4821271",
        "sysurihash" : "gJðuZñV4LðvKGWzm",
        "urihash" : "gJðuZñV4LðvKGWzm",
        "sysuri" : "https://developer.arm.com/documentation/100699/0100/en",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1467983204000,
        "topparentid" : 4821271,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593188104000,
        "sysconcepts" : "Non-Confidential ; express ; Confidentiality ; patents ; implementations ; arm ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "concepts" : "Non-Confidential ; express ; Confidentiality ; patents ; implementations ; arm ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720072000,
        "permanentid" : "8c6cb04fadbdea94f601938e043465ab158a61ff13c00c9f8dd76432b051",
        "syslanguage" : [ "English" ],
        "itemid" : "5ef61f08dbdee951c1ccdd25",
        "transactionid" : 861310,
        "title" : "Memory Protection Unit (MPU) ",
        "products" : [ "Armv8-M" ],
        "date" : 1648720072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100699:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720072321908265,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4017,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100699/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720070700,
        "syssize" : 4017,
        "sysdate" : 1648720072000,
        "haslayout" : "1",
        "topparent" : "4821271",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4821271,
        "content_description" : "Error detection and correction techniques can be used to help mitigate the effect of errors in silicon devices. ARMv8-M processors include features that provide a means of detecting some of these errors.",
        "wordcount" : 274,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100699/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100699/0100/?lang=en",
        "modified" : 1636383469000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720072321908265,
        "uri" : "https://developer.arm.com/documentation/100699/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Memory Protection Unit (MPU)",
      "Uri" : "https://developer.arm.com/documentation/100699/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100699/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100699/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100699/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited. ... Web Address http:\\/\\/www.arm.com Memory Protection Unit (MPU) Armv8-M",
      "FirstSentences" : "Memory Protection Unit (MPU) Version 1.0 Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change 0100-00 08 July 2016 ..."
    },
    "childResults" : [ {
      "title" : "Key features of the MPU",
      "uri" : "https://developer.arm.com/documentation/100699/0100/en/Introduction/Key-features-of-the-MPU",
      "printableUri" : "https://developer.arm.com/documentation/100699/0100/en/Introduction/Key-features-of-the-MPU",
      "clickUri" : "https://developer.arm.com/documentation/100699/0100/Introduction/Key-features-of-the-MPU?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100699/0100/en/Introduction/Key-features-of-the-MPU",
      "excerpt" : "Key features of the MPU The ARMv8-M MPU supports a configurable number of programmable regions with a typical ... The smallest size that can be programmed for an MPU region is 32 bytes.",
      "firstSentences" : "Key features of the MPU The ARMv8-M MPU supports a configurable number of programmable regions with a typical implementation supporting between zero and eight regions per security state. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Memory Protection Unit (MPU)",
        "uri" : "https://developer.arm.com/documentation/100699/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100699/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100699/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100699/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited. ... Web Address http:\\/\\/www.arm.com Memory Protection Unit (MPU) Armv8-M",
        "firstSentences" : "Memory Protection Unit (MPU) Version 1.0 Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change 0100-00 08 July 2016 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Memory Protection Unit (MPU) ",
          "document_number" : "100699",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4821271",
          "sysurihash" : "gJðuZñV4LðvKGWzm",
          "urihash" : "gJðuZñV4LðvKGWzm",
          "sysuri" : "https://developer.arm.com/documentation/100699/0100/en",
          "systransactionid" : 861310,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1467983204000,
          "topparentid" : 4821271,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593188104000,
          "sysconcepts" : "Non-Confidential ; express ; Confidentiality ; patents ; implementations ; arm ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
          "concepts" : "Non-Confidential ; express ; Confidentiality ; patents ; implementations ; arm ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720072000,
          "permanentid" : "8c6cb04fadbdea94f601938e043465ab158a61ff13c00c9f8dd76432b051",
          "syslanguage" : [ "English" ],
          "itemid" : "5ef61f08dbdee951c1ccdd25",
          "transactionid" : 861310,
          "title" : "Memory Protection Unit (MPU) ",
          "products" : [ "Armv8-M" ],
          "date" : 1648720072000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100699:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720072321908265,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4017,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100699/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720070700,
          "syssize" : 4017,
          "sysdate" : 1648720072000,
          "haslayout" : "1",
          "topparent" : "4821271",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4821271,
          "content_description" : "Error detection and correction techniques can be used to help mitigate the effect of errors in silicon devices. ARMv8-M processors include features that provide a means of detecting some of these errors.",
          "wordcount" : 274,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720072000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100699/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100699/0100/?lang=en",
          "modified" : 1636383469000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720072321908265,
          "uri" : "https://developer.arm.com/documentation/100699/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Memory Protection Unit (MPU)",
        "Uri" : "https://developer.arm.com/documentation/100699/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100699/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100699/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100699/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited. ... Web Address http:\\/\\/www.arm.com Memory Protection Unit (MPU) Armv8-M",
        "FirstSentences" : "Memory Protection Unit (MPU) Version 1.0 Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change 0100-00 08 July 2016 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Key features of the MPU ",
        "document_number" : "100699",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4821271",
        "sysurihash" : "gK4DuuOOrKYnAuCu",
        "urihash" : "gK4DuuOOrKYnAuCu",
        "sysuri" : "https://developer.arm.com/documentation/100699/0100/en/Introduction/Key-features-of-the-MPU",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1467983204000,
        "topparentid" : 4821271,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593188104000,
        "sysconcepts" : "MPU ; security states ; configuration ; ARMv8 ; features ; Non-secure ; independent read ; typical implementation ; architecture",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "attachmentparentid" : 4821271,
        "parentitem" : "5ef61f08dbdee951c1ccdd25",
        "concepts" : "MPU ; security states ; configuration ; ARMv8 ; features ; Non-secure ; independent read ; typical implementation ; architecture",
        "documenttype" : "html",
        "isattachment" : "4821271",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720072000,
        "permanentid" : "0331e7cfbd6331da0c1f2908f6302c707b4230befbd7eda9bdde84278e47",
        "syslanguage" : [ "English" ],
        "itemid" : "5ef61f08dbdee951c1ccdd2c",
        "transactionid" : 861310,
        "title" : "Key features of the MPU ",
        "products" : [ "Armv8-M" ],
        "date" : 1648720072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100699:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720072981586083,
        "sysisattachment" : "4821271",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4821271,
        "size" : 1002,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100699/0100/Introduction/Key-features-of-the-MPU?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720070700,
        "syssize" : 1002,
        "sysdate" : 1648720072000,
        "haslayout" : "1",
        "topparent" : "4821271",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4821271,
        "content_description" : "Error detection and correction techniques can be used to help mitigate the effect of errors in silicon devices. ARMv8-M processors include features that provide a means of detecting some of these errors.",
        "wordcount" : 90,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100699/0100/Introduction/Key-features-of-the-MPU?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100699/0100/Introduction/Key-features-of-the-MPU?lang=en",
        "modified" : 1636383469000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720072981586083,
        "uri" : "https://developer.arm.com/documentation/100699/0100/en/Introduction/Key-features-of-the-MPU",
        "syscollection" : "default"
      },
      "Title" : "Key features of the MPU",
      "Uri" : "https://developer.arm.com/documentation/100699/0100/en/Introduction/Key-features-of-the-MPU",
      "PrintableUri" : "https://developer.arm.com/documentation/100699/0100/en/Introduction/Key-features-of-the-MPU",
      "ClickUri" : "https://developer.arm.com/documentation/100699/0100/Introduction/Key-features-of-the-MPU?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100699/0100/en/Introduction/Key-features-of-the-MPU",
      "Excerpt" : "Key features of the MPU The ARMv8-M MPU supports a configurable number of programmable regions with a typical ... The smallest size that can be programmed for an MPU region is 32 bytes.",
      "FirstSentences" : "Key features of the MPU The ARMv8-M MPU supports a configurable number of programmable regions with a typical implementation supporting between zero and eight regions per security state. The ..."
    }, {
      "title" : "CMSIS-CORE",
      "uri" : "https://developer.arm.com/documentation/100699/0100/en/CMSIS-MPU-support/CMSIS-CORE",
      "printableUri" : "https://developer.arm.com/documentation/100699/0100/en/CMSIS-MPU-support/CMSIS-CORE",
      "clickUri" : "https://developer.arm.com/documentation/100699/0100/CMSIS-MPU-support/CMSIS-CORE?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100699/0100/en/CMSIS-MPU-support/CMSIS-CORE",
      "excerpt" : "CMSIS-CORE One of the projects within CMSIS is CMSIS-CORE, a standardized Hardware Abstraction Layer (HAL ... CMSIS-CORE is integrated in device driver code that is provided by microcontroller ...",
      "firstSentences" : "CMSIS-CORE One of the projects within CMSIS is CMSIS-CORE, a standardized Hardware Abstraction Layer (HAL) for accessing processor features. CMSIS-CORE is integrated in device driver code that is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Memory Protection Unit (MPU)",
        "uri" : "https://developer.arm.com/documentation/100699/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100699/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100699/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100699/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited. ... Web Address http:\\/\\/www.arm.com Memory Protection Unit (MPU) Armv8-M",
        "firstSentences" : "Memory Protection Unit (MPU) Version 1.0 Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change 0100-00 08 July 2016 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Memory Protection Unit (MPU) ",
          "document_number" : "100699",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4821271",
          "sysurihash" : "gJðuZñV4LðvKGWzm",
          "urihash" : "gJðuZñV4LðvKGWzm",
          "sysuri" : "https://developer.arm.com/documentation/100699/0100/en",
          "systransactionid" : 861310,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1467983204000,
          "topparentid" : 4821271,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593188104000,
          "sysconcepts" : "Non-Confidential ; express ; Confidentiality ; patents ; implementations ; arm ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
          "concepts" : "Non-Confidential ; express ; Confidentiality ; patents ; implementations ; arm ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720072000,
          "permanentid" : "8c6cb04fadbdea94f601938e043465ab158a61ff13c00c9f8dd76432b051",
          "syslanguage" : [ "English" ],
          "itemid" : "5ef61f08dbdee951c1ccdd25",
          "transactionid" : 861310,
          "title" : "Memory Protection Unit (MPU) ",
          "products" : [ "Armv8-M" ],
          "date" : 1648720072000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100699:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720072321908265,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4017,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100699/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720070700,
          "syssize" : 4017,
          "sysdate" : 1648720072000,
          "haslayout" : "1",
          "topparent" : "4821271",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4821271,
          "content_description" : "Error detection and correction techniques can be used to help mitigate the effect of errors in silicon devices. ARMv8-M processors include features that provide a means of detecting some of these errors.",
          "wordcount" : 274,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720072000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100699/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100699/0100/?lang=en",
          "modified" : 1636383469000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720072321908265,
          "uri" : "https://developer.arm.com/documentation/100699/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Memory Protection Unit (MPU)",
        "Uri" : "https://developer.arm.com/documentation/100699/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100699/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100699/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100699/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited. ... Web Address http:\\/\\/www.arm.com Memory Protection Unit (MPU) Armv8-M",
        "FirstSentences" : "Memory Protection Unit (MPU) Version 1.0 Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change 0100-00 08 July 2016 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CMSIS-CORE ",
        "document_number" : "100699",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4821271",
        "sysurihash" : "N5PQKnMpHdNtyhyF",
        "urihash" : "N5PQKnMpHdNtyhyF",
        "sysuri" : "https://developer.arm.com/documentation/100699/0100/en/CMSIS-MPU-support/CMSIS-CORE",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1467983204000,
        "topparentid" : 4821271,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593188104000,
        "sysconcepts" : "MPU ; CMSIS symbols ; CMSIS-CORE ; Indirection ; Non-secure alias ; data structure ; processor-specific header ; development suites ; microcontroller vendors",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "attachmentparentid" : 4821271,
        "parentitem" : "5ef61f08dbdee951c1ccdd25",
        "concepts" : "MPU ; CMSIS symbols ; CMSIS-CORE ; Indirection ; Non-secure alias ; data structure ; processor-specific header ; development suites ; microcontroller vendors",
        "documenttype" : "html",
        "isattachment" : "4821271",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720072000,
        "permanentid" : "90abd8257f17b148ad9770744c19d97296d29e9a913b3c6fa09f8ed49fc0",
        "syslanguage" : [ "English" ],
        "itemid" : "5ef61f08dbdee951c1ccdd41",
        "transactionid" : 861310,
        "title" : "CMSIS-CORE ",
        "products" : [ "Armv8-M" ],
        "date" : 1648720072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100699:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720072811836817,
        "sysisattachment" : "4821271",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4821271,
        "size" : 2471,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100699/0100/CMSIS-MPU-support/CMSIS-CORE?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720070700,
        "syssize" : 2471,
        "sysdate" : 1648720072000,
        "haslayout" : "1",
        "topparent" : "4821271",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4821271,
        "content_description" : "Error detection and correction techniques can be used to help mitigate the effect of errors in silicon devices. ARMv8-M processors include features that provide a means of detecting some of these errors.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100699/0100/CMSIS-MPU-support/CMSIS-CORE?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100699/0100/CMSIS-MPU-support/CMSIS-CORE?lang=en",
        "modified" : 1636383469000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720072811836817,
        "uri" : "https://developer.arm.com/documentation/100699/0100/en/CMSIS-MPU-support/CMSIS-CORE",
        "syscollection" : "default"
      },
      "Title" : "CMSIS-CORE",
      "Uri" : "https://developer.arm.com/documentation/100699/0100/en/CMSIS-MPU-support/CMSIS-CORE",
      "PrintableUri" : "https://developer.arm.com/documentation/100699/0100/en/CMSIS-MPU-support/CMSIS-CORE",
      "ClickUri" : "https://developer.arm.com/documentation/100699/0100/CMSIS-MPU-support/CMSIS-CORE?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100699/0100/en/CMSIS-MPU-support/CMSIS-CORE",
      "Excerpt" : "CMSIS-CORE One of the projects within CMSIS is CMSIS-CORE, a standardized Hardware Abstraction Layer (HAL ... CMSIS-CORE is integrated in device driver code that is provided by microcontroller ...",
      "FirstSentences" : "CMSIS-CORE One of the projects within CMSIS is CMSIS-CORE, a standardized Hardware Abstraction Layer (HAL) for accessing processor features. CMSIS-CORE is integrated in device driver code that is ..."
    }, {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/100699/0100/en/Introduction",
      "printableUri" : "https://developer.arm.com/documentation/100699/0100/en/Introduction",
      "clickUri" : "https://developer.arm.com/documentation/100699/0100/Introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100699/0100/en/Introduction",
      "excerpt" : "Introduction The Memory Protection Unit (MPU) is a programmable unit that allows privileged software to ... This chapter provides an overview of the MPU programmers' model and summarizes its ...",
      "firstSentences" : "Introduction The Memory Protection Unit (MPU) is a programmable unit that allows privileged software to define memory access permissions for up to 16 separate memory regions. This chapter provides ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Memory Protection Unit (MPU)",
        "uri" : "https://developer.arm.com/documentation/100699/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100699/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100699/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100699/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited. ... Web Address http:\\/\\/www.arm.com Memory Protection Unit (MPU) Armv8-M",
        "firstSentences" : "Memory Protection Unit (MPU) Version 1.0 Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change 0100-00 08 July 2016 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Memory Protection Unit (MPU) ",
          "document_number" : "100699",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4821271",
          "sysurihash" : "gJðuZñV4LðvKGWzm",
          "urihash" : "gJðuZñV4LðvKGWzm",
          "sysuri" : "https://developer.arm.com/documentation/100699/0100/en",
          "systransactionid" : 861310,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1467983204000,
          "topparentid" : 4821271,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593188104000,
          "sysconcepts" : "Non-Confidential ; express ; Confidentiality ; patents ; implementations ; arm ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
          "concepts" : "Non-Confidential ; express ; Confidentiality ; patents ; implementations ; arm ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720072000,
          "permanentid" : "8c6cb04fadbdea94f601938e043465ab158a61ff13c00c9f8dd76432b051",
          "syslanguage" : [ "English" ],
          "itemid" : "5ef61f08dbdee951c1ccdd25",
          "transactionid" : 861310,
          "title" : "Memory Protection Unit (MPU) ",
          "products" : [ "Armv8-M" ],
          "date" : 1648720072000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100699:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720072321908265,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4017,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100699/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720070700,
          "syssize" : 4017,
          "sysdate" : 1648720072000,
          "haslayout" : "1",
          "topparent" : "4821271",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4821271,
          "content_description" : "Error detection and correction techniques can be used to help mitigate the effect of errors in silicon devices. ARMv8-M processors include features that provide a means of detecting some of these errors.",
          "wordcount" : 274,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720072000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100699/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100699/0100/?lang=en",
          "modified" : 1636383469000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720072321908265,
          "uri" : "https://developer.arm.com/documentation/100699/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Memory Protection Unit (MPU)",
        "Uri" : "https://developer.arm.com/documentation/100699/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100699/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100699/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100699/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited. ... Web Address http:\\/\\/www.arm.com Memory Protection Unit (MPU) Armv8-M",
        "FirstSentences" : "Memory Protection Unit (MPU) Version 1.0 Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change 0100-00 08 July 2016 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "100699",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4821271",
        "sysurihash" : "TrwFZP5AaQñYpoeQ",
        "urihash" : "TrwFZP5AaQñYpoeQ",
        "sysuri" : "https://developer.arm.com/documentation/100699/0100/en/Introduction",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1467983204000,
        "topparentid" : 4821271,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593188104000,
        "sysconcepts" : "key features ; MPU ; memory ; access permissions ; privileged software",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "attachmentparentid" : 4821271,
        "parentitem" : "5ef61f08dbdee951c1ccdd25",
        "concepts" : "key features ; MPU ; memory ; access permissions ; privileged software",
        "documenttype" : "html",
        "isattachment" : "4821271",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720072000,
        "permanentid" : "9a92bbfe94d90d7aa6ce38f27413e29a5dcb391639eeccd2e09981107f9c",
        "syslanguage" : [ "English" ],
        "itemid" : "5ef61f08dbdee951c1ccdd2a",
        "transactionid" : 861310,
        "title" : "Introduction ",
        "products" : [ "Armv8-M" ],
        "date" : 1648720072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100699:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720072782042923,
        "sysisattachment" : "4821271",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4821271,
        "size" : 429,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100699/0100/Introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720070700,
        "syssize" : 429,
        "sysdate" : 1648720072000,
        "haslayout" : "1",
        "topparent" : "4821271",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4821271,
        "content_description" : "Error detection and correction techniques can be used to help mitigate the effect of errors in silicon devices. ARMv8-M processors include features that provide a means of detecting some of these errors.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100699/0100/Introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100699/0100/Introduction?lang=en",
        "modified" : 1636383469000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720072782042923,
        "uri" : "https://developer.arm.com/documentation/100699/0100/en/Introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/100699/0100/en/Introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/100699/0100/en/Introduction",
      "ClickUri" : "https://developer.arm.com/documentation/100699/0100/Introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100699/0100/en/Introduction",
      "Excerpt" : "Introduction The Memory Protection Unit (MPU) is a programmable unit that allows privileged software to ... This chapter provides an overview of the MPU programmers' model and summarizes its ...",
      "FirstSentences" : "Introduction The Memory Protection Unit (MPU) is a programmable unit that allows privileged software to define memory access permissions for up to 16 separate memory regions. This chapter provides ..."
    } ],
    "totalNumberOfChildResults" : 9,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "About the MPU ",
      "document_number" : "100699",
      "document_version" : "0100",
      "content_type" : "guide",
      "systopparent" : "4821271",
      "sysurihash" : "TmðNerQ8QqUhA1RV",
      "urihash" : "TmðNerQ8QqUhA1RV",
      "sysuri" : "https://developer.arm.com/documentation/100699/0100/en/Introduction/About-the-MPU",
      "systransactionid" : 861310,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1467983204000,
      "topparentid" : 4821271,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1593188104000,
      "sysconcepts" : "access permissions ; MPU ; faults ; privileged software ; ARMv8 ; architecture ; exception ; PMSA ; Security Extension ; implementations ; Private Peripheral Bus ; Non-secure worlds ; execution priority ; stack allocation ; per-thread basis ; merging behaviors",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "attachmentparentid" : 4821271,
      "parentitem" : "5ef61f08dbdee951c1ccdd25",
      "concepts" : "access permissions ; MPU ; faults ; privileged software ; ARMv8 ; architecture ; exception ; PMSA ; Security Extension ; implementations ; Private Peripheral Bus ; Non-secure worlds ; execution priority ; stack allocation ; per-thread basis ; merging behaviors",
      "documenttype" : "html",
      "isattachment" : "4821271",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648720073000,
      "permanentid" : "cb74a2889eda4d0b2a9e37302d630007d700a51d6054d34cd32c94e9b0f8",
      "syslanguage" : [ "English" ],
      "itemid" : "5ef61f08dbdee951c1ccdd2b",
      "transactionid" : 861310,
      "title" : "About the MPU ",
      "products" : [ "Armv8-M" ],
      "date" : 1648720073000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100699:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720073011028738,
      "sysisattachment" : "4821271",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4821271,
      "size" : 2508,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100699/0100/Introduction/About-the-MPU?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720070700,
      "syssize" : 2508,
      "sysdate" : 1648720073000,
      "haslayout" : "1",
      "topparent" : "4821271",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4821271,
      "content_description" : "Error detection and correction techniques can be used to help mitigate the effect of errors in silicon devices. ARMv8-M processors include features that provide a means of detecting some of these errors.",
      "wordcount" : 173,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720073000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100699/0100/Introduction/About-the-MPU?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100699/0100/Introduction/About-the-MPU?lang=en",
      "modified" : 1636383469000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720073011028738,
      "uri" : "https://developer.arm.com/documentation/100699/0100/en/Introduction/About-the-MPU",
      "syscollection" : "default"
    },
    "Title" : "About the MPU",
    "Uri" : "https://developer.arm.com/documentation/100699/0100/en/Introduction/About-the-MPU",
    "PrintableUri" : "https://developer.arm.com/documentation/100699/0100/en/Introduction/About-the-MPU",
    "ClickUri" : "https://developer.arm.com/documentation/100699/0100/Introduction/About-the-MPU?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100699/0100/en/Introduction/About-the-MPU",
    "Excerpt" : "The Main Extension also provides the MemManage Fault Status Register (MMFSR) and the ... The number of regions in the Secure and Non-secure MPU can be configured ... About the MPU Armv8-M",
    "FirstSentences" : "About the MPU The Memory Protection Unit (MPU) is a programmable unit that allows privileged software, typically an OS kernel, to define memory access permission. It monitors transactions, ..."
  }, {
    "title" : "Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide",
    "uri" : "https://developer.arm.com/documentation/100076/0200/en",
    "printableUri" : "https://developer.arm.com/documentation/100076/0200/en",
    "clickUri" : "https://developer.arm.com/documentation/100076/0200/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100076/0200/en",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
    "firstSentences" : "Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2382,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "VQSHL (by signed variable)",
      "uri" : "https://developer.arm.com/documentation/100076/0200/en/a32-t32-instruction-set-reference/advanced-simd-instructions--32-bit-/vqshl--by-signed-variable-",
      "printableUri" : "https://developer.arm.com/documentation/100076/0200/en/a32-t32-instruction-set-reference/advanced-simd-instructions--32-bit-/vqshl--by-signed-variable-",
      "clickUri" : "https://developer.arm.com/documentation/100076/0200/a32-t32-instruction-set-reference/advanced-simd-instructions--32-bit-/vqshl--by-signed-variable-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100076/0200/en/a32-t32-instruction-set-reference/advanced-simd-instructions--32-bit-/vqshl--by-signed-variable-",
      "excerpt" : "VQSHL (by signed variable) Vector Saturating Shift Left by signed variable. Syntax VQSHL{cond}.datatype {Qd}, Qm, Qn VQSHL{cond}.datatype {Dd}, Dm, Dn where: cond is an optional condition ...",
      "firstSentences" : "VQSHL (by signed variable) Vector Saturating Shift Left by signed variable. Syntax VQSHL{cond}.datatype {Qd}, Qm, Qn VQSHL{cond}.datatype {Dd}, Dm, Dn where: cond is an optional condition code.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide",
        "uri" : "https://developer.arm.com/documentation/100076/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100076/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100076/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100076/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide ",
          "document_number" : "100076",
          "document_version" : "0200",
          "content_type" : "guide",
          "systopparent" : "4811881",
          "sysurihash" : "10W0bDtkaZyGsðC1",
          "urihash" : "10W0bDtkaZyGsðC1",
          "sysuri" : "https://developer.arm.com/documentation/100076/0200/en",
          "systransactionid" : 863723,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1570632933000,
          "topparentid" : 4811881,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585146461000,
          "sysconcepts" : "Non-Confidential ; scope ; implementations ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5fad437ccd74e712c44971f4", "5fbba155cd74e712c4497258|5fad437ccd74e712c44971f4" ],
          "concepts" : "Non-Confidential ; scope ; implementations ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082906000,
          "permanentid" : "1963cf976e183322935e37fd56ab995061a41c72497cbfa5af18a24db2f4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6a5d16d2907d59403105",
          "transactionid" : 863723,
          "title" : "Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide ",
          "products" : [ "Armv7-A" ],
          "date" : 1649082906000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100076:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082906346430595,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4306,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100076/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082791145,
          "syssize" : 4306,
          "sysdate" : 1649082906000,
          "haslayout" : "1",
          "topparent" : "4811881",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4811881,
          "content_description" : "This document contains an overview of the Arm architecture and information on A32 and T32 instruction sets. For assembler-specific features, such as additional pseudo-instructions, see the documentation for your assembler.",
          "wordcount" : 282,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv7-A", "Processor Architectures|Armv7-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv7-A" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082906000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100076/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100076/0200/?lang=en",
          "modified" : 1635949288000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082906346430595,
          "uri" : "https://developer.arm.com/documentation/100076/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/100076/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100076/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100076/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100076/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "VQSHL (by signed variable) ",
        "document_number" : "100076",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "4811881",
        "sysurihash" : "T1ñWuMrVbq0wfSaB",
        "urihash" : "T1ñWuMrVbq0wfSaB",
        "sysuri" : "https://developer.arm.com/documentation/100076/0200/en/a32-t32-instruction-set-reference/advanced-simd-instructions--32-bit-/vqshl--by-signed-variable-",
        "systransactionid" : 863723,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1570632933000,
        "topparentid" : 4811881,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585146461000,
        "sysconcepts" : "operand vector ; shift ; truncating ; takes ; U64 ; U32 ; U16 ; U8 ; datatype",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5fad437ccd74e712c44971f4", "5fbba155cd74e712c4497258|5fad437ccd74e712c44971f4" ],
        "attachmentparentid" : 4811881,
        "parentitem" : "5e7b6a5d16d2907d59403105",
        "concepts" : "operand vector ; shift ; truncating ; takes ; U64 ; U32 ; U16 ; U8 ; datatype",
        "documenttype" : "html",
        "isattachment" : "4811881",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082906000,
        "permanentid" : "320ac2b5e2bc2c91a6c03724cc39cad93aa7f679f7062677d2c7f9d11c9e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6a6116d2907d594034f0",
        "transactionid" : 863723,
        "title" : "VQSHL (by signed variable) ",
        "products" : [ "Armv7-A" ],
        "date" : 1649082906000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100076:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082906345402877,
        "sysisattachment" : "4811881",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4811881,
        "size" : 915,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100076/0200/a32-t32-instruction-set-reference/advanced-simd-instructions--32-bit-/vqshl--by-signed-variable-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082790659,
        "syssize" : 915,
        "sysdate" : 1649082906000,
        "haslayout" : "1",
        "topparent" : "4811881",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4811881,
        "content_description" : "This document contains an overview of the Arm architecture and information on A32 and T32 instruction sets. For assembler-specific features, such as additional pseudo-instructions, see the documentation for your assembler.",
        "wordcount" : 78,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv7-A", "Processor Architectures|Armv7-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv7-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082906000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100076/0200/a32-t32-instruction-set-reference/advanced-simd-instructions--32-bit-/vqshl--by-signed-variable-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100076/0200/a32-t32-instruction-set-reference/advanced-simd-instructions--32-bit-/vqshl--by-signed-variable-?lang=en",
        "modified" : 1635949288000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082906345402877,
        "uri" : "https://developer.arm.com/documentation/100076/0200/en/a32-t32-instruction-set-reference/advanced-simd-instructions--32-bit-/vqshl--by-signed-variable-",
        "syscollection" : "default"
      },
      "Title" : "VQSHL (by signed variable)",
      "Uri" : "https://developer.arm.com/documentation/100076/0200/en/a32-t32-instruction-set-reference/advanced-simd-instructions--32-bit-/vqshl--by-signed-variable-",
      "PrintableUri" : "https://developer.arm.com/documentation/100076/0200/en/a32-t32-instruction-set-reference/advanced-simd-instructions--32-bit-/vqshl--by-signed-variable-",
      "ClickUri" : "https://developer.arm.com/documentation/100076/0200/a32-t32-instruction-set-reference/advanced-simd-instructions--32-bit-/vqshl--by-signed-variable-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100076/0200/en/a32-t32-instruction-set-reference/advanced-simd-instructions--32-bit-/vqshl--by-signed-variable-",
      "Excerpt" : "VQSHL (by signed variable) Vector Saturating Shift Left by signed variable. Syntax VQSHL{cond}.datatype {Qd}, Qm, Qn VQSHL{cond}.datatype {Dd}, Dm, Dn where: cond is an optional condition ...",
      "FirstSentences" : "VQSHL (by signed variable) Vector Saturating Shift Left by signed variable. Syntax VQSHL{cond}.datatype {Qd}, Qm, Qn VQSHL{cond}.datatype {Dd}, Dm, Dn where: cond is an optional condition code."
    }, {
      "title" : "CLREX",
      "uri" : "https://developer.arm.com/documentation/100076/0200/en/a32-t32-instruction-set-reference/a32-and-t32-instructions/clrex",
      "printableUri" : "https://developer.arm.com/documentation/100076/0200/en/a32-t32-instruction-set-reference/a32-and-t32-instructions/clrex",
      "clickUri" : "https://developer.arm.com/documentation/100076/0200/a32-t32-instruction-set-reference/a32-and-t32-instructions/clrex?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100076/0200/en/a32-t32-instruction-set-reference/a32-and-t32-instructions/clrex",
      "excerpt" : "CLREX Clear Exclusive. Syntax CLREX{cond} where: cond is an optional condition code. Note cond is permitted only in T32 code, using a preceding IT instruction, but this is deprecated ...",
      "firstSentences" : "CLREX Clear Exclusive. Syntax CLREX{cond} where: cond is an optional condition code. Note cond is permitted only in T32 code, using a preceding IT instruction, but this is deprecated in Armv8.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide",
        "uri" : "https://developer.arm.com/documentation/100076/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100076/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100076/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100076/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide ",
          "document_number" : "100076",
          "document_version" : "0200",
          "content_type" : "guide",
          "systopparent" : "4811881",
          "sysurihash" : "10W0bDtkaZyGsðC1",
          "urihash" : "10W0bDtkaZyGsðC1",
          "sysuri" : "https://developer.arm.com/documentation/100076/0200/en",
          "systransactionid" : 863723,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1570632933000,
          "topparentid" : 4811881,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585146461000,
          "sysconcepts" : "Non-Confidential ; scope ; implementations ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5fad437ccd74e712c44971f4", "5fbba155cd74e712c4497258|5fad437ccd74e712c44971f4" ],
          "concepts" : "Non-Confidential ; scope ; implementations ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082906000,
          "permanentid" : "1963cf976e183322935e37fd56ab995061a41c72497cbfa5af18a24db2f4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6a5d16d2907d59403105",
          "transactionid" : 863723,
          "title" : "Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide ",
          "products" : [ "Armv7-A" ],
          "date" : 1649082906000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100076:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082906346430595,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4306,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100076/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082791145,
          "syssize" : 4306,
          "sysdate" : 1649082906000,
          "haslayout" : "1",
          "topparent" : "4811881",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4811881,
          "content_description" : "This document contains an overview of the Arm architecture and information on A32 and T32 instruction sets. For assembler-specific features, such as additional pseudo-instructions, see the documentation for your assembler.",
          "wordcount" : 282,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv7-A", "Processor Architectures|Armv7-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv7-A" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082906000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100076/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100076/0200/?lang=en",
          "modified" : 1635949288000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082906346430595,
          "uri" : "https://developer.arm.com/documentation/100076/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/100076/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100076/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100076/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100076/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CLREX ",
        "document_number" : "100076",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "4811881",
        "sysurihash" : "QOxgññg5TngnñhcW",
        "urihash" : "QOxgññg5TngnñhcW",
        "sysuri" : "https://developer.arm.com/documentation/100076/0200/en/a32-t32-instruction-set-reference/a32-and-t32-instructions/clrex",
        "systransactionid" : 863723,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1570632933000,
        "topparentid" : 4811881,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585146461000,
        "sysconcepts" : "exclusive access ; executing processor ; CLREX instruction ; T32 ; cond ; request ; A32 ; open-access state ; optional condition ; removes the requirement ; Architectures",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5fad437ccd74e712c44971f4", "5fbba155cd74e712c4497258|5fad437ccd74e712c44971f4" ],
        "attachmentparentid" : 4811881,
        "parentitem" : "5e7b6a5d16d2907d59403105",
        "concepts" : "exclusive access ; executing processor ; CLREX instruction ; T32 ; cond ; request ; A32 ; open-access state ; optional condition ; removes the requirement ; Architectures",
        "documenttype" : "html",
        "isattachment" : "4811881",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082906000,
        "permanentid" : "804ac4e85eff343939e3acf9f70172c7ed482092fbfdc76cbcf72f27160e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6a5f16d2907d5940323f",
        "transactionid" : 863723,
        "title" : "CLREX ",
        "products" : [ "Armv7-A" ],
        "date" : 1649082906000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100076:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082906316185830,
        "sysisattachment" : "4811881",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4811881,
        "size" : 807,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100076/0200/a32-t32-instruction-set-reference/a32-and-t32-instructions/clrex?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082791049,
        "syssize" : 807,
        "sysdate" : 1649082906000,
        "haslayout" : "1",
        "topparent" : "4811881",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4811881,
        "content_description" : "This document contains an overview of the Arm architecture and information on A32 and T32 instruction sets. For assembler-specific features, such as additional pseudo-instructions, see the documentation for your assembler.",
        "wordcount" : 70,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv7-A", "Processor Architectures|Armv7-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv7-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082906000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100076/0200/a32-t32-instruction-set-reference/a32-and-t32-instructions/clrex?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100076/0200/a32-t32-instruction-set-reference/a32-and-t32-instructions/clrex?lang=en",
        "modified" : 1635949288000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082906316185830,
        "uri" : "https://developer.arm.com/documentation/100076/0200/en/a32-t32-instruction-set-reference/a32-and-t32-instructions/clrex",
        "syscollection" : "default"
      },
      "Title" : "CLREX",
      "Uri" : "https://developer.arm.com/documentation/100076/0200/en/a32-t32-instruction-set-reference/a32-and-t32-instructions/clrex",
      "PrintableUri" : "https://developer.arm.com/documentation/100076/0200/en/a32-t32-instruction-set-reference/a32-and-t32-instructions/clrex",
      "ClickUri" : "https://developer.arm.com/documentation/100076/0200/a32-t32-instruction-set-reference/a32-and-t32-instructions/clrex?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100076/0200/en/a32-t32-instruction-set-reference/a32-and-t32-instructions/clrex",
      "Excerpt" : "CLREX Clear Exclusive. Syntax CLREX{cond} where: cond is an optional condition code. Note cond is permitted only in T32 code, using a preceding IT instruction, but this is deprecated ...",
      "FirstSentences" : "CLREX Clear Exclusive. Syntax CLREX{cond} where: cond is an optional condition code. Note cond is permitted only in T32 code, using a preceding IT instruction, but this is deprecated in Armv8."
    }, {
      "title" : "VQADD",
      "uri" : "https://developer.arm.com/documentation/100076/0200/en/a32-t32-instruction-set-reference/advanced-simd-instructions--32-bit-/vqadd",
      "printableUri" : "https://developer.arm.com/documentation/100076/0200/en/a32-t32-instruction-set-reference/advanced-simd-instructions--32-bit-/vqadd",
      "clickUri" : "https://developer.arm.com/documentation/100076/0200/a32-t32-instruction-set-reference/advanced-simd-instructions--32-bit-/vqadd?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100076/0200/en/a32-t32-instruction-set-reference/advanced-simd-instructions--32-bit-/vqadd",
      "excerpt" : "VQADD Vector Saturating Add. Syntax VQADD{cond}.datatype {Qd}, Qn, Qm VQADD{cond}.datatype {Dd}, Dn, Dm where: cond is ... The sticky QC flag (FPSCR bit[27]) is set if saturation occurs.",
      "firstSentences" : "VQADD Vector Saturating Add. Syntax VQADD{cond}.datatype {Qd}, Qn, Qm VQADD{cond}.datatype {Dd}, Dn, Dm where: cond is an optional condition code. datatype must be one of S8, S16, S32, S64, U8, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide",
        "uri" : "https://developer.arm.com/documentation/100076/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100076/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100076/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100076/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide ",
          "document_number" : "100076",
          "document_version" : "0200",
          "content_type" : "guide",
          "systopparent" : "4811881",
          "sysurihash" : "10W0bDtkaZyGsðC1",
          "urihash" : "10W0bDtkaZyGsðC1",
          "sysuri" : "https://developer.arm.com/documentation/100076/0200/en",
          "systransactionid" : 863723,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1570632933000,
          "topparentid" : 4811881,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585146461000,
          "sysconcepts" : "Non-Confidential ; scope ; implementations ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5fad437ccd74e712c44971f4", "5fbba155cd74e712c4497258|5fad437ccd74e712c44971f4" ],
          "concepts" : "Non-Confidential ; scope ; implementations ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082906000,
          "permanentid" : "1963cf976e183322935e37fd56ab995061a41c72497cbfa5af18a24db2f4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6a5d16d2907d59403105",
          "transactionid" : 863723,
          "title" : "Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide ",
          "products" : [ "Armv7-A" ],
          "date" : 1649082906000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100076:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082906346430595,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4306,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100076/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082791145,
          "syssize" : 4306,
          "sysdate" : 1649082906000,
          "haslayout" : "1",
          "topparent" : "4811881",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4811881,
          "content_description" : "This document contains an overview of the Arm architecture and information on A32 and T32 instruction sets. For assembler-specific features, such as additional pseudo-instructions, see the documentation for your assembler.",
          "wordcount" : 282,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv7-A", "Processor Architectures|Armv7-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv7-A" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082906000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100076/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100076/0200/?lang=en",
          "modified" : 1635949288000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082906346430595,
          "uri" : "https://developer.arm.com/documentation/100076/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/100076/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100076/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100076/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100076/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "VQADD ",
        "document_number" : "100076",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "4811881",
        "sysurihash" : "2CtXðXbqErm47jug",
        "urihash" : "2CtXðXbqErm47jug",
        "sysuri" : "https://developer.arm.com/documentation/100076/0200/en/a32-t32-instruction-set-reference/advanced-simd-instructions--32-bit-/vqadd",
        "systransactionid" : 863723,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1570632933000,
        "topparentid" : 4811881,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585146461000,
        "sysconcepts" : "operand vector ; U64 ; U32 ; U16 ; U8 ; S64 ; S32 ; S16 ; datatype",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5fad437ccd74e712c44971f4", "5fbba155cd74e712c4497258|5fad437ccd74e712c44971f4" ],
        "attachmentparentid" : 4811881,
        "parentitem" : "5e7b6a5d16d2907d59403105",
        "concepts" : "operand vector ; U64 ; U32 ; U16 ; U8 ; S64 ; S32 ; S16 ; datatype",
        "documenttype" : "html",
        "isattachment" : "4811881",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082906000,
        "permanentid" : "25ab5f4700526cb25aecbe369903ed5e1fcf23f79ea94ddaf356b4e11862",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6a6116d2907d594034e7",
        "transactionid" : 863723,
        "title" : "VQADD ",
        "products" : [ "Armv7-A" ],
        "date" : 1649082906000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100076:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082906312069112,
        "sysisattachment" : "4811881",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4811881,
        "size" : 649,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100076/0200/a32-t32-instruction-set-reference/advanced-simd-instructions--32-bit-/vqadd?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082790659,
        "syssize" : 649,
        "sysdate" : 1649082906000,
        "haslayout" : "1",
        "topparent" : "4811881",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4811881,
        "content_description" : "This document contains an overview of the Arm architecture and information on A32 and T32 instruction sets. For assembler-specific features, such as additional pseudo-instructions, see the documentation for your assembler.",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv7-A", "Processor Architectures|Armv7-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv7-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082906000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100076/0200/a32-t32-instruction-set-reference/advanced-simd-instructions--32-bit-/vqadd?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100076/0200/a32-t32-instruction-set-reference/advanced-simd-instructions--32-bit-/vqadd?lang=en",
        "modified" : 1635949288000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082906312069112,
        "uri" : "https://developer.arm.com/documentation/100076/0200/en/a32-t32-instruction-set-reference/advanced-simd-instructions--32-bit-/vqadd",
        "syscollection" : "default"
      },
      "Title" : "VQADD",
      "Uri" : "https://developer.arm.com/documentation/100076/0200/en/a32-t32-instruction-set-reference/advanced-simd-instructions--32-bit-/vqadd",
      "PrintableUri" : "https://developer.arm.com/documentation/100076/0200/en/a32-t32-instruction-set-reference/advanced-simd-instructions--32-bit-/vqadd",
      "ClickUri" : "https://developer.arm.com/documentation/100076/0200/a32-t32-instruction-set-reference/advanced-simd-instructions--32-bit-/vqadd?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100076/0200/en/a32-t32-instruction-set-reference/advanced-simd-instructions--32-bit-/vqadd",
      "Excerpt" : "VQADD Vector Saturating Add. Syntax VQADD{cond}.datatype {Qd}, Qn, Qm VQADD{cond}.datatype {Dd}, Dn, Dm where: cond is ... The sticky QC flag (FPSCR bit[27]) is set if saturation occurs.",
      "FirstSentences" : "VQADD Vector Saturating Add. Syntax VQADD{cond}.datatype {Qd}, Qn, Qm VQADD{cond}.datatype {Dd}, Dn, Dm where: cond is an optional condition code. datatype must be one of S8, S16, S32, S64, U8, ..."
    } ],
    "totalNumberOfChildResults" : 266,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide ",
      "document_number" : "100076",
      "document_version" : "0200",
      "content_type" : "guide",
      "systopparent" : "4811881",
      "sysurihash" : "10W0bDtkaZyGsðC1",
      "urihash" : "10W0bDtkaZyGsðC1",
      "sysuri" : "https://developer.arm.com/documentation/100076/0200/en",
      "systransactionid" : 863723,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1570632933000,
      "topparentid" : 4811881,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585146461000,
      "sysconcepts" : "Non-Confidential ; scope ; implementations ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5fad437ccd74e712c44971f4", "5fbba155cd74e712c4497258|5fad437ccd74e712c44971f4" ],
      "concepts" : "Non-Confidential ; scope ; implementations ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649082906000,
      "permanentid" : "1963cf976e183322935e37fd56ab995061a41c72497cbfa5af18a24db2f4",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b6a5d16d2907d59403105",
      "transactionid" : 863723,
      "title" : "Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide ",
      "products" : [ "Armv7-A" ],
      "date" : 1649082906000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100076:0200:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649082906346430595,
      "navigationhierarchiescontenttype" : "Guide",
      "size" : 4306,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100076/0200/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649082791145,
      "syssize" : 4306,
      "sysdate" : 1649082906000,
      "haslayout" : "1",
      "topparent" : "4811881",
      "label_version" : "2.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4811881,
      "content_description" : "This document contains an overview of the Arm architecture and information on A32 and T32 instruction sets. For assembler-specific features, such as additional pseudo-instructions, see the documentation for your assembler.",
      "wordcount" : 282,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv7-A", "Processor Architectures|Armv7-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv7-A" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649082906000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100076/0200/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100076/0200/?lang=en",
      "modified" : 1635949288000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649082906346430595,
      "uri" : "https://developer.arm.com/documentation/100076/0200/en",
      "syscollection" : "default"
    },
    "Title" : "Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide",
    "Uri" : "https://developer.arm.com/documentation/100076/0200/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100076/0200/en",
    "ClickUri" : "https://developer.arm.com/documentation/100076/0200/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100076/0200/en",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
    "FirstSentences" : "Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
  }, {
    "title" : "Building Secure and Non-secure images",
    "uri" : "https://developer.arm.com/documentation/100739/0200/en/Building-Secure-and-Non-secure-images",
    "printableUri" : "https://developer.arm.com/documentation/100739/0200/en/Building-Secure-and-Non-secure-images",
    "clickUri" : "https://developer.arm.com/documentation/100739/0200/Building-Secure-and-Non-secure-images?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100739/0200/en/Building-Secure-and-Non-secure-images",
    "excerpt" : "Secure gateway veneers decouple the addresses from the rest of the Secure code. ... To use an import library when building a Non-secure image. Building Secure and Non-secure images Armv8-M",
    "firstSentences" : "Building Secure and Non-secure images ACLE provides tools allow you to build images that run in the Secure state of the ARMv8-M Security Extensions. You can also create an import library package ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2382,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ACLE Extensions for ARMv8-M",
      "uri" : "https://developer.arm.com/documentation/100739/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100739/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100739/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100739/0200/en",
      "excerpt" : "The ACLE Extensions for ARMv8-M Building Secure and Non-secure images Building a Secure image using the ARMv8-M Security Extensions Building a Non-secure image that can call a Secure image ...",
      "firstSentences" : "The ACLE Extensions for ARMv8-M Building Secure and Non-secure images Building a Secure image using the ARMv8-M Security Extensions Building a Non-secure image that can call a Secure image ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ACLE Extensions for ARMv8-M ",
        "document_number" : "100739",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "4821309",
        "sysurihash" : "C29YLw2JZ2V674Sy",
        "urihash" : "C29YLw2JZ2V674Sy",
        "sysuri" : "https://developer.arm.com/documentation/100739/0200/en",
        "systransactionid" : 861308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1593446918000,
        "topparentid" : 4821309,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593447017000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719965000,
        "permanentid" : "d5c82139a2202c8dcdf4c69fa3f917d760219bafb443406aa94269421cc5",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa1269dbdee951c1ccde54",
        "transactionid" : 861308,
        "title" : "ACLE Extensions for ARMv8-M ",
        "products" : [ "Armv8-M" ],
        "date" : 1648719965000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100739:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719965496964688,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 292,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100739/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719947068,
        "syssize" : 292,
        "sysdate" : 1648719965000,
        "haslayout" : "1",
        "topparent" : "4821309",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4821309,
        "content_description" : "The ARM C Language Extensions (ACLE) for ARMv8-M enables the ARMv8-M Security Extension to build a Secure image, and to enable a Non-secure image to call a Secure image.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719965000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100739/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100739/0200/?lang=en",
        "modified" : 1636389647000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719965496964688,
        "uri" : "https://developer.arm.com/documentation/100739/0200/en",
        "syscollection" : "default"
      },
      "Title" : "ACLE Extensions for ARMv8-M",
      "Uri" : "https://developer.arm.com/documentation/100739/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100739/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100739/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100739/0200/en",
      "Excerpt" : "The ACLE Extensions for ARMv8-M Building Secure and Non-secure images Building a Secure image using the ARMv8-M Security Extensions Building a Non-secure image that can call a Secure image ...",
      "FirstSentences" : "The ACLE Extensions for ARMv8-M Building Secure and Non-secure images Building a Secure image using the ARMv8-M Security Extensions Building a Non-secure image that can call a Secure image ..."
    },
    "childResults" : [ {
      "title" : "ACLE Extensions for ARMv8-M",
      "uri" : "https://developer.arm.com/documentation/100739/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100739/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100739/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100739/0200/en",
      "excerpt" : "The ACLE Extensions for ARMv8-M Building Secure and Non-secure images Building a Secure image using the ARMv8-M Security Extensions Building a Non-secure image that can call a Secure image ...",
      "firstSentences" : "The ACLE Extensions for ARMv8-M Building Secure and Non-secure images Building a Secure image using the ARMv8-M Security Extensions Building a Non-secure image that can call a Secure image ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ACLE Extensions for ARMv8-M ",
        "document_number" : "100739",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "4821309",
        "sysurihash" : "C29YLw2JZ2V674Sy",
        "urihash" : "C29YLw2JZ2V674Sy",
        "sysuri" : "https://developer.arm.com/documentation/100739/0200/en",
        "systransactionid" : 861308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1593446918000,
        "topparentid" : 4821309,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593447017000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719965000,
        "permanentid" : "d5c82139a2202c8dcdf4c69fa3f917d760219bafb443406aa94269421cc5",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa1269dbdee951c1ccde54",
        "transactionid" : 861308,
        "title" : "ACLE Extensions for ARMv8-M ",
        "products" : [ "Armv8-M" ],
        "date" : 1648719965000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100739:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719965496964688,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 292,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100739/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719947068,
        "syssize" : 292,
        "sysdate" : 1648719965000,
        "haslayout" : "1",
        "topparent" : "4821309",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4821309,
        "content_description" : "The ARM C Language Extensions (ACLE) for ARMv8-M enables the ARMv8-M Security Extension to build a Secure image, and to enable a Non-secure image to call a Secure image.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719965000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100739/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100739/0200/?lang=en",
        "modified" : 1636389647000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719965496964688,
        "uri" : "https://developer.arm.com/documentation/100739/0200/en",
        "syscollection" : "default"
      },
      "Title" : "ACLE Extensions for ARMv8-M",
      "Uri" : "https://developer.arm.com/documentation/100739/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100739/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100739/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100739/0200/en",
      "Excerpt" : "The ACLE Extensions for ARMv8-M Building Secure and Non-secure images Building a Secure image using the ARMv8-M Security Extensions Building a Non-secure image that can call a Secure image ...",
      "FirstSentences" : "The ACLE Extensions for ARMv8-M Building Secure and Non-secure images Building a Secure image using the ARMv8-M Security Extensions Building a Non-secure image that can call a Secure image ..."
    }, {
      "title" : "Building a Secure image using the ARMv8-M Security Extensions",
      "uri" : "https://developer.arm.com/documentation/100739/0200/en/Building-a-Secure-image-using-the-ARMv8-M-Security-Extensions",
      "printableUri" : "https://developer.arm.com/documentation/100739/0200/en/Building-a-Secure-image-using-the-ARMv8-M-Security-Extensions",
      "clickUri" : "https://developer.arm.com/documentation/100739/0200/Building-a-Secure-image-using-the-ARMv8-M-Security-Extensions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100739/0200/en/Building-a-Secure-image-using-the-ARMv8-M-Security-Extensions",
      "excerpt" : "0x00004000: E97FE97F . SG ; [0x3E08]\\r\\n ... 0x00004004: F7FCB85E .^. B __acle_se_entry1 ; 0xC4\\r\\n entry2\\r\\n ... 0x0000400c: F7FCB86C .l. ... 0x00008000: E97FE97F . SG ; [0x7E08]\\r\\n",
      "firstSentences" : "Building a Secure image using the ARMv8-M Security Extensions When building a Secure image, you must also generate an import library that specifies the entry points to the Secure image. The import ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ACLE Extensions for ARMv8-M",
        "uri" : "https://developer.arm.com/documentation/100739/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100739/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100739/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100739/0200/en",
        "excerpt" : "The ACLE Extensions for ARMv8-M Building Secure and Non-secure images Building a Secure image using the ARMv8-M Security Extensions Building a Non-secure image that can call a Secure image ...",
        "firstSentences" : "The ACLE Extensions for ARMv8-M Building Secure and Non-secure images Building a Secure image using the ARMv8-M Security Extensions Building a Non-secure image that can call a Secure image ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ACLE Extensions for ARMv8-M ",
          "document_number" : "100739",
          "document_version" : "0200",
          "content_type" : "guide",
          "systopparent" : "4821309",
          "sysurihash" : "C29YLw2JZ2V674Sy",
          "urihash" : "C29YLw2JZ2V674Sy",
          "sysuri" : "https://developer.arm.com/documentation/100739/0200/en",
          "systransactionid" : 861308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1593446918000,
          "topparentid" : 4821309,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593447017000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719965000,
          "permanentid" : "d5c82139a2202c8dcdf4c69fa3f917d760219bafb443406aa94269421cc5",
          "syslanguage" : [ "English" ],
          "itemid" : "5efa1269dbdee951c1ccde54",
          "transactionid" : 861308,
          "title" : "ACLE Extensions for ARMv8-M ",
          "products" : [ "Armv8-M" ],
          "date" : 1648719965000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100739:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719965496964688,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 292,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100739/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719947068,
          "syssize" : 292,
          "sysdate" : 1648719965000,
          "haslayout" : "1",
          "topparent" : "4821309",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4821309,
          "content_description" : "The ARM C Language Extensions (ACLE) for ARMv8-M enables the ARMv8-M Security Extension to build a Secure image, and to enable a Non-secure image to call a Secure image.",
          "wordcount" : 22,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719965000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100739/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100739/0200/?lang=en",
          "modified" : 1636389647000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719965496964688,
          "uri" : "https://developer.arm.com/documentation/100739/0200/en",
          "syscollection" : "default"
        },
        "Title" : "ACLE Extensions for ARMv8-M",
        "Uri" : "https://developer.arm.com/documentation/100739/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100739/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100739/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100739/0200/en",
        "Excerpt" : "The ACLE Extensions for ARMv8-M Building Secure and Non-secure images Building a Secure image using the ARMv8-M Security Extensions Building a Non-secure image that can call a Secure image ...",
        "FirstSentences" : "The ACLE Extensions for ARMv8-M Building Secure and Non-secure images Building a Secure image using the ARMv8-M Security Extensions Building a Non-secure image that can call a Secure image ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Building a Secure image using the ARMv8-M Security Extensions ",
        "document_number" : "100739",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "4821309",
        "sysurihash" : "O85OrDcYoozHPdMC",
        "urihash" : "O85OrDcYoozHPdMC",
        "sysuri" : "https://developer.arm.com/documentation/100739/0200/en/Building-a-Secure-image-using-the-ARMv8-M-Security-Extensions",
        "systransactionid" : 861308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1593446918000,
        "topparentid" : 4821309,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593447017000,
        "sysconcepts" : "Secure image ; import library ; entries ; Non-secure Callable ; v1 ; myinterface ; entry1 ; int ; alignment ; nonsecure ; Postrequisites ; F000B868",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "attachmentparentid" : 4821309,
        "parentitem" : "5efa1269dbdee951c1ccde54",
        "concepts" : "Secure image ; import library ; entries ; Non-secure Callable ; v1 ; myinterface ; entry1 ; int ; alignment ; nonsecure ; Postrequisites ; F000B868",
        "documenttype" : "html",
        "isattachment" : "4821309",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719965000,
        "permanentid" : "043f5e55acc6c10cc9a9b80ddac68a49dee0b5058d934885280a2599573c",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa126adbdee951c1ccde58",
        "transactionid" : 861308,
        "title" : "Building a Secure image using the ARMv8-M Security Extensions ",
        "products" : [ "Armv8-M" ],
        "date" : 1648719965000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100739:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719965363451952,
        "sysisattachment" : "4821309",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4821309,
        "size" : 6111,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100739/0200/Building-a-Secure-image-using-the-ARMv8-M-Security-Extensions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719947068,
        "syssize" : 6111,
        "sysdate" : 1648719965000,
        "haslayout" : "1",
        "topparent" : "4821309",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4821309,
        "content_description" : "The ARM C Language Extensions (ACLE) for ARMv8-M enables the ARMv8-M Security Extension to build a Secure image, and to enable a Non-secure image to call a Secure image.",
        "wordcount" : 289,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719965000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100739/0200/Building-a-Secure-image-using-the-ARMv8-M-Security-Extensions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100739/0200/Building-a-Secure-image-using-the-ARMv8-M-Security-Extensions?lang=en",
        "modified" : 1636389647000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719965363451952,
        "uri" : "https://developer.arm.com/documentation/100739/0200/en/Building-a-Secure-image-using-the-ARMv8-M-Security-Extensions",
        "syscollection" : "default"
      },
      "Title" : "Building a Secure image using the ARMv8-M Security Extensions",
      "Uri" : "https://developer.arm.com/documentation/100739/0200/en/Building-a-Secure-image-using-the-ARMv8-M-Security-Extensions",
      "PrintableUri" : "https://developer.arm.com/documentation/100739/0200/en/Building-a-Secure-image-using-the-ARMv8-M-Security-Extensions",
      "ClickUri" : "https://developer.arm.com/documentation/100739/0200/Building-a-Secure-image-using-the-ARMv8-M-Security-Extensions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100739/0200/en/Building-a-Secure-image-using-the-ARMv8-M-Security-Extensions",
      "Excerpt" : "0x00004000: E97FE97F . SG ; [0x3E08]\\r\\n ... 0x00004004: F7FCB85E .^. B __acle_se_entry1 ; 0xC4\\r\\n entry2\\r\\n ... 0x0000400c: F7FCB86C .l. ... 0x00008000: E97FE97F . SG ; [0x7E08]\\r\\n",
      "FirstSentences" : "Building a Secure image using the ARMv8-M Security Extensions When building a Secure image, you must also generate an import library that specifies the entry points to the Secure image. The import ..."
    }, {
      "title" : "The ACLE Extensions for ARMv8-M",
      "uri" : "https://developer.arm.com/documentation/100739/0200/en/The-ACLE-Extensions-for-ARMv8-M",
      "printableUri" : "https://developer.arm.com/documentation/100739/0200/en/The-ACLE-Extensions-for-ARMv8-M",
      "clickUri" : "https://developer.arm.com/documentation/100739/0200/The-ACLE-Extensions-for-ARMv8-M?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100739/0200/en/The-ACLE-Extensions-for-ARMv8-M",
      "excerpt" : "The ACLE Extensions for ARMv8-M The ARM C Language Extensions (ACLE) for ARMv8-M enables the ARMv8-M ... ACLE for ARMv8-M enables the ARMv8-M Security Extension you to write applications and ...",
      "firstSentences" : "The ACLE Extensions for ARMv8-M The ARM C Language Extensions (ACLE) for ARMv8-M enables the ARMv8-M Security Extension to build a Secure image, and to enable a Non-secure image to call a Secure ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ACLE Extensions for ARMv8-M",
        "uri" : "https://developer.arm.com/documentation/100739/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100739/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100739/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100739/0200/en",
        "excerpt" : "The ACLE Extensions for ARMv8-M Building Secure and Non-secure images Building a Secure image using the ARMv8-M Security Extensions Building a Non-secure image that can call a Secure image ...",
        "firstSentences" : "The ACLE Extensions for ARMv8-M Building Secure and Non-secure images Building a Secure image using the ARMv8-M Security Extensions Building a Non-secure image that can call a Secure image ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ACLE Extensions for ARMv8-M ",
          "document_number" : "100739",
          "document_version" : "0200",
          "content_type" : "guide",
          "systopparent" : "4821309",
          "sysurihash" : "C29YLw2JZ2V674Sy",
          "urihash" : "C29YLw2JZ2V674Sy",
          "sysuri" : "https://developer.arm.com/documentation/100739/0200/en",
          "systransactionid" : 861308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1593446918000,
          "topparentid" : 4821309,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593447017000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719965000,
          "permanentid" : "d5c82139a2202c8dcdf4c69fa3f917d760219bafb443406aa94269421cc5",
          "syslanguage" : [ "English" ],
          "itemid" : "5efa1269dbdee951c1ccde54",
          "transactionid" : 861308,
          "title" : "ACLE Extensions for ARMv8-M ",
          "products" : [ "Armv8-M" ],
          "date" : 1648719965000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100739:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719965496964688,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 292,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100739/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719947068,
          "syssize" : 292,
          "sysdate" : 1648719965000,
          "haslayout" : "1",
          "topparent" : "4821309",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4821309,
          "content_description" : "The ARM C Language Extensions (ACLE) for ARMv8-M enables the ARMv8-M Security Extension to build a Secure image, and to enable a Non-secure image to call a Secure image.",
          "wordcount" : 22,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719965000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100739/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100739/0200/?lang=en",
          "modified" : 1636389647000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719965496964688,
          "uri" : "https://developer.arm.com/documentation/100739/0200/en",
          "syscollection" : "default"
        },
        "Title" : "ACLE Extensions for ARMv8-M",
        "Uri" : "https://developer.arm.com/documentation/100739/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100739/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100739/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100739/0200/en",
        "Excerpt" : "The ACLE Extensions for ARMv8-M Building Secure and Non-secure images Building a Secure image using the ARMv8-M Security Extensions Building a Non-secure image that can call a Secure image ...",
        "FirstSentences" : "The ACLE Extensions for ARMv8-M Building Secure and Non-secure images Building a Secure image using the ARMv8-M Security Extensions Building a Non-secure image that can call a Secure image ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "The ACLE Extensions for ARMv8-M ",
        "document_number" : "100739",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "4821309",
        "sysurihash" : "hHjhZdbxphBoMkIe",
        "urihash" : "hHjhZdbxphBoMkIe",
        "sysuri" : "https://developer.arm.com/documentation/100739/0200/en/The-ACLE-Extensions-for-ARMv8-M",
        "systransactionid" : 861308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1593446918000,
        "topparentid" : 4821309,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593447017000,
        "sysconcepts" : "ARM architecture ; extensions ; ACLE ; compilers ; applications ; ARMv8 ; features ; HAL ; Hardware Abstraction Layer ; Intrinsic functions ; implementation choices ; source language ; middleware code",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "attachmentparentid" : 4821309,
        "parentitem" : "5efa1269dbdee951c1ccde54",
        "concepts" : "ARM architecture ; extensions ; ACLE ; compilers ; applications ; ARMv8 ; features ; HAL ; Hardware Abstraction Layer ; Intrinsic functions ; implementation choices ; source language ; middleware code",
        "documenttype" : "html",
        "isattachment" : "4821309",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719965000,
        "permanentid" : "6ffad1992b8d3a9faa6da46fe01b4dd733b01444ae8b23f7bf1f3cf5114a",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa126adbdee951c1ccde56",
        "transactionid" : 861308,
        "title" : "The ACLE Extensions for ARMv8-M ",
        "products" : [ "Armv8-M" ],
        "date" : 1648719965000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100739:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719965323142755,
        "sysisattachment" : "4821309",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4821309,
        "size" : 1273,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100739/0200/The-ACLE-Extensions-for-ARMv8-M?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719947068,
        "syssize" : 1273,
        "sysdate" : 1648719965000,
        "haslayout" : "1",
        "topparent" : "4821309",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4821309,
        "content_description" : "The ARM C Language Extensions (ACLE) for ARMv8-M enables the ARMv8-M Security Extension to build a Secure image, and to enable a Non-secure image to call a Secure image.",
        "wordcount" : 102,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719965000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100739/0200/The-ACLE-Extensions-for-ARMv8-M?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100739/0200/The-ACLE-Extensions-for-ARMv8-M?lang=en",
        "modified" : 1636389647000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719965323142755,
        "uri" : "https://developer.arm.com/documentation/100739/0200/en/The-ACLE-Extensions-for-ARMv8-M",
        "syscollection" : "default"
      },
      "Title" : "The ACLE Extensions for ARMv8-M",
      "Uri" : "https://developer.arm.com/documentation/100739/0200/en/The-ACLE-Extensions-for-ARMv8-M",
      "PrintableUri" : "https://developer.arm.com/documentation/100739/0200/en/The-ACLE-Extensions-for-ARMv8-M",
      "ClickUri" : "https://developer.arm.com/documentation/100739/0200/The-ACLE-Extensions-for-ARMv8-M?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100739/0200/en/The-ACLE-Extensions-for-ARMv8-M",
      "Excerpt" : "The ACLE Extensions for ARMv8-M The ARM C Language Extensions (ACLE) for ARMv8-M enables the ARMv8-M ... ACLE for ARMv8-M enables the ARMv8-M Security Extension you to write applications and ...",
      "FirstSentences" : "The ACLE Extensions for ARMv8-M The ARM C Language Extensions (ACLE) for ARMv8-M enables the ARMv8-M Security Extension to build a Secure image, and to enable a Non-secure image to call a Secure ..."
    } ],
    "totalNumberOfChildResults" : 7,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Building Secure and Non-secure images ",
      "document_number" : "100739",
      "document_version" : "0200",
      "content_type" : "guide",
      "systopparent" : "4821309",
      "sysurihash" : "ip3uGRcL53yQOS0I",
      "urihash" : "ip3uGRcL53yQOS0I",
      "sysuri" : "https://developer.arm.com/documentation/100739/0200/en/Building-Secure-and-Non-secure-images",
      "systransactionid" : 861308,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1593446918000,
      "topparentid" : 4821309,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1593447017000,
      "sysconcepts" : "Secure image ; import library ; acle ; header ; entry functions ; calling sequence ; entryname ; instruction ; transition ; graphical representation ; command-line option ; nentryname",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "attachmentparentid" : 4821309,
      "parentitem" : "5efa1269dbdee951c1ccde54",
      "concepts" : "Secure image ; import library ; acle ; header ; entry functions ; calling sequence ; entryname ; instruction ; transition ; graphical representation ; command-line option ; nentryname",
      "documenttype" : "html",
      "isattachment" : "4821309",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719965000,
      "permanentid" : "aaf70e2d8f4dbf44df8fb819d9e624b94010be32527e4a976d2db0d99355",
      "syslanguage" : [ "English" ],
      "itemid" : "5efa126adbdee951c1ccde57",
      "transactionid" : 861308,
      "title" : "Building Secure and Non-secure images ",
      "products" : [ "Armv8-M" ],
      "date" : 1648719965000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100739:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719965637240631,
      "sysisattachment" : "4821309",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4821309,
      "size" : 2429,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100739/0200/Building-Secure-and-Non-secure-images?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719947068,
      "syssize" : 2429,
      "sysdate" : 1648719965000,
      "haslayout" : "1",
      "topparent" : "4821309",
      "label_version" : "2.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4821309,
      "content_description" : "The ARM C Language Extensions (ACLE) for ARMv8-M enables the ARMv8-M Security Extension to build a Secure image, and to enable a Non-secure image to call a Secure image.",
      "wordcount" : 140,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719965000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100739/0200/Building-Secure-and-Non-secure-images?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100739/0200/Building-Secure-and-Non-secure-images?lang=en",
      "modified" : 1636389647000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719965637240631,
      "uri" : "https://developer.arm.com/documentation/100739/0200/en/Building-Secure-and-Non-secure-images",
      "syscollection" : "default"
    },
    "Title" : "Building Secure and Non-secure images",
    "Uri" : "https://developer.arm.com/documentation/100739/0200/en/Building-Secure-and-Non-secure-images",
    "PrintableUri" : "https://developer.arm.com/documentation/100739/0200/en/Building-Secure-and-Non-secure-images",
    "ClickUri" : "https://developer.arm.com/documentation/100739/0200/Building-Secure-and-Non-secure-images?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100739/0200/en/Building-Secure-and-Non-secure-images",
    "Excerpt" : "Secure gateway veneers decouple the addresses from the rest of the Secure code. ... To use an import library when building a Non-secure image. Building Secure and Non-secure images Armv8-M",
    "FirstSentences" : "Building Secure and Non-secure images ACLE provides tools allow you to build images that run in the Secure state of the ARMv8-M Security Extensions. You can also create an import library package ..."
  }, {
    "title" : "ARMv8-M Fault handling and detection",
    "uri" : "https://developer.arm.com/documentation/100691/0200/en",
    "printableUri" : "https://developer.arm.com/documentation/100691/0200/en",
    "clickUri" : "https://developer.arm.com/documentation/100691/0200/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100691/0200/en",
    "excerpt" : "Fault handling and detection Fault exceptions Security state of fault exceptions Fault handling AIRCR.BFHFNMINS ARMv8-M Fault handling and detection Armv8-M",
    "firstSentences" : "Fault handling and detection Fault exceptions Security state of fault exceptions Fault handling AIRCR.BFHFNMINS ARMv8-M Fault handling and detection Armv8-M",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2382,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "AIRCR.BFHFNMINS",
      "uri" : "https://developer.arm.com/documentation/100691/0200/en/AIRCR-BFHFNMINS",
      "printableUri" : "https://developer.arm.com/documentation/100691/0200/en/AIRCR-BFHFNMINS",
      "clickUri" : "https://developer.arm.com/documentation/100691/0200/AIRCR-BFHFNMINS?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100691/0200/en/AIRCR-BFHFNMINS",
      "excerpt" : "AIRCR.BFHFNMINS In Armv8-M processors with Arm TrustZone technology for Armv8-M implemented, the BFHFNMINS ... The possible values of this bit are: 0 BusFault, HardFault, and NMI are Secure.",
      "firstSentences" : "AIRCR.BFHFNMINS In Armv8-M processors with Arm TrustZone technology for Armv8-M implemented, the BFHFNMINS bit in the Application Interrupt and Reset Control Register (AIRCR) is available and is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARMv8-M Fault handling and detection",
        "uri" : "https://developer.arm.com/documentation/100691/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100691/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100691/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100691/0200/en",
        "excerpt" : "Fault handling and detection Fault exceptions Security state of fault exceptions Fault handling AIRCR.BFHFNMINS ARMv8-M Fault handling and detection Armv8-M",
        "firstSentences" : "Fault handling and detection Fault exceptions Security state of fault exceptions Fault handling AIRCR.BFHFNMINS ARMv8-M Fault handling and detection Armv8-M",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARMv8-M Fault handling and detection ",
          "document_number" : "100691",
          "document_version" : "0200",
          "content_type" : "guide",
          "systopparent" : "4821258",
          "sysurihash" : "lexDbAH9UecRGgaA",
          "urihash" : "lexDbAH9UecRGgaA",
          "sysuri" : "https://developer.arm.com/documentation/100691/0200/en",
          "systransactionid" : 861308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1596111088000,
          "topparentid" : 4821258,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596111787000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719940000,
          "permanentid" : "c4b6a6b96f0f4bb20a2424778cbf88a65792d08d6335ac5442852794ff33",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22bbabf3ce30357bc2957f",
          "transactionid" : 861308,
          "title" : "ARMv8-M Fault handling and detection ",
          "products" : [ "Armv8-M" ],
          "date" : 1648719940000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100691:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719940619963376,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 156,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100691/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719914939,
          "syssize" : 156,
          "sysdate" : 1648719940000,
          "haslayout" : "1",
          "topparent" : "4821258",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4821258,
          "content_description" : "Error detection and correction techniques can be used to help mitigate the effect of errors in silicon devices. ARMv8-M processors include features that provide a means of detecting some of these errors.",
          "wordcount" : 12,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719940000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100691/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100691/0200/?lang=en",
          "modified" : 1636383340000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719940619963376,
          "uri" : "https://developer.arm.com/documentation/100691/0200/en",
          "syscollection" : "default"
        },
        "Title" : "ARMv8-M Fault handling and detection",
        "Uri" : "https://developer.arm.com/documentation/100691/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100691/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100691/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100691/0200/en",
        "Excerpt" : "Fault handling and detection Fault exceptions Security state of fault exceptions Fault handling AIRCR.BFHFNMINS ARMv8-M Fault handling and detection Armv8-M",
        "FirstSentences" : "Fault handling and detection Fault exceptions Security state of fault exceptions Fault handling AIRCR.BFHFNMINS ARMv8-M Fault handling and detection Armv8-M"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AIRCR.BFHFNMINS ",
        "document_number" : "100691",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "4821258",
        "sysurihash" : "A7znNsyh3q1JSuhO",
        "urihash" : "A7znNsyh3q1JSuhO",
        "sysuri" : "https://developer.arm.com/documentation/100691/0200/en/AIRCR-BFHFNMINS",
        "systransactionid" : 861308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596111088000,
        "topparentid" : 4821258,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596111787000,
        "sysconcepts" : "target Non-secure HardFault ; exceptions ; NMI ; stack frame ; faults ; handlers ; AIRCR ; ARM ; program counters ; priority level ; lower numerical ; PRIS threshold ; firmware protection ; TrustZone technology ; architecture ; applications",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "attachmentparentid" : 4821258,
        "parentitem" : "5f22bbabf3ce30357bc2957f",
        "concepts" : "target Non-secure HardFault ; exceptions ; NMI ; stack frame ; faults ; handlers ; AIRCR ; ARM ; program counters ; priority level ; lower numerical ; PRIS threshold ; firmware protection ; TrustZone technology ; architecture ; applications",
        "documenttype" : "html",
        "isattachment" : "4821258",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719940000,
        "permanentid" : "672a804ca2d1d9d4511b30f9eff5019d7d0a0ea594031578d93e8aa0664a",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22bbabf3ce30357bc29585",
        "transactionid" : 861308,
        "title" : "AIRCR.BFHFNMINS ",
        "products" : [ "Armv8-M" ],
        "date" : 1648719940000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100691:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719940492797346,
        "sysisattachment" : "4821258",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4821258,
        "size" : 2856,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100691/0200/AIRCR-BFHFNMINS?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719914939,
        "syssize" : 2856,
        "sysdate" : 1648719940000,
        "haslayout" : "1",
        "topparent" : "4821258",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4821258,
        "content_description" : "Error detection and correction techniques can be used to help mitigate the effect of errors in silicon devices. ARMv8-M processors include features that provide a means of detecting some of these errors.",
        "wordcount" : 189,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719940000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100691/0200/AIRCR-BFHFNMINS?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100691/0200/AIRCR-BFHFNMINS?lang=en",
        "modified" : 1636383340000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719940492797346,
        "uri" : "https://developer.arm.com/documentation/100691/0200/en/AIRCR-BFHFNMINS",
        "syscollection" : "default"
      },
      "Title" : "AIRCR.BFHFNMINS",
      "Uri" : "https://developer.arm.com/documentation/100691/0200/en/AIRCR-BFHFNMINS",
      "PrintableUri" : "https://developer.arm.com/documentation/100691/0200/en/AIRCR-BFHFNMINS",
      "ClickUri" : "https://developer.arm.com/documentation/100691/0200/AIRCR-BFHFNMINS?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100691/0200/en/AIRCR-BFHFNMINS",
      "Excerpt" : "AIRCR.BFHFNMINS In Armv8-M processors with Arm TrustZone technology for Armv8-M implemented, the BFHFNMINS ... The possible values of this bit are: 0 BusFault, HardFault, and NMI are Secure.",
      "FirstSentences" : "AIRCR.BFHFNMINS In Armv8-M processors with Arm TrustZone technology for Armv8-M implemented, the BFHFNMINS bit in the Application Interrupt and Reset Control Register (AIRCR) is available and is ..."
    }, {
      "title" : "Fault exceptions",
      "uri" : "https://developer.arm.com/documentation/100691/0200/en/Fault-exceptions",
      "printableUri" : "https://developer.arm.com/documentation/100691/0200/en/Fault-exceptions",
      "clickUri" : "https://developer.arm.com/documentation/100691/0200/Fault-exceptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100691/0200/en/Fault-exceptions",
      "excerpt" : "A data access. ... Always enabled. ... They can be enabled by software. ... This is called escalation. ... In some situations, a fault with configurable priority is treated as a HardFault.",
      "firstSentences" : "Fault exceptions In ARMv8-M processors, error conditions are handled by fault exceptions. Fault exceptions are similar to interrupts, where piece of software that is called a handler is executed ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARMv8-M Fault handling and detection",
        "uri" : "https://developer.arm.com/documentation/100691/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100691/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100691/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100691/0200/en",
        "excerpt" : "Fault handling and detection Fault exceptions Security state of fault exceptions Fault handling AIRCR.BFHFNMINS ARMv8-M Fault handling and detection Armv8-M",
        "firstSentences" : "Fault handling and detection Fault exceptions Security state of fault exceptions Fault handling AIRCR.BFHFNMINS ARMv8-M Fault handling and detection Armv8-M",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARMv8-M Fault handling and detection ",
          "document_number" : "100691",
          "document_version" : "0200",
          "content_type" : "guide",
          "systopparent" : "4821258",
          "sysurihash" : "lexDbAH9UecRGgaA",
          "urihash" : "lexDbAH9UecRGgaA",
          "sysuri" : "https://developer.arm.com/documentation/100691/0200/en",
          "systransactionid" : 861308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1596111088000,
          "topparentid" : 4821258,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596111787000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719940000,
          "permanentid" : "c4b6a6b96f0f4bb20a2424778cbf88a65792d08d6335ac5442852794ff33",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22bbabf3ce30357bc2957f",
          "transactionid" : 861308,
          "title" : "ARMv8-M Fault handling and detection ",
          "products" : [ "Armv8-M" ],
          "date" : 1648719940000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100691:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719940619963376,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 156,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100691/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719914939,
          "syssize" : 156,
          "sysdate" : 1648719940000,
          "haslayout" : "1",
          "topparent" : "4821258",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4821258,
          "content_description" : "Error detection and correction techniques can be used to help mitigate the effect of errors in silicon devices. ARMv8-M processors include features that provide a means of detecting some of these errors.",
          "wordcount" : 12,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719940000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100691/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100691/0200/?lang=en",
          "modified" : 1636383340000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719940619963376,
          "uri" : "https://developer.arm.com/documentation/100691/0200/en",
          "syscollection" : "default"
        },
        "Title" : "ARMv8-M Fault handling and detection",
        "Uri" : "https://developer.arm.com/documentation/100691/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100691/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100691/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100691/0200/en",
        "Excerpt" : "Fault handling and detection Fault exceptions Security state of fault exceptions Fault handling AIRCR.BFHFNMINS ARMv8-M Fault handling and detection Armv8-M",
        "FirstSentences" : "Fault handling and detection Fault exceptions Security state of fault exceptions Fault handling AIRCR.BFHFNMINS ARMv8-M Fault handling and detection Armv8-M"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Fault exceptions ",
        "document_number" : "100691",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "4821258",
        "sysurihash" : "kgwzxioLt1ñ2B3RN",
        "urihash" : "kgwzxioLt1ñ2B3RN",
        "sysuri" : "https://developer.arm.com/documentation/100691/0200/en/Fault-exceptions",
        "systransactionid" : 861308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596111088000,
        "topparentid" : 4821258,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596111787000,
        "sysconcepts" : "fault exceptions ; handlers ; UNDEFINED instruction ; bus ; memory regions ; violation ; accesses ; priority levels ; escalation ; Non-secure NMI ; UsageFault ; architecture ; mask registers",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "attachmentparentid" : 4821258,
        "parentitem" : "5f22bbabf3ce30357bc2957f",
        "concepts" : "fault exceptions ; handlers ; UNDEFINED instruction ; bus ; memory regions ; violation ; accesses ; priority levels ; escalation ; Non-secure NMI ; UsageFault ; architecture ; mask registers",
        "documenttype" : "html",
        "isattachment" : "4821258",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719931000,
        "permanentid" : "d6811d40c2cfac3f4bbf1218bafd91682749f34b65f54870afd15008a3f3",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22bbabf3ce30357bc29582",
        "transactionid" : 861308,
        "title" : "Fault exceptions ",
        "products" : [ "Armv8-M" ],
        "date" : 1648719926000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100691:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719926617026754,
        "sysisattachment" : "4821258",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4821258,
        "size" : 5822,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100691/0200/Fault-exceptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719914939,
        "syssize" : 5822,
        "sysdate" : 1648719926000,
        "haslayout" : "1",
        "topparent" : "4821258",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4821258,
        "content_description" : "Error detection and correction techniques can be used to help mitigate the effect of errors in silicon devices. ARMv8-M processors include features that provide a means of detecting some of these errors.",
        "wordcount" : 239,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719931000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100691/0200/Fault-exceptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100691/0200/Fault-exceptions?lang=en",
        "modified" : 1636383340000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719926617026754,
        "uri" : "https://developer.arm.com/documentation/100691/0200/en/Fault-exceptions",
        "syscollection" : "default"
      },
      "Title" : "Fault exceptions",
      "Uri" : "https://developer.arm.com/documentation/100691/0200/en/Fault-exceptions",
      "PrintableUri" : "https://developer.arm.com/documentation/100691/0200/en/Fault-exceptions",
      "ClickUri" : "https://developer.arm.com/documentation/100691/0200/Fault-exceptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100691/0200/en/Fault-exceptions",
      "Excerpt" : "A data access. ... Always enabled. ... They can be enabled by software. ... This is called escalation. ... In some situations, a fault with configurable priority is treated as a HardFault.",
      "FirstSentences" : "Fault exceptions In ARMv8-M processors, error conditions are handled by fault exceptions. Fault exceptions are similar to interrupts, where piece of software that is called a handler is executed ..."
    }, {
      "title" : "Fault handling",
      "uri" : "https://developer.arm.com/documentation/100691/0200/en/Fault-handling",
      "printableUri" : "https://developer.arm.com/documentation/100691/0200/en/Fault-handling",
      "clickUri" : "https://developer.arm.com/documentation/100691/0200/Fault-handling?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100691/0200/en/Fault-handling",
      "excerpt" : "Debugger load or store accesses are synchronous, and are visible to the debugger ... When an asynchronous bus fault is triggered, the BusFault exception is pended. ... A debugger halts it.",
      "firstSentences" : "Fault handling In ARMv7-M and the ARMv8-M architecture with Main Extension, several Fault Status Registers (XFSR) are available to allow fault handlers to identify the cause of the fault exceptions.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARMv8-M Fault handling and detection",
        "uri" : "https://developer.arm.com/documentation/100691/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100691/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100691/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100691/0200/en",
        "excerpt" : "Fault handling and detection Fault exceptions Security state of fault exceptions Fault handling AIRCR.BFHFNMINS ARMv8-M Fault handling and detection Armv8-M",
        "firstSentences" : "Fault handling and detection Fault exceptions Security state of fault exceptions Fault handling AIRCR.BFHFNMINS ARMv8-M Fault handling and detection Armv8-M",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARMv8-M Fault handling and detection ",
          "document_number" : "100691",
          "document_version" : "0200",
          "content_type" : "guide",
          "systopparent" : "4821258",
          "sysurihash" : "lexDbAH9UecRGgaA",
          "urihash" : "lexDbAH9UecRGgaA",
          "sysuri" : "https://developer.arm.com/documentation/100691/0200/en",
          "systransactionid" : 861308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1596111088000,
          "topparentid" : 4821258,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596111787000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719940000,
          "permanentid" : "c4b6a6b96f0f4bb20a2424778cbf88a65792d08d6335ac5442852794ff33",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22bbabf3ce30357bc2957f",
          "transactionid" : 861308,
          "title" : "ARMv8-M Fault handling and detection ",
          "products" : [ "Armv8-M" ],
          "date" : 1648719940000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100691:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719940619963376,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 156,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100691/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719914939,
          "syssize" : 156,
          "sysdate" : 1648719940000,
          "haslayout" : "1",
          "topparent" : "4821258",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4821258,
          "content_description" : "Error detection and correction techniques can be used to help mitigate the effect of errors in silicon devices. ARMv8-M processors include features that provide a means of detecting some of these errors.",
          "wordcount" : 12,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719940000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100691/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100691/0200/?lang=en",
          "modified" : 1636383340000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719940619963376,
          "uri" : "https://developer.arm.com/documentation/100691/0200/en",
          "syscollection" : "default"
        },
        "Title" : "ARMv8-M Fault handling and detection",
        "Uri" : "https://developer.arm.com/documentation/100691/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100691/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100691/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100691/0200/en",
        "Excerpt" : "Fault handling and detection Fault exceptions Security state of fault exceptions Fault handling AIRCR.BFHFNMINS ARMv8-M Fault handling and detection Armv8-M",
        "FirstSentences" : "Fault handling and detection Fault exceptions Security state of fault exceptions Fault handling AIRCR.BFHFNMINS ARMv8-M Fault handling and detection Armv8-M"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Fault handling ",
        "document_number" : "100691",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "4821258",
        "sysurihash" : "GHCYc3bz46x035Z8",
        "urihash" : "GHCYc3bz46x035Z8",
        "sysuri" : "https://developer.arm.com/documentation/100691/0200/en/Fault-handling",
        "systransactionid" : 861308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596111088000,
        "topparentid" : 4821258,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596111787000,
        "sysconcepts" : "fault handlers ; address registers ; BusFaults ; ARMv8 ; architecture ; ARMv7 ; cause ; Secure software ; lockup state ; higher priority ; ARM documents ; considerations ; TrustZone technology",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "attachmentparentid" : 4821258,
        "parentitem" : "5f22bbabf3ce30357bc2957f",
        "concepts" : "fault handlers ; address registers ; BusFaults ; ARMv8 ; architecture ; ARMv7 ; cause ; Secure software ; lockup state ; higher priority ; ARM documents ; considerations ; TrustZone technology",
        "documenttype" : "html",
        "isattachment" : "4821258",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719931000,
        "permanentid" : "b2f3bf27a1440a683599df3fe6c17ad4505a78466b27137d50a9c22426a4",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22bbabf3ce30357bc29584",
        "transactionid" : 861308,
        "title" : "Fault handling ",
        "products" : [ "Armv8-M" ],
        "date" : 1648719925000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100691:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719925519461689,
        "sysisattachment" : "4821258",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4821258,
        "size" : 5720,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100691/0200/Fault-handling?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719914939,
        "syssize" : 5720,
        "sysdate" : 1648719925000,
        "haslayout" : "1",
        "topparent" : "4821258",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4821258,
        "content_description" : "Error detection and correction techniques can be used to help mitigate the effect of errors in silicon devices. ARMv8-M processors include features that provide a means of detecting some of these errors.",
        "wordcount" : 291,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719931000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100691/0200/Fault-handling?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100691/0200/Fault-handling?lang=en",
        "modified" : 1636383340000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719925519461689,
        "uri" : "https://developer.arm.com/documentation/100691/0200/en/Fault-handling",
        "syscollection" : "default"
      },
      "Title" : "Fault handling",
      "Uri" : "https://developer.arm.com/documentation/100691/0200/en/Fault-handling",
      "PrintableUri" : "https://developer.arm.com/documentation/100691/0200/en/Fault-handling",
      "ClickUri" : "https://developer.arm.com/documentation/100691/0200/Fault-handling?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100691/0200/en/Fault-handling",
      "Excerpt" : "Debugger load or store accesses are synchronous, and are visible to the debugger ... When an asynchronous bus fault is triggered, the BusFault exception is pended. ... A debugger halts it.",
      "FirstSentences" : "Fault handling In ARMv7-M and the ARMv8-M architecture with Main Extension, several Fault Status Registers (XFSR) are available to allow fault handlers to identify the cause of the fault exceptions."
    } ],
    "totalNumberOfChildResults" : 7,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARMv8-M Fault handling and detection ",
      "document_number" : "100691",
      "document_version" : "0200",
      "content_type" : "guide",
      "systopparent" : "4821258",
      "sysurihash" : "lexDbAH9UecRGgaA",
      "urihash" : "lexDbAH9UecRGgaA",
      "sysuri" : "https://developer.arm.com/documentation/100691/0200/en",
      "systransactionid" : 861308,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1596111088000,
      "topparentid" : 4821258,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1596111787000,
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719940000,
      "permanentid" : "c4b6a6b96f0f4bb20a2424778cbf88a65792d08d6335ac5442852794ff33",
      "syslanguage" : [ "English" ],
      "itemid" : "5f22bbabf3ce30357bc2957f",
      "transactionid" : 861308,
      "title" : "ARMv8-M Fault handling and detection ",
      "products" : [ "Armv8-M" ],
      "date" : 1648719940000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100691:0200:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719940619963376,
      "navigationhierarchiescontenttype" : "Guide",
      "size" : 156,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100691/0200/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719914939,
      "syssize" : 156,
      "sysdate" : 1648719940000,
      "haslayout" : "1",
      "topparent" : "4821258",
      "label_version" : "2.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4821258,
      "content_description" : "Error detection and correction techniques can be used to help mitigate the effect of errors in silicon devices. ARMv8-M processors include features that provide a means of detecting some of these errors.",
      "wordcount" : 12,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719940000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100691/0200/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100691/0200/?lang=en",
      "modified" : 1636383340000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719940619963376,
      "uri" : "https://developer.arm.com/documentation/100691/0200/en",
      "syscollection" : "default"
    },
    "Title" : "ARMv8-M Fault handling and detection",
    "Uri" : "https://developer.arm.com/documentation/100691/0200/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100691/0200/en",
    "ClickUri" : "https://developer.arm.com/documentation/100691/0200/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100691/0200/en",
    "Excerpt" : "Fault handling and detection Fault exceptions Security state of fault exceptions Fault handling AIRCR.BFHFNMINS ARMv8-M Fault handling and detection Armv8-M",
    "FirstSentences" : "Fault handling and detection Fault exceptions Security state of fault exceptions Fault handling AIRCR.BFHFNMINS ARMv8-M Fault handling and detection Armv8-M"
  }, {
    "title" : "Train or Fine-Tune your Model",
    "uri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Train-or-Fine-Tune-your-Model",
    "printableUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Train-or-Fine-Tune-your-Model",
    "clickUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/Train-or-Fine-Tune-your-Model?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Train-or-Fine-Tune-your-Model",
    "excerpt" : "Train or Fine-Tune your Model Train your model using your training data and compare the ... The training process varies by model. ... The final accuracy is approximately 85% for CifarNet.",
    "firstSentences" : "Train or Fine-Tune your Model Train your model using your training data and compare the accuracy with the original 32-bit network. The training process varies by model. To fine-tune an existing ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2382,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Quantize neural networks to 8-bit using Tensorflow",
      "uri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
      "excerpt" : "Overview With the launch of TensorFlow Lite, TensorFlow has been updated with quantization techniques and ... This guide shows you how to quantize a network so that it uses 8-bit data types ...",
      "firstSentences" : "Overview With the launch of TensorFlow Lite, TensorFlow has been updated with quantization techniques and tools that you can use to improve the performance of your network. This guide shows you ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Quantize neural networks to 8-bit using Tensorflow ",
        "document_number" : "ARM0629486814402663",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4707214",
        "sysurihash" : "rCXBPTgIYn9Nae9v",
        "urihash" : "rCXBPTgIYn9Nae9v",
        "sysuri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
        "systransactionid" : 863702,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1582211737000,
        "topparentid" : 4707214,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647520874000,
        "sysconcepts" : "TensorFlow ; network ; techniques ; quantization ; CoreML ; tf-coreml ; github ; deployment ; Apple Developer ; arithmetic operations ; distribution ; accumulation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
        "concepts" : "TensorFlow ; network ; techniques ; quantization ; CoreML ; tf-coreml ; github ; deployment ; Apple Developer ; arithmetic operations ; distribution ; accumulation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081795000,
        "permanentid" : "7d7a24c7e74e6b891ebd0df4e7687363219a96646b6940540d87496cdd16",
        "syslanguage" : [ "English" ],
        "itemid" : "62332c6a8804d00769e9dbae",
        "transactionid" : 863702,
        "title" : "Quantize neural networks to 8-bit using Tensorflow ",
        "products" : [ "Machine Learning" ],
        "date" : 1649081795000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ARM0629486814402663:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081795879850328,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1272,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081654566,
        "syssize" : 1272,
        "sysdate" : 1649081795000,
        "haslayout" : "1",
        "topparent" : "4707214",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4707214,
        "content_description" : "This guide shows you how to quantize a network so that it uses 8-bit data types during training, using features that are available from TensorFlow 1.9 or later.",
        "wordcount" : 116,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081795000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ARM0629486814402663/0100/?lang=en",
        "modified" : 1647520874000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081795879850328,
        "uri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Quantize neural networks to 8-bit using Tensorflow",
      "Uri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
      "Excerpt" : "Overview With the launch of TensorFlow Lite, TensorFlow has been updated with quantization techniques and ... This guide shows you how to quantize a network so that it uses 8-bit data types ...",
      "FirstSentences" : "Overview With the launch of TensorFlow Lite, TensorFlow has been updated with quantization techniques and tools that you can use to improve the performance of your network. This guide shows you ..."
    },
    "childResults" : [ {
      "title" : "Quantize the Graph",
      "uri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Quantize-the-Graph",
      "printableUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Quantize-the-Graph",
      "clickUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/Quantize-the-Graph?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Quantize-the-Graph",
      "excerpt" : "Quantize the Graph Use the TensorFlow Lite Converter tflite_convert to optimize the TensorFlow graphs and ... This tool is installed as standard in your path with TensorFlow 1.9 or later.",
      "firstSentences" : "Quantize the Graph Use the TensorFlow Lite Converter tflite_convert to optimize the TensorFlow graphs and convert them to the TensorFlow Lite format for 8-bit inference. This tool is installed as ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Quantize neural networks to 8-bit using Tensorflow",
        "uri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
        "excerpt" : "Overview With the launch of TensorFlow Lite, TensorFlow has been updated with quantization techniques and ... This guide shows you how to quantize a network so that it uses 8-bit data types ...",
        "firstSentences" : "Overview With the launch of TensorFlow Lite, TensorFlow has been updated with quantization techniques and tools that you can use to improve the performance of your network. This guide shows you ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Quantize neural networks to 8-bit using Tensorflow ",
          "document_number" : "ARM0629486814402663",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4707214",
          "sysurihash" : "rCXBPTgIYn9Nae9v",
          "urihash" : "rCXBPTgIYn9Nae9v",
          "sysuri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
          "systransactionid" : 863702,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1582211737000,
          "topparentid" : 4707214,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647520874000,
          "sysconcepts" : "TensorFlow ; network ; techniques ; quantization ; CoreML ; tf-coreml ; github ; deployment ; Apple Developer ; arithmetic operations ; distribution ; accumulation",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
          "concepts" : "TensorFlow ; network ; techniques ; quantization ; CoreML ; tf-coreml ; github ; deployment ; Apple Developer ; arithmetic operations ; distribution ; accumulation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081795000,
          "permanentid" : "7d7a24c7e74e6b891ebd0df4e7687363219a96646b6940540d87496cdd16",
          "syslanguage" : [ "English" ],
          "itemid" : "62332c6a8804d00769e9dbae",
          "transactionid" : 863702,
          "title" : "Quantize neural networks to 8-bit using Tensorflow ",
          "products" : [ "Machine Learning" ],
          "date" : 1649081795000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ARM0629486814402663:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081795879850328,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1272,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081654566,
          "syssize" : 1272,
          "sysdate" : 1649081795000,
          "haslayout" : "1",
          "topparent" : "4707214",
          "label_version" : "1.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4707214,
          "content_description" : "This guide shows you how to quantize a network so that it uses 8-bit data types during training, using features that are available from TensorFlow 1.9 or later.",
          "wordcount" : 116,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081795000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ARM0629486814402663/0100/?lang=en",
          "modified" : 1647520874000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081795879850328,
          "uri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Quantize neural networks to 8-bit using Tensorflow",
        "Uri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
        "Excerpt" : "Overview With the launch of TensorFlow Lite, TensorFlow has been updated with quantization techniques and ... This guide shows you how to quantize a network so that it uses 8-bit data types ...",
        "FirstSentences" : "Overview With the launch of TensorFlow Lite, TensorFlow has been updated with quantization techniques and tools that you can use to improve the performance of your network. This guide shows you ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Quantize the Graph ",
        "document_number" : "ARM0629486814402663",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4707214",
        "sysurihash" : "cX8elylCy7nA5lkq",
        "urihash" : "cX8elylCy7nA5lkq",
        "sysuri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Quantize-the-Graph",
        "systransactionid" : 863703,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1582211737000,
        "topparentid" : 4707214,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647520874000,
        "sysconcepts" : "TensorFlow Lite format ; tflite ; graphs ; command ; inference ; def ; arrays ; cifarnet ; command-line program ; Predictions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
        "attachmentparentid" : 4707214,
        "parentitem" : "62332c6a8804d00769e9dbae",
        "concepts" : "TensorFlow Lite format ; tflite ; graphs ; command ; inference ; def ; arrays ; cifarnet ; command-line program ; Predictions",
        "documenttype" : "html",
        "isattachment" : "4707214",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081867000,
        "permanentid" : "297588cc0f5e7bcb99204b648a927478d247202a2741e259d3d5b43ab889",
        "syslanguage" : [ "English" ],
        "itemid" : "62332c6a8804d00769e9dbb3",
        "transactionid" : 863703,
        "title" : "Quantize the Graph ",
        "products" : [ "Machine Learning" ],
        "date" : 1649081867000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ARM0629486814402663:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081867274199349,
        "sysisattachment" : "4707214",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4707214,
        "size" : 1460,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/Quantize-the-Graph?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081654566,
        "syssize" : 1460,
        "sysdate" : 1649081867000,
        "haslayout" : "1",
        "topparent" : "4707214",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4707214,
        "content_description" : "This guide shows you how to quantize a network so that it uses 8-bit data types during training, using features that are available from TensorFlow 1.9 or later.",
        "wordcount" : 87,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081867000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/Quantize-the-Graph?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ARM0629486814402663/0100/Quantize-the-Graph?lang=en",
        "modified" : 1647520874000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081867274199349,
        "uri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Quantize-the-Graph",
        "syscollection" : "default"
      },
      "Title" : "Quantize the Graph",
      "Uri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Quantize-the-Graph",
      "PrintableUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Quantize-the-Graph",
      "ClickUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/Quantize-the-Graph?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Quantize-the-Graph",
      "Excerpt" : "Quantize the Graph Use the TensorFlow Lite Converter tflite_convert to optimize the TensorFlow graphs and ... This tool is installed as standard in your path with TensorFlow 1.9 or later.",
      "FirstSentences" : "Quantize the Graph Use the TensorFlow Lite Converter tflite_convert to optimize the TensorFlow graphs and convert them to the TensorFlow Lite format for 8-bit inference. This tool is installed as ..."
    }, {
      "title" : "Before you Begin",
      "uri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Before-you-Begin",
      "printableUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Before-you-Begin",
      "clickUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/Before-you-Begin?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Before-you-Begin",
      "excerpt" : "Before you Begin Before you can use the TensorFlow Lite quantization tools, you must: Install ... Arm tested TensorFlow version 1.15. ... Note that this support will change over time.",
      "firstSentences" : "Before you Begin Before you can use the TensorFlow Lite quantization tools, you must: Install TensorFlow 1.9 or later. Arm tested TensorFlow version 1.15. To follow the CifarNet examples in this ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Quantize neural networks to 8-bit using Tensorflow",
        "uri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
        "excerpt" : "Overview With the launch of TensorFlow Lite, TensorFlow has been updated with quantization techniques and ... This guide shows you how to quantize a network so that it uses 8-bit data types ...",
        "firstSentences" : "Overview With the launch of TensorFlow Lite, TensorFlow has been updated with quantization techniques and tools that you can use to improve the performance of your network. This guide shows you ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Quantize neural networks to 8-bit using Tensorflow ",
          "document_number" : "ARM0629486814402663",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4707214",
          "sysurihash" : "rCXBPTgIYn9Nae9v",
          "urihash" : "rCXBPTgIYn9Nae9v",
          "sysuri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
          "systransactionid" : 863702,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1582211737000,
          "topparentid" : 4707214,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647520874000,
          "sysconcepts" : "TensorFlow ; network ; techniques ; quantization ; CoreML ; tf-coreml ; github ; deployment ; Apple Developer ; arithmetic operations ; distribution ; accumulation",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
          "concepts" : "TensorFlow ; network ; techniques ; quantization ; CoreML ; tf-coreml ; github ; deployment ; Apple Developer ; arithmetic operations ; distribution ; accumulation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081795000,
          "permanentid" : "7d7a24c7e74e6b891ebd0df4e7687363219a96646b6940540d87496cdd16",
          "syslanguage" : [ "English" ],
          "itemid" : "62332c6a8804d00769e9dbae",
          "transactionid" : 863702,
          "title" : "Quantize neural networks to 8-bit using Tensorflow ",
          "products" : [ "Machine Learning" ],
          "date" : 1649081795000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ARM0629486814402663:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081795879850328,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1272,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081654566,
          "syssize" : 1272,
          "sysdate" : 1649081795000,
          "haslayout" : "1",
          "topparent" : "4707214",
          "label_version" : "1.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4707214,
          "content_description" : "This guide shows you how to quantize a network so that it uses 8-bit data types during training, using features that are available from TensorFlow 1.9 or later.",
          "wordcount" : 116,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081795000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ARM0629486814402663/0100/?lang=en",
          "modified" : 1647520874000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081795879850328,
          "uri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Quantize neural networks to 8-bit using Tensorflow",
        "Uri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
        "Excerpt" : "Overview With the launch of TensorFlow Lite, TensorFlow has been updated with quantization techniques and ... This guide shows you how to quantize a network so that it uses 8-bit data types ...",
        "FirstSentences" : "Overview With the launch of TensorFlow Lite, TensorFlow has been updated with quantization techniques and tools that you can use to improve the performance of your network. This guide shows you ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Before you Begin ",
        "document_number" : "ARM0629486814402663",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4707214",
        "sysurihash" : "voarlJcGyhYTlD1ð",
        "urihash" : "voarlJcGyhYTlD1ð",
        "sysuri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Before-you-Begin",
        "systransactionid" : 863702,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1582211737000,
        "topparentid" : 4707214,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647520874000,
        "sysconcepts" : "quantization ; TensorFlow ; network ; graph ; weights ; delay ; quant ; floating-point ; optimization ; existing trained ; Remove unsupported ; activations ; classifier ; d4e1f97fd8b929deab5b65f8fd2d0523f89d5b44",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
        "attachmentparentid" : 4707214,
        "parentitem" : "62332c6a8804d00769e9dbae",
        "concepts" : "quantization ; TensorFlow ; network ; graph ; weights ; delay ; quant ; floating-point ; optimization ; existing trained ; Remove unsupported ; activations ; classifier ; d4e1f97fd8b929deab5b65f8fd2d0523f89d5b44",
        "documenttype" : "html",
        "isattachment" : "4707214",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081801000,
        "permanentid" : "2bd6fb8074212efa98dd538be8cc28af19136d5e478b0ffb7fbf35f9548e",
        "syslanguage" : [ "English" ],
        "itemid" : "62332c6a8804d00769e9dbb0",
        "transactionid" : 863702,
        "title" : "Before you Begin ",
        "products" : [ "Machine Learning" ],
        "date" : 1649081801000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ARM0629486814402663:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081801506141689,
        "sysisattachment" : "4707214",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4707214,
        "size" : 1764,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/Before-you-Begin?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081654566,
        "syssize" : 1764,
        "sysdate" : 1649081801000,
        "haslayout" : "1",
        "topparent" : "4707214",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4707214,
        "content_description" : "This guide shows you how to quantize a network so that it uses 8-bit data types during training, using features that are available from TensorFlow 1.9 or later.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081801000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/Before-you-Begin?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ARM0629486814402663/0100/Before-you-Begin?lang=en",
        "modified" : 1647520874000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081801506141689,
        "uri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Before-you-Begin",
        "syscollection" : "default"
      },
      "Title" : "Before you Begin",
      "Uri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Before-you-Begin",
      "PrintableUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Before-you-Begin",
      "ClickUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/Before-you-Begin?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Before-you-Begin",
      "Excerpt" : "Before you Begin Before you can use the TensorFlow Lite quantization tools, you must: Install ... Arm tested TensorFlow version 1.15. ... Note that this support will change over time.",
      "FirstSentences" : "Before you Begin Before you can use the TensorFlow Lite quantization tools, you must: Install TensorFlow 1.9 or later. Arm tested TensorFlow version 1.15. To follow the CifarNet examples in this ..."
    }, {
      "title" : "Prepare the Graph for Inference",
      "uri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Prepare-the-Graph-for-Inference",
      "printableUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Prepare-the-Graph-for-Inference",
      "clickUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/Prepare-the-Graph-for-Inference?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Prepare-the-Graph-for-Inference",
      "excerpt" : "Prepare the Graph for Inference To prepare the graph for inference with TensorFlow Lite or Arm NN, optimize ... This modifies the way the inference graph is exported, to make sure that it is ...",
      "firstSentences" : "Prepare the Graph for Inference To prepare the graph for inference with TensorFlow Lite or Arm NN, optimize the graph for inference, and freeze it: Add fake quantization layers to the graph. This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Quantize neural networks to 8-bit using Tensorflow",
        "uri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
        "excerpt" : "Overview With the launch of TensorFlow Lite, TensorFlow has been updated with quantization techniques and ... This guide shows you how to quantize a network so that it uses 8-bit data types ...",
        "firstSentences" : "Overview With the launch of TensorFlow Lite, TensorFlow has been updated with quantization techniques and tools that you can use to improve the performance of your network. This guide shows you ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Quantize neural networks to 8-bit using Tensorflow ",
          "document_number" : "ARM0629486814402663",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4707214",
          "sysurihash" : "rCXBPTgIYn9Nae9v",
          "urihash" : "rCXBPTgIYn9Nae9v",
          "sysuri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
          "systransactionid" : 863702,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1582211737000,
          "topparentid" : 4707214,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647520874000,
          "sysconcepts" : "TensorFlow ; network ; techniques ; quantization ; CoreML ; tf-coreml ; github ; deployment ; Apple Developer ; arithmetic operations ; distribution ; accumulation",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
          "concepts" : "TensorFlow ; network ; techniques ; quantization ; CoreML ; tf-coreml ; github ; deployment ; Apple Developer ; arithmetic operations ; distribution ; accumulation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081795000,
          "permanentid" : "7d7a24c7e74e6b891ebd0df4e7687363219a96646b6940540d87496cdd16",
          "syslanguage" : [ "English" ],
          "itemid" : "62332c6a8804d00769e9dbae",
          "transactionid" : 863702,
          "title" : "Quantize neural networks to 8-bit using Tensorflow ",
          "products" : [ "Machine Learning" ],
          "date" : 1649081795000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ARM0629486814402663:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081795879850328,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1272,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081654566,
          "syssize" : 1272,
          "sysdate" : 1649081795000,
          "haslayout" : "1",
          "topparent" : "4707214",
          "label_version" : "1.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4707214,
          "content_description" : "This guide shows you how to quantize a network so that it uses 8-bit data types during training, using features that are available from TensorFlow 1.9 or later.",
          "wordcount" : 116,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081795000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ARM0629486814402663/0100/?lang=en",
          "modified" : 1647520874000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081795879850328,
          "uri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Quantize neural networks to 8-bit using Tensorflow",
        "Uri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ARM0629486814402663/0100/en",
        "Excerpt" : "Overview With the launch of TensorFlow Lite, TensorFlow has been updated with quantization techniques and ... This guide shows you how to quantize a network so that it uses 8-bit data types ...",
        "FirstSentences" : "Overview With the launch of TensorFlow Lite, TensorFlow has been updated with quantization techniques and tools that you can use to improve the performance of your network. This guide shows you ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Prepare the Graph for Inference ",
        "document_number" : "ARM0629486814402663",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4707214",
        "sysurihash" : "TfxV9NpDfO8Qljt4",
        "urihash" : "TfxV9NpDfO8Qljt4",
        "sysuri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Prepare-the-Graph-for-Inference",
        "systransactionid" : 863702,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1582211737000,
        "topparentid" : 4707214,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647520874000,
        "sysconcepts" : "graph ; inference ; fake quantization ; cifarnet ; contrib ; def ; py ; export ; trained weights ; done using ; TensorFlow Lite ; checkpoint",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
        "attachmentparentid" : 4707214,
        "parentitem" : "62332c6a8804d00769e9dbae",
        "concepts" : "graph ; inference ; fake quantization ; cifarnet ; contrib ; def ; py ; export ; trained weights ; done using ; TensorFlow Lite ; checkpoint",
        "documenttype" : "html",
        "isattachment" : "4707214",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081801000,
        "permanentid" : "e207c9d1558d8bd367ef4e8c87e90f2e476f3e75136a33f927793dbf0593",
        "syslanguage" : [ "English" ],
        "itemid" : "62332c6a8804d00769e9dbb2",
        "transactionid" : 863702,
        "title" : "Prepare the Graph for Inference ",
        "products" : [ "Machine Learning" ],
        "date" : 1649081801000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ARM0629486814402663:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081801385848135,
        "sysisattachment" : "4707214",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4707214,
        "size" : 1800,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/Prepare-the-Graph-for-Inference?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081654566,
        "syssize" : 1800,
        "sysdate" : 1649081801000,
        "haslayout" : "1",
        "topparent" : "4707214",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4707214,
        "content_description" : "This guide shows you how to quantize a network so that it uses 8-bit data types during training, using features that are available from TensorFlow 1.9 or later.",
        "wordcount" : 114,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081801000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/Prepare-the-Graph-for-Inference?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ARM0629486814402663/0100/Prepare-the-Graph-for-Inference?lang=en",
        "modified" : 1647520874000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081801385848135,
        "uri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Prepare-the-Graph-for-Inference",
        "syscollection" : "default"
      },
      "Title" : "Prepare the Graph for Inference",
      "Uri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Prepare-the-Graph-for-Inference",
      "PrintableUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Prepare-the-Graph-for-Inference",
      "ClickUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/Prepare-the-Graph-for-Inference?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Prepare-the-Graph-for-Inference",
      "Excerpt" : "Prepare the Graph for Inference To prepare the graph for inference with TensorFlow Lite or Arm NN, optimize ... This modifies the way the inference graph is exported, to make sure that it is ...",
      "FirstSentences" : "Prepare the Graph for Inference To prepare the graph for inference with TensorFlow Lite or Arm NN, optimize the graph for inference, and freeze it: Add fake quantization layers to the graph. This ..."
    } ],
    "totalNumberOfChildResults" : 6,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Train or Fine-Tune your Model ",
      "document_number" : "ARM0629486814402663",
      "document_version" : "0100",
      "content_type" : "guide",
      "systopparent" : "4707214",
      "sysurihash" : "FC84x136sZd8OKrI",
      "urihash" : "FC84x136sZd8OKrI",
      "sysuri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Train-or-Fine-Tune-your-Model",
      "systransactionid" : 863703,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1582211737000,
      "topparentid" : 4707214,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1647520874000,
      "sysconcepts" : "graph ; weights ; quantization ; network ; cifarnet ; cifar10 ; 2xlarge EC2 ; cifarnet-model directory ; nbash scripts",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
      "attachmentparentid" : 4707214,
      "parentitem" : "62332c6a8804d00769e9dbae",
      "concepts" : "graph ; weights ; quantization ; network ; cifarnet ; cifar10 ; 2xlarge EC2 ; cifarnet-model directory ; nbash scripts",
      "documenttype" : "html",
      "isattachment" : "4707214",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649081868000,
      "permanentid" : "bc1a276cc75453ff40effffe7a1d219c6d3979a02372adab8532daa9f3e3",
      "syslanguage" : [ "English" ],
      "itemid" : "62332c6a8804d00769e9dbb1",
      "transactionid" : 863703,
      "title" : "Train or Fine-Tune your Model ",
      "products" : [ "Machine Learning" ],
      "date" : 1649081868000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ARM0629486814402663:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649081868035916939,
      "sysisattachment" : "4707214",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4707214,
      "size" : 1548,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/Train-or-Fine-Tune-your-Model?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649081654566,
      "syssize" : 1548,
      "sysdate" : 1649081868000,
      "haslayout" : "1",
      "topparent" : "4707214",
      "label_version" : "1.2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4707214,
      "content_description" : "This guide shows you how to quantize a network so that it uses 8-bit data types during training, using features that are available from TensorFlow 1.9 or later.",
      "wordcount" : 120,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649081868000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/Train-or-Fine-Tune-your-Model?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ARM0629486814402663/0100/Train-or-Fine-Tune-your-Model?lang=en",
      "modified" : 1647520874000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649081868035916939,
      "uri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Train-or-Fine-Tune-your-Model",
      "syscollection" : "default"
    },
    "Title" : "Train or Fine-Tune your Model",
    "Uri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Train-or-Fine-Tune-your-Model",
    "PrintableUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Train-or-Fine-Tune-your-Model",
    "ClickUri" : "https://developer.arm.com/documentation/ARM0629486814402663/0100/Train-or-Fine-Tune-your-Model?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ARM0629486814402663/0100/en/Train-or-Fine-Tune-your-Model",
    "Excerpt" : "Train or Fine-Tune your Model Train your model using your training data and compare the ... The training process varies by model. ... The final accuracy is approximately 85% for CifarNet.",
    "FirstSentences" : "Train or Fine-Tune your Model Train your model using your training data and compare the accuracy with the original 32-bit network. The training process varies by model. To fine-tune an existing ..."
  }, {
    "title" : "Implement classical ML with Arm CMSIS-DSP libraries",
    "uri" : "https://developer.arm.com/documentation/102052/0000/en",
    "printableUri" : "https://developer.arm.com/documentation/102052/0000/en",
    "clickUri" : "https://developer.arm.com/documentation/102052/0000/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102052/0000/en",
    "excerpt" : "This guide explains how to train the SVM and Bayes classifiers in Python, how to dump the parameters, and ... The new functions are contained in the following CMSIS-DSP folders: SVMFunctions ...",
    "firstSentences" : "Overview Typically, when developers talk about machine learning (ML), they refer to neural networks (NNs). The great advantage of neural networks is that you do not need to be a domain expert and ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2382,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Implement your Bayesian estimator with CMSIS-DSP",
      "uri" : "https://developer.arm.com/documentation/102052/0000/en/Implement-your-Bayesian-estimator-with-CMSIS-DSP",
      "printableUri" : "https://developer.arm.com/documentation/102052/0000/en/Implement-your-Bayesian-estimator-with-CMSIS-DSP",
      "clickUri" : "https://developer.arm.com/documentation/102052/0000/Implement-your-Bayesian-estimator-with-CMSIS-DSP?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102052/0000/en/Implement-your-Bayesian-estimator-with-CMSIS-DSP",
      "excerpt" : "Implement your Bayesian estimator with CMSIS-DSP Once the parameters of the Bayesian classifier have ... You can find the full code in CMSIS\\/DSP\\/Examples\\/ARM\\/arm_bayes_example\\/arm_bayes_ ...",
      "firstSentences" : "Implement your Bayesian estimator with CMSIS-DSP Once the parameters of the Bayesian classifier have been dumped from the Python code, you can use them in your C code with the CMSIS-DSP. You can ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Implement classical ML with Arm CMSIS-DSP libraries",
        "uri" : "https://developer.arm.com/documentation/102052/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/102052/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/102052/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102052/0000/en",
        "excerpt" : "This guide explains how to train the SVM and Bayes classifiers in Python, how to dump the parameters, and ... The new functions are contained in the following CMSIS-DSP folders: SVMFunctions ...",
        "firstSentences" : "Overview Typically, when developers talk about machine learning (ML), they refer to neural networks (NNs). The great advantage of neural networks is that you do not need to be a domain expert and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Implement classical ML with Arm CMSIS-DSP libraries ",
          "document_number" : "102052",
          "document_version" : "0000",
          "content_type" : "guide",
          "systopparent" : "4706155",
          "sysurihash" : "WFJ6CbxX18OSngLQ",
          "urihash" : "WFJ6CbxX18OSngLQ",
          "sysuri" : "https://developer.arm.com/documentation/102052/0000/en",
          "systransactionid" : 863697,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1582902937000,
          "topparentid" : 4706155,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627378875000,
          "sysconcepts" : "neural networks ; machine learning ; technologies ; CMSIS-DSP ; Bayes classifiers ; Python ; scikit-learn package ; processing chain ; smart features ; image recognition ; sound classification ; anomaly detection ; third-party tools ; code generation ; rich collection ; numerous memory",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
          "concepts" : "neural networks ; machine learning ; technologies ; CMSIS-DSP ; Bayes classifiers ; Python ; scikit-learn package ; processing chain ; smart features ; image recognition ; sound classification ; anomaly detection ; third-party tools ; code generation ; rich collection ; numerous memory",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081576000,
          "permanentid" : "6c5aac8b9a9048d3263cc65fd6c0300d46aba3e0e0882aa4aa112d18456a",
          "syslanguage" : [ "English" ],
          "itemid" : "60ffd4bb9ebe3a7dbd3a7905",
          "transactionid" : 863697,
          "title" : "Implement classical ML with Arm CMSIS-DSP libraries ",
          "products" : [ "Machine Learning" ],
          "date" : 1649081576000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102052:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081576737018108,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 2645,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102052/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081240872,
          "syssize" : 2645,
          "sysdate" : 1649081576000,
          "haslayout" : "1",
          "topparent" : "4706155",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4706155,
          "content_description" : "This guide explains how to train the SVM and Bayes classifiers in Python, how to dump the parameters, and how to use the dumped parameters in CMSIS-DSP. It also explains how the distance functions can be used for building clustering algorithms.",
          "wordcount" : 196,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081576000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102052/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102052/0000/?lang=en",
          "modified" : 1627378875000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081576737018108,
          "uri" : "https://developer.arm.com/documentation/102052/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Implement classical ML with Arm CMSIS-DSP libraries",
        "Uri" : "https://developer.arm.com/documentation/102052/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102052/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/102052/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102052/0000/en",
        "Excerpt" : "This guide explains how to train the SVM and Bayes classifiers in Python, how to dump the parameters, and ... The new functions are contained in the following CMSIS-DSP folders: SVMFunctions ...",
        "FirstSentences" : "Overview Typically, when developers talk about machine learning (ML), they refer to neural networks (NNs). The great advantage of neural networks is that you do not need to be a domain expert and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Implement your Bayesian estimator with CMSIS-DSP ",
        "document_number" : "102052",
        "document_version" : "0000",
        "content_type" : "guide",
        "systopparent" : "4706155",
        "sysurihash" : "dNLñCQb4aMTl6hn7",
        "urihash" : "dNLñCQb4aMTl6hn7",
        "sysuri" : "https://developer.arm.com/documentation/102052/0000/en/Implement-your-Bayesian-estimator-with-CMSIS-DSP",
        "systransactionid" : 863697,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1582902937000,
        "topparentid" : 4706155,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627378875000,
        "sysconcepts" : "Bayesian classifier ; Python ; CMSIS-DSP ; estimator ; probabilities ; gaussian ; arrays ; dimensions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
        "attachmentparentid" : 4706155,
        "parentitem" : "60ffd4bb9ebe3a7dbd3a7905",
        "concepts" : "Bayesian classifier ; Python ; CMSIS-DSP ; estimator ; probabilities ; gaussian ; arrays ; dimensions",
        "documenttype" : "html",
        "isattachment" : "4706155",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081576000,
        "permanentid" : "d6833c2a237d6287b194036df50c5c695162dc3e0ef3f5d175cbbc6a464d",
        "syslanguage" : [ "English" ],
        "itemid" : "60ffd4bc9ebe3a7dbd3a790c",
        "transactionid" : 863697,
        "title" : "Implement your Bayesian estimator with CMSIS-DSP ",
        "products" : [ "Machine Learning" ],
        "date" : 1649081576000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102052:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081576697636405,
        "sysisattachment" : "4706155",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4706155,
        "size" : 2819,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102052/0000/Implement-your-Bayesian-estimator-with-CMSIS-DSP?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081240872,
        "syssize" : 2819,
        "sysdate" : 1649081576000,
        "haslayout" : "1",
        "topparent" : "4706155",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4706155,
        "content_description" : "This guide explains how to train the SVM and Bayes classifiers in Python, how to dump the parameters, and how to use the dumped parameters in CMSIS-DSP. It also explains how the distance functions can be used for building clustering algorithms.",
        "wordcount" : 163,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081576000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102052/0000/Implement-your-Bayesian-estimator-with-CMSIS-DSP?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102052/0000/Implement-your-Bayesian-estimator-with-CMSIS-DSP?lang=en",
        "modified" : 1627378875000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081576697636405,
        "uri" : "https://developer.arm.com/documentation/102052/0000/en/Implement-your-Bayesian-estimator-with-CMSIS-DSP",
        "syscollection" : "default"
      },
      "Title" : "Implement your Bayesian estimator with CMSIS-DSP",
      "Uri" : "https://developer.arm.com/documentation/102052/0000/en/Implement-your-Bayesian-estimator-with-CMSIS-DSP",
      "PrintableUri" : "https://developer.arm.com/documentation/102052/0000/en/Implement-your-Bayesian-estimator-with-CMSIS-DSP",
      "ClickUri" : "https://developer.arm.com/documentation/102052/0000/Implement-your-Bayesian-estimator-with-CMSIS-DSP?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102052/0000/en/Implement-your-Bayesian-estimator-with-CMSIS-DSP",
      "Excerpt" : "Implement your Bayesian estimator with CMSIS-DSP Once the parameters of the Bayesian classifier have ... You can find the full code in CMSIS\\/DSP\\/Examples\\/ARM\\/arm_bayes_example\\/arm_bayes_ ...",
      "FirstSentences" : "Implement your Bayesian estimator with CMSIS-DSP Once the parameters of the Bayesian classifier have been dumped from the Python code, you can use them in your C code with the CMSIS-DSP. You can ..."
    }, {
      "title" : "Next steps",
      "uri" : "https://developer.arm.com/documentation/102052/0000/en/Next-steps",
      "printableUri" : "https://developer.arm.com/documentation/102052/0000/en/Next-steps",
      "clickUri" : "https://developer.arm.com/documentation/102052/0000/Next-steps?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102052/0000/en/Next-steps",
      "excerpt" : "Next steps This guide has explained how to implement some classical machine learning classifiers using the CMSIS ... The guide has shown how to train the classifiers in Python, how to dump the ...",
      "firstSentences" : "Next steps This guide has explained how to implement some classical machine learning classifiers using the CMSIS-DSP. The guide has shown how to train the classifiers in Python, how to dump the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Implement classical ML with Arm CMSIS-DSP libraries",
        "uri" : "https://developer.arm.com/documentation/102052/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/102052/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/102052/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102052/0000/en",
        "excerpt" : "This guide explains how to train the SVM and Bayes classifiers in Python, how to dump the parameters, and ... The new functions are contained in the following CMSIS-DSP folders: SVMFunctions ...",
        "firstSentences" : "Overview Typically, when developers talk about machine learning (ML), they refer to neural networks (NNs). The great advantage of neural networks is that you do not need to be a domain expert and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Implement classical ML with Arm CMSIS-DSP libraries ",
          "document_number" : "102052",
          "document_version" : "0000",
          "content_type" : "guide",
          "systopparent" : "4706155",
          "sysurihash" : "WFJ6CbxX18OSngLQ",
          "urihash" : "WFJ6CbxX18OSngLQ",
          "sysuri" : "https://developer.arm.com/documentation/102052/0000/en",
          "systransactionid" : 863697,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1582902937000,
          "topparentid" : 4706155,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627378875000,
          "sysconcepts" : "neural networks ; machine learning ; technologies ; CMSIS-DSP ; Bayes classifiers ; Python ; scikit-learn package ; processing chain ; smart features ; image recognition ; sound classification ; anomaly detection ; third-party tools ; code generation ; rich collection ; numerous memory",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
          "concepts" : "neural networks ; machine learning ; technologies ; CMSIS-DSP ; Bayes classifiers ; Python ; scikit-learn package ; processing chain ; smart features ; image recognition ; sound classification ; anomaly detection ; third-party tools ; code generation ; rich collection ; numerous memory",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081576000,
          "permanentid" : "6c5aac8b9a9048d3263cc65fd6c0300d46aba3e0e0882aa4aa112d18456a",
          "syslanguage" : [ "English" ],
          "itemid" : "60ffd4bb9ebe3a7dbd3a7905",
          "transactionid" : 863697,
          "title" : "Implement classical ML with Arm CMSIS-DSP libraries ",
          "products" : [ "Machine Learning" ],
          "date" : 1649081576000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102052:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081576737018108,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 2645,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102052/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081240872,
          "syssize" : 2645,
          "sysdate" : 1649081576000,
          "haslayout" : "1",
          "topparent" : "4706155",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4706155,
          "content_description" : "This guide explains how to train the SVM and Bayes classifiers in Python, how to dump the parameters, and how to use the dumped parameters in CMSIS-DSP. It also explains how the distance functions can be used for building clustering algorithms.",
          "wordcount" : 196,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081576000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102052/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102052/0000/?lang=en",
          "modified" : 1627378875000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081576737018108,
          "uri" : "https://developer.arm.com/documentation/102052/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Implement classical ML with Arm CMSIS-DSP libraries",
        "Uri" : "https://developer.arm.com/documentation/102052/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102052/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/102052/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102052/0000/en",
        "Excerpt" : "This guide explains how to train the SVM and Bayes classifiers in Python, how to dump the parameters, and ... The new functions are contained in the following CMSIS-DSP folders: SVMFunctions ...",
        "FirstSentences" : "Overview Typically, when developers talk about machine learning (ML), they refer to neural networks (NNs). The great advantage of neural networks is that you do not need to be a domain expert and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Next steps ",
        "document_number" : "102052",
        "document_version" : "0000",
        "content_type" : "guide",
        "systopparent" : "4706155",
        "sysurihash" : "Khukuo5bCl9I3mp1",
        "urihash" : "Khukuo5bCl9I3mp1",
        "sysuri" : "https://developer.arm.com/documentation/102052/0000/en/Next-steps",
        "systransactionid" : 863697,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1582902937000,
        "topparentid" : 4706155,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627378875000,
        "sysconcepts" : "CMSIS-DSP ; classifiers ; machine learning ; GitHub ; applications ; Kaggle ; Python",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
        "attachmentparentid" : 4706155,
        "parentitem" : "60ffd4bb9ebe3a7dbd3a7905",
        "concepts" : "CMSIS-DSP ; classifiers ; machine learning ; GitHub ; applications ; Kaggle ; Python",
        "documenttype" : "html",
        "isattachment" : "4706155",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081576000,
        "permanentid" : "0a37bb10a3d40ab80e48cadc4655275cc2546613fdb536ba8a6fe6f6fa17",
        "syslanguage" : [ "English" ],
        "itemid" : "60ffd4bc9ebe3a7dbd3a7911",
        "transactionid" : 863697,
        "title" : "Next steps ",
        "products" : [ "Machine Learning" ],
        "date" : 1649081576000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102052:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081576554534684,
        "sysisattachment" : "4706155",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4706155,
        "size" : 611,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102052/0000/Next-steps?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081240872,
        "syssize" : 611,
        "sysdate" : 1649081576000,
        "haslayout" : "1",
        "topparent" : "4706155",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4706155,
        "content_description" : "This guide explains how to train the SVM and Bayes classifiers in Python, how to dump the parameters, and how to use the dumped parameters in CMSIS-DSP. It also explains how the distance functions can be used for building clustering algorithms.",
        "wordcount" : 61,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081576000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102052/0000/Next-steps?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102052/0000/Next-steps?lang=en",
        "modified" : 1627378875000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081576554534684,
        "uri" : "https://developer.arm.com/documentation/102052/0000/en/Next-steps",
        "syscollection" : "default"
      },
      "Title" : "Next steps",
      "Uri" : "https://developer.arm.com/documentation/102052/0000/en/Next-steps",
      "PrintableUri" : "https://developer.arm.com/documentation/102052/0000/en/Next-steps",
      "ClickUri" : "https://developer.arm.com/documentation/102052/0000/Next-steps?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102052/0000/en/Next-steps",
      "Excerpt" : "Next steps This guide has explained how to implement some classical machine learning classifiers using the CMSIS ... The guide has shown how to train the classifiers in Python, how to dump the ...",
      "FirstSentences" : "Next steps This guide has explained how to implement some classical machine learning classifiers using the CMSIS-DSP. The guide has shown how to train the classifiers in Python, how to dump the ..."
    }, {
      "title" : "Related information",
      "uri" : "https://developer.arm.com/documentation/102052/0000/en/Related-information",
      "printableUri" : "https://developer.arm.com/documentation/102052/0000/en/Related-information",
      "clickUri" : "https://developer.arm.com/documentation/102052/0000/Related-information?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102052/0000/en/Related-information",
      "excerpt" : "Related information Here are some resources related to material in this guide: Arm Community - Ask ... CMSIS-DSP library - A rich collection of DSP functions that Arm has optimized for various ...",
      "firstSentences" : "Related information Here are some resources related to material in this guide: Arm Community - Ask development questions, and find articles and blogs on specific topics from Arm experts. CMSIS-DSP ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Implement classical ML with Arm CMSIS-DSP libraries",
        "uri" : "https://developer.arm.com/documentation/102052/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/102052/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/102052/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102052/0000/en",
        "excerpt" : "This guide explains how to train the SVM and Bayes classifiers in Python, how to dump the parameters, and ... The new functions are contained in the following CMSIS-DSP folders: SVMFunctions ...",
        "firstSentences" : "Overview Typically, when developers talk about machine learning (ML), they refer to neural networks (NNs). The great advantage of neural networks is that you do not need to be a domain expert and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Implement classical ML with Arm CMSIS-DSP libraries ",
          "document_number" : "102052",
          "document_version" : "0000",
          "content_type" : "guide",
          "systopparent" : "4706155",
          "sysurihash" : "WFJ6CbxX18OSngLQ",
          "urihash" : "WFJ6CbxX18OSngLQ",
          "sysuri" : "https://developer.arm.com/documentation/102052/0000/en",
          "systransactionid" : 863697,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1582902937000,
          "topparentid" : 4706155,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627378875000,
          "sysconcepts" : "neural networks ; machine learning ; technologies ; CMSIS-DSP ; Bayes classifiers ; Python ; scikit-learn package ; processing chain ; smart features ; image recognition ; sound classification ; anomaly detection ; third-party tools ; code generation ; rich collection ; numerous memory",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
          "concepts" : "neural networks ; machine learning ; technologies ; CMSIS-DSP ; Bayes classifiers ; Python ; scikit-learn package ; processing chain ; smart features ; image recognition ; sound classification ; anomaly detection ; third-party tools ; code generation ; rich collection ; numerous memory",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081576000,
          "permanentid" : "6c5aac8b9a9048d3263cc65fd6c0300d46aba3e0e0882aa4aa112d18456a",
          "syslanguage" : [ "English" ],
          "itemid" : "60ffd4bb9ebe3a7dbd3a7905",
          "transactionid" : 863697,
          "title" : "Implement classical ML with Arm CMSIS-DSP libraries ",
          "products" : [ "Machine Learning" ],
          "date" : 1649081576000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102052:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081576737018108,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 2645,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102052/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081240872,
          "syssize" : 2645,
          "sysdate" : 1649081576000,
          "haslayout" : "1",
          "topparent" : "4706155",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4706155,
          "content_description" : "This guide explains how to train the SVM and Bayes classifiers in Python, how to dump the parameters, and how to use the dumped parameters in CMSIS-DSP. It also explains how the distance functions can be used for building clustering algorithms.",
          "wordcount" : 196,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081576000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102052/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102052/0000/?lang=en",
          "modified" : 1627378875000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081576737018108,
          "uri" : "https://developer.arm.com/documentation/102052/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Implement classical ML with Arm CMSIS-DSP libraries",
        "Uri" : "https://developer.arm.com/documentation/102052/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102052/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/102052/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102052/0000/en",
        "Excerpt" : "This guide explains how to train the SVM and Bayes classifiers in Python, how to dump the parameters, and ... The new functions are contained in the following CMSIS-DSP folders: SVMFunctions ...",
        "FirstSentences" : "Overview Typically, when developers talk about machine learning (ML), they refer to neural networks (NNs). The great advantage of neural networks is that you do not need to be a domain expert and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Related information ",
        "document_number" : "102052",
        "document_version" : "0000",
        "content_type" : "guide",
        "systopparent" : "4706155",
        "sysurihash" : "07NoRYyBQMpñðI0B",
        "urihash" : "07NoRYyBQMpñðI0B",
        "sysuri" : "https://developer.arm.com/documentation/102052/0000/en/Related-information",
        "systransactionid" : 863697,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1582902937000,
        "topparentid" : 4706155,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627378875000,
        "sysconcepts" : "Bayes classifier ; Cortex-M ; resources ; learning ; general introduction ; Digit classification ; CMSIS-DSP library ; processing capabilities ; development questions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
        "attachmentparentid" : 4706155,
        "parentitem" : "60ffd4bb9ebe3a7dbd3a7905",
        "concepts" : "Bayes classifier ; Cortex-M ; resources ; learning ; general introduction ; Digit classification ; CMSIS-DSP library ; processing capabilities ; development questions",
        "documenttype" : "html",
        "isattachment" : "4706155",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081575000,
        "permanentid" : "332656d0c634843b336cbb0e41236f56fc85e2c3e6567a28022a9f1df08d",
        "syslanguage" : [ "English" ],
        "itemid" : "60ffd4bc9ebe3a7dbd3a7910",
        "transactionid" : 863697,
        "title" : "Related information ",
        "products" : [ "Machine Learning" ],
        "date" : 1649081575000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102052:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081575698991703,
        "sysisattachment" : "4706155",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4706155,
        "size" : 934,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102052/0000/Related-information?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081240872,
        "syssize" : 934,
        "sysdate" : 1649081575000,
        "haslayout" : "1",
        "topparent" : "4706155",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4706155,
        "content_description" : "This guide explains how to train the SVM and Bayes classifiers in Python, how to dump the parameters, and how to use the dumped parameters in CMSIS-DSP. It also explains how the distance functions can be used for building clustering algorithms.",
        "wordcount" : 77,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081575000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102052/0000/Related-information?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102052/0000/Related-information?lang=en",
        "modified" : 1627378875000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081575698991703,
        "uri" : "https://developer.arm.com/documentation/102052/0000/en/Related-information",
        "syscollection" : "default"
      },
      "Title" : "Related information",
      "Uri" : "https://developer.arm.com/documentation/102052/0000/en/Related-information",
      "PrintableUri" : "https://developer.arm.com/documentation/102052/0000/en/Related-information",
      "ClickUri" : "https://developer.arm.com/documentation/102052/0000/Related-information?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102052/0000/en/Related-information",
      "Excerpt" : "Related information Here are some resources related to material in this guide: Arm Community - Ask ... CMSIS-DSP library - A rich collection of DSP functions that Arm has optimized for various ...",
      "FirstSentences" : "Related information Here are some resources related to material in this guide: Arm Community - Ask development questions, and find articles and blogs on specific topics from Arm experts. CMSIS-DSP ..."
    } ],
    "totalNumberOfChildResults" : 13,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Implement classical ML with Arm CMSIS-DSP libraries ",
      "document_number" : "102052",
      "document_version" : "0000",
      "content_type" : "guide",
      "systopparent" : "4706155",
      "sysurihash" : "WFJ6CbxX18OSngLQ",
      "urihash" : "WFJ6CbxX18OSngLQ",
      "sysuri" : "https://developer.arm.com/documentation/102052/0000/en",
      "systransactionid" : 863697,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1582902937000,
      "topparentid" : 4706155,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1627378875000,
      "sysconcepts" : "neural networks ; machine learning ; technologies ; CMSIS-DSP ; Bayes classifiers ; Python ; scikit-learn package ; processing chain ; smart features ; image recognition ; sound classification ; anomaly detection ; third-party tools ; code generation ; rich collection ; numerous memory",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
      "concepts" : "neural networks ; machine learning ; technologies ; CMSIS-DSP ; Bayes classifiers ; Python ; scikit-learn package ; processing chain ; smart features ; image recognition ; sound classification ; anomaly detection ; third-party tools ; code generation ; rich collection ; numerous memory",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649081576000,
      "permanentid" : "6c5aac8b9a9048d3263cc65fd6c0300d46aba3e0e0882aa4aa112d18456a",
      "syslanguage" : [ "English" ],
      "itemid" : "60ffd4bb9ebe3a7dbd3a7905",
      "transactionid" : 863697,
      "title" : "Implement classical ML with Arm CMSIS-DSP libraries ",
      "products" : [ "Machine Learning" ],
      "date" : 1649081576000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102052:0000:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
      "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649081576737018108,
      "navigationhierarchiescontenttype" : "Guide",
      "size" : 2645,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102052/0000/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649081240872,
      "syssize" : 2645,
      "sysdate" : 1649081576000,
      "haslayout" : "1",
      "topparent" : "4706155",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4706155,
      "content_description" : "This guide explains how to train the SVM and Bayes classifiers in Python, how to dump the parameters, and how to use the dumped parameters in CMSIS-DSP. It also explains how the distance functions can be used for building clustering algorithms.",
      "wordcount" : 196,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649081576000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102052/0000/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102052/0000/?lang=en",
      "modified" : 1627378875000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649081576737018108,
      "uri" : "https://developer.arm.com/documentation/102052/0000/en",
      "syscollection" : "default"
    },
    "Title" : "Implement classical ML with Arm CMSIS-DSP libraries",
    "Uri" : "https://developer.arm.com/documentation/102052/0000/en",
    "PrintableUri" : "https://developer.arm.com/documentation/102052/0000/en",
    "ClickUri" : "https://developer.arm.com/documentation/102052/0000/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102052/0000/en",
    "Excerpt" : "This guide explains how to train the SVM and Bayes classifiers in Python, how to dump the parameters, and ... The new functions are contained in the following CMSIS-DSP folders: SVMFunctions ...",
    "FirstSentences" : "Overview Typically, when developers talk about machine learning (ML), they refer to neural networks (NNs). The great advantage of neural networks is that you do not need to be a domain expert and ..."
  }, {
    "title" : "Simple exclusive lock",
    "uri" : "https://developer.arm.com/documentation/100934/0100/en/Simple-exclusive-lock",
    "printableUri" : "https://developer.arm.com/documentation/100934/0100/en/Simple-exclusive-lock",
    "clickUri" : "https://developer.arm.com/documentation/100934/0100/Simple-exclusive-lock?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100934/0100/en/Simple-exclusive-lock",
    "excerpt" : "Simple exclusive lock The simple lock example can now be expanded using the exclusive loads and stores. The update of the lock value is not guaranteed to be atomic but any changes between ...",
    "firstSentences" : "Simple exclusive lock The simple lock example can now be expanded using the exclusive loads and stores. The update of the lock value is not guaranteed to be atomic but any changes between the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2382,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARMv8-A synchronization primitives",
      "uri" : "https://developer.arm.com/documentation/100934/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100934/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100934/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100934/0100/en",
      "excerpt" : "Synchronization primitives A single lock implementation Exclusive access instructions Simple exclusive lock Exclusive monitors Power efficient locks ARMv8-A synchronization primitives Armv8-A",
      "firstSentences" : "Synchronization primitives A single lock implementation Exclusive access instructions Simple exclusive lock Exclusive monitors Power efficient locks ARMv8-A synchronization primitives Armv8-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARMv8-A synchronization primitives ",
        "document_number" : "100934",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3706485",
        "sysurihash" : "kM93rNW35vpkuyOx",
        "urihash" : "kM93rNW35vpkuyOx",
        "sysuri" : "https://developer.arm.com/documentation/100934/0100/en",
        "systransactionid" : 863697,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1593448768000,
        "topparentid" : 3706485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593448840000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081567000,
        "permanentid" : "273b8d6395a58c511d1b6f167356ecf6017ede48c20bab8cced5ff2ccc1e",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa1988dbdee951c1ccde98",
        "transactionid" : 863697,
        "title" : "ARMv8-A synchronization primitives ",
        "products" : [ "Armv8-A" ],
        "date" : 1649081566000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100934:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081566784007486,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 191,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100934/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081220700,
        "syssize" : 191,
        "sysdate" : 1649081566000,
        "haslayout" : "1",
        "topparent" : "3706485",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706485,
        "content_description" : "This guide describes the synchronization primitives provided by the ARM architecture.",
        "wordcount" : 15,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081567000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100934/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100934/0100/?lang=en",
        "modified" : 1636455306000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081566784007486,
        "uri" : "https://developer.arm.com/documentation/100934/0100/en",
        "syscollection" : "default"
      },
      "Title" : "ARMv8-A synchronization primitives",
      "Uri" : "https://developer.arm.com/documentation/100934/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100934/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100934/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100934/0100/en",
      "Excerpt" : "Synchronization primitives A single lock implementation Exclusive access instructions Simple exclusive lock Exclusive monitors Power efficient locks ARMv8-A synchronization primitives Armv8-A",
      "FirstSentences" : "Synchronization primitives A single lock implementation Exclusive access instructions Simple exclusive lock Exclusive monitors Power efficient locks ARMv8-A synchronization primitives Armv8-A"
    },
    "childResults" : [ {
      "title" : "Synchronization primitives",
      "uri" : "https://developer.arm.com/documentation/100934/0100/en/Synchronization-primitives",
      "printableUri" : "https://developer.arm.com/documentation/100934/0100/en/Synchronization-primitives",
      "clickUri" : "https://developer.arm.com/documentation/100934/0100/Synchronization-primitives?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100934/0100/en/Synchronization-primitives",
      "excerpt" : "Synchronization primitives In systems with more than one thread of execution certain resources exist that ... These resources could be peripheral devices or memory buffers and data structures ...",
      "firstSentences" : "Synchronization primitives In systems with more than one thread of execution certain resources exist that must not be accessed or modified at the same time. These resources could be peripheral ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARMv8-A synchronization primitives",
        "uri" : "https://developer.arm.com/documentation/100934/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100934/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100934/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100934/0100/en",
        "excerpt" : "Synchronization primitives A single lock implementation Exclusive access instructions Simple exclusive lock Exclusive monitors Power efficient locks ARMv8-A synchronization primitives Armv8-A",
        "firstSentences" : "Synchronization primitives A single lock implementation Exclusive access instructions Simple exclusive lock Exclusive monitors Power efficient locks ARMv8-A synchronization primitives Armv8-A",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARMv8-A synchronization primitives ",
          "document_number" : "100934",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "3706485",
          "sysurihash" : "kM93rNW35vpkuyOx",
          "urihash" : "kM93rNW35vpkuyOx",
          "sysuri" : "https://developer.arm.com/documentation/100934/0100/en",
          "systransactionid" : 863697,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1593448768000,
          "topparentid" : 3706485,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593448840000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081567000,
          "permanentid" : "273b8d6395a58c511d1b6f167356ecf6017ede48c20bab8cced5ff2ccc1e",
          "syslanguage" : [ "English" ],
          "itemid" : "5efa1988dbdee951c1ccde98",
          "transactionid" : 863697,
          "title" : "ARMv8-A synchronization primitives ",
          "products" : [ "Armv8-A" ],
          "date" : 1649081566000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100934:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081566784007486,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 191,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100934/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081220700,
          "syssize" : 191,
          "sysdate" : 1649081566000,
          "haslayout" : "1",
          "topparent" : "3706485",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3706485,
          "content_description" : "This guide describes the synchronization primitives provided by the ARM architecture.",
          "wordcount" : 15,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081567000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100934/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100934/0100/?lang=en",
          "modified" : 1636455306000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081566784007486,
          "uri" : "https://developer.arm.com/documentation/100934/0100/en",
          "syscollection" : "default"
        },
        "Title" : "ARMv8-A synchronization primitives",
        "Uri" : "https://developer.arm.com/documentation/100934/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100934/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100934/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100934/0100/en",
        "Excerpt" : "Synchronization primitives A single lock implementation Exclusive access instructions Simple exclusive lock Exclusive monitors Power efficient locks ARMv8-A synchronization primitives Armv8-A",
        "FirstSentences" : "Synchronization primitives A single lock implementation Exclusive access instructions Simple exclusive lock Exclusive monitors Power efficient locks ARMv8-A synchronization primitives Armv8-A"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Synchronization primitives ",
        "document_number" : "100934",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3706485",
        "sysurihash" : "QPhgzRnU4IPnqgGs",
        "urihash" : "QPhgzRnU4IPnqgGs",
        "sysuri" : "https://developer.arm.com/documentation/100934/0100/en/Synchronization-primitives",
        "systransactionid" : 863697,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1593448768000,
        "topparentid" : 3706485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593448840000,
        "sysconcepts" : "synchronization primitives ; algorithms ; resources ; ARM architecture ; hardware features ; efficient implementations ; mutual exclusion ; science problem ; concurrency control ; data structures ; memory buffers ; peripheral devices",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 3706485,
        "parentitem" : "5efa1988dbdee951c1ccde98",
        "concepts" : "synchronization primitives ; algorithms ; resources ; ARM architecture ; hardware features ; efficient implementations ; mutual exclusion ; science problem ; concurrency control ; data structures ; memory buffers ; peripheral devices",
        "documenttype" : "html",
        "isattachment" : "3706485",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081572000,
        "permanentid" : "ffefcc66088a081187050b6cc8d5f20d1112b6d206709751b613e850c35c",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa1989dbdee951c1ccde9a",
        "transactionid" : 863697,
        "title" : "Synchronization primitives ",
        "products" : [ "Armv8-A" ],
        "date" : 1649081572000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100934:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081572901029713,
        "sysisattachment" : "3706485",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3706485,
        "size" : 818,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100934/0100/Synchronization-primitives?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081220700,
        "syssize" : 818,
        "sysdate" : 1649081572000,
        "haslayout" : "1",
        "topparent" : "3706485",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706485,
        "content_description" : "This guide describes the synchronization primitives provided by the ARM architecture.",
        "wordcount" : 86,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081572000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100934/0100/Synchronization-primitives?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100934/0100/Synchronization-primitives?lang=en",
        "modified" : 1636455306000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081572901029713,
        "uri" : "https://developer.arm.com/documentation/100934/0100/en/Synchronization-primitives",
        "syscollection" : "default"
      },
      "Title" : "Synchronization primitives",
      "Uri" : "https://developer.arm.com/documentation/100934/0100/en/Synchronization-primitives",
      "PrintableUri" : "https://developer.arm.com/documentation/100934/0100/en/Synchronization-primitives",
      "ClickUri" : "https://developer.arm.com/documentation/100934/0100/Synchronization-primitives?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100934/0100/en/Synchronization-primitives",
      "Excerpt" : "Synchronization primitives In systems with more than one thread of execution certain resources exist that ... These resources could be peripheral devices or memory buffers and data structures ...",
      "FirstSentences" : "Synchronization primitives In systems with more than one thread of execution certain resources exist that must not be accessed or modified at the same time. These resources could be peripheral ..."
    }, {
      "title" : "ARMv8-A synchronization primitives",
      "uri" : "https://developer.arm.com/documentation/100934/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100934/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100934/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100934/0100/en",
      "excerpt" : "Synchronization primitives A single lock implementation Exclusive access instructions Simple exclusive lock Exclusive monitors Power efficient locks ARMv8-A synchronization primitives Armv8-A",
      "firstSentences" : "Synchronization primitives A single lock implementation Exclusive access instructions Simple exclusive lock Exclusive monitors Power efficient locks ARMv8-A synchronization primitives Armv8-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARMv8-A synchronization primitives ",
        "document_number" : "100934",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3706485",
        "sysurihash" : "kM93rNW35vpkuyOx",
        "urihash" : "kM93rNW35vpkuyOx",
        "sysuri" : "https://developer.arm.com/documentation/100934/0100/en",
        "systransactionid" : 863697,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1593448768000,
        "topparentid" : 3706485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593448840000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081567000,
        "permanentid" : "273b8d6395a58c511d1b6f167356ecf6017ede48c20bab8cced5ff2ccc1e",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa1988dbdee951c1ccde98",
        "transactionid" : 863697,
        "title" : "ARMv8-A synchronization primitives ",
        "products" : [ "Armv8-A" ],
        "date" : 1649081566000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100934:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081566784007486,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 191,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100934/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081220700,
        "syssize" : 191,
        "sysdate" : 1649081566000,
        "haslayout" : "1",
        "topparent" : "3706485",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706485,
        "content_description" : "This guide describes the synchronization primitives provided by the ARM architecture.",
        "wordcount" : 15,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081567000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100934/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100934/0100/?lang=en",
        "modified" : 1636455306000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081566784007486,
        "uri" : "https://developer.arm.com/documentation/100934/0100/en",
        "syscollection" : "default"
      },
      "Title" : "ARMv8-A synchronization primitives",
      "Uri" : "https://developer.arm.com/documentation/100934/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100934/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100934/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100934/0100/en",
      "Excerpt" : "Synchronization primitives A single lock implementation Exclusive access instructions Simple exclusive lock Exclusive monitors Power efficient locks ARMv8-A synchronization primitives Armv8-A",
      "FirstSentences" : "Synchronization primitives A single lock implementation Exclusive access instructions Simple exclusive lock Exclusive monitors Power efficient locks ARMv8-A synchronization primitives Armv8-A"
    }, {
      "title" : "ARMv8-A synchronization primitives",
      "uri" : "https://developer.arm.com/documentation/100934/0100/en/pdf/armv8_a_synchronization_primitives_100934_0100_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100934/0100/en/pdf/armv8_a_synchronization_primitives_100934_0100_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5efa1989dbdee951c1ccdea1",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100934/0100/en/pdf/armv8_a_synchronization_primitives_100934_0100_en.pdf",
      "excerpt" : "3 ... 5.2 ... 6.1 ... Contents ... Synchronization primitives ... 4 A single lock implementation ... 5 Exclusive access instructions ... 6 Simple exclusive lock ... 7 Exclusive Monitors",
      "firstSentences" : "ARMv8-A Synchronization primitives CARMvc8t -UA sSeyrnc Guirdeni zation h o onne Version 0.1 primitives Version 1.0 Page 1 of 9 Copyright © 2017 ARM Limited or its affiliates. All rights reserved.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARMv8-A synchronization primitives",
        "uri" : "https://developer.arm.com/documentation/100934/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100934/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100934/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100934/0100/en",
        "excerpt" : "Synchronization primitives A single lock implementation Exclusive access instructions Simple exclusive lock Exclusive monitors Power efficient locks ARMv8-A synchronization primitives Armv8-A",
        "firstSentences" : "Synchronization primitives A single lock implementation Exclusive access instructions Simple exclusive lock Exclusive monitors Power efficient locks ARMv8-A synchronization primitives Armv8-A",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARMv8-A synchronization primitives ",
          "document_number" : "100934",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "3706485",
          "sysurihash" : "kM93rNW35vpkuyOx",
          "urihash" : "kM93rNW35vpkuyOx",
          "sysuri" : "https://developer.arm.com/documentation/100934/0100/en",
          "systransactionid" : 863697,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1593448768000,
          "topparentid" : 3706485,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593448840000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081567000,
          "permanentid" : "273b8d6395a58c511d1b6f167356ecf6017ede48c20bab8cced5ff2ccc1e",
          "syslanguage" : [ "English" ],
          "itemid" : "5efa1988dbdee951c1ccde98",
          "transactionid" : 863697,
          "title" : "ARMv8-A synchronization primitives ",
          "products" : [ "Armv8-A" ],
          "date" : 1649081566000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100934:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081566784007486,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 191,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100934/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081220700,
          "syssize" : 191,
          "sysdate" : 1649081566000,
          "haslayout" : "1",
          "topparent" : "3706485",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3706485,
          "content_description" : "This guide describes the synchronization primitives provided by the ARM architecture.",
          "wordcount" : 15,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081567000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100934/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100934/0100/?lang=en",
          "modified" : 1636455306000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081566784007486,
          "uri" : "https://developer.arm.com/documentation/100934/0100/en",
          "syscollection" : "default"
        },
        "Title" : "ARMv8-A synchronization primitives",
        "Uri" : "https://developer.arm.com/documentation/100934/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100934/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100934/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100934/0100/en",
        "Excerpt" : "Synchronization primitives A single lock implementation Exclusive access instructions Simple exclusive lock Exclusive monitors Power efficient locks ARMv8-A synchronization primitives Armv8-A",
        "FirstSentences" : "Synchronization primitives A single lock implementation Exclusive access instructions Simple exclusive lock Exclusive monitors Power efficient locks ARMv8-A synchronization primitives Armv8-A"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARMv8-A synchronization primitives ",
        "document_number" : "100934",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3706485",
        "sysauthor" : "Ian Fowler",
        "sysurihash" : "dTo0uXRP0R1b2XrH",
        "urihash" : "dTo0uXRP0R1b2XrH",
        "sysuri" : "https://developer.arm.com/documentation/100934/0100/en/pdf/armv8_a_synchronization_primitives_100934_0100_en.pdf",
        "systransactionid" : 863696,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1593448768000,
        "topparentid" : 3706485,
        "numberofpages" : 9,
        "sysconcepts" : "ARM ; global monitor ; exclusive stores ; synchronization primitives ; locks ; memory ; state machines ; shared resource ; wake-up event ; allocation hints ; hardware features ; implementations ; mechanisms ; shareability ; write-back ; algorithms",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "syscompany" : "Arm",
        "attachmentparentid" : 3706485,
        "parentitem" : "5efa1988dbdee951c1ccde98",
        "concepts" : "ARM ; global monitor ; exclusive stores ; synchronization primitives ; locks ; memory ; state machines ; shared resource ; wake-up event ; allocation hints ; hardware features ; implementations ; mechanisms ; shareability ; write-back ; algorithms",
        "documenttype" : "pdf",
        "isattachment" : "3706485",
        "sysindexeddate" : 1649081562000,
        "permanentid" : "f41cfaa18124dabcc7f8578b905d78cd369ab4df31da2b7dc96716ffe7ab",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa1989dbdee951c1ccdea1",
        "transactionid" : 863696,
        "title" : "ARMv8-A synchronization primitives ",
        "date" : 1649081562000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100934:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081562405112842,
        "sysisattachment" : "3706485",
        "navigationhierarchiescontenttype" : "Guide",
        "company" : "Arm",
        "sysattachmentparentid" : 3706485,
        "size" : 624074,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5efa1989dbdee951c1ccdea1",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081222416,
        "syssize" : 624074,
        "sysdate" : 1649081562000,
        "topparent" : "3706485",
        "author" : "Ian Fowler",
        "label_version" : "1.0",
        "systopparentid" : 3706485,
        "content_description" : "This guide describes the synchronization primitives provided by the ARM architecture.",
        "wordcount" : 515,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081562000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5efa1989dbdee951c1ccdea1",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081562405112842,
        "uri" : "https://developer.arm.com/documentation/100934/0100/en/pdf/armv8_a_synchronization_primitives_100934_0100_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARMv8-A synchronization primitives",
      "Uri" : "https://developer.arm.com/documentation/100934/0100/en/pdf/armv8_a_synchronization_primitives_100934_0100_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100934/0100/en/pdf/armv8_a_synchronization_primitives_100934_0100_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5efa1989dbdee951c1ccdea1",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100934/0100/en/pdf/armv8_a_synchronization_primitives_100934_0100_en.pdf",
      "Excerpt" : "3 ... 5.2 ... 6.1 ... Contents ... Synchronization primitives ... 4 A single lock implementation ... 5 Exclusive access instructions ... 6 Simple exclusive lock ... 7 Exclusive Monitors",
      "FirstSentences" : "ARMv8-A Synchronization primitives CARMvc8t -UA sSeyrnc Guirdeni zation h o onne Version 0.1 primitives Version 1.0 Page 1 of 9 Copyright © 2017 ARM Limited or its affiliates. All rights reserved."
    } ],
    "totalNumberOfChildResults" : 8,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Simple exclusive lock ",
      "document_number" : "100934",
      "document_version" : "0100",
      "content_type" : "guide",
      "systopparent" : "3706485",
      "sysurihash" : "lG8P7bETaybOXkv9",
      "urihash" : "lG8P7bETaybOXkv9",
      "sysuri" : "https://developer.arm.com/documentation/100934/0100/en/Simple-exclusive-lock",
      "systransactionid" : 863697,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1593448768000,
      "topparentid" : 3706485,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1593448840000,
      "sysconcepts" : "lock ; stores",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 3706485,
      "parentitem" : "5efa1988dbdee951c1ccde98",
      "concepts" : "lock ; stores",
      "documenttype" : "html",
      "isattachment" : "3706485",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649081575000,
      "permanentid" : "bf88bb41cdd0851ddb8ca3efd84502a3a9ccf4a3436340579047b3674dcc",
      "syslanguage" : [ "English" ],
      "itemid" : "5efa1989dbdee951c1ccde9d",
      "transactionid" : 863697,
      "title" : "Simple exclusive lock ",
      "products" : [ "Armv8-A" ],
      "date" : 1649081575000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100934:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649081575403605135,
      "sysisattachment" : "3706485",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 3706485,
      "size" : 350,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100934/0100/Simple-exclusive-lock?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649081220700,
      "syssize" : 350,
      "sysdate" : 1649081575000,
      "haslayout" : "1",
      "topparent" : "3706485",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3706485,
      "content_description" : "This guide describes the synchronization primitives provided by the ARM architecture.",
      "wordcount" : 38,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649081575000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100934/0100/Simple-exclusive-lock?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100934/0100/Simple-exclusive-lock?lang=en",
      "modified" : 1636455306000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649081575403605135,
      "uri" : "https://developer.arm.com/documentation/100934/0100/en/Simple-exclusive-lock",
      "syscollection" : "default"
    },
    "Title" : "Simple exclusive lock",
    "Uri" : "https://developer.arm.com/documentation/100934/0100/en/Simple-exclusive-lock",
    "PrintableUri" : "https://developer.arm.com/documentation/100934/0100/en/Simple-exclusive-lock",
    "ClickUri" : "https://developer.arm.com/documentation/100934/0100/Simple-exclusive-lock?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100934/0100/en/Simple-exclusive-lock",
    "Excerpt" : "Simple exclusive lock The simple lock example can now be expanded using the exclusive loads and stores. The update of the lock value is not guaranteed to be atomic but any changes between ...",
    "FirstSentences" : "Simple exclusive lock The simple lock example can now be expanded using the exclusive loads and stores. The update of the lock value is not guaranteed to be atomic but any changes between the ..."
  }, {
    "title" : "AMBA University Kit User Guide",
    "uri" : "https://developer.arm.com/documentation/dui0167/a/en/pdf/DUI0167A_auk_ug.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dui0167/a/en/pdf/DUI0167A_auk_ug.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed0ff87ca06a95ce53f85bb",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0167/a/en/pdf/DUI0167A_auk_ug.pdf",
    "excerpt" : "",
    "firstSentences" : null,
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;IsCopyProtected;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2382,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA University Kit User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0167/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0167/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0167/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0167/a/en",
      "excerpt" : "AMBA University Kit User Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "AMBA University Kit User Guide This document is only available in a PDF version. Click Download to view. AMBA University Kit User Guide AMBA",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA University Kit User Guide ",
        "document_number" : "dui0167",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "3684709",
        "sysurihash" : "78HM3yG5gYMO1me2",
        "urihash" : "78HM3yG5gYMO1me2",
        "sysuri" : "https://developer.arm.com/documentation/dui0167/a/en",
        "systransactionid" : 863690,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1168390861000,
        "topparentid" : 3684709,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590755207000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649081242000,
        "permanentid" : "31c3221db8d2fd434603f0ccb8a3cb7752f577d44f2815b92c3cb6600184",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed0ff87ca06a95ce53f85b8",
        "transactionid" : 863690,
        "title" : "AMBA University Kit User Guide ",
        "products" : [ "AMBA" ],
        "date" : 1649081242000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0167:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081242027182893,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 140,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0167/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080991928,
        "syssize" : 140,
        "sysdate" : 1649081242000,
        "haslayout" : "1",
        "topparent" : "3684709",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3684709,
        "content_description" : "This document is the user guide for the AUK.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081242000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0167/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0167/a/?lang=en",
        "modified" : 1641814326000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081242027182893,
        "uri" : "https://developer.arm.com/documentation/dui0167/a/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA University Kit User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0167/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0167/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0167/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0167/a/en",
      "Excerpt" : "AMBA University Kit User Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "AMBA University Kit User Guide This document is only available in a PDF version. Click Download to view. AMBA University Kit User Guide AMBA"
    },
    "childResults" : [ {
      "title" : "AMBA University Kit User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0167/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0167/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0167/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0167/a/en",
      "excerpt" : "AMBA University Kit User Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "AMBA University Kit User Guide This document is only available in a PDF version. Click Download to view. AMBA University Kit User Guide AMBA",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA University Kit User Guide ",
        "document_number" : "dui0167",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "3684709",
        "sysurihash" : "78HM3yG5gYMO1me2",
        "urihash" : "78HM3yG5gYMO1me2",
        "sysuri" : "https://developer.arm.com/documentation/dui0167/a/en",
        "systransactionid" : 863690,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1168390861000,
        "topparentid" : 3684709,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590755207000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649081242000,
        "permanentid" : "31c3221db8d2fd434603f0ccb8a3cb7752f577d44f2815b92c3cb6600184",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed0ff87ca06a95ce53f85b8",
        "transactionid" : 863690,
        "title" : "AMBA University Kit User Guide ",
        "products" : [ "AMBA" ],
        "date" : 1649081242000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0167:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081242027182893,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 140,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0167/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080991928,
        "syssize" : 140,
        "sysdate" : 1649081242000,
        "haslayout" : "1",
        "topparent" : "3684709",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3684709,
        "content_description" : "This document is the user guide for the AUK.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081242000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0167/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0167/a/?lang=en",
        "modified" : 1641814326000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081242027182893,
        "uri" : "https://developer.arm.com/documentation/dui0167/a/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA University Kit User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0167/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0167/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0167/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0167/a/en",
      "Excerpt" : "AMBA University Kit User Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "AMBA University Kit User Guide This document is only available in a PDF version. Click Download to view. AMBA University Kit User Guide AMBA"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMBA University Kit User Guide ",
      "document_number" : "dui0167",
      "document_version" : "a",
      "content_type" : "guide",
      "systopparent" : "3684709",
      "sysurihash" : "Mmd5EaSK8W79FB3b",
      "urihash" : "Mmd5EaSK8W79FB3b",
      "sysuri" : "https://developer.arm.com/documentation/dui0167/a/en/pdf/DUI0167A_auk_ug.pdf",
      "systransactionid" : 863690,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1168390861000,
      "topparentid" : 3684709,
      "numberofpages" : 56,
      "sysconcepts" : "ARM ; simulations ; compilation ; owners ; connection layout ; test bench ; documentation ; master logic ; designers ; AUK ; AMBA Specification ; cached macrocells ; microcontroller ; controllers ; test benches ; ARM core",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 3684709,
      "parentitem" : "5ed0ff87ca06a95ce53f85b8",
      "concepts" : "ARM ; simulations ; compilation ; owners ; connection layout ; test bench ; documentation ; master logic ; designers ; AUK ; AMBA Specification ; cached macrocells ; microcontroller ; controllers ; test benches ; ARM core",
      "documenttype" : "pdf",
      "isattachment" : "3684709",
      "sysindexeddate" : 1649081243000,
      "permanentid" : "3844957a208b6fdcaaf03b70a96321abf1f065fa9b5fc83297c7c50f191d",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed0ff87ca06a95ce53f85bb",
      "transactionid" : 863690,
      "title" : "AMBA University Kit User Guide ",
      "date" : 1649081243000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0167:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649081243159011443,
      "sysisattachment" : "3684709",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 3684709,
      "size" : 478933,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed0ff87ca06a95ce53f85bb",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080992828,
      "syssize" : 478933,
      "sysdate" : 1649081243000,
      "topparent" : "3684709",
      "label_version" : "1.0",
      "systopparentid" : 3684709,
      "content_description" : "This document is the user guide for the AUK.",
      "wordcount" : 1192,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649081243000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed0ff87ca06a95ce53f85bb",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649081243159011443,
      "uri" : "https://developer.arm.com/documentation/dui0167/a/en/pdf/DUI0167A_auk_ug.pdf",
      "syscollection" : "default"
    },
    "Title" : "AMBA University Kit User Guide",
    "Uri" : "https://developer.arm.com/documentation/dui0167/a/en/pdf/DUI0167A_auk_ug.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0167/a/en/pdf/DUI0167A_auk_ug.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed0ff87ca06a95ce53f85bb",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0167/a/en/pdf/DUI0167A_auk_ug.pdf",
    "Excerpt" : "",
    "FirstSentences" : null
  }, {
    "title" : "High-level block diagram",
    "uri" : "https://developer.arm.com/documentation/102225/0200/en/Introduction-to-the-Morello-Platform-Model/High-level-block-diagram",
    "printableUri" : "https://developer.arm.com/documentation/102225/0200/en/Introduction-to-the-Morello-Platform-Model/High-level-block-diagram",
    "clickUri" : "https://developer.arm.com/documentation/102225/0200/Introduction-to-the-Morello-Platform-Model/High-level-block-diagram?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102225/0200/en/Introduction-to-the-Morello-Platform-Model/High-level-block-diagram",
    "excerpt" : "High-level block diagram This simplified block diagram shows the SoC and board peripherals. Figure 1. Morello Platform Model system block diagram High-level block diagram Morello",
    "firstSentences" : "High-level block diagram This simplified block diagram shows the SoC and board peripherals. Figure 1. Morello Platform Model system block diagram High-level block diagram Morello",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2382,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Morello Platform Model",
      "uri" : "https://developer.arm.com/documentation/102225/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/102225/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/102225/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102225/0200/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "Morello Platform Model Reference Guide Revision: Version 2.0 Release Information Issue Date Confidentiality Change 0100-00 29 October 2020 Non-Confidential First release 0101-00 11 December 2020 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Morello Platform Model ",
        "document_number" : "102225",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "4838026",
        "sysurihash" : "SAef9AyytD5Va2qa",
        "urihash" : "SAef9AyytD5Va2qa",
        "sysuri" : "https://developer.arm.com/documentation/102225/0200/en",
        "systransactionid" : 861300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1633478400000,
        "topparentid" : 4838026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1636989830000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f9934e1cd74e712c44971e2" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719619000,
        "permanentid" : "3bb4d6a2e9b8b7b2bc66cfa0ce835e38dbd17854d78c676153a22d6f70ae",
        "syslanguage" : [ "English" ],
        "itemid" : "61927b8683e60c5c768e275e",
        "transactionid" : 861300,
        "title" : "Morello Platform Model ",
        "products" : [ "Morello" ],
        "date" : 1648719619000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102225:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers", "Application Developers", "Linux Developers" ],
        "audience" : [ "softwareDevelopers", "socDesigners", "applicationDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719619510368688,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4699,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102225/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719614144,
        "syssize" : 4699,
        "sysdate" : 1648719619000,
        "haslayout" : "1",
        "topparent" : "4838026",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4838026,
        "content_description" : "This document describes the Morello Platform Model, which is a software reference platform based on real hardware that enables partners and developers to develop applications using the CHERI-based security features in Morello.",
        "wordcount" : 312,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Morello" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Morello" ],
        "document_revision" : "0200-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719619000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102225/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102225/0200/?lang=en",
        "modified" : 1637663263000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719619510368688,
        "uri" : "https://developer.arm.com/documentation/102225/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Morello Platform Model",
      "Uri" : "https://developer.arm.com/documentation/102225/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102225/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/102225/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102225/0200/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "Morello Platform Model Reference Guide Revision: Version 2.0 Release Information Issue Date Confidentiality Change 0100-00 29 October 2020 Non-Confidential First release 0101-00 11 December 2020 ..."
    },
    "childResults" : [ {
      "title" : "Host prerequisites",
      "uri" : "https://developer.arm.com/documentation/102225/0200/en/Introduction-to-the-Morello-Platform-Model/Host-prerequisites",
      "printableUri" : "https://developer.arm.com/documentation/102225/0200/en/Introduction-to-the-Morello-Platform-Model/Host-prerequisites",
      "clickUri" : "https://developer.arm.com/documentation/102225/0200/Introduction-to-the-Morello-Platform-Model/Host-prerequisites?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102225/0200/en/Introduction-to-the-Morello-Platform-Model/Host-prerequisites",
      "excerpt" : "Host prerequisites The Morello Platform Model supports the following host operating systems and compilers. Operating system The FVP requires a Linux x86-64 host.",
      "firstSentences" : "Host prerequisites The Morello Platform Model supports the following host operating systems and compilers. Operating system The FVP requires a Linux x86-64 host. It has been tested with Ubuntu 18. ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Morello Platform Model",
        "uri" : "https://developer.arm.com/documentation/102225/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/102225/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/102225/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102225/0200/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Morello Platform Model Reference Guide Revision: Version 2.0 Release Information Issue Date Confidentiality Change 0100-00 29 October 2020 Non-Confidential First release 0101-00 11 December 2020 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Morello Platform Model ",
          "document_number" : "102225",
          "document_version" : "0200",
          "content_type" : "guide",
          "systopparent" : "4838026",
          "sysurihash" : "SAef9AyytD5Va2qa",
          "urihash" : "SAef9AyytD5Va2qa",
          "sysuri" : "https://developer.arm.com/documentation/102225/0200/en",
          "systransactionid" : 861300,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1633478400000,
          "topparentid" : 4838026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1636989830000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f9934e1cd74e712c44971e2" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719619000,
          "permanentid" : "3bb4d6a2e9b8b7b2bc66cfa0ce835e38dbd17854d78c676153a22d6f70ae",
          "syslanguage" : [ "English" ],
          "itemid" : "61927b8683e60c5c768e275e",
          "transactionid" : 861300,
          "title" : "Morello Platform Model ",
          "products" : [ "Morello" ],
          "date" : 1648719619000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102225:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers", "Application Developers", "Linux Developers" ],
          "audience" : [ "softwareDevelopers", "socDesigners", "applicationDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719619510368688,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4699,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102225/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719614144,
          "syssize" : 4699,
          "sysdate" : 1648719619000,
          "haslayout" : "1",
          "topparent" : "4838026",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4838026,
          "content_description" : "This document describes the Morello Platform Model, which is a software reference platform based on real hardware that enables partners and developers to develop applications using the CHERI-based security features in Morello.",
          "wordcount" : 312,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Morello" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Morello" ],
          "document_revision" : "0200-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719619000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102225/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102225/0200/?lang=en",
          "modified" : 1637663263000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719619510368688,
          "uri" : "https://developer.arm.com/documentation/102225/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Morello Platform Model",
        "Uri" : "https://developer.arm.com/documentation/102225/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102225/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/102225/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102225/0200/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Morello Platform Model Reference Guide Revision: Version 2.0 Release Information Issue Date Confidentiality Change 0100-00 29 October 2020 Non-Confidential First release 0101-00 11 December 2020 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Host prerequisites ",
        "document_number" : "102225",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "4838026",
        "sysurihash" : "229mGW4fhñyTFitZ",
        "urihash" : "229mGW4fhñyTFitZ",
        "sysuri" : "https://developer.arm.com/documentation/102225/0200/en/Introduction-to-the-Morello-Platform-Model/Host-prerequisites",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1633478400000,
        "topparentid" : 4838026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1636989830000,
        "sysconcepts" : "operating systems ; host ; linux ; x86 ; emulator ; OpenGL ; terminals ; rendering pixels ; command parameter ; Morello Platform Model ; documentation ; libsystemd ; libpthread ; libgcrypt ; compilers",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f9934e1cd74e712c44971e2" ],
        "attachmentparentid" : 4838026,
        "parentitem" : "61927b8683e60c5c768e275e",
        "concepts" : "operating systems ; host ; linux ; x86 ; emulator ; OpenGL ; terminals ; rendering pixels ; command parameter ; Morello Platform Model ; documentation ; libsystemd ; libpthread ; libgcrypt ; compilers",
        "documenttype" : "html",
        "isattachment" : "4838026",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719631000,
        "permanentid" : "570753d33c2c458f0d40177851c1413f90129a4a20fbdfc17c014b74c776",
        "syslanguage" : [ "English" ],
        "itemid" : "61927b8783e60c5c768e2767",
        "transactionid" : 861301,
        "title" : "Host prerequisites ",
        "products" : [ "Morello" ],
        "date" : 1648719622000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102225:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers", "Application Developers", "Linux Developers" ],
        "audience" : [ "softwareDevelopers", "socDesigners", "applicationDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719622101483776,
        "sysisattachment" : "4838026",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4838026,
        "size" : 976,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102225/0200/Introduction-to-the-Morello-Platform-Model/Host-prerequisites?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719614144,
        "syssize" : 976,
        "sysdate" : 1648719622000,
        "haslayout" : "1",
        "topparent" : "4838026",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4838026,
        "content_description" : "This document describes the Morello Platform Model, which is a software reference platform based on real hardware that enables partners and developers to develop applications using the CHERI-based security features in Morello.",
        "wordcount" : 111,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Morello" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Morello" ],
        "document_revision" : "0200-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719631000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102225/0200/Introduction-to-the-Morello-Platform-Model/Host-prerequisites?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102225/0200/Introduction-to-the-Morello-Platform-Model/Host-prerequisites?lang=en",
        "modified" : 1637663263000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719622101483776,
        "uri" : "https://developer.arm.com/documentation/102225/0200/en/Introduction-to-the-Morello-Platform-Model/Host-prerequisites",
        "syscollection" : "default"
      },
      "Title" : "Host prerequisites",
      "Uri" : "https://developer.arm.com/documentation/102225/0200/en/Introduction-to-the-Morello-Platform-Model/Host-prerequisites",
      "PrintableUri" : "https://developer.arm.com/documentation/102225/0200/en/Introduction-to-the-Morello-Platform-Model/Host-prerequisites",
      "ClickUri" : "https://developer.arm.com/documentation/102225/0200/Introduction-to-the-Morello-Platform-Model/Host-prerequisites?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102225/0200/en/Introduction-to-the-Morello-Platform-Model/Host-prerequisites",
      "Excerpt" : "Host prerequisites The Morello Platform Model supports the following host operating systems and compilers. Operating system The FVP requires a Linux x86-64 host.",
      "FirstSentences" : "Host prerequisites The Morello Platform Model supports the following host operating systems and compilers. Operating system The FVP requires a Linux x86-64 host. It has been tested with Ubuntu 18. ..."
    }, {
      "title" : "CMN-Skeena topology configuration and connection diagram",
      "uri" : "https://developer.arm.com/documentation/102225/0200/en/Reference-information/CMN-Skeena-topology-configuration-and-connection-diagram",
      "printableUri" : "https://developer.arm.com/documentation/102225/0200/en/Reference-information/CMN-Skeena-topology-configuration-and-connection-diagram",
      "clickUri" : "https://developer.arm.com/documentation/102225/0200/Reference-information/CMN-Skeena-topology-configuration-and-connection-diagram?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102225/0200/en/Reference-information/CMN-Skeena-topology-configuration-and-connection-diagram",
      "excerpt" : "CMN-Skeena topology configuration and connection diagram This figure shows the CMN-Skeena ... Figure 1. CMN-Skeena topology configuration and connection overview CMN-Skeena topology ...",
      "firstSentences" : "CMN-Skeena topology configuration and connection diagram This figure shows the CMN-Skeena topology configuration diagram and a list of external connections. Figure 1. CMN-Skeena topology ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Morello Platform Model",
        "uri" : "https://developer.arm.com/documentation/102225/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/102225/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/102225/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102225/0200/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Morello Platform Model Reference Guide Revision: Version 2.0 Release Information Issue Date Confidentiality Change 0100-00 29 October 2020 Non-Confidential First release 0101-00 11 December 2020 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Morello Platform Model ",
          "document_number" : "102225",
          "document_version" : "0200",
          "content_type" : "guide",
          "systopparent" : "4838026",
          "sysurihash" : "SAef9AyytD5Va2qa",
          "urihash" : "SAef9AyytD5Va2qa",
          "sysuri" : "https://developer.arm.com/documentation/102225/0200/en",
          "systransactionid" : 861300,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1633478400000,
          "topparentid" : 4838026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1636989830000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f9934e1cd74e712c44971e2" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719619000,
          "permanentid" : "3bb4d6a2e9b8b7b2bc66cfa0ce835e38dbd17854d78c676153a22d6f70ae",
          "syslanguage" : [ "English" ],
          "itemid" : "61927b8683e60c5c768e275e",
          "transactionid" : 861300,
          "title" : "Morello Platform Model ",
          "products" : [ "Morello" ],
          "date" : 1648719619000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102225:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers", "Application Developers", "Linux Developers" ],
          "audience" : [ "softwareDevelopers", "socDesigners", "applicationDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719619510368688,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4699,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102225/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719614144,
          "syssize" : 4699,
          "sysdate" : 1648719619000,
          "haslayout" : "1",
          "topparent" : "4838026",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4838026,
          "content_description" : "This document describes the Morello Platform Model, which is a software reference platform based on real hardware that enables partners and developers to develop applications using the CHERI-based security features in Morello.",
          "wordcount" : 312,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Morello" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Morello" ],
          "document_revision" : "0200-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719619000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102225/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102225/0200/?lang=en",
          "modified" : 1637663263000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719619510368688,
          "uri" : "https://developer.arm.com/documentation/102225/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Morello Platform Model",
        "Uri" : "https://developer.arm.com/documentation/102225/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102225/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/102225/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102225/0200/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Morello Platform Model Reference Guide Revision: Version 2.0 Release Information Issue Date Confidentiality Change 0100-00 29 October 2020 Non-Confidential First release 0101-00 11 December 2020 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CMN-Skeena topology configuration and connection diagram ",
        "document_number" : "102225",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "4838026",
        "sysurihash" : "5XcLESRLxRcn8UgF",
        "urihash" : "5XcLESRLxRcn8UgF",
        "sysuri" : "https://developer.arm.com/documentation/102225/0200/en/Reference-information/CMN-Skeena-topology-configuration-and-connection-diagram",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1633478400000,
        "topparentid" : 4838026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1636989830000,
        "sysconcepts" : "topology configuration ; diagram ; connections",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f9934e1cd74e712c44971e2" ],
        "attachmentparentid" : 4838026,
        "parentitem" : "61927b8683e60c5c768e275e",
        "concepts" : "topology configuration ; diagram ; connections",
        "documenttype" : "html",
        "isattachment" : "4838026",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719631000,
        "permanentid" : "b33569a9661246e4d9308d043ecbf26333094535f60554bde8a2f7ec6249",
        "syslanguage" : [ "English" ],
        "itemid" : "61927b8783e60c5c768e2771",
        "transactionid" : 861301,
        "title" : "CMN-Skeena topology configuration and connection diagram ",
        "products" : [ "Morello" ],
        "date" : 1648719621000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102225:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers", "Application Developers", "Linux Developers" ],
        "audience" : [ "softwareDevelopers", "socDesigners", "applicationDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719621656854029,
        "sysisattachment" : "4838026",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4838026,
        "size" : 289,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102225/0200/Reference-information/CMN-Skeena-topology-configuration-and-connection-diagram?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719614144,
        "syssize" : 289,
        "sysdate" : 1648719621000,
        "haslayout" : "1",
        "topparent" : "4838026",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4838026,
        "content_description" : "This document describes the Morello Platform Model, which is a software reference platform based on real hardware that enables partners and developers to develop applications using the CHERI-based security features in Morello.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Morello" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Morello" ],
        "document_revision" : "0200-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719631000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102225/0200/Reference-information/CMN-Skeena-topology-configuration-and-connection-diagram?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102225/0200/Reference-information/CMN-Skeena-topology-configuration-and-connection-diagram?lang=en",
        "modified" : 1637663263000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719621656854029,
        "uri" : "https://developer.arm.com/documentation/102225/0200/en/Reference-information/CMN-Skeena-topology-configuration-and-connection-diagram",
        "syscollection" : "default"
      },
      "Title" : "CMN-Skeena topology configuration and connection diagram",
      "Uri" : "https://developer.arm.com/documentation/102225/0200/en/Reference-information/CMN-Skeena-topology-configuration-and-connection-diagram",
      "PrintableUri" : "https://developer.arm.com/documentation/102225/0200/en/Reference-information/CMN-Skeena-topology-configuration-and-connection-diagram",
      "ClickUri" : "https://developer.arm.com/documentation/102225/0200/Reference-information/CMN-Skeena-topology-configuration-and-connection-diagram?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102225/0200/en/Reference-information/CMN-Skeena-topology-configuration-and-connection-diagram",
      "Excerpt" : "CMN-Skeena topology configuration and connection diagram This figure shows the CMN-Skeena ... Figure 1. CMN-Skeena topology configuration and connection overview CMN-Skeena topology ...",
      "FirstSentences" : "CMN-Skeena topology configuration and connection diagram This figure shows the CMN-Skeena topology configuration diagram and a list of external connections. Figure 1. CMN-Skeena topology ..."
    }, {
      "title" : "What is in the package?",
      "uri" : "https://developer.arm.com/documentation/102225/0200/en/Get-started/What-is-in-the-package-",
      "printableUri" : "https://developer.arm.com/documentation/102225/0200/en/Get-started/What-is-in-the-package-",
      "clickUri" : "https://developer.arm.com/documentation/102225/0200/Get-started/What-is-in-the-package-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102225/0200/en/Get-started/What-is-in-the-package-",
      "excerpt" : "GDBRemoteConnection Allows the model to be debugged using GDB. GenericCounter At the end ... Parameters control the amount and type of information that is traced. ... What is in the package?",
      "firstSentences" : "What is in the package? The package contains the FVP binary, libraries that it uses, documentation, and some plug-in libraries. The contents of the Morello Platform Model installation are: FVP_ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Morello Platform Model",
        "uri" : "https://developer.arm.com/documentation/102225/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/102225/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/102225/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102225/0200/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Morello Platform Model Reference Guide Revision: Version 2.0 Release Information Issue Date Confidentiality Change 0100-00 29 October 2020 Non-Confidential First release 0101-00 11 December 2020 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Morello Platform Model ",
          "document_number" : "102225",
          "document_version" : "0200",
          "content_type" : "guide",
          "systopparent" : "4838026",
          "sysurihash" : "SAef9AyytD5Va2qa",
          "urihash" : "SAef9AyytD5Va2qa",
          "sysuri" : "https://developer.arm.com/documentation/102225/0200/en",
          "systransactionid" : 861300,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1633478400000,
          "topparentid" : 4838026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1636989830000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f9934e1cd74e712c44971e2" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719619000,
          "permanentid" : "3bb4d6a2e9b8b7b2bc66cfa0ce835e38dbd17854d78c676153a22d6f70ae",
          "syslanguage" : [ "English" ],
          "itemid" : "61927b8683e60c5c768e275e",
          "transactionid" : 861300,
          "title" : "Morello Platform Model ",
          "products" : [ "Morello" ],
          "date" : 1648719619000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102225:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers", "Application Developers", "Linux Developers" ],
          "audience" : [ "softwareDevelopers", "socDesigners", "applicationDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719619510368688,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4699,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102225/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719614144,
          "syssize" : 4699,
          "sysdate" : 1648719619000,
          "haslayout" : "1",
          "topparent" : "4838026",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4838026,
          "content_description" : "This document describes the Morello Platform Model, which is a software reference platform based on real hardware that enables partners and developers to develop applications using the CHERI-based security features in Morello.",
          "wordcount" : 312,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Morello" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Morello" ],
          "document_revision" : "0200-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719619000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102225/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102225/0200/?lang=en",
          "modified" : 1637663263000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719619510368688,
          "uri" : "https://developer.arm.com/documentation/102225/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Morello Platform Model",
        "Uri" : "https://developer.arm.com/documentation/102225/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102225/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/102225/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102225/0200/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Morello Platform Model Reference Guide Revision: Version 2.0 Release Information Issue Date Confidentiality Change 0100-00 29 October 2020 Non-Confidential First release 0101-00 11 December 2020 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "What is in the package? ",
        "document_number" : "102225",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "4838026",
        "sysurihash" : "TsF67iqzqñ1zydiB",
        "urihash" : "TsF67iqzqñ1zydiB",
        "sysuri" : "https://developer.arm.com/documentation/102225/0200/en/Get-started/What-is-in-the-package-",
        "systransactionid" : 861300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1633478400000,
        "topparentid" : 4838026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1636989830000,
        "sysconcepts" : "libraries ; trace ; file format ; stdout ; simulation ; Studio Morello Edition ; see Morello-specific ; memory accesses ; u00AE Debugger ; error messages ; environment variable ; command-line option ; extra functionality ; ListTraceSources ; GenericCounter ; GDBRemoteConnection",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f9934e1cd74e712c44971e2" ],
        "attachmentparentid" : 4838026,
        "parentitem" : "61927b8683e60c5c768e275e",
        "concepts" : "libraries ; trace ; file format ; stdout ; simulation ; Studio Morello Edition ; see Morello-specific ; memory accesses ; u00AE Debugger ; error messages ; environment variable ; command-line option ; extra functionality ; ListTraceSources ; GenericCounter ; GDBRemoteConnection",
        "documenttype" : "html",
        "isattachment" : "4838026",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719620000,
        "permanentid" : "d6219276899f5f18bd41fd3a4045ce84ad2278eddf197bb9b84055344e65",
        "syslanguage" : [ "English" ],
        "itemid" : "61927b8783e60c5c768e276b",
        "transactionid" : 861300,
        "title" : "What is in the package? ",
        "products" : [ "Morello" ],
        "date" : 1648719620000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102225:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers", "Application Developers", "Linux Developers" ],
        "audience" : [ "softwareDevelopers", "socDesigners", "applicationDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719620484390149,
        "sysisattachment" : "4838026",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4838026,
        "size" : 4582,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102225/0200/Get-started/What-is-in-the-package-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719614144,
        "syssize" : 4582,
        "sysdate" : 1648719620000,
        "haslayout" : "1",
        "topparent" : "4838026",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4838026,
        "content_description" : "This document describes the Morello Platform Model, which is a software reference platform based on real hardware that enables partners and developers to develop applications using the CHERI-based security features in Morello.",
        "wordcount" : 232,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Morello" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Morello" ],
        "document_revision" : "0200-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719620000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102225/0200/Get-started/What-is-in-the-package-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102225/0200/Get-started/What-is-in-the-package-?lang=en",
        "modified" : 1637663263000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719620484390149,
        "uri" : "https://developer.arm.com/documentation/102225/0200/en/Get-started/What-is-in-the-package-",
        "syscollection" : "default"
      },
      "Title" : "What is in the package?",
      "Uri" : "https://developer.arm.com/documentation/102225/0200/en/Get-started/What-is-in-the-package-",
      "PrintableUri" : "https://developer.arm.com/documentation/102225/0200/en/Get-started/What-is-in-the-package-",
      "ClickUri" : "https://developer.arm.com/documentation/102225/0200/Get-started/What-is-in-the-package-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102225/0200/en/Get-started/What-is-in-the-package-",
      "Excerpt" : "GDBRemoteConnection Allows the model to be debugged using GDB. GenericCounter At the end ... Parameters control the amount and type of information that is traced. ... What is in the package?",
      "FirstSentences" : "What is in the package? The package contains the FVP binary, libraries that it uses, documentation, and some plug-in libraries. The contents of the Morello Platform Model installation are: FVP_ ..."
    } ],
    "totalNumberOfChildResults" : 23,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "High-level block diagram ",
      "document_number" : "102225",
      "document_version" : "0200",
      "content_type" : "guide",
      "systopparent" : "4838026",
      "sysurihash" : "LcPIpLis7qlwYScV",
      "urihash" : "LcPIpLis7qlwYScV",
      "sysuri" : "https://developer.arm.com/documentation/102225/0200/en/Introduction-to-the-Morello-Platform-Model/High-level-block-diagram",
      "systransactionid" : 861301,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1633478400000,
      "topparentid" : 4838026,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1636989830000,
      "sysconcepts" : "block diagram ; board peripherals ; SoC",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f9934e1cd74e712c44971e2" ],
      "attachmentparentid" : 4838026,
      "parentitem" : "61927b8683e60c5c768e275e",
      "concepts" : "block diagram ; board peripherals ; SoC",
      "documenttype" : "html",
      "isattachment" : "4838026",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719631000,
      "permanentid" : "34cad0912aa4826e1f19841ad39faea5710cc493b22c34c329befd0d04dd",
      "syslanguage" : [ "English" ],
      "itemid" : "61927b8783e60c5c768e2766",
      "transactionid" : 861301,
      "title" : "High-level block diagram ",
      "products" : [ "Morello" ],
      "date" : 1648719622000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102225:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "SoC Designers", "Application Developers", "Linux Developers" ],
      "audience" : [ "softwareDevelopers", "socDesigners", "applicationDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719622200398479,
      "sysisattachment" : "4838026",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4838026,
      "size" : 178,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102225/0200/Introduction-to-the-Morello-Platform-Model/High-level-block-diagram?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719614144,
      "syssize" : 178,
      "sysdate" : 1648719622000,
      "haslayout" : "1",
      "topparent" : "4838026",
      "label_version" : "2.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4838026,
      "content_description" : "This document describes the Morello Platform Model, which is a software reference platform based on real hardware that enables partners and developers to develop applications using the CHERI-based security features in Morello.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Morello" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Morello" ],
      "document_revision" : "0200-00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719631000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102225/0200/Introduction-to-the-Morello-Platform-Model/High-level-block-diagram?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102225/0200/Introduction-to-the-Morello-Platform-Model/High-level-block-diagram?lang=en",
      "modified" : 1637663263000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719622200398479,
      "uri" : "https://developer.arm.com/documentation/102225/0200/en/Introduction-to-the-Morello-Platform-Model/High-level-block-diagram",
      "syscollection" : "default"
    },
    "Title" : "High-level block diagram",
    "Uri" : "https://developer.arm.com/documentation/102225/0200/en/Introduction-to-the-Morello-Platform-Model/High-level-block-diagram",
    "PrintableUri" : "https://developer.arm.com/documentation/102225/0200/en/Introduction-to-the-Morello-Platform-Model/High-level-block-diagram",
    "ClickUri" : "https://developer.arm.com/documentation/102225/0200/Introduction-to-the-Morello-Platform-Model/High-level-block-diagram?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102225/0200/en/Introduction-to-the-Morello-Platform-Model/High-level-block-diagram",
    "Excerpt" : "High-level block diagram This simplified block diagram shows the SoC and board peripherals. Figure 1. Morello Platform Model system block diagram High-level block diagram Morello",
    "FirstSentences" : "High-level block diagram This simplified block diagram shows the SoC and board peripherals. Figure 1. Morello Platform Model system block diagram High-level block diagram Morello"
  }, {
    "title" : "Neon Intrinsics - Getting Started on Android",
    "uri" : "https://developer.arm.com/documentation/102197/0100/en/pdf/Neon-Intrinsics-Getting-Started-on-Android-2-0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102197/0100/en/pdf/Neon-Intrinsics-Getting-Started-on-Android-2-0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6149bf77d5c3af01554950c3",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en/pdf/Neon-Intrinsics-Getting-Started-on-Android-2-0.pdf",
    "excerpt" : "102197 ... Issue 02 ... Please follow Arm's trademark usage guidelines at http://www.arm.com/company/policies/ ... Copyright © 2020 Arm Limited (or its affiliates). All rights reserved.",
    "firstSentences" : "Neon Intrinsics: getting started on Android User Guide Non-Confidential Copyright © 2020 Arm Limited (or its affiliates). All rights reserved. Issue 02 102197 Neon Intrinsics on Android User Guide",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2382,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Neon Intrinsics - Getting Started on Android",
      "uri" : "https://developer.arm.com/documentation/102197/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102197/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en",
      "excerpt" : "For instance, if you are summing numbers from two one-dimensional arrays, you must add them one by one. ... Neon Intrinsics - Getting Started on Android Neon Intrinsics",
      "firstSentences" : "Overview Check out Getting Started with Neon Intrinsics on Android on YouTube. In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Neon Intrinsics - Getting Started on Android ",
        "document_number" : "102197",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4754369",
        "sysurihash" : "9lxgPLk5Q92bZY4R",
        "urihash" : "9lxgPLk5Q92bZY4R",
        "sysuri" : "https://developer.arm.com/documentation/102197/0100/en",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1597881660000,
        "topparentid" : 4754369,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1632223095000,
        "sysconcepts" : "Neon intrinsics ; Android Studio ; compilers ; overhead ; principles ; memory ; CPU ; SIMD ; instructions ; architecture ; search engine ; knowledge gained ; dot product ; audio encoding ; algorithms ; allocation",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "concepts" : "Neon intrinsics ; Android Studio ; compilers ; overhead ; principles ; memory ; CPU ; SIMD ; instructions ; architecture ; search engine ; knowledge gained ; dot product ; audio encoding ; algorithms ; allocation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715210000,
        "permanentid" : "a71e5d58d955cf7cf7ffc1838baa780bdcc7b4364362d5abddaa9654ab1d",
        "syslanguage" : [ "English" ],
        "itemid" : "6149bf77d5c3af01554950b7",
        "transactionid" : 861211,
        "title" : "Neon Intrinsics - Getting Started on Android ",
        "products" : [ "Neon Intrinsics" ],
        "date" : 1648715210000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Android" ],
        "document_id" : "102197:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715210022968653,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 3226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715166263,
        "syssize" : 3226,
        "sysdate" : 1648715210000,
        "haslayout" : "1",
        "topparent" : "4754369",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4754369,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon intrinsics for Arm-powered mobile devices.",
        "wordcount" : 246,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715210000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102197/0100/?lang=en",
        "modified" : 1647358507000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715210022968653,
        "uri" : "https://developer.arm.com/documentation/102197/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Neon Intrinsics - Getting Started on Android",
      "Uri" : "https://developer.arm.com/documentation/102197/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102197/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en",
      "Excerpt" : "For instance, if you are summing numbers from two one-dimensional arrays, you must add them one by one. ... Neon Intrinsics - Getting Started on Android Neon Intrinsics",
      "FirstSentences" : "Overview Check out Getting Started with Neon Intrinsics on Android on YouTube. In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon ..."
    },
    "childResults" : [ {
      "title" : "Calculating dot products using Neon Intrinsics",
      "uri" : "https://developer.arm.com/documentation/102197/0100/en/Calculating-dot-products-using-Neon-Intrinsics",
      "printableUri" : "https://developer.arm.com/documentation/102197/0100/en/Calculating-dot-products-using-Neon-Intrinsics",
      "clickUri" : "https://developer.arm.com/documentation/102197/0100/Calculating-dot-products-using-Neon-Intrinsics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en/Calculating-dot-products-using-Neon-Intrinsics",
      "excerpt" : "Neon intrinsics directly correspond to the assembly instructions, as you can see in the ... This array is stored within the partialSumsNeon variable. ... In this case, the value is 0.",
      "firstSentences" : "Calculating dot products using Neon Intrinsics In this section of the guide, we look at calculating the dot products using Neon intrinsics. To modify the dotProduct function to benefit from Neon ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Neon Intrinsics - Getting Started on Android",
        "uri" : "https://developer.arm.com/documentation/102197/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102197/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en",
        "excerpt" : "For instance, if you are summing numbers from two one-dimensional arrays, you must add them one by one. ... Neon Intrinsics - Getting Started on Android Neon Intrinsics",
        "firstSentences" : "Overview Check out Getting Started with Neon Intrinsics on Android on YouTube. In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Neon Intrinsics - Getting Started on Android ",
          "document_number" : "102197",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4754369",
          "sysurihash" : "9lxgPLk5Q92bZY4R",
          "urihash" : "9lxgPLk5Q92bZY4R",
          "sysuri" : "https://developer.arm.com/documentation/102197/0100/en",
          "systransactionid" : 861211,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1597881660000,
          "topparentid" : 4754369,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1632223095000,
          "sysconcepts" : "Neon intrinsics ; Android Studio ; compilers ; overhead ; principles ; memory ; CPU ; SIMD ; instructions ; architecture ; search engine ; knowledge gained ; dot product ; audio encoding ; algorithms ; allocation",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
          "concepts" : "Neon intrinsics ; Android Studio ; compilers ; overhead ; principles ; memory ; CPU ; SIMD ; instructions ; architecture ; search engine ; knowledge gained ; dot product ; audio encoding ; algorithms ; allocation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715210000,
          "permanentid" : "a71e5d58d955cf7cf7ffc1838baa780bdcc7b4364362d5abddaa9654ab1d",
          "syslanguage" : [ "English" ],
          "itemid" : "6149bf77d5c3af01554950b7",
          "transactionid" : 861211,
          "title" : "Neon Intrinsics - Getting Started on Android ",
          "products" : [ "Neon Intrinsics" ],
          "date" : 1648715210000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Android" ],
          "document_id" : "102197:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715210022968653,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 3226,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715166263,
          "syssize" : 3226,
          "sysdate" : 1648715210000,
          "haslayout" : "1",
          "topparent" : "4754369",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4754369,
          "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
          "content_description" : "In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon intrinsics for Arm-powered mobile devices.",
          "wordcount" : 246,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715210000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102197/0100/?lang=en",
          "modified" : 1647358507000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715210022968653,
          "uri" : "https://developer.arm.com/documentation/102197/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Neon Intrinsics - Getting Started on Android",
        "Uri" : "https://developer.arm.com/documentation/102197/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102197/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en",
        "Excerpt" : "For instance, if you are summing numbers from two one-dimensional arrays, you must add them one by one. ... Neon Intrinsics - Getting Started on Android Neon Intrinsics",
        "FirstSentences" : "Overview Check out Getting Started with Neon Intrinsics on Android on YouTube. In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Calculating dot products using Neon Intrinsics ",
        "document_number" : "102197",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4754369",
        "sysurihash" : "2rgLhoeWDdbVNP1W",
        "urihash" : "2rgLhoeWDdbVNP1W",
        "sysuri" : "https://developer.arm.com/documentation/102197/0100/en/Calculating-dot-products-using-Neon-Intrinsics",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1597881660000,
        "topparentid" : 4754369,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1632223095000,
        "sysconcepts" : "Neon intrinsics ; dot products ; CPU ; loop ; sequences ; lanes ; arrays ; memory ; partialSumsNeon ; partial sums ; writing int ; Alternatively ; initialize ; convention ; dotProduct",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "attachmentparentid" : 4754369,
        "parentitem" : "6149bf77d5c3af01554950b7",
        "concepts" : "Neon intrinsics ; dot products ; CPU ; loop ; sequences ; lanes ; arrays ; memory ; partialSumsNeon ; partial sums ; writing int ; Alternatively ; initialize ; convention ; dotProduct",
        "documenttype" : "html",
        "isattachment" : "4754369",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715212000,
        "permanentid" : "599bd0415b23a9d228bb7a5f592207876dc10af2c354cb0769bbb465011b",
        "syslanguage" : [ "English" ],
        "itemid" : "6149bf77d5c3af01554950bc",
        "transactionid" : 861211,
        "title" : "Calculating dot products using Neon Intrinsics ",
        "products" : [ "Neon Intrinsics" ],
        "date" : 1648715212000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Android" ],
        "document_id" : "102197:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715212594032712,
        "sysisattachment" : "4754369",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4754369,
        "size" : 4372,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102197/0100/Calculating-dot-products-using-Neon-Intrinsics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715166263,
        "syssize" : 4372,
        "sysdate" : 1648715212000,
        "haslayout" : "1",
        "topparent" : "4754369",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4754369,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon intrinsics for Arm-powered mobile devices.",
        "wordcount" : 233,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715212000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102197/0100/Calculating-dot-products-using-Neon-Intrinsics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102197/0100/Calculating-dot-products-using-Neon-Intrinsics?lang=en",
        "modified" : 1647358507000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715212594032712,
        "uri" : "https://developer.arm.com/documentation/102197/0100/en/Calculating-dot-products-using-Neon-Intrinsics",
        "syscollection" : "default"
      },
      "Title" : "Calculating dot products using Neon Intrinsics",
      "Uri" : "https://developer.arm.com/documentation/102197/0100/en/Calculating-dot-products-using-Neon-Intrinsics",
      "PrintableUri" : "https://developer.arm.com/documentation/102197/0100/en/Calculating-dot-products-using-Neon-Intrinsics",
      "ClickUri" : "https://developer.arm.com/documentation/102197/0100/Calculating-dot-products-using-Neon-Intrinsics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en/Calculating-dot-products-using-Neon-Intrinsics",
      "Excerpt" : "Neon intrinsics directly correspond to the assembly instructions, as you can see in the ... This array is stored within the partialSumsNeon variable. ... In this case, the value is 0.",
      "FirstSentences" : "Calculating dot products using Neon Intrinsics In this section of the guide, we look at calculating the dot products using Neon intrinsics. To modify the dotProduct function to benefit from Neon ..."
    }, {
      "title" : "Check your knowledge",
      "uri" : "https://developer.arm.com/documentation/102197/0100/en/Check-your-knowledge",
      "printableUri" : "https://developer.arm.com/documentation/102197/0100/en/Check-your-knowledge",
      "clickUri" : "https://developer.arm.com/documentation/102197/0100/Check-your-knowledge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en/Check-your-knowledge",
      "excerpt" : "Check your knowledge What are the benefits of using Neon Intrinsics compared to using assembly code? Compilers take advantage of built-in functions called intrinsics, with mostly 1-2-1 ...",
      "firstSentences" : "Check your knowledge What are the benefits of using Neon Intrinsics compared to using assembly code? Compilers take advantage of built-in functions called intrinsics, with mostly 1-2-1 mapped ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Neon Intrinsics - Getting Started on Android",
        "uri" : "https://developer.arm.com/documentation/102197/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102197/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en",
        "excerpt" : "For instance, if you are summing numbers from two one-dimensional arrays, you must add them one by one. ... Neon Intrinsics - Getting Started on Android Neon Intrinsics",
        "firstSentences" : "Overview Check out Getting Started with Neon Intrinsics on Android on YouTube. In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Neon Intrinsics - Getting Started on Android ",
          "document_number" : "102197",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4754369",
          "sysurihash" : "9lxgPLk5Q92bZY4R",
          "urihash" : "9lxgPLk5Q92bZY4R",
          "sysuri" : "https://developer.arm.com/documentation/102197/0100/en",
          "systransactionid" : 861211,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1597881660000,
          "topparentid" : 4754369,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1632223095000,
          "sysconcepts" : "Neon intrinsics ; Android Studio ; compilers ; overhead ; principles ; memory ; CPU ; SIMD ; instructions ; architecture ; search engine ; knowledge gained ; dot product ; audio encoding ; algorithms ; allocation",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
          "concepts" : "Neon intrinsics ; Android Studio ; compilers ; overhead ; principles ; memory ; CPU ; SIMD ; instructions ; architecture ; search engine ; knowledge gained ; dot product ; audio encoding ; algorithms ; allocation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715210000,
          "permanentid" : "a71e5d58d955cf7cf7ffc1838baa780bdcc7b4364362d5abddaa9654ab1d",
          "syslanguage" : [ "English" ],
          "itemid" : "6149bf77d5c3af01554950b7",
          "transactionid" : 861211,
          "title" : "Neon Intrinsics - Getting Started on Android ",
          "products" : [ "Neon Intrinsics" ],
          "date" : 1648715210000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Android" ],
          "document_id" : "102197:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715210022968653,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 3226,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715166263,
          "syssize" : 3226,
          "sysdate" : 1648715210000,
          "haslayout" : "1",
          "topparent" : "4754369",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4754369,
          "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
          "content_description" : "In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon intrinsics for Arm-powered mobile devices.",
          "wordcount" : 246,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715210000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102197/0100/?lang=en",
          "modified" : 1647358507000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715210022968653,
          "uri" : "https://developer.arm.com/documentation/102197/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Neon Intrinsics - Getting Started on Android",
        "Uri" : "https://developer.arm.com/documentation/102197/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102197/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en",
        "Excerpt" : "For instance, if you are summing numbers from two one-dimensional arrays, you must add them one by one. ... Neon Intrinsics - Getting Started on Android Neon Intrinsics",
        "FirstSentences" : "Overview Check out Getting Started with Neon Intrinsics on Android on YouTube. In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Check your knowledge ",
        "document_number" : "102197",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4754369",
        "sysurihash" : "ndSbkr1ð1MwC64bQ",
        "urihash" : "ndSbkr1ð1MwC64bQ",
        "sysuri" : "https://developer.arm.com/documentation/102197/0100/en/Check-your-knowledge",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1597881660000,
        "topparentid" : 4754369,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1632223095000,
        "sysconcepts" : "Neon intrinsics ; conventions ; data type ; register vectors ; image processing ; audio encoding ; SIMD architecture ; underlying hardware ; highest performance ; functions called ; take advantage",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "attachmentparentid" : 4754369,
        "parentitem" : "6149bf77d5c3af01554950b7",
        "concepts" : "Neon intrinsics ; conventions ; data type ; register vectors ; image processing ; audio encoding ; SIMD architecture ; underlying hardware ; highest performance ; functions called ; take advantage",
        "documenttype" : "html",
        "isattachment" : "4754369",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715210000,
        "permanentid" : "bf437b33d034dbe38c89ce4f1b18bec7c57962c1fef48abdbae5fa4ff87b",
        "syslanguage" : [ "English" ],
        "itemid" : "6149bf77d5c3af01554950be",
        "transactionid" : 861211,
        "title" : "Check your knowledge ",
        "products" : [ "Neon Intrinsics" ],
        "date" : 1648715210000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Android" ],
        "document_id" : "102197:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715210802718844,
        "sysisattachment" : "4754369",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4754369,
        "size" : 934,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102197/0100/Check-your-knowledge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715166263,
        "syssize" : 934,
        "sysdate" : 1648715210000,
        "haslayout" : "1",
        "topparent" : "4754369",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4754369,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon intrinsics for Arm-powered mobile devices.",
        "wordcount" : 90,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715210000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102197/0100/Check-your-knowledge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102197/0100/Check-your-knowledge?lang=en",
        "modified" : 1647358507000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715210802718844,
        "uri" : "https://developer.arm.com/documentation/102197/0100/en/Check-your-knowledge",
        "syscollection" : "default"
      },
      "Title" : "Check your knowledge",
      "Uri" : "https://developer.arm.com/documentation/102197/0100/en/Check-your-knowledge",
      "PrintableUri" : "https://developer.arm.com/documentation/102197/0100/en/Check-your-knowledge",
      "ClickUri" : "https://developer.arm.com/documentation/102197/0100/Check-your-knowledge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en/Check-your-knowledge",
      "Excerpt" : "Check your knowledge What are the benefits of using Neon Intrinsics compared to using assembly code? Compilers take advantage of built-in functions called intrinsics, with mostly 1-2-1 ...",
      "FirstSentences" : "Check your knowledge What are the benefits of using Neon Intrinsics compared to using assembly code? Compilers take advantage of built-in functions called intrinsics, with mostly 1-2-1 mapped ..."
    }, {
      "title" : "Neon Intrinsics - Getting Started on Android",
      "uri" : "https://developer.arm.com/documentation/102197/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102197/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en",
      "excerpt" : "For instance, if you are summing numbers from two one-dimensional arrays, you must add them one by one. ... Neon Intrinsics - Getting Started on Android Neon Intrinsics",
      "firstSentences" : "Overview Check out Getting Started with Neon Intrinsics on Android on YouTube. In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Neon Intrinsics - Getting Started on Android ",
        "document_number" : "102197",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4754369",
        "sysurihash" : "9lxgPLk5Q92bZY4R",
        "urihash" : "9lxgPLk5Q92bZY4R",
        "sysuri" : "https://developer.arm.com/documentation/102197/0100/en",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1597881660000,
        "topparentid" : 4754369,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1632223095000,
        "sysconcepts" : "Neon intrinsics ; Android Studio ; compilers ; overhead ; principles ; memory ; CPU ; SIMD ; instructions ; architecture ; search engine ; knowledge gained ; dot product ; audio encoding ; algorithms ; allocation",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "concepts" : "Neon intrinsics ; Android Studio ; compilers ; overhead ; principles ; memory ; CPU ; SIMD ; instructions ; architecture ; search engine ; knowledge gained ; dot product ; audio encoding ; algorithms ; allocation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715210000,
        "permanentid" : "a71e5d58d955cf7cf7ffc1838baa780bdcc7b4364362d5abddaa9654ab1d",
        "syslanguage" : [ "English" ],
        "itemid" : "6149bf77d5c3af01554950b7",
        "transactionid" : 861211,
        "title" : "Neon Intrinsics - Getting Started on Android ",
        "products" : [ "Neon Intrinsics" ],
        "date" : 1648715210000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Android" ],
        "document_id" : "102197:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715210022968653,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 3226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715166263,
        "syssize" : 3226,
        "sysdate" : 1648715210000,
        "haslayout" : "1",
        "topparent" : "4754369",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4754369,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon intrinsics for Arm-powered mobile devices.",
        "wordcount" : 246,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715210000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102197/0100/?lang=en",
        "modified" : 1647358507000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715210022968653,
        "uri" : "https://developer.arm.com/documentation/102197/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Neon Intrinsics - Getting Started on Android",
      "Uri" : "https://developer.arm.com/documentation/102197/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102197/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en",
      "Excerpt" : "For instance, if you are summing numbers from two one-dimensional arrays, you must add them one by one. ... Neon Intrinsics - Getting Started on Android Neon Intrinsics",
      "FirstSentences" : "Overview Check out Getting Started with Neon Intrinsics on Android on YouTube. In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon ..."
    } ],
    "totalNumberOfChildResults" : 10,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Neon Intrinsics - Getting Started on Android ",
      "document_number" : "102197",
      "document_version" : "0100",
      "content_type" : "Guide",
      "systopparent" : "4754369",
      "sysauthor" : "Ben Walshe",
      "sysurihash" : "05IJ40YkZRqtchð4",
      "urihash" : "05IJ40YkZRqtchð4",
      "sysuri" : "https://developer.arm.com/documentation/102197/0100/en/pdf/Neon-Intrinsics-Getting-Started-on-Android-2-0.pdf",
      "systransactionid" : 861211,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1597881660000,
      "topparentid" : 4754369,
      "numberofpages" : 23,
      "sysconcepts" : "Neon intrinsics ; dot products ; Android Studio ; implementations ; arm ; vectorize ; registers ; instructions ; one-dimensional arrays ; single CPU ; written agreement ; architecture ; native-lib ; provisions ; iterations ; assembly instructions",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
      "attachmentparentid" : 4754369,
      "parentitem" : "6149bf77d5c3af01554950b7",
      "concepts" : "Neon intrinsics ; dot products ; Android Studio ; implementations ; arm ; vectorize ; registers ; instructions ; one-dimensional arrays ; single CPU ; written agreement ; architecture ; native-lib ; provisions ; iterations ; assembly instructions",
      "documenttype" : "pdf",
      "isattachment" : "4754369",
      "sysindexeddate" : 1648715213000,
      "permanentid" : "05f763d9f0bac031fe1c9b441b209bee1a18e2cdbf05ca8a17b3301133b5",
      "syslanguage" : [ "English" ],
      "itemid" : "6149bf77d5c3af01554950c3",
      "transactionid" : 861211,
      "title" : "Neon Intrinsics - Getting Started on Android ",
      "date" : 1648715213000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102197:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715213013850126,
      "sysisattachment" : "4754369",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4754369,
      "size" : 414189,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6149bf77d5c3af01554950c3",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715167335,
      "syssize" : 414189,
      "sysdate" : 1648715213000,
      "topparent" : "4754369",
      "author" : "Ben Walshe",
      "label_version" : "1.0",
      "systopparentid" : 4754369,
      "content_description" : "In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon intrinsics for Arm-powered mobile devices.",
      "wordcount" : 901,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715213000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6149bf77d5c3af01554950c3",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715213013850126,
      "uri" : "https://developer.arm.com/documentation/102197/0100/en/pdf/Neon-Intrinsics-Getting-Started-on-Android-2-0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Neon Intrinsics - Getting Started on Android",
    "Uri" : "https://developer.arm.com/documentation/102197/0100/en/pdf/Neon-Intrinsics-Getting-Started-on-Android-2-0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102197/0100/en/pdf/Neon-Intrinsics-Getting-Started-on-Android-2-0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6149bf77d5c3af01554950c3",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en/pdf/Neon-Intrinsics-Getting-Started-on-Android-2-0.pdf",
    "Excerpt" : "102197 ... Issue 02 ... Please follow Arm's trademark usage guidelines at http://www.arm.com/company/policies/ ... Copyright © 2020 Arm Limited (or its affiliates). All rights reserved.",
    "FirstSentences" : "Neon Intrinsics: getting started on Android User Guide Non-Confidential Copyright © 2020 Arm Limited (or its affiliates). All rights reserved. Issue 02 102197 Neon Intrinsics on Android User Guide"
  }, {
    "title" : "Armv8-A Address Translation",
    "uri" : "https://developer.arm.com/documentation/100940/0101/en/pdf/armv8_a_address_translation.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100940/0101/en/pdf/armv8_a_address_translation.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5efa1d23dbdee951c1ccdec5",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100940/0101/en/pdf/armv8_a_address_translation.pdf",
    "excerpt" : "Page 2 of 32 ... Copyright © 2017-2019 Arm Limited or its affiliates. All rights reserved. Arm 100940_0101_en ... 2 ... 3.4 ... 4.1 ... 4.2 ... Contents ... Armv8-A Address Translation",
    "firstSentences" : "Armv8-A Address Translation Arm Connev8ct -A Adrd Gresuisd e Use Version 0.1 Translation Version 1.1 Page 1 of 32 Copyright © 2017-2019 Arm Limited or its affiliates. All rights reserved. Arm ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2382,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Armv8-A Address Translation",
      "uri" : "https://developer.arm.com/documentation/100940/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/100940/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/100940/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100940/0101/en",
      "excerpt" : "Armv8-A Address Translation This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Armv8-A Address Translation This document is only available in a PDF version. Click Download to view. Armv8-A Address Translation Armv8-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Armv8-A Address Translation ",
        "document_number" : "100940",
        "document_version" : "0101",
        "content_type" : "guide",
        "systopparent" : "4824966",
        "sysurihash" : "dVtUkMZXTxsC1txG",
        "urihash" : "dVtUkMZXTxsC1txG",
        "sysuri" : "https://developer.arm.com/documentation/100940/0101/en",
        "systransactionid" : 863767,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1593449692000,
        "topparentid" : 4824966,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593449763000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085012000,
        "permanentid" : "346375bb6c54e60f237be2ffbc22838a99e77b4c3b7728bd2a844ddd6450",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa1d23dbdee951c1ccdec3",
        "transactionid" : 863767,
        "title" : "Armv8-A Address Translation ",
        "products" : [ "Armv8-A" ],
        "date" : 1649085012000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100940:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085012677480583,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 137,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100940/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084976088,
        "syssize" : 137,
        "sysdate" : 1649085012000,
        "haslayout" : "1",
        "topparent" : "4824966",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4824966,
        "content_description" : "This guide describes how Armv8-A uses a Virtual Memory system where the addresses used by code (virtual addresses) are translated into physical addresses which are used by the memory system.",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085012000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100940/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100940/0101/?lang=en",
        "modified" : 1636456254000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085012677480583,
        "uri" : "https://developer.arm.com/documentation/100940/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Armv8-A Address Translation",
      "Uri" : "https://developer.arm.com/documentation/100940/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100940/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/100940/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100940/0101/en",
      "Excerpt" : "Armv8-A Address Translation This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Armv8-A Address Translation This document is only available in a PDF version. Click Download to view. Armv8-A Address Translation Armv8-A"
    },
    "childResults" : [ {
      "title" : "Armv8-A Address Translation",
      "uri" : "https://developer.arm.com/documentation/100940/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/100940/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/100940/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100940/0101/en",
      "excerpt" : "Armv8-A Address Translation This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Armv8-A Address Translation This document is only available in a PDF version. Click Download to view. Armv8-A Address Translation Armv8-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Armv8-A Address Translation ",
        "document_number" : "100940",
        "document_version" : "0101",
        "content_type" : "guide",
        "systopparent" : "4824966",
        "sysurihash" : "dVtUkMZXTxsC1txG",
        "urihash" : "dVtUkMZXTxsC1txG",
        "sysuri" : "https://developer.arm.com/documentation/100940/0101/en",
        "systransactionid" : 863767,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1593449692000,
        "topparentid" : 4824966,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593449763000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085012000,
        "permanentid" : "346375bb6c54e60f237be2ffbc22838a99e77b4c3b7728bd2a844ddd6450",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa1d23dbdee951c1ccdec3",
        "transactionid" : 863767,
        "title" : "Armv8-A Address Translation ",
        "products" : [ "Armv8-A" ],
        "date" : 1649085012000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100940:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085012677480583,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 137,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100940/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084976088,
        "syssize" : 137,
        "sysdate" : 1649085012000,
        "haslayout" : "1",
        "topparent" : "4824966",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4824966,
        "content_description" : "This guide describes how Armv8-A uses a Virtual Memory system where the addresses used by code (virtual addresses) are translated into physical addresses which are used by the memory system.",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085012000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100940/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100940/0101/?lang=en",
        "modified" : 1636456254000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085012677480583,
        "uri" : "https://developer.arm.com/documentation/100940/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Armv8-A Address Translation",
      "Uri" : "https://developer.arm.com/documentation/100940/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100940/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/100940/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100940/0101/en",
      "Excerpt" : "Armv8-A Address Translation This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Armv8-A Address Translation This document is only available in a PDF version. Click Download to view. Armv8-A Address Translation Armv8-A"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Armv8-A Address Translation ",
      "document_number" : "100940",
      "document_version" : "0101",
      "content_type" : "guide",
      "systopparent" : "4824966",
      "sysauthor" : "Ian Fowler",
      "sysurihash" : "O6muCaEQwXgEcOqK",
      "urihash" : "O6muCaEQwXgEcOqK",
      "sysuri" : "https://developer.arm.com/documentation/100940/0101/en/pdf/armv8_a_address_translation.pdf",
      "systransactionid" : 863767,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1593449692000,
      "topparentid" : 4824966,
      "numberofpages" : 32,
      "sysconcepts" : "translations ; entries ; hypervisors ; physical address ; figure shows ; descriptors ; memory ; instructions ; operating systems ; virtual memory ; MMU ; granule ; VA ; hardware ; applications ; first-level",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "syscompany" : "Arm",
      "attachmentparentid" : 4824966,
      "parentitem" : "5efa1d23dbdee951c1ccdec3",
      "concepts" : "translations ; entries ; hypervisors ; physical address ; figure shows ; descriptors ; memory ; instructions ; operating systems ; virtual memory ; MMU ; granule ; VA ; hardware ; applications ; first-level",
      "documenttype" : "pdf",
      "isattachment" : "4824966",
      "sysindexeddate" : 1649085014000,
      "permanentid" : "cf01ed0b6895d7ef8520f4c7bab3810f873e6810fdf12a518e5b9fc21326",
      "syslanguage" : [ "English" ],
      "itemid" : "5efa1d23dbdee951c1ccdec5",
      "transactionid" : 863767,
      "title" : "Armv8-A Address Translation ",
      "date" : 1649085014000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100940:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085014128010002,
      "sysisattachment" : "4824966",
      "navigationhierarchiescontenttype" : "Guide",
      "company" : "Arm",
      "sysattachmentparentid" : 4824966,
      "size" : 316221,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5efa1d23dbdee951c1ccdec5",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084977265,
      "syssize" : 316221,
      "sysdate" : 1649085014000,
      "topparent" : "4824966",
      "author" : "Ian Fowler",
      "label_version" : "1.1",
      "systopparentid" : 4824966,
      "content_description" : "This guide describes how Armv8-A uses a Virtual Memory system where the addresses used by code (virtual addresses) are translated into physical addresses which are used by the memory system.",
      "wordcount" : 1198,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085014000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5efa1d23dbdee951c1ccdec5",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085014128010002,
      "uri" : "https://developer.arm.com/documentation/100940/0101/en/pdf/armv8_a_address_translation.pdf",
      "syscollection" : "default"
    },
    "Title" : "Armv8-A Address Translation",
    "Uri" : "https://developer.arm.com/documentation/100940/0101/en/pdf/armv8_a_address_translation.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100940/0101/en/pdf/armv8_a_address_translation.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5efa1d23dbdee951c1ccdec5",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100940/0101/en/pdf/armv8_a_address_translation.pdf",
    "Excerpt" : "Page 2 of 32 ... Copyright © 2017-2019 Arm Limited or its affiliates. All rights reserved. Arm 100940_0101_en ... 2 ... 3.4 ... 4.1 ... 4.2 ... Contents ... Armv8-A Address Translation",
    "FirstSentences" : "Armv8-A Address Translation Arm Connev8ct -A Adrd Gresuisd e Use Version 0.1 Translation Version 1.1 Page 1 of 32 Copyright © 2017-2019 Arm Limited or its affiliates. All rights reserved. Arm ..."
  }, {
    "title" : "Helium Programmer's Guide: Migrating to Helium from Neon",
    "uri" : "https://developer.arm.com/documentation/102107a/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/102107a/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en",
    "excerpt" : "However, this does not necessarily mean you must redesign the code from scratch. ... The examples in this guide cover a range of complexities. ... The following are simple migration examples.",
    "firstSentences" : "Overview This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2382,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Helium Programmer's Guide: Migrating to Helium from Neon",
      "uri" : "https://developer.arm.com/documentation/102107a/0100/en/pdf/102107_0100_01_HeliumProgrammersGuide_NeonMigration.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102107a/0100/en/pdf/102107_0100_01_HeliumProgrammersGuide_NeonMigration.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/61027a6c9ebe3a7dbd3a8285",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en/pdf/102107_0100_01_HeliumProgrammersGuide_NeonMigration.pdf",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... from Neon ... Copyright © 2021 Arm Limited (or its affiliates). All rights reserved. Arm Limited.",
      "firstSentences" : "Helium Programmer's Guide: Migrating to Helium from Neon Non-Confidential Copyright © 2021 Arm Limited (or its affiliates). All rights reserved. Issue 1.0 102107_0100_01 Helium Programmer's Guide: ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Helium Programmer's Guide: Migrating to Helium from Neon",
        "uri" : "https://developer.arm.com/documentation/102107a/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102107a/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en",
        "excerpt" : "However, this does not necessarily mean you must redesign the code from scratch. ... The examples in this guide cover a range of complexities. ... The following are simple migration examples.",
        "firstSentences" : "Overview This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Helium Programmer's Guide: Migrating to Helium from Neon ",
          "document_number" : "102107a",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4716478",
          "sysurihash" : "ZU8ziWskVnñWPYfð",
          "urihash" : "ZU8ziWskVnñWPYfð",
          "sysuri" : "https://developer.arm.com/documentation/102107a/0100/en",
          "systransactionid" : 863767,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1616457660000,
          "topparentid" : 4716478,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627552364000,
          "sysconcepts" : "Neon code ; Helium ; complexities ; migrating ; architectures ; similarities ; features ; matrix transposition ; instructions mix ; floating-point ; predication ; Real-Time Communication ; Acoustic Echo Cancelation ; familiarity ; Fixed-point",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8" ],
          "concepts" : "Neon code ; Helium ; complexities ; migrating ; architectures ; similarities ; features ; matrix transposition ; instructions mix ; floating-point ; predication ; Real-Time Communication ; Acoustic Echo Cancelation ; familiarity ; Fixed-point",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085003000,
          "permanentid" : "3b7cbcfa52ae845c6a2b8e5b7e6a52aba72a41f64e4e35be540c21e05542",
          "syslanguage" : [ "English" ],
          "itemid" : "61027a6c9ebe3a7dbd3a8275",
          "transactionid" : 863767,
          "title" : "Helium Programmer's Guide: Migrating to Helium from Neon ",
          "products" : [ "MVE Intrinsics" ],
          "date" : 1649085003000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102107a:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085003777843577,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 5156,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084815174,
          "syssize" : 5156,
          "sysdate" : 1649085003000,
          "haslayout" : "1",
          "topparent" : "4716478",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4716478,
          "content_description" : "This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and investigate how to migrate this Neon code to Helium.",
          "wordcount" : 306,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085003000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102107a/0100/?lang=en",
          "modified" : 1627552364000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085003777843577,
          "uri" : "https://developer.arm.com/documentation/102107a/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Helium Programmer's Guide: Migrating to Helium from Neon",
        "Uri" : "https://developer.arm.com/documentation/102107a/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102107a/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en",
        "Excerpt" : "However, this does not necessarily mean you must redesign the code from scratch. ... The examples in this guide cover a range of complexities. ... The following are simple migration examples.",
        "FirstSentences" : "Overview This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Helium Programmer's Guide: Migrating to Helium from Neon ",
        "document_number" : "102107a",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4716478",
        "sysauthor" : "Arm Limited",
        "sysurihash" : "ñLBcYðlhyAKFmUuJ",
        "urihash" : "ñLBcYðlhyAKFmUuJ",
        "sysuri" : "https://developer.arm.com/documentation/102107a/0100/en/pdf/102107_0100_01_HeliumProgrammersGuide_NeonMigration.pdf",
        "systransactionid" : 863767,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1616457660000,
        "topparentid" : 4716478,
        "numberofpages" : 79,
        "sysconcepts" : "instructions ; helium ; Neon implementation ; diff output ; intrinsics ; arm ; predication ; single-precision floating-point ; conditional selection ; functionality ; floating-point ; dot product ; underlying algorithm ; direct conversion ; f32 ; neon",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8" ],
        "syscompany" : "Arm Limited",
        "attachmentparentid" : 4716478,
        "parentitem" : "61027a6c9ebe3a7dbd3a8275",
        "concepts" : "instructions ; helium ; Neon implementation ; diff output ; intrinsics ; arm ; predication ; single-precision floating-point ; conditional selection ; functionality ; floating-point ; dot product ; underlying algorithm ; direct conversion ; f32 ; neon",
        "documenttype" : "pdf",
        "isattachment" : "4716478",
        "sysindexeddate" : 1649085001000,
        "permanentid" : "b396dc3bac9202c43fc83bdd8b44bfe3159415d7def67b15d3029781d96d",
        "syslanguage" : [ "English" ],
        "itemid" : "61027a6c9ebe3a7dbd3a8285",
        "transactionid" : 863767,
        "title" : "Helium Programmer's Guide: Migrating to Helium from Neon ",
        "date" : 1649085001000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102107a:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085001568988933,
        "sysisattachment" : "4716478",
        "navigationhierarchiescontenttype" : "Guide",
        "company" : "Arm Limited",
        "sysattachmentparentid" : 4716478,
        "size" : 1938108,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/61027a6c9ebe3a7dbd3a8285",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084816854,
        "syssize" : 1938108,
        "sysdate" : 1649085001000,
        "topparent" : "4716478",
        "author" : "Arm Limited",
        "label_version" : "1.0",
        "systopparentid" : 4716478,
        "content_description" : "This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and investigate how to migrate this Neon code to Helium.",
        "wordcount" : 1688,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085001000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/61027a6c9ebe3a7dbd3a8285",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085001568988933,
        "uri" : "https://developer.arm.com/documentation/102107a/0100/en/pdf/102107_0100_01_HeliumProgrammersGuide_NeonMigration.pdf",
        "syscollection" : "default"
      },
      "Title" : "Helium Programmer's Guide: Migrating to Helium from Neon",
      "Uri" : "https://developer.arm.com/documentation/102107a/0100/en/pdf/102107_0100_01_HeliumProgrammersGuide_NeonMigration.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102107a/0100/en/pdf/102107_0100_01_HeliumProgrammersGuide_NeonMigration.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/61027a6c9ebe3a7dbd3a8285",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en/pdf/102107_0100_01_HeliumProgrammersGuide_NeonMigration.pdf",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... from Neon ... Copyright © 2021 Arm Limited (or its affiliates). All rights reserved. Arm Limited.",
      "FirstSentences" : "Helium Programmer's Guide: Migrating to Helium from Neon Non-Confidential Copyright © 2021 Arm Limited (or its affiliates). All rights reserved. Issue 1.0 102107_0100_01 Helium Programmer's Guide: ..."
    }, {
      "title" : "AEC in WebRTC",
      "uri" : "https://developer.arm.com/documentation/102107a/0100/en/AEC-in-WebRTC",
      "printableUri" : "https://developer.arm.com/documentation/102107a/0100/en/AEC-in-WebRTC",
      "clickUri" : "https://developer.arm.com/documentation/102107a/0100/AEC-in-WebRTC?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en/AEC-in-WebRTC",
      "excerpt" : "The following code shows the implementation of vinvq_helium_f32 together with the two ... The following code shows the implementation of the vector square root function: \\r\\nstatic inline ...",
      "firstSentences" : "AEC in WebRTC This section of the guide examines the implementation of the core AEC algorithm in WebRTC. Web Real-Time Communication (WebRTC) is an open-source project that enables Real-Time ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Helium Programmer's Guide: Migrating to Helium from Neon",
        "uri" : "https://developer.arm.com/documentation/102107a/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102107a/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en",
        "excerpt" : "However, this does not necessarily mean you must redesign the code from scratch. ... The examples in this guide cover a range of complexities. ... The following are simple migration examples.",
        "firstSentences" : "Overview This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Helium Programmer's Guide: Migrating to Helium from Neon ",
          "document_number" : "102107a",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4716478",
          "sysurihash" : "ZU8ziWskVnñWPYfð",
          "urihash" : "ZU8ziWskVnñWPYfð",
          "sysuri" : "https://developer.arm.com/documentation/102107a/0100/en",
          "systransactionid" : 863767,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1616457660000,
          "topparentid" : 4716478,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627552364000,
          "sysconcepts" : "Neon code ; Helium ; complexities ; migrating ; architectures ; similarities ; features ; matrix transposition ; instructions mix ; floating-point ; predication ; Real-Time Communication ; Acoustic Echo Cancelation ; familiarity ; Fixed-point",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8" ],
          "concepts" : "Neon code ; Helium ; complexities ; migrating ; architectures ; similarities ; features ; matrix transposition ; instructions mix ; floating-point ; predication ; Real-Time Communication ; Acoustic Echo Cancelation ; familiarity ; Fixed-point",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085003000,
          "permanentid" : "3b7cbcfa52ae845c6a2b8e5b7e6a52aba72a41f64e4e35be540c21e05542",
          "syslanguage" : [ "English" ],
          "itemid" : "61027a6c9ebe3a7dbd3a8275",
          "transactionid" : 863767,
          "title" : "Helium Programmer's Guide: Migrating to Helium from Neon ",
          "products" : [ "MVE Intrinsics" ],
          "date" : 1649085003000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102107a:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085003777843577,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 5156,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084815174,
          "syssize" : 5156,
          "sysdate" : 1649085003000,
          "haslayout" : "1",
          "topparent" : "4716478",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4716478,
          "content_description" : "This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and investigate how to migrate this Neon code to Helium.",
          "wordcount" : 306,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085003000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102107a/0100/?lang=en",
          "modified" : 1627552364000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085003777843577,
          "uri" : "https://developer.arm.com/documentation/102107a/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Helium Programmer's Guide: Migrating to Helium from Neon",
        "Uri" : "https://developer.arm.com/documentation/102107a/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102107a/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en",
        "Excerpt" : "However, this does not necessarily mean you must redesign the code from scratch. ... The examples in this guide cover a range of complexities. ... The following are simple migration examples.",
        "FirstSentences" : "Overview This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AEC in WebRTC ",
        "document_number" : "102107a",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4716478",
        "sysurihash" : "ñMeRjQpXF8pSpH9L",
        "urihash" : "ñMeRjQpXF8pSpH9L",
        "sysuri" : "https://developer.arm.com/documentation/102107a/0100/en/AEC-in-WebRTC",
        "systransactionid" : 863766,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1616457660000,
        "topparentid" : 4716478,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627552364000,
        "sysconcepts" : "AEC algorithm ; WebRTC ; echoes ; real-time ; square root ; vectorizing division ; f32 ; helium ; optimized migration ; intrinsics ; instructions ; described previously ; initialization ; iterations",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8" ],
        "attachmentparentid" : 4716478,
        "parentitem" : "61027a6c9ebe3a7dbd3a8275",
        "concepts" : "AEC algorithm ; WebRTC ; echoes ; real-time ; square root ; vectorizing division ; f32 ; helium ; optimized migration ; intrinsics ; instructions ; described previously ; initialization ; iterations",
        "documenttype" : "html",
        "isattachment" : "4716478",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084985000,
        "permanentid" : "1c5801b952bf2a2eda4be384476fd948c5459e0929dbccd7569f15c75dfe",
        "syslanguage" : [ "English" ],
        "itemid" : "61027a6c9ebe3a7dbd3a8282",
        "transactionid" : 863766,
        "title" : "AEC in WebRTC ",
        "products" : [ "MVE Intrinsics" ],
        "date" : 1649084985000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102107a:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084985914532297,
        "sysisattachment" : "4716478",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4716478,
        "size" : 14768,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102107a/0100/AEC-in-WebRTC?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084815174,
        "syssize" : 14768,
        "sysdate" : 1649084985000,
        "haslayout" : "1",
        "topparent" : "4716478",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4716478,
        "content_description" : "This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and investigate how to migrate this Neon code to Helium.",
        "wordcount" : 376,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084985000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102107a/0100/AEC-in-WebRTC?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102107a/0100/AEC-in-WebRTC?lang=en",
        "modified" : 1627552364000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084985914532297,
        "uri" : "https://developer.arm.com/documentation/102107a/0100/en/AEC-in-WebRTC",
        "syscollection" : "default"
      },
      "Title" : "AEC in WebRTC",
      "Uri" : "https://developer.arm.com/documentation/102107a/0100/en/AEC-in-WebRTC",
      "PrintableUri" : "https://developer.arm.com/documentation/102107a/0100/en/AEC-in-WebRTC",
      "ClickUri" : "https://developer.arm.com/documentation/102107a/0100/AEC-in-WebRTC?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en/AEC-in-WebRTC",
      "Excerpt" : "The following code shows the implementation of vinvq_helium_f32 together with the two ... The following code shows the implementation of the vector square root function: \\r\\nstatic inline ...",
      "FirstSentences" : "AEC in WebRTC This section of the guide examines the implementation of the core AEC algorithm in WebRTC. Web Real-Time Communication (WebRTC) is an open-source project that enables Real-Time ..."
    }, {
      "title" : "Next steps",
      "uri" : "https://developer.arm.com/documentation/102107a/0100/en/Next-steps",
      "printableUri" : "https://developer.arm.com/documentation/102107a/0100/en/Next-steps",
      "clickUri" : "https://developer.arm.com/documentation/102107a/0100/Next-steps?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en/Next-steps",
      "excerpt" : "Next steps This guide has provided examples of how to migrate code from Neon to Helium using ... The next step is for you to migrate your own Neon code to Helium. ... Next steps NeonMVEHelium",
      "firstSentences" : "Next steps This guide has provided examples of how to migrate code from Neon to Helium using intrinsics. The next step is for you to migrate your own Neon code to Helium. Arm provides extensive ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Helium Programmer's Guide: Migrating to Helium from Neon",
        "uri" : "https://developer.arm.com/documentation/102107a/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102107a/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en",
        "excerpt" : "However, this does not necessarily mean you must redesign the code from scratch. ... The examples in this guide cover a range of complexities. ... The following are simple migration examples.",
        "firstSentences" : "Overview This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Helium Programmer's Guide: Migrating to Helium from Neon ",
          "document_number" : "102107a",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4716478",
          "sysurihash" : "ZU8ziWskVnñWPYfð",
          "urihash" : "ZU8ziWskVnñWPYfð",
          "sysuri" : "https://developer.arm.com/documentation/102107a/0100/en",
          "systransactionid" : 863767,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1616457660000,
          "topparentid" : 4716478,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627552364000,
          "sysconcepts" : "Neon code ; Helium ; complexities ; migrating ; architectures ; similarities ; features ; matrix transposition ; instructions mix ; floating-point ; predication ; Real-Time Communication ; Acoustic Echo Cancelation ; familiarity ; Fixed-point",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8" ],
          "concepts" : "Neon code ; Helium ; complexities ; migrating ; architectures ; similarities ; features ; matrix transposition ; instructions mix ; floating-point ; predication ; Real-Time Communication ; Acoustic Echo Cancelation ; familiarity ; Fixed-point",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085003000,
          "permanentid" : "3b7cbcfa52ae845c6a2b8e5b7e6a52aba72a41f64e4e35be540c21e05542",
          "syslanguage" : [ "English" ],
          "itemid" : "61027a6c9ebe3a7dbd3a8275",
          "transactionid" : 863767,
          "title" : "Helium Programmer's Guide: Migrating to Helium from Neon ",
          "products" : [ "MVE Intrinsics" ],
          "date" : 1649085003000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102107a:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085003777843577,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 5156,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084815174,
          "syssize" : 5156,
          "sysdate" : 1649085003000,
          "haslayout" : "1",
          "topparent" : "4716478",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4716478,
          "content_description" : "This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and investigate how to migrate this Neon code to Helium.",
          "wordcount" : 306,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085003000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102107a/0100/?lang=en",
          "modified" : 1627552364000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085003777843577,
          "uri" : "https://developer.arm.com/documentation/102107a/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Helium Programmer's Guide: Migrating to Helium from Neon",
        "Uri" : "https://developer.arm.com/documentation/102107a/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102107a/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en",
        "Excerpt" : "However, this does not necessarily mean you must redesign the code from scratch. ... The examples in this guide cover a range of complexities. ... The following are simple migration examples.",
        "FirstSentences" : "Overview This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Next steps ",
        "document_number" : "102107a",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4716478",
        "sysurihash" : "ð9tLð7RWV5gaV1sz",
        "urihash" : "ð9tLð7RWV5gaV1sz",
        "sysuri" : "https://developer.arm.com/documentation/102107a/0100/en/Next-steps",
        "systransactionid" : 863766,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1616457660000,
        "topparentid" : 4716478,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627552364000,
        "sysconcepts" : "Neon intrinsics ; real-life scenarios ; migration process ; Arm",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8" ],
        "attachmentparentid" : 4716478,
        "parentitem" : "61027a6c9ebe3a7dbd3a8275",
        "concepts" : "Neon intrinsics ; real-life scenarios ; migration process ; Arm",
        "documenttype" : "html",
        "isattachment" : "4716478",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084985000,
        "permanentid" : "fb8a463884b50d6632bef97be7c6e983725fa11229182f2f4be8bbaa5358",
        "syslanguage" : [ "English" ],
        "itemid" : "61027a6c9ebe3a7dbd3a8284",
        "transactionid" : 863766,
        "title" : "Next steps ",
        "products" : [ "MVE Intrinsics" ],
        "date" : 1649084985000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102107a:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084985842202013,
        "sysisattachment" : "4716478",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4716478,
        "size" : 510,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102107a/0100/Next-steps?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084815162,
        "syssize" : 510,
        "sysdate" : 1649084985000,
        "haslayout" : "1",
        "topparent" : "4716478",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4716478,
        "content_description" : "This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and investigate how to migrate this Neon code to Helium.",
        "wordcount" : 51,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084985000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102107a/0100/Next-steps?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102107a/0100/Next-steps?lang=en",
        "modified" : 1627552364000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084985842202013,
        "uri" : "https://developer.arm.com/documentation/102107a/0100/en/Next-steps",
        "syscollection" : "default"
      },
      "Title" : "Next steps",
      "Uri" : "https://developer.arm.com/documentation/102107a/0100/en/Next-steps",
      "PrintableUri" : "https://developer.arm.com/documentation/102107a/0100/en/Next-steps",
      "ClickUri" : "https://developer.arm.com/documentation/102107a/0100/Next-steps?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en/Next-steps",
      "Excerpt" : "Next steps This guide has provided examples of how to migrate code from Neon to Helium using ... The next step is for you to migrate your own Neon code to Helium. ... Next steps NeonMVEHelium",
      "FirstSentences" : "Next steps This guide has provided examples of how to migrate code from Neon to Helium using intrinsics. The next step is for you to migrate your own Neon code to Helium. Arm provides extensive ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Helium Programmer's Guide: Migrating to Helium from Neon ",
      "document_number" : "102107a",
      "document_version" : "0100",
      "content_type" : "guide",
      "systopparent" : "4716478",
      "sysurihash" : "ZU8ziWskVnñWPYfð",
      "urihash" : "ZU8ziWskVnñWPYfð",
      "sysuri" : "https://developer.arm.com/documentation/102107a/0100/en",
      "systransactionid" : 863767,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1616457660000,
      "topparentid" : 4716478,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1627552364000,
      "sysconcepts" : "Neon code ; Helium ; complexities ; migrating ; architectures ; similarities ; features ; matrix transposition ; instructions mix ; floating-point ; predication ; Real-Time Communication ; Acoustic Echo Cancelation ; familiarity ; Fixed-point",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8" ],
      "concepts" : "Neon code ; Helium ; complexities ; migrating ; architectures ; similarities ; features ; matrix transposition ; instructions mix ; floating-point ; predication ; Real-Time Communication ; Acoustic Echo Cancelation ; familiarity ; Fixed-point",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085003000,
      "permanentid" : "3b7cbcfa52ae845c6a2b8e5b7e6a52aba72a41f64e4e35be540c21e05542",
      "syslanguage" : [ "English" ],
      "itemid" : "61027a6c9ebe3a7dbd3a8275",
      "transactionid" : 863767,
      "title" : "Helium Programmer's Guide: Migrating to Helium from Neon ",
      "products" : [ "MVE Intrinsics" ],
      "date" : 1649085003000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102107a:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085003777843577,
      "navigationhierarchiescontenttype" : "Guide",
      "size" : 5156,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084815174,
      "syssize" : 5156,
      "sysdate" : 1649085003000,
      "haslayout" : "1",
      "topparent" : "4716478",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4716478,
      "content_description" : "This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and investigate how to migrate this Neon code to Helium.",
      "wordcount" : 306,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085003000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102107a/0100/?lang=en",
      "modified" : 1627552364000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085003777843577,
      "uri" : "https://developer.arm.com/documentation/102107a/0100/en",
      "syscollection" : "default"
    },
    "Title" : "Helium Programmer's Guide: Migrating to Helium from Neon",
    "Uri" : "https://developer.arm.com/documentation/102107a/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/102107a/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en",
    "Excerpt" : "However, this does not necessarily mean you must redesign the code from scratch. ... The examples in this guide cover a range of complexities. ... The following are simple migration examples.",
    "FirstSentences" : "Overview This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and ..."
  }, {
    "title" : "SystemReady ES Test and Certification Guide",
    "uri" : "https://developer.arm.com/documentation/102529/0100/en/pdf/102529_0100_01_SystemReady_Test_and_Certification_Guide.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102529/0100/en/pdf/102529_0100_01_SystemReady_Test_and_Certification_Guide.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/616d3875e4f35d248467e04c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en/pdf/102529_0100_01_SystemReady_Test_and_Certification_Guide.pdf",
    "excerpt" : "Copyright © 2021 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
    "firstSentences" : "SystemReady ES Test and Certification Guide Issue 1.0 Non-Confidential Copyright © 2021 Arm Limited (or its affiliates). 102529 All rights reserved. SystemReady ES Test and Certification Guide",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2382,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "SystemReady ES Test and Certification Guide",
      "uri" : "https://developer.arm.com/documentation/102529/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102529/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en",
      "excerpt" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with ...",
      "firstSentences" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with Arm ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SystemReady ES Test and Certification Guide ",
        "document_number" : "102529",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4796714",
        "sysurihash" : "aeZU87CVcIdllCkS",
        "urihash" : "aeZU87CVcIdllCkS",
        "sysuri" : "https://developer.arm.com/documentation/102529/0100/en",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1634557206000,
        "topparentid" : 4796714,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634547829000,
        "sysconcepts" : "Arm SystemReady ; operating systems ; server ; hypervisors ; standards ; specifications ; firmware implementations ; boot recipes ; test process ; interoperability",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542548d71f0e06cc73f829" ],
        "concepts" : "Arm SystemReady ; operating systems ; server ; hypervisors ; standards ; specifications ; firmware implementations ; boot recipes ; test process ; interoperability",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715065000,
        "permanentid" : "9736a89859be427f4fe1087e625990e266fb64f0a83c56daad5ff5eb4fe3",
        "syslanguage" : [ "English" ],
        "itemid" : "616d3875e4f35d248467e03b",
        "transactionid" : 861208,
        "title" : "SystemReady ES Test and Certification Guide ",
        "products" : [ "SystemReady ES" ],
        "date" : 1648715065000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102529:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715065964803701,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1505,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715059654,
        "syssize" : 1505,
        "sysdate" : 1648715065000,
        "haslayout" : "1",
        "topparent" : "4796714",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4796714,
        "content_description" : "This guide provides an overview of the Arm SystemReady certification and test process.",
        "wordcount" : 102,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady ES" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady ES" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715065000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102529/0100/?lang=en",
        "modified" : 1645011170000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715065964803701,
        "uri" : "https://developer.arm.com/documentation/102529/0100/en",
        "syscollection" : "default"
      },
      "Title" : "SystemReady ES Test and Certification Guide",
      "Uri" : "https://developer.arm.com/documentation/102529/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102529/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en",
      "Excerpt" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with ...",
      "FirstSentences" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with Arm ..."
    },
    "childResults" : [ {
      "title" : "Next steps",
      "uri" : "https://developer.arm.com/documentation/102529/0100/en/Next-steps",
      "printableUri" : "https://developer.arm.com/documentation/102529/0100/en/Next-steps",
      "clickUri" : "https://developer.arm.com/documentation/102529/0100/Next-steps?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en/Next-steps",
      "excerpt" : "Next steps In this guide, you learned how to prepare for SystemReady certification and perform the tasks ... At the end of the guide, you are ready to follow the process to certify your system ...",
      "firstSentences" : "Next steps In this guide, you learned how to prepare for SystemReady certification and perform the tasks needed for the compliance program. At the end of the guide, you are ready to follow the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SystemReady ES Test and Certification Guide",
        "uri" : "https://developer.arm.com/documentation/102529/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102529/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en",
        "excerpt" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with ...",
        "firstSentences" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with Arm ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "SystemReady ES Test and Certification Guide ",
          "document_number" : "102529",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4796714",
          "sysurihash" : "aeZU87CVcIdllCkS",
          "urihash" : "aeZU87CVcIdllCkS",
          "sysuri" : "https://developer.arm.com/documentation/102529/0100/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1634557206000,
          "topparentid" : 4796714,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1634547829000,
          "sysconcepts" : "Arm SystemReady ; operating systems ; server ; hypervisors ; standards ; specifications ; firmware implementations ; boot recipes ; test process ; interoperability",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542548d71f0e06cc73f829" ],
          "concepts" : "Arm SystemReady ; operating systems ; server ; hypervisors ; standards ; specifications ; firmware implementations ; boot recipes ; test process ; interoperability",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715065000,
          "permanentid" : "9736a89859be427f4fe1087e625990e266fb64f0a83c56daad5ff5eb4fe3",
          "syslanguage" : [ "English" ],
          "itemid" : "616d3875e4f35d248467e03b",
          "transactionid" : 861208,
          "title" : "SystemReady ES Test and Certification Guide ",
          "products" : [ "SystemReady ES" ],
          "date" : 1648715065000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102529:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715065964803701,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1505,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715059654,
          "syssize" : 1505,
          "sysdate" : 1648715065000,
          "haslayout" : "1",
          "topparent" : "4796714",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4796714,
          "content_description" : "This guide provides an overview of the Arm SystemReady certification and test process.",
          "wordcount" : 102,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady ES" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady ES" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715065000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102529/0100/?lang=en",
          "modified" : 1645011170000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715065964803701,
          "uri" : "https://developer.arm.com/documentation/102529/0100/en",
          "syscollection" : "default"
        },
        "Title" : "SystemReady ES Test and Certification Guide",
        "Uri" : "https://developer.arm.com/documentation/102529/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102529/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en",
        "Excerpt" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with ...",
        "FirstSentences" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with Arm ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Next steps ",
        "document_number" : "102529",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4796714",
        "sysurihash" : "No6bQr8d0Lðl86H7",
        "urihash" : "No6bQr8d0Lðl86H7",
        "sysuri" : "https://developer.arm.com/documentation/102529/0100/en/Next-steps",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1634557206000,
        "topparentid" : 4796714,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634547829000,
        "sysconcepts" : "SystemReady certification ; compliance ; waiver requests ; required forms ; ACS tests ; Embedded Server ; errata ; logs ; ServerReady",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542548d71f0e06cc73f829" ],
        "attachmentparentid" : 4796714,
        "parentitem" : "616d3875e4f35d248467e03b",
        "concepts" : "SystemReady certification ; compliance ; waiver requests ; required forms ; ACS tests ; Embedded Server ; errata ; logs ; ServerReady",
        "documenttype" : "html",
        "isattachment" : "4796714",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715066000,
        "permanentid" : "05e1f93f31664bc8413478fab1415e49fc51b9b3fe5d05103fb2d7d57f77",
        "syslanguage" : [ "English" ],
        "itemid" : "616d3875e4f35d248467e041",
        "transactionid" : 861208,
        "title" : "Next steps ",
        "products" : [ "SystemReady ES" ],
        "date" : 1648715066000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102529:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715066026698149,
        "sysisattachment" : "4796714",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4796714,
        "size" : 661,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102529/0100/Next-steps?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715059654,
        "syssize" : 661,
        "sysdate" : 1648715066000,
        "haslayout" : "1",
        "topparent" : "4796714",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4796714,
        "content_description" : "This guide provides an overview of the Arm SystemReady certification and test process.",
        "wordcount" : 66,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady ES" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady ES" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715066000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102529/0100/Next-steps?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102529/0100/Next-steps?lang=en",
        "modified" : 1645011170000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715066026698149,
        "uri" : "https://developer.arm.com/documentation/102529/0100/en/Next-steps",
        "syscollection" : "default"
      },
      "Title" : "Next steps",
      "Uri" : "https://developer.arm.com/documentation/102529/0100/en/Next-steps",
      "PrintableUri" : "https://developer.arm.com/documentation/102529/0100/en/Next-steps",
      "ClickUri" : "https://developer.arm.com/documentation/102529/0100/Next-steps?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en/Next-steps",
      "Excerpt" : "Next steps In this guide, you learned how to prepare for SystemReady certification and perform the tasks ... At the end of the guide, you are ready to follow the process to certify your system ...",
      "FirstSentences" : "Next steps In this guide, you learned how to prepare for SystemReady certification and perform the tasks needed for the compliance program. At the end of the guide, you are ready to follow the ..."
    }, {
      "title" : "SystemReady ES Test and Certification Guide",
      "uri" : "https://developer.arm.com/documentation/102529/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102529/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en",
      "excerpt" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with ...",
      "firstSentences" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with Arm ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SystemReady ES Test and Certification Guide ",
        "document_number" : "102529",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4796714",
        "sysurihash" : "aeZU87CVcIdllCkS",
        "urihash" : "aeZU87CVcIdllCkS",
        "sysuri" : "https://developer.arm.com/documentation/102529/0100/en",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1634557206000,
        "topparentid" : 4796714,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634547829000,
        "sysconcepts" : "Arm SystemReady ; operating systems ; server ; hypervisors ; standards ; specifications ; firmware implementations ; boot recipes ; test process ; interoperability",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542548d71f0e06cc73f829" ],
        "concepts" : "Arm SystemReady ; operating systems ; server ; hypervisors ; standards ; specifications ; firmware implementations ; boot recipes ; test process ; interoperability",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715065000,
        "permanentid" : "9736a89859be427f4fe1087e625990e266fb64f0a83c56daad5ff5eb4fe3",
        "syslanguage" : [ "English" ],
        "itemid" : "616d3875e4f35d248467e03b",
        "transactionid" : 861208,
        "title" : "SystemReady ES Test and Certification Guide ",
        "products" : [ "SystemReady ES" ],
        "date" : 1648715065000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102529:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715065964803701,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1505,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715059654,
        "syssize" : 1505,
        "sysdate" : 1648715065000,
        "haslayout" : "1",
        "topparent" : "4796714",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4796714,
        "content_description" : "This guide provides an overview of the Arm SystemReady certification and test process.",
        "wordcount" : 102,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady ES" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady ES" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715065000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102529/0100/?lang=en",
        "modified" : 1645011170000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715065964803701,
        "uri" : "https://developer.arm.com/documentation/102529/0100/en",
        "syscollection" : "default"
      },
      "Title" : "SystemReady ES Test and Certification Guide",
      "Uri" : "https://developer.arm.com/documentation/102529/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102529/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en",
      "Excerpt" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with ...",
      "FirstSentences" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with Arm ..."
    }, {
      "title" : "Test SystemReady ES compliance",
      "uri" : "https://developer.arm.com/documentation/102529/0100/en/Test-SystemReady-ES-compliance",
      "printableUri" : "https://developer.arm.com/documentation/102529/0100/en/Test-SystemReady-ES-compliance",
      "clickUri" : "https://developer.arm.com/documentation/102529/0100/Test-SystemReady-ES-compliance?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en/Test-SystemReady-ES-compliance",
      "excerpt" : "Prepare the SUT (System Under Test) machine and a host machine Prepare the SUT ... Run tests in automated mode If no option in GRUB is chosen and no tests are skipped, tests are run in fully ...",
      "firstSentences" : "Test SystemReady ES compliance The Arm SystemReady Architecture Compliance Suite (ACS) is a set of tests that ensure architectural compliance across different implementations and variants of the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SystemReady ES Test and Certification Guide",
        "uri" : "https://developer.arm.com/documentation/102529/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102529/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en",
        "excerpt" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with ...",
        "firstSentences" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with Arm ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "SystemReady ES Test and Certification Guide ",
          "document_number" : "102529",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4796714",
          "sysurihash" : "aeZU87CVcIdllCkS",
          "urihash" : "aeZU87CVcIdllCkS",
          "sysuri" : "https://developer.arm.com/documentation/102529/0100/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1634557206000,
          "topparentid" : 4796714,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1634547829000,
          "sysconcepts" : "Arm SystemReady ; operating systems ; server ; hypervisors ; standards ; specifications ; firmware implementations ; boot recipes ; test process ; interoperability",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542548d71f0e06cc73f829" ],
          "concepts" : "Arm SystemReady ; operating systems ; server ; hypervisors ; standards ; specifications ; firmware implementations ; boot recipes ; test process ; interoperability",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715065000,
          "permanentid" : "9736a89859be427f4fe1087e625990e266fb64f0a83c56daad5ff5eb4fe3",
          "syslanguage" : [ "English" ],
          "itemid" : "616d3875e4f35d248467e03b",
          "transactionid" : 861208,
          "title" : "SystemReady ES Test and Certification Guide ",
          "products" : [ "SystemReady ES" ],
          "date" : 1648715065000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102529:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715065964803701,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1505,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715059654,
          "syssize" : 1505,
          "sysdate" : 1648715065000,
          "haslayout" : "1",
          "topparent" : "4796714",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4796714,
          "content_description" : "This guide provides an overview of the Arm SystemReady certification and test process.",
          "wordcount" : 102,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady ES" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady ES" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715065000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102529/0100/?lang=en",
          "modified" : 1645011170000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715065964803701,
          "uri" : "https://developer.arm.com/documentation/102529/0100/en",
          "syscollection" : "default"
        },
        "Title" : "SystemReady ES Test and Certification Guide",
        "Uri" : "https://developer.arm.com/documentation/102529/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102529/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en",
        "Excerpt" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with ...",
        "FirstSentences" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with Arm ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Test SystemReady ES compliance ",
        "document_number" : "102529",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4796714",
        "sysurihash" : "qvaotL75z7T8e0G2",
        "urihash" : "qvaotL75z7T8e0G2",
        "sysuri" : "https://developer.arm.com/documentation/102529/0100/en/Test-SystemReady-ES-compliance",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1634557206000,
        "topparentid" : 4796714,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634547829000,
        "sysconcepts" : "acs ; images ; BSA ; certification ; SystemReady ; architectural compliance ; environment ; implementations ; specifications ; automated mode ; host machine ; local directory ; Adaptation Layers ; BsaResults ; flowcharts",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542548d71f0e06cc73f829" ],
        "attachmentparentid" : 4796714,
        "parentitem" : "616d3875e4f35d248467e03b",
        "concepts" : "acs ; images ; BSA ; certification ; SystemReady ; architectural compliance ; environment ; implementations ; specifications ; automated mode ; host machine ; local directory ; Adaptation Layers ; BsaResults ; flowcharts",
        "documenttype" : "html",
        "isattachment" : "4796714",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715065000,
        "permanentid" : "25dc808504f00e15befba95e1e4ffb41f76464bfdad476b554280fd80c60",
        "syslanguage" : [ "English" ],
        "itemid" : "616d3875e4f35d248467e03f",
        "transactionid" : 861208,
        "title" : "Test SystemReady ES compliance ",
        "products" : [ "SystemReady ES" ],
        "date" : 1648715065000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102529:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715065509136465,
        "sysisattachment" : "4796714",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4796714,
        "size" : 6656,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102529/0100/Test-SystemReady-ES-compliance?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715059654,
        "syssize" : 6656,
        "sysdate" : 1648715065000,
        "haslayout" : "1",
        "topparent" : "4796714",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4796714,
        "content_description" : "This guide provides an overview of the Arm SystemReady certification and test process.",
        "wordcount" : 331,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady ES" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady ES" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715065000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102529/0100/Test-SystemReady-ES-compliance?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102529/0100/Test-SystemReady-ES-compliance?lang=en",
        "modified" : 1645011170000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715065509136465,
        "uri" : "https://developer.arm.com/documentation/102529/0100/en/Test-SystemReady-ES-compliance",
        "syscollection" : "default"
      },
      "Title" : "Test SystemReady ES compliance",
      "Uri" : "https://developer.arm.com/documentation/102529/0100/en/Test-SystemReady-ES-compliance",
      "PrintableUri" : "https://developer.arm.com/documentation/102529/0100/en/Test-SystemReady-ES-compliance",
      "ClickUri" : "https://developer.arm.com/documentation/102529/0100/Test-SystemReady-ES-compliance?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en/Test-SystemReady-ES-compliance",
      "Excerpt" : "Prepare the SUT (System Under Test) machine and a host machine Prepare the SUT ... Run tests in automated mode If no option in GRUB is chosen and no tests are skipped, tests are run in fully ...",
      "FirstSentences" : "Test SystemReady ES compliance The Arm SystemReady Architecture Compliance Suite (ACS) is a set of tests that ensure architectural compliance across different implementations and variants of the ..."
    } ],
    "totalNumberOfChildResults" : 7,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "SystemReady ES Test and Certification Guide ",
      "document_number" : "102529",
      "document_version" : "0100",
      "content_type" : "guide",
      "systopparent" : "4796714",
      "sysauthor" : "Arm Limited",
      "sysurihash" : "5cñEL9YaEGfðSuKH",
      "urihash" : "5cñEL9YaEGfðSuKH",
      "sysuri" : "https://developer.arm.com/documentation/102529/0100/en/pdf/102529_0100_01_SystemReady_Test_and_Certification_Guide.pdf",
      "systransactionid" : 861208,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1634557206000,
      "topparentid" : 4796714,
      "numberofpages" : 20,
      "sysconcepts" : "implementations ; Arm SystemReady ; compliance team ; readiness evaluation ; operating systems ; UEFI ; waivers ; forms ; specifications ; written agreement ; hypervisors ; provisions ; USB device ; acs ; logs ; Certification Partner",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542548d71f0e06cc73f829" ],
      "syscompany" : "Arm Limited",
      "attachmentparentid" : 4796714,
      "parentitem" : "616d3875e4f35d248467e03b",
      "concepts" : "implementations ; Arm SystemReady ; compliance team ; readiness evaluation ; operating systems ; UEFI ; waivers ; forms ; specifications ; written agreement ; hypervisors ; provisions ; USB device ; acs ; logs ; Certification Partner",
      "documenttype" : "pdf",
      "isattachment" : "4796714",
      "sysindexeddate" : 1648715075000,
      "permanentid" : "cadd171fc274f6a138c1161275418fb64f2d3a64b9820c71d70e81bfc8d7",
      "syslanguage" : [ "English" ],
      "itemid" : "616d3875e4f35d248467e04c",
      "transactionid" : 861208,
      "title" : "SystemReady ES Test and Certification Guide ",
      "date" : 1648715075000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102529:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715075131629462,
      "sysisattachment" : "4796714",
      "navigationhierarchiescontenttype" : "Guide",
      "company" : "Arm Limited",
      "sysattachmentparentid" : 4796714,
      "size" : 956885,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/616d3875e4f35d248467e04c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715061255,
      "syssize" : 956885,
      "sysdate" : 1648715075000,
      "topparent" : "4796714",
      "author" : "Arm Limited",
      "label_version" : "1.0",
      "systopparentid" : 4796714,
      "content_description" : "This guide provides an overview of the Arm SystemReady certification and test process.",
      "wordcount" : 757,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady ES" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady ES" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715075000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/616d3875e4f35d248467e04c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715075131629462,
      "uri" : "https://developer.arm.com/documentation/102529/0100/en/pdf/102529_0100_01_SystemReady_Test_and_Certification_Guide.pdf",
      "syscollection" : "default"
    },
    "Title" : "SystemReady ES Test and Certification Guide",
    "Uri" : "https://developer.arm.com/documentation/102529/0100/en/pdf/102529_0100_01_SystemReady_Test_and_Certification_Guide.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102529/0100/en/pdf/102529_0100_01_SystemReady_Test_and_Certification_Guide.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/616d3875e4f35d248467e04c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en/pdf/102529_0100_01_SystemReady_Test_and_Certification_Guide.pdf",
    "Excerpt" : "Copyright © 2021 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
    "FirstSentences" : "SystemReady ES Test and Certification Guide Issue 1.0 Non-Confidential Copyright © 2021 Arm Limited (or its affiliates). 102529 All rights reserved. SystemReady ES Test and Certification Guide"
  }, {
    "title" : "ARM ELF Specification",
    "uri" : "https://developer.arm.com/documentation/espc0003/1-0/en/pdf/ARMELF.pdf",
    "printableUri" : "https://developer.arm.com/documentation/espc0003/1-0/en/pdf/ARMELF.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed11e44ca06a95ce53f9065",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/espc0003/1-0/en/pdf/ARMELF.pdf",
    "excerpt" : "GENERIC 32-BIT ELF ... 3.3.1 ... 3.5.1 ... 3.6 ... 3.7.2 ... 3.7.4 ... 3.8 ... 3.9 ... ELF Identification ... Symbol Values ... Relocation ... Program view ... Program Header ... Note Section",
    "firstSentences" : "Document number: Date of Issue: Author: Authorized by: Abstract SWS ESPC 0003 B-02 8 June, 2001 ... ARM ELF ARM ELF Development Systems Business Unit Engineering Software Group © Copyright ARM Limited ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2382,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM ELF Specification",
      "uri" : "https://developer.arm.com/documentation/espc0003/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/espc0003/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/espc0003/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/espc0003/1-0/en",
      "excerpt" : "ARM ELF Specification This document is only available in a PDF version. Click Download to view. ARM ELF Specification Software standard",
      "firstSentences" : "ARM ELF Specification This document is only available in a PDF version. Click Download to view. ARM ELF Specification Software standard",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM ELF Specification ",
        "document_number" : "espc0003",
        "document_version" : "1-0",
        "content_type" : "guide",
        "systopparent" : "4949434",
        "sysurihash" : "kPd60FOLJ7gAtTmP",
        "urihash" : "kPd60FOLJ7gAtTmP",
        "sysuri" : "https://developer.arm.com/documentation/espc0003/1-0/en",
        "systransactionid" : 863681,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1270774861000,
        "topparentid" : 4949434,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590763076000,
        "sysconcepts" : "ELF Specification",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
        "concepts" : "ELF Specification",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649080842000,
        "permanentid" : "866e42259a20eea2e545ed9ea38b94073039d40394052dae856849deec16",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11e44ca06a95ce53f9063",
        "transactionid" : 863681,
        "title" : "ARM ELF Specification ",
        "products" : [ "Software standard" ],
        "date" : 1649080842000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "espc0003:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080842767133563,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 135,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/espc0003/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080688336,
        "syssize" : 135,
        "sysdate" : 1649080842000,
        "haslayout" : "1",
        "topparent" : "4949434",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4949434,
        "content_description" : "This specification defines the ARM-specific features of Executable and Linking Format (ELF).",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080842000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/espc0003/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/espc0003/1-0/?lang=en",
        "modified" : 1642521467000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080842767133563,
        "uri" : "https://developer.arm.com/documentation/espc0003/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "ARM ELF Specification",
      "Uri" : "https://developer.arm.com/documentation/espc0003/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/espc0003/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/espc0003/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/espc0003/1-0/en",
      "Excerpt" : "ARM ELF Specification This document is only available in a PDF version. Click Download to view. ARM ELF Specification Software standard",
      "FirstSentences" : "ARM ELF Specification This document is only available in a PDF version. Click Download to view. ARM ELF Specification Software standard"
    },
    "childResults" : [ {
      "title" : "ARM ELF Specification",
      "uri" : "https://developer.arm.com/documentation/espc0003/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/espc0003/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/espc0003/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/espc0003/1-0/en",
      "excerpt" : "ARM ELF Specification This document is only available in a PDF version. Click Download to view. ARM ELF Specification Software standard",
      "firstSentences" : "ARM ELF Specification This document is only available in a PDF version. Click Download to view. ARM ELF Specification Software standard",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM ELF Specification ",
        "document_number" : "espc0003",
        "document_version" : "1-0",
        "content_type" : "guide",
        "systopparent" : "4949434",
        "sysurihash" : "kPd60FOLJ7gAtTmP",
        "urihash" : "kPd60FOLJ7gAtTmP",
        "sysuri" : "https://developer.arm.com/documentation/espc0003/1-0/en",
        "systransactionid" : 863681,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1270774861000,
        "topparentid" : 4949434,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590763076000,
        "sysconcepts" : "ELF Specification",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
        "concepts" : "ELF Specification",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649080842000,
        "permanentid" : "866e42259a20eea2e545ed9ea38b94073039d40394052dae856849deec16",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11e44ca06a95ce53f9063",
        "transactionid" : 863681,
        "title" : "ARM ELF Specification ",
        "products" : [ "Software standard" ],
        "date" : 1649080842000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "espc0003:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080842767133563,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 135,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/espc0003/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080688336,
        "syssize" : 135,
        "sysdate" : 1649080842000,
        "haslayout" : "1",
        "topparent" : "4949434",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4949434,
        "content_description" : "This specification defines the ARM-specific features of Executable and Linking Format (ELF).",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080842000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/espc0003/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/espc0003/1-0/?lang=en",
        "modified" : 1642521467000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080842767133563,
        "uri" : "https://developer.arm.com/documentation/espc0003/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "ARM ELF Specification",
      "Uri" : "https://developer.arm.com/documentation/espc0003/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/espc0003/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/espc0003/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/espc0003/1-0/en",
      "Excerpt" : "ARM ELF Specification This document is only available in a PDF version. Click Download to view. ARM ELF Specification Software standard",
      "FirstSentences" : "ARM ELF Specification This document is only available in a PDF version. Click Download to view. ARM ELF Specification Software standard"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM ELF Specification ",
      "document_number" : "espc0003",
      "document_version" : "1-0",
      "content_type" : "guide",
      "systopparent" : "4949434",
      "sysauthor" : "---",
      "sysurihash" : "KPBOylXZ8ozYczXz",
      "urihash" : "KPBOylXZ8ozYczXz",
      "sysuri" : "https://developer.arm.com/documentation/espc0003/1-0/en/pdf/ARMELF.pdf",
      "keywords" : "ARM ELF, ELF, ELF relocation types, Executable and Linking Format (ELF)",
      "systransactionid" : 863681,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1270774861000,
      "topparentid" : 4949434,
      "numberofpages" : 42,
      "sysconcepts" : "interpretations ; relocation ; object files ; executables ; entries ; instructions ; ARM ; members ; process images ; architectures ; conventions ; operating systems ; memory image ; subsections ; virtual address ; storage unit",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
      "attachmentparentid" : 4949434,
      "parentitem" : "5ed11e44ca06a95ce53f9063",
      "concepts" : "interpretations ; relocation ; object files ; executables ; entries ; instructions ; ARM ; members ; process images ; architectures ; conventions ; operating systems ; memory image ; subsections ; virtual address ; storage unit",
      "documenttype" : "pdf",
      "isattachment" : "4949434",
      "sysindexeddate" : 1649080844000,
      "permanentid" : "e6193dda65819ab6a0dd6a4ee2f68d178cfd8b14c24e4ef3c1591485d5b1",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed11e44ca06a95ce53f9065",
      "transactionid" : 863681,
      "title" : "ARM ELF Specification ",
      "subject" : "ARM ELF",
      "date" : 1649080844000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "espc0003:1-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080844155142950,
      "sysisattachment" : "4949434",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4949434,
      "size" : 281269,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed11e44ca06a95ce53f9065",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080689709,
      "syssubject" : "ARM ELF",
      "syssize" : 281269,
      "sysdate" : 1649080844000,
      "topparent" : "4949434",
      "author" : "---",
      "label_version" : "1.0",
      "systopparentid" : 4949434,
      "content_description" : "This specification defines the ARM-specific features of Executable and Linking Format (ELF).",
      "wordcount" : 1524,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080844000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed11e44ca06a95ce53f9065",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080844155142950,
      "uri" : "https://developer.arm.com/documentation/espc0003/1-0/en/pdf/ARMELF.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM ELF Specification",
    "Uri" : "https://developer.arm.com/documentation/espc0003/1-0/en/pdf/ARMELF.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/espc0003/1-0/en/pdf/ARMELF.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed11e44ca06a95ce53f9065",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/espc0003/1-0/en/pdf/ARMELF.pdf",
    "Excerpt" : "GENERIC 32-BIT ELF ... 3.3.1 ... 3.5.1 ... 3.6 ... 3.7.2 ... 3.7.4 ... 3.8 ... 3.9 ... ELF Identification ... Symbol Values ... Relocation ... Program view ... Program Header ... Note Section",
    "FirstSentences" : "Document number: Date of Issue: Author: Authorized by: Abstract SWS ESPC 0003 B-02 8 June, 2001 ... ARM ELF ARM ELF Development Systems Business Unit Engineering Software Group © Copyright ARM Limited ..."
  }, {
    "title" : "Debugging your software",
    "uri" : "https://developer.arm.com/documentation/102434/latest/en",
    "printableUri" : "https://developer.arm.com/documentation/102434/latest/en",
    "clickUri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en",
    "excerpt" : "If you do have access to hardware, debug probes like DSTREAM and ULINK let you look inside the system that you are debugging. ... Debugging your software CoreSight architecture",
    "firstSentences" : "Overview Software rarely works completely correctly the first time that you run it. CoreSight technology from Arm provides solutions for debug and trace of complex SoC designs to let you ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2382,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Debug with hardware",
      "uri" : "https://developer.arm.com/documentation/102434/latest/en/Debug-with-hardware",
      "printableUri" : "https://developer.arm.com/documentation/102434/latest/en/Debug-with-hardware",
      "clickUri" : "https://developer.arm.com/documentation/102434/latest/Debug-with-hardware?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en/Debug-with-hardware",
      "excerpt" : "Debug with hardware Arm Development Studio ships with pre-loaded debug configurations and examples for many ... However, if you are designing your own SoC or are developing software for a less ...",
      "firstSentences" : "Debug with hardware Arm Development Studio ships with pre-loaded debug configurations and examples for many popular devices. However, if you are designing your own SoC or are developing software ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Debugging your software",
        "uri" : "https://developer.arm.com/documentation/102434/latest/en",
        "printableUri" : "https://developer.arm.com/documentation/102434/latest/en",
        "clickUri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en",
        "excerpt" : "If you do have access to hardware, debug probes like DSTREAM and ULINK let you look inside the system that you are debugging. ... Debugging your software CoreSight architecture",
        "firstSentences" : "Overview Software rarely works completely correctly the first time that you run it. CoreSight technology from Arm provides solutions for debug and trace of complex SoC designs to let you ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Debugging your software ",
          "document_number" : "102434",
          "document_version" : "latest",
          "content_type" : "guide",
          "systopparent" : "4852470",
          "sysurihash" : "uW5SeWO7m1lyrScs",
          "urihash" : "uW5SeWO7m1lyrScs",
          "sysuri" : "https://developer.arm.com/documentation/102434/latest/en",
          "systransactionid" : 863680,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1613997622000,
          "topparentid" : 4852470,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1613997839000,
          "sysconcepts" : "Arm Allinea Studio ; trace ; dynamic problems ; execution ; memory ; registers ; debugging ; applications ; supports GDB-based ; video shows ; platform bringup ; design flow ; XGmSCVgb6EM ; optimization ; peripherals",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667" ],
          "concepts" : "Arm Allinea Studio ; trace ; dynamic problems ; execution ; memory ; registers ; debugging ; applications ; supports GDB-based ; video shows ; platform bringup ; design flow ; XGmSCVgb6EM ; optimization ; peripherals",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1649080784000,
          "permanentid" : "4a071a011a47e349a912c5336fc965d9875ab34aa0a32c38a6246c32da88",
          "syslanguage" : [ "English" ],
          "itemid" : "6033a70fd814e6269bedd422",
          "transactionid" : 863680,
          "title" : "Debugging your software ",
          "products" : [ "CoreSight architecture" ],
          "date" : 1649080784000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102434:latest:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080784379060155,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 2629,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080643145,
          "syssize" : 2629,
          "sysdate" : 1649080784000,
          "haslayout" : "1",
          "topparent" : "4852470",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4852470,
          "content_description" : "This guide will give you an overview of the CoreSight technology and also takes you through debugging steps.",
          "wordcount" : 212,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080784000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102434/latest/?lang=en",
          "modified" : 1637754121000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080784379060155,
          "uri" : "https://developer.arm.com/documentation/102434/latest/en",
          "syscollection" : "default"
        },
        "Title" : "Debugging your software",
        "Uri" : "https://developer.arm.com/documentation/102434/latest/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102434/latest/en",
        "ClickUri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en",
        "Excerpt" : "If you do have access to hardware, debug probes like DSTREAM and ULINK let you look inside the system that you are debugging. ... Debugging your software CoreSight architecture",
        "FirstSentences" : "Overview Software rarely works completely correctly the first time that you run it. CoreSight technology from Arm provides solutions for debug and trace of complex SoC designs to let you ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug with hardware ",
        "document_number" : "102434",
        "document_version" : "latest",
        "content_type" : "guide",
        "systopparent" : "4852470",
        "sysurihash" : "jCmlMUzFCc6uuSx2",
        "urihash" : "jCmlMUzFCc6uuSx2",
        "sysuri" : "https://developer.arm.com/documentation/102434/latest/en/Debug-with-hardware",
        "systransactionid" : 863680,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1613997622000,
        "topparentid" : 4852470,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1613997839000,
        "sysconcepts" : "Arm Debugger ; compiler ; targets ; SoC ; configurations ; hardware ; popular ; transaction hang ; deadlock scenario ; Embedded Logic Analyzer ; CoreSight ELA ; repetitive tasks ; automating tests ; Vybrid board ; Altera Cyclone ; Connection video",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667" ],
        "attachmentparentid" : 4852470,
        "parentitem" : "6033a70fd814e6269bedd422",
        "concepts" : "Arm Debugger ; compiler ; targets ; SoC ; configurations ; hardware ; popular ; transaction hang ; deadlock scenario ; Embedded Logic Analyzer ; CoreSight ELA ; repetitive tasks ; automating tests ; Vybrid board ; Altera Cyclone ; Connection video",
        "documenttype" : "html",
        "isattachment" : "4852470",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649080782000,
        "permanentid" : "ad716cf263c599789e262de1438531031dbe62c4e134510b5439c99e789e",
        "syslanguage" : [ "English" ],
        "itemid" : "6033a70fd814e6269bedd425",
        "transactionid" : 863680,
        "title" : "Debug with hardware ",
        "products" : [ "CoreSight architecture" ],
        "date" : 1649080782000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102434:latest:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080782951630476,
        "sysisattachment" : "4852470",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4852470,
        "size" : 1303,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102434/latest/Debug-with-hardware?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080643145,
        "syssize" : 1303,
        "sysdate" : 1649080782000,
        "haslayout" : "1",
        "topparent" : "4852470",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4852470,
        "content_description" : "This guide will give you an overview of the CoreSight technology and also takes you through debugging steps.",
        "wordcount" : 120,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080782000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102434/latest/Debug-with-hardware?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102434/latest/Debug-with-hardware?lang=en",
        "modified" : 1637754121000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080782951630476,
        "uri" : "https://developer.arm.com/documentation/102434/latest/en/Debug-with-hardware",
        "syscollection" : "default"
      },
      "Title" : "Debug with hardware",
      "Uri" : "https://developer.arm.com/documentation/102434/latest/en/Debug-with-hardware",
      "PrintableUri" : "https://developer.arm.com/documentation/102434/latest/en/Debug-with-hardware",
      "ClickUri" : "https://developer.arm.com/documentation/102434/latest/Debug-with-hardware?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en/Debug-with-hardware",
      "Excerpt" : "Debug with hardware Arm Development Studio ships with pre-loaded debug configurations and examples for many ... However, if you are designing your own SoC or are developing software for a less ...",
      "FirstSentences" : "Debug with hardware Arm Development Studio ships with pre-loaded debug configurations and examples for many popular devices. However, if you are designing your own SoC or are developing software ..."
    }, {
      "title" : "Debug with simulation models",
      "uri" : "https://developer.arm.com/documentation/102434/latest/en/Debug-with-simulation-models",
      "printableUri" : "https://developer.arm.com/documentation/102434/latest/en/Debug-with-simulation-models",
      "clickUri" : "https://developer.arm.com/documentation/102434/latest/Debug-with-simulation-models?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en/Debug-with-simulation-models",
      "excerpt" : "Debug with simulation models Simulation models like Cycle Models, Fast Models, and Fixed Virtual Platforms ... The Debugging Hello World in C on a Fixed Virtual Platform tutorial shows how to ...",
      "firstSentences" : "Debug with simulation models Simulation models like Cycle Models, Fast Models, and Fixed Virtual Platforms let you develop software for Arm IP even when you do not have access to hardware. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Debugging your software",
        "uri" : "https://developer.arm.com/documentation/102434/latest/en",
        "printableUri" : "https://developer.arm.com/documentation/102434/latest/en",
        "clickUri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en",
        "excerpt" : "If you do have access to hardware, debug probes like DSTREAM and ULINK let you look inside the system that you are debugging. ... Debugging your software CoreSight architecture",
        "firstSentences" : "Overview Software rarely works completely correctly the first time that you run it. CoreSight technology from Arm provides solutions for debug and trace of complex SoC designs to let you ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Debugging your software ",
          "document_number" : "102434",
          "document_version" : "latest",
          "content_type" : "guide",
          "systopparent" : "4852470",
          "sysurihash" : "uW5SeWO7m1lyrScs",
          "urihash" : "uW5SeWO7m1lyrScs",
          "sysuri" : "https://developer.arm.com/documentation/102434/latest/en",
          "systransactionid" : 863680,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1613997622000,
          "topparentid" : 4852470,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1613997839000,
          "sysconcepts" : "Arm Allinea Studio ; trace ; dynamic problems ; execution ; memory ; registers ; debugging ; applications ; supports GDB-based ; video shows ; platform bringup ; design flow ; XGmSCVgb6EM ; optimization ; peripherals",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667" ],
          "concepts" : "Arm Allinea Studio ; trace ; dynamic problems ; execution ; memory ; registers ; debugging ; applications ; supports GDB-based ; video shows ; platform bringup ; design flow ; XGmSCVgb6EM ; optimization ; peripherals",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1649080784000,
          "permanentid" : "4a071a011a47e349a912c5336fc965d9875ab34aa0a32c38a6246c32da88",
          "syslanguage" : [ "English" ],
          "itemid" : "6033a70fd814e6269bedd422",
          "transactionid" : 863680,
          "title" : "Debugging your software ",
          "products" : [ "CoreSight architecture" ],
          "date" : 1649080784000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102434:latest:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080784379060155,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 2629,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080643145,
          "syssize" : 2629,
          "sysdate" : 1649080784000,
          "haslayout" : "1",
          "topparent" : "4852470",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4852470,
          "content_description" : "This guide will give you an overview of the CoreSight technology and also takes you through debugging steps.",
          "wordcount" : 212,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080784000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102434/latest/?lang=en",
          "modified" : 1637754121000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080784379060155,
          "uri" : "https://developer.arm.com/documentation/102434/latest/en",
          "syscollection" : "default"
        },
        "Title" : "Debugging your software",
        "Uri" : "https://developer.arm.com/documentation/102434/latest/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102434/latest/en",
        "ClickUri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en",
        "Excerpt" : "If you do have access to hardware, debug probes like DSTREAM and ULINK let you look inside the system that you are debugging. ... Debugging your software CoreSight architecture",
        "FirstSentences" : "Overview Software rarely works completely correctly the first time that you run it. CoreSight technology from Arm provides solutions for debug and trace of complex SoC designs to let you ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug with simulation models ",
        "document_number" : "102434",
        "document_version" : "latest",
        "content_type" : "guide",
        "systopparent" : "4852470",
        "sysurihash" : "S3sf0qaqXd8pLZ1N",
        "urihash" : "S3sf0qaqXd8pLZ1N",
        "sysuri" : "https://developer.arm.com/documentation/102434/latest/en/Debug-with-simulation-models",
        "systransactionid" : 863680,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1613997622000,
        "topparentid" : 4852470,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1613997839000,
        "sysconcepts" : "Arm Debugger ; virtual platform ; simulation models ; video ; memory ; disassembly instructions ; code line-by-line ; tutorial shows",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667" ],
        "attachmentparentid" : 4852470,
        "parentitem" : "6033a70fd814e6269bedd422",
        "concepts" : "Arm Debugger ; virtual platform ; simulation models ; video ; memory ; disassembly instructions ; code line-by-line ; tutorial shows",
        "documenttype" : "html",
        "isattachment" : "4852470",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649080764000,
        "permanentid" : "4743d05ec6258ef371586529345ad767df6977d733780fc914df930cb50b",
        "syslanguage" : [ "English" ],
        "itemid" : "6033a70fd814e6269bedd424",
        "transactionid" : 863680,
        "title" : "Debug with simulation models ",
        "products" : [ "CoreSight architecture" ],
        "date" : 1649080764000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102434:latest:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080764664980239,
        "sysisattachment" : "4852470",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4852470,
        "size" : 784,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102434/latest/Debug-with-simulation-models?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080643145,
        "syssize" : 784,
        "sysdate" : 1649080764000,
        "haslayout" : "1",
        "topparent" : "4852470",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4852470,
        "content_description" : "This guide will give you an overview of the CoreSight technology and also takes you through debugging steps.",
        "wordcount" : 72,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080764000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102434/latest/Debug-with-simulation-models?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102434/latest/Debug-with-simulation-models?lang=en",
        "modified" : 1637754121000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080764664980239,
        "uri" : "https://developer.arm.com/documentation/102434/latest/en/Debug-with-simulation-models",
        "syscollection" : "default"
      },
      "Title" : "Debug with simulation models",
      "Uri" : "https://developer.arm.com/documentation/102434/latest/en/Debug-with-simulation-models",
      "PrintableUri" : "https://developer.arm.com/documentation/102434/latest/en/Debug-with-simulation-models",
      "ClickUri" : "https://developer.arm.com/documentation/102434/latest/Debug-with-simulation-models?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en/Debug-with-simulation-models",
      "Excerpt" : "Debug with simulation models Simulation models like Cycle Models, Fast Models, and Fixed Virtual Platforms ... The Debugging Hello World in C on a Fixed Virtual Platform tutorial shows how to ...",
      "FirstSentences" : "Debug with simulation models Simulation models like Cycle Models, Fast Models, and Fixed Virtual Platforms let you develop software for Arm IP even when you do not have access to hardware. The ..."
    }, {
      "title" : "Linux and Android debug",
      "uri" : "https://developer.arm.com/documentation/102434/latest/en/Linux-and-Android-debug",
      "printableUri" : "https://developer.arm.com/documentation/102434/latest/en/Linux-and-Android-debug",
      "clickUri" : "https://developer.arm.com/documentation/102434/latest/Linux-and-Android-debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en/Linux-and-Android-debug",
      "excerpt" : "Linux and Android debug For application development on Linux or Android, it is common to use GDB (the GNU ... These methods of debug do not make a connection into the lower level CoreSight ...",
      "firstSentences" : "Linux and Android debug For application development on Linux or Android, it is common to use GDB (the GNU Project Debugger) or ADB (Android Debug Bridge). These methods of debug do not make a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Debugging your software",
        "uri" : "https://developer.arm.com/documentation/102434/latest/en",
        "printableUri" : "https://developer.arm.com/documentation/102434/latest/en",
        "clickUri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en",
        "excerpt" : "If you do have access to hardware, debug probes like DSTREAM and ULINK let you look inside the system that you are debugging. ... Debugging your software CoreSight architecture",
        "firstSentences" : "Overview Software rarely works completely correctly the first time that you run it. CoreSight technology from Arm provides solutions for debug and trace of complex SoC designs to let you ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Debugging your software ",
          "document_number" : "102434",
          "document_version" : "latest",
          "content_type" : "guide",
          "systopparent" : "4852470",
          "sysurihash" : "uW5SeWO7m1lyrScs",
          "urihash" : "uW5SeWO7m1lyrScs",
          "sysuri" : "https://developer.arm.com/documentation/102434/latest/en",
          "systransactionid" : 863680,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1613997622000,
          "topparentid" : 4852470,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1613997839000,
          "sysconcepts" : "Arm Allinea Studio ; trace ; dynamic problems ; execution ; memory ; registers ; debugging ; applications ; supports GDB-based ; video shows ; platform bringup ; design flow ; XGmSCVgb6EM ; optimization ; peripherals",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667" ],
          "concepts" : "Arm Allinea Studio ; trace ; dynamic problems ; execution ; memory ; registers ; debugging ; applications ; supports GDB-based ; video shows ; platform bringup ; design flow ; XGmSCVgb6EM ; optimization ; peripherals",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1649080784000,
          "permanentid" : "4a071a011a47e349a912c5336fc965d9875ab34aa0a32c38a6246c32da88",
          "syslanguage" : [ "English" ],
          "itemid" : "6033a70fd814e6269bedd422",
          "transactionid" : 863680,
          "title" : "Debugging your software ",
          "products" : [ "CoreSight architecture" ],
          "date" : 1649080784000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102434:latest:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080784379060155,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 2629,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080643145,
          "syssize" : 2629,
          "sysdate" : 1649080784000,
          "haslayout" : "1",
          "topparent" : "4852470",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4852470,
          "content_description" : "This guide will give you an overview of the CoreSight technology and also takes you through debugging steps.",
          "wordcount" : 212,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080784000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102434/latest/?lang=en",
          "modified" : 1637754121000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080784379060155,
          "uri" : "https://developer.arm.com/documentation/102434/latest/en",
          "syscollection" : "default"
        },
        "Title" : "Debugging your software",
        "Uri" : "https://developer.arm.com/documentation/102434/latest/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102434/latest/en",
        "ClickUri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en",
        "Excerpt" : "If you do have access to hardware, debug probes like DSTREAM and ULINK let you look inside the system that you are debugging. ... Debugging your software CoreSight architecture",
        "FirstSentences" : "Overview Software rarely works completely correctly the first time that you run it. CoreSight technology from Arm provides solutions for debug and trace of complex SoC designs to let you ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Linux and Android debug ",
        "document_number" : "102434",
        "document_version" : "latest",
        "content_type" : "guide",
        "systopparent" : "4852470",
        "sysurihash" : "ve4scJTNeRsVEdñh",
        "urihash" : "ve4scJTNeRsVEdñh",
        "sysuri" : "https://developer.arm.com/documentation/102434/latest/en/Linux-and-Android-debug",
        "systransactionid" : 863680,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1613997622000,
        "topparentid" : 4852470,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1613997839000,
        "sysconcepts" : "Arm Development Studio ; Linux Symmetric ; tutorial shows ; CoreSight architecture ; debugging ; kernel ; multi-process ; servers ; Android native ; Virtual Platform ; detailed manual ; complete workflow ; highly scalable ; graphical debugger ; model running",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667" ],
        "attachmentparentid" : 4852470,
        "parentitem" : "6033a70fd814e6269bedd422",
        "concepts" : "Arm Development Studio ; Linux Symmetric ; tutorial shows ; CoreSight architecture ; debugging ; kernel ; multi-process ; servers ; Android native ; Virtual Platform ; detailed manual ; complete workflow ; highly scalable ; graphical debugger ; model running",
        "documenttype" : "html",
        "isattachment" : "4852470",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649080764000,
        "permanentid" : "41e8499739b6f708582f6fb62fac5ed93280934b6f77098201a6eec53891",
        "syslanguage" : [ "English" ],
        "itemid" : "6033a70fd814e6269bedd426",
        "transactionid" : 863680,
        "title" : "Linux and Android debug ",
        "products" : [ "CoreSight architecture" ],
        "date" : 1649080764000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102434:latest:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080764544452655,
        "sysisattachment" : "4852470",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4852470,
        "size" : 1802,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102434/latest/Linux-and-Android-debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080643145,
        "syssize" : 1802,
        "sysdate" : 1649080764000,
        "haslayout" : "1",
        "topparent" : "4852470",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4852470,
        "content_description" : "This guide will give you an overview of the CoreSight technology and also takes you through debugging steps.",
        "wordcount" : 136,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080764000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102434/latest/Linux-and-Android-debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102434/latest/Linux-and-Android-debug?lang=en",
        "modified" : 1637754121000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080764544452655,
        "uri" : "https://developer.arm.com/documentation/102434/latest/en/Linux-and-Android-debug",
        "syscollection" : "default"
      },
      "Title" : "Linux and Android debug",
      "Uri" : "https://developer.arm.com/documentation/102434/latest/en/Linux-and-Android-debug",
      "PrintableUri" : "https://developer.arm.com/documentation/102434/latest/en/Linux-and-Android-debug",
      "ClickUri" : "https://developer.arm.com/documentation/102434/latest/Linux-and-Android-debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en/Linux-and-Android-debug",
      "Excerpt" : "Linux and Android debug For application development on Linux or Android, it is common to use GDB (the GNU ... These methods of debug do not make a connection into the lower level CoreSight ...",
      "FirstSentences" : "Linux and Android debug For application development on Linux or Android, it is common to use GDB (the GNU Project Debugger) or ADB (Android Debug Bridge). These methods of debug do not make a ..."
    } ],
    "totalNumberOfChildResults" : 4,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Debugging your software ",
      "document_number" : "102434",
      "document_version" : "latest",
      "content_type" : "guide",
      "systopparent" : "4852470",
      "sysurihash" : "uW5SeWO7m1lyrScs",
      "urihash" : "uW5SeWO7m1lyrScs",
      "sysuri" : "https://developer.arm.com/documentation/102434/latest/en",
      "systransactionid" : 863680,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1613997622000,
      "topparentid" : 4852470,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1613997839000,
      "sysconcepts" : "Arm Allinea Studio ; trace ; dynamic problems ; execution ; memory ; registers ; debugging ; applications ; supports GDB-based ; video shows ; platform bringup ; design flow ; XGmSCVgb6EM ; optimization ; peripherals",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667" ],
      "concepts" : "Arm Allinea Studio ; trace ; dynamic problems ; execution ; memory ; registers ; debugging ; applications ; supports GDB-based ; video shows ; platform bringup ; design flow ; XGmSCVgb6EM ; optimization ; peripherals",
      "documenttype" : "html",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1649080784000,
      "permanentid" : "4a071a011a47e349a912c5336fc965d9875ab34aa0a32c38a6246c32da88",
      "syslanguage" : [ "English" ],
      "itemid" : "6033a70fd814e6269bedd422",
      "transactionid" : 863680,
      "title" : "Debugging your software ",
      "products" : [ "CoreSight architecture" ],
      "date" : 1649080784000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102434:latest:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080784379060155,
      "navigationhierarchiescontenttype" : "Guide",
      "size" : 2629,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080643145,
      "syssize" : 2629,
      "sysdate" : 1649080784000,
      "haslayout" : "1",
      "topparent" : "4852470",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4852470,
      "content_description" : "This guide will give you an overview of the CoreSight technology and also takes you through debugging steps.",
      "wordcount" : 212,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080784000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102434/latest/?lang=en",
      "modified" : 1637754121000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080784379060155,
      "uri" : "https://developer.arm.com/documentation/102434/latest/en",
      "syscollection" : "default"
    },
    "Title" : "Debugging your software",
    "Uri" : "https://developer.arm.com/documentation/102434/latest/en",
    "PrintableUri" : "https://developer.arm.com/documentation/102434/latest/en",
    "ClickUri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en",
    "Excerpt" : "If you do have access to hardware, debug probes like DSTREAM and ULINK let you look inside the system that you are debugging. ... Debugging your software CoreSight architecture",
    "FirstSentences" : "Overview Software rarely works completely correctly the first time that you run it. CoreSight technology from Arm provides solutions for debug and trace of complex SoC designs to let you ..."
  }, {
    "title" : "Region numbers",
    "uri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Region-numbers",
    "printableUri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Region-numbers",
    "clickUri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Region-numbers?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Region-numbers",
    "excerpt" : "Region numbers ARMv8-M processors implement the TT instruction which is designed to enable interrogation of the internal ... A full IDAU must provide a region number for any address query.",
    "firstSentences" : "Region numbers ARMv8-M processors implement the TT instruction which is designed to enable interrogation of the internal memory protection units of the processor, the SAU, and the IDAU. A full ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2382,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "System Design with ARMv8-M Version 1.0",
      "uri" : "https://developer.arm.com/documentation/100767/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100767/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Web Address http:\\/\\/www.arm.com System Design with ARMv8-M Version 1.0 Armv8-M",
      "firstSentences" : "System Design with ARMv8-M Version 1.0 Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "System Design with ARMv8-M Version 1.0 ",
        "document_number" : "100767",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3706445",
        "sysurihash" : "woAgAmLiNxgFO974",
        "urihash" : "woAgAmLiNxgFO974",
        "sysuri" : "https://developer.arm.com/documentation/100767/0100/en",
        "systransactionid" : 861200,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1474359376000,
        "topparentid" : 3706445,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593447226000,
        "sysconcepts" : "Non-Confidential ; express ; Confidentiality ; patents ; implementations ; arm ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "concepts" : "Non-Confidential ; express ; Confidentiality ; patents ; implementations ; arm ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714654000,
        "permanentid" : "61f51b10912fb312164061bda0a8658d01ac032b2b4c7bd591bc15fcea0a",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa133acafe527e86f55b60",
        "transactionid" : 861200,
        "title" : "System Design with ARMv8-M Version 1.0 ",
        "products" : [ "Armv8-M" ],
        "date" : 1648714654000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100767:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714654020638337,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4053,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714627169,
        "syssize" : 4053,
        "sysdate" : 1648714654000,
        "haslayout" : "1",
        "topparent" : "3706445",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706445,
        "content_description" : "This system design illustrates a simple system with the key extra components and logic that are required to support an ARMv8-M-based microcontroller with ARM TrustZone technology for ARMv8-M.",
        "wordcount" : 271,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714654000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100767/0100/?lang=en",
        "modified" : 1645003490000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714654020638337,
        "uri" : "https://developer.arm.com/documentation/100767/0100/en",
        "syscollection" : "default"
      },
      "Title" : "System Design with ARMv8-M Version 1.0",
      "Uri" : "https://developer.arm.com/documentation/100767/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100767/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Web Address http:\\/\\/www.arm.com System Design with ARMv8-M Version 1.0 Armv8-M",
      "FirstSentences" : "System Design with ARMv8-M Version 1.0 Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change ..."
    },
    "childResults" : [ {
      "title" : "Lite IDAU",
      "uri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Lite-IDAU",
      "printableUri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Lite-IDAU",
      "clickUri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Lite-IDAU?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Lite-IDAU",
      "excerpt" : "Lite IDAU TrustZone technology-aware masters, other than ARMv8-M processors and any security wrappers, ... A \\u2018lite' version of the Implementation Defined Attribution Unit (IDAU) provides ...",
      "firstSentences" : "Lite IDAU TrustZone technology-aware masters, other than ARMv8-M processors and any security wrappers, require knowledge of the security address map. A \\u2018lite' version of the Implementation ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "System Design with ARMv8-M Version 1.0",
        "uri" : "https://developer.arm.com/documentation/100767/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100767/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Web Address http:\\/\\/www.arm.com System Design with ARMv8-M Version 1.0 Armv8-M",
        "firstSentences" : "System Design with ARMv8-M Version 1.0 Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "System Design with ARMv8-M Version 1.0 ",
          "document_number" : "100767",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "3706445",
          "sysurihash" : "woAgAmLiNxgFO974",
          "urihash" : "woAgAmLiNxgFO974",
          "sysuri" : "https://developer.arm.com/documentation/100767/0100/en",
          "systransactionid" : 861200,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1474359376000,
          "topparentid" : 3706445,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593447226000,
          "sysconcepts" : "Non-Confidential ; express ; Confidentiality ; patents ; implementations ; arm ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
          "concepts" : "Non-Confidential ; express ; Confidentiality ; patents ; implementations ; arm ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714654000,
          "permanentid" : "61f51b10912fb312164061bda0a8658d01ac032b2b4c7bd591bc15fcea0a",
          "syslanguage" : [ "English" ],
          "itemid" : "5efa133acafe527e86f55b60",
          "transactionid" : 861200,
          "title" : "System Design with ARMv8-M Version 1.0 ",
          "products" : [ "Armv8-M" ],
          "date" : 1648714654000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100767:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714654020638337,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4053,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714627169,
          "syssize" : 4053,
          "sysdate" : 1648714654000,
          "haslayout" : "1",
          "topparent" : "3706445",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3706445,
          "content_description" : "This system design illustrates a simple system with the key extra components and logic that are required to support an ARMv8-M-based microcontroller with ARM TrustZone technology for ARMv8-M.",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714654000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100767/0100/?lang=en",
          "modified" : 1645003490000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714654020638337,
          "uri" : "https://developer.arm.com/documentation/100767/0100/en",
          "syscollection" : "default"
        },
        "Title" : "System Design with ARMv8-M Version 1.0",
        "Uri" : "https://developer.arm.com/documentation/100767/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100767/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Web Address http:\\/\\/www.arm.com System Design with ARMv8-M Version 1.0 Armv8-M",
        "FirstSentences" : "System Design with ARMv8-M Version 1.0 Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Lite IDAU ",
        "document_number" : "100767",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3706445",
        "sysurihash" : "zaYTVkZIAnUWUP78",
        "urihash" : "zaYTVkZIAnUWUP78",
        "sysuri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Lite-IDAU",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1474359376000,
        "topparentid" : 3706445,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593447226000,
        "sysconcepts" : "security ; address map ; technology-aware masters ; IDAU TrustZone ; ARMv8",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "attachmentparentid" : 3706445,
        "parentitem" : "5efa133acafe527e86f55b60",
        "concepts" : "security ; address map ; technology-aware masters ; IDAU TrustZone ; ARMv8",
        "documenttype" : "html",
        "isattachment" : "3706445",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714659000,
        "permanentid" : "3173052ad9902453e0aa736d4bc0c4702ab5152004a14948f0f0e83d2cbf",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa133acafe527e86f55b69",
        "transactionid" : 861201,
        "title" : "Lite IDAU ",
        "products" : [ "Armv8-M" ],
        "date" : 1648714658000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100767:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714658118431536,
        "sysisattachment" : "3706445",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3706445,
        "size" : 373,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Lite-IDAU?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714627169,
        "syssize" : 373,
        "sysdate" : 1648714658000,
        "haslayout" : "1",
        "topparent" : "3706445",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706445,
        "content_description" : "This system design illustrates a simple system with the key extra components and logic that are required to support an ARMv8-M-based microcontroller with ARM TrustZone technology for ARMv8-M.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714659000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Lite-IDAU?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100767/0100/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Lite-IDAU?lang=en",
        "modified" : 1645003490000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714658118431536,
        "uri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Lite-IDAU",
        "syscollection" : "default"
      },
      "Title" : "Lite IDAU",
      "Uri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Lite-IDAU",
      "PrintableUri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Lite-IDAU",
      "ClickUri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Lite-IDAU?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Lite-IDAU",
      "Excerpt" : "Lite IDAU TrustZone technology-aware masters, other than ARMv8-M processors and any security wrappers, ... A \\u2018lite' version of the Implementation Defined Attribution Unit (IDAU) provides ...",
      "FirstSentences" : "Lite IDAU TrustZone technology-aware masters, other than ARMv8-M processors and any security wrappers, require knowledge of the security address map. A \\u2018lite' version of the Implementation ..."
    }, {
      "title" : "Processor reset",
      "uri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/System-initialization-considerations/Processor-reset",
      "printableUri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/System-initialization-considerations/Processor-reset",
      "clickUri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M/System-initialization-considerations/Processor-reset?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/System-initialization-considerations/Processor-reset",
      "excerpt" : "Processor reset An ARMv8-M processor with the ARMv8-M Security Extension comes out of reset in the Secure ... ARM implementations provide a mechanism for specifying the default value of this ...",
      "firstSentences" : "Processor reset An ARMv8-M processor with the ARMv8-M Security Extension comes out of reset in the Secure state at the address the Secure Vector Table Offset Register (VTOR_S) specifies. ARM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "System Design with ARMv8-M Version 1.0",
        "uri" : "https://developer.arm.com/documentation/100767/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100767/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Web Address http:\\/\\/www.arm.com System Design with ARMv8-M Version 1.0 Armv8-M",
        "firstSentences" : "System Design with ARMv8-M Version 1.0 Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "System Design with ARMv8-M Version 1.0 ",
          "document_number" : "100767",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "3706445",
          "sysurihash" : "woAgAmLiNxgFO974",
          "urihash" : "woAgAmLiNxgFO974",
          "sysuri" : "https://developer.arm.com/documentation/100767/0100/en",
          "systransactionid" : 861200,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1474359376000,
          "topparentid" : 3706445,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593447226000,
          "sysconcepts" : "Non-Confidential ; express ; Confidentiality ; patents ; implementations ; arm ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
          "concepts" : "Non-Confidential ; express ; Confidentiality ; patents ; implementations ; arm ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714654000,
          "permanentid" : "61f51b10912fb312164061bda0a8658d01ac032b2b4c7bd591bc15fcea0a",
          "syslanguage" : [ "English" ],
          "itemid" : "5efa133acafe527e86f55b60",
          "transactionid" : 861200,
          "title" : "System Design with ARMv8-M Version 1.0 ",
          "products" : [ "Armv8-M" ],
          "date" : 1648714654000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100767:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714654020638337,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4053,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714627169,
          "syssize" : 4053,
          "sysdate" : 1648714654000,
          "haslayout" : "1",
          "topparent" : "3706445",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3706445,
          "content_description" : "This system design illustrates a simple system with the key extra components and logic that are required to support an ARMv8-M-based microcontroller with ARM TrustZone technology for ARMv8-M.",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714654000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100767/0100/?lang=en",
          "modified" : 1645003490000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714654020638337,
          "uri" : "https://developer.arm.com/documentation/100767/0100/en",
          "syscollection" : "default"
        },
        "Title" : "System Design with ARMv8-M Version 1.0",
        "Uri" : "https://developer.arm.com/documentation/100767/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100767/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Web Address http:\\/\\/www.arm.com System Design with ARMv8-M Version 1.0 Armv8-M",
        "FirstSentences" : "System Design with ARMv8-M Version 1.0 Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Processor reset ",
        "document_number" : "100767",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3706445",
        "sysurihash" : "239ppuMItqIRBDaj",
        "urihash" : "239ppuMItqIRBDaj",
        "sysuri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/System-initialization-considerations/Processor-reset",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1474359376000,
        "topparentid" : 3706445,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593447226000,
        "sysconcepts" : "implementations ; Secure ; fault condition ; configuration parameter ; using pins ; register",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "attachmentparentid" : 3706445,
        "parentitem" : "5efa133acafe527e86f55b60",
        "concepts" : "implementations ; Secure ; fault condition ; configuration parameter ; using pins ; register",
        "documenttype" : "html",
        "isattachment" : "3706445",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714659000,
        "permanentid" : "cdf9f54d755e3bd4773dbec9b95f27a7b1b9384e481db5721e2ec50356cf",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa133acafe527e86f55b70",
        "transactionid" : 861201,
        "title" : "Processor reset ",
        "products" : [ "Armv8-M" ],
        "date" : 1648714657000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100767:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714657243199368,
        "sysisattachment" : "3706445",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3706445,
        "size" : 573,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M/System-initialization-considerations/Processor-reset?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714627169,
        "syssize" : 573,
        "sysdate" : 1648714657000,
        "haslayout" : "1",
        "topparent" : "3706445",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706445,
        "content_description" : "This system design illustrates a simple system with the key extra components and logic that are required to support an ARMv8-M-based microcontroller with ARM TrustZone technology for ARMv8-M.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714659000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M/System-initialization-considerations/Processor-reset?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100767/0100/System-Design-for-ARMv8-M/System-initialization-considerations/Processor-reset?lang=en",
        "modified" : 1645003490000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714657243199368,
        "uri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/System-initialization-considerations/Processor-reset",
        "syscollection" : "default"
      },
      "Title" : "Processor reset",
      "Uri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/System-initialization-considerations/Processor-reset",
      "PrintableUri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/System-initialization-considerations/Processor-reset",
      "ClickUri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M/System-initialization-considerations/Processor-reset?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/System-initialization-considerations/Processor-reset",
      "Excerpt" : "Processor reset An ARMv8-M processor with the ARMv8-M Security Extension comes out of reset in the Secure ... ARM implementations provide a mechanism for specifying the default value of this ...",
      "FirstSentences" : "Processor reset An ARMv8-M processor with the ARMv8-M Security Extension comes out of reset in the Secure state at the address the Secure Vector Table Offset Register (VTOR_S) specifies. ARM ..."
    }, {
      "title" : "System Design for ARMv8-M",
      "uri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M",
      "printableUri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M",
      "clickUri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M",
      "excerpt" : "System Design for ARMv8-M This system design illustrates a simple system with the key extra ... Memory system and memory partitioning. System security controller. ... Security wrappers.",
      "firstSentences" : "System Design for ARMv8-M This system design illustrates a simple system with the key extra components and logic that are required to support an ARMv8-M-based microcontroller with ARM TrustZone ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "System Design with ARMv8-M Version 1.0",
        "uri" : "https://developer.arm.com/documentation/100767/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100767/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Web Address http:\\/\\/www.arm.com System Design with ARMv8-M Version 1.0 Armv8-M",
        "firstSentences" : "System Design with ARMv8-M Version 1.0 Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "System Design with ARMv8-M Version 1.0 ",
          "document_number" : "100767",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "3706445",
          "sysurihash" : "woAgAmLiNxgFO974",
          "urihash" : "woAgAmLiNxgFO974",
          "sysuri" : "https://developer.arm.com/documentation/100767/0100/en",
          "systransactionid" : 861200,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1474359376000,
          "topparentid" : 3706445,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593447226000,
          "sysconcepts" : "Non-Confidential ; express ; Confidentiality ; patents ; implementations ; arm ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
          "concepts" : "Non-Confidential ; express ; Confidentiality ; patents ; implementations ; arm ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714654000,
          "permanentid" : "61f51b10912fb312164061bda0a8658d01ac032b2b4c7bd591bc15fcea0a",
          "syslanguage" : [ "English" ],
          "itemid" : "5efa133acafe527e86f55b60",
          "transactionid" : 861200,
          "title" : "System Design with ARMv8-M Version 1.0 ",
          "products" : [ "Armv8-M" ],
          "date" : 1648714654000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100767:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714654020638337,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4053,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714627169,
          "syssize" : 4053,
          "sysdate" : 1648714654000,
          "haslayout" : "1",
          "topparent" : "3706445",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3706445,
          "content_description" : "This system design illustrates a simple system with the key extra components and logic that are required to support an ARMv8-M-based microcontroller with ARM TrustZone technology for ARMv8-M.",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714654000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100767/0100/?lang=en",
          "modified" : 1645003490000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714654020638337,
          "uri" : "https://developer.arm.com/documentation/100767/0100/en",
          "syscollection" : "default"
        },
        "Title" : "System Design with ARMv8-M Version 1.0",
        "Uri" : "https://developer.arm.com/documentation/100767/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100767/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Web Address http:\\/\\/www.arm.com System Design with ARMv8-M Version 1.0 Armv8-M",
        "FirstSentences" : "System Design with ARMv8-M Version 1.0 Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "System Design for ARMv8-M ",
        "document_number" : "100767",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3706445",
        "sysurihash" : "cG6CMIgVkrEn3i0F",
        "urihash" : "cG6CMIgVkrEn3i0F",
        "sysuri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1474359376000,
        "topparentid" : 3706445,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593447226000,
        "sysconcepts" : "system design ; ARMv8 ; security controller ; TrustZone technology ; extra components ; microcontroller",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "attachmentparentid" : 3706445,
        "parentitem" : "5efa133acafe527e86f55b60",
        "concepts" : "system design ; ARMv8 ; security controller ; TrustZone technology ; extra components ; microcontroller",
        "documenttype" : "html",
        "isattachment" : "3706445",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714658000,
        "permanentid" : "96dc2077d2aada3e4d1ba781dba4ea966393c4be2085fc468934bc6a9991",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa133acafe527e86f55b62",
        "transactionid" : 861201,
        "title" : "System Design for ARMv8-M ",
        "products" : [ "Armv8-M" ],
        "date" : 1648714656000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100767:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714656874587291,
        "sysisattachment" : "3706445",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3706445,
        "size" : 576,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714627169,
        "syssize" : 576,
        "sysdate" : 1648714656000,
        "haslayout" : "1",
        "topparent" : "3706445",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706445,
        "content_description" : "This system design illustrates a simple system with the key extra components and logic that are required to support an ARMv8-M-based microcontroller with ARM TrustZone technology for ARMv8-M.",
        "wordcount" : 50,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714658000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100767/0100/System-Design-for-ARMv8-M?lang=en",
        "modified" : 1645003490000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714656874587291,
        "uri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M",
        "syscollection" : "default"
      },
      "Title" : "System Design for ARMv8-M",
      "Uri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M",
      "PrintableUri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M",
      "ClickUri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M",
      "Excerpt" : "System Design for ARMv8-M This system design illustrates a simple system with the key extra ... Memory system and memory partitioning. System security controller. ... Security wrappers.",
      "FirstSentences" : "System Design for ARMv8-M This system design illustrates a simple system with the key extra components and logic that are required to support an ARMv8-M-based microcontroller with ARM TrustZone ..."
    } ],
    "totalNumberOfChildResults" : 24,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Region numbers ",
      "document_number" : "100767",
      "document_version" : "0100",
      "content_type" : "guide",
      "systopparent" : "3706445",
      "sysurihash" : "7d8tgFyHLAQn0iPZ",
      "urihash" : "7d8tgFyHLAQn0iPZ",
      "sysuri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Region-numbers",
      "systransactionid" : 861201,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1474359376000,
      "topparentid" : 3706445,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1593447226000,
      "sysconcepts" : "IDAU ; security ; span areas ; address query ; protection units ; internal memory ; SAU ; instruction ; interrogation",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "attachmentparentid" : 3706445,
      "parentitem" : "5efa133acafe527e86f55b60",
      "concepts" : "IDAU ; security ; span areas ; address query ; protection units ; internal memory ; SAU ; instruction ; interrogation",
      "documenttype" : "html",
      "isattachment" : "3706445",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648714659000,
      "permanentid" : "84d81e4f224fe9a0159f28fd5c9fcb260ddb8d4910087887e35e21be77c4",
      "syslanguage" : [ "English" ],
      "itemid" : "5efa133acafe527e86f55b68",
      "transactionid" : 861201,
      "title" : "Region numbers ",
      "products" : [ "Armv8-M" ],
      "date" : 1648714658000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100767:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714658362411996,
      "sysisattachment" : "3706445",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 3706445,
      "size" : 467,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Region-numbers?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714627169,
      "syssize" : 467,
      "sysdate" : 1648714658000,
      "haslayout" : "1",
      "topparent" : "3706445",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3706445,
      "content_description" : "This system design illustrates a simple system with the key extra components and logic that are required to support an ARMv8-M-based microcontroller with ARM TrustZone technology for ARMv8-M.",
      "wordcount" : 50,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714659000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Region-numbers?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100767/0100/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Region-numbers?lang=en",
      "modified" : 1645003490000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714658362411996,
      "uri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Region-numbers",
      "syscollection" : "default"
    },
    "Title" : "Region numbers",
    "Uri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Region-numbers",
    "PrintableUri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Region-numbers",
    "ClickUri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Region-numbers?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Region-numbers",
    "Excerpt" : "Region numbers ARMv8-M processors implement the TT instruction which is designed to enable interrogation of the internal ... A full IDAU must provide a region number for any address query.",
    "FirstSentences" : "Region numbers ARMv8-M processors implement the TT instruction which is designed to enable interrogation of the internal memory protection units of the processor, the SAU, and the IDAU. A full ..."
  }, {
    "title" : "AArch64 Exception and Interrupt Handling",
    "uri" : "https://developer.arm.com/documentation/100933/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/100933/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en",
    "excerpt" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception ... Interrupt handling AArch64 Exception and Interrupt Handling Armv8-A",
    "firstSentences" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception handlers AArch64 exception vector table Returning from an exception Processor ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2382,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "AArch64 Exception and Interrupt Handling",
      "uri" : "https://developer.arm.com/documentation/100933/0100/en/AArch64-Exception-and-Interrupt-Handling",
      "printableUri" : "https://developer.arm.com/documentation/100933/0100/en/AArch64-Exception-and-Interrupt-Handling",
      "clickUri" : "https://developer.arm.com/documentation/100933/0100/AArch64-Exception-and-Interrupt-Handling?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en/AArch64-Exception-and-Interrupt-Handling",
      "excerpt" : "In AArch64, synchronous aborts cause a Synchronous exception. ... The Secure monitor Call (SMC) instruction enables the Normal world to request Secure ... FIQ is higher priority than IRQ.",
      "firstSentences" : "AArch64 Exception and Interrupt Handling Exceptions are conditions or system events that require some action by privileged software (an exception handler) to ensure smooth functioning of the system.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AArch64 Exception and Interrupt Handling",
        "uri" : "https://developer.arm.com/documentation/100933/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100933/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en",
        "excerpt" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception ... Interrupt handling AArch64 Exception and Interrupt Handling Armv8-A",
        "firstSentences" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception handlers AArch64 exception vector table Returning from an exception Processor ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AArch64 Exception and Interrupt Handling ",
          "document_number" : "100933",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "3706474",
          "sysurihash" : "y1VCOC2mA4FGK4kT",
          "urihash" : "y1VCOC2mA4FGK4kT",
          "sysuri" : "https://developer.arm.com/documentation/100933/0100/en",
          "systransactionid" : 863754,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1593447668000,
          "topparentid" : 3706474,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602693140000,
          "sysconcepts" : "exceptions ; Execution state",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "concepts" : "exceptions ; Execution state",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084418000,
          "permanentid" : "c851ae03ed3d5a87c64b66a9f0c8d1c66e9f3d6d8a9cc71c03c12815af1a",
          "syslanguage" : [ "English" ],
          "itemid" : "5f872814405d955c5176de18",
          "transactionid" : 863754,
          "title" : "AArch64 Exception and Interrupt Handling ",
          "products" : [ "Armv8-A" ],
          "date" : 1649084418000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100933:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084418930678873,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 360,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084068230,
          "syssize" : 360,
          "sysdate" : 1649084418000,
          "haslayout" : "1",
          "topparent" : "3706474",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3706474,
          "content_description" : "Exceptions are conditions or system events that require some action by privileged software (an exception handler) to ensure smooth functioning of the system. They cause an interruption in the flow of execution.",
          "wordcount" : 26,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084418000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100933/0100/?lang=en",
          "modified" : 1636455252000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084418930678873,
          "uri" : "https://developer.arm.com/documentation/100933/0100/en",
          "syscollection" : "default"
        },
        "Title" : "AArch64 Exception and Interrupt Handling",
        "Uri" : "https://developer.arm.com/documentation/100933/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100933/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en",
        "Excerpt" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception ... Interrupt handling AArch64 Exception and Interrupt Handling Armv8-A",
        "FirstSentences" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception handlers AArch64 exception vector table Returning from an exception Processor ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AArch64 Exception and Interrupt Handling ",
        "document_number" : "100933",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3706474",
        "sysurihash" : "2fkqU9ñf40qdcKjC",
        "urihash" : "2fkqU9ñf40qdcKjC",
        "sysuri" : "https://developer.arm.com/documentation/100933/0100/en/AArch64-Exception-and-Interrupt-Handling",
        "systransactionid" : 863754,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1593447668000,
        "topparentid" : 3706474,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602693140000,
        "sysconcepts" : "exceptions ; instructions ; executing ; privileged software ; ARM ; cores ; reset ; highest implemented ; controller ; Hypervisor Call ; general purpose ; User mode ; prioritizes ; initialize",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 3706474,
        "parentitem" : "5f872814405d955c5176de18",
        "concepts" : "exceptions ; instructions ; executing ; privileged software ; ARM ; cores ; reset ; highest implemented ; controller ; Hypervisor Call ; general purpose ; User mode ; prioritizes ; initialize",
        "documenttype" : "html",
        "isattachment" : "3706474",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084418000,
        "permanentid" : "9cb5b4d87d813904e127d8ce921327110690de770e7c41f58563023be481",
        "syslanguage" : [ "English" ],
        "itemid" : "5f872814405d955c5176de1a",
        "transactionid" : 863754,
        "title" : "AArch64 Exception and Interrupt Handling ",
        "products" : [ "Armv8-A" ],
        "date" : 1649084418000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100933:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084418789025295,
        "sysisattachment" : "3706474",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3706474,
        "size" : 4770,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100933/0100/AArch64-Exception-and-Interrupt-Handling?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084068230,
        "syssize" : 4770,
        "sysdate" : 1649084418000,
        "haslayout" : "1",
        "topparent" : "3706474",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706474,
        "content_description" : "Exceptions are conditions or system events that require some action by privileged software (an exception handler) to ensure smooth functioning of the system. They cause an interruption in the flow of execution.",
        "wordcount" : 276,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084418000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100933/0100/AArch64-Exception-and-Interrupt-Handling?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100933/0100/AArch64-Exception-and-Interrupt-Handling?lang=en",
        "modified" : 1636455252000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084418789025295,
        "uri" : "https://developer.arm.com/documentation/100933/0100/en/AArch64-Exception-and-Interrupt-Handling",
        "syscollection" : "default"
      },
      "Title" : "AArch64 Exception and Interrupt Handling",
      "Uri" : "https://developer.arm.com/documentation/100933/0100/en/AArch64-Exception-and-Interrupt-Handling",
      "PrintableUri" : "https://developer.arm.com/documentation/100933/0100/en/AArch64-Exception-and-Interrupt-Handling",
      "ClickUri" : "https://developer.arm.com/documentation/100933/0100/AArch64-Exception-and-Interrupt-Handling?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en/AArch64-Exception-and-Interrupt-Handling",
      "Excerpt" : "In AArch64, synchronous aborts cause a Synchronous exception. ... The Secure monitor Call (SMC) instruction enables the Normal world to request Secure ... FIQ is higher priority than IRQ.",
      "FirstSentences" : "AArch64 Exception and Interrupt Handling Exceptions are conditions or system events that require some action by privileged software (an exception handler) to ensure smooth functioning of the system."
    }, {
      "title" : "Example exception handlers",
      "uri" : "https://developer.arm.com/documentation/100933/0100/en/Example-exception-handlers",
      "printableUri" : "https://developer.arm.com/documentation/100933/0100/en/Example-exception-handlers",
      "clickUri" : "https://developer.arm.com/documentation/100933/0100/Example-exception-handlers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en/Example-exception-handlers",
      "excerpt" : "\\/\\/ Corruptible\\r\\n MRS X1, ELR_EL1 ... \\/\\/ corruptible\\r\\n MSR ELR_EL1, X1 ... \\/\\/ and ELR_EL1\\r\\n .\\r\\n ERET ... \\/\\/ Exception return Example exception handlers Armv8-A",
      "firstSentences" : "Example exception handlers The following code provides examples of how exception handlers might be structured. A simple exception handler The following code demonstrates a simple exception handler ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AArch64 Exception and Interrupt Handling",
        "uri" : "https://developer.arm.com/documentation/100933/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100933/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en",
        "excerpt" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception ... Interrupt handling AArch64 Exception and Interrupt Handling Armv8-A",
        "firstSentences" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception handlers AArch64 exception vector table Returning from an exception Processor ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AArch64 Exception and Interrupt Handling ",
          "document_number" : "100933",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "3706474",
          "sysurihash" : "y1VCOC2mA4FGK4kT",
          "urihash" : "y1VCOC2mA4FGK4kT",
          "sysuri" : "https://developer.arm.com/documentation/100933/0100/en",
          "systransactionid" : 863754,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1593447668000,
          "topparentid" : 3706474,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602693140000,
          "sysconcepts" : "exceptions ; Execution state",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "concepts" : "exceptions ; Execution state",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084418000,
          "permanentid" : "c851ae03ed3d5a87c64b66a9f0c8d1c66e9f3d6d8a9cc71c03c12815af1a",
          "syslanguage" : [ "English" ],
          "itemid" : "5f872814405d955c5176de18",
          "transactionid" : 863754,
          "title" : "AArch64 Exception and Interrupt Handling ",
          "products" : [ "Armv8-A" ],
          "date" : 1649084418000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100933:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084418930678873,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 360,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084068230,
          "syssize" : 360,
          "sysdate" : 1649084418000,
          "haslayout" : "1",
          "topparent" : "3706474",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3706474,
          "content_description" : "Exceptions are conditions or system events that require some action by privileged software (an exception handler) to ensure smooth functioning of the system. They cause an interruption in the flow of execution.",
          "wordcount" : 26,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084418000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100933/0100/?lang=en",
          "modified" : 1636455252000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084418930678873,
          "uri" : "https://developer.arm.com/documentation/100933/0100/en",
          "syscollection" : "default"
        },
        "Title" : "AArch64 Exception and Interrupt Handling",
        "Uri" : "https://developer.arm.com/documentation/100933/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100933/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en",
        "Excerpt" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception ... Interrupt handling AArch64 Exception and Interrupt Handling Armv8-A",
        "FirstSentences" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception handlers AArch64 exception vector table Returning from an exception Processor ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Example exception handlers ",
        "document_number" : "100933",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3706474",
        "sysurihash" : "d3TzRLXI3Q02TQ11",
        "urihash" : "d3TzRLXI3Q02TQ11",
        "sysuri" : "https://developer.arm.com/documentation/100933/0100/en/Example-exception-handlers",
        "systransactionid" : 863754,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1593447668000,
        "topparentid" : 3706474,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602693140000,
        "sysconcepts" : "exception handlers ; X3 ; X2",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 3706474,
        "parentitem" : "5f872814405d955c5176de18",
        "concepts" : "exception handlers ; X3 ; X2",
        "documenttype" : "html",
        "isattachment" : "3706474",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084397000,
        "permanentid" : "be3573c8ca99ebb1479ec515ba069d5e846f2e6412a38c29a37370770013",
        "syslanguage" : [ "English" ],
        "itemid" : "5f872814405d955c5176de1d",
        "transactionid" : 863754,
        "title" : "Example exception handlers ",
        "products" : [ "Armv8-A" ],
        "date" : 1649084397000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100933:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084397034231002,
        "sysisattachment" : "3706474",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3706474,
        "size" : 2568,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100933/0100/Example-exception-handlers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084068230,
        "syssize" : 2568,
        "sysdate" : 1649084397000,
        "haslayout" : "1",
        "topparent" : "3706474",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706474,
        "content_description" : "Exceptions are conditions or system events that require some action by privileged software (an exception handler) to ensure smooth functioning of the system. They cause an interruption in the flow of execution.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084397000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100933/0100/Example-exception-handlers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100933/0100/Example-exception-handlers?lang=en",
        "modified" : 1636455252000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084397034231002,
        "uri" : "https://developer.arm.com/documentation/100933/0100/en/Example-exception-handlers",
        "syscollection" : "default"
      },
      "Title" : "Example exception handlers",
      "Uri" : "https://developer.arm.com/documentation/100933/0100/en/Example-exception-handlers",
      "PrintableUri" : "https://developer.arm.com/documentation/100933/0100/en/Example-exception-handlers",
      "ClickUri" : "https://developer.arm.com/documentation/100933/0100/Example-exception-handlers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en/Example-exception-handlers",
      "Excerpt" : "\\/\\/ Corruptible\\r\\n MRS X1, ELR_EL1 ... \\/\\/ corruptible\\r\\n MSR ELR_EL1, X1 ... \\/\\/ and ELR_EL1\\r\\n .\\r\\n ERET ... \\/\\/ Exception return Example exception handlers Armv8-A",
      "FirstSentences" : "Example exception handlers The following code provides examples of how exception handlers might be structured. A simple exception handler The following code demonstrates a simple exception handler ..."
    }, {
      "title" : "Exception handling",
      "uri" : "https://developer.arm.com/documentation/100933/0100/en/Exception-handling",
      "printableUri" : "https://developer.arm.com/documentation/100933/0100/en/Exception-handling",
      "clickUri" : "https://developer.arm.com/documentation/100933/0100/Exception-handling?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en/Exception-handling",
      "excerpt" : "PSTATE is updated to reflect the new processor status (and this can mean that the ... The address to return to at the end of the exception is stored in ELR_ELn. ... Exception handling Armv8-A",
      "firstSentences" : "Exception handling The ARMv8-A architecture has four Exception levels, EL0, EL1, EL2, and EL3. Processor execution can only move between Exception levels by taking, or returning from, an exception.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AArch64 Exception and Interrupt Handling",
        "uri" : "https://developer.arm.com/documentation/100933/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100933/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en",
        "excerpt" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception ... Interrupt handling AArch64 Exception and Interrupt Handling Armv8-A",
        "firstSentences" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception handlers AArch64 exception vector table Returning from an exception Processor ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AArch64 Exception and Interrupt Handling ",
          "document_number" : "100933",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "3706474",
          "sysurihash" : "y1VCOC2mA4FGK4kT",
          "urihash" : "y1VCOC2mA4FGK4kT",
          "sysuri" : "https://developer.arm.com/documentation/100933/0100/en",
          "systransactionid" : 863754,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1593447668000,
          "topparentid" : 3706474,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602693140000,
          "sysconcepts" : "exceptions ; Execution state",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "concepts" : "exceptions ; Execution state",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084418000,
          "permanentid" : "c851ae03ed3d5a87c64b66a9f0c8d1c66e9f3d6d8a9cc71c03c12815af1a",
          "syslanguage" : [ "English" ],
          "itemid" : "5f872814405d955c5176de18",
          "transactionid" : 863754,
          "title" : "AArch64 Exception and Interrupt Handling ",
          "products" : [ "Armv8-A" ],
          "date" : 1649084418000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100933:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084418930678873,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 360,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084068230,
          "syssize" : 360,
          "sysdate" : 1649084418000,
          "haslayout" : "1",
          "topparent" : "3706474",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3706474,
          "content_description" : "Exceptions are conditions or system events that require some action by privileged software (an exception handler) to ensure smooth functioning of the system. They cause an interruption in the flow of execution.",
          "wordcount" : 26,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084418000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100933/0100/?lang=en",
          "modified" : 1636455252000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084418930678873,
          "uri" : "https://developer.arm.com/documentation/100933/0100/en",
          "syscollection" : "default"
        },
        "Title" : "AArch64 Exception and Interrupt Handling",
        "Uri" : "https://developer.arm.com/documentation/100933/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100933/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en",
        "Excerpt" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception ... Interrupt handling AArch64 Exception and Interrupt Handling Armv8-A",
        "FirstSentences" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception handlers AArch64 exception vector table Returning from an exception Processor ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Exception handling ",
        "document_number" : "100933",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3706474",
        "sysurihash" : "j7PXWqcBg7sFsññ7",
        "urihash" : "j7PXWqcBg7sFsññ7",
        "sysuri" : "https://developer.arm.com/documentation/100933/0100/en/Exception-handling",
        "systransactionid" : 863754,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1593447668000,
        "topparentid" : 3706474,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602693140000,
        "sysconcepts" : "Exception levels ; Execution state ; AArch32 ; AArch64 ; moves ; ELn ; handler ; registers ; instruction ; hardware automatically ; program flow",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 3706474,
        "parentitem" : "5f872814405d955c5176de18",
        "concepts" : "Exception levels ; Execution state ; AArch32 ; AArch64 ; moves ; ELn ; handler ; registers ; instruction ; hardware automatically ; program flow",
        "documenttype" : "html",
        "isattachment" : "3706474",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084395000,
        "permanentid" : "11f4573713e98156e63966cde751ad7bc904847ff1991ec34e90a59bb700",
        "syslanguage" : [ "English" ],
        "itemid" : "5f872814405d955c5176de1c",
        "transactionid" : 863754,
        "title" : "Exception handling ",
        "products" : [ "Armv8-A" ],
        "date" : 1649084395000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100933:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084395074071163,
        "sysisattachment" : "3706474",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3706474,
        "size" : 2058,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100933/0100/Exception-handling?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084068230,
        "syssize" : 2058,
        "sysdate" : 1649084395000,
        "haslayout" : "1",
        "topparent" : "3706474",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706474,
        "content_description" : "Exceptions are conditions or system events that require some action by privileged software (an exception handler) to ensure smooth functioning of the system. They cause an interruption in the flow of execution.",
        "wordcount" : 135,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084395000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100933/0100/Exception-handling?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100933/0100/Exception-handling?lang=en",
        "modified" : 1636455252000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084395074071163,
        "uri" : "https://developer.arm.com/documentation/100933/0100/en/Exception-handling",
        "syscollection" : "default"
      },
      "Title" : "Exception handling",
      "Uri" : "https://developer.arm.com/documentation/100933/0100/en/Exception-handling",
      "PrintableUri" : "https://developer.arm.com/documentation/100933/0100/en/Exception-handling",
      "ClickUri" : "https://developer.arm.com/documentation/100933/0100/Exception-handling?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en/Exception-handling",
      "Excerpt" : "PSTATE is updated to reflect the new processor status (and this can mean that the ... The address to return to at the end of the exception is stored in ELR_ELn. ... Exception handling Armv8-A",
      "FirstSentences" : "Exception handling The ARMv8-A architecture has four Exception levels, EL0, EL1, EL2, and EL3. Processor execution can only move between Exception levels by taking, or returning from, an exception."
    } ],
    "totalNumberOfChildResults" : 11,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AArch64 Exception and Interrupt Handling ",
      "document_number" : "100933",
      "document_version" : "0100",
      "content_type" : "guide",
      "systopparent" : "3706474",
      "sysurihash" : "y1VCOC2mA4FGK4kT",
      "urihash" : "y1VCOC2mA4FGK4kT",
      "sysuri" : "https://developer.arm.com/documentation/100933/0100/en",
      "systransactionid" : 863754,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1593447668000,
      "topparentid" : 3706474,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602693140000,
      "sysconcepts" : "exceptions ; Execution state",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "concepts" : "exceptions ; Execution state",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084418000,
      "permanentid" : "c851ae03ed3d5a87c64b66a9f0c8d1c66e9f3d6d8a9cc71c03c12815af1a",
      "syslanguage" : [ "English" ],
      "itemid" : "5f872814405d955c5176de18",
      "transactionid" : 863754,
      "title" : "AArch64 Exception and Interrupt Handling ",
      "products" : [ "Armv8-A" ],
      "date" : 1649084418000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100933:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084418930678873,
      "navigationhierarchiescontenttype" : "Guide",
      "size" : 360,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084068230,
      "syssize" : 360,
      "sysdate" : 1649084418000,
      "haslayout" : "1",
      "topparent" : "3706474",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3706474,
      "content_description" : "Exceptions are conditions or system events that require some action by privileged software (an exception handler) to ensure smooth functioning of the system. They cause an interruption in the flow of execution.",
      "wordcount" : 26,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084418000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100933/0100/?lang=en",
      "modified" : 1636455252000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084418930678873,
      "uri" : "https://developer.arm.com/documentation/100933/0100/en",
      "syscollection" : "default"
    },
    "Title" : "AArch64 Exception and Interrupt Handling",
    "Uri" : "https://developer.arm.com/documentation/100933/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100933/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en",
    "Excerpt" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception ... Interrupt handling AArch64 Exception and Interrupt Handling Armv8-A",
    "FirstSentences" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception handlers AArch64 exception vector table Returning from an exception Processor ..."
  }, {
    "title" : "Platform Security Guide for A-Profile",
    "uri" : "https://developer.arm.com/documentation/den0123/0000/en/pdf/DEN_0123_PSG-A_ALP-0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0123/0000/en/pdf/DEN_0123_PSG-A_ALP-0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60ddc8bb0320e92fa40b5b96",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0123/0000/en/pdf/DEN_0123_PSG-A_ALP-0.pdf",
    "excerpt" : "2.1.3 ... Authorization ... Power management operations ... Glitch resistance DEN 0123 ... 1.0 Alpha (issue 0) Copyright © 2019 - 2021 Arm Limited or its affiliates. All rights reserved.",
    "firstSentences" : "Document number: ARM DEN 0123 Release Quality: Issue Number: Confidentiality: Date of Issue: Alpha 0 Non-confidential 26/06/21 Platform Security Guide for A-Profile © Copyright Arm Limited 2019-2021.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2382,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Platform Security Guide for A-Profile",
      "uri" : "https://developer.arm.com/documentation/den0123/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/den0123/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/den0123/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0123/0000/en",
      "excerpt" : "Platform Security Guide for A-Profile This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Platform Security Guide for A-Profile This document is only available in a PDF version. Click Download to view. Platform Security Guide for A-Profile Platform security",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Platform Security Guide for A-Profile ",
        "document_number" : "den0123",
        "document_version" : "0000",
        "content_type" : "guide",
        "systopparent" : "5043670",
        "sysurihash" : "oDx069gyElpGXV0S",
        "urihash" : "oDx069gyElpGXV0S",
        "sysuri" : "https://developer.arm.com/documentation/den0123/0000/en",
        "systransactionid" : 861281,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1624665660000,
        "topparentid" : 5043670,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1625147579000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648718596000,
        "permanentid" : "07df3b5bb15423bef22a1a3bc51c591c43c39f0479bba8a006f2efd01d67",
        "syslanguage" : [ "English" ],
        "itemid" : "60ddc8bb0320e92fa40b5b94",
        "transactionid" : 861281,
        "title" : "Platform Security Guide for A-Profile ",
        "products" : [ "Platform security" ],
        "date" : 1648718596000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0123:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718596953300545,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 167,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0123/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718576342,
        "syssize" : 167,
        "sysdate" : 1648718596000,
        "haslayout" : "1",
        "topparent" : "5043670",
        "label_version" : "0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043670,
        "content_description" : "This document is one of a set of resources provided by Arm that can help organizations develop products that meet the security requirements of PSA Certified on Arm-based platforms.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718596000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0123/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0123/0000/?lang=en",
        "modified" : 1645021371000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718596953300545,
        "uri" : "https://developer.arm.com/documentation/den0123/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Platform Security Guide for A-Profile",
      "Uri" : "https://developer.arm.com/documentation/den0123/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0123/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0123/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0123/0000/en",
      "Excerpt" : "Platform Security Guide for A-Profile This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Platform Security Guide for A-Profile This document is only available in a PDF version. Click Download to view. Platform Security Guide for A-Profile Platform security"
    },
    "childResults" : [ {
      "title" : "Platform Security Guide for A-Profile",
      "uri" : "https://developer.arm.com/documentation/den0123/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/den0123/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/den0123/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0123/0000/en",
      "excerpt" : "Platform Security Guide for A-Profile This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Platform Security Guide for A-Profile This document is only available in a PDF version. Click Download to view. Platform Security Guide for A-Profile Platform security",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Platform Security Guide for A-Profile ",
        "document_number" : "den0123",
        "document_version" : "0000",
        "content_type" : "guide",
        "systopparent" : "5043670",
        "sysurihash" : "oDx069gyElpGXV0S",
        "urihash" : "oDx069gyElpGXV0S",
        "sysuri" : "https://developer.arm.com/documentation/den0123/0000/en",
        "systransactionid" : 861281,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1624665660000,
        "topparentid" : 5043670,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1625147579000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648718596000,
        "permanentid" : "07df3b5bb15423bef22a1a3bc51c591c43c39f0479bba8a006f2efd01d67",
        "syslanguage" : [ "English" ],
        "itemid" : "60ddc8bb0320e92fa40b5b94",
        "transactionid" : 861281,
        "title" : "Platform Security Guide for A-Profile ",
        "products" : [ "Platform security" ],
        "date" : 1648718596000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0123:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718596953300545,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 167,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0123/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718576342,
        "syssize" : 167,
        "sysdate" : 1648718596000,
        "haslayout" : "1",
        "topparent" : "5043670",
        "label_version" : "0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043670,
        "content_description" : "This document is one of a set of resources provided by Arm that can help organizations develop products that meet the security requirements of PSA Certified on Arm-based platforms.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718596000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0123/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0123/0000/?lang=en",
        "modified" : 1645021371000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718596953300545,
        "uri" : "https://developer.arm.com/documentation/den0123/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Platform Security Guide for A-Profile",
      "Uri" : "https://developer.arm.com/documentation/den0123/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0123/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0123/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0123/0000/en",
      "Excerpt" : "Platform Security Guide for A-Profile This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Platform Security Guide for A-Profile This document is only available in a PDF version. Click Download to view. Platform Security Guide for A-Profile Platform security"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Platform Security Guide for A-Profile ",
      "document_number" : "den0123",
      "document_version" : "0000",
      "content_type" : "guide",
      "systopparent" : "5043670",
      "sysauthor" : "Adrian Shaw",
      "sysurihash" : "ATXcRoMmnYiX4ifu",
      "urihash" : "ATXcRoMmnYiX4ifu",
      "sysuri" : "https://developer.arm.com/documentation/den0123/0000/en/pdf/DEN_0123_PSG-A_ALP-0.pdf",
      "systransactionid" : 861281,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1624665660000,
      "topparentid" : 5043670,
      "numberofpages" : 64,
      "sysconcepts" : "shared secrets ; identities ; recommendations ; Boot ROM ; Arm Limited ; filtering ; attackers ; lists the requirements ; configuration ; peripherals ; hardware ; security requirements ; arm ; intellectual property ; Licensee ; subsidiaries",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
      "attachmentparentid" : 5043670,
      "parentitem" : "60ddc8bb0320e92fa40b5b94",
      "concepts" : "shared secrets ; identities ; recommendations ; Boot ROM ; Arm Limited ; filtering ; attackers ; lists the requirements ; configuration ; peripherals ; hardware ; security requirements ; arm ; intellectual property ; Licensee ; subsidiaries",
      "documenttype" : "pdf",
      "isattachment" : "5043670",
      "sysindexeddate" : 1648718597000,
      "permanentid" : "c0a0e42d8c28e38c8cf6b0a909c922e61a2b2dc83bf1a63a2cb36ed1265c",
      "syslanguage" : [ "English" ],
      "itemid" : "60ddc8bb0320e92fa40b5b96",
      "transactionid" : 861281,
      "title" : "Platform Security Guide for A-Profile ",
      "date" : 1648718597000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0123:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718597726358240,
      "sysisattachment" : "5043670",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 5043670,
      "size" : 1173757,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60ddc8bb0320e92fa40b5b96",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718578075,
      "syssize" : 1173757,
      "sysdate" : 1648718597000,
      "topparent" : "5043670",
      "author" : "Adrian Shaw",
      "label_version" : "0",
      "systopparentid" : 5043670,
      "content_description" : "This document is one of a set of resources provided by Arm that can help organizations develop products that meet the security requirements of PSA Certified on Arm-based platforms.",
      "wordcount" : 2304,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718597000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60ddc8bb0320e92fa40b5b96",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718597726358240,
      "uri" : "https://developer.arm.com/documentation/den0123/0000/en/pdf/DEN_0123_PSG-A_ALP-0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Platform Security Guide for A-Profile",
    "Uri" : "https://developer.arm.com/documentation/den0123/0000/en/pdf/DEN_0123_PSG-A_ALP-0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0123/0000/en/pdf/DEN_0123_PSG-A_ALP-0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60ddc8bb0320e92fa40b5b96",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0123/0000/en/pdf/DEN_0123_PSG-A_ALP-0.pdf",
    "Excerpt" : "2.1.3 ... Authorization ... Power management operations ... Glitch resistance DEN 0123 ... 1.0 Alpha (issue 0) Copyright © 2019 - 2021 Arm Limited or its affiliates. All rights reserved.",
    "FirstSentences" : "Document number: ARM DEN 0123 Release Quality: Issue Number: Confidentiality: Date of Issue: Alpha 0 Non-confidential 26/06/21 Platform Security Guide for A-Profile © Copyright Arm Limited 2019-2021."
  }, {
    "title" : "CHI Protocol Bundle User Guide",
    "uri" : "https://developer.arm.com/documentation/dui0954/c/en/pdf/cycle_models_CHI_Protocol_Guide_v9_0_0_DUI0954C_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dui0954/c/en/pdf/cycle_models_CHI_Protocol_Guide_v9_0_0_DUI0954C_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed104c1ca06a95ce53f8869",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0954/c/en/pdf/cycle_models_CHI_Protocol_Guide_v9_0_0_DUI0954C_en.pdf",
    "excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... All rights reserved. ARM Limited. Company 02557590 registered in England. ... 3 ... 1 ... 2",
    "firstSentences" : "SoC Designer Plus Version 9.0.0 AMBA CHI Protocol Bundle User Guide Copyright© 2016 ARM Limited. All Rights Reserved ARM DUI 0954C Non-Confidential SoC Designer Plus AMBA CHI Protocol Bundle User ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2382,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CHI Protocol Bundle User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0954/c/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0954/c/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0954/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0954/c/en",
      "excerpt" : "CHI Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "CHI Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view. CHI Protocol Bundle User Guide CHI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CHI Protocol Bundle User Guide ",
        "document_number" : "dui0954",
        "document_version" : "c",
        "content_type" : "guide",
        "systopparent" : "3685029",
        "sysurihash" : "8mLozjuZjWe8KIða",
        "urihash" : "8mLozjuZjWe8KIða",
        "sysuri" : "https://developer.arm.com/documentation/dui0954/c/en",
        "systransactionid" : 861192,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1479430861000,
        "topparentid" : 3685029,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590756545000,
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648714318000,
        "permanentid" : "fc922059529889e54dfc1f4ff1b18e39188e87d23dfccf1b248f1bd0fd1c",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed104c1ca06a95ce53f8867",
        "transactionid" : 861192,
        "title" : "CHI Protocol Bundle User Guide ",
        "products" : [ "CHI" ],
        "date" : 1648714318000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0954:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714318510141769,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 139,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0954/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714314028,
        "syssize" : 139,
        "sysdate" : 1648714318000,
        "haslayout" : "1",
        "topparent" : "3685029",
        "label_version" : "9.0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3685029,
        "content_description" : "This is the user guide for the SoC Designer Plus AMBA CHI Protocol Bundle. This protocol bundle contains the SoC Designer Plus transaction port interface for the ARM AMBA CHI protocol.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|CHI" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714318000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0954/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0954/c/?lang=en",
        "modified" : 1642178712000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714318510141769,
        "uri" : "https://developer.arm.com/documentation/dui0954/c/en",
        "syscollection" : "default"
      },
      "Title" : "CHI Protocol Bundle User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0954/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0954/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0954/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0954/c/en",
      "Excerpt" : "CHI Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "CHI Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view. CHI Protocol Bundle User Guide CHI"
    },
    "childResults" : [ {
      "title" : "CHI Protocol Bundle User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0954/c/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0954/c/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0954/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0954/c/en",
      "excerpt" : "CHI Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "CHI Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view. CHI Protocol Bundle User Guide CHI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CHI Protocol Bundle User Guide ",
        "document_number" : "dui0954",
        "document_version" : "c",
        "content_type" : "guide",
        "systopparent" : "3685029",
        "sysurihash" : "8mLozjuZjWe8KIða",
        "urihash" : "8mLozjuZjWe8KIða",
        "sysuri" : "https://developer.arm.com/documentation/dui0954/c/en",
        "systransactionid" : 861192,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1479430861000,
        "topparentid" : 3685029,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590756545000,
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648714318000,
        "permanentid" : "fc922059529889e54dfc1f4ff1b18e39188e87d23dfccf1b248f1bd0fd1c",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed104c1ca06a95ce53f8867",
        "transactionid" : 861192,
        "title" : "CHI Protocol Bundle User Guide ",
        "products" : [ "CHI" ],
        "date" : 1648714318000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0954:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714318510141769,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 139,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0954/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714314028,
        "syssize" : 139,
        "sysdate" : 1648714318000,
        "haslayout" : "1",
        "topparent" : "3685029",
        "label_version" : "9.0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3685029,
        "content_description" : "This is the user guide for the SoC Designer Plus AMBA CHI Protocol Bundle. This protocol bundle contains the SoC Designer Plus transaction port interface for the ARM AMBA CHI protocol.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|CHI" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714318000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0954/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0954/c/?lang=en",
        "modified" : 1642178712000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714318510141769,
        "uri" : "https://developer.arm.com/documentation/dui0954/c/en",
        "syscollection" : "default"
      },
      "Title" : "CHI Protocol Bundle User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0954/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0954/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0954/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0954/c/en",
      "Excerpt" : "CHI Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "CHI Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view. CHI Protocol Bundle User Guide CHI"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CHI Protocol Bundle User Guide ",
      "document_number" : "dui0954",
      "document_version" : "c",
      "content_type" : "guide",
      "systopparent" : "3685029",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "7xvmly82a4AnJYOD",
      "urihash" : "7xvmly82a4AnJYOD",
      "sysuri" : "https://developer.arm.com/documentation/dui0954/c/en/pdf/cycle_models_CHI_Protocol_Guide_v9_0_0_DUI0954C_en.pdf",
      "keywords" : "CHI, Protocol Bundle,",
      "systransactionid" : 861192,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1479430861000,
      "topparentid" : 3685029,
      "numberofpages" : 21,
      "sysconcepts" : "breakpoints ; connection ; signals ; SoC Designer ; arm ; ports ; waveform window ; data bus ; written agreement ; interfaces ; transactions ; provisions ; right-clicking ; checkboxes ; visibility ; channels",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231" ],
      "attachmentparentid" : 3685029,
      "parentitem" : "5ed104c1ca06a95ce53f8867",
      "concepts" : "breakpoints ; connection ; signals ; SoC Designer ; arm ; ports ; waveform window ; data bus ; written agreement ; interfaces ; transactions ; provisions ; right-clicking ; checkboxes ; visibility ; channels",
      "documenttype" : "pdf",
      "isattachment" : "3685029",
      "sysindexeddate" : 1648714318000,
      "permanentid" : "5522a0195572380760191e3a9666c4e1a202e355b579f376f67c0f91ebd6",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed104c1ca06a95ce53f8869",
      "transactionid" : 861192,
      "title" : "CHI Protocol Bundle User Guide ",
      "subject" : "AMBA CHI Protocol Bundle User Guide",
      "date" : 1648714318000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0954:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714318857347800,
      "sysisattachment" : "3685029",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 3685029,
      "size" : 555422,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed104c1ca06a95ce53f8869",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714315342,
      "syssubject" : "AMBA CHI Protocol Bundle User Guide",
      "syssize" : 555422,
      "sysdate" : 1648714318000,
      "topparent" : "3685029",
      "author" : "ARM Limited",
      "label_version" : "9.0.0",
      "systopparentid" : 3685029,
      "content_description" : "This is the user guide for the SoC Designer Plus AMBA CHI Protocol Bundle. This protocol bundle contains the SoC Designer Plus transaction port interface for the ARM AMBA CHI protocol.",
      "wordcount" : 898,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|CHI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714318000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed104c1ca06a95ce53f8869",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714318857347800,
      "uri" : "https://developer.arm.com/documentation/dui0954/c/en/pdf/cycle_models_CHI_Protocol_Guide_v9_0_0_DUI0954C_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "CHI Protocol Bundle User Guide",
    "Uri" : "https://developer.arm.com/documentation/dui0954/c/en/pdf/cycle_models_CHI_Protocol_Guide_v9_0_0_DUI0954C_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0954/c/en/pdf/cycle_models_CHI_Protocol_Guide_v9_0_0_DUI0954C_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed104c1ca06a95ce53f8869",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0954/c/en/pdf/cycle_models_CHI_Protocol_Guide_v9_0_0_DUI0954C_en.pdf",
    "Excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... All rights reserved. ARM Limited. Company 02557590 registered in England. ... 3 ... 1 ... 2",
    "FirstSentences" : "SoC Designer Plus Version 9.0.0 AMBA CHI Protocol Bundle User Guide Copyright© 2016 ARM Limited. All Rights Reserved ARM DUI 0954C Non-Confidential SoC Designer Plus AMBA CHI Protocol Bundle User ..."
  }, {
    "title" : "Deploy the optimized models",
    "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Deploy-the-optimized-models",
    "printableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Deploy-the-optimized-models",
    "clickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/Deploy-the-optimized-models?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en/Deploy-the-optimized-models",
    "excerpt" : "Deploy the optimized models The exact deployment method depends on your platform. Use the links in the table to access resources for deploying on your platform: Platform Deployment method ...",
    "firstSentences" : "Deploy the optimized models The exact deployment method depends on your platform. Use the links in the table to access resources for deploying on your platform: Platform Deployment method Android ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2382,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Optimizing neural networks for mobile and embedded devices with TensorFlow",
      "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
      "printableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
      "clickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en",
      "excerpt" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and ...",
      "firstSentences" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and CNTK on a ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Optimizing neural networks for mobile and embedded devices with TensorFlow ",
        "document_number" : "ecm0744361",
        "document_version" : "ab",
        "content_type" : "guide",
        "systopparent" : "4706185",
        "sysurihash" : "4QiY2vsv3deJBwJH",
        "urihash" : "4QiY2vsv3deJBwJH",
        "sysuri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1591629337000,
        "topparentid" : 4706185,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627996912000,
        "sysconcepts" : "neural network ; TensorFlow ; deployment ; output nodes ; chosen platform ; pretrained ResNet ; walkthrough looks ; operating system ; embedded device",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
        "concepts" : "neural network ; TensorFlow ; deployment ; output nodes ; chosen platform ; pretrained ResNet ; walkthrough looks ; operating system ; embedded device",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721069000,
        "permanentid" : "f2ff20cbd19f21ad1358da5119da19ba6e1ffb5ab76739c4bc30ca063e74",
        "syslanguage" : [ "English" ],
        "itemid" : "610942f03d73a34b640e327a",
        "transactionid" : 861330,
        "title" : "Optimizing neural networks for mobile and embedded devices with TensorFlow ",
        "products" : [ "Machine Learning" ],
        "date" : 1648721069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ecm0744361:ab:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721069028196395,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1313,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721043950,
        "syssize" : 1313,
        "sysdate" : 1648721069000,
        "haslayout" : "1",
        "topparent" : "4706185",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4706185,
        "content_description" : "This tutorial shows you how to optimize a trained neural network model with TensorFlow for deployment on Android, Linux, and iOS, using a pretrained ResNet-50 model.",
        "wordcount" : 121,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ecm0744361/ab/?lang=en",
        "modified" : 1627996912000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721069028196395,
        "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "syscollection" : "default"
      },
      "Title" : "Optimizing neural networks for mobile and embedded devices with TensorFlow",
      "Uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
      "ClickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en",
      "Excerpt" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and ...",
      "FirstSentences" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and CNTK on a ..."
    },
    "childResults" : [ {
      "title" : "Determine the names of input and output nodes",
      "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Determine-the-names-of-input-and-output-nodes",
      "printableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Determine-the-names-of-input-and-output-nodes",
      "clickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/Determine-the-names-of-input-and-output-nodes?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en/Determine-the-names-of-input-and-output-nodes",
      "excerpt" : "A .pb file is an acceptable target. ... If it is collapsed under a single node, as shown in this image, use the expand control until you get to the ... input and output nodes Machine Learning",
      "firstSentences" : "Determine the names of input and output nodes Skip this step if you can determine the names of the input and output nodes from the provider of your model or the training code. However, this step ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Optimizing neural networks for mobile and embedded devices with TensorFlow",
        "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "printableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "clickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en",
        "excerpt" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and ...",
        "firstSentences" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and CNTK on a ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Optimizing neural networks for mobile and embedded devices with TensorFlow ",
          "document_number" : "ecm0744361",
          "document_version" : "ab",
          "content_type" : "guide",
          "systopparent" : "4706185",
          "sysurihash" : "4QiY2vsv3deJBwJH",
          "urihash" : "4QiY2vsv3deJBwJH",
          "sysuri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
          "systransactionid" : 861330,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1591629337000,
          "topparentid" : 4706185,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627996912000,
          "sysconcepts" : "neural network ; TensorFlow ; deployment ; output nodes ; chosen platform ; pretrained ResNet ; walkthrough looks ; operating system ; embedded device",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
          "concepts" : "neural network ; TensorFlow ; deployment ; output nodes ; chosen platform ; pretrained ResNet ; walkthrough looks ; operating system ; embedded device",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721069000,
          "permanentid" : "f2ff20cbd19f21ad1358da5119da19ba6e1ffb5ab76739c4bc30ca063e74",
          "syslanguage" : [ "English" ],
          "itemid" : "610942f03d73a34b640e327a",
          "transactionid" : 861330,
          "title" : "Optimizing neural networks for mobile and embedded devices with TensorFlow ",
          "products" : [ "Machine Learning" ],
          "date" : 1648721069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ecm0744361:ab:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721069028196395,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1313,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721043950,
          "syssize" : 1313,
          "sysdate" : 1648721069000,
          "haslayout" : "1",
          "topparent" : "4706185",
          "label_version" : "1.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4706185,
          "content_description" : "This tutorial shows you how to optimize a trained neural network model with TensorFlow for deployment on Android, Linux, and iOS, using a pretrained ResNet-50 model.",
          "wordcount" : 121,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ecm0744361/ab/?lang=en",
          "modified" : 1627996912000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721069028196395,
          "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
          "syscollection" : "default"
        },
        "Title" : "Optimizing neural networks for mobile and embedded devices with TensorFlow",
        "Uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "ClickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en",
        "Excerpt" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and ...",
        "FirstSentences" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and CNTK on a ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Determine the names of input and output nodes ",
        "document_number" : "ecm0744361",
        "document_version" : "ab",
        "content_type" : "guide",
        "systopparent" : "4706185",
        "sysurihash" : "sIpPYEwGQrck30Ri",
        "urihash" : "sIpPYEwGQrck30Ri",
        "sysuri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Determine-the-names-of-input-and-output-nodes",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1591629337000,
        "topparentid" : 4706185,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627996912000,
        "sysconcepts" : "output nodes ; graphs ; tensorboard ; network ; resnet ; predictions ; v2 ; shows ; import namespace ; acceptable target ; training code ; debugging ; localhost ; confusion",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
        "attachmentparentid" : 4706185,
        "parentitem" : "610942f03d73a34b640e327a",
        "concepts" : "output nodes ; graphs ; tensorboard ; network ; resnet ; predictions ; v2 ; shows ; import namespace ; acceptable target ; training code ; debugging ; localhost ; confusion",
        "documenttype" : "html",
        "isattachment" : "4706185",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721078000,
        "permanentid" : "20fd258861a32f20ad4f09224e5535ad9cd5a9b54916d1a2e147a1ce92ae",
        "syslanguage" : [ "English" ],
        "itemid" : "610942f03d73a34b640e327d",
        "transactionid" : 861330,
        "title" : "Determine the names of input and output nodes ",
        "products" : [ "Machine Learning" ],
        "date" : 1648721078000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ecm0744361:ab:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721078569369717,
        "sysisattachment" : "4706185",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4706185,
        "size" : 3345,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/Determine-the-names-of-input-and-output-nodes?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721043950,
        "syssize" : 3345,
        "sysdate" : 1648721078000,
        "haslayout" : "1",
        "topparent" : "4706185",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4706185,
        "content_description" : "This tutorial shows you how to optimize a trained neural network model with TensorFlow for deployment on Android, Linux, and iOS, using a pretrained ResNet-50 model.",
        "wordcount" : 235,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721078000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/Determine-the-names-of-input-and-output-nodes?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ecm0744361/ab/Determine-the-names-of-input-and-output-nodes?lang=en",
        "modified" : 1627996912000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721078569369717,
        "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Determine-the-names-of-input-and-output-nodes",
        "syscollection" : "default"
      },
      "Title" : "Determine the names of input and output nodes",
      "Uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Determine-the-names-of-input-and-output-nodes",
      "PrintableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Determine-the-names-of-input-and-output-nodes",
      "ClickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/Determine-the-names-of-input-and-output-nodes?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en/Determine-the-names-of-input-and-output-nodes",
      "Excerpt" : "A .pb file is an acceptable target. ... If it is collapsed under a single node, as shown in this image, use the expand control until you get to the ... input and output nodes Machine Learning",
      "FirstSentences" : "Determine the names of input and output nodes Skip this step if you can determine the names of the input and output nodes from the provider of your model or the training code. However, this step ..."
    }, {
      "title" : "Next steps",
      "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Next-steps",
      "printableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Next-steps",
      "clickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/Next-steps?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en/Next-steps",
      "excerpt" : "Next steps This guide demonstrates how to use TensorFlow Graph Transform Tool to optimize a frozen TF graph ... There are different types of optimizations. ... Next steps Machine Learning",
      "firstSentences" : "Next steps This guide demonstrates how to use TensorFlow Graph Transform Tool to optimize a frozen TF graph before deploying it in production. There are different types of optimizations. One is to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Optimizing neural networks for mobile and embedded devices with TensorFlow",
        "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "printableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "clickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en",
        "excerpt" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and ...",
        "firstSentences" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and CNTK on a ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Optimizing neural networks for mobile and embedded devices with TensorFlow ",
          "document_number" : "ecm0744361",
          "document_version" : "ab",
          "content_type" : "guide",
          "systopparent" : "4706185",
          "sysurihash" : "4QiY2vsv3deJBwJH",
          "urihash" : "4QiY2vsv3deJBwJH",
          "sysuri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
          "systransactionid" : 861330,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1591629337000,
          "topparentid" : 4706185,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627996912000,
          "sysconcepts" : "neural network ; TensorFlow ; deployment ; output nodes ; chosen platform ; pretrained ResNet ; walkthrough looks ; operating system ; embedded device",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
          "concepts" : "neural network ; TensorFlow ; deployment ; output nodes ; chosen platform ; pretrained ResNet ; walkthrough looks ; operating system ; embedded device",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721069000,
          "permanentid" : "f2ff20cbd19f21ad1358da5119da19ba6e1ffb5ab76739c4bc30ca063e74",
          "syslanguage" : [ "English" ],
          "itemid" : "610942f03d73a34b640e327a",
          "transactionid" : 861330,
          "title" : "Optimizing neural networks for mobile and embedded devices with TensorFlow ",
          "products" : [ "Machine Learning" ],
          "date" : 1648721069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ecm0744361:ab:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721069028196395,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1313,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721043950,
          "syssize" : 1313,
          "sysdate" : 1648721069000,
          "haslayout" : "1",
          "topparent" : "4706185",
          "label_version" : "1.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4706185,
          "content_description" : "This tutorial shows you how to optimize a trained neural network model with TensorFlow for deployment on Android, Linux, and iOS, using a pretrained ResNet-50 model.",
          "wordcount" : 121,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ecm0744361/ab/?lang=en",
          "modified" : 1627996912000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721069028196395,
          "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
          "syscollection" : "default"
        },
        "Title" : "Optimizing neural networks for mobile and embedded devices with TensorFlow",
        "Uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "ClickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en",
        "Excerpt" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and ...",
        "FirstSentences" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and CNTK on a ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Next steps ",
        "document_number" : "ecm0744361",
        "document_version" : "ab",
        "content_type" : "guide",
        "systopparent" : "4706185",
        "sysurihash" : "MhNtxvIXiGwsaRgA",
        "urihash" : "MhNtxvIXiGwsaRgA",
        "sysuri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Next-steps",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1591629337000,
        "topparentid" : 4706185,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627996912000,
        "sysconcepts" : "TensorFlow Graph ; optimizations ; framework ; precisions ; own modifications ; training-only features ; batch normalization ; embedded device ; accuracy loss",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
        "attachmentparentid" : 4706185,
        "parentitem" : "610942f03d73a34b640e327a",
        "concepts" : "TensorFlow Graph ; optimizations ; framework ; precisions ; own modifications ; training-only features ; batch normalization ; embedded device ; accuracy loss",
        "documenttype" : "html",
        "isattachment" : "4706185",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721076000,
        "permanentid" : "9aa45a206e99cd8240e4cce06abe756771a7025fffa78b95ddd0e6b78160",
        "syslanguage" : [ "English" ],
        "itemid" : "610942f03d73a34b640e3283",
        "transactionid" : 861330,
        "title" : "Next steps ",
        "products" : [ "Machine Learning" ],
        "date" : 1648721076000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ecm0744361:ab:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721076385062817,
        "sysisattachment" : "4706185",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4706185,
        "size" : 703,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/Next-steps?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721043950,
        "syssize" : 703,
        "sysdate" : 1648721076000,
        "haslayout" : "1",
        "topparent" : "4706185",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4706185,
        "content_description" : "This tutorial shows you how to optimize a trained neural network model with TensorFlow for deployment on Android, Linux, and iOS, using a pretrained ResNet-50 model.",
        "wordcount" : 78,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721076000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/Next-steps?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ecm0744361/ab/Next-steps?lang=en",
        "modified" : 1627996912000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721076385062817,
        "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Next-steps",
        "syscollection" : "default"
      },
      "Title" : "Next steps",
      "Uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Next-steps",
      "PrintableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Next-steps",
      "ClickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/Next-steps?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en/Next-steps",
      "Excerpt" : "Next steps This guide demonstrates how to use TensorFlow Graph Transform Tool to optimize a frozen TF graph ... There are different types of optimizations. ... Next steps Machine Learning",
      "FirstSentences" : "Next steps This guide demonstrates how to use TensorFlow Graph Transform Tool to optimize a frozen TF graph before deploying it in production. There are different types of optimizations. One is to ..."
    }, {
      "title" : "Related information",
      "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Related-information",
      "printableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Related-information",
      "clickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/Related-information?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en/Related-information",
      "excerpt" : "Related information Here are some resources related to material in this guide: Graph Transform Tool Machine Learning on Arm TensorFlow Model Optimization toolkit Related information Machine ...",
      "firstSentences" : "Related information Here are some resources related to material in this guide: Graph Transform Tool Machine Learning on Arm TensorFlow Model Optimization toolkit Related information Machine Learning",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Optimizing neural networks for mobile and embedded devices with TensorFlow",
        "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "printableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "clickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en",
        "excerpt" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and ...",
        "firstSentences" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and CNTK on a ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Optimizing neural networks for mobile and embedded devices with TensorFlow ",
          "document_number" : "ecm0744361",
          "document_version" : "ab",
          "content_type" : "guide",
          "systopparent" : "4706185",
          "sysurihash" : "4QiY2vsv3deJBwJH",
          "urihash" : "4QiY2vsv3deJBwJH",
          "sysuri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
          "systransactionid" : 861330,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1591629337000,
          "topparentid" : 4706185,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627996912000,
          "sysconcepts" : "neural network ; TensorFlow ; deployment ; output nodes ; chosen platform ; pretrained ResNet ; walkthrough looks ; operating system ; embedded device",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
          "concepts" : "neural network ; TensorFlow ; deployment ; output nodes ; chosen platform ; pretrained ResNet ; walkthrough looks ; operating system ; embedded device",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721069000,
          "permanentid" : "f2ff20cbd19f21ad1358da5119da19ba6e1ffb5ab76739c4bc30ca063e74",
          "syslanguage" : [ "English" ],
          "itemid" : "610942f03d73a34b640e327a",
          "transactionid" : 861330,
          "title" : "Optimizing neural networks for mobile and embedded devices with TensorFlow ",
          "products" : [ "Machine Learning" ],
          "date" : 1648721069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ecm0744361:ab:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721069028196395,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1313,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721043950,
          "syssize" : 1313,
          "sysdate" : 1648721069000,
          "haslayout" : "1",
          "topparent" : "4706185",
          "label_version" : "1.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4706185,
          "content_description" : "This tutorial shows you how to optimize a trained neural network model with TensorFlow for deployment on Android, Linux, and iOS, using a pretrained ResNet-50 model.",
          "wordcount" : 121,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ecm0744361/ab/?lang=en",
          "modified" : 1627996912000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721069028196395,
          "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
          "syscollection" : "default"
        },
        "Title" : "Optimizing neural networks for mobile and embedded devices with TensorFlow",
        "Uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "ClickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en",
        "Excerpt" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and ...",
        "FirstSentences" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and CNTK on a ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Related information ",
        "document_number" : "ecm0744361",
        "document_version" : "ab",
        "content_type" : "guide",
        "systopparent" : "4706185",
        "sysurihash" : "w3aZD8aFpUoc3RjH",
        "urihash" : "w3aZD8aFpUoc3RjH",
        "sysuri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Related-information",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1591629337000,
        "topparentid" : 4706185,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627996912000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
        "attachmentparentid" : 4706185,
        "parentitem" : "610942f03d73a34b640e327a",
        "documenttype" : "html",
        "isattachment" : "4706185",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721075000,
        "permanentid" : "5e0437d7b15c905bc7f769b57d17659da71af85aecbbc7ab4861b8efe656",
        "syslanguage" : [ "English" ],
        "itemid" : "610942f03d73a34b640e3282",
        "transactionid" : 861330,
        "title" : "Related information ",
        "products" : [ "Machine Learning" ],
        "date" : 1648721075000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ecm0744361:ab:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721075286899031,
        "sysisattachment" : "4706185",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4706185,
        "size" : 198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/Related-information?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721043950,
        "syssize" : 198,
        "sysdate" : 1648721075000,
        "haslayout" : "1",
        "topparent" : "4706185",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4706185,
        "content_description" : "This tutorial shows you how to optimize a trained neural network model with TensorFlow for deployment on Android, Linux, and iOS, using a pretrained ResNet-50 model.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721075000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/Related-information?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ecm0744361/ab/Related-information?lang=en",
        "modified" : 1627996912000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721075286899031,
        "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Related-information",
        "syscollection" : "default"
      },
      "Title" : "Related information",
      "Uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Related-information",
      "PrintableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Related-information",
      "ClickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/Related-information?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en/Related-information",
      "Excerpt" : "Related information Here are some resources related to material in this guide: Graph Transform Tool Machine Learning on Arm TensorFlow Model Optimization toolkit Related information Machine ...",
      "FirstSentences" : "Related information Here are some resources related to material in this guide: Graph Transform Tool Machine Learning on Arm TensorFlow Model Optimization toolkit Related information Machine Learning"
    } ],
    "totalNumberOfChildResults" : 10,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Deploy the optimized models ",
      "document_number" : "ecm0744361",
      "document_version" : "ab",
      "content_type" : "guide",
      "systopparent" : "4706185",
      "sysurihash" : "zftgvñzoñlz2pIk4",
      "urihash" : "zftgvñzoñlz2pIk4",
      "sysuri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Deploy-the-optimized-models",
      "systransactionid" : 861330,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1591629337000,
      "topparentid" : 4706185,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1627996912000,
      "sysconcepts" : "deployment method ; interface ; TensorFlow ; platform ; iOS ; Machine Learning ; CoreML converter ; access resources",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
      "attachmentparentid" : 4706185,
      "parentitem" : "610942f03d73a34b640e327a",
      "concepts" : "deployment method ; interface ; TensorFlow ; platform ; iOS ; Machine Learning ; CoreML converter ; access resources",
      "documenttype" : "html",
      "isattachment" : "4706185",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648721078000,
      "permanentid" : "9e51a83e10a7d975fd0a99d5b932b6f90c5dbcf704a7b674c7c52cac92a4",
      "syslanguage" : [ "English" ],
      "itemid" : "610942f03d73a34b640e3281",
      "transactionid" : 861330,
      "title" : "Deploy the optimized models ",
      "products" : [ "Machine Learning" ],
      "date" : 1648721078000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ecm0744361:ab:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648721078671859514,
      "sysisattachment" : "4706185",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4706185,
      "size" : 365,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/Deploy-the-optimized-models?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648721043950,
      "syssize" : 365,
      "sysdate" : 1648721078000,
      "haslayout" : "1",
      "topparent" : "4706185",
      "label_version" : "1.2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4706185,
      "content_description" : "This tutorial shows you how to optimize a trained neural network model with TensorFlow for deployment on Android, Linux, and iOS, using a pretrained ResNet-50 model.",
      "wordcount" : 35,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648721078000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/Deploy-the-optimized-models?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ecm0744361/ab/Deploy-the-optimized-models?lang=en",
      "modified" : 1627996912000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648721078671859514,
      "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Deploy-the-optimized-models",
      "syscollection" : "default"
    },
    "Title" : "Deploy the optimized models",
    "Uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Deploy-the-optimized-models",
    "PrintableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Deploy-the-optimized-models",
    "ClickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/Deploy-the-optimized-models?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en/Deploy-the-optimized-models",
    "Excerpt" : "Deploy the optimized models The exact deployment method depends on your platform. Use the links in the table to access resources for deploying on your platform: Platform Deployment method ...",
    "FirstSentences" : "Deploy the optimized models The exact deployment method depends on your platform. Use the links in the table to access resources for deploying on your platform: Platform Deployment method Android ..."
  }, {
    "title" : "Configuring Trace Capture",
    "uri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture",
    "printableUri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture",
    "clickUri" : "https://developer.arm.com/documentation/dui0118/c/configuring-trace-capture?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture",
    "excerpt" : "Chapter 5. Configuring Trace Capture This chapter describes the Configure capture dialog box. This allows you to set a wide variety of conditions that control the output of trace ...",
    "firstSentences" : "Chapter 5. Configuring Trace Capture This chapter describes the Configure capture dialog box. This allows you to set a wide variety of conditions that control the output of trace information. Note ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2382,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Trace Debug Tools User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0118/c/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0118/c/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en",
      "excerpt" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Trace Debug Tools User Guide ",
        "document_number" : "dui0118",
        "document_version" : "c",
        "content_type" : "guide",
        "systopparent" : "4996846",
        "sysurihash" : "Plx2ty2qud5KQcce",
        "urihash" : "Plx2ty2qud5KQcce",
        "sysuri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190734260000,
        "topparentid" : 4996846,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586873691000,
        "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721065000,
        "permanentid" : "8067cdac059e9a3d2363a256ed6fb844f16730c8e8d064b73749ce512f72",
        "syslanguage" : [ "English" ],
        "itemid" : "5e95c55b52c63314bb861382",
        "transactionid" : 861330,
        "title" : "Trace Debug Tools User Guide ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1648721065000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0118:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721065625923148,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1342,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721023263,
        "syssize" : 1342,
        "sysdate" : 1648721065000,
        "haslayout" : "1",
        "topparent" : "4996846",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4996846,
        "content_description" : "This book describes how to use the version 1.2 Trace Debug Tools (TDT) extension to the ARM Debugger Suite (ADS) version 1.2, especially the ARM eXtended Debugger (AXD). This book documents only TDT version 1.2. It does not describe the core AXD functionality or any other installed extensions.",
        "wordcount" : 113,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721065000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0118/c/?lang=en",
        "modified" : 1640099989000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721065625923148,
        "uri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "syscollection" : "default"
      },
      "Title" : "Trace Debug Tools User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0118/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0118/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en",
      "Excerpt" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    },
    "childResults" : [ {
      "title" : "The Configure ETM dialog box",
      "uri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-the-etm/the-configure-etm-dialog-box",
      "printableUri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-the-etm/the-configure-etm-dialog-box",
      "clickUri" : "https://developer.arm.com/documentation/dui0118/c/configuring-the-etm/the-configure-etm-dialog-box?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en/configuring-the-etm/the-configure-etm-dialog-box",
      "excerpt" : "Figure 4.1. ... Alternatively, the analyzer might only support certain set buffer sizes, and therefore ... When the number of bytes in the FIFO buffer is reduced to the number of bytes you set ...",
      "firstSentences" : "The Configure ETM dialog box You can use this dialog box to configure the ETM behavior. To access this dialog box, select Configure ETM from the Trace menu. The options configured in this dialog ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Trace Debug Tools User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en",
        "excerpt" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Trace Debug Tools User Guide ",
          "document_number" : "dui0118",
          "document_version" : "c",
          "content_type" : "guide",
          "systopparent" : "4996846",
          "sysurihash" : "Plx2ty2qud5KQcce",
          "urihash" : "Plx2ty2qud5KQcce",
          "sysuri" : "https://developer.arm.com/documentation/dui0118/c/en",
          "systransactionid" : 861330,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1190734260000,
          "topparentid" : 4996846,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586873691000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
          "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721065000,
          "permanentid" : "8067cdac059e9a3d2363a256ed6fb844f16730c8e8d064b73749ce512f72",
          "syslanguage" : [ "English" ],
          "itemid" : "5e95c55b52c63314bb861382",
          "transactionid" : 861330,
          "title" : "Trace Debug Tools User Guide ",
          "products" : [ "Debug Visibility and Trace" ],
          "date" : 1648721065000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0118:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721065625923148,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1342,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721023263,
          "syssize" : 1342,
          "sysdate" : 1648721065000,
          "haslayout" : "1",
          "topparent" : "4996846",
          "label_version" : "1.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4996846,
          "content_description" : "This book describes how to use the version 1.2 Trace Debug Tools (TDT) extension to the ARM Debugger Suite (ADS) version 1.2, especially the ARM eXtended Debugger (AXD). This book documents only TDT version 1.2. It does not describe the core AXD functionality or any other installed extensions.",
          "wordcount" : 113,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721065000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0118/c/?lang=en",
          "modified" : 1640099989000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721065625923148,
          "uri" : "https://developer.arm.com/documentation/dui0118/c/en",
          "syscollection" : "default"
        },
        "Title" : "Trace Debug Tools User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en",
        "Excerpt" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "The Configure ETM dialog box ",
        "document_number" : "dui0118",
        "document_version" : "c",
        "content_type" : "guide",
        "systopparent" : "4996846",
        "sysurihash" : "dnUaNcKbeDNBNñHf",
        "urihash" : "dnUaNcKbeDNBNñHf",
        "sysuri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-the-etm/the-configure-etm-dialog-box",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190734260000,
        "topparentid" : 4996846,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586873691000,
        "sysconcepts" : "trace capture ; ETM ; features ; configuration ; facilities ; dependent ; manufacturer ; FIFO buffer ; half-rate clocking ; cycle-accurate mode ; session file ; FIFOFULL logic ; instructions ; Index column ; discontinuities ; Load Multiple",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "attachmentparentid" : 4996846,
        "parentitem" : "5e95c55b52c63314bb861382",
        "concepts" : "trace capture ; ETM ; features ; configuration ; facilities ; dependent ; manufacturer ; FIFO buffer ; half-rate clocking ; cycle-accurate mode ; session file ; FIFOFULL logic ; instructions ; Index column ; discontinuities ; Load Multiple",
        "documenttype" : "html",
        "isattachment" : "4996846",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721065000,
        "permanentid" : "add0594de02dbeb3499fcd37ad061930aba5778c4e7936dcffa24d5fa9e4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e95c55c52c63314bb8613b7",
        "transactionid" : 861330,
        "title" : "The Configure ETM dialog box ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1648721065000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0118:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721065645456565,
        "sysisattachment" : "4996846",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4996846,
        "size" : 9868,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0118/c/configuring-the-etm/the-configure-etm-dialog-box?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721023263,
        "syssize" : 9868,
        "sysdate" : 1648721065000,
        "haslayout" : "1",
        "topparent" : "4996846",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4996846,
        "content_description" : "This book describes how to use the version 1.2 Trace Debug Tools (TDT) extension to the ARM Debugger Suite (ADS) version 1.2, especially the ARM eXtended Debugger (AXD). This book documents only TDT version 1.2. It does not describe the core AXD functionality or any other installed extensions.",
        "wordcount" : 417,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721065000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0118/c/configuring-the-etm/the-configure-etm-dialog-box?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0118/c/configuring-the-etm/the-configure-etm-dialog-box?lang=en",
        "modified" : 1640099989000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721065645456565,
        "uri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-the-etm/the-configure-etm-dialog-box",
        "syscollection" : "default"
      },
      "Title" : "The Configure ETM dialog box",
      "Uri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-the-etm/the-configure-etm-dialog-box",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-the-etm/the-configure-etm-dialog-box",
      "ClickUri" : "https://developer.arm.com/documentation/dui0118/c/configuring-the-etm/the-configure-etm-dialog-box?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en/configuring-the-etm/the-configure-etm-dialog-box",
      "Excerpt" : "Figure 4.1. ... Alternatively, the analyzer might only support certain set buffer sizes, and therefore ... When the number of bytes in the FIFO buffer is reduced to the number of bytes you set ...",
      "FirstSentences" : "The Configure ETM dialog box You can use this dialog box to configure the ETM behavior. To access this dialog box, select Configure ETM from the Trace menu. The options configured in this dialog ..."
    }, {
      "title" : "Trace Debug Tools User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0118/c/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0118/c/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en",
      "excerpt" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Trace Debug Tools User Guide ",
        "document_number" : "dui0118",
        "document_version" : "c",
        "content_type" : "guide",
        "systopparent" : "4996846",
        "sysurihash" : "Plx2ty2qud5KQcce",
        "urihash" : "Plx2ty2qud5KQcce",
        "sysuri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190734260000,
        "topparentid" : 4996846,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586873691000,
        "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721065000,
        "permanentid" : "8067cdac059e9a3d2363a256ed6fb844f16730c8e8d064b73749ce512f72",
        "syslanguage" : [ "English" ],
        "itemid" : "5e95c55b52c63314bb861382",
        "transactionid" : 861330,
        "title" : "Trace Debug Tools User Guide ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1648721065000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0118:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721065625923148,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1342,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721023263,
        "syssize" : 1342,
        "sysdate" : 1648721065000,
        "haslayout" : "1",
        "topparent" : "4996846",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4996846,
        "content_description" : "This book describes how to use the version 1.2 Trace Debug Tools (TDT) extension to the ARM Debugger Suite (ADS) version 1.2, especially the ARM eXtended Debugger (AXD). This book documents only TDT version 1.2. It does not describe the core AXD functionality or any other installed extensions.",
        "wordcount" : 113,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721065000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0118/c/?lang=en",
        "modified" : 1640099989000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721065625923148,
        "uri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "syscollection" : "default"
      },
      "Title" : "Trace Debug Tools User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0118/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0118/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en",
      "Excerpt" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    }, {
      "title" : "Start and stop points",
      "uri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture/defining-resources/start-and-stop-points",
      "printableUri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture/defining-resources/start-and-stop-points",
      "clickUri" : "https://developer.arm.com/documentation/dui0118/c/configuring-trace-capture/defining-resources/start-and-stop-points?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture/defining-resources/start-and-stop-points",
      "excerpt" : "The Trace Start Data Point dialog box is shown in Figure 5.17. ... Click Next. ... Click Finish in the Rule definition complete dialog box. ... Start and stop points Debug Visibility and Trace",
      "firstSentences" : "Start and stop points Start and stop points are used to switch on or switch off the Enable Tracing action. You do not have to match a stop point with every start point. For example, you can have ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Trace Debug Tools User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en",
        "excerpt" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Trace Debug Tools User Guide ",
          "document_number" : "dui0118",
          "document_version" : "c",
          "content_type" : "guide",
          "systopparent" : "4996846",
          "sysurihash" : "Plx2ty2qud5KQcce",
          "urihash" : "Plx2ty2qud5KQcce",
          "sysuri" : "https://developer.arm.com/documentation/dui0118/c/en",
          "systransactionid" : 861330,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1190734260000,
          "topparentid" : 4996846,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586873691000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
          "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721065000,
          "permanentid" : "8067cdac059e9a3d2363a256ed6fb844f16730c8e8d064b73749ce512f72",
          "syslanguage" : [ "English" ],
          "itemid" : "5e95c55b52c63314bb861382",
          "transactionid" : 861330,
          "title" : "Trace Debug Tools User Guide ",
          "products" : [ "Debug Visibility and Trace" ],
          "date" : 1648721065000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0118:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721065625923148,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1342,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721023263,
          "syssize" : 1342,
          "sysdate" : 1648721065000,
          "haslayout" : "1",
          "topparent" : "4996846",
          "label_version" : "1.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4996846,
          "content_description" : "This book describes how to use the version 1.2 Trace Debug Tools (TDT) extension to the ARM Debugger Suite (ADS) version 1.2, especially the ARM eXtended Debugger (AXD). This book documents only TDT version 1.2. It does not describe the core AXD functionality or any other installed extensions.",
          "wordcount" : 113,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721065000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0118/c/?lang=en",
          "modified" : 1640099989000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721065625923148,
          "uri" : "https://developer.arm.com/documentation/dui0118/c/en",
          "syscollection" : "default"
        },
        "Title" : "Trace Debug Tools User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en",
        "Excerpt" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Start and stop points ",
        "document_number" : "dui0118",
        "document_version" : "c",
        "content_type" : "guide",
        "systopparent" : "4996846",
        "sysurihash" : "dtBmñZhz276BnnJk",
        "urihash" : "dtBmñZhz276BnnJk",
        "sysuri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture/defining-resources/start-and-stop-points",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190734260000,
        "topparentid" : 4996846,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586873691000,
        "sysconcepts" : "stop points ; start ; instructions ; trace ; handler ; ETM ; second resource ; state machine ; memory location ; target processor",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "attachmentparentid" : 4996846,
        "parentitem" : "5e95c55b52c63314bb861382",
        "concepts" : "stop points ; start ; instructions ; trace ; handler ; ETM ; second resource ; state machine ; memory location ; target processor",
        "documenttype" : "html",
        "isattachment" : "4996846",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721065000,
        "permanentid" : "0c6f2364714b807b8269201381ceacfccb6ef5f2123faf82027f6e950d67",
        "syslanguage" : [ "English" ],
        "itemid" : "5e95c55c52c63314bb8613cc",
        "transactionid" : 861330,
        "title" : "Start and stop points ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1648721065000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0118:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721065552747862,
        "sysisattachment" : "4996846",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4996846,
        "size" : 3207,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0118/c/configuring-trace-capture/defining-resources/start-and-stop-points?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721023231,
        "syssize" : 3207,
        "sysdate" : 1648721065000,
        "haslayout" : "1",
        "topparent" : "4996846",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4996846,
        "content_description" : "This book describes how to use the version 1.2 Trace Debug Tools (TDT) extension to the ARM Debugger Suite (ADS) version 1.2, especially the ARM eXtended Debugger (AXD). This book documents only TDT version 1.2. It does not describe the core AXD functionality or any other installed extensions.",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721065000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0118/c/configuring-trace-capture/defining-resources/start-and-stop-points?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0118/c/configuring-trace-capture/defining-resources/start-and-stop-points?lang=en",
        "modified" : 1640099989000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721065552747862,
        "uri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture/defining-resources/start-and-stop-points",
        "syscollection" : "default"
      },
      "Title" : "Start and stop points",
      "Uri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture/defining-resources/start-and-stop-points",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture/defining-resources/start-and-stop-points",
      "ClickUri" : "https://developer.arm.com/documentation/dui0118/c/configuring-trace-capture/defining-resources/start-and-stop-points?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture/defining-resources/start-and-stop-points",
      "Excerpt" : "The Trace Start Data Point dialog box is shown in Figure 5.17. ... Click Next. ... Click Finish in the Rule definition complete dialog box. ... Start and stop points Debug Visibility and Trace",
      "FirstSentences" : "Start and stop points Start and stop points are used to switch on or switch off the Enable Tracing action. You do not have to match a stop point with every start point. For example, you can have ..."
    } ],
    "totalNumberOfChildResults" : 136,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Configuring Trace Capture ",
      "document_number" : "dui0118",
      "document_version" : "c",
      "content_type" : "guide",
      "systopparent" : "4996846",
      "sysurihash" : "4Y2gEa3JlaufVBIp",
      "urihash" : "4Y2gEa3JlaufVBIp",
      "sysuri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture",
      "systransactionid" : 861330,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1190734260000,
      "topparentid" : 4996846,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586873691000,
      "sysconcepts" : "capture ; trace ; Defining ; Using operators ; address ranges ; disabling",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "attachmentparentid" : 4996846,
      "parentitem" : "5e95c55b52c63314bb861382",
      "concepts" : "capture ; trace ; Defining ; Using operators ; address ranges ; disabling",
      "documenttype" : "html",
      "isattachment" : "4996846",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648721065000,
      "permanentid" : "5bba5616c450ae31532056b04952a3feb050639e6dff9e1311e14edcef3d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e95c55c52c63314bb8613b8",
      "transactionid" : 861330,
      "title" : "Configuring Trace Capture ",
      "products" : [ "Debug Visibility and Trace" ],
      "date" : 1648721065000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0118:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648721065849738470,
      "sysisattachment" : "4996846",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4996846,
      "size" : 675,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dui0118/c/configuring-trace-capture?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648721023263,
      "syssize" : 675,
      "sysdate" : 1648721065000,
      "haslayout" : "1",
      "topparent" : "4996846",
      "label_version" : "1.2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4996846,
      "content_description" : "This book describes how to use the version 1.2 Trace Debug Tools (TDT) extension to the ARM Debugger Suite (ADS) version 1.2, especially the ARM eXtended Debugger (AXD). This book documents only TDT version 1.2. It does not describe the core AXD functionality or any other installed extensions.",
      "wordcount" : 61,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648721065000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dui0118/c/configuring-trace-capture?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dui0118/c/configuring-trace-capture?lang=en",
      "modified" : 1640099989000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648721065849738470,
      "uri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture",
      "syscollection" : "default"
    },
    "Title" : "Configuring Trace Capture",
    "Uri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture",
    "ClickUri" : "https://developer.arm.com/documentation/dui0118/c/configuring-trace-capture?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture",
    "Excerpt" : "Chapter 5. Configuring Trace Capture This chapter describes the Configure capture dialog box. This allows you to set a wide variety of conditions that control the output of trace ...",
    "FirstSentences" : "Chapter 5. Configuring Trace Capture This chapter describes the Configure capture dialog box. This allows you to set a wide variety of conditions that control the output of trace information. Note ..."
  }, {
    "title" : "ARM Synchronization Primitives",
    "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
    "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
    "clickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
    "excerpt" : "Chapter 1. ARM Synchronization Primitives This article introduces the hardware synchronization ... It contains the following sections: Software synchronization Exclusive accesses Practical ...",
    "firstSentences" : "Chapter 1. ARM Synchronization Primitives This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2382,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Synchronization Primitives Development Article",
      "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
      "excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Synchronization Primitives Development Article ",
        "document_number" : "dht0008",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "4993548",
        "sysurihash" : "W8QNñB7Yiy9KJ54K",
        "urihash" : "W8QNñB7Yiy9KJ54K",
        "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "systransactionid" : 861190,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1250511231000,
        "topparentid" : 4993548,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586763172000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714203000,
        "permanentid" : "8b14f6c117d05f2458f7873ec4691f00494719b1aeeb38fcd90f2a18e38d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9415a4c8052b1608762840",
        "transactionid" : 861190,
        "title" : "ARM Synchronization Primitives Development Article ",
        "products" : [ "Armv6-M" ],
        "date" : 1648714203000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0008:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714203056406057,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1836,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714186436,
        "syssize" : 1836,
        "sysdate" : 1648714203000,
        "haslayout" : "1",
        "topparent" : "4993548",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993548,
        "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714203000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dht0008/a/?lang=en",
        "modified" : 1640083599000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714203056406057,
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Synchronization Primitives Development Article",
      "Uri" : "https://developer.arm.com/documentation/dht0008/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
      "Excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Use in multi-core systems",
      "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
      "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
      "clickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
      "excerpt" : "Use in multi-core systems The model for using Load-Exclusives and Store-Exclusives for synchronization is ... Systems with coherency management ARM MPCore multi-core processors contain a Snoop ...",
      "firstSentences" : "Use in multi-core systems The model for using Load-Exclusives and Store-Exclusives for synchronization is the same for single-core and multi-core systems, but in a multi-core system there are some ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Synchronization Primitives Development Article",
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
        "excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Synchronization Primitives Development Article ",
          "document_number" : "dht0008",
          "document_version" : "a",
          "content_type" : "guide",
          "systopparent" : "4993548",
          "sysurihash" : "W8QNñB7Yiy9KJ54K",
          "urihash" : "W8QNñB7Yiy9KJ54K",
          "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en",
          "systransactionid" : 861190,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1250511231000,
          "topparentid" : 4993548,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586763172000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714203000,
          "permanentid" : "8b14f6c117d05f2458f7873ec4691f00494719b1aeeb38fcd90f2a18e38d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9415a4c8052b1608762840",
          "transactionid" : 861190,
          "title" : "ARM Synchronization Primitives Development Article ",
          "products" : [ "Armv6-M" ],
          "date" : 1648714203000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dht0008:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714203056406057,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1836,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714186436,
          "syssize" : 1836,
          "sysdate" : 1648714203000,
          "haslayout" : "1",
          "topparent" : "4993548",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993548,
          "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714203000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dht0008/a/?lang=en",
          "modified" : 1640083599000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714203056406057,
          "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Synchronization Primitives Development Article",
        "Uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
        "Excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Use in multi-core systems ",
        "document_number" : "dht0008",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "4993548",
        "sysurihash" : "RHffFr9gqyThuUes",
        "urihash" : "RHffFr9gqyThuUes",
        "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
        "systransactionid" : 861191,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1250511231000,
        "topparentid" : 4993548,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586763172000,
        "sysconcepts" : "coherency management ; multi-core systems ; synchronization ; memory regions ; cores ; monitor ; caches ; SCU ; performance reasons ; Control Unit ; system-wide implications ; using Load-Exclusives ; Store-Exclusives",
        "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
        "attachmentparentid" : 4993548,
        "parentitem" : "5e9415a4c8052b1608762840",
        "concepts" : "coherency management ; multi-core systems ; synchronization ; memory regions ; cores ; monitor ; caches ; SCU ; performance reasons ; Control Unit ; system-wide implications ; using Load-Exclusives ; Store-Exclusives",
        "documenttype" : "html",
        "isattachment" : "4993548",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714236000,
        "permanentid" : "c6358fcc5fd5880859e698058d68da952e23beacb39148e74747bd61a687",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9415a4c8052b160876284d",
        "transactionid" : 861191,
        "title" : "Use in multi-core systems ",
        "products" : [ "Armv6-M" ],
        "date" : 1648714236000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0008:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714236825633957,
        "sysisattachment" : "4993548",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4993548,
        "size" : 1386,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714186436,
        "syssize" : 1386,
        "sysdate" : 1648714236000,
        "haslayout" : "1",
        "topparent" : "4993548",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993548,
        "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
        "wordcount" : 118,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714236000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dht0008/a/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems?lang=en",
        "modified" : 1640083599000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714236825633957,
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
        "syscollection" : "default"
      },
      "Title" : "Use in multi-core systems",
      "Uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
      "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
      "Excerpt" : "Use in multi-core systems The model for using Load-Exclusives and Store-Exclusives for synchronization is ... Systems with coherency management ARM MPCore multi-core processors contain a Snoop ...",
      "FirstSentences" : "Use in multi-core systems The model for using Load-Exclusives and Store-Exclusives for synchronization is the same for single-core and multi-core systems, but in a multi-core system there are some ..."
    }, {
      "title" : "Exclusive accesses",
      "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
      "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
      "clickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
      "excerpt" : "Exclusive accesses The ARMv6 architecture introduced Load Link and Store Conditional instructions in ... From ARMv6T2, these instructions are available in the ARM and Thumb instruction sets.",
      "firstSentences" : "Exclusive accesses The ARMv6 architecture introduced Load Link and Store Conditional instructions in the form of the Load-Exclusive and Store-Exclusive synchronization primitives, LDREX and STREX.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Synchronization Primitives Development Article",
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
        "excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Synchronization Primitives Development Article ",
          "document_number" : "dht0008",
          "document_version" : "a",
          "content_type" : "guide",
          "systopparent" : "4993548",
          "sysurihash" : "W8QNñB7Yiy9KJ54K",
          "urihash" : "W8QNñB7Yiy9KJ54K",
          "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en",
          "systransactionid" : 861190,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1250511231000,
          "topparentid" : 4993548,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586763172000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714203000,
          "permanentid" : "8b14f6c117d05f2458f7873ec4691f00494719b1aeeb38fcd90f2a18e38d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9415a4c8052b1608762840",
          "transactionid" : 861190,
          "title" : "ARM Synchronization Primitives Development Article ",
          "products" : [ "Armv6-M" ],
          "date" : 1648714203000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dht0008:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714203056406057,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1836,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714186436,
          "syssize" : 1836,
          "sysdate" : 1648714203000,
          "haslayout" : "1",
          "topparent" : "4993548",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993548,
          "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714203000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dht0008/a/?lang=en",
          "modified" : 1640083599000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714203056406057,
          "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Synchronization Primitives Development Article",
        "Uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
        "Excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Exclusive accesses ",
        "document_number" : "dht0008",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "4993548",
        "sysurihash" : "BX7iBñthgbdBAvvð",
        "urihash" : "BX7iBñthgbdBAvvð",
        "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
        "systransactionid" : 861191,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1250511231000,
        "topparentid" : 4993548,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586763172000,
        "sysconcepts" : "instructions ; scalable synchronization ; Store-Exclusive ; Load-Exclusive ; ARM ; ARMv6T2",
        "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
        "attachmentparentid" : 4993548,
        "parentitem" : "5e9415a4c8052b1608762840",
        "concepts" : "instructions ; scalable synchronization ; Store-Exclusive ; Load-Exclusive ; ARM ; ARMv6T2",
        "documenttype" : "html",
        "isattachment" : "4993548",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714236000,
        "permanentid" : "f187ccbac71b690fc75303a80c32e69a066145cb7f789cdc9227989ea60b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9415a4c8052b1608762849",
        "transactionid" : 861191,
        "title" : "Exclusive accesses ",
        "products" : [ "Armv6-M" ],
        "date" : 1648714236000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0008:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714236761798291,
        "sysisattachment" : "4993548",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4993548,
        "size" : 445,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714186436,
        "syssize" : 445,
        "sysdate" : 1648714236000,
        "haslayout" : "1",
        "topparent" : "4993548",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993548,
        "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714236000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dht0008/a/arm-synchronization-primitives/exclusive-accesses?lang=en",
        "modified" : 1640083599000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714236761798291,
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
        "syscollection" : "default"
      },
      "Title" : "Exclusive accesses",
      "Uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
      "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
      "Excerpt" : "Exclusive accesses The ARMv6 architecture introduced Load Link and Store Conditional instructions in ... From ARMv6T2, these instructions are available in the ARM and Thumb instruction sets.",
      "FirstSentences" : "Exclusive accesses The ARMv6 architecture introduced Load Link and Store Conditional instructions in the form of the Load-Exclusive and Store-Exclusive synchronization primitives, LDREX and STREX."
    }, {
      "title" : "Memory barriers",
      "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
      "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
      "clickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/memory-barriers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
      "excerpt" : "Memory barriers To ensure a consistent memory view, it is architecturally defined that software must ... Note The Data Memory Barrier existed before ARMv7 as a cp15 operation, but ARMv7 ...",
      "firstSentences" : "Memory barriers To ensure a consistent memory view, it is architecturally defined that software must perform a Data Memory Barrier (DMB) operation: between acquiring a resource, for example ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Synchronization Primitives Development Article",
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
        "excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Synchronization Primitives Development Article ",
          "document_number" : "dht0008",
          "document_version" : "a",
          "content_type" : "guide",
          "systopparent" : "4993548",
          "sysurihash" : "W8QNñB7Yiy9KJ54K",
          "urihash" : "W8QNñB7Yiy9KJ54K",
          "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en",
          "systransactionid" : 861190,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1250511231000,
          "topparentid" : 4993548,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586763172000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714203000,
          "permanentid" : "8b14f6c117d05f2458f7873ec4691f00494719b1aeeb38fcd90f2a18e38d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9415a4c8052b1608762840",
          "transactionid" : 861190,
          "title" : "ARM Synchronization Primitives Development Article ",
          "products" : [ "Armv6-M" ],
          "date" : 1648714203000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dht0008:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714203056406057,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1836,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714186436,
          "syssize" : 1836,
          "sysdate" : 1648714203000,
          "haslayout" : "1",
          "topparent" : "4993548",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993548,
          "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714203000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dht0008/a/?lang=en",
          "modified" : 1640083599000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714203056406057,
          "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Synchronization Primitives Development Article",
        "Uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
        "Excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Memory barriers ",
        "document_number" : "dht0008",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "4993548",
        "sysurihash" : "a97GebZfXVPg3WPn",
        "urihash" : "a97GebZfXVPg3WPn",
        "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
        "systransactionid" : 861191,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1250511231000,
        "topparentid" : 4993548,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586763172000,
        "sysconcepts" : "Memory barriers ; resource ; semaphore ; mutex ; incrementing ; decrementing",
        "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
        "attachmentparentid" : 4993548,
        "parentitem" : "5e9415a4c8052b1608762840",
        "concepts" : "Memory barriers ; resource ; semaphore ; mutex ; incrementing ; decrementing",
        "documenttype" : "html",
        "isattachment" : "4993548",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714236000,
        "permanentid" : "d7b260d1cfe62a0ce4318d374773a9e72874941daa14305c5881dbe3cfdc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9415a4c8052b160876284c",
        "transactionid" : 861191,
        "title" : "Memory barriers ",
        "products" : [ "Armv6-M" ],
        "date" : 1648714236000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0008:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714236728561391,
        "sysisattachment" : "4993548",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4993548,
        "size" : 530,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/memory-barriers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714186436,
        "syssize" : 530,
        "sysdate" : 1648714236000,
        "haslayout" : "1",
        "topparent" : "4993548",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993548,
        "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
        "wordcount" : 50,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714236000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/memory-barriers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dht0008/a/arm-synchronization-primitives/exclusive-accesses/memory-barriers?lang=en",
        "modified" : 1640083599000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714236728561391,
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
        "syscollection" : "default"
      },
      "Title" : "Memory barriers",
      "Uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
      "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/memory-barriers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
      "Excerpt" : "Memory barriers To ensure a consistent memory view, it is architecturally defined that software must ... Note The Data Memory Barrier existed before ARMv7 as a cp15 operation, but ARMv7 ...",
      "FirstSentences" : "Memory barriers To ensure a consistent memory view, it is architecturally defined that software must perform a Data Memory Barrier (DMB) operation: between acquiring a resource, for example ..."
    } ],
    "totalNumberOfChildResults" : 24,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM Synchronization Primitives ",
      "document_number" : "dht0008",
      "document_version" : "a",
      "content_type" : "guide",
      "systopparent" : "4993548",
      "sysurihash" : "5YLLDnBQsVPFñ6ðx",
      "urihash" : "5YLLDnBQsVPFñ6ðx",
      "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
      "systransactionid" : 861191,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1250511231000,
      "topparentid" : 4993548,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586763172000,
      "sysconcepts" : "synchronization primitives ; ARM ; system-level programmer",
      "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
      "attachmentparentid" : 4993548,
      "parentitem" : "5e9415a4c8052b1608762840",
      "concepts" : "synchronization primitives ; ARM ; system-level programmer",
      "documenttype" : "html",
      "isattachment" : "4993548",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648714236000,
      "permanentid" : "9811aa62c3d8d5978eaa2f69adde1ee3aa32bc0e77bac58d015553c0dc0f",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9415a4c8052b1608762842",
      "transactionid" : 861191,
      "title" : "ARM Synchronization Primitives ",
      "products" : [ "Armv6-M" ],
      "date" : 1648714236000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dht0008:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714236921786384,
      "sysisattachment" : "4993548",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4993548,
      "size" : 343,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714186436,
      "syssize" : 343,
      "sysdate" : 1648714236000,
      "haslayout" : "1",
      "topparent" : "4993548",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4993548,
      "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
      "wordcount" : 36,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714236000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dht0008/a/arm-synchronization-primitives?lang=en",
      "modified" : 1640083599000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714236921786384,
      "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
      "syscollection" : "default"
    },
    "Title" : "ARM Synchronization Primitives",
    "Uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
    "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
    "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
    "Excerpt" : "Chapter 1. ARM Synchronization Primitives This article introduces the hardware synchronization ... It contains the following sections: Software synchronization Exclusive accesses Practical ...",
    "FirstSentences" : "Chapter 1. ARM Synchronization Primitives This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer ..."
  }, {
    "title" : "ARMv8-M Power management",
    "uri" : "https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ef9ff27cafe527e86f55b47",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
    "excerpt" : "0100 ... 1.1 ... Contents ... ARMv8-M Power management ... 4 Sleep mode ... 5 Wait for interrupt ... 5 Wait for event ... 5 Sleep-on-exit ... 5 Wakeup from sleep mode ... 6 ... Page 3 of 7",
    "firstSentences" : "Power management we CARMvc8t -UM sPero Guirde onne Version 0.1 management Version 2.0 Page 1 of 7 Copyright © 2017 ARM Limited or its affiliates. All rights reserved. ARM 100737_0200_en Revision ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2382,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARMv8-M Power management",
      "uri" : "https://developer.arm.com/documentation/100737/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100737/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100737/0200/en",
      "excerpt" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view. ARMv8-M Power management Armv8-M",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARMv8-M Power management ",
        "document_number" : "100737",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "3706380",
        "sysurihash" : "zmNDq56dðL6J7eqD",
        "urihash" : "zmNDq56dðL6J7eqD",
        "sysuri" : "https://developer.arm.com/documentation/100737/0200/en",
        "systransactionid" : 861278,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1593441987000,
        "topparentid" : 3706380,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593442087000,
        "sysconcepts" : "Power management ; ARMv8",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "concepts" : "Power management ; ARMv8",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648718470000,
        "permanentid" : "49b36dfc1760b65bfddfbfd904d8fdcf24e243da10a752208471924b1583",
        "syslanguage" : [ "English" ],
        "itemid" : "5ef9ff27cafe527e86f55b45",
        "transactionid" : 861278,
        "title" : "ARMv8-M Power management ",
        "products" : [ "Armv8-M" ],
        "date" : 1648718470000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100737:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718470888210426,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 131,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718463208,
        "syssize" : 131,
        "sysdate" : 1648718470000,
        "haslayout" : "1",
        "topparent" : "3706380",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706380,
        "content_description" : "This guide describes the security recommendations and events controlled by the SLEEPDEEP bit of the System Control Register (SCR).",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718470000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100737/0200/?lang=en",
        "modified" : 1636389520000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718470888210426,
        "uri" : "https://developer.arm.com/documentation/100737/0200/en",
        "syscollection" : "default"
      },
      "Title" : "ARMv8-M Power management",
      "Uri" : "https://developer.arm.com/documentation/100737/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100737/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100737/0200/en",
      "Excerpt" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view. ARMv8-M Power management Armv8-M"
    },
    "childResults" : [ {
      "title" : "ARMv8-M Power management",
      "uri" : "https://developer.arm.com/documentation/100737/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100737/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100737/0200/en",
      "excerpt" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view. ARMv8-M Power management Armv8-M",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARMv8-M Power management ",
        "document_number" : "100737",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "3706380",
        "sysurihash" : "zmNDq56dðL6J7eqD",
        "urihash" : "zmNDq56dðL6J7eqD",
        "sysuri" : "https://developer.arm.com/documentation/100737/0200/en",
        "systransactionid" : 861278,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1593441987000,
        "topparentid" : 3706380,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593442087000,
        "sysconcepts" : "Power management ; ARMv8",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "concepts" : "Power management ; ARMv8",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648718470000,
        "permanentid" : "49b36dfc1760b65bfddfbfd904d8fdcf24e243da10a752208471924b1583",
        "syslanguage" : [ "English" ],
        "itemid" : "5ef9ff27cafe527e86f55b45",
        "transactionid" : 861278,
        "title" : "ARMv8-M Power management ",
        "products" : [ "Armv8-M" ],
        "date" : 1648718470000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100737:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718470888210426,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 131,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718463208,
        "syssize" : 131,
        "sysdate" : 1648718470000,
        "haslayout" : "1",
        "topparent" : "3706380",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706380,
        "content_description" : "This guide describes the security recommendations and events controlled by the SLEEPDEEP bit of the System Control Register (SCR).",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718470000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100737/0200/?lang=en",
        "modified" : 1636389520000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718470888210426,
        "uri" : "https://developer.arm.com/documentation/100737/0200/en",
        "syscollection" : "default"
      },
      "Title" : "ARMv8-M Power management",
      "Uri" : "https://developer.arm.com/documentation/100737/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100737/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100737/0200/en",
      "Excerpt" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view. ARMv8-M Power management Armv8-M"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARMv8-M Power management ",
      "document_number" : "100737",
      "document_version" : "0200",
      "content_type" : "guide",
      "systopparent" : "3706380",
      "sysauthor" : "Ian Fowler",
      "sysurihash" : "9t1sCnWOyB8Q6Yel",
      "urihash" : "9t1sCnWOyB8Q6Yel",
      "sysuri" : "https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
      "systransactionid" : 861279,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1593441987000,
      "topparentid" : 3706380,
      "numberofpages" : 7,
      "sysconcepts" : "ARM ; sleep mode ; power management ; external event ; clocks ; exception entry ; WFE instruction ; data corruption ; Secure state ; sufficient priority ; Phase Locked Loop ; peripherals ; protection",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "syscompany" : "Arm",
      "attachmentparentid" : 3706380,
      "parentitem" : "5ef9ff27cafe527e86f55b45",
      "concepts" : "ARM ; sleep mode ; power management ; external event ; clocks ; exception entry ; WFE instruction ; data corruption ; Secure state ; sufficient priority ; Phase Locked Loop ; peripherals ; protection",
      "documenttype" : "pdf",
      "isattachment" : "3706380",
      "sysindexeddate" : 1648718473000,
      "permanentid" : "d8d6f5680aa98a79a0459831be5543167b4a96354e395713fb3ac97d850c",
      "syslanguage" : [ "English" ],
      "itemid" : "5ef9ff27cafe527e86f55b47",
      "transactionid" : 861279,
      "title" : "ARMv8-M Power management ",
      "date" : 1648718471000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100737:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718471361706460,
      "sysisattachment" : "3706380",
      "navigationhierarchiescontenttype" : "Guide",
      "company" : "Arm",
      "sysattachmentparentid" : 3706380,
      "size" : 617210,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ef9ff27cafe527e86f55b47",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718464974,
      "syssize" : 617210,
      "sysdate" : 1648718471000,
      "topparent" : "3706380",
      "author" : "Ian Fowler",
      "label_version" : "2.0",
      "systopparentid" : 3706380,
      "content_description" : "This guide describes the security recommendations and events controlled by the SLEEPDEEP bit of the System Control Register (SCR).",
      "wordcount" : 519,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718473000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ef9ff27cafe527e86f55b47",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718471361706460,
      "uri" : "https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARMv8-M Power management",
    "Uri" : "https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ef9ff27cafe527e86f55b47",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
    "Excerpt" : "0100 ... 1.1 ... Contents ... ARMv8-M Power management ... 4 Sleep mode ... 5 Wait for interrupt ... 5 Wait for event ... 5 Sleep-on-exit ... 5 Wakeup from sleep mode ... 6 ... Page 3 of 7",
    "FirstSentences" : "Power management we CARMvc8t -UM sPero Guirde onne Version 0.1 management Version 2.0 Page 1 of 7 Copyright © 2017 ARM Limited or its affiliates. All rights reserved. ARM 100737_0200_en Revision ..."
  }, {
    "title" : "Related information",
    "uri" : "https://developer.arm.com/documentation/102295/0100/en/Related-information",
    "printableUri" : "https://developer.arm.com/documentation/102295/0100/en/Related-information",
    "clickUri" : "https://developer.arm.com/documentation/102295/0100/Related-information?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en/Related-information",
    "excerpt" : "Related information Here are some resources related to the material in this guide: Arm architecture and ... Arm M-profile architecture Getting started with Arm Microcontroller resources ...",
    "firstSentences" : "Related information Here are some resources related to the material in this guide: Arm architecture and reference manuals Arm Community - Ask development questions and find articles and blogs on ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2382,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Explore an MCU-friendly face recognition model",
      "uri" : "https://developer.arm.com/documentation/102295/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102295/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en",
      "excerpt" : "Overview This guide introduces some of the design considerations and best practices to consider when ... In recent years, facial recognition technology has become ubiquitous in daily life.",
      "firstSentences" : "Overview This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model. In recent years, facial ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Explore an MCU-friendly face recognition model ",
        "document_number" : "102295",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4709044",
        "sysurihash" : "f5aoqYNLR9zNk7lA",
        "urihash" : "f5aoqYNLR9zNk7lA",
        "sysuri" : "https://developer.arm.com/documentation/102295/0100/en",
        "systransactionid" : 861277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1605798937000,
        "topparentid" : 4709044,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627475192000,
        "sysconcepts" : "recognition models ; networks ; advances ; quantization ; latency ; cloud ; internet connections ; own problems ; performing inferences ; smartphone Automatically ; lives easier ; design considerations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
        "concepts" : "recognition models ; networks ; advances ; quantization ; latency ; cloud ; internet connections ; own problems ; performing inferences ; smartphone Automatically ; lives easier ; design considerations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718402000,
        "permanentid" : "62313a50b9c5a14019399036098044c8c7331c98ba852cb875047f1f2ddd",
        "syslanguage" : [ "English" ],
        "itemid" : "61014cf89ebe3a7dbd3a7d9c",
        "transactionid" : 861277,
        "title" : "Explore an MCU-friendly face recognition model ",
        "products" : [ "Machine Learning" ],
        "date" : 1648718402000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102295:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718402185162108,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1470,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718400544,
        "syssize" : 1470,
        "sysdate" : 1648718402000,
        "haslayout" : "1",
        "topparent" : "4709044",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4709044,
        "content_description" : "This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718402000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102295/0100/?lang=en",
        "modified" : 1627475192000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718402185162108,
        "uri" : "https://developer.arm.com/documentation/102295/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Explore an MCU-friendly face recognition model",
      "Uri" : "https://developer.arm.com/documentation/102295/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102295/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en",
      "Excerpt" : "Overview This guide introduces some of the design considerations and best practices to consider when ... In recent years, facial recognition technology has become ubiquitous in daily life.",
      "FirstSentences" : "Overview This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model. In recent years, facial ..."
    },
    "childResults" : [ {
      "title" : "Explore an MCU-friendly face recognition model",
      "uri" : "https://developer.arm.com/documentation/102295/0100/en/pdf/102295_0100_00_Building_MCU_friendly_face_recognition.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102295/0100/en/pdf/102295_0100_00_Building_MCU_friendly_face_recognition.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/61014cf89ebe3a7dbd3a7da5",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en/pdf/102295_0100_00_Building_MCU_friendly_face_recognition.pdf",
      "excerpt" : "Change ... Please follow Arm's trademark usage guidelines at http://www.arm.com/company/policies/ ... Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ.",
      "firstSentences" : "Explore an MCU-friendly face recognition model Issue 0100 Non-Confidential Copyright © 2020 Arm Limited (or its affiliates). All rights reserved. 102295_0100_00 Explore an MCU-friendly face ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Explore an MCU-friendly face recognition model",
        "uri" : "https://developer.arm.com/documentation/102295/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102295/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en",
        "excerpt" : "Overview This guide introduces some of the design considerations and best practices to consider when ... In recent years, facial recognition technology has become ubiquitous in daily life.",
        "firstSentences" : "Overview This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model. In recent years, facial ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Explore an MCU-friendly face recognition model ",
          "document_number" : "102295",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4709044",
          "sysurihash" : "f5aoqYNLR9zNk7lA",
          "urihash" : "f5aoqYNLR9zNk7lA",
          "sysuri" : "https://developer.arm.com/documentation/102295/0100/en",
          "systransactionid" : 861277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1605798937000,
          "topparentid" : 4709044,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627475192000,
          "sysconcepts" : "recognition models ; networks ; advances ; quantization ; latency ; cloud ; internet connections ; own problems ; performing inferences ; smartphone Automatically ; lives easier ; design considerations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
          "concepts" : "recognition models ; networks ; advances ; quantization ; latency ; cloud ; internet connections ; own problems ; performing inferences ; smartphone Automatically ; lives easier ; design considerations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718402000,
          "permanentid" : "62313a50b9c5a14019399036098044c8c7331c98ba852cb875047f1f2ddd",
          "syslanguage" : [ "English" ],
          "itemid" : "61014cf89ebe3a7dbd3a7d9c",
          "transactionid" : 861277,
          "title" : "Explore an MCU-friendly face recognition model ",
          "products" : [ "Machine Learning" ],
          "date" : 1648718402000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102295:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718402185162108,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1470,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718400544,
          "syssize" : 1470,
          "sysdate" : 1648718402000,
          "haslayout" : "1",
          "topparent" : "4709044",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4709044,
          "content_description" : "This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718402000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102295/0100/?lang=en",
          "modified" : 1627475192000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718402185162108,
          "uri" : "https://developer.arm.com/documentation/102295/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Explore an MCU-friendly face recognition model",
        "Uri" : "https://developer.arm.com/documentation/102295/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102295/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en",
        "Excerpt" : "Overview This guide introduces some of the design considerations and best practices to consider when ... In recent years, facial recognition technology has become ubiquitous in daily life.",
        "FirstSentences" : "Overview This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model. In recent years, facial ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Explore an MCU-friendly face recognition model ",
        "document_number" : "102295",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4709044",
        "sysauthor" : "Emily Blake",
        "sysurihash" : "LWfUWr2uINH8xhPR",
        "urihash" : "LWfUWr2uINH8xhPR",
        "sysuri" : "https://developer.arm.com/documentation/102295/0100/en/pdf/102295_0100_00_Building_MCU_friendly_face_recognition.pdf",
        "systransactionid" : 861277,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1605798937000,
        "topparentid" : 4709044,
        "numberofpages" : 15,
        "sysconcepts" : "feature vector ; facial fingerprints ; recognition models ; neural network ; arm ; input resolutions ; memory ; quantization ; inferences ; written agreement ; classification ; celebrities ; provisions ; fixed-point ; post-training quantization ; calibration dataset",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
        "syscompany" : "Arm Limited",
        "attachmentparentid" : 4709044,
        "parentitem" : "61014cf89ebe3a7dbd3a7d9c",
        "concepts" : "feature vector ; facial fingerprints ; recognition models ; neural network ; arm ; input resolutions ; memory ; quantization ; inferences ; written agreement ; classification ; celebrities ; provisions ; fixed-point ; post-training quantization ; calibration dataset",
        "documenttype" : "pdf",
        "isattachment" : "4709044",
        "sysindexeddate" : 1648718402000,
        "permanentid" : "77b77ac1094124653bc76bad171a41612e38a4f03e97c67f6de1a63c901f",
        "syslanguage" : [ "English" ],
        "itemid" : "61014cf89ebe3a7dbd3a7da5",
        "transactionid" : 861277,
        "title" : "Explore an MCU-friendly face recognition model ",
        "date" : 1648718402000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102295:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718402510025839,
        "sysisattachment" : "4709044",
        "navigationhierarchiescontenttype" : "Guide",
        "company" : "Arm Limited",
        "sysattachmentparentid" : 4709044,
        "size" : 419407,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/61014cf89ebe3a7dbd3a7da5",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718401850,
        "syssize" : 419407,
        "sysdate" : 1648718402000,
        "topparent" : "4709044",
        "author" : "Emily Blake",
        "label_version" : "1.0",
        "systopparentid" : 4709044,
        "content_description" : "This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model.",
        "wordcount" : 873,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718402000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/61014cf89ebe3a7dbd3a7da5",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718402510025839,
        "uri" : "https://developer.arm.com/documentation/102295/0100/en/pdf/102295_0100_00_Building_MCU_friendly_face_recognition.pdf",
        "syscollection" : "default"
      },
      "Title" : "Explore an MCU-friendly face recognition model",
      "Uri" : "https://developer.arm.com/documentation/102295/0100/en/pdf/102295_0100_00_Building_MCU_friendly_face_recognition.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102295/0100/en/pdf/102295_0100_00_Building_MCU_friendly_face_recognition.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/61014cf89ebe3a7dbd3a7da5",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en/pdf/102295_0100_00_Building_MCU_friendly_face_recognition.pdf",
      "Excerpt" : "Change ... Please follow Arm's trademark usage guidelines at http://www.arm.com/company/policies/ ... Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ.",
      "FirstSentences" : "Explore an MCU-friendly face recognition model Issue 0100 Non-Confidential Copyright © 2020 Arm Limited (or its affiliates). All rights reserved. 102295_0100_00 Explore an MCU-friendly face ..."
    }, {
      "title" : "What happens in an MCU face recognition model",
      "uri" : "https://developer.arm.com/documentation/102295/0100/en/What-happens-in-an-MCU-face-recognition-model",
      "printableUri" : "https://developer.arm.com/documentation/102295/0100/en/What-happens-in-an-MCU-face-recognition-model",
      "clickUri" : "https://developer.arm.com/documentation/102295/0100/What-happens-in-an-MCU-face-recognition-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en/What-happens-in-an-MCU-face-recognition-model",
      "excerpt" : "To get our model to produce good facial fingerprints, we train it on a classification task. ... What happens in an MCU face recognition model Machine Learning",
      "firstSentences" : "What happens in an MCU face recognition model In this section of the guide, we provide an explanation of what is happening in our facial recognition model. At the core of our model is a powerful ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Explore an MCU-friendly face recognition model",
        "uri" : "https://developer.arm.com/documentation/102295/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102295/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en",
        "excerpt" : "Overview This guide introduces some of the design considerations and best practices to consider when ... In recent years, facial recognition technology has become ubiquitous in daily life.",
        "firstSentences" : "Overview This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model. In recent years, facial ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Explore an MCU-friendly face recognition model ",
          "document_number" : "102295",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4709044",
          "sysurihash" : "f5aoqYNLR9zNk7lA",
          "urihash" : "f5aoqYNLR9zNk7lA",
          "sysuri" : "https://developer.arm.com/documentation/102295/0100/en",
          "systransactionid" : 861277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1605798937000,
          "topparentid" : 4709044,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627475192000,
          "sysconcepts" : "recognition models ; networks ; advances ; quantization ; latency ; cloud ; internet connections ; own problems ; performing inferences ; smartphone Automatically ; lives easier ; design considerations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
          "concepts" : "recognition models ; networks ; advances ; quantization ; latency ; cloud ; internet connections ; own problems ; performing inferences ; smartphone Automatically ; lives easier ; design considerations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718402000,
          "permanentid" : "62313a50b9c5a14019399036098044c8c7331c98ba852cb875047f1f2ddd",
          "syslanguage" : [ "English" ],
          "itemid" : "61014cf89ebe3a7dbd3a7d9c",
          "transactionid" : 861277,
          "title" : "Explore an MCU-friendly face recognition model ",
          "products" : [ "Machine Learning" ],
          "date" : 1648718402000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102295:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718402185162108,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1470,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718400544,
          "syssize" : 1470,
          "sysdate" : 1648718402000,
          "haslayout" : "1",
          "topparent" : "4709044",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4709044,
          "content_description" : "This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718402000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102295/0100/?lang=en",
          "modified" : 1627475192000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718402185162108,
          "uri" : "https://developer.arm.com/documentation/102295/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Explore an MCU-friendly face recognition model",
        "Uri" : "https://developer.arm.com/documentation/102295/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102295/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en",
        "Excerpt" : "Overview This guide introduces some of the design considerations and best practices to consider when ... In recent years, facial recognition technology has become ubiquitous in daily life.",
        "FirstSentences" : "Overview This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model. In recent years, facial ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "What happens in an MCU face recognition model ",
        "document_number" : "102295",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4709044",
        "sysurihash" : "KAsAYD43gC1STvbs",
        "urihash" : "KAsAYD43gC1STvbs",
        "sysuri" : "https://developer.arm.com/documentation/102295/0100/en/What-happens-in-an-MCU-face-recognition-model",
        "systransactionid" : 861277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1605798937000,
        "topparentid" : 4709044,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627475192000,
        "sysconcepts" : "facial fingerprints ; database ; Cortex ; network ; feature vector ; celebrities ; images ; classification layer ; microcontroller-based device ; powerful convolutional ; ethnicities ; explanation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
        "attachmentparentid" : 4709044,
        "parentitem" : "61014cf89ebe3a7dbd3a7d9c",
        "concepts" : "facial fingerprints ; database ; Cortex ; network ; feature vector ; celebrities ; images ; classification layer ; microcontroller-based device ; powerful convolutional ; ethnicities ; explanation",
        "documenttype" : "html",
        "isattachment" : "4709044",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718402000,
        "permanentid" : "edd2bbf060850c61f1239c78fe71001cbd17ab1d58ea0153cad96125cd04",
        "syslanguage" : [ "English" ],
        "itemid" : "61014cf89ebe3a7dbd3a7d9e",
        "transactionid" : 861277,
        "title" : "What happens in an MCU face recognition model ",
        "products" : [ "Machine Learning" ],
        "date" : 1648718402000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102295:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718402521369731,
        "sysisattachment" : "4709044",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4709044,
        "size" : 1971,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102295/0100/What-happens-in-an-MCU-face-recognition-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718400544,
        "syssize" : 1971,
        "sysdate" : 1648718402000,
        "haslayout" : "1",
        "topparent" : "4709044",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4709044,
        "content_description" : "This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718402000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102295/0100/What-happens-in-an-MCU-face-recognition-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102295/0100/What-happens-in-an-MCU-face-recognition-model?lang=en",
        "modified" : 1627475192000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718402521369731,
        "uri" : "https://developer.arm.com/documentation/102295/0100/en/What-happens-in-an-MCU-face-recognition-model",
        "syscollection" : "default"
      },
      "Title" : "What happens in an MCU face recognition model",
      "Uri" : "https://developer.arm.com/documentation/102295/0100/en/What-happens-in-an-MCU-face-recognition-model",
      "PrintableUri" : "https://developer.arm.com/documentation/102295/0100/en/What-happens-in-an-MCU-face-recognition-model",
      "ClickUri" : "https://developer.arm.com/documentation/102295/0100/What-happens-in-an-MCU-face-recognition-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en/What-happens-in-an-MCU-face-recognition-model",
      "Excerpt" : "To get our model to produce good facial fingerprints, we train it on a classification task. ... What happens in an MCU face recognition model Machine Learning",
      "FirstSentences" : "What happens in an MCU face recognition model In this section of the guide, we provide an explanation of what is happening in our facial recognition model. At the core of our model is a powerful ..."
    }, {
      "title" : "Next steps",
      "uri" : "https://developer.arm.com/documentation/102295/0100/en/Next-steps",
      "printableUri" : "https://developer.arm.com/documentation/102295/0100/en/Next-steps",
      "clickUri" : "https://developer.arm.com/documentation/102295/0100/Next-steps?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en/Next-steps",
      "excerpt" : "Next steps This guide shows you the best practices for building an MCU-friendly face recognition model. You can use this guide to help you build an MCU-friendly face recognition model.",
      "firstSentences" : "Next steps This guide shows you the best practices for building an MCU-friendly face recognition model. You can use this guide to help you build an MCU-friendly face recognition model. Arm ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2382,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Explore an MCU-friendly face recognition model",
        "uri" : "https://developer.arm.com/documentation/102295/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102295/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en",
        "excerpt" : "Overview This guide introduces some of the design considerations and best practices to consider when ... In recent years, facial recognition technology has become ubiquitous in daily life.",
        "firstSentences" : "Overview This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model. In recent years, facial ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Explore an MCU-friendly face recognition model ",
          "document_number" : "102295",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4709044",
          "sysurihash" : "f5aoqYNLR9zNk7lA",
          "urihash" : "f5aoqYNLR9zNk7lA",
          "sysuri" : "https://developer.arm.com/documentation/102295/0100/en",
          "systransactionid" : 861277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1605798937000,
          "topparentid" : 4709044,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627475192000,
          "sysconcepts" : "recognition models ; networks ; advances ; quantization ; latency ; cloud ; internet connections ; own problems ; performing inferences ; smartphone Automatically ; lives easier ; design considerations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
          "concepts" : "recognition models ; networks ; advances ; quantization ; latency ; cloud ; internet connections ; own problems ; performing inferences ; smartphone Automatically ; lives easier ; design considerations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718402000,
          "permanentid" : "62313a50b9c5a14019399036098044c8c7331c98ba852cb875047f1f2ddd",
          "syslanguage" : [ "English" ],
          "itemid" : "61014cf89ebe3a7dbd3a7d9c",
          "transactionid" : 861277,
          "title" : "Explore an MCU-friendly face recognition model ",
          "products" : [ "Machine Learning" ],
          "date" : 1648718402000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102295:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718402185162108,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1470,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718400544,
          "syssize" : 1470,
          "sysdate" : 1648718402000,
          "haslayout" : "1",
          "topparent" : "4709044",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4709044,
          "content_description" : "This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718402000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102295/0100/?lang=en",
          "modified" : 1627475192000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718402185162108,
          "uri" : "https://developer.arm.com/documentation/102295/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Explore an MCU-friendly face recognition model",
        "Uri" : "https://developer.arm.com/documentation/102295/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102295/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en",
        "Excerpt" : "Overview This guide introduces some of the design considerations and best practices to consider when ... In recent years, facial recognition technology has become ubiquitous in daily life.",
        "FirstSentences" : "Overview This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model. In recent years, facial ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Next steps ",
        "document_number" : "102295",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4709044",
        "sysurihash" : "uNzKRu6gcq64XjT2",
        "urihash" : "uNzKRu6gcq64XjT2",
        "sysuri" : "https://developer.arm.com/documentation/102295/0100/en/Next-steps",
        "systransactionid" : 861277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1605798937000,
        "topparentid" : 4709044,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627475192000,
        "sysconcepts" : "recognition model ; MCU-friendly face ; Arm Developer ; TensorFlow Lite ; Arm-based devices ; microcontrollers ; How-to ; practices",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
        "attachmentparentid" : 4709044,
        "parentitem" : "61014cf89ebe3a7dbd3a7d9c",
        "concepts" : "recognition model ; MCU-friendly face ; Arm Developer ; TensorFlow Lite ; Arm-based devices ; microcontrollers ; How-to ; practices",
        "documenttype" : "html",
        "isattachment" : "4709044",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718402000,
        "permanentid" : "03c3c8b072cfe596b951e89eabb5d8b20c89c65d554962cc31b08d2ea7db",
        "syslanguage" : [ "English" ],
        "itemid" : "61014cf89ebe3a7dbd3a7da4",
        "transactionid" : 861277,
        "title" : "Next steps ",
        "products" : [ "Machine Learning" ],
        "date" : 1648718402000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102295:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718402463871493,
        "sysisattachment" : "4709044",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4709044,
        "size" : 435,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102295/0100/Next-steps?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718400544,
        "syssize" : 435,
        "sysdate" : 1648718402000,
        "haslayout" : "1",
        "topparent" : "4709044",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4709044,
        "content_description" : "This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718402000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102295/0100/Next-steps?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102295/0100/Next-steps?lang=en",
        "modified" : 1627475192000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718402463871493,
        "uri" : "https://developer.arm.com/documentation/102295/0100/en/Next-steps",
        "syscollection" : "default"
      },
      "Title" : "Next steps",
      "Uri" : "https://developer.arm.com/documentation/102295/0100/en/Next-steps",
      "PrintableUri" : "https://developer.arm.com/documentation/102295/0100/en/Next-steps",
      "ClickUri" : "https://developer.arm.com/documentation/102295/0100/Next-steps?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en/Next-steps",
      "Excerpt" : "Next steps This guide shows you the best practices for building an MCU-friendly face recognition model. You can use this guide to help you build an MCU-friendly face recognition model.",
      "FirstSentences" : "Next steps This guide shows you the best practices for building an MCU-friendly face recognition model. You can use this guide to help you build an MCU-friendly face recognition model. Arm ..."
    } ],
    "totalNumberOfChildResults" : 9,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Related information ",
      "document_number" : "102295",
      "document_version" : "0100",
      "content_type" : "guide",
      "systopparent" : "4709044",
      "sysurihash" : "ðBG4uM73vwzurevn",
      "urihash" : "ðBG4uM73vwzurevn",
      "sysuri" : "https://developer.arm.com/documentation/102295/0100/en/Related-information",
      "systransactionid" : 861277,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1605798937000,
      "topparentid" : 4709044,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1627475192000,
      "sysconcepts" : "Arm Community ; find articles ; development questions ; Related information ; blogs ; resources",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
      "attachmentparentid" : 4709044,
      "parentitem" : "61014cf89ebe3a7dbd3a7d9c",
      "concepts" : "Arm Community ; find articles ; development questions ; Related information ; blogs ; resources",
      "documenttype" : "html",
      "isattachment" : "4709044",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648718402000,
      "permanentid" : "389a88f3288f5894cb91ff2a7109fbc6283910e83611e2db2c1a720ef1de",
      "syslanguage" : [ "English" ],
      "itemid" : "61014cf89ebe3a7dbd3a7da3",
      "transactionid" : 861277,
      "title" : "Related information ",
      "products" : [ "Machine Learning" ],
      "date" : 1648718402000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102295:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
      "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718402554113569,
      "sysisattachment" : "4709044",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4709044,
      "size" : 379,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102295/0100/Related-information?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718400544,
      "syssize" : 379,
      "sysdate" : 1648718402000,
      "haslayout" : "1",
      "topparent" : "4709044",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4709044,
      "content_description" : "This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model.",
      "wordcount" : 40,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718402000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102295/0100/Related-information?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102295/0100/Related-information?lang=en",
      "modified" : 1627475192000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718402554113569,
      "uri" : "https://developer.arm.com/documentation/102295/0100/en/Related-information",
      "syscollection" : "default"
    },
    "Title" : "Related information",
    "Uri" : "https://developer.arm.com/documentation/102295/0100/en/Related-information",
    "PrintableUri" : "https://developer.arm.com/documentation/102295/0100/en/Related-information",
    "ClickUri" : "https://developer.arm.com/documentation/102295/0100/Related-information?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en/Related-information",
    "Excerpt" : "Related information Here are some resources related to the material in this guide: Arm architecture and ... Arm M-profile architecture Getting started with Arm Microcontroller resources ...",
    "FirstSentences" : "Related information Here are some resources related to the material in this guide: Arm architecture and reference manuals Arm Community - Ask development questions and find articles and blogs on ..."
  }, {
    "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e84c5bda57aac7b03f72c8d",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
    "excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... All rights reserved. ... Copyright © 2017, 2018 Arm Limited (or its affiliates).",
    "firstSentences" : "Arm® CoreLink™ GFC-100 Generic Flash Controller Revision: r0p0 Technical Reference Manual Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved. 101059_0000_02_en Arm® CoreLink ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2381,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101059/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101059/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
      "firstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
        "document_number" : "101059",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464641",
        "sysurihash" : "f87GgXuBE41PRzwP",
        "urihash" : "f87GgXuBE41PRzwP",
        "sysuri" : "https://developer.arm.com/documentation/101059/0000/en",
        "systransactionid" : 893907,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1539104245000,
        "topparentid" : 3464641,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585759676000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653483954000,
        "permanentid" : "0fe2e481c66c0f378acd1e47ba600ad117b70eede06203e1bf266db71612",
        "syslanguage" : [ "English" ],
        "itemid" : "5e84c5bca57aac7b03f72bc1",
        "transactionid" : 893907,
        "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
        "products" : [ "CoreLink GFC-100" ],
        "date" : 1653483954000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101059:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653483954817400081,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4324,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653483869217,
        "syssize" : 4324,
        "sysdate" : 1653483954000,
        "haslayout" : "1",
        "topparent" : "3464641",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464641,
        "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
        "wordcount" : 284,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653483954000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101059/0000/?lang=en",
        "modified" : 1636541488000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653483954817400081,
        "uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101059/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
      "FirstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
    },
    "childResults" : [ {
      "title" : "Clocking",
      "uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
      "printableUri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
      "clickUri" : "https://developer.arm.com/documentation/101059/0000/functional-description/clocking?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
      "excerpt" : "Clocking GFC-100 has a single clock domain, that is used for clocking all internal registers. Synchronous interfaces The GFC-100 AHB-Lite slave, APB, and GFB interfaces are expected to run ...",
      "firstSentences" : "Clocking GFC-100 has a single clock domain, that is used for clocking all internal registers. Synchronous interfaces The GFC-100 AHB-Lite slave, APB, and GFB interfaces are expected to run on the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2381,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101059/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
        "firstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
          "document_number" : "101059",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3464641",
          "sysurihash" : "f87GgXuBE41PRzwP",
          "urihash" : "f87GgXuBE41PRzwP",
          "sysuri" : "https://developer.arm.com/documentation/101059/0000/en",
          "systransactionid" : 893907,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1539104245000,
          "topparentid" : 3464641,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585759676000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653483954000,
          "permanentid" : "0fe2e481c66c0f378acd1e47ba600ad117b70eede06203e1bf266db71612",
          "syslanguage" : [ "English" ],
          "itemid" : "5e84c5bca57aac7b03f72bc1",
          "transactionid" : 893907,
          "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
          "products" : [ "CoreLink GFC-100" ],
          "date" : 1653483954000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101059:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653483954817400081,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4324,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653483869217,
          "syssize" : 4324,
          "sysdate" : 1653483954000,
          "haslayout" : "1",
          "topparent" : "3464641",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3464641,
          "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653483954000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101059/0000/?lang=en",
          "modified" : 1636541488000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653483954817400081,
          "uri" : "https://developer.arm.com/documentation/101059/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
        "FirstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Clocking ",
        "document_number" : "101059",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464641",
        "sysurihash" : "XvkWbzt4pKm6SrI5",
        "urihash" : "XvkWbzt4pKm6SrI5",
        "sysuri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
        "systransactionid" : 893907,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1539104245000,
        "topparentid" : 3464641,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585759676000,
        "sysconcepts" : "interfaces ; clock ; synchronizers ; AHB-Lite slave ; APB",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
        "attachmentparentid" : 3464641,
        "parentitem" : "5e84c5bca57aac7b03f72bc1",
        "concepts" : "interfaces ; clock ; synchronizers ; AHB-Lite slave ; APB",
        "documenttype" : "html",
        "isattachment" : "3464641",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653483955000,
        "permanentid" : "99b4d581e4f9a004c7c4965df6205555550cd1269da1eb09c091c92259bc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e84c5bca57aac7b03f72bee",
        "transactionid" : 893907,
        "title" : "Clocking ",
        "products" : [ "CoreLink GFC-100" ],
        "date" : 1653483955000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101059:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653483955541262603,
        "sysisattachment" : "3464641",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3464641,
        "size" : 394,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101059/0000/functional-description/clocking?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653483869217,
        "syssize" : 394,
        "sysdate" : 1653483955000,
        "haslayout" : "1",
        "topparent" : "3464641",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464641,
        "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653483955000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/functional-description/clocking?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101059/0000/functional-description/clocking?lang=en",
        "modified" : 1636541488000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653483955541262603,
        "uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
        "syscollection" : "default"
      },
      "Title" : "Clocking",
      "Uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
      "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
      "ClickUri" : "https://developer.arm.com/documentation/101059/0000/functional-description/clocking?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
      "Excerpt" : "Clocking GFC-100 has a single clock domain, that is used for clocking all internal registers. Synchronous interfaces The GFC-100 AHB-Lite slave, APB, and GFB interfaces are expected to run ...",
      "FirstSentences" : "Clocking GFC-100 has a single clock domain, that is used for clocking all internal registers. Synchronous interfaces The GFC-100 AHB-Lite slave, APB, and GFB interfaces are expected to run on the ..."
    }, {
      "title" : "Generic Flash Bus arbiter",
      "uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
      "printableUri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
      "clickUri" : "https://developer.arm.com/documentation/101059/0000/functional-description/generic-flash-bus-arbiter?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
      "excerpt" : "Generic Flash Bus arbiter The GFB arbiter selects requests from either the AHB-Lite slave interface, or the APB slave ... A simple grant-request mechanism selects the appropriate port.",
      "firstSentences" : "Generic Flash Bus arbiter The GFB arbiter selects requests from either the AHB-Lite slave interface, or the APB slave interface, and forwards them to the Generic Flash Bus. A simple grant-request ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2381,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101059/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
        "firstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
          "document_number" : "101059",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3464641",
          "sysurihash" : "f87GgXuBE41PRzwP",
          "urihash" : "f87GgXuBE41PRzwP",
          "sysuri" : "https://developer.arm.com/documentation/101059/0000/en",
          "systransactionid" : 893907,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1539104245000,
          "topparentid" : 3464641,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585759676000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653483954000,
          "permanentid" : "0fe2e481c66c0f378acd1e47ba600ad117b70eede06203e1bf266db71612",
          "syslanguage" : [ "English" ],
          "itemid" : "5e84c5bca57aac7b03f72bc1",
          "transactionid" : 893907,
          "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
          "products" : [ "CoreLink GFC-100" ],
          "date" : 1653483954000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101059:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653483954817400081,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4324,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653483869217,
          "syssize" : 4324,
          "sysdate" : 1653483954000,
          "haslayout" : "1",
          "topparent" : "3464641",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3464641,
          "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653483954000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101059/0000/?lang=en",
          "modified" : 1636541488000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653483954817400081,
          "uri" : "https://developer.arm.com/documentation/101059/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
        "FirstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Generic Flash Bus arbiter ",
        "document_number" : "101059",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464641",
        "sysurihash" : "JcLQJjxNJIFI9hFY",
        "urihash" : "JcLQJjxNJIFI9hFY",
        "sysuri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
        "systransactionid" : 893907,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1539104245000,
        "topparentid" : 3464641,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585759676000,
        "sysconcepts" : "slave ports ; arbitration scheme ; Flash Bus ; requests ; transfers ; arbiter ; grant-request mechanism ; busy",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
        "attachmentparentid" : 3464641,
        "parentitem" : "5e84c5bca57aac7b03f72bc1",
        "concepts" : "slave ports ; arbitration scheme ; Flash Bus ; requests ; transfers ; arbiter ; grant-request mechanism ; busy",
        "documenttype" : "html",
        "isattachment" : "3464641",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653483955000,
        "permanentid" : "ca20bdc92470ddf66407dc2a15b68c9968568492793db970a14fe528bd9d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e84c5bca57aac7b03f72bf2",
        "transactionid" : 893907,
        "title" : "Generic Flash Bus arbiter ",
        "products" : [ "CoreLink GFC-100" ],
        "date" : 1653483955000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101059:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653483955495757482,
        "sysisattachment" : "3464641",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3464641,
        "size" : 854,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101059/0000/functional-description/generic-flash-bus-arbiter?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653483869217,
        "syssize" : 854,
        "sysdate" : 1653483955000,
        "haslayout" : "1",
        "topparent" : "3464641",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464641,
        "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
        "wordcount" : 71,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653483955000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/functional-description/generic-flash-bus-arbiter?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101059/0000/functional-description/generic-flash-bus-arbiter?lang=en",
        "modified" : 1636541488000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653483955495757482,
        "uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
        "syscollection" : "default"
      },
      "Title" : "Generic Flash Bus arbiter",
      "Uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
      "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
      "ClickUri" : "https://developer.arm.com/documentation/101059/0000/functional-description/generic-flash-bus-arbiter?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
      "Excerpt" : "Generic Flash Bus arbiter The GFB arbiter selects requests from either the AHB-Lite slave interface, or the APB slave ... A simple grant-request mechanism selects the appropriate port.",
      "FirstSentences" : "Generic Flash Bus arbiter The GFB arbiter selects requests from either the AHB-Lite slave interface, or the APB slave interface, and forwards them to the Generic Flash Bus. A simple grant-request ..."
    }, {
      "title" : "APB master interface",
      "uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
      "printableUri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
      "clickUri" : "https://developer.arm.com/documentation/101059/0000/functional-description/interfaces/apb-master-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
      "excerpt" : "APB master interface The APB master interface is a control port for any registers that are connected ... Address width The address width is 12 bits, and allows access to a 4KB address space.",
      "firstSentences" : "APB master interface The APB master interface is a control port for any registers that are connected externally that control the behavior of the process-specific part. Address width The address ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2381,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101059/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
        "firstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
          "document_number" : "101059",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3464641",
          "sysurihash" : "f87GgXuBE41PRzwP",
          "urihash" : "f87GgXuBE41PRzwP",
          "sysuri" : "https://developer.arm.com/documentation/101059/0000/en",
          "systransactionid" : 893907,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1539104245000,
          "topparentid" : 3464641,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585759676000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653483954000,
          "permanentid" : "0fe2e481c66c0f378acd1e47ba600ad117b70eede06203e1bf266db71612",
          "syslanguage" : [ "English" ],
          "itemid" : "5e84c5bca57aac7b03f72bc1",
          "transactionid" : 893907,
          "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
          "products" : [ "CoreLink GFC-100" ],
          "date" : 1653483954000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101059:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653483954817400081,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4324,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653483869217,
          "syssize" : 4324,
          "sysdate" : 1653483954000,
          "haslayout" : "1",
          "topparent" : "3464641",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3464641,
          "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653483954000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101059/0000/?lang=en",
          "modified" : 1636541488000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653483954817400081,
          "uri" : "https://developer.arm.com/documentation/101059/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
        "FirstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "APB master interface ",
        "document_number" : "101059",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464641",
        "sysurihash" : "gCxpgsljðC4uMgH3",
        "urihash" : "gCxpgsljðC4uMgH3",
        "sysuri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
        "systransactionid" : 893907,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1539104245000,
        "topparentid" : 3464641,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585759676000,
        "sysconcepts" : "master interface ; strobe signal ; accesses ; responses ; registers ; implementation-dependent ; behavior of the process-specific ; drives",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
        "attachmentparentid" : 3464641,
        "parentitem" : "5e84c5bca57aac7b03f72bc1",
        "concepts" : "master interface ; strobe signal ; accesses ; responses ; registers ; implementation-dependent ; behavior of the process-specific ; drives",
        "documenttype" : "html",
        "isattachment" : "3464641",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653483955000,
        "permanentid" : "7025740d7e64dfd2ab98ebf079a54d3a5850a53a195eba96e34e9458dd2e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e84c5bca57aac7b03f72be4",
        "transactionid" : 893907,
        "title" : "APB master interface ",
        "products" : [ "CoreLink GFC-100" ],
        "date" : 1653483955000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101059:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653483955378308031,
        "sysisattachment" : "3464641",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3464641,
        "size" : 965,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101059/0000/functional-description/interfaces/apb-master-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653483869217,
        "syssize" : 965,
        "sysdate" : 1653483955000,
        "haslayout" : "1",
        "topparent" : "3464641",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464641,
        "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
        "wordcount" : 79,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653483955000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/functional-description/interfaces/apb-master-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101059/0000/functional-description/interfaces/apb-master-interface?lang=en",
        "modified" : 1636541488000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653483955378308031,
        "uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
        "syscollection" : "default"
      },
      "Title" : "APB master interface",
      "Uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
      "ClickUri" : "https://developer.arm.com/documentation/101059/0000/functional-description/interfaces/apb-master-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
      "Excerpt" : "APB master interface The APB master interface is a control port for any registers that are connected ... Address width The address width is 12 bits, and allows access to a 4KB address space.",
      "FirstSentences" : "APB master interface The APB master interface is a control port for any registers that are connected externally that control the behavior of the process-specific part. Address width The address ..."
    } ],
    "totalNumberOfChildResults" : 59,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
      "document_number" : "101059",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3464641",
      "sysauthor" : "ARM",
      "sysurihash" : "tS4bZdYezFpfTstk",
      "urihash" : "tS4bZdYezFpfTstk",
      "sysuri" : "https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
      "keywords" : "system ip, controllers",
      "systransactionid" : 893907,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1539104245000,
      "topparentid" : 3464641,
      "numberofpages" : 66,
      "sysconcepts" : "signals ; interfaces ; configuration ; commands ; registers ; extended areas ; slave interfaces ; error response ; IRQ ; usage constraints ; assignments ; embedded Flash ; Flash controller ; eFlash macros ; documentation ; arm",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
      "attachmentparentid" : 3464641,
      "parentitem" : "5e84c5bca57aac7b03f72bc1",
      "concepts" : "signals ; interfaces ; configuration ; commands ; registers ; extended areas ; slave interfaces ; error response ; IRQ ; usage constraints ; assignments ; embedded Flash ; Flash controller ; eFlash macros ; documentation ; arm",
      "documenttype" : "pdf",
      "isattachment" : "3464641",
      "sysindexeddate" : 1653483956000,
      "permanentid" : "069c89f8e83504d6b5915813b04b0cb7ee863a052049ec1f7dbbb1f94342",
      "syslanguage" : [ "English" ],
      "itemid" : "5e84c5bda57aac7b03f72c8d",
      "transactionid" : 893907,
      "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
      "subject" : "This book is for the GFC-100 Generic Flash Controller.",
      "date" : 1653483955000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101059:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1653483955945279029,
      "sysisattachment" : "3464641",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3464641,
      "size" : 605739,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e84c5bda57aac7b03f72c8d",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1653483872030,
      "syssubject" : "This book is for the GFC-100 Generic Flash Controller.",
      "syssize" : 605739,
      "sysdate" : 1653483955000,
      "topparent" : "3464641",
      "author" : "ARM",
      "label_version" : "r0p0",
      "systopparentid" : 3464641,
      "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
      "wordcount" : 1390,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1653483956000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e84c5bda57aac7b03f72c8d",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1653483955945279029,
      "uri" : "https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e84c5bda57aac7b03f72c8d",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
    "Excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... All rights reserved. ... Copyright © 2017, 2018 Arm Limited (or its affiliates).",
    "FirstSentences" : "Arm® CoreLink™ GFC-100 Generic Flash Controller Revision: r0p0 Technical Reference Manual Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved. 101059_0000_02_en Arm® CoreLink ..."
  }, {
    "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fa3a071b1a7c5445f290def",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
    "excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... Please follow Arm’s trademark usage guidelines at ... http://www.arm.com/company/policies/trademarks.",
    "firstSentences" : "Arm CoreLink SSE-100 Subsystem Revision: r0p1 Technical Reference Manual Copyright © 2015-2017 Arm Limited (or its affiliates). All rights reserved. ARM DDI 0551C (ID121117) ARM DDI 0551C ID121117",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2370,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
      "firstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
        "document_number" : "ddi0551",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4956637",
        "sysurihash" : "whZYcEUbZKJa7NsH",
        "urihash" : "whZYcEUbZKJa7NsH",
        "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "systransactionid" : 872609,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1512994292000,
        "topparentid" : 4956637,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604558959000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650451792000,
        "permanentid" : "c1091c4ad2d575f57222d0aa7e3a7c2d843dea8339ecafcf358b61fe1343",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa3a06fb1a7c5445f290cea",
        "transactionid" : 872609,
        "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
        "products" : [ "CoreLink SSE-100 Subsystem" ],
        "date" : 1650451792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0551:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650451792232452843,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4095,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451790291,
        "syssize" : 4095,
        "sysdate" : 1650451792000,
        "haslayout" : "1",
        "topparent" : "4956637",
        "label_version" : "r0p1 (C)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956637,
        "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 274,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650451792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0551/c/?lang=en",
        "modified" : 1643123303000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650451792232452843,
        "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
      "FirstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
    },
    "childResults" : [ {
      "title" : "AHB and APB expansion",
      "uri" : "https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
      "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
      "clickUri" : "https://developer.arm.com/documentation/ddi0551/c/Functional-description/AHB-and-APB-expansion?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
      "excerpt" : "AHB and APB expansion The following figure shows the AHB and APB bus structure. Figure 2.6. AHB and APB expansion buses The APB and AHB tie off connections are for unused ports, and it ...",
      "firstSentences" : "AHB and APB expansion The following figure shows the AHB and APB bus structure. Figure 2.6. AHB and APB expansion buses The APB and AHB tie off connections are for unused ports, and it is expected ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2370,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
        "firstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
          "document_number" : "ddi0551",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4956637",
          "sysurihash" : "whZYcEUbZKJa7NsH",
          "urihash" : "whZYcEUbZKJa7NsH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en",
          "systransactionid" : 872609,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1512994292000,
          "topparentid" : 4956637,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604558959000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650451792000,
          "permanentid" : "c1091c4ad2d575f57222d0aa7e3a7c2d843dea8339ecafcf358b61fe1343",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa3a06fb1a7c5445f290cea",
          "transactionid" : 872609,
          "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
          "products" : [ "CoreLink SSE-100 Subsystem" ],
          "date" : 1650451792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0551:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650451792232452843,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4095,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650451790291,
          "syssize" : 4095,
          "sysdate" : 1650451792000,
          "haslayout" : "1",
          "topparent" : "4956637",
          "label_version" : "r0p1 (C)",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4956637,
          "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
          "wordcount" : 274,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650451792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0551/c/?lang=en",
          "modified" : 1643123303000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650451792232452843,
          "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
        "FirstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AHB and APB expansion ",
        "document_number" : "ddi0551",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4956637",
        "sysurihash" : "mJjZvSMUðzxQMexv",
        "urihash" : "mJjZvSMUðzxQMexv",
        "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
        "systransactionid" : 872609,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1512994292000,
        "topparentid" : 4956637,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604558959000,
        "sysconcepts" : "APB expansion ; AHB ; unused ports ; bus structure ; connections",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
        "attachmentparentid" : 4956637,
        "parentitem" : "5fa3a06fb1a7c5445f290cea",
        "concepts" : "APB expansion ; AHB ; unused ports ; bus structure ; connections",
        "documenttype" : "html",
        "isattachment" : "4956637",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650451792000,
        "permanentid" : "f8f119c2b3671bc5fcca63c1eda35be315456cd0f98d3e37f9856439df7a",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa3a070b1a7c5445f290d67",
        "transactionid" : 872609,
        "title" : "AHB and APB expansion ",
        "products" : [ "CoreLink SSE-100 Subsystem" ],
        "date" : 1650451792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0551:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650451792458439231,
        "sysisattachment" : "4956637",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4956637,
        "size" : 308,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0551/c/Functional-description/AHB-and-APB-expansion?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451790291,
        "syssize" : 308,
        "sysdate" : 1650451792000,
        "haslayout" : "1",
        "topparent" : "4956637",
        "label_version" : "r0p1 (C)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956637,
        "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 35,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650451792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0551/c/Functional-description/AHB-and-APB-expansion?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0551/c/Functional-description/AHB-and-APB-expansion?lang=en",
        "modified" : 1643123303000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650451792458439231,
        "uri" : "https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
        "syscollection" : "default"
      },
      "Title" : "AHB and APB expansion",
      "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0551/c/Functional-description/AHB-and-APB-expansion?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
      "Excerpt" : "AHB and APB expansion The following figure shows the AHB and APB bus structure. Figure 2.6. AHB and APB expansion buses The APB and AHB tie off connections are for unused ports, and it ...",
      "FirstSentences" : "AHB and APB expansion The following figure shows the AHB and APB bus structure. Figure 2.6. AHB and APB expansion buses The APB and AHB tie off connections are for unused ports, and it is expected ..."
    }, {
      "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
      "firstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2370,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
        "document_number" : "ddi0551",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4956637",
        "sysurihash" : "whZYcEUbZKJa7NsH",
        "urihash" : "whZYcEUbZKJa7NsH",
        "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "systransactionid" : 872609,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1512994292000,
        "topparentid" : 4956637,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604558959000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650451792000,
        "permanentid" : "c1091c4ad2d575f57222d0aa7e3a7c2d843dea8339ecafcf358b61fe1343",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa3a06fb1a7c5445f290cea",
        "transactionid" : 872609,
        "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
        "products" : [ "CoreLink SSE-100 Subsystem" ],
        "date" : 1650451792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0551:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650451792232452843,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4095,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451790291,
        "syssize" : 4095,
        "sysdate" : 1650451792000,
        "haslayout" : "1",
        "topparent" : "4956637",
        "label_version" : "r0p1 (C)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956637,
        "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 274,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650451792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0551/c/?lang=en",
        "modified" : 1643123303000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650451792232452843,
        "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
      "FirstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
    }, {
      "title" : "Features of the SSE-100",
      "uri" : "https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
      "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
      "clickUri" : "https://developer.arm.com/documentation/ddi0551/c/Introduction/Features-of-the-SSE-100?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
      "excerpt" : "Static memory (configurable as one to four 32KB banks) is provided in the example ... Configurable privileged access mode. ... LL firmware up to the Host Controller Interface (HCI).",
      "firstSentences" : "Features of the SSE-100 The SSE-100 contains the following components: A Cortex-M3 processor: Bit-banding enables using standard instructions to read or modify of individual bits. The default ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2370,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
        "firstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
          "document_number" : "ddi0551",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4956637",
          "sysurihash" : "whZYcEUbZKJa7NsH",
          "urihash" : "whZYcEUbZKJa7NsH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en",
          "systransactionid" : 872609,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1512994292000,
          "topparentid" : 4956637,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604558959000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650451792000,
          "permanentid" : "c1091c4ad2d575f57222d0aa7e3a7c2d843dea8339ecafcf358b61fe1343",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa3a06fb1a7c5445f290cea",
          "transactionid" : 872609,
          "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
          "products" : [ "CoreLink SSE-100 Subsystem" ],
          "date" : 1650451792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0551:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650451792232452843,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4095,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650451790291,
          "syssize" : 4095,
          "sysdate" : 1650451792000,
          "haslayout" : "1",
          "topparent" : "4956637",
          "label_version" : "r0p1 (C)",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4956637,
          "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
          "wordcount" : 274,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650451792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0551/c/?lang=en",
          "modified" : 1643123303000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650451792232452843,
          "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
        "FirstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Features of the SSE-100 ",
        "document_number" : "ddi0551",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4956637",
        "sysurihash" : "a7MaxmY3sEDt1rgI",
        "urihash" : "a7MaxmY3sEDt1rgI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
        "systransactionid" : 872609,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1512994292000,
        "topparentid" : 4956637,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604558959000,
        "sysconcepts" : "SSE ; instructions ; Integrated eFlash ; expansion ports ; cache ; memory ; peripherals ; timers ; customized software ; Bluetooth solution ; external clock ; TIMERnEXTIN signal ; address space ; M3 processor ; high-performance ; Bit-banding",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
        "attachmentparentid" : 4956637,
        "parentitem" : "5fa3a06fb1a7c5445f290cea",
        "concepts" : "SSE ; instructions ; Integrated eFlash ; expansion ports ; cache ; memory ; peripherals ; timers ; customized software ; Bluetooth solution ; external clock ; TIMERnEXTIN signal ; address space ; M3 processor ; high-performance ; Bit-banding",
        "documenttype" : "html",
        "isattachment" : "4956637",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650451792000,
        "permanentid" : "13dc77c0497753ecef9f9caebdd55309522cb0c0d15d30136a55f22ef2e1",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa3a070b1a7c5445f290d25",
        "transactionid" : 872609,
        "title" : "Features of the SSE-100 ",
        "products" : [ "CoreLink SSE-100 Subsystem" ],
        "date" : 1650451792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0551:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650451792225121725,
        "sysisattachment" : "4956637",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4956637,
        "size" : 3151,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0551/c/Introduction/Features-of-the-SSE-100?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451790261,
        "syssize" : 3151,
        "sysdate" : 1650451792000,
        "haslayout" : "1",
        "topparent" : "4956637",
        "label_version" : "r0p1 (C)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956637,
        "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 233,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650451792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0551/c/Introduction/Features-of-the-SSE-100?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0551/c/Introduction/Features-of-the-SSE-100?lang=en",
        "modified" : 1643123303000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650451792225121725,
        "uri" : "https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
        "syscollection" : "default"
      },
      "Title" : "Features of the SSE-100",
      "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0551/c/Introduction/Features-of-the-SSE-100?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
      "Excerpt" : "Static memory (configurable as one to four 32KB banks) is provided in the example ... Configurable privileged access mode. ... LL firmware up to the Host Controller Interface (HCI).",
      "FirstSentences" : "Features of the SSE-100 The SSE-100 contains the following components: A Cortex-M3 processor: Bit-banding enables using standard instructions to read or modify of individual bits. The default ..."
    } ],
    "totalNumberOfChildResults" : 34,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
      "document_number" : "ddi0551",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4956637",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "ChtAaqUAedUUrSCR",
      "urihash" : "ChtAaqUAedUUrSCR",
      "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
      "keywords" : "Cortex-M3, CoreLink SSE-100 Subsystem",
      "systransactionid" : 872609,
      "copyright" : "Copyright ©€2015-2017 Arm Limited (or its affiliates). All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1512994292000,
      "topparentid" : 4956637,
      "numberofpages" : 90,
      "sysconcepts" : "eFlash controller ; SSE ; implementations ; signals ; instructions ; clocks ; configuration ; peripherals ; synchronizers ; subsystem ; system designer ; ports ; registers ; interfaces ; Arm Infocenter ; documentation",
      "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
      "attachmentparentid" : 4956637,
      "parentitem" : "5fa3a06fb1a7c5445f290cea",
      "concepts" : "eFlash controller ; SSE ; implementations ; signals ; instructions ; clocks ; configuration ; peripherals ; synchronizers ; subsystem ; system designer ; ports ; registers ; interfaces ; Arm Infocenter ; documentation",
      "documenttype" : "pdf",
      "isattachment" : "4956637",
      "sysindexeddate" : 1650451794000,
      "permanentid" : "ff9b3de6232c1dbcec9a8537f023e3f198e23da446b947429c5e1624911f",
      "syslanguage" : [ "English" ],
      "itemid" : "5fa3a071b1a7c5445f290def",
      "transactionid" : 872609,
      "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
      "subject" : "ARM CoreLink SSE-100 Subsystem Technical Reference Manual. This guide provides programming information for the SSE-100 component for an IoT SoC. Available in PDF.",
      "date" : 1650451794000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0551:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650451794412210999,
      "sysisattachment" : "4956637",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4956637,
      "size" : 651071,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fa3a071b1a7c5445f290def",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650451792007,
      "syssubject" : "ARM CoreLink SSE-100 Subsystem Technical Reference Manual. This guide provides programming information for the SSE-100 component for an IoT SoC. Available in PDF.",
      "syssize" : 651071,
      "sysdate" : 1650451794000,
      "topparent" : "4956637",
      "author" : "ARM Limited",
      "label_version" : "r0p1 (C)",
      "systopparentid" : 4956637,
      "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
      "wordcount" : 2356,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650451794000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fa3a071b1a7c5445f290def",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650451794412210999,
      "uri" : "https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fa3a071b1a7c5445f290def",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
    "Excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... Please follow Arm’s trademark usage guidelines at ... http://www.arm.com/company/policies/trademarks.",
    "FirstSentences" : "Arm CoreLink SSE-100 Subsystem Revision: r0p1 Technical Reference Manual Copyright © 2015-2017 Arm Limited (or its affiliates). All rights reserved. ARM DDI 0551C (ID121117) ARM DDI 0551C ID121117"
  }, {
    "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e859a61a57aac7b03f73101",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
    "excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... All rights reserved. ... Copyright © 2016–2018 Arm Limited (or its affiliates).",
    "firstSentences" : "Arm® CoreLink™ SSE-200 Subsystem for Embedded Revision: r2p0 Technical Reference Manual Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved. 101104_0200_00_en Arm® CoreLink™ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2370,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101104/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/101104/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "firstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
        "document_number" : "101104",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465900",
        "sysurihash" : "A1r8qj4nDMð9zwGG",
        "urihash" : "A1r8qj4nDMð9zwGG",
        "sysuri" : "https://developer.arm.com/documentation/101104/0200/en",
        "systransactionid" : 872616,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531269103000,
        "topparentid" : 3465900,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814111000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452119000,
        "permanentid" : "df462e3fbdc28c9b0c05caf67aa727fd4bf49532e53481101eb4f9089189",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859a5fa57aac7b03f73059",
        "transactionid" : 872616,
        "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
        "products" : [ "CoreLink SSE-200 Subsystem" ],
        "date" : 1650452119000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101104:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452119515143227,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4365,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452115943,
        "syssize" : 4365,
        "sysdate" : 1650452119000,
        "haslayout" : "1",
        "topparent" : "3465900",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465900,
        "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 291,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452119000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101104/0200/?lang=en",
        "modified" : 1636545167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452119515143227,
        "uri" : "https://developer.arm.com/documentation/101104/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101104/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "FirstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
    },
    "childResults" : [ {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/101104/0200/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en/functional-description",
      "excerpt" : "Functional description This chapter describes the functionality of the SSE-200. It contains the following sections: Top-level system partitioning. Clocks. Resets. CPU elements.",
      "firstSentences" : "Functional description This chapter describes the functionality of the SSE-200. It contains the following sections: Top-level system partitioning. Clocks. Resets. CPU elements. Base element. SRAM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2370,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101104/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/101104/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
          "document_number" : "101104",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465900",
          "sysurihash" : "A1r8qj4nDMð9zwGG",
          "urihash" : "A1r8qj4nDMð9zwGG",
          "sysuri" : "https://developer.arm.com/documentation/101104/0200/en",
          "systransactionid" : 872616,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1531269103000,
          "topparentid" : 3465900,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814111000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452119000,
          "permanentid" : "df462e3fbdc28c9b0c05caf67aa727fd4bf49532e53481101eb4f9089189",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859a5fa57aac7b03f73059",
          "transactionid" : 872616,
          "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
          "products" : [ "CoreLink SSE-200 Subsystem" ],
          "date" : 1650452119000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101104:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452119515143227,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4365,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452115943,
          "syssize" : 4365,
          "sysdate" : 1650452119000,
          "haslayout" : "1",
          "topparent" : "3465900",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465900,
          "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452119000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101104/0200/?lang=en",
          "modified" : 1636545167000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452119515143227,
          "uri" : "https://developer.arm.com/documentation/101104/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101104/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "101104",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465900",
        "sysurihash" : "bt7nf74sX8jQJrGr",
        "urihash" : "bt7nf74sX8jQJrGr",
        "sysuri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description",
        "systransactionid" : 872616,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531269103000,
        "topparentid" : 3465900,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814111000,
        "sysconcepts" : "functionality ; system partitioning ; Clocks",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
        "attachmentparentid" : 3465900,
        "parentitem" : "5e859a5fa57aac7b03f73059",
        "concepts" : "functionality ; system partitioning ; Clocks",
        "documenttype" : "html",
        "isattachment" : "3465900",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452119000,
        "permanentid" : "59666203fa01b2607dcc4b18997dc0d8f95e423b8a05f334f3c471e3cab1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859a5fa57aac7b03f7306a",
        "transactionid" : 872616,
        "title" : "Functional description ",
        "products" : [ "CoreLink SSE-200 Subsystem" ],
        "date" : 1650452119000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101104:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452119579541458,
        "sysisattachment" : "3465900",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465900,
        "size" : 340,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101104/0200/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452115943,
        "syssize" : 340,
        "sysdate" : 1650452119000,
        "haslayout" : "1",
        "topparent" : "3465900",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465900,
        "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 32,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452119000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101104/0200/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101104/0200/functional-description?lang=en",
        "modified" : 1636545167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452119579541458,
        "uri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/101104/0200/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en/functional-description",
      "Excerpt" : "Functional description This chapter describes the functionality of the SSE-200. It contains the following sections: Top-level system partitioning. Clocks. Resets. CPU elements.",
      "FirstSentences" : "Functional description This chapter describes the functionality of the SSE-200. It contains the following sections: Top-level system partitioning. Clocks. Resets. CPU elements. Base element. SRAM ..."
    }, {
      "title" : "Base element",
      "uri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
      "printableUri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
      "clickUri" : "https://developer.arm.com/documentation/101104/0200/functional-description/base-element?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
      "excerpt" : "Base element This section describes the Base element. This section contains the following subsections: Overview. Component sources. AHB5 bus matrix. SRAM. ... Expansion ports.",
      "firstSentences" : "Base element This section describes the Base element. This section contains the following subsections: Overview. Component sources. AHB5 bus matrix. SRAM. APB TrustZone peripheral protection ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2370,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101104/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/101104/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
          "document_number" : "101104",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465900",
          "sysurihash" : "A1r8qj4nDMð9zwGG",
          "urihash" : "A1r8qj4nDMð9zwGG",
          "sysuri" : "https://developer.arm.com/documentation/101104/0200/en",
          "systransactionid" : 872616,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1531269103000,
          "topparentid" : 3465900,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814111000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452119000,
          "permanentid" : "df462e3fbdc28c9b0c05caf67aa727fd4bf49532e53481101eb4f9089189",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859a5fa57aac7b03f73059",
          "transactionid" : 872616,
          "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
          "products" : [ "CoreLink SSE-200 Subsystem" ],
          "date" : 1650452119000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101104:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452119515143227,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4365,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452115943,
          "syssize" : 4365,
          "sysdate" : 1650452119000,
          "haslayout" : "1",
          "topparent" : "3465900",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465900,
          "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452119000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101104/0200/?lang=en",
          "modified" : 1636545167000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452119515143227,
          "uri" : "https://developer.arm.com/documentation/101104/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101104/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Base element ",
        "document_number" : "101104",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465900",
        "sysurihash" : "nFUOWqahN833xQFw",
        "urihash" : "nFUOWqahN833xQFw",
        "sysuri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
        "systransactionid" : 872616,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531269103000,
        "topparentid" : 3465900,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814111000,
        "sysconcepts" : "Base element ; Component sources",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
        "attachmentparentid" : 3465900,
        "parentitem" : "5e859a5fa57aac7b03f73059",
        "concepts" : "Base element ; Component sources",
        "documenttype" : "html",
        "isattachment" : "3465900",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452119000,
        "permanentid" : "2915f9a1c2bf3ba1aa6132d7691506ada81b947333ccbe2895b8ac0e8236",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859a60a57aac7b03f73086",
        "transactionid" : 872616,
        "title" : "Base element ",
        "products" : [ "CoreLink SSE-200 Subsystem" ],
        "date" : 1650452119000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101104:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452119541506193,
        "sysisattachment" : "3465900",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465900,
        "size" : 340,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101104/0200/functional-description/base-element?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452115943,
        "syssize" : 340,
        "sysdate" : 1650452119000,
        "haslayout" : "1",
        "topparent" : "3465900",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465900,
        "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452119000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101104/0200/functional-description/base-element?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101104/0200/functional-description/base-element?lang=en",
        "modified" : 1636545167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452119541506193,
        "uri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
        "syscollection" : "default"
      },
      "Title" : "Base element",
      "Uri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
      "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
      "ClickUri" : "https://developer.arm.com/documentation/101104/0200/functional-description/base-element?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
      "Excerpt" : "Base element This section describes the Base element. This section contains the following subsections: Overview. Component sources. AHB5 bus matrix. SRAM. ... Expansion ports.",
      "FirstSentences" : "Base element This section describes the Base element. This section contains the following subsections: Overview. Component sources. AHB5 bus matrix. SRAM. APB TrustZone peripheral protection ..."
    }, {
      "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101104/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/101104/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "firstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2370,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
        "document_number" : "101104",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465900",
        "sysurihash" : "A1r8qj4nDMð9zwGG",
        "urihash" : "A1r8qj4nDMð9zwGG",
        "sysuri" : "https://developer.arm.com/documentation/101104/0200/en",
        "systransactionid" : 872616,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531269103000,
        "topparentid" : 3465900,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814111000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452119000,
        "permanentid" : "df462e3fbdc28c9b0c05caf67aa727fd4bf49532e53481101eb4f9089189",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859a5fa57aac7b03f73059",
        "transactionid" : 872616,
        "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
        "products" : [ "CoreLink SSE-200 Subsystem" ],
        "date" : 1650452119000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101104:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452119515143227,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4365,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452115943,
        "syssize" : 4365,
        "sysdate" : 1650452119000,
        "haslayout" : "1",
        "topparent" : "3465900",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465900,
        "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 291,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452119000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101104/0200/?lang=en",
        "modified" : 1636545167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452119515143227,
        "uri" : "https://developer.arm.com/documentation/101104/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101104/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "FirstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
    } ],
    "totalNumberOfChildResults" : 135,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
      "document_number" : "101104",
      "document_version" : "0200",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3465900",
      "sysauthor" : "ARM",
      "sysurihash" : "HR94eTfZL5WHWjIF",
      "urihash" : "HR94eTfZL5WHWjIF",
      "sysuri" : "https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
      "systransactionid" : 872616,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1531269103000,
      "topparentid" : 3465900,
      "numberofpages" : 187,
      "sysconcepts" : "interfaces ; registers ; power domains ; signals ; subsystems ; reset ; SSE ; configuration ; subsections ; nWARMRESETSYS ; expansion logic ; security ; base element ; controllers ; nPORESETDEBUG ; Non-secure regions",
      "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
      "attachmentparentid" : 3465900,
      "parentitem" : "5e859a5fa57aac7b03f73059",
      "concepts" : "interfaces ; registers ; power domains ; signals ; subsystems ; reset ; SSE ; configuration ; subsections ; nWARMRESETSYS ; expansion logic ; security ; base element ; controllers ; nPORESETDEBUG ; Non-secure regions",
      "documenttype" : "pdf",
      "isattachment" : "3465900",
      "sysindexeddate" : 1650452121000,
      "permanentid" : "67423b7dcf5b45329a9b0961ee0404e15387c62dcd43e72290c0619c7f45",
      "syslanguage" : [ "English" ],
      "itemid" : "5e859a61a57aac7b03f73101",
      "transactionid" : 872616,
      "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
      "subject" : "This book is for the Arm® CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
      "date" : 1650452120000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101104:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650452120771204668,
      "sysisattachment" : "3465900",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3465900,
      "size" : 1436216,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e859a61a57aac7b03f73101",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650452119341,
      "syssubject" : "This book is for the Arm® CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
      "syssize" : 1436216,
      "sysdate" : 1650452120000,
      "topparent" : "3465900",
      "author" : "ARM",
      "label_version" : "r2p0",
      "systopparentid" : 3465900,
      "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
      "wordcount" : 3358,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650452121000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e859a61a57aac7b03f73101",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650452120771204668,
      "uri" : "https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e859a61a57aac7b03f73101",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
    "Excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... All rights reserved. ... Copyright © 2016–2018 Arm Limited (or its affiliates).",
    "FirstSentences" : "Arm® CoreLink™ SSE-200 Subsystem for Embedded Revision: r2p0 Technical Reference Manual Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved. 101104_0200_00_en Arm® CoreLink™ ..."
  }, {
    "title" : "Arm Corstone SSE-300 Example Subsystem",
    "uri" : "https://developer.arm.com/documentation/101773/0001/en",
    "printableUri" : "https://developer.arm.com/documentation/101773/0001/en",
    "clickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
    "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
    "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2370,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "SPCSECCTRL",
      "uri" : "https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
      "printableUri" : "https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
      "clickUri" : "https://developer.arm.com/documentation/101773/0001/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
      "excerpt" : "SPCSECCTRL The Security Privilege Controller Security Configuration Control Register ... Table 1. SPCSECCTRL Register Bits Type Default Name Description 31:1 RO 0x00000000 - Reserved.",
      "firstSentences" : "SPCSECCTRL The Security Privilege Controller Security Configuration Control Register implements the security lock register. Table 1. SPCSECCTRL Register Bits Type Default Name Description 31:1 RO ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2370,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-300 Example Subsystem",
        "uri" : "https://developer.arm.com/documentation/101773/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/101773/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Corstone SSE-300 Example Subsystem ",
          "document_number" : "101773",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4692045",
          "sysurihash" : "7PzJPk2tpLF3SYV1",
          "urihash" : "7PzJPk2tpLF3SYV1",
          "sysuri" : "https://developer.arm.com/documentation/101773/0001/en",
          "systransactionid" : 872615,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1624320000000,
          "topparentid" : 4692045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1626079244000,
          "sysconcepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
          "concepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452072000,
          "permanentid" : "a38565017fd2ff6621d160cc91a0458c40bb673785bdcb62b9fa60c3a9f4",
          "syslanguage" : [ "English" ],
          "itemid" : "60ec000c9ebe3a7dbd3a664b",
          "transactionid" : 872615,
          "title" : "Arm  Corstone SSE-300 Example Subsystem ",
          "products" : [ "Corstone SSE-300" ],
          "date" : 1650452072000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101773:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1650452072501998478,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4589,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452059155,
          "syssize" : 4589,
          "sysdate" : 1650452072000,
          "haslayout" : "1",
          "topparent" : "4692045",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4692045,
          "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
          "document_revision" : "0001-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452072000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101773/0001/?lang=en",
          "modified" : 1637071037000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452072501998478,
          "uri" : "https://developer.arm.com/documentation/101773/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-300 Example Subsystem",
        "Uri" : "https://developer.arm.com/documentation/101773/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SPCSECCTRL ",
        "document_number" : "101773",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4692045",
        "sysurihash" : "AZ9GiLoeQUW6txfd",
        "urihash" : "AZ9GiLoeQUW6txfd",
        "sysuri" : "https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1624320000000,
        "topparentid" : 4692045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626079244000,
        "sysconcepts" : "Configuration Register ; related control ; SYS ; reset ; W1S ; RO",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
        "attachmentparentid" : 4692045,
        "parentitem" : "60ec000c9ebe3a7dbd3a664b",
        "concepts" : "Configuration Register ; related control ; SYS ; reset ; W1S ; RO",
        "documenttype" : "html",
        "isattachment" : "4692045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452072000,
        "permanentid" : "790e72e99d6842cd49834a490a66f2a24ff6a13486bf9140260a4ef4db24",
        "syslanguage" : [ "English" ],
        "itemid" : "60ec000e9ebe3a7dbd3a66c2",
        "transactionid" : 872615,
        "title" : "SPCSECCTRL ",
        "products" : [ "Corstone SSE-300" ],
        "date" : 1650452072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101773:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1650452072496375052,
        "sysisattachment" : "4692045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4692045,
        "size" : 750,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101773/0001/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452058905,
        "syssize" : 750,
        "sysdate" : 1650452072000,
        "haslayout" : "1",
        "topparent" : "4692045",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4692045,
        "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
        "document_revision" : "0001-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101773/0001/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL?lang=en",
        "modified" : 1637071037000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452072496375052,
        "uri" : "https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
        "syscollection" : "default"
      },
      "Title" : "SPCSECCTRL",
      "Uri" : "https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
      "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
      "ClickUri" : "https://developer.arm.com/documentation/101773/0001/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
      "Excerpt" : "SPCSECCTRL The Security Privilege Controller Security Configuration Control Register ... Table 1. SPCSECCTRL Register Bits Type Default Name Description 31:1 RO 0x00000000 - Reserved.",
      "FirstSentences" : "SPCSECCTRL The Security Privilege Controller Security Configuration Control Register implements the security lock register. Table 1. SPCSECCTRL Register Bits Type Default Name Description 31:1 RO ..."
    }, {
      "title" : "Entering HIBERNATION0",
      "uri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
      "printableUri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
      "clickUri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
      "excerpt" : "Entering HIBERNATION0 To enter the HIBERNATION0 state, the following conditions must be met: The Minimum ... If timers, watchdogs, or both are needed, the PD_AON modules can be used: System ...",
      "firstSentences" : "Entering HIBERNATION0 To enter the HIBERNATION0 state, the following conditions must be met: The Minimum Power State in the registers PDCM_PD_VMR0_SENSE and PDCM_PD_VMR1_SENSE has to be set to OFF ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2370,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-300 Example Subsystem",
        "uri" : "https://developer.arm.com/documentation/101773/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/101773/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Corstone SSE-300 Example Subsystem ",
          "document_number" : "101773",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4692045",
          "sysurihash" : "7PzJPk2tpLF3SYV1",
          "urihash" : "7PzJPk2tpLF3SYV1",
          "sysuri" : "https://developer.arm.com/documentation/101773/0001/en",
          "systransactionid" : 872615,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1624320000000,
          "topparentid" : 4692045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1626079244000,
          "sysconcepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
          "concepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452072000,
          "permanentid" : "a38565017fd2ff6621d160cc91a0458c40bb673785bdcb62b9fa60c3a9f4",
          "syslanguage" : [ "English" ],
          "itemid" : "60ec000c9ebe3a7dbd3a664b",
          "transactionid" : 872615,
          "title" : "Arm  Corstone SSE-300 Example Subsystem ",
          "products" : [ "Corstone SSE-300" ],
          "date" : 1650452072000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101773:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1650452072501998478,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4589,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452059155,
          "syssize" : 4589,
          "sysdate" : 1650452072000,
          "haslayout" : "1",
          "topparent" : "4692045",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4692045,
          "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
          "document_revision" : "0001-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452072000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101773/0001/?lang=en",
          "modified" : 1637071037000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452072501998478,
          "uri" : "https://developer.arm.com/documentation/101773/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-300 Example Subsystem",
        "Uri" : "https://developer.arm.com/documentation/101773/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Entering HIBERNATION0 ",
        "document_number" : "101773",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4692045",
        "sysurihash" : "gMsXIiafWErQrZgi",
        "urihash" : "gMsXIiafWErQrZgi",
        "sysuri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1624320000000,
        "topparentid" : 4692045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626079244000,
        "sysconcepts" : "expansion logic ; SENSE register ; Protection Controllers ; CPU0 ; HIBERNATION0 ; EWIC ; SYS ; Entering lower ; first access ; Sensitivity",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
        "attachmentparentid" : 4692045,
        "parentitem" : "60ec000c9ebe3a7dbd3a664b",
        "concepts" : "expansion logic ; SENSE register ; Protection Controllers ; CPU0 ; HIBERNATION0 ; EWIC ; SYS ; Entering lower ; first access ; Sensitivity",
        "documenttype" : "html",
        "isattachment" : "4692045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452072000,
        "permanentid" : "656d64491fb872b4132a2519db96aed3d6ad1a68569bfecd96666e1c0909",
        "syslanguage" : [ "English" ],
        "itemid" : "60ec000d9ebe3a7dbd3a6692",
        "transactionid" : 872615,
        "title" : "Entering HIBERNATION0 ",
        "products" : [ "Corstone SSE-300" ],
        "date" : 1650452072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101773:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1650452072468815809,
        "sysisattachment" : "4692045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4692045,
        "size" : 1877,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452059092,
        "syssize" : 1877,
        "sysdate" : 1650452072000,
        "haslayout" : "1",
        "topparent" : "4692045",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4692045,
        "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
        "wordcount" : 140,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
        "document_revision" : "0001-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101773/0001/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0?lang=en",
        "modified" : 1637071037000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452072468815809,
        "uri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
        "syscollection" : "default"
      },
      "Title" : "Entering HIBERNATION0",
      "Uri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
      "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
      "ClickUri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
      "Excerpt" : "Entering HIBERNATION0 To enter the HIBERNATION0 state, the following conditions must be met: The Minimum ... If timers, watchdogs, or both are needed, the PD_AON modules can be used: System ...",
      "FirstSentences" : "Entering HIBERNATION0 To enter the HIBERNATION0 state, the following conditions must be met: The Minimum Power State in the registers PDCM_PD_VMR0_SENSE and PDCM_PD_VMR1_SENSE has to be set to OFF ..."
    }, {
      "title" : "System power states",
      "uri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
      "printableUri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
      "clickUri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
      "excerpt" : "Table 1. ... The relationship of the clocks and the power states is defined in the Power State ... for the system when a warm reset is being performed. ... System power states Corstone SSE-300",
      "firstSentences" : "System power states By the relationships and minimum power states defined in the various Power Dependency Control Matrix Sensitivity registers and the low power control registers within the CPU, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2370,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-300 Example Subsystem",
        "uri" : "https://developer.arm.com/documentation/101773/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/101773/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Corstone SSE-300 Example Subsystem ",
          "document_number" : "101773",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4692045",
          "sysurihash" : "7PzJPk2tpLF3SYV1",
          "urihash" : "7PzJPk2tpLF3SYV1",
          "sysuri" : "https://developer.arm.com/documentation/101773/0001/en",
          "systransactionid" : 872615,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1624320000000,
          "topparentid" : 4692045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1626079244000,
          "sysconcepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
          "concepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452072000,
          "permanentid" : "a38565017fd2ff6621d160cc91a0458c40bb673785bdcb62b9fa60c3a9f4",
          "syslanguage" : [ "English" ],
          "itemid" : "60ec000c9ebe3a7dbd3a664b",
          "transactionid" : 872615,
          "title" : "Arm  Corstone SSE-300 Example Subsystem ",
          "products" : [ "Corstone SSE-300" ],
          "date" : 1650452072000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101773:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1650452072501998478,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4589,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452059155,
          "syssize" : 4589,
          "sysdate" : 1650452072000,
          "haslayout" : "1",
          "topparent" : "4692045",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4692045,
          "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
          "document_revision" : "0001-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452072000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101773/0001/?lang=en",
          "modified" : 1637071037000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452072501998478,
          "uri" : "https://developer.arm.com/documentation/101773/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-300 Example Subsystem",
        "Uri" : "https://developer.arm.com/documentation/101773/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "System power states ",
        "document_number" : "101773",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4692045",
        "sysurihash" : "KMRXweð6qvyFf5Mw",
        "urihash" : "KMRXweð6qvyFf5Mw",
        "sysuri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1624320000000,
        "topparentid" : 4692045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626079244000,
        "sysconcepts" : "power states ; HIBERNATION0 ; wake ; retention ; SYS ; registers ; control ; voltage ; Device Interface Components ; Cold reset ; Clock gating ; Entering lower ; capable cells ; logic retained",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
        "attachmentparentid" : 4692045,
        "parentitem" : "60ec000c9ebe3a7dbd3a664b",
        "concepts" : "power states ; HIBERNATION0 ; wake ; retention ; SYS ; registers ; control ; voltage ; Device Interface Components ; Cold reset ; Clock gating ; Entering lower ; capable cells ; logic retained",
        "documenttype" : "html",
        "isattachment" : "4692045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452072000,
        "permanentid" : "37617e3e5b650c4cc8a3a4180c4c80a10f0ea465309aacab47dd11c88f87",
        "syslanguage" : [ "English" ],
        "itemid" : "60ec000d9ebe3a7dbd3a6690",
        "transactionid" : 872615,
        "title" : "System power states ",
        "products" : [ "Corstone SSE-300" ],
        "date" : 1650452072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101773:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1650452072457686062,
        "sysisattachment" : "4692045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4692045,
        "size" : 3454,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452059092,
        "syssize" : 3454,
        "sysdate" : 1650452072000,
        "haslayout" : "1",
        "topparent" : "4692045",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4692045,
        "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
        "wordcount" : 194,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
        "document_revision" : "0001-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101773/0001/Functional-Description/Power-integration/System-power-states?lang=en",
        "modified" : 1637071037000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452072457686062,
        "uri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
        "syscollection" : "default"
      },
      "Title" : "System power states",
      "Uri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
      "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
      "ClickUri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
      "Excerpt" : "Table 1. ... The relationship of the clocks and the power states is defined in the Power State ... for the system when a warm reset is being performed. ... System power states Corstone SSE-300",
      "FirstSentences" : "System power states By the relationships and minimum power states defined in the various Power Dependency Control Matrix Sensitivity registers and the low power control registers within the CPU, ..."
    } ],
    "totalNumberOfChildResults" : 117,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm  Corstone SSE-300 Example Subsystem ",
      "document_number" : "101773",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4692045",
      "sysurihash" : "7PzJPk2tpLF3SYV1",
      "urihash" : "7PzJPk2tpLF3SYV1",
      "sysuri" : "https://developer.arm.com/documentation/101773/0001/en",
      "systransactionid" : 872615,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1624320000000,
      "topparentid" : 4692045,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1626079244000,
      "sysconcepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
      "concepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1650452072000,
      "permanentid" : "a38565017fd2ff6621d160cc91a0458c40bb673785bdcb62b9fa60c3a9f4",
      "syslanguage" : [ "English" ],
      "itemid" : "60ec000c9ebe3a7dbd3a664b",
      "transactionid" : 872615,
      "title" : "Arm  Corstone SSE-300 Example Subsystem ",
      "products" : [ "Corstone SSE-300" ],
      "date" : 1650452072000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101773:0001:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1650452072501998478,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4589,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650452059155,
      "syssize" : 4589,
      "sysdate" : 1650452072000,
      "haslayout" : "1",
      "topparent" : "4692045",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4692045,
      "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
      "wordcount" : 308,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
      "document_revision" : "0001-03",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650452072000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101773/0001/?lang=en",
      "modified" : 1637071037000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650452072501998478,
      "uri" : "https://developer.arm.com/documentation/101773/0001/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Corstone SSE-300 Example Subsystem",
    "Uri" : "https://developer.arm.com/documentation/101773/0001/en",
    "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en",
    "ClickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
    "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
    "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ..."
  }, {
    "title" : "Functional description",
    "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description",
    "printableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description",
    "clickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description",
    "excerpt" : "Functional description This chapter provides a functional description of the Secure Enclave. It contains the following sections: Secure Enclave components Interfaces Clocks Power .",
    "firstSentences" : "Functional description This chapter provides a functional description of the Secure Enclave. It contains the following sections: Secure Enclave components Interfaces Clocks Power . Reset ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2370,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101870/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101870/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
        "document_number" : "101870",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723680",
        "sysurihash" : "jvU8aGmhBWLtjodW",
        "urihash" : "jvU8aGmhBWLtjodW",
        "sysuri" : "https://developer.arm.com/documentation/101870/0000/en",
        "systransactionid" : 872614,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594208032000,
        "topparentid" : 3723680,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596194531000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "sysindexeddate" : 1650452044000,
        "permanentid" : "cceed603b88bbc2510b176e9ff99177010b319b71e99c35b3a8f26e08eea",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23fee3da9f9552000fa370",
        "transactionid" : 872614,
        "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452044000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101870:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452044950684590,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4427,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452002497,
        "syssize" : 4427,
        "sysdate" : 1650452044000,
        "haslayout" : "1",
        "topparent" : "3723680",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723680,
        "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
        "wordcount" : 293,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452044000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101870/0000/?lang=en",
        "modified" : 1645008167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452044950684590,
        "uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101870/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "Clocks",
      "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
      "printableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
      "clickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
      "excerpt" : "Clocks For information on S32KCLK used by designs in both SSE-700 Host System and Secure Enclave, see ... This section contains the following subsections: SECENCREFCLK SECENCCLK SECENCDIVCLK ...",
      "firstSentences" : "Clocks For information on S32KCLK used by designs in both SSE-700 Host System and Secure Enclave, see S32KCLK in the Arm Corstone SSE-700 Subsystem Technical Reference Manual. This section ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2370,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101870/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
          "document_number" : "101870",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3723680",
          "sysurihash" : "jvU8aGmhBWLtjodW",
          "urihash" : "jvU8aGmhBWLtjodW",
          "sysuri" : "https://developer.arm.com/documentation/101870/0000/en",
          "systransactionid" : 872614,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594208032000,
          "topparentid" : 3723680,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596194531000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "sysindexeddate" : 1650452044000,
          "permanentid" : "cceed603b88bbc2510b176e9ff99177010b319b71e99c35b3a8f26e08eea",
          "syslanguage" : [ "English" ],
          "itemid" : "5f23fee3da9f9552000fa370",
          "transactionid" : 872614,
          "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
          "products" : [ "Corstone SSE-700" ],
          "date" : 1650452044000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101870:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452044950684590,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4427,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452002497,
          "syssize" : 4427,
          "sysdate" : 1650452044000,
          "haslayout" : "1",
          "topparent" : "3723680",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3723680,
          "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452044000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101870/0000/?lang=en",
          "modified" : 1645008167000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452044950684590,
          "uri" : "https://developer.arm.com/documentation/101870/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Clocks ",
        "document_number" : "101870",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723680",
        "sysurihash" : "q0fqJiAaBJ8dBhWU",
        "urihash" : "q0fqJiAaBJ8dBhWU",
        "sysuri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594208032000,
        "topparentid" : 3723680,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596194531000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "attachmentparentid" : 3723680,
        "parentitem" : "5f23fee3da9f9552000fa370",
        "documenttype" : "html",
        "isattachment" : "3723680",
        "sysindexeddate" : 1650452070000,
        "permanentid" : "e5b9478af438c6d3b66057ee13ee54eb009abef2ee51f2fc96c05fab04ef",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23fee3da9f9552000fa384",
        "transactionid" : 872615,
        "title" : "Clocks ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452070000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101870:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452070858142874,
        "sysisattachment" : "3723680",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3723680,
        "size" : 284,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452002497,
        "syssize" : 284,
        "sysdate" : 1650452070000,
        "haslayout" : "1",
        "topparent" : "3723680",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723680,
        "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452070000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101870/0000/Functional-description/Clocks?lang=en",
        "modified" : 1645008167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452070858142874,
        "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
        "syscollection" : "default"
      },
      "Title" : "Clocks",
      "Uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
      "ClickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
      "Excerpt" : "Clocks For information on S32KCLK used by designs in both SSE-700 Host System and Secure Enclave, see ... This section contains the following subsections: SECENCREFCLK SECENCCLK SECENCDIVCLK ...",
      "FirstSentences" : "Clocks For information on S32KCLK used by designs in both SSE-700 Host System and Secure Enclave, see S32KCLK in the Arm Corstone SSE-700 Subsystem Technical Reference Manual. This section ..."
    }, {
      "title" : "Crypto Accelerator interfaces",
      "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Interfaces/Crypto-Accelerator-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
      "excerpt" : "Crypto Accelerator AON (CAAON) interface The Crypto Accelerator AON interface is used for communication ... Asynchronous AONTOP CRYPTOAONRESETn Crypto Accelerator interfaces Corstone SSE-700",
      "firstSentences" : "Crypto Accelerator interfaces The interfaces listed are used to integrate a Crypto Accelerator into the SSE-700 subsystem. The SSE-700 subsystem Crypto Accelerator is split between the SECENCTOP ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2370,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101870/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
          "document_number" : "101870",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3723680",
          "sysurihash" : "jvU8aGmhBWLtjodW",
          "urihash" : "jvU8aGmhBWLtjodW",
          "sysuri" : "https://developer.arm.com/documentation/101870/0000/en",
          "systransactionid" : 872614,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594208032000,
          "topparentid" : 3723680,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596194531000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "sysindexeddate" : 1650452044000,
          "permanentid" : "cceed603b88bbc2510b176e9ff99177010b319b71e99c35b3a8f26e08eea",
          "syslanguage" : [ "English" ],
          "itemid" : "5f23fee3da9f9552000fa370",
          "transactionid" : 872614,
          "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
          "products" : [ "Corstone SSE-700" ],
          "date" : 1650452044000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101870:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452044950684590,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4427,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452002497,
          "syssize" : 4427,
          "sysdate" : 1650452044000,
          "haslayout" : "1",
          "topparent" : "3723680",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3723680,
          "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452044000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101870/0000/?lang=en",
          "modified" : 1645008167000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452044950684590,
          "uri" : "https://developer.arm.com/documentation/101870/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Crypto Accelerator interfaces ",
        "document_number" : "101870",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723680",
        "sysurihash" : "2eyLHaaY6RhYA9dV",
        "urihash" : "2eyLHaaY6RhYA9dV",
        "sysuri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594208032000,
        "topparentid" : 3723680,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596194531000,
        "sysconcepts" : "Accelerator Master ; Secure Enclave ; power domains ; subsystem ; SSE ; interfaces ; signals ; data CRYPTOCLKOUT ; synchronous de-assertion ; asynchronous assertion ; encoding of the PSTATE",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "attachmentparentid" : 3723680,
        "parentitem" : "5f23fee3da9f9552000fa370",
        "concepts" : "Accelerator Master ; Secure Enclave ; power domains ; subsystem ; SSE ; interfaces ; signals ; data CRYPTOCLKOUT ; synchronous de-assertion ; asynchronous assertion ; encoding of the PSTATE",
        "documenttype" : "html",
        "isattachment" : "3723680",
        "sysindexeddate" : 1650452070000,
        "permanentid" : "74868bc15c5a7220ede32506790ffd3897ead88ff27d7eb5608af22ff020",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23fee3da9f9552000fa380",
        "transactionid" : 872615,
        "title" : "Crypto Accelerator interfaces ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452070000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101870:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452070447004029,
        "sysisattachment" : "3723680",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3723680,
        "size" : 4108,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Interfaces/Crypto-Accelerator-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452002497,
        "syssize" : 4108,
        "sysdate" : 1650452070000,
        "haslayout" : "1",
        "topparent" : "3723680",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723680,
        "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
        "wordcount" : 154,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452070000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Interfaces/Crypto-Accelerator-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101870/0000/Functional-description/Interfaces/Crypto-Accelerator-interfaces?lang=en",
        "modified" : 1645008167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452070447004029,
        "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
        "syscollection" : "default"
      },
      "Title" : "Crypto Accelerator interfaces",
      "Uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Interfaces/Crypto-Accelerator-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
      "Excerpt" : "Crypto Accelerator AON (CAAON) interface The Crypto Accelerator AON interface is used for communication ... Asynchronous AONTOP CRYPTOAONRESETn Crypto Accelerator interfaces Corstone SSE-700",
      "FirstSentences" : "Crypto Accelerator interfaces The interfaces listed are used to integrate a Crypto Accelerator into the SSE-700 subsystem. The SSE-700 subsystem Crypto Accelerator is split between the SECENCTOP ..."
    }, {
      "title" : "SECENCCLK",
      "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
      "printableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
      "clickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks/SECENCCLK?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
      "excerpt" : "SECENCCLK The following table summarizes SECENCCLK. Table 2-5 SECENCCLK Clock name SECENCCLK Sources Name Default Divider Support SECENCREFCLK ... They cannot be used for any other logic.",
      "firstSentences" : "SECENCCLK The following table summarizes SECENCCLK. Table 2-5 SECENCCLK Clock name SECENCCLK Sources Name Default Divider Support SECENCREFCLK Yes No SYSPLL No Yes High-level clock gating support ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2370,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101870/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
          "document_number" : "101870",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3723680",
          "sysurihash" : "jvU8aGmhBWLtjodW",
          "urihash" : "jvU8aGmhBWLtjodW",
          "sysuri" : "https://developer.arm.com/documentation/101870/0000/en",
          "systransactionid" : 872614,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594208032000,
          "topparentid" : 3723680,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596194531000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "sysindexeddate" : 1650452044000,
          "permanentid" : "cceed603b88bbc2510b176e9ff99177010b319b71e99c35b3a8f26e08eea",
          "syslanguage" : [ "English" ],
          "itemid" : "5f23fee3da9f9552000fa370",
          "transactionid" : 872614,
          "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
          "products" : [ "Corstone SSE-700" ],
          "date" : 1650452044000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101870:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452044950684590,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4427,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452002497,
          "syssize" : 4427,
          "sysdate" : 1650452044000,
          "haslayout" : "1",
          "topparent" : "3723680",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3723680,
          "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452044000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101870/0000/?lang=en",
          "modified" : 1645008167000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452044950684590,
          "uri" : "https://developer.arm.com/documentation/101870/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SECENCCLK ",
        "document_number" : "101870",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723680",
        "sysurihash" : "WñNezRXZf2fS7Yqg",
        "urihash" : "WñNezRXZf2fS7Yqg",
        "sysuri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594208032000,
        "topparentid" : 3723680,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596194531000,
        "sysconcepts" : "using CRYPTOCLKOUT ; Crypto Accelerator ; SSE",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "attachmentparentid" : 3723680,
        "parentitem" : "5f23fee3da9f9552000fa370",
        "concepts" : "using CRYPTOCLKOUT ; Crypto Accelerator ; SSE",
        "documenttype" : "html",
        "isattachment" : "3723680",
        "sysindexeddate" : 1650452070000,
        "permanentid" : "0ccca2671f8698afb95104694822c393d1d038b8aa01e062a917922e9107",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23fee3da9f9552000fa386",
        "transactionid" : 872615,
        "title" : "SECENCCLK ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452070000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101870:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452070409482796,
        "sysisattachment" : "3723680",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3723680,
        "size" : 551,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks/SECENCCLK?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452002497,
        "syssize" : 551,
        "sysdate" : 1650452070000,
        "haslayout" : "1",
        "topparent" : "3723680",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723680,
        "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452070000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks/SECENCCLK?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101870/0000/Functional-description/Clocks/SECENCCLK?lang=en",
        "modified" : 1645008167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452070409482796,
        "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
        "syscollection" : "default"
      },
      "Title" : "SECENCCLK",
      "Uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
      "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
      "ClickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks/SECENCCLK?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
      "Excerpt" : "SECENCCLK The following table summarizes SECENCCLK. Table 2-5 SECENCCLK Clock name SECENCCLK Sources Name Default Divider Support SECENCREFCLK ... They cannot be used for any other logic.",
      "FirstSentences" : "SECENCCLK The following table summarizes SECENCCLK. Table 2-5 SECENCCLK Clock name SECENCCLK Sources Name Default Divider Support SECENCREFCLK Yes No SYSPLL No Yes High-level clock gating support ..."
    } ],
    "totalNumberOfChildResults" : 18,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional description ",
      "document_number" : "101870",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3723680",
      "sysurihash" : "LOAltcAKC4ES1Uñ4",
      "urihash" : "LOAltcAKC4ES1Uñ4",
      "sysuri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description",
      "systransactionid" : 872615,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1594208032000,
      "topparentid" : 3723680,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1596194531000,
      "sysconcepts" : "Secure Enclave",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
      "attachmentparentid" : 3723680,
      "parentitem" : "5f23fee3da9f9552000fa370",
      "concepts" : "Secure Enclave",
      "documenttype" : "html",
      "isattachment" : "3723680",
      "sysindexeddate" : 1650452071000,
      "permanentid" : "e8692a12b965b9a973b2c5581a1101aebb26c9c35c78d0b7d4a77a0f72ce",
      "syslanguage" : [ "English" ],
      "itemid" : "5f23fee3da9f9552000fa377",
      "transactionid" : 872615,
      "title" : "Functional description ",
      "products" : [ "Corstone SSE-700" ],
      "date" : 1650452071000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101870:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650452071083993907,
      "sysisattachment" : "3723680",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3723680,
      "size" : 226,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650452002497,
      "syssize" : 226,
      "sysdate" : 1650452071000,
      "haslayout" : "1",
      "topparent" : "3723680",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3723680,
      "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
      "wordcount" : 22,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
      "document_revision" : "03",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650452071000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101870/0000/Functional-description?lang=en",
      "modified" : 1645008167000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650452071083993907,
      "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional description",
    "Uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description",
    "Excerpt" : "Functional description This chapter provides a functional description of the Secure Enclave. It contains the following sections: Secure Enclave components Interfaces Clocks Power .",
    "FirstSentences" : "Functional description This chapter provides a functional description of the Secure Enclave. It contains the following sections: Secure Enclave components Interfaces Clocks Power . Reset ..."
  }, {
    "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101418/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/101418/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
    "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
    "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2370,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Output clocks",
      "uri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
      "printableUri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
      "clickUri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Output-clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
      "excerpt" : "Output clocks SSE-700 provides the following clock outputs: ACLKOUT: Driven by ACLK Used only in SYSTOP ... the Secure Enclave HOSTAONEXPCLK: Driven by REFCLK Used only for logic connected to ...",
      "firstSentences" : "Output clocks SSE-700 provides the following clock outputs: ACLKOUT: Driven by ACLK Used only in SYSTOP GICCLKOUT: Driven by GICCLK Used only in CLUSTOP DBGCLKOUT: Driven by DBGCLK Used only in ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2370,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101418/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101418/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
          "document_number" : "101418",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3822803",
          "sysurihash" : "vW9NhMtzlpon6PnY",
          "urihash" : "vW9NhMtzlpon6PnY",
          "sysuri" : "https://developer.arm.com/documentation/101418/0100/en",
          "systransactionid" : 872615,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594916276000,
          "topparentid" : 3822803,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596039560000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452069000,
          "permanentid" : "415bd25b0dc5c20ba9e9a09dce4814a7a840e327a30391f09a403e0a6da4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f21a188500e883ab8e76239",
          "transactionid" : 872615,
          "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
          "products" : [ "Corstone SSE-700" ],
          "date" : 1650452069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101418:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452069862294408,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4415,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650451995099,
          "syssize" : 4415,
          "sysdate" : 1650452069000,
          "haslayout" : "1",
          "topparent" : "3822803",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3822803,
          "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "document_revision" : "07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101418/0100/?lang=en",
          "modified" : 1636628430000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452069862294408,
          "uri" : "https://developer.arm.com/documentation/101418/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101418/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Output clocks ",
        "document_number" : "101418",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3822803",
        "sysurihash" : "AuHrGoNkEx4FrRSw",
        "urihash" : "AuHrGoNkEx4FrRSw",
        "sysuri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594916276000,
        "topparentid" : 3822803,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596039560000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "attachmentparentid" : 3822803,
        "parentitem" : "5f21a188500e883ab8e76239",
        "documenttype" : "html",
        "isattachment" : "3822803",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452069000,
        "permanentid" : "9d8d32893e2171352705d41e6bae57627f969033639b2aa570d818c01aa7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f21a189500e883ab8e762c4",
        "transactionid" : 872615,
        "title" : "Output clocks ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101418:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452069731339761,
        "sysisattachment" : "3822803",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3822803,
        "size" : 1031,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Output-clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451995087,
        "syssize" : 1031,
        "sysdate" : 1650452069000,
        "haslayout" : "1",
        "topparent" : "3822803",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3822803,
        "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Output-clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101418/0100/Clocks/Output-clocks?lang=en",
        "modified" : 1636628430000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452069731339761,
        "uri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
        "syscollection" : "default"
      },
      "Title" : "Output clocks",
      "Uri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
      "ClickUri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Output-clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
      "Excerpt" : "Output clocks SSE-700 provides the following clock outputs: ACLKOUT: Driven by ACLK Used only in SYSTOP ... the Secure Enclave HOSTAONEXPCLK: Driven by REFCLK Used only for logic connected to ...",
      "FirstSentences" : "Output clocks SSE-700 provides the following clock outputs: ACLKOUT: Driven by ACLK Used only in SYSTOP GICCLKOUT: Driven by GICCLK Used only in CLUSTOP DBGCLKOUT: Driven by DBGCLK Used only in ..."
    }, {
      "title" : "SYSPLL",
      "uri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
      "printableUri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
      "clickUri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Clock-inputs/SYSPLL?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
      "excerpt" : "SYSPLL SYSPLL is the clock output of the system PLL. It generates all clocks in the system. Alongside the SYSPLL input, there is the SYSPLLLOCK signal. ... SYSPLL Corstone SSE-700",
      "firstSentences" : "SYSPLL SYSPLL is the clock output of the system PLL. It generates all clocks in the system. Alongside the SYSPLL input, there is the SYSPLLLOCK signal. The software is responsible for switching to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2370,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101418/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101418/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
          "document_number" : "101418",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3822803",
          "sysurihash" : "vW9NhMtzlpon6PnY",
          "urihash" : "vW9NhMtzlpon6PnY",
          "sysuri" : "https://developer.arm.com/documentation/101418/0100/en",
          "systransactionid" : 872615,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594916276000,
          "topparentid" : 3822803,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596039560000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452069000,
          "permanentid" : "415bd25b0dc5c20ba9e9a09dce4814a7a840e327a30391f09a403e0a6da4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f21a188500e883ab8e76239",
          "transactionid" : 872615,
          "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
          "products" : [ "Corstone SSE-700" ],
          "date" : 1650452069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101418:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452069862294408,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4415,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650451995099,
          "syssize" : 4415,
          "sysdate" : 1650452069000,
          "haslayout" : "1",
          "topparent" : "3822803",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3822803,
          "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "document_revision" : "07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101418/0100/?lang=en",
          "modified" : 1636628430000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452069862294408,
          "uri" : "https://developer.arm.com/documentation/101418/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101418/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SYSPLL ",
        "document_number" : "101418",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3822803",
        "sysurihash" : "2T5q1ll2iMX6IAñð",
        "urihash" : "2T5q1ll2iMX6IAñð",
        "sysuri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594916276000,
        "topparentid" : 3822803,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596039560000,
        "sysconcepts" : "clock",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "attachmentparentid" : 3822803,
        "parentitem" : "5f21a188500e883ab8e76239",
        "concepts" : "clock",
        "documenttype" : "html",
        "isattachment" : "3822803",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452069000,
        "permanentid" : "0ab6c6bb7616e2454b239f227f5e83b8979acacaf2c289be39f10a2c01cc",
        "syslanguage" : [ "English" ],
        "itemid" : "5f21a189500e883ab8e762b5",
        "transactionid" : 872615,
        "title" : "SYSPLL ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101418:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452069693283584,
        "sysisattachment" : "3822803",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3822803,
        "size" : 457,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Clock-inputs/SYSPLL?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451995087,
        "syssize" : 457,
        "sysdate" : 1650452069000,
        "haslayout" : "1",
        "topparent" : "3822803",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3822803,
        "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Clock-inputs/SYSPLL?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101418/0100/Clocks/Clock-inputs/SYSPLL?lang=en",
        "modified" : 1636628430000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452069693283584,
        "uri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
        "syscollection" : "default"
      },
      "Title" : "SYSPLL",
      "Uri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
      "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
      "ClickUri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Clock-inputs/SYSPLL?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
      "Excerpt" : "SYSPLL SYSPLL is the clock output of the system PLL. It generates all clocks in the system. Alongside the SYSPLL input, there is the SYSPLLLOCK signal. ... SYSPLL Corstone SSE-700",
      "FirstSentences" : "SYSPLL SYSPLL is the clock output of the system PLL. It generates all clocks in the system. Alongside the SYSPLL input, there is the SYSPLLLOCK signal. The software is responsible for switching to ..."
    }, {
      "title" : "Bus protocol",
      "uri" : "https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
      "printableUri" : "https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
      "clickUri" : "https://developer.arm.com/documentation/101418/0100/Firewall/About-the-Firewall/Bus-protocol?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
      "excerpt" : "Only applies to read transactions, all write transactions are considered data ... Note These requirements apply independently of: The level of TE implemented The value of the property's ...",
      "firstSentences" : "Bus protocol This manual allows any bus protocol to be used on the interfaces to the Firewall Components. However, the bus protocol must meet the following requirements: Bus protocol must be ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2370,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101418/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101418/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
          "document_number" : "101418",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3822803",
          "sysurihash" : "vW9NhMtzlpon6PnY",
          "urihash" : "vW9NhMtzlpon6PnY",
          "sysuri" : "https://developer.arm.com/documentation/101418/0100/en",
          "systransactionid" : 872615,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594916276000,
          "topparentid" : 3822803,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596039560000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452069000,
          "permanentid" : "415bd25b0dc5c20ba9e9a09dce4814a7a840e327a30391f09a403e0a6da4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f21a188500e883ab8e76239",
          "transactionid" : 872615,
          "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
          "products" : [ "Corstone SSE-700" ],
          "date" : 1650452069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101418:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452069862294408,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4415,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650451995099,
          "syssize" : 4415,
          "sysdate" : 1650452069000,
          "haslayout" : "1",
          "topparent" : "3822803",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3822803,
          "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "document_revision" : "07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101418/0100/?lang=en",
          "modified" : 1636628430000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452069862294408,
          "uri" : "https://developer.arm.com/documentation/101418/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101418/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Bus protocol ",
        "document_number" : "101418",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3822803",
        "sysurihash" : "7pKlMnZ2Ks7Hg8Vg",
        "urihash" : "7pKlMnZ2Ks7Hg8Vg",
        "sysuri" : "https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594916276000,
        "topparentid" : 3822803,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596039560000,
        "sysconcepts" : "Firewall Components ; bus protocols ; transactions ; beat ; interfaces ; single master ; memory ; accesses ; configuration registers ; slave error ; programming ; non-transient ; write-no-allocate ; read-no-allocate ; translation ; instruction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "attachmentparentid" : 3822803,
        "parentitem" : "5f21a188500e883ab8e76239",
        "concepts" : "Firewall Components ; bus protocols ; transactions ; beat ; interfaces ; single master ; memory ; accesses ; configuration registers ; slave error ; programming ; non-transient ; write-no-allocate ; read-no-allocate ; translation ; instruction",
        "documenttype" : "html",
        "isattachment" : "3822803",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452069000,
        "permanentid" : "10070362fb27441cc5ffa31ba0172cd70418262ace3bbf7791d81f6864c1",
        "syslanguage" : [ "English" ],
        "itemid" : "5f21a18b500e883ab8e7634c",
        "transactionid" : 872615,
        "title" : "Bus protocol ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101418:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452069516955053,
        "sysisattachment" : "3822803",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3822803,
        "size" : 5041,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101418/0100/Firewall/About-the-Firewall/Bus-protocol?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451995038,
        "syssize" : 5041,
        "sysdate" : 1650452069000,
        "haslayout" : "1",
        "topparent" : "3822803",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3822803,
        "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
        "wordcount" : 230,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/Firewall/About-the-Firewall/Bus-protocol?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101418/0100/Firewall/About-the-Firewall/Bus-protocol?lang=en",
        "modified" : 1636628430000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452069516955053,
        "uri" : "https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
        "syscollection" : "default"
      },
      "Title" : "Bus protocol",
      "Uri" : "https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
      "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
      "ClickUri" : "https://developer.arm.com/documentation/101418/0100/Firewall/About-the-Firewall/Bus-protocol?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
      "Excerpt" : "Only applies to read transactions, all write transactions are considered data ... Note These requirements apply independently of: The level of TE implemented The value of the property's ...",
      "FirstSentences" : "Bus protocol This manual allows any bus protocol to be used on the interfaces to the Firewall Components. However, the bus protocol must meet the following requirements: Bus protocol must be ..."
    } ],
    "totalNumberOfChildResults" : 349,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
      "document_number" : "101418",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3822803",
      "sysurihash" : "vW9NhMtzlpon6PnY",
      "urihash" : "vW9NhMtzlpon6PnY",
      "sysuri" : "https://developer.arm.com/documentation/101418/0100/en",
      "systransactionid" : 872615,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1594916276000,
      "topparentid" : 3822803,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1596039560000,
      "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
      "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1650452069000,
      "permanentid" : "415bd25b0dc5c20ba9e9a09dce4814a7a840e327a30391f09a403e0a6da4",
      "syslanguage" : [ "English" ],
      "itemid" : "5f21a188500e883ab8e76239",
      "transactionid" : 872615,
      "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
      "products" : [ "Corstone SSE-700" ],
      "date" : 1650452069000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101418:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650452069862294408,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4415,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650451995099,
      "syssize" : 4415,
      "sysdate" : 1650452069000,
      "haslayout" : "1",
      "topparent" : "3822803",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3822803,
      "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
      "wordcount" : 294,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
      "document_revision" : "07",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650452069000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101418/0100/?lang=en",
      "modified" : 1636628430000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650452069862294408,
      "uri" : "https://developer.arm.com/documentation/101418/0100/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101418/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
    "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
    "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
  }, {
    "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7e39a9b471823cb9de5f19",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "excerpt" : "English version of this document and any translation, the terms of the English ... ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ.",
    "firstSentences" : "ARM® CoreLink™ DPE-400 Data Parity Extension for NIC-400 Revision: r1p0 Technical Reference Manual Copyright © 2014, 2016 ARM. All rights reserved. ARM 100591_0100_00_en ARM® CoreLink™ DPE-400 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100591/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100591/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
      "firstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
        "document_number" : "100591",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3456742",
        "sysurihash" : "Cgv9wiqyild7UzjF",
        "urihash" : "Cgv9wiqyild7UzjF",
        "sysuri" : "https://developer.arm.com/documentation/100591/0100/en",
        "systransactionid" : 864272,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459422262000,
        "topparentid" : 3456742,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585330601000,
        "sysconcepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "concepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149471000,
        "permanentid" : "7703c445c628dd4487b264f665b3ed08f977af0e9fa6b62266e1dcaeaf39",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e39a9b471823cb9de5f0a",
        "transactionid" : 864272,
        "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649149471000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100591:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149471568720262,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149122000,
        "syssize" : 4198,
        "sysdate" : 1649149471000,
        "haslayout" : "1",
        "topparent" : "3456742",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3456742,
        "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
        "wordcount" : 279,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149471000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100591/0100/?lang=en",
        "modified" : 1636372331000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149471568720262,
        "uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100591/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
      "FirstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100591/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100591/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
      "firstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
        "document_number" : "100591",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3456742",
        "sysurihash" : "Cgv9wiqyild7UzjF",
        "urihash" : "Cgv9wiqyild7UzjF",
        "sysuri" : "https://developer.arm.com/documentation/100591/0100/en",
        "systransactionid" : 864272,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459422262000,
        "topparentid" : 3456742,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585330601000,
        "sysconcepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "concepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149471000,
        "permanentid" : "7703c445c628dd4487b264f665b3ed08f977af0e9fa6b62266e1dcaeaf39",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e39a9b471823cb9de5f0a",
        "transactionid" : 864272,
        "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649149471000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100591:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149471568720262,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149122000,
        "syssize" : 4198,
        "sysdate" : 1649149471000,
        "haslayout" : "1",
        "topparent" : "3456742",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3456742,
        "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
        "wordcount" : 279,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149471000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100591/0100/?lang=en",
        "modified" : 1636372331000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149471568720262,
        "uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100591/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
      "FirstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Key features",
      "uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "printableUri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "clickUri" : "https://developer.arm.com/documentation/100591/0100/introduction/key-features?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "excerpt" : "Key features DPE-400 has a set of features, including transport of data parity information and support for ... DPE-400 supports: Transport of parity information relating to read data and write ...",
      "firstSentences" : "Key features DPE-400 has a set of features, including transport of data parity information and support for data width management. DPE-400 supports: Transport of parity information relating to read ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100591/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
        "firstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
          "document_number" : "100591",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3456742",
          "sysurihash" : "Cgv9wiqyild7UzjF",
          "urihash" : "Cgv9wiqyild7UzjF",
          "sysuri" : "https://developer.arm.com/documentation/100591/0100/en",
          "systransactionid" : 864272,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459422262000,
          "topparentid" : 3456742,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585330601000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
          "concepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149471000,
          "permanentid" : "7703c445c628dd4487b264f665b3ed08f977af0e9fa6b62266e1dcaeaf39",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e39a9b471823cb9de5f0a",
          "transactionid" : 864272,
          "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
          "products" : [ "CoreLink NIC-400" ],
          "date" : 1649149471000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100591:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149471568720262,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4198,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149122000,
          "syssize" : 4198,
          "sysdate" : 1649149471000,
          "haslayout" : "1",
          "topparent" : "3456742",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3456742,
          "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
          "wordcount" : 279,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149471000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100591/0100/?lang=en",
          "modified" : 1636372331000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149471568720262,
          "uri" : "https://developer.arm.com/documentation/100591/0100/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
        "FirstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Key features ",
        "document_number" : "100591",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3456742",
        "sysurihash" : "1CstUN4IT5ñUñW8V",
        "urihash" : "1CstUN4IT5ñUñW8V",
        "sysuri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
        "systransactionid" : 864272,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459422262000,
        "topparentid" : 3456742,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585330601000,
        "sysconcepts" : "parity information ; protocols ; DPE ; features ; transport ; AMBA AHB-Lite ; subsystems ; integration ; configuration ; management",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "attachmentparentid" : 3456742,
        "parentitem" : "5e7e39a9b471823cb9de5f0a",
        "concepts" : "parity information ; protocols ; DPE ; features ; transport ; AMBA AHB-Lite ; subsystems ; integration ; configuration ; management",
        "documenttype" : "html",
        "isattachment" : "3456742",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149471000,
        "permanentid" : "c99c530341cde04556fd8e602bc6d9b7919bb90dcd433e3c0a44834b4121",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e39a9b471823cb9de5f11",
        "transactionid" : 864272,
        "title" : "Key features ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649149471000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100591:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149471535199096,
        "sysisattachment" : "3456742",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3456742,
        "size" : 491,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100591/0100/introduction/key-features?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149122000,
        "syssize" : 491,
        "sysdate" : 1649149471000,
        "haslayout" : "1",
        "topparent" : "3456742",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3456742,
        "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149471000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/introduction/key-features?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100591/0100/introduction/key-features?lang=en",
        "modified" : 1636372331000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149471535199096,
        "uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
        "syscollection" : "default"
      },
      "Title" : "Key features",
      "Uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "ClickUri" : "https://developer.arm.com/documentation/100591/0100/introduction/key-features?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "Excerpt" : "Key features DPE-400 has a set of features, including transport of data parity information and support for ... DPE-400 supports: Transport of parity information relating to read data and write ...",
      "FirstSentences" : "Key features DPE-400 has a set of features, including transport of data parity information and support for data width management. DPE-400 supports: Transport of parity information relating to read ..."
    }, {
      "title" : "Product revisions",
      "uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "printableUri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "clickUri" : "https://developer.arm.com/documentation/100591/0100/introduction/product-revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "excerpt" : "Product revisions There can be differences in functionality between different product revisions. ARM records these differences in this section. r0p3 First release.",
      "firstSentences" : "Product revisions There can be differences in functionality between different product revisions. ARM records these differences in this section. r0p3 First release. r0p3-r1p0 No functional changes.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100591/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
        "firstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
          "document_number" : "100591",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3456742",
          "sysurihash" : "Cgv9wiqyild7UzjF",
          "urihash" : "Cgv9wiqyild7UzjF",
          "sysuri" : "https://developer.arm.com/documentation/100591/0100/en",
          "systransactionid" : 864272,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459422262000,
          "topparentid" : 3456742,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585330601000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
          "concepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149471000,
          "permanentid" : "7703c445c628dd4487b264f665b3ed08f977af0e9fa6b62266e1dcaeaf39",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e39a9b471823cb9de5f0a",
          "transactionid" : 864272,
          "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
          "products" : [ "CoreLink NIC-400" ],
          "date" : 1649149471000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100591:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149471568720262,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4198,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149122000,
          "syssize" : 4198,
          "sysdate" : 1649149471000,
          "haslayout" : "1",
          "topparent" : "3456742",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3456742,
          "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
          "wordcount" : 279,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149471000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100591/0100/?lang=en",
          "modified" : 1636372331000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149471568720262,
          "uri" : "https://developer.arm.com/documentation/100591/0100/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
        "FirstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Product revisions ",
        "document_number" : "100591",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3456742",
        "sysurihash" : "5H8RsYddZdWjYKeD",
        "urihash" : "5H8RsYddZdWjYKeD",
        "sysuri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
        "systransactionid" : 864272,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1459422262000,
        "topparentid" : 3456742,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585330601000,
        "sysconcepts" : "product revisions ; First release ; ARM ; functionality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "attachmentparentid" : 3456742,
        "parentitem" : "5e7e39a9b471823cb9de5f0a",
        "concepts" : "product revisions ; First release ; ARM ; functionality",
        "documenttype" : "html",
        "isattachment" : "3456742",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149463000,
        "permanentid" : "ae26ca9374de8a14f9b5b692c80156e85aefbcf5f43fe237977e4539e831",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e39a9b471823cb9de5f12",
        "transactionid" : 864272,
        "title" : "Product revisions ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649149463000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100591:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149463365345863,
        "sysisattachment" : "3456742",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3456742,
        "size" : 231,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100591/0100/introduction/product-revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149122000,
        "syssize" : 231,
        "sysdate" : 1649149463000,
        "haslayout" : "1",
        "topparent" : "3456742",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3456742,
        "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149463000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/introduction/product-revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100591/0100/introduction/product-revisions?lang=en",
        "modified" : 1636372331000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149463365345863,
        "uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
        "syscollection" : "default"
      },
      "Title" : "Product revisions",
      "Uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "ClickUri" : "https://developer.arm.com/documentation/100591/0100/introduction/product-revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "Excerpt" : "Product revisions There can be differences in functionality between different product revisions. ARM records these differences in this section. r0p3 First release.",
      "FirstSentences" : "Product revisions There can be differences in functionality between different product revisions. ARM records these differences in this section. r0p3 First release. r0p3-r1p0 No functional changes."
    } ],
    "totalNumberOfChildResults" : 14,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
      "document_number" : "100591",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3456742",
      "sysauthor" : "ARM",
      "sysurihash" : "zLDPf3bjTkCIeNpi",
      "urihash" : "zLDPf3bjTkCIeNpi",
      "sysuri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
      "systransactionid" : 864272,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1459422262000,
      "topparentid" : 3456742,
      "numberofpages" : 18,
      "sysconcepts" : "parity information ; arm ; documentation ; separately licensed ; third parties ; signals ; DPE ; books ; User Guide ; written agreement ; interfaces ; provisions ; conversion ; configuration ; Adobe Acrobat ; active-LOW",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
      "attachmentparentid" : 3456742,
      "parentitem" : "5e7e39a9b471823cb9de5f0a",
      "concepts" : "parity information ; arm ; documentation ; separately licensed ; third parties ; signals ; DPE ; books ; User Guide ; written agreement ; interfaces ; provisions ; conversion ; configuration ; Adobe Acrobat ; active-LOW",
      "documenttype" : "pdf",
      "isattachment" : "3456742",
      "sysindexeddate" : 1649149471000,
      "permanentid" : "1a429beede98e029f5d5eecc842b20bbd11f1edc466a4b9bc0aa16324db2",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e39a9b471823cb9de5f19",
      "transactionid" : 864272,
      "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
      "subject" : "This book is for the ARM® CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
      "date" : 1649149471000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100591:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149471801207515,
      "sysisattachment" : "3456742",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3456742,
      "size" : 359948,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7e39a9b471823cb9de5f19",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149123307,
      "syssubject" : "This book is for the ARM® CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
      "syssize" : 359948,
      "sysdate" : 1649149471000,
      "topparent" : "3456742",
      "author" : "ARM",
      "label_version" : "r1p0",
      "systopparentid" : 3456742,
      "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
      "wordcount" : 665,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149471000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7e39a9b471823cb9de5f19",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149471801207515,
      "uri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7e39a9b471823cb9de5f19",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "Excerpt" : "English version of this document and any translation, the terms of the English ... ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ.",
    "FirstSentences" : "ARM® CoreLink™ DPE-400 Data Parity Extension for NIC-400 Revision: r1p0 Technical Reference Manual Copyright © 2014, 2016 ARM. All rights reserved. ARM 100591_0100_00_en ARM® CoreLink™ DPE-400 ..."
  }, {
    "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f22a14ff3ce30357bc28ffb",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "excerpt" : "Change ... Second release for r0p0 LAC ... First release for r2p1 REL ... First release for r2p2 REL ... No part of this document may be reproduced in any form by any means without the express ...",
    "firstSentences" : "Arm® CoreLink™ MMU-600 System Memory Management Unit Revision: r2p2 Technical Reference Manual Copyright © 2016–2018, 2020 Arm Limited or its affiliates. All rights reserved. 100310_0202_00_en Arm ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100310/0202/en",
      "printableUri" : "https://developer.arm.com/documentation/100310/0202/en",
      "clickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
      "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved.",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
        "document_number" : "100310",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4816978",
        "sysurihash" : "3ki68q1cuEiMBk34",
        "urihash" : "3ki68q1cuEiMBk34",
        "sysuri" : "https://developer.arm.com/documentation/100310/0202/en",
        "systransactionid" : 864271,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1588766314000,
        "topparentid" : 4816978,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596105038000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149396000,
        "permanentid" : "b979f4c68d6fd8bf77163e0816c5258d417141def71d3a1192de3e3606df",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22a14ef3ce30357bc28f78",
        "transactionid" : 864271,
        "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
        "products" : [ "CoreLink MMU-600" ],
        "date" : 1649149396000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100310:0202:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149396198896700,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5034,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149280040,
        "syssize" : 5034,
        "sysdate" : 1649149396000,
        "haslayout" : "1",
        "topparent" : "4816978",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4816978,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
        "wordcount" : 335,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149396000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100310/0202/?lang=en",
        "modified" : 1636124432000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149396198896700,
        "uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100310/0202/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en",
      "ClickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
      "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved."
    },
    "childResults" : [ {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "printableUri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "clickUri" : "https://developer.arm.com/documentation/100310/0202/Functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "excerpt" : "Functional description This chapter describes the functionality of the MMU-600. It contains the following sections: About the functions Interfaces Operation Constraints and limitations of ...",
      "firstSentences" : "Functional description This chapter describes the functionality of the MMU-600. It contains the following sections: About the functions Interfaces Operation Constraints and limitations of use ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100310/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
        "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved.",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "100310",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4816978",
          "sysurihash" : "3ki68q1cuEiMBk34",
          "urihash" : "3ki68q1cuEiMBk34",
          "sysuri" : "https://developer.arm.com/documentation/100310/0202/en",
          "systransactionid" : 864271,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1588766314000,
          "topparentid" : 4816978,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596105038000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149396000,
          "permanentid" : "b979f4c68d6fd8bf77163e0816c5258d417141def71d3a1192de3e3606df",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22a14ef3ce30357bc28f78",
          "transactionid" : 864271,
          "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-600" ],
          "date" : 1649149396000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100310:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149396198896700,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5034,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149280040,
          "syssize" : 5034,
          "sysdate" : 1649149396000,
          "haslayout" : "1",
          "topparent" : "4816978",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4816978,
          "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
          "wordcount" : 335,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149396000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100310/0202/?lang=en",
          "modified" : 1636124432000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149396198896700,
          "uri" : "https://developer.arm.com/documentation/100310/0202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
        "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "100310",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4816978",
        "sysurihash" : "VqkH85ufyjTiSOn7",
        "urihash" : "VqkH85ufyjTiSOn7",
        "sysuri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
        "systransactionid" : 864271,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1588766314000,
        "topparentid" : 4816978,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596105038000,
        "sysconcepts" : "functionality ; MMU ; Interfaces Operation Constraints",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
        "attachmentparentid" : 4816978,
        "parentitem" : "5f22a14ef3ce30357bc28f78",
        "concepts" : "functionality ; MMU ; Interfaces Operation Constraints",
        "documenttype" : "html",
        "isattachment" : "4816978",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149400000,
        "permanentid" : "28e3542ddc6cc436e8484d3d30cdc93f92639e307449145cf8c60adef78f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22a14ef3ce30357bc28f8c",
        "transactionid" : 864271,
        "title" : "Functional description ",
        "products" : [ "CoreLink MMU-600" ],
        "date" : 1649149400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100310:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149400397347045,
        "sysisattachment" : "4816978",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4816978,
        "size" : 231,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100310/0202/Functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149280040,
        "syssize" : 231,
        "sysdate" : 1649149400000,
        "haslayout" : "1",
        "topparent" : "4816978",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4816978,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/Functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100310/0202/Functional-description?lang=en",
        "modified" : 1636124432000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149400397347045,
        "uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/100310/0202/Functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "Excerpt" : "Functional description This chapter describes the functionality of the MMU-600. It contains the following sections: About the functions Interfaces Operation Constraints and limitations of ...",
      "FirstSentences" : "Functional description This chapter describes the functionality of the MMU-600. It contains the following sections: About the functions Interfaces Operation Constraints and limitations of use ..."
    }, {
      "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100310/0202/en",
      "printableUri" : "https://developer.arm.com/documentation/100310/0202/en",
      "clickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
      "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved.",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
        "document_number" : "100310",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4816978",
        "sysurihash" : "3ki68q1cuEiMBk34",
        "urihash" : "3ki68q1cuEiMBk34",
        "sysuri" : "https://developer.arm.com/documentation/100310/0202/en",
        "systransactionid" : 864271,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1588766314000,
        "topparentid" : 4816978,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596105038000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149396000,
        "permanentid" : "b979f4c68d6fd8bf77163e0816c5258d417141def71d3a1192de3e3606df",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22a14ef3ce30357bc28f78",
        "transactionid" : 864271,
        "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
        "products" : [ "CoreLink MMU-600" ],
        "date" : 1649149396000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100310:0202:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149396198896700,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5034,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149280040,
        "syssize" : 5034,
        "sysdate" : 1649149396000,
        "haslayout" : "1",
        "topparent" : "4816978",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4816978,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
        "wordcount" : 335,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149396000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100310/0202/?lang=en",
        "modified" : 1636124432000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149396198896700,
        "uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100310/0202/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en",
      "ClickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
      "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved."
    }, {
      "title" : "About the functions",
      "uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions",
      "printableUri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions",
      "clickUri" : "https://developer.arm.com/documentation/100310/0202/Functional-description/About-the-functions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions",
      "excerpt" : "When the TCU receives a DTI translation request, it uses the QTW interface to perform: Configuration ... This section contains the following subsections: Translation Buffer Unit Translation ...",
      "firstSentences" : "About the functions The major functional blocks of the MMU-600 are the TBU, TCU, and DTI interconnect. The following figure shows an example system that uses the MMU-600. Figure 2-1 Example system ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100310/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
        "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved.",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "100310",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4816978",
          "sysurihash" : "3ki68q1cuEiMBk34",
          "urihash" : "3ki68q1cuEiMBk34",
          "sysuri" : "https://developer.arm.com/documentation/100310/0202/en",
          "systransactionid" : 864271,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1588766314000,
          "topparentid" : 4816978,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596105038000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149396000,
          "permanentid" : "b979f4c68d6fd8bf77163e0816c5258d417141def71d3a1192de3e3606df",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22a14ef3ce30357bc28f78",
          "transactionid" : 864271,
          "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-600" ],
          "date" : 1649149396000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100310:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149396198896700,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5034,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149280040,
          "syssize" : 5034,
          "sysdate" : 1649149396000,
          "haslayout" : "1",
          "topparent" : "4816978",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4816978,
          "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
          "wordcount" : 335,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149396000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100310/0202/?lang=en",
          "modified" : 1636124432000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149396198896700,
          "uri" : "https://developer.arm.com/documentation/100310/0202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
        "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the functions ",
        "document_number" : "100310",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4816978",
        "sysurihash" : "Hrg4CjqZBSHvQ8gK",
        "urihash" : "Hrg4CjqZBSHvQ8gK",
        "sysuri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions",
        "systransactionid" : 864274,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1588766314000,
        "topparentid" : 4816978,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596105038000,
        "sysconcepts" : "translation ; TBU ; TCU ; MMU ; DTI ; master ; Lookaside Buffers ; caches ; interface ; transaction ; configuration ; key components",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
        "attachmentparentid" : 4816978,
        "parentitem" : "5f22a14ef3ce30357bc28f78",
        "concepts" : "translation ; TBU ; TCU ; MMU ; DTI ; master ; Lookaside Buffers ; caches ; interface ; transaction ; configuration ; key components",
        "documenttype" : "html",
        "isattachment" : "4816978",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149555000,
        "permanentid" : "2220b2b2c07c310ed2304ce0e52325c29cdf4471c534997cf5cff7e85ea3",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22a14ef3ce30357bc28f8d",
        "transactionid" : 864274,
        "title" : "About the functions ",
        "products" : [ "CoreLink MMU-600" ],
        "date" : 1649149555000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100310:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149555962653930,
        "sysisattachment" : "4816978",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4816978,
        "size" : 2336,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100310/0202/Functional-description/About-the-functions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149280040,
        "syssize" : 2336,
        "sysdate" : 1649149555000,
        "haslayout" : "1",
        "topparent" : "4816978",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4816978,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149555000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/Functional-description/About-the-functions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100310/0202/Functional-description/About-the-functions?lang=en",
        "modified" : 1636124432000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149555962653930,
        "uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions",
        "syscollection" : "default"
      },
      "Title" : "About the functions",
      "Uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions",
      "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions",
      "ClickUri" : "https://developer.arm.com/documentation/100310/0202/Functional-description/About-the-functions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions",
      "Excerpt" : "When the TCU receives a DTI translation request, it uses the QTW interface to perform: Configuration ... This section contains the following subsections: Translation Buffer Unit Translation ...",
      "FirstSentences" : "About the functions The major functional blocks of the MMU-600 are the TBU, TCU, and DTI interconnect. The following figure shows an example system that uses the MMU-600. Figure 2-1 Example system ..."
    } ],
    "totalNumberOfChildResults" : 70,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
      "document_number" : "100310",
      "document_version" : "0202",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4816978",
      "sysauthor" : "ARM",
      "sysurihash" : "cSSe0fgxWj1m3i8i",
      "urihash" : "cSSe0fgxWj1m3i8i",
      "sysuri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
      "keywords" : "Systems IP, Controllers, CoreLink Memory Controllers, CoreLink MMU-600",
      "systransactionid" : 864271,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1588766314000,
      "topparentid" : 4816978,
      "numberofpages" : 144,
      "sysconcepts" : "transactions ; TCU ; interfaces ; translations ; MMU ; TBU ; ID registers ; programmers ; signals ; walk caches ; SMMU ; controls ; configurations ; register slice ; registers ; PMU snapshot",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
      "attachmentparentid" : 4816978,
      "parentitem" : "5f22a14ef3ce30357bc28f78",
      "concepts" : "transactions ; TCU ; interfaces ; translations ; MMU ; TBU ; ID registers ; programmers ; signals ; walk caches ; SMMU ; controls ; configurations ; register slice ; registers ; PMU snapshot",
      "documenttype" : "pdf",
      "isattachment" : "4816978",
      "sysindexeddate" : 1649149403000,
      "permanentid" : "234e720bf6927007fed380a99ae1d2c794407a2dcceee80064c6cbbde69e",
      "syslanguage" : [ "English" ],
      "itemid" : "5f22a14ff3ce30357bc28ffb",
      "transactionid" : 864271,
      "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
      "subject" : "This book is for the Arm® CoreLink™ MMU‑600 System Memory Management Unit.",
      "date" : 1649149402000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100310:0202:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149402989058918,
      "sysisattachment" : "4816978",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4816978,
      "size" : 989191,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f22a14ff3ce30357bc28ffb",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149281967,
      "syssubject" : "This book is for the Arm® CoreLink™ MMU‑600 System Memory Management Unit.",
      "syssize" : 989191,
      "sysdate" : 1649149402000,
      "topparent" : "4816978",
      "author" : "ARM",
      "label_version" : "r2p2",
      "systopparentid" : 4816978,
      "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
      "wordcount" : 2387,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149403000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f22a14ff3ce30357bc28ffb",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149402989058918,
      "uri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f22a14ff3ce30357bc28ffb",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "Excerpt" : "Change ... Second release for r0p0 LAC ... First release for r2p1 REL ... First release for r2p2 REL ... No part of this document may be reproduced in any form by any means without the express ...",
    "FirstSentences" : "Arm® CoreLink™ MMU-600 System Memory Management Unit Revision: r2p2 Technical Reference Manual Copyright © 2016–2018, 2020 Arm Limited or its affiliates. All rights reserved. 100310_0202_00_en Arm ..."
  }, {
    "title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101505/0000/en",
    "printableUri" : "https://developer.arm.com/documentation/101505/0000/en",
    "clickUri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101505/0000/en",
    "excerpt" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view. DesignStart FPGA on Cloud: Cortex-M33 ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
      "printableUri" : "https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f0dd9e7db817116ee449725",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
      "excerpt" : "The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
      "firstSentences" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual 101505_0000_00_en DesignStart FPGA on Cloud: Cortex-M33 based platform Copyright © 2018 Arm. All rights reserved.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101505/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101505/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101505/0000/en",
        "excerpt" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view. DesignStart FPGA on Cloud: Cortex-M33 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual ",
          "document_number" : "101505",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3793297",
          "sysurihash" : "UrLjid2oU0iez7VY",
          "urihash" : "UrLjid2oU0iez7VY",
          "sysuri" : "https://developer.arm.com/documentation/101505/0000/en",
          "systransactionid" : 864270,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1594743119000,
          "topparentid" : 3793297,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594743271000,
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649149369000,
          "permanentid" : "7d43e7a47473ef715374dab227ab4e5766a233b862bf32a3e48c492c3259",
          "syslanguage" : [ "English" ],
          "itemid" : "5f0dd9e7db817116ee449723",
          "transactionid" : 864270,
          "title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual ",
          "products" : [ "Cortex-M33" ],
          "date" : 1649149369000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101505:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149369846476011,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 244,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149035391,
          "syssize" : 244,
          "sysdate" : 1649149369000,
          "haslayout" : "1",
          "topparent" : "3793297",
          "label_version" : "0000",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3793297,
          "content_description" : "This application note discusses the operation of DesignStart FPGA on Cloud: Cortex-M33 based an IoT Subsystem that uses SIE200 components together with CMSDK peripherals to provide an example design for the AWS F1 FPGA instances.",
          "wordcount" : 24,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149369000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101505/0000/?lang=en",
          "modified" : 1636976952000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149369846476011,
          "uri" : "https://developer.arm.com/documentation/101505/0000/en",
          "syscollection" : "default"
        },
        "Title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101505/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101505/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101505/0000/en",
        "Excerpt" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view. DesignStart FPGA on Cloud: Cortex-M33 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual ",
        "document_number" : "101505",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3793297",
        "sysauthor" : "petfog01",
        "sysurihash" : "ypqiOCTrñpZ3KmBt",
        "urihash" : "ypqiOCTrñpZ3KmBt",
        "sysuri" : "https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
        "systransactionid" : 864270,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1594743119000,
        "topparentid" : 3793297,
        "numberofpages" : 30,
        "sysconcepts" : "IoT kit ; implementations ; interfaces ; peripherals ; documentation ; arm ; SIE200 components ; typographical conventions ; memory ; FPGA ; written agreement ; export laws ; provisions ; explanation ; conflicting ; IDAU security",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "attachmentparentid" : 3793297,
        "parentitem" : "5f0dd9e7db817116ee449723",
        "concepts" : "IoT kit ; implementations ; interfaces ; peripherals ; documentation ; arm ; SIE200 components ; typographical conventions ; memory ; FPGA ; written agreement ; export laws ; provisions ; explanation ; conflicting ; IDAU security",
        "documenttype" : "pdf",
        "isattachment" : "3793297",
        "sysindexeddate" : 1649149367000,
        "permanentid" : "d7d55c34625116351f214b0be72eccd800cdc4c7d0d5d5a93fcd55c83c30",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0dd9e7db817116ee449725",
        "transactionid" : 864270,
        "title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual ",
        "subject" : "DesignStart FPGA on Cloud: Cortex-M33 based platform",
        "date" : 1649149366000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101505:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149366920703969,
        "sysisattachment" : "3793297",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3793297,
        "size" : 654066,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f0dd9e7db817116ee449725",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149036596,
        "syssubject" : "DesignStart FPGA on Cloud: Cortex-M33 based platform",
        "syssize" : 654066,
        "sysdate" : 1649149366000,
        "topparent" : "3793297",
        "author" : "petfog01",
        "label_version" : "0000",
        "systopparentid" : 3793297,
        "content_description" : "This application note discusses the operation of DesignStart FPGA on Cloud: Cortex-M33 based an IoT Subsystem that uses SIE200 components together with CMSDK peripherals to provide an example design for the AWS F1 FPGA instances.",
        "wordcount" : 1259,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149367000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f0dd9e7db817116ee449725",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149366920703969,
        "uri" : "https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
        "syscollection" : "default"
      },
      "Title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f0dd9e7db817116ee449725",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
      "Excerpt" : "The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
      "FirstSentences" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual 101505_0000_00_en DesignStart FPGA on Cloud: Cortex-M33 based platform Copyright © 2018 Arm. All rights reserved."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual ",
      "document_number" : "101505",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3793297",
      "sysurihash" : "UrLjid2oU0iez7VY",
      "urihash" : "UrLjid2oU0iez7VY",
      "sysuri" : "https://developer.arm.com/documentation/101505/0000/en",
      "systransactionid" : 864270,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1594743119000,
      "topparentid" : 3793297,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594743271000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649149369000,
      "permanentid" : "7d43e7a47473ef715374dab227ab4e5766a233b862bf32a3e48c492c3259",
      "syslanguage" : [ "English" ],
      "itemid" : "5f0dd9e7db817116ee449723",
      "transactionid" : 864270,
      "title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual ",
      "products" : [ "Cortex-M33" ],
      "date" : 1649149369000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101505:0000:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149369846476011,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 244,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149035391,
      "syssize" : 244,
      "sysdate" : 1649149369000,
      "haslayout" : "1",
      "topparent" : "3793297",
      "label_version" : "0000",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3793297,
      "content_description" : "This application note discusses the operation of DesignStart FPGA on Cloud: Cortex-M33 based an IoT Subsystem that uses SIE200 components together with CMSDK peripherals to provide an example design for the AWS F1 FPGA instances.",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149369000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101505/0000/?lang=en",
      "modified" : 1636976952000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149369846476011,
      "uri" : "https://developer.arm.com/documentation/101505/0000/en",
      "syscollection" : "default"
    },
    "Title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101505/0000/en",
    "PrintableUri" : "https://developer.arm.com/documentation/101505/0000/en",
    "ClickUri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101505/0000/en",
    "Excerpt" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view. DesignStart FPGA on Cloud: Cortex-M33 ..."
  }, {
    "title" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f73673b1b758617cd959dbc",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
    "excerpt" : "No part of this document may be reproduced in any form by any means without the ... TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... Non-Confidential",
    "firstSentences" : "Arm® DynamIQ™ Shared Unit-AE Revision: r1p1 Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 101322_0101_04_en Arm® DynamIQ™ Shared Unit-AE",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101322/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101322/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101322/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0101/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-AE Technical Reference Manual Revision r1p1 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual ",
        "document_number" : "101322",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4833315",
        "sysurihash" : "aAjñLhSM1BjGmCyG",
        "urihash" : "aAjñLhSM1BjGmCyG",
        "sysuri" : "https://developer.arm.com/documentation/101322/0101/en",
        "systransactionid" : 866403,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1600345605000,
        "topparentid" : 4833315,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1601398584000,
        "sysconcepts" : "Confidential First ; r1p0 ; r0p0 ; r1p1 Non-Confidential Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f741c8ff1097610b8102fde", "5eec6e37e24a5e02d07b2559|5f741c8ff1097610b8102fde" ],
        "concepts" : "Confidential First ; r1p0 ; r0p0 ; r1p1 Non-Confidential Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649407069000,
        "permanentid" : "6a46ce47c804b487dd57733e290a13050defc4359b4ffdb759aa5ea99d50",
        "syslanguage" : [ "English" ],
        "itemid" : "5f7367381b758617cd959cce",
        "transactionid" : 866403,
        "title" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual ",
        "products" : [ "DynamIQ Shared Unit AE" ],
        "date" : 1649407069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101322:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649407069457875405,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4666,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101322/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649406924269,
        "syssize" : 4666,
        "sysdate" : 1649407069000,
        "haslayout" : "1",
        "topparent" : "4833315",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4833315,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit AE (DSU-AE). It describes the overall structure of the DSU-AE including the power management, memory system, main interfaces, and the DebugBlock. It also describes its Split-Lock functionality and interface protection and provides information on the programming registers and signals.",
        "wordcount" : 301,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit AE", "Cortex-A|DynamIQ Shared Unit AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit AE" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649407069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101322/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101322/0101/?lang=en",
        "modified" : 1636622697000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1649407069457875405,
        "uri" : "https://developer.arm.com/documentation/101322/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101322/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101322/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101322/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0101/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-AE Technical Reference Manual Revision r1p1 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual ",
      "document_number" : "101322",
      "document_version" : "0101",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4833315",
      "sysauthor" : "ARM",
      "sysurihash" : "jYZpn10ñfX6MGnW4",
      "urihash" : "jYZpn10ñfX6MGnW4",
      "sysuri" : "https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
      "keywords" : "DSU-AE",
      "systransactionid" : 864270,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1600345605000,
      "topparentid" : 4833315,
      "numberofpages" : 332,
      "sysconcepts" : "L3 caches ; cores ; cluster ; instructions ; AArch32 state ; Exception level ; DSU-AE ; registers ; transactions ; syntax ; naming convention ; peripheral port ; interfacing ; signals ; general-purpose register ; DebugBlock",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f741c8ff1097610b8102fde", "5eec6e37e24a5e02d07b2559|5f741c8ff1097610b8102fde" ],
      "attachmentparentid" : 4833315,
      "parentitem" : "5f7367381b758617cd959cce",
      "concepts" : "L3 caches ; cores ; cluster ; instructions ; AArch32 state ; Exception level ; DSU-AE ; registers ; transactions ; syntax ; naming convention ; peripheral port ; interfacing ; signals ; general-purpose register ; DebugBlock",
      "documenttype" : "pdf",
      "isattachment" : "4833315",
      "sysindexeddate" : 1649149355000,
      "permanentid" : "a3ef14de4f2f3419be1f81f5831e637a1f9bf7c4fe5ae335100debb7acbf",
      "syslanguage" : [ "English" ],
      "itemid" : "5f73673b1b758617cd959dbc",
      "transactionid" : 864270,
      "title" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the DynamIQ Shared Unit‑AE (DSU‑AE). It describes the overall structure of the DSU‑AE including the power management, memory system, main interfaces, and the DebugBlock. It also describes its Split‑Lock functionality and interface protection and provides information on the programming registers and signals.",
      "date" : 1649149355000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101322:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149355474657295,
      "sysisattachment" : "4833315",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4833315,
      "size" : 1704922,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f73673b1b758617cd959dbc",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149008045,
      "syssubject" : "This Technical Reference Manual is for the DynamIQ Shared Unit‑AE (DSU‑AE). It describes the overall structure of the DSU‑AE including the power management, memory system, main interfaces, and the DebugBlock. It also describes its Split‑Lock functionality and interface protection and provides information on the programming registers and signals.",
      "syssize" : 1704922,
      "sysdate" : 1649149355000,
      "topparent" : "4833315",
      "author" : "ARM",
      "label_version" : "r1p1",
      "systopparentid" : 4833315,
      "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit AE (DSU-AE). It describes the overall structure of the DSU-AE including the power management, memory system, main interfaces, and the DebugBlock. It also describes its Split-Lock functionality and interface protection and provides information on the programming registers and signals.",
      "wordcount" : 4351,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit AE", "Cortex-A|DynamIQ Shared Unit AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit AE" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149355000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f73673b1b758617cd959dbc",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149355474657295,
      "uri" : "https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f73673b1b758617cd959dbc",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
    "Excerpt" : "No part of this document may be reproduced in any form by any means without the ... TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... Non-Confidential",
    "FirstSentences" : "Arm® DynamIQ™ Shared Unit-AE Revision: r1p1 Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 101322_0101_04_en Arm® DynamIQ™ Shared Unit-AE"
  }, {
    "title" : "Overview of the N1 SDP MCC command-line interface",
    "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
    "printableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
    "clickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
    "excerpt" : "Overview of the N1 SDP MCC command-line interface You must connect a workstation to the DBG USB to ... You must set the MBLOG option in the config.txt to TRUE to enter MCC system commands.",
    "firstSentences" : "Overview of the N1 SDP MCC command-line interface You must connect a workstation to the DBG USB to enter MCC system commands at the MCC USB port. You must set the MBLOG option in the config.txt to ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101489/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101489/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
      "excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
        "document_number" : "101489",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3467708",
        "sysurihash" : "5bufð2ZFwutmEleX",
        "urihash" : "5bufð2ZFwutmEleX",
        "sysuri" : "https://developer.arm.com/documentation/101489/0000/en",
        "systransactionid" : 864266,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585847145000,
        "topparentid" : 3467708,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596269028000,
        "sysconcepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
        "concepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149147000,
        "permanentid" : "90882cb88ca1b9770efb7d53bfeeac96c1448e92fdb3053359abd475a428",
        "syslanguage" : [ "English" ],
        "itemid" : "5f2521e43951795e690a6a68",
        "transactionid" : 864266,
        "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
        "products" : [ "Neoverse N1" ],
        "date" : 1649149147000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101489:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149147361599694,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 6457,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148976303,
        "syssize" : 6457,
        "sysdate" : 1649149147000,
        "haslayout" : "1",
        "topparent" : "3467708",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467708,
        "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
        "wordcount" : 428,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149147000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101489/0000/?lang=en",
        "modified" : 1636632209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149147361599694,
        "uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101489/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
      "Excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "MCC main command menu",
      "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
      "printableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
      "clickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/MCC-main-command-menu?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
      "excerpt" : "The default is 1000. ... The board returns to Standby mode. ... USB_ON Enable MCC USB configuration port. USB_OFF Disable MCC USB configuration port. MCC main command menu Neoverse N1",
      "firstSentences" : "MCC main command menu The following table shows the MCC main menu system commands. Table 3-1 N1 SDP MCC main command menu Command Description CAP filename [\\/A] Capture serial data to the file ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101489/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
        "excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
          "document_number" : "101489",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3467708",
          "sysurihash" : "5bufð2ZFwutmEleX",
          "urihash" : "5bufð2ZFwutmEleX",
          "sysuri" : "https://developer.arm.com/documentation/101489/0000/en",
          "systransactionid" : 864266,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1585847145000,
          "topparentid" : 3467708,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596269028000,
          "sysconcepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
          "concepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149147000,
          "permanentid" : "90882cb88ca1b9770efb7d53bfeeac96c1448e92fdb3053359abd475a428",
          "syslanguage" : [ "English" ],
          "itemid" : "5f2521e43951795e690a6a68",
          "transactionid" : 864266,
          "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
          "products" : [ "Neoverse N1" ],
          "date" : 1649149147000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101489:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149147361599694,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 6457,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148976303,
          "syssize" : 6457,
          "sysdate" : 1649149147000,
          "haslayout" : "1",
          "topparent" : "3467708",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3467708,
          "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
          "wordcount" : 428,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149147000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101489/0000/?lang=en",
          "modified" : 1636632209000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149147361599694,
          "uri" : "https://developer.arm.com/documentation/101489/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
        "Excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "MCC main command menu ",
        "document_number" : "101489",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3467708",
        "sysurihash" : "eY5ruYðJXfn2qjjp",
        "urihash" : "eY5ruYðJXfn2qjjp",
        "sysuri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
        "systransactionid" : 864270,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585847145000,
        "topparentid" : 3467708,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596269028000,
        "sysconcepts" : "commands ; filename ; USB ; configuration port ; Standby mode ; power supply ; mask",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
        "attachmentparentid" : 3467708,
        "parentitem" : "5f2521e43951795e690a6a68",
        "concepts" : "commands ; filename ; USB ; configuration port ; Standby mode ; power supply ; mask",
        "documenttype" : "html",
        "isattachment" : "3467708",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149353000,
        "permanentid" : "e93084dbb0fd42ccf3185415935e0736d996a1c8fb7fcb116a61b389ba4f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f2521e53951795e690a6aa2",
        "transactionid" : 864270,
        "title" : "MCC main command menu ",
        "products" : [ "Neoverse N1" ],
        "date" : 1649149353000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101489:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149353777497596,
        "sysisattachment" : "3467708",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3467708,
        "size" : 1187,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/MCC-main-command-menu?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148976303,
        "syssize" : 1187,
        "sysdate" : 1649149353000,
        "haslayout" : "1",
        "topparent" : "3467708",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467708,
        "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
        "wordcount" : 94,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149353000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/MCC-main-command-menu?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101489/0000/Configuration/Command-line-interface/MCC-main-command-menu?lang=en",
        "modified" : 1636632209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149353777497596,
        "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
        "syscollection" : "default"
      },
      "Title" : "MCC main command menu",
      "Uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
      "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
      "ClickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/MCC-main-command-menu?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
      "Excerpt" : "The default is 1000. ... The board returns to Standby mode. ... USB_ON Enable MCC USB configuration port. USB_OFF Disable MCC USB configuration port. MCC main command menu Neoverse N1",
      "FirstSentences" : "MCC main command menu The following table shows the MCC main menu system commands. Table 3-1 N1 SDP MCC main command menu Command Description CAP filename [\\/A] Capture serial data to the file ..."
    }, {
      "title" : "Configuration",
      "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration",
      "printableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration",
      "clickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration",
      "excerpt" : "Configuration This chapter describes the powerup and configuration process of the N1 SDP. It contains the following sections: Overview of the configuration process Powerup and powerdown ...",
      "firstSentences" : "Configuration This chapter describes the powerup and configuration process of the N1 SDP. It contains the following sections: Overview of the configuration process Powerup and powerdown sequences ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101489/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
        "excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
          "document_number" : "101489",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3467708",
          "sysurihash" : "5bufð2ZFwutmEleX",
          "urihash" : "5bufð2ZFwutmEleX",
          "sysuri" : "https://developer.arm.com/documentation/101489/0000/en",
          "systransactionid" : 864266,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1585847145000,
          "topparentid" : 3467708,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596269028000,
          "sysconcepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
          "concepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149147000,
          "permanentid" : "90882cb88ca1b9770efb7d53bfeeac96c1448e92fdb3053359abd475a428",
          "syslanguage" : [ "English" ],
          "itemid" : "5f2521e43951795e690a6a68",
          "transactionid" : 864266,
          "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
          "products" : [ "Neoverse N1" ],
          "date" : 1649149147000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101489:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149147361599694,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 6457,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148976303,
          "syssize" : 6457,
          "sysdate" : 1649149147000,
          "haslayout" : "1",
          "topparent" : "3467708",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3467708,
          "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
          "wordcount" : 428,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149147000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101489/0000/?lang=en",
          "modified" : 1636632209000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149147361599694,
          "uri" : "https://developer.arm.com/documentation/101489/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
        "Excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Configuration ",
        "document_number" : "101489",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3467708",
        "sysurihash" : "EuMðd30mcEjFfKTi",
        "urihash" : "EuMðd30mcEjFfKTi",
        "sysuri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration",
        "systransactionid" : 864268,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585847145000,
        "topparentid" : 3467708,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596269028000,
        "sysconcepts" : "configuration ; powerup ; Command-line interface ; reset push ; switches Use",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
        "attachmentparentid" : 3467708,
        "parentitem" : "5f2521e43951795e690a6a68",
        "concepts" : "configuration ; powerup ; Command-line interface ; reset push ; switches Use",
        "documenttype" : "html",
        "isattachment" : "3467708",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149239000,
        "permanentid" : "bc99c9aa6156b5dfa9ec2234aa90871296d78e12326c190f4a0ec85dfd56",
        "syslanguage" : [ "English" ],
        "itemid" : "5f2521e53951795e690a6a94",
        "transactionid" : 864268,
        "title" : "Configuration ",
        "products" : [ "Neoverse N1" ],
        "date" : 1649149239000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101489:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149239053037598,
        "sysisattachment" : "3467708",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3467708,
        "size" : 313,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148976303,
        "syssize" : 313,
        "sysdate" : 1649149239000,
        "haslayout" : "1",
        "topparent" : "3467708",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467708,
        "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149239000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101489/0000/Configuration?lang=en",
        "modified" : 1636632209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149239053037598,
        "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration",
        "syscollection" : "default"
      },
      "Title" : "Configuration",
      "Uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration",
      "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration",
      "ClickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration",
      "Excerpt" : "Configuration This chapter describes the powerup and configuration process of the N1 SDP. It contains the following sections: Overview of the configuration process Powerup and powerdown ...",
      "FirstSentences" : "Configuration This chapter describes the powerup and configuration process of the N1 SDP. It contains the following sections: Overview of the configuration process Powerup and powerdown sequences ..."
    }, {
      "title" : "Command-line interface",
      "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
      "printableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
      "clickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
      "excerpt" : "Command-line interface The N1 SDP command-line interface supports system command-line input to the ... This section contains the following subsections: Overview of the N1 SDP MCC command-line ...",
      "firstSentences" : "Command-line interface The N1 SDP command-line interface supports system command-line input to the Motherboard Configuration Controller (MCC). This section contains the following subsections: ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101489/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
        "excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
          "document_number" : "101489",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3467708",
          "sysurihash" : "5bufð2ZFwutmEleX",
          "urihash" : "5bufð2ZFwutmEleX",
          "sysuri" : "https://developer.arm.com/documentation/101489/0000/en",
          "systransactionid" : 864266,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1585847145000,
          "topparentid" : 3467708,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596269028000,
          "sysconcepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
          "concepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149147000,
          "permanentid" : "90882cb88ca1b9770efb7d53bfeeac96c1448e92fdb3053359abd475a428",
          "syslanguage" : [ "English" ],
          "itemid" : "5f2521e43951795e690a6a68",
          "transactionid" : 864266,
          "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
          "products" : [ "Neoverse N1" ],
          "date" : 1649149147000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101489:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149147361599694,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 6457,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148976303,
          "syssize" : 6457,
          "sysdate" : 1649149147000,
          "haslayout" : "1",
          "topparent" : "3467708",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3467708,
          "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
          "wordcount" : 428,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149147000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101489/0000/?lang=en",
          "modified" : 1636632209000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149147361599694,
          "uri" : "https://developer.arm.com/documentation/101489/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
        "Excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Command-line interface ",
        "document_number" : "101489",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3467708",
        "sysurihash" : "Ex0pA5CYr07aJkrs",
        "urihash" : "Ex0pA5CYr07aJkrs",
        "sysuri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
        "systransactionid" : 864268,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585847145000,
        "topparentid" : 3467708,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596269028000,
        "sysconcepts" : "command-line interface ; Neoverse N1 ; command ; subsections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
        "attachmentparentid" : 3467708,
        "parentitem" : "5f2521e43951795e690a6a68",
        "concepts" : "command-line interface ; Neoverse N1 ; command ; subsections",
        "documenttype" : "html",
        "isattachment" : "3467708",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149238000,
        "permanentid" : "356c9ae8e07efc674142474c7ee22692f8026d24aa44e7ff8c9497713adc",
        "syslanguage" : [ "English" ],
        "itemid" : "5f2521e53951795e690a6aa0",
        "transactionid" : 864268,
        "title" : "Command-line interface ",
        "products" : [ "Neoverse N1" ],
        "date" : 1649149238000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101489:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149238957388137,
        "sysisattachment" : "3467708",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3467708,
        "size" : 325,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148976303,
        "syssize" : 325,
        "sysdate" : 1649149238000,
        "haslayout" : "1",
        "topparent" : "3467708",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467708,
        "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149238000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101489/0000/Configuration/Command-line-interface?lang=en",
        "modified" : 1636632209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149238957388137,
        "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
        "syscollection" : "default"
      },
      "Title" : "Command-line interface",
      "Uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
      "ClickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
      "Excerpt" : "Command-line interface The N1 SDP command-line interface supports system command-line input to the ... This section contains the following subsections: Overview of the N1 SDP MCC command-line ...",
      "FirstSentences" : "Command-line interface The N1 SDP command-line interface supports system command-line input to the Motherboard Configuration Controller (MCC). This section contains the following subsections: ..."
    } ],
    "totalNumberOfChildResults" : 31,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Overview of the N1 SDP MCC command-line interface ",
      "document_number" : "101489",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3467708",
      "sysurihash" : "m3vEpXnHZiQdKHhZ",
      "urihash" : "m3vEpXnHZiQdKHhZ",
      "sysuri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
      "systransactionid" : 864270,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1585847145000,
      "topparentid" : 3467708,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1596269028000,
      "sysconcepts" : "system commands ; USB ; workstation ; flow control ; MBLOG option ; command-line interface ; Overview of the N1 ; hardware ; representing",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
      "attachmentparentid" : 3467708,
      "parentitem" : "5f2521e43951795e690a6a68",
      "concepts" : "system commands ; USB ; workstation ; flow control ; MBLOG option ; command-line interface ; Overview of the N1 ; hardware ; representing",
      "documenttype" : "html",
      "isattachment" : "3467708",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149353000,
      "permanentid" : "eace8aecdeb3679de276778973099328afcdc9691c7ba7fbca3140a1db08",
      "syslanguage" : [ "English" ],
      "itemid" : "5f2521e53951795e690a6aa1",
      "transactionid" : 864270,
      "title" : "Overview of the N1 SDP MCC command-line interface ",
      "products" : [ "Neoverse N1" ],
      "date" : 1649149353000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101489:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149353857705035,
      "sysisattachment" : "3467708",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3467708,
      "size" : 432,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148976303,
      "syssize" : 432,
      "sysdate" : 1649149353000,
      "haslayout" : "1",
      "topparent" : "3467708",
      "label_version" : "0.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3467708,
      "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
      "wordcount" : 49,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
      "document_revision" : "02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149353000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101489/0000/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface?lang=en",
      "modified" : 1636632209000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149353857705035,
      "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
      "syscollection" : "default"
    },
    "Title" : "Overview of the N1 SDP MCC command-line interface",
    "Uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
    "ClickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
    "Excerpt" : "Overview of the N1 SDP MCC command-line interface You must connect a workstation to the DBG USB to ... You must set the MBLOG option in the config.txt to TRUE to enter MCC system commands.",
    "FirstSentences" : "Overview of the N1 SDP MCC command-line interface You must connect a workstation to the DBG USB to enter MCC system commands at the MCC USB port. You must set the MBLOG option in the config.txt to ..."
  }, {
    "title" : "PrimeCell GPIO functional description",
    "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
    "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
    "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
    "excerpt" : "PrimeCell GPIO functional description Figure 2.1 shows a block diagram of the PrimeCell GPIO. ... PrimeCell GPIO block diagram Note In Figure 2.1, for clarity, test logic is not shown.",
    "firstSentences" : "PrimeCell GPIO functional description Figure 2.1 shows a block diagram of the PrimeCell GPIO. Figure 2.1. PrimeCell GPIO block diagram Note In Figure 2.1, for clarity, test logic is not shown. The ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
      "excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
      "firstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
        "document_number" : "ddi0190",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3501570",
        "sysurihash" : "GzlY5yJJS1mLUVlx",
        "urihash" : "GzlY5yJJS1mLUVlx",
        "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "systransactionid" : 864262,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158233497000,
        "topparentid" : 3501570,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378985000,
        "sysconcepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148966000,
        "permanentid" : "ed3fc5edf781cc366e7d751e3b50a3b37bb54273714c74b235534f473783",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e38e9fd977155116a921e",
        "transactionid" : 864262,
        "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649148966000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0190:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148966453101553,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1989,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148798453,
        "syssize" : 1989,
        "sysdate" : 1649148966000,
        "haslayout" : "1",
        "topparent" : "3501570",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3501570,
        "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
        "wordcount" : 144,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148966000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0190/b/?lang=en",
        "modified" : 1638975360000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148966453101553,
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
      "Excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
      "FirstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ..."
    },
    "childResults" : [ {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM ... It contains the following sections: PrimeCell GPIO overview PrimeCell GPIO functional ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM PrimeCell GPIO. It contains the following sections: PrimeCell GPIO overview PrimeCell GPIO functional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
        "excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
        "firstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
          "document_number" : "ddi0190",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3501570",
          "sysurihash" : "GzlY5yJJS1mLUVlx",
          "urihash" : "GzlY5yJJS1mLUVlx",
          "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en",
          "systransactionid" : 864262,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158233497000,
          "topparentid" : 3501570,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378985000,
          "sysconcepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148966000,
          "permanentid" : "ed3fc5edf781cc366e7d751e3b50a3b37bb54273714c74b235534f473783",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e38e9fd977155116a921e",
          "transactionid" : 864262,
          "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649148966000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0190:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148966453101553,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1989,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148798453,
          "syssize" : 1989,
          "sysdate" : 1649148966000,
          "haslayout" : "1",
          "topparent" : "3501570",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3501570,
          "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
          "wordcount" : 144,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148966000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0190/b/?lang=en",
          "modified" : 1638975360000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148966453101553,
          "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
        "Excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
        "FirstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0190",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3501570",
        "sysurihash" : "Gy6DYCqqipSNLñYh",
        "urihash" : "Gy6DYCqqipSNLñYh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
        "systransactionid" : 864264,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1158233497000,
        "topparentid" : 3501570,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378985000,
        "sysconcepts" : "PrimeCell GPIO",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3501570,
        "parentitem" : "5e8e38e9fd977155116a921e",
        "concepts" : "PrimeCell GPIO",
        "documenttype" : "html",
        "isattachment" : "3501570",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149048000,
        "permanentid" : "d9a1735a177634c473c16ec088d9b2aef3cf3d116fbb5c44e04221ab0aac",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e38e9fd977155116a922e",
        "transactionid" : 864264,
        "title" : "Functional Overview ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649149048000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0190:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149048431925738,
        "sysisattachment" : "3501570",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3501570,
        "size" : 266,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148798453,
        "syssize" : 266,
        "sysdate" : 1649149048000,
        "haslayout" : "1",
        "topparent" : "3501570",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3501570,
        "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149048000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0190/b/functional-overview?lang=en",
        "modified" : 1638975360000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149048431925738,
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM ... It contains the following sections: PrimeCell GPIO overview PrimeCell GPIO functional ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM PrimeCell GPIO. It contains the following sections: PrimeCell GPIO overview PrimeCell GPIO functional ..."
    }, {
      "title" : "Interrupt operation",
      "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-operation/interrupt-operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
      "excerpt" : "Interrupt operation The interrupt section of the PrimeCell GPIO is controlled by a set of seven registers. You can select the source of the interrupt, its polarity, and edge properties.",
      "firstSentences" : "Interrupt operation The interrupt section of the PrimeCell GPIO is controlled by a set of seven registers. You can select the source of the interrupt, its polarity, and edge properties. When one ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
        "excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
        "firstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
          "document_number" : "ddi0190",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3501570",
          "sysurihash" : "GzlY5yJJS1mLUVlx",
          "urihash" : "GzlY5yJJS1mLUVlx",
          "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en",
          "systransactionid" : 864262,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158233497000,
          "topparentid" : 3501570,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378985000,
          "sysconcepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148966000,
          "permanentid" : "ed3fc5edf781cc366e7d751e3b50a3b37bb54273714c74b235534f473783",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e38e9fd977155116a921e",
          "transactionid" : 864262,
          "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649148966000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0190:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148966453101553,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1989,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148798453,
          "syssize" : 1989,
          "sysdate" : 1649148966000,
          "haslayout" : "1",
          "topparent" : "3501570",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3501570,
          "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
          "wordcount" : 144,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148966000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0190/b/?lang=en",
          "modified" : 1638975360000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148966453101553,
          "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
        "Excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
        "FirstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interrupt operation ",
        "document_number" : "ddi0190",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3501570",
        "sysurihash" : "ðuSJtYar4mnCzDoQ",
        "urihash" : "ðuSJtYar4mnCzDoQ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
        "systransactionid" : 864263,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158233497000,
        "topparentid" : 3501570,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378985000,
        "sysconcepts" : "PrimeCell GPIO ; registers ; controller ; shows ; output GPIOINTR ; triggering ; polarity",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3501570,
        "parentitem" : "5e8e38e9fd977155116a921e",
        "concepts" : "PrimeCell GPIO ; registers ; controller ; shows ; output GPIOINTR ; triggering ; polarity",
        "documenttype" : "html",
        "isattachment" : "3501570",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149012000,
        "permanentid" : "148bcf4c09c877f394ce2c21939356e7aa4df4247306c5b924f462b367c3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e38e9fd977155116a923d",
        "transactionid" : 864263,
        "title" : "Interrupt operation ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649149012000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0190:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149012036087619,
        "sysisattachment" : "3501570",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3501570,
        "size" : 1807,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-operation/interrupt-operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148798453,
        "syssize" : 1807,
        "sysdate" : 1649149012000,
        "haslayout" : "1",
        "topparent" : "3501570",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3501570,
        "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
        "wordcount" : 125,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149012000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-operation/interrupt-operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0190/b/functional-overview/primecell-gpio-operation/interrupt-operation?lang=en",
        "modified" : 1638975360000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149012036087619,
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
        "syscollection" : "default"
      },
      "Title" : "Interrupt operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-operation/interrupt-operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
      "Excerpt" : "Interrupt operation The interrupt section of the PrimeCell GPIO is controlled by a set of seven registers. You can select the source of the interrupt, its polarity, and edge properties.",
      "FirstSentences" : "Interrupt operation The interrupt section of the PrimeCell GPIO is controlled by a set of seven registers. You can select the source of the interrupt, its polarity, and edge properties. When one ..."
    }, {
      "title" : "Interrupt detection logic",
      "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
      "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
      "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
      "excerpt" : "Interrupt detection logic The PrimeCell GPIO has the ability to generate mask-programmable interrupts based ... The General Purpose Input Output Interrupt (GPIOINTR) indicates to an interrupt ...",
      "firstSentences" : "Interrupt detection logic The PrimeCell GPIO has the ability to generate mask-programmable interrupts based on the level, or transitional value of any of its PrimeCell GPIO lines. The General ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
        "excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
        "firstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
          "document_number" : "ddi0190",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3501570",
          "sysurihash" : "GzlY5yJJS1mLUVlx",
          "urihash" : "GzlY5yJJS1mLUVlx",
          "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en",
          "systransactionid" : 864262,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158233497000,
          "topparentid" : 3501570,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378985000,
          "sysconcepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148966000,
          "permanentid" : "ed3fc5edf781cc366e7d751e3b50a3b37bb54273714c74b235534f473783",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e38e9fd977155116a921e",
          "transactionid" : 864262,
          "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649148966000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0190:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148966453101553,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1989,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148798453,
          "syssize" : 1989,
          "sysdate" : 1649148966000,
          "haslayout" : "1",
          "topparent" : "3501570",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3501570,
          "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
          "wordcount" : 144,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148966000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0190/b/?lang=en",
          "modified" : 1638975360000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148966453101553,
          "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
        "Excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
        "FirstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interrupt detection logic ",
        "document_number" : "ddi0190",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3501570",
        "sysurihash" : "W8WNðBPfWf6lk0W2",
        "urihash" : "W8WNðBPfWf6lk0W2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
        "systransactionid" : 864263,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158233497000,
        "topparentid" : 3501570,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378985000,
        "sysconcepts" : "PrimeCell GPIO ; controller ; device drivers ; reading raw ; triggering chain ; APB interface ; detection logic ; functionality",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3501570,
        "parentitem" : "5e8e38e9fd977155116a921e",
        "concepts" : "PrimeCell GPIO ; controller ; device drivers ; reading raw ; triggering chain ; APB interface ; detection logic ; functionality",
        "documenttype" : "html",
        "isattachment" : "3501570",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149009000,
        "permanentid" : "2ebb48fd64aeede471d0b173ea7718279383d148c027d61e692b12e81ff4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e38e9fd977155116a9237",
        "transactionid" : 864263,
        "title" : "Interrupt detection logic ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649149009000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0190:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149009475782311,
        "sysisattachment" : "3501570",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3501570,
        "size" : 1506,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148798453,
        "syssize" : 1506,
        "sysdate" : 1649149009000,
        "haslayout" : "1",
        "topparent" : "3501570",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3501570,
        "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
        "wordcount" : 108,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149009000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0190/b/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic?lang=en",
        "modified" : 1638975360000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149009475782311,
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
        "syscollection" : "default"
      },
      "Title" : "Interrupt detection logic",
      "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
      "Excerpt" : "Interrupt detection logic The PrimeCell GPIO has the ability to generate mask-programmable interrupts based ... The General Purpose Input Output Interrupt (GPIOINTR) indicates to an interrupt ...",
      "FirstSentences" : "Interrupt detection logic The PrimeCell GPIO has the ability to generate mask-programmable interrupts based on the level, or transitional value of any of its PrimeCell GPIO lines. The General ..."
    } ],
    "totalNumberOfChildResults" : 45,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "PrimeCell GPIO functional description ",
      "document_number" : "ddi0190",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3501570",
      "sysurihash" : "fJPQBHsRiZsTQznn",
      "urihash" : "fJPQBHsRiZsTQznn",
      "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
      "systransactionid" : 864264,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158233497000,
      "topparentid" : 3501570,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586378985000,
      "sysconcepts" : "PrimeCell GPIO ; block diagram ; Mode control ; APB interface ; clarity ; shows",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3501570,
      "parentitem" : "5e8e38e9fd977155116a921e",
      "concepts" : "PrimeCell GPIO ; block diagram ; Mode control ; APB interface ; clarity ; shows",
      "documenttype" : "html",
      "isattachment" : "3501570",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149048000,
      "permanentid" : "0705dfea818632da167fd5fb1b031c089695d63e858aa4e721cbc149c50d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e38e9fd977155116a9235",
      "transactionid" : 864264,
      "title" : "PrimeCell GPIO functional description ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649149048000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0190:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149048465706386,
      "sysisattachment" : "3501570",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3501570,
      "size" : 380,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148798453,
      "syssize" : 380,
      "sysdate" : 1649149048000,
      "haslayout" : "1",
      "topparent" : "3501570",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3501570,
      "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
      "wordcount" : 35,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149048000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0190/b/functional-overview/primecell-gpio-functional-description?lang=en",
      "modified" : 1638975360000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149048465706386,
      "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell GPIO functional description",
    "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
    "Excerpt" : "PrimeCell GPIO functional description Figure 2.1 shows a block diagram of the PrimeCell GPIO. ... PrimeCell GPIO block diagram Note In Figure 2.1, for clarity, test logic is not shown.",
    "FirstSentences" : "PrimeCell GPIO functional description Figure 2.1 shows a block diagram of the PrimeCell GPIO. Figure 2.1. PrimeCell GPIO block diagram Note In Figure 2.1, for clarity, test logic is not shown. The ..."
  }, {
    "title" : "Scan timing",
    "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
    "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
    "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/scan-timing?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
    "excerpt" : "Scan timing Scan timing parameters are shown in Figure 8.5. ... Scan timing Scan timing ARM7TDMI",
    "firstSentences" : "Scan timing Scan timing parameters are shown in Figure 8.5. Figure 8.5. Scan timing Scan timing ARM7TDMI",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM7TDMI-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
      "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
      "firstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM7TDMI-S Technical Reference Manual ",
        "document_number" : "ddi0234",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474226",
        "sysurihash" : "F7rCdMWcHWñxvy52",
        "urihash" : "F7rCdMWcHWñxvy52",
        "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "systransactionid" : 864257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929304000,
        "topparentid" : 3474226,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369446000,
        "sysconcepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "concepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148735000,
        "permanentid" : "881fd9233007d237d77dc2468b846ee9b17fe5006dad1696341acbe44925",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13a6fd977155116a31d5",
        "transactionid" : 864257,
        "title" : "ARM7TDMI-S Technical Reference Manual ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649148735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0234:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148735169414472,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1949,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148609336,
        "syssize" : 1949,
        "sysdate" : 1649148735000,
        "haslayout" : "1",
        "topparent" : "3474226",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474226,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0234/b/?lang=en",
        "modified" : 1638976773000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148735169414472,
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
      "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
      "FirstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    },
    "childResults" : [ {
      "title" : "Not using an external coprocessor",
      "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
      "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
      "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/not-using-an-external-coprocessor?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
      "excerpt" : "Not using an external coprocessor If you are implementing a system that does not include any external coprocessors, ... This indicates that no external coprocessors are present in the system.",
      "firstSentences" : "Not using an external coprocessor If you are implementing a system that does not include any external coprocessors, you must tie both CPA and CPB HIGH. This indicates that no external coprocessors ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0234",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474226",
          "sysurihash" : "F7rCdMWcHWñxvy52",
          "urihash" : "F7rCdMWcHWñxvy52",
          "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en",
          "systransactionid" : 864257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158929304000,
          "topparentid" : 3474226,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369446000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148735000,
          "permanentid" : "881fd9233007d237d77dc2468b846ee9b17fe5006dad1696341acbe44925",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e13a6fd977155116a31d5",
          "transactionid" : 864257,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1649148735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0234:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148735169414472,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1949,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148609336,
          "syssize" : 1949,
          "sysdate" : 1649148735000,
          "haslayout" : "1",
          "topparent" : "3474226",
          "label_version" : "r4p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474226,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0234/b/?lang=en",
          "modified" : 1638976773000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148735169414472,
          "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Not using an external coprocessor ",
        "document_number" : "ddi0234",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474226",
        "sysurihash" : "ñxEðAWNitzENUTRe",
        "urihash" : "ñxEðAWNitzENUTRe",
        "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
        "systransactionid" : 864260,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929304000,
        "topparentid" : 3474226,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369446000,
        "sysconcepts" : "external coprocessors ; instructions ; CPA",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3474226,
        "parentitem" : "5e8e13a6fd977155116a31d5",
        "concepts" : "external coprocessors ; instructions ; CPA",
        "documenttype" : "html",
        "isattachment" : "3474226",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148874000,
        "permanentid" : "290b77272b922e6e14b58fb1d3b189749d94f9d6729b3a594c16592c481f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13a7fd977155116a323c",
        "transactionid" : 864260,
        "title" : "Not using an external coprocessor ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649148873000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0234:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148873588127604,
        "sysisattachment" : "3474226",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474226,
        "size" : 539,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/not-using-an-external-coprocessor?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148609336,
        "syssize" : 539,
        "sysdate" : 1649148873000,
        "haslayout" : "1",
        "topparent" : "3474226",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474226,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148874000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/not-using-an-external-coprocessor?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0234/b/coprocessor-interface/not-using-an-external-coprocessor?lang=en",
        "modified" : 1638976773000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148873588127604,
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
        "syscollection" : "default"
      },
      "Title" : "Not using an external coprocessor",
      "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/not-using-an-external-coprocessor?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
      "Excerpt" : "Not using an external coprocessor If you are implementing a system that does not include any external coprocessors, ... This indicates that no external coprocessors are present in the system.",
      "FirstSentences" : "Not using an external coprocessor If you are implementing a system that does not include any external coprocessors, you must tie both CPA and CPB HIGH. This indicates that no external coprocessors ..."
    }, {
      "title" : "Pipeline-following signals",
      "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/pipeline-following-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
      "excerpt" : "Pipeline-following signals Every coprocessor in the system must contain a pipeline follower to track the ... The coprocessors connect to the ARM7TDMI-S processor input data bus, RDATA[31:0], ...",
      "firstSentences" : "Pipeline-following signals Every coprocessor in the system must contain a pipeline follower to track the instructions executing in the ARM7TDMI-S core pipeline. The coprocessors connect to the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0234",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474226",
          "sysurihash" : "F7rCdMWcHWñxvy52",
          "urihash" : "F7rCdMWcHWñxvy52",
          "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en",
          "systransactionid" : 864257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158929304000,
          "topparentid" : 3474226,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369446000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148735000,
          "permanentid" : "881fd9233007d237d77dc2468b846ee9b17fe5006dad1696341acbe44925",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e13a6fd977155116a31d5",
          "transactionid" : 864257,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1649148735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0234:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148735169414472,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1949,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148609336,
          "syssize" : 1949,
          "sysdate" : 1649148735000,
          "haslayout" : "1",
          "topparent" : "3474226",
          "label_version" : "r4p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474226,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0234/b/?lang=en",
          "modified" : 1638976773000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148735169414472,
          "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Pipeline-following signals ",
        "document_number" : "ddi0234",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474226",
        "sysurihash" : "ñPM46a1ZhMUoS0FD",
        "urihash" : "ñPM46a1ZhMUoS0FD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
        "systransactionid" : 864260,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929304000,
        "topparentid" : 3474226,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369446000,
        "sysconcepts" : "instructions ; pipelines ; coprocessors ; bus ; ARM7TDMI ; reset ; CLKEN ; signals ; rising edge ; automatically flushed ; first action ; nRESET LOW ; input data ; prefetches ; execution",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3474226,
        "parentitem" : "5e8e13a6fd977155116a31d5",
        "concepts" : "instructions ; pipelines ; coprocessors ; bus ; ARM7TDMI ; reset ; CLKEN ; signals ; rising edge ; automatically flushed ; first action ; nRESET LOW ; input data ; prefetches ; execution",
        "documenttype" : "html",
        "isattachment" : "3474226",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148874000,
        "permanentid" : "268974461680e0ce10fb704d4b9dae977a23696851b08fef303a127920e2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13a7fd977155116a3230",
        "transactionid" : 864260,
        "title" : "Pipeline-following signals ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649148872000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0234:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148872228108374,
        "sysisattachment" : "3474226",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474226,
        "size" : 1802,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/pipeline-following-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148609336,
        "syssize" : 1802,
        "sysdate" : 1649148872000,
        "haslayout" : "1",
        "topparent" : "3474226",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474226,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
        "wordcount" : 127,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148874000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/pipeline-following-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0234/b/coprocessor-interface/pipeline-following-signals?lang=en",
        "modified" : 1638976773000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148872228108374,
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
        "syscollection" : "default"
      },
      "Title" : "Pipeline-following signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/pipeline-following-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
      "Excerpt" : "Pipeline-following signals Every coprocessor in the system must contain a pipeline follower to track the ... The coprocessors connect to the ARM7TDMI-S processor input data bus, RDATA[31:0], ...",
      "FirstSentences" : "Pipeline-following signals Every coprocessor in the system must contain a pipeline follower to track the instructions executing in the ARM7TDMI-S core pipeline. The coprocessors connect to the ..."
    }, {
      "title" : "Timing parameters for data accesses",
      "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
      "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
      "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
      "excerpt" : "Timing parameters for data accesses Timing parameters for data accesses are shown in Figure ... Figure 8.1. Timing parameters for data accesses Note The timing for both read and write data ...",
      "firstSentences" : "Timing parameters for data accesses Timing parameters for data accesses are shown in Figure 8.1. Figure 8.1. Timing parameters for data accesses Note The timing for both read and write data access ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0234",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474226",
          "sysurihash" : "F7rCdMWcHWñxvy52",
          "urihash" : "F7rCdMWcHWñxvy52",
          "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en",
          "systransactionid" : 864257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158929304000,
          "topparentid" : 3474226,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369446000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148735000,
          "permanentid" : "881fd9233007d237d77dc2468b846ee9b17fe5006dad1696341acbe44925",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e13a6fd977155116a31d5",
          "transactionid" : 864257,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1649148735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0234:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148735169414472,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1949,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148609336,
          "syssize" : 1949,
          "sysdate" : 1649148735000,
          "haslayout" : "1",
          "topparent" : "3474226",
          "label_version" : "r4p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474226,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0234/b/?lang=en",
          "modified" : 1638976773000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148735169414472,
          "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Timing parameters for data accesses ",
        "document_number" : "ddi0234",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474226",
        "sysurihash" : "ST9aWvsZzdoVw6P9",
        "urihash" : "ST9aWvsZzdoVw6P9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
        "systransactionid" : 864260,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929304000,
        "topparentid" : 3474226,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369446000,
        "sysconcepts" : "data accesses ; Timing parameters ; cycle ; transaction ; signals ; coprocessor register ; valid memory ; WDATA port",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3474226,
        "parentitem" : "5e8e13a6fd977155116a31d5",
        "concepts" : "data accesses ; Timing parameters ; cycle ; transaction ; signals ; coprocessor register ; valid memory ; WDATA port",
        "documenttype" : "html",
        "isattachment" : "3474226",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148874000,
        "permanentid" : "3c30dd094d0c67024ff07c238e741e50ca1d88eb818b9d47bd908a47a4b9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13a9fd977155116a3309",
        "transactionid" : 864260,
        "title" : "Timing parameters for data accesses ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649148871000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0234:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148871894909509,
        "sysisattachment" : "3474226",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474226,
        "size" : 617,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148609336,
        "syssize" : 617,
        "sysdate" : 1649148871000,
        "haslayout" : "1",
        "topparent" : "3474226",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474226,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148874000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0234/b/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses?lang=en",
        "modified" : 1638976773000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148871894909509,
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
        "syscollection" : "default"
      },
      "Title" : "Timing parameters for data accesses",
      "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
      "Excerpt" : "Timing parameters for data accesses Timing parameters for data accesses are shown in Figure ... Figure 8.1. Timing parameters for data accesses Note The timing for both read and write data ...",
      "FirstSentences" : "Timing parameters for data accesses Timing parameters for data accesses are shown in Figure 8.1. Figure 8.1. Timing parameters for data accesses Note The timing for both read and write data access ..."
    } ],
    "totalNumberOfChildResults" : 121,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Scan timing ",
      "document_number" : "ddi0234",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3474226",
      "sysurihash" : "GtTsAjBH4EH1B818",
      "urihash" : "GtTsAjBH4EH1B818",
      "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
      "systransactionid" : 864260,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1158929304000,
      "topparentid" : 3474226,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586369446000,
      "sysconcepts" : "Scan timing",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
      "attachmentparentid" : 3474226,
      "parentitem" : "5e8e13a6fd977155116a31d5",
      "concepts" : "Scan timing",
      "documenttype" : "html",
      "isattachment" : "3474226",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148874000,
      "permanentid" : "bd3e860b428e4bf453687ea8dca8af16ea48cea69b0d3cfa8a56df6a519d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e13a9fd977155116a330e",
      "transactionid" : 864260,
      "title" : "Scan timing ",
      "products" : [ "ARM7TDMI" ],
      "date" : 1649148873000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0234:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148873717875182,
      "sysisattachment" : "3474226",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3474226,
      "size" : 104,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/scan-timing?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148609336,
      "syssize" : 104,
      "sysdate" : 1649148873000,
      "haslayout" : "1",
      "topparent" : "3474226",
      "label_version" : "r4p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3474226,
      "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
      "wordcount" : 10,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148874000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/scan-timing?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0234/b/ac-parameters/timing-diagrams/scan-timing?lang=en",
      "modified" : 1638976773000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148873717875182,
      "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
      "syscollection" : "default"
    },
    "Title" : "Scan timing",
    "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/scan-timing?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
    "Excerpt" : "Scan timing Scan timing parameters are shown in Figure 8.5. ... Scan timing Scan timing ARM7TDMI",
    "FirstSentences" : "Scan timing Scan timing parameters are shown in Figure 8.5. Figure 8.5. Scan timing Scan timing ARM7TDMI"
  }, {
    "title" : "IEEE 754 standard implementation choices",
    "uri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices",
    "printableUri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices",
    "clickUri" : "https://developer.arm.com/documentation/ddi0408/i/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices",
    "excerpt" : "IEEE 754 standard implementation choices Some of the implementation choices permitted by the IEEE 754 ... Supported formats The VFP supports: Single-precision and double-precision for all ...",
    "firstSentences" : "IEEE 754 standard implementation choices Some of the implementation choices permitted by the IEEE 754 standard and used in the VFPv3 architecture are described in the ARM Architecture Reference ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0408/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en",
      "excerpt" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "ddi0408",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472285",
        "sysurihash" : "3e9KP147yckjRalq",
        "urihash" : "3e9KP147yckjRalq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "systransactionid" : 864257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822946000,
        "topparentid" : 3472285,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369460000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148724000,
        "permanentid" : "deebc6e6cf16b9d165b2d399d62319a3f85afa0fd94748bed2f569288f05",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13b4fd977155116a35d4",
        "transactionid" : 864257,
        "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649148724000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0408:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148724783530002,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2201,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148506829,
        "syssize" : 2201,
        "sysdate" : 1649148724000,
        "haslayout" : "1",
        "topparent" : "3472285",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472285,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 Floating-Point Unit.",
        "wordcount" : 171,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148724000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0408/i/?lang=en",
        "modified" : 1639128043000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148724783530002,
        "uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0408/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en",
      "Excerpt" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Implementation of the IEEE 754 standard",
      "uri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard",
      "printableUri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard",
      "clickUri" : "https://developer.arm.com/documentation/ddi0408/i/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard",
      "excerpt" : "Implementation of the IEEE 754 standard The following operations from the IEEE 754 standard are not supplied by the FPU instruction set: ... Implementation of the IEEE 754 standard Cortex-A9",
      "firstSentences" : "Implementation of the IEEE 754 standard The following operations from the IEEE 754 standard are not supplied by the FPU instruction set: remainder round floating-point number to integer-valued ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en",
        "excerpt" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "ddi0408",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3472285",
          "sysurihash" : "3e9KP147yckjRalq",
          "urihash" : "3e9KP147yckjRalq",
          "sysuri" : "https://developer.arm.com/documentation/ddi0408/i/en",
          "systransactionid" : 864257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1347822946000,
          "topparentid" : 3472285,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369460000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148724000,
          "permanentid" : "deebc6e6cf16b9d165b2d399d62319a3f85afa0fd94748bed2f569288f05",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e13b4fd977155116a35d4",
          "transactionid" : 864257,
          "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1649148724000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0408:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148724783530002,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2201,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148506829,
          "syssize" : 2201,
          "sysdate" : 1649148724000,
          "haslayout" : "1",
          "topparent" : "3472285",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3472285,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 Floating-Point Unit.",
          "wordcount" : 171,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148724000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0408/i/?lang=en",
          "modified" : 1639128043000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148724783530002,
          "uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en",
        "Excerpt" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Implementation of the IEEE 754 standard ",
        "document_number" : "ddi0408",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472285",
        "sysurihash" : "2enfypgbRd7NNRmN",
        "urihash" : "2enfypgbRd7NNRmN",
        "sysuri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard",
        "systransactionid" : 864257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822946000,
        "topparentid" : 3472285,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369460000,
        "sysconcepts" : "floating-point ; IEEE ; conversions ; instruction set ; double-precision ; single-precision ; remainder",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3472285,
        "parentitem" : "5e8e13b4fd977155116a35d4",
        "concepts" : "floating-point ; IEEE ; conversions ; instruction set ; double-precision ; single-precision ; remainder",
        "documenttype" : "html",
        "isattachment" : "3472285",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148768000,
        "permanentid" : "c9292abb8bec4666756bc4f32b91e4784acbd982dedc72f6bb54e2fe5308",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13b4fd977155116a35de",
        "transactionid" : 864257,
        "title" : "Implementation of the IEEE 754 standard ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649148768000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0408:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148768119560563,
        "sysisattachment" : "3472285",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3472285,
        "size" : 391,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0408/i/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148506829,
        "syssize" : 391,
        "sysdate" : 1649148768000,
        "haslayout" : "1",
        "topparent" : "3472285",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472285,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 Floating-Point Unit.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148768000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0408/i/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0408/i/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard?lang=en",
        "modified" : 1639128043000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148768119560563,
        "uri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard",
        "syscollection" : "default"
      },
      "Title" : "Implementation of the IEEE 754 standard",
      "Uri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0408/i/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard",
      "Excerpt" : "Implementation of the IEEE 754 standard The following operations from the IEEE 754 standard are not supplied by the FPU instruction set: ... Implementation of the IEEE 754 standard Cortex-A9",
      "FirstSentences" : "Implementation of the IEEE 754 standard The following operations from the IEEE 754 standard are not supplied by the FPU instruction set: remainder round floating-point number to integer-valued ..."
    }, {
      "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0408/i/en/pdf/DDI0408I_cortex_a9_fpu_r4p1_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0408/i/en/pdf/DDI0408I_cortex_a9_fpu_r4p1_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e13b4fd977155116a35eb",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en/pdf/DDI0408I_cortex_a9_fpu_r4p1_trm.pdf",
      "excerpt" : "Change ... First release for r0p0 ... First release for r4p0 ... First release for r4p1 ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM® in the ... Manual",
      "firstSentences" : "Cortex-A9 Floating-Point Unit Revision: r4p1 Technical Reference Manual Copyright © 2008-2012 ARM. All rights reserved. ARM DDI 0408I (ID091612) ARM DDI 0408I ID091612 Cortex-A9 Floating-Point Unit",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en",
        "excerpt" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "ddi0408",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3472285",
          "sysurihash" : "3e9KP147yckjRalq",
          "urihash" : "3e9KP147yckjRalq",
          "sysuri" : "https://developer.arm.com/documentation/ddi0408/i/en",
          "systransactionid" : 864257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1347822946000,
          "topparentid" : 3472285,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369460000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148724000,
          "permanentid" : "deebc6e6cf16b9d165b2d399d62319a3f85afa0fd94748bed2f569288f05",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e13b4fd977155116a35d4",
          "transactionid" : 864257,
          "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1649148724000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0408:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148724783530002,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2201,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148506829,
          "syssize" : 2201,
          "sysdate" : 1649148724000,
          "haslayout" : "1",
          "topparent" : "3472285",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3472285,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 Floating-Point Unit.",
          "wordcount" : 171,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148724000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0408/i/?lang=en",
          "modified" : 1639128043000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148724783530002,
          "uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en",
        "Excerpt" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "ddi0408",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472285",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "6XLK5pANjeairkx6",
        "urihash" : "6XLK5pANjeairkx6",
        "sysuri" : "https://developer.arm.com/documentation/ddi0408/i/en/pdf/DDI0408I_cortex_a9_fpu_r4p1_trm.pdf",
        "keywords" : "Cortex-A9, Cortex-A",
        "systransactionid" : 864257,
        "copyright" : "Copyright ©€2008-2012 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1347822946000,
        "topparentid" : 3472285,
        "numberofpages" : 27,
        "sysconcepts" : "instructions ; ARM ; FPU ; documentation ; register banks ; A9 revision ; Reference Manual ; programmers model ; latency ; throughput ; standard compliance ; third parties ; applications ; execution ; mnemonics ; system registers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3472285,
        "parentitem" : "5e8e13b4fd977155116a35d4",
        "concepts" : "instructions ; ARM ; FPU ; documentation ; register banks ; A9 revision ; Reference Manual ; programmers model ; latency ; throughput ; standard compliance ; third parties ; applications ; execution ; mnemonics ; system registers",
        "documenttype" : "pdf",
        "isattachment" : "3472285",
        "sysindexeddate" : 1649148725000,
        "permanentid" : "e0e0e2e6dfab99595ac3e25a80f1c017baba1adc5045b109886e121a8bfe",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13b4fd977155116a35eb",
        "transactionid" : 864257,
        "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
        "subject" : "The Cortex-A9 Floating-Point Unit (FPU)Technical Reference Manual(TRM) describes a VFPv3-D16 implementation of the ARMv7 floating-point architecture. The FPU provides low-cost high performance floating-point computation. This guide is for engineers designing System-on-Chip (SoC) devices using an FPU. ",
        "date" : 1649148725000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0408:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148725233341233,
        "sysisattachment" : "3472285",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3472285,
        "size" : 323070,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e13b4fd977155116a35eb",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148508716,
        "syssubject" : "The Cortex-A9 Floating-Point Unit (FPU)Technical Reference Manual(TRM) describes a VFPv3-D16 implementation of the ARMv7 floating-point architecture. The FPU provides low-cost high performance floating-point computation. This guide is for engineers designing System-on-Chip (SoC) devices using an FPU. ",
        "syssize" : 323070,
        "sysdate" : 1649148725000,
        "topparent" : "3472285",
        "author" : "ARM Limited",
        "label_version" : "r4p1",
        "systopparentid" : 3472285,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 Floating-Point Unit.",
        "wordcount" : 994,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148725000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e13b4fd977155116a35eb",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148725233341233,
        "uri" : "https://developer.arm.com/documentation/ddi0408/i/en/pdf/DDI0408I_cortex_a9_fpu_r4p1_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0408/i/en/pdf/DDI0408I_cortex_a9_fpu_r4p1_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0408/i/en/pdf/DDI0408I_cortex_a9_fpu_r4p1_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e13b4fd977155116a35eb",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en/pdf/DDI0408I_cortex_a9_fpu_r4p1_trm.pdf",
      "Excerpt" : "Change ... First release for r0p0 ... First release for r4p0 ... First release for r4p1 ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM® in the ... Manual",
      "FirstSentences" : "Cortex-A9 Floating-Point Unit Revision: r4p1 Technical Reference Manual Copyright © 2008-2012 ARM. All rights reserved. ARM DDI 0408I (ID091612) ARM DDI 0408I ID091612 Cortex-A9 Floating-Point Unit"
    }, {
      "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0408/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en",
      "excerpt" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "ddi0408",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472285",
        "sysurihash" : "3e9KP147yckjRalq",
        "urihash" : "3e9KP147yckjRalq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "systransactionid" : 864257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822946000,
        "topparentid" : 3472285,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369460000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148724000,
        "permanentid" : "deebc6e6cf16b9d165b2d399d62319a3f85afa0fd94748bed2f569288f05",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13b4fd977155116a35d4",
        "transactionid" : 864257,
        "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649148724000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0408:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148724783530002,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2201,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148506829,
        "syssize" : 2201,
        "sysdate" : 1649148724000,
        "haslayout" : "1",
        "topparent" : "3472285",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472285,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 Floating-Point Unit.",
        "wordcount" : 171,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148724000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0408/i/?lang=en",
        "modified" : 1639128043000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148724783530002,
        "uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0408/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en",
      "Excerpt" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    } ],
    "totalNumberOfChildResults" : 22,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "IEEE 754 standard implementation choices ",
      "document_number" : "ddi0408",
      "document_version" : "i",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3472285",
      "sysurihash" : "M9Q75nkwTMtp2Twt",
      "urihash" : "M9Q75nkwTMtp2Twt",
      "sysuri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices",
      "systransactionid" : 864257,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1347822946000,
      "topparentid" : 3472285,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586369460000,
      "sysconcepts" : "implementation choices ; formats ; half-precision ; IEEE ; architecture ; supports ; Reference Manual ; complement ; double-precision ; Single-precision",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
      "attachmentparentid" : 3472285,
      "parentitem" : "5e8e13b4fd977155116a35d4",
      "concepts" : "implementation choices ; formats ; half-precision ; IEEE ; architecture ; supports ; Reference Manual ; complement ; double-precision ; Single-precision",
      "documenttype" : "html",
      "isattachment" : "3472285",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148768000,
      "permanentid" : "f883d639b05399fd5f90d05bd179c69bfb7895f3b2d068827c4a43fbaf13",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e13b4fd977155116a35df",
      "transactionid" : 864257,
      "title" : "IEEE 754 standard implementation choices ",
      "products" : [ "Cortex-A9" ],
      "date" : 1649148768000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0408:i:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148768150804143,
      "sysisattachment" : "3472285",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3472285,
      "size" : 532,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0408/i/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148506829,
      "syssize" : 532,
      "sysdate" : 1649148768000,
      "haslayout" : "1",
      "topparent" : "3472285",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3472285,
      "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 Floating-Point Unit.",
      "wordcount" : 47,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
      "document_revision" : "i",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148768000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0408/i/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0408/i/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices?lang=en",
      "modified" : 1639128043000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148768150804143,
      "uri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices",
      "syscollection" : "default"
    },
    "Title" : "IEEE 754 standard implementation choices",
    "Uri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0408/i/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices",
    "Excerpt" : "IEEE 754 standard implementation choices Some of the implementation choices permitted by the IEEE 754 ... Supported formats The VFP supports: Single-precision and double-precision for all ...",
    "FirstSentences" : "IEEE 754 standard implementation choices Some of the implementation choices permitted by the IEEE 754 standard and used in the VFPv3 architecture are described in the ARM Architecture Reference ..."
  }, {
    "title" : "Register descriptions",
    "uri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions",
    "printableUri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions",
    "clickUri" : "https://developer.arm.com/documentation/100619/0401/Register-descriptions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en/Register-descriptions",
    "excerpt" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the cryptographic instructions ... Register summary.",
    "firstSentences" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the cryptographic instructions implemented. Disabling the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100619/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100619/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100619",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3872567",
        "sysurihash" : "2Nhoie4AoiXOO9DT",
        "urihash" : "2Nhoie4AoiXOO9DT",
        "sysuri" : "https://developer.arm.com/documentation/100619/0401/en",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595684443000,
        "topparentid" : 3872567,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598972625000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; Non-Confidential First ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; Non-Confidential First ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148693000,
        "permanentid" : "141313b3ea73ac9eb85ceb9f552e0618337949749e7ae0386b9641fdbb79",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e62d1ca7b6a3399377ac1",
        "transactionid" : 864256,
        "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Neoverse-N1" ],
        "date" : 1649148693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100619:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148693537911400,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4717,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148451059,
        "syssize" : 4717,
        "sysdate" : 1649148693000,
        "haslayout" : "1",
        "topparent" : "3872567",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3872567,
        "content_description" : "This document describes the optional cryptographic features of the Neoverse N1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 311,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100619/0401/?lang=en",
        "modified" : 1645003338000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148693537911400,
        "uri" : "https://developer.arm.com/documentation/100619/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100619/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100619/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Disabling the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "printableUri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "clickUri" : "https://developer.arm.com/documentation/100619/0401/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "excerpt" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to ... This signal is sampled only during reset of the cores.",
      "firstSentences" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to all the Neoverse N1 cores present in a cluster. This signal is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100619/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100619/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100619",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3872567",
          "sysurihash" : "2Nhoie4AoiXOO9DT",
          "urihash" : "2Nhoie4AoiXOO9DT",
          "sysuri" : "https://developer.arm.com/documentation/100619/0401/en",
          "systransactionid" : 864256,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595684443000,
          "topparentid" : 3872567,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598972625000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; Non-Confidential First ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; Non-Confidential First ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148693000,
          "permanentid" : "141313b3ea73ac9eb85ceb9f552e0618337949749e7ae0386b9641fdbb79",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e62d1ca7b6a3399377ac1",
          "transactionid" : 864256,
          "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Neoverse-N1" ],
          "date" : 1649148693000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100619:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148693537911400,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4717,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148451059,
          "syssize" : 4717,
          "sysdate" : 1649148693000,
          "haslayout" : "1",
          "topparent" : "3872567",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3872567,
          "content_description" : "This document describes the optional cryptographic features of the Neoverse N1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 311,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148693000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100619/0401/?lang=en",
          "modified" : 1645003338000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148693537911400,
          "uri" : "https://developer.arm.com/documentation/100619/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100619/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100619/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Disabling the Cryptographic Extension ",
        "document_number" : "100619",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3872567",
        "sysurihash" : "cpðxfgy8mrðL9E1n",
        "urihash" : "cpðxfgy8mrðL9E1n",
        "sysuri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595684443000,
        "topparentid" : 3872567,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598972625000,
        "sysconcepts" : "Cryptographic Extension ; registers ; cores ; undefined exception ; Neoverse N1 ; cluster",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3872567,
        "parentitem" : "5f4e62d1ca7b6a3399377ac1",
        "concepts" : "Cryptographic Extension ; registers ; cores ; undefined exception ; Neoverse N1 ; cluster",
        "documenttype" : "html",
        "isattachment" : "3872567",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148693000,
        "permanentid" : "61a53c0349c13e57393f9158fa63be408f2e50112c70e112424c56f616b4",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e62d1ca7b6a3399377acb",
        "transactionid" : 864256,
        "title" : "Disabling the Cryptographic Extension ",
        "products" : [ "Neoverse-N1" ],
        "date" : 1649148693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100619:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148693673203197,
        "sysisattachment" : "3872567",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3872567,
        "size" : 534,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100619/0401/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148451059,
        "syssize" : 534,
        "sysdate" : 1649148693000,
        "haslayout" : "1",
        "topparent" : "3872567",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3872567,
        "content_description" : "This document describes the optional cryptographic features of the Neoverse N1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100619/0401/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100619/0401/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
        "modified" : 1645003338000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148693673203197,
        "uri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
        "syscollection" : "default"
      },
      "Title" : "Disabling the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "PrintableUri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "ClickUri" : "https://developer.arm.com/documentation/100619/0401/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "Excerpt" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to ... This signal is sampled only during reset of the cores.",
      "FirstSentences" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to all the Neoverse N1 cores present in a cluster. This signal is ..."
    }, {
      "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100619/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100619/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100619",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3872567",
        "sysurihash" : "2Nhoie4AoiXOO9DT",
        "urihash" : "2Nhoie4AoiXOO9DT",
        "sysuri" : "https://developer.arm.com/documentation/100619/0401/en",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595684443000,
        "topparentid" : 3872567,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598972625000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; Non-Confidential First ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; Non-Confidential First ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148693000,
        "permanentid" : "141313b3ea73ac9eb85ceb9f552e0618337949749e7ae0386b9641fdbb79",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e62d1ca7b6a3399377ac1",
        "transactionid" : 864256,
        "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Neoverse-N1" ],
        "date" : 1649148693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100619:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148693537911400,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4717,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148451059,
        "syssize" : 4717,
        "sysdate" : 1649148693000,
        "haslayout" : "1",
        "topparent" : "3872567",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3872567,
        "content_description" : "This document describes the optional cryptographic features of the Neoverse N1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 311,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100619/0401/?lang=en",
        "modified" : 1645003338000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148693537911400,
        "uri" : "https://developer.arm.com/documentation/100619/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100619/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100619/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    }, {
      "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100619/0401/en/pdf/arm_neoverse_n1_crypto_trm_100619_0401_00_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100619/0401/en/pdf/arm_neoverse_n1_crypto_trm_100619_0401_00_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f4e62d1ca7b6a3399377ad1",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en/pdf/arm_neoverse_n1_crypto_trm_100619_0401_00_en.pdf",
      "excerpt" : "First release for r0p0 ... Second issue for r3p1 ... First release for r4p0 ... First release for r4p1 ... No part of this document may be reproduced in any form by any means without the ...",
      "firstSentences" : "Arm® Neoverse™ N1 Core Cryptographic Extension Revision: r4p1 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100619_0401_00_en Arm® Neoverse™ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100619/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100619/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100619",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3872567",
          "sysurihash" : "2Nhoie4AoiXOO9DT",
          "urihash" : "2Nhoie4AoiXOO9DT",
          "sysuri" : "https://developer.arm.com/documentation/100619/0401/en",
          "systransactionid" : 864256,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595684443000,
          "topparentid" : 3872567,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598972625000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; Non-Confidential First ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; Non-Confidential First ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148693000,
          "permanentid" : "141313b3ea73ac9eb85ceb9f552e0618337949749e7ae0386b9641fdbb79",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e62d1ca7b6a3399377ac1",
          "transactionid" : 864256,
          "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Neoverse-N1" ],
          "date" : 1649148693000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100619:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148693537911400,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4717,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148451059,
          "syssize" : 4717,
          "sysdate" : 1649148693000,
          "haslayout" : "1",
          "topparent" : "3872567",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3872567,
          "content_description" : "This document describes the optional cryptographic features of the Neoverse N1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 311,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148693000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100619/0401/?lang=en",
          "modified" : 1645003338000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148693537911400,
          "uri" : "https://developer.arm.com/documentation/100619/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100619/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100619/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100619",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3872567",
        "sysauthor" : "ARM",
        "sysurihash" : "J632GGtPCJL8TLCB",
        "urihash" : "J632GGtPCJL8TLCB",
        "sysuri" : "https://developer.arm.com/documentation/100619/0401/en/pdf/arm_neoverse_n1_crypto_trm_100619_0401_00_en.pdf",
        "keywords" : "Processors, Application Processor, Cortex-A, Neoverse N1",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1595684443000,
        "topparentid" : 3872567,
        "numberofpages" : 21,
        "sysconcepts" : "Cryptographic Extension ; instructions ; registers ; documentation ; arm ; cores ; written agreement ; export laws ; third party ; implementations ; Adobe Acrobat ; conflicting ; applications ; usage constraints ; UNDEFINED exception ; configurations",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3872567,
        "parentitem" : "5f4e62d1ca7b6a3399377ac1",
        "concepts" : "Cryptographic Extension ; instructions ; registers ; documentation ; arm ; cores ; written agreement ; export laws ; third party ; implementations ; Adobe Acrobat ; conflicting ; applications ; usage constraints ; UNDEFINED exception ; configurations",
        "documenttype" : "pdf",
        "isattachment" : "3872567",
        "sysindexeddate" : 1649148686000,
        "permanentid" : "7c5ab3843362527476b310bd1ea0950eb0b590e78890ff89327ed73e650a",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e62d1ca7b6a3399377ad1",
        "transactionid" : 864256,
        "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
        "subject" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "date" : 1649148686000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100619:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148686316689565,
        "sysisattachment" : "3872567",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3872567,
        "size" : 381209,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f4e62d1ca7b6a3399377ad1",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148452246,
        "syssubject" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "syssize" : 381209,
        "sysdate" : 1649148686000,
        "topparent" : "3872567",
        "author" : "ARM",
        "label_version" : "r4p1",
        "systopparentid" : 3872567,
        "content_description" : "This document describes the optional cryptographic features of the Neoverse N1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 696,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148686000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f4e62d1ca7b6a3399377ad1",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148686316689565,
        "uri" : "https://developer.arm.com/documentation/100619/0401/en/pdf/arm_neoverse_n1_crypto_trm_100619_0401_00_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100619/0401/en/pdf/arm_neoverse_n1_crypto_trm_100619_0401_00_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100619/0401/en/pdf/arm_neoverse_n1_crypto_trm_100619_0401_00_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f4e62d1ca7b6a3399377ad1",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en/pdf/arm_neoverse_n1_crypto_trm_100619_0401_00_en.pdf",
      "Excerpt" : "First release for r0p0 ... Second issue for r3p1 ... First release for r4p0 ... First release for r4p1 ... No part of this document may be reproduced in any form by any means without the ...",
      "FirstSentences" : "Arm® Neoverse™ N1 Core Cryptographic Extension Revision: r4p1 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100619_0401_00_en Arm® Neoverse™ ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Register descriptions ",
      "document_number" : "100619",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3872567",
      "sysurihash" : "bdI5rEZXXKaI1y7s",
      "urihash" : "bdI5rEZXXKaI1y7s",
      "sysuri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions",
      "systransactionid" : 864256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1595684443000,
      "topparentid" : 3872567,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1598972625000,
      "sysconcepts" : "Register summary ; instructions implemented",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3872567,
      "parentitem" : "5f4e62d1ca7b6a3399377ac1",
      "concepts" : "Register summary ; instructions implemented",
      "documenttype" : "html",
      "isattachment" : "3872567",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148693000,
      "permanentid" : "59a1e35565753edaae0986ada28cbfe10673539f3290b470ab874d2f85ea",
      "syslanguage" : [ "English" ],
      "itemid" : "5f4e62d1ca7b6a3399377ac9",
      "transactionid" : 864256,
      "title" : "Register descriptions ",
      "products" : [ "Neoverse-N1" ],
      "date" : 1649148693000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100619:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148693727630107,
      "sysisattachment" : "3872567",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3872567,
      "size" : 408,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100619/0401/Register-descriptions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148451059,
      "syssize" : 408,
      "sysdate" : 1649148693000,
      "haslayout" : "1",
      "topparent" : "3872567",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3872567,
      "content_description" : "This document describes the optional cryptographic features of the Neoverse N1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 33,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148693000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100619/0401/Register-descriptions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100619/0401/Register-descriptions?lang=en",
      "modified" : 1645003338000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148693727630107,
      "uri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions",
      "syscollection" : "default"
    },
    "Title" : "Register descriptions",
    "Uri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions",
    "PrintableUri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions",
    "ClickUri" : "https://developer.arm.com/documentation/100619/0401/Register-descriptions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en/Register-descriptions",
    "Excerpt" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the cryptographic instructions ... Register summary.",
    "FirstSentences" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the cryptographic instructions implemented. Disabling the ..."
  }, {
    "title" : "Address alignment",
    "uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/address-alignment",
    "printableUri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/address-alignment",
    "clickUri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior/address-alignment?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/address-alignment",
    "excerpt" : "Address alignment The AHB-Lite protocol does not support unaligned transfers so the XHB performs ... For read transactions, if the XHB receives an unaligned ARADDR value, then it aligns the ...",
    "firstSentences" : "Address alignment The AHB-Lite protocol does not support unaligned transfers so the XHB performs address alignment. For read transactions, if the XHB receives an unaligned ARADDR value, then it ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0523/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en",
      "excerpt" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual ",
        "document_number" : "ddi0523",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3525069",
        "sysurihash" : "AFJ2aT1kYnhrKuvU",
        "urihash" : "AFJ2aT1kYnhrKuvU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1422963890000,
        "topparentid" : 3525069,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531916000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148549000,
        "permanentid" : "8db4812641ed9891ab17d0acf1b773db85b17e1bffd5f67765d75783cf8c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908e4c8259fe2368e2b42a",
        "transactionid" : 864253,
        "title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual ",
        "products" : [ "CoreLink XHB-400 Bridge" ],
        "date" : 1649148549000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0523:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148549194752025,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1856,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148425487,
        "syssize" : 1856,
        "sysdate" : 1649148549000,
        "haslayout" : "1",
        "topparent" : "3525069",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3525069,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148549000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0523/a/?lang=en",
        "modified" : 1639139218000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148549194752025,
        "uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0523/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en",
      "Excerpt" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "XHB behavior",
      "uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior",
      "printableUri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior",
      "clickUri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior",
      "excerpt" : "XHB behavior This section describes the behavior of the XHB and how AXI4 transactions convert to AHB-Lite ... It contains the following sections: Burst conversions. 1KB boundary crossing.",
      "firstSentences" : "XHB behavior This section describes the behavior of the XHB and how AXI4 transactions convert to AHB-Lite transfers. It contains the following sections: Burst conversions. 1KB boundary crossing.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en",
        "excerpt" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual ",
          "document_number" : "ddi0523",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3525069",
          "sysurihash" : "AFJ2aT1kYnhrKuvU",
          "urihash" : "AFJ2aT1kYnhrKuvU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0523/a/en",
          "systransactionid" : 864253,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1422963890000,
          "topparentid" : 3525069,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531916000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148549000,
          "permanentid" : "8db4812641ed9891ab17d0acf1b773db85b17e1bffd5f67765d75783cf8c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908e4c8259fe2368e2b42a",
          "transactionid" : 864253,
          "title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual ",
          "products" : [ "CoreLink XHB-400 Bridge" ],
          "date" : 1649148549000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0523:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148549194752025,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1856,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148425487,
          "syssize" : 1856,
          "sysdate" : 1649148549000,
          "haslayout" : "1",
          "topparent" : "3525069",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3525069,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148549000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0523/a/?lang=en",
          "modified" : 1639139218000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148549194752025,
          "uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en",
        "Excerpt" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "XHB behavior ",
        "document_number" : "ddi0523",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3525069",
        "sysurihash" : "aapOYjbHpiyGWLIj",
        "urihash" : "aapOYjbHpiyGWLIj",
        "sysuri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1422963890000,
        "topparentid" : 3525069,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531916000,
        "sysconcepts" : "boundary crossing ; AHB-Lite transfers ; AXI4 transactions",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3525069,
        "parentitem" : "5e908e4c8259fe2368e2b42a",
        "concepts" : "boundary crossing ; AHB-Lite transfers ; AXI4 transactions",
        "documenttype" : "html",
        "isattachment" : "3525069",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148660000,
        "permanentid" : "c472d49da1cad8f4112a27a1c534a6482b696ccfcc3e6f43c5849bd15924",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908e4d8259fe2368e2b441",
        "transactionid" : 864256,
        "title" : "XHB behavior ",
        "products" : [ "CoreLink XHB-400 Bridge" ],
        "date" : 1649148657000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0523:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148657441046158,
        "sysisattachment" : "3525069",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3525069,
        "size" : 340,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148425487,
        "syssize" : 340,
        "sysdate" : 1649148657000,
        "haslayout" : "1",
        "topparent" : "3525069",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3525069,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148660000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0523/a/functional-description/xhb-behavior?lang=en",
        "modified" : 1639139218000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148657441046158,
        "uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior",
        "syscollection" : "default"
      },
      "Title" : "XHB behavior",
      "Uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior",
      "Excerpt" : "XHB behavior This section describes the behavior of the XHB and how AXI4 transactions convert to AHB-Lite ... It contains the following sections: Burst conversions. 1KB boundary crossing.",
      "FirstSentences" : "XHB behavior This section describes the behavior of the XHB and how AXI4 transactions convert to AHB-Lite transfers. It contains the following sections: Burst conversions. 1KB boundary crossing."
    }, {
      "title" : "1KB boundary crossing",
      "uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/1kb-boundary-crossing",
      "printableUri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/1kb-boundary-crossing",
      "clickUri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior/1kb-boundary-crossing?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/1kb-boundary-crossing",
      "excerpt" : "1KB boundary crossing The AHB-Lite protocol requires that bursts do not cross 1KB boundaries. Since AXI4 transactions can cross a 1KB boundary, the XHB converts the AHB-Lite bursts as ...",
      "firstSentences" : "1KB boundary crossing The AHB-Lite protocol requires that bursts do not cross 1KB boundaries. Since AXI4 transactions can cross a 1KB boundary, the XHB converts the AHB-Lite bursts as follows: For ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en",
        "excerpt" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual ",
          "document_number" : "ddi0523",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3525069",
          "sysurihash" : "AFJ2aT1kYnhrKuvU",
          "urihash" : "AFJ2aT1kYnhrKuvU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0523/a/en",
          "systransactionid" : 864253,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1422963890000,
          "topparentid" : 3525069,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531916000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148549000,
          "permanentid" : "8db4812641ed9891ab17d0acf1b773db85b17e1bffd5f67765d75783cf8c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908e4c8259fe2368e2b42a",
          "transactionid" : 864253,
          "title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual ",
          "products" : [ "CoreLink XHB-400 Bridge" ],
          "date" : 1649148549000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0523:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148549194752025,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1856,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148425487,
          "syssize" : 1856,
          "sysdate" : 1649148549000,
          "haslayout" : "1",
          "topparent" : "3525069",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3525069,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148549000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0523/a/?lang=en",
          "modified" : 1639139218000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148549194752025,
          "uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en",
        "Excerpt" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "1KB boundary crossing ",
        "document_number" : "ddi0523",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3525069",
        "sysurihash" : "wmTZKK1LpNdPlyAA",
        "urihash" : "wmTZKK1LpNdPlyAA",
        "sysuri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/1kb-boundary-crossing",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1422963890000,
        "topparentid" : 3525069,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531916000,
        "sysconcepts" : "bursts ; boundaries ; AXI transactions ; first address ; sets HTRANS ; conversion ; INCR8 ; INCR4",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3525069,
        "parentitem" : "5e908e4c8259fe2368e2b42a",
        "concepts" : "bursts ; boundaries ; AXI transactions ; first address ; sets HTRANS ; conversion ; INCR8 ; INCR4",
        "documenttype" : "html",
        "isattachment" : "3525069",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148660000,
        "permanentid" : "7735fcc43c8e6a56c38c2991ab2b848d5ec418a440c24722b91627427c3c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908e4d8259fe2368e2b443",
        "transactionid" : 864256,
        "title" : "1KB boundary crossing ",
        "products" : [ "CoreLink XHB-400 Bridge" ],
        "date" : 1649148656000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0523:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148656666657372,
        "sysisattachment" : "3525069",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3525069,
        "size" : 699,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior/1kb-boundary-crossing?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148425487,
        "syssize" : 699,
        "sysdate" : 1649148656000,
        "haslayout" : "1",
        "topparent" : "3525069",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3525069,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge.",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148660000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior/1kb-boundary-crossing?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0523/a/functional-description/xhb-behavior/1kb-boundary-crossing?lang=en",
        "modified" : 1639139218000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148656666657372,
        "uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/1kb-boundary-crossing",
        "syscollection" : "default"
      },
      "Title" : "1KB boundary crossing",
      "Uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/1kb-boundary-crossing",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/1kb-boundary-crossing",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior/1kb-boundary-crossing?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/1kb-boundary-crossing",
      "Excerpt" : "1KB boundary crossing The AHB-Lite protocol requires that bursts do not cross 1KB boundaries. Since AXI4 transactions can cross a 1KB boundary, the XHB converts the AHB-Lite bursts as ...",
      "FirstSentences" : "1KB boundary crossing The AHB-Lite protocol requires that bursts do not cross 1KB boundaries. Since AXI4 transactions can cross a 1KB boundary, the XHB converts the AHB-Lite bursts as follows: For ..."
    }, {
      "title" : "Interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en/functional-description/interfaces",
      "excerpt" : "Interfaces Figure 2.2 shows the XHB-400 external interfaces. ... XHB-400 interfaces The XHB-400 interfaces are: AMBA protocols that include some additional ... See Clocks. Reset signal.",
      "firstSentences" : "Interfaces Figure 2.2 shows the XHB-400 external interfaces. Figure 2.2. XHB-400 interfaces The XHB-400 interfaces are: AMBA protocols that include some additional extension signals. See AXI4 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en",
        "excerpt" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual ",
          "document_number" : "ddi0523",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3525069",
          "sysurihash" : "AFJ2aT1kYnhrKuvU",
          "urihash" : "AFJ2aT1kYnhrKuvU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0523/a/en",
          "systransactionid" : 864253,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1422963890000,
          "topparentid" : 3525069,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531916000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148549000,
          "permanentid" : "8db4812641ed9891ab17d0acf1b773db85b17e1bffd5f67765d75783cf8c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908e4c8259fe2368e2b42a",
          "transactionid" : 864253,
          "title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual ",
          "products" : [ "CoreLink XHB-400 Bridge" ],
          "date" : 1649148549000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0523:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148549194752025,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1856,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148425487,
          "syssize" : 1856,
          "sysdate" : 1649148549000,
          "haslayout" : "1",
          "topparent" : "3525069",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3525069,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148549000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0523/a/?lang=en",
          "modified" : 1639139218000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148549194752025,
          "uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en",
        "Excerpt" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interfaces ",
        "document_number" : "ddi0523",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3525069",
        "sysurihash" : "ilcz3x8U0hNñL8mq",
        "urihash" : "ilcz3x8U0hNñL8mq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/interfaces",
        "systransactionid" : 864255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1422963890000,
        "topparentid" : 3525069,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531916000,
        "sysconcepts" : "interface signals ; AMBA protocols",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3525069,
        "parentitem" : "5e908e4c8259fe2368e2b42a",
        "concepts" : "interface signals ; AMBA protocols",
        "documenttype" : "html",
        "isattachment" : "3525069",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148632000,
        "permanentid" : "da264beac90a3abc16929cf2daf4eed9ceffb501a8117a72cd9bdc28e88c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908e4d8259fe2368e2b44a",
        "transactionid" : 864255,
        "title" : "Interfaces ",
        "products" : [ "CoreLink XHB-400 Bridge" ],
        "date" : 1649148632000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0523:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148632661271217,
        "sysisattachment" : "3525069",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3525069,
        "size" : 380,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148425487,
        "syssize" : 380,
        "sysdate" : 1649148632000,
        "haslayout" : "1",
        "topparent" : "3525069",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3525069,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge.",
        "wordcount" : 35,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148632000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0523/a/functional-description/interfaces?lang=en",
        "modified" : 1639139218000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148632661271217,
        "uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/interfaces",
        "syscollection" : "default"
      },
      "Title" : "Interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en/functional-description/interfaces",
      "Excerpt" : "Interfaces Figure 2.2 shows the XHB-400 external interfaces. ... XHB-400 interfaces The XHB-400 interfaces are: AMBA protocols that include some additional ... See Clocks. Reset signal.",
      "FirstSentences" : "Interfaces Figure 2.2 shows the XHB-400 external interfaces. Figure 2.2. XHB-400 interfaces The XHB-400 interfaces are: AMBA protocols that include some additional extension signals. See AXI4 ..."
    } ],
    "totalNumberOfChildResults" : 39,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Address alignment ",
      "document_number" : "ddi0523",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3525069",
      "sysurihash" : "1T4xx8promCrekPQ",
      "urihash" : "1T4xx8promCrekPQ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/address-alignment",
      "systransactionid" : 864256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1422963890000,
      "topparentid" : 3525069,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586531916000,
      "sysconcepts" : "AHB-Lite transfer ; address alignment ; transactions ; returns SLVERR ; memory locations ; system error ; byte-strobes ; BRESP",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3525069,
      "parentitem" : "5e908e4c8259fe2368e2b42a",
      "concepts" : "AHB-Lite transfer ; address alignment ; transactions ; returns SLVERR ; memory locations ; system error ; byte-strobes ; BRESP",
      "documenttype" : "html",
      "isattachment" : "3525069",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148682000,
      "permanentid" : "962916a70d3816ab238cdaea836c94cacea52a1362a9fa11259fc8a03dd3",
      "syslanguage" : [ "English" ],
      "itemid" : "5e908e4d8259fe2368e2b447",
      "transactionid" : 864256,
      "title" : "Address alignment ",
      "products" : [ "CoreLink XHB-400 Bridge" ],
      "date" : 1649148682000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0523:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148682089908444,
      "sysisattachment" : "3525069",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3525069,
      "size" : 722,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior/address-alignment?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148425487,
      "syssize" : 722,
      "sysdate" : 1649148682000,
      "haslayout" : "1",
      "topparent" : "3525069",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3525069,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge.",
      "wordcount" : 63,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148682000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior/address-alignment?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0523/a/functional-description/xhb-behavior/address-alignment?lang=en",
      "modified" : 1639139218000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148682089908444,
      "uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/address-alignment",
      "syscollection" : "default"
    },
    "Title" : "Address alignment",
    "Uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/address-alignment",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/address-alignment",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior/address-alignment?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/address-alignment",
    "Excerpt" : "Address alignment The AHB-Lite protocol does not support unaligned transfers so the XHB performs ... For read transactions, if the XHB receives an unaligned ARADDR value, then it aligns the ...",
    "FirstSentences" : "Address alignment The AHB-Lite protocol does not support unaligned transfers so the XHB performs address alignment. For read transactions, if the XHB receives an unaligned ARADDR value, then it ..."
  } ]
}