// Seed: 3722673466
macromodule module_0;
  if (1) begin
  end else always id_1 <= id_1 * id_1;
  wire id_2, id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  real id_7;
  module_0();
endmodule
module module_2 (
    input tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    input tri1 id_3,
    input uwire id_4
);
  assign id_6.id_4 = id_4 + {id_4{1}};
  module_0();
endmodule
