#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000233a3ffa020 .scope module, "cache_system_tb" "cache_system_tb" 2 3;
 .timescale -9 -12;
P_00000233a41378d0 .param/l "ADDR_WIDTH" 0 2 6, +C4<00000000000000000000000000001011>;
P_00000233a4137908 .param/l "DATA_WIDTH" 0 2 7, +C4<00000000000000000000000000001011>;
v00000233a40503b0_0 .var "addr", 10 0;
v00000233a40525e0_0 .var "clk", 0 0;
v00000233a4050d80_0 .var/i "i", 31 0;
v00000233a4051320_0 .net "l1_hit", 0 0, v00000233a4050590_0;  1 drivers
v00000233a40511e0_0 .net "l2_hit", 0 0, v00000233a404feb0_0;  1 drivers
v00000233a40520e0_0 .var "read", 0 0;
v00000233a40515a0_0 .net "read_data", 10 0, v00000233a404fe10_0;  1 drivers
v00000233a4052680_0 .var "rst", 0 0;
v00000233a4051aa0 .array "trace", 9 0, 10 0;
E_00000233a3fd3db0 .event negedge, v00000233a404ff50_0;
S_00000233a3ffa1b0 .scope module, "dut" "cache_system_2level" 2 19, 3 3 0, S_00000233a3ffa020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 11 "addr";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /OUTPUT 11 "read_data";
    .port_info 5 /OUTPUT 1 "l1_hit";
    .port_info 6 /OUTPUT 1 "l2_hit";
P_00000233a3fee980 .param/l "ADDR_WIDTH" 0 3 4, +C4<00000000000000000000000000001011>;
P_00000233a3fee9b8 .param/l "DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000001011>;
P_00000233a3fee9f0 .param/l "L1_BLOCK_SIZE" 0 3 8, +C4<00000000000000000000000000010000>;
P_00000233a3feea28 .param/l "L1_CACHE_SIZE" 0 3 9, +C4<00000000000000000000000100000000>;
P_00000233a3feea60 .param/l "L1_INDEX_WIDTH" 0 3 12, +C4<00000000000000000000000000000011>;
P_00000233a3feea98 .param/l "L1_NUM_SETS" 0 3 11, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
P_00000233a3feead0 .param/l "L1_NUM_WAYS" 0 3 10, +C4<00000000000000000000000000000010>;
P_00000233a3feeb08 .param/l "L1_OFFSET_WIDTH" 0 3 13, +C4<00000000000000000000000000000100>;
P_00000233a3feeb40 .param/l "L1_TAG_WIDTH" 0 3 14, +C4<0000000000000000000000000000000100>;
P_00000233a3feeb78 .param/l "L2_BLOCK_SIZE" 0 3 17, +C4<00000000000000000000000000010000>;
P_00000233a3feebb0 .param/l "L2_CACHE_SIZE" 0 3 18, +C4<00000000000000000000001000000000>;
P_00000233a3feebe8 .param/l "L2_INDEX_WIDTH" 0 3 21, +C4<00000000000000000000000000000100>;
P_00000233a3feec20 .param/l "L2_NUM_SETS" 0 3 20, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
P_00000233a3feec58 .param/l "L2_NUM_WAYS" 0 3 19, +C4<00000000000000000000000000000010>;
P_00000233a3feec90 .param/l "L2_OFFSET_WIDTH" 0 3 22, +C4<00000000000000000000000000000100>;
P_00000233a3feecc8 .param/l "L2_TAG_WIDTH" 0 3 23, +C4<0000000000000000000000000000000011>;
v00000233a404f910_0 .net "addr", 10 0, v00000233a40503b0_0;  1 drivers
v00000233a404ff50_0 .net "clk", 0 0, v00000233a40525e0_0;  1 drivers
v00000233a404f7d0_0 .var/i "i", 31 0;
v00000233a4050310_0 .var/i "j", 31 0;
v00000233a404fd70 .array "l1_data", 15 0, 10 0;
v00000233a4050590_0 .var "l1_hit", 0 0;
v00000233a404f9b0_0 .net "l1_index", 2 0, L_00000233a4050ce0;  1 drivers
v00000233a404f870 .array "l1_lru", 7 0, 0 0;
v00000233a404fa50_0 .net "l1_tag", 3 0, L_00000233a4051fa0;  1 drivers
v00000233a40501d0 .array "l1_tags", 15 0, 3 0;
v00000233a404faf0 .array "l1_valid", 15 0, 0 0;
v00000233a4050090 .array "l2_data", 31 0, 10 0;
v00000233a404feb0_0 .var "l2_hit", 0 0;
v00000233a404fb90_0 .net "l2_index", 3 0, L_00000233a40522c0;  1 drivers
v00000233a40504f0 .array "l2_lru", 15 0, 0 0;
v00000233a404fc30_0 .net "l2_tag", 2 0, L_00000233a4051460;  1 drivers
v00000233a4050630 .array "l2_tags", 31 0, 2 0;
v00000233a4050450 .array "l2_valid", 31 0, 0 0;
v00000233a4050270_0 .var "mem_data", 10 0;
v00000233a404fcd0_0 .net "read", 0 0, v00000233a40520e0_0;  1 drivers
v00000233a404fe10_0 .var "read_data", 10 0;
v00000233a404fff0_0 .net "rst", 0 0, v00000233a4052680_0;  1 drivers
v00000233a4050130_0 .var/i "w", 31 0;
E_00000233a3fd4270 .event posedge, v00000233a404fff0_0, v00000233a404ff50_0;
L_00000233a4051fa0 .part v00000233a40503b0_0, 7, 4;
L_00000233a4050ce0 .part v00000233a40503b0_0, 4, 3;
L_00000233a4051460 .part v00000233a40503b0_0, 8, 3;
L_00000233a40522c0 .part v00000233a40503b0_0, 4, 4;
S_00000233a3fa2b30 .scope function.vec4.u32, "clog2" "clog2" 3 35, 3 35 0, S_00000233a3ffa1b0;
 .timescale -9 -12;
; Variable clog2 is vec4 return value of scope S_00000233a3fa2b30
v00000233a3fa3290_0 .var/i "i", 31 0;
v00000233a3fd4ec0_0 .var/i "value", 31 0;
TD_cache_system_tb.dut.clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
    %load/vec4 v00000233a3fd4ec0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000233a3fa3290_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000233a3fa3290_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %retload/vec4 0; Load clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
    %load/vec4 v00000233a3fa3290_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000233a3fa3290_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_00000233a3fa2cc0 .scope function.vec4.u32, "lru_select" "lru_select" 3 63, 3 63 0, S_00000233a3ffa1b0;
 .timescale -9 -12;
v00000233a3feed10_0 .var "bit_val", 0 0;
; Variable lru_select is vec4 return value of scope S_00000233a3fa2cc0
TD_cache_system_tb.dut.lru_select ;
    %load/vec4 v00000233a3feed10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to lru_select (store_vec4_to_lval)
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to lru_select (store_vec4_to_lval)
T_1.3 ;
    %end;
    .scope S_00000233a3ffa1b0;
T_2 ;
    %wait E_00000233a3fd4270;
    %load/vec4 v00000233a404fff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000233a404f7d0_0, 0, 32;
T_2.2 ;
    %load/vec4 v00000233a404f7d0_0;
    %pad/s 64;
    %cmpi/s 8, 0, 64;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v00000233a404f7d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233a404f870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000233a4050310_0, 0, 32;
T_2.4 ;
    %load/vec4 v00000233a4050310_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000233a404f7d0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000233a4050310_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233a404faf0, 0, 4;
    %pushi/vec4 0, 0, 11;
    %load/vec4 v00000233a404f7d0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000233a4050310_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233a404fd70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v00000233a404f7d0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000233a4050310_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233a40501d0, 0, 4;
    %load/vec4 v00000233a4050310_0;
    %addi 1, 0, 32;
    %store/vec4 v00000233a4050310_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %load/vec4 v00000233a404f7d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000233a404f7d0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000233a404f7d0_0, 0, 32;
T_2.6 ;
    %load/vec4 v00000233a404f7d0_0;
    %pad/s 64;
    %cmpi/s 16, 0, 64;
    %jmp/0xz T_2.7, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v00000233a404f7d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233a40504f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000233a4050310_0, 0, 32;
T_2.8 ;
    %load/vec4 v00000233a4050310_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.9, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000233a404f7d0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000233a4050310_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233a4050450, 0, 4;
    %pushi/vec4 0, 0, 11;
    %load/vec4 v00000233a404f7d0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000233a4050310_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233a4050090, 0, 4;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v00000233a404f7d0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000233a4050310_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233a4050630, 0, 4;
    %load/vec4 v00000233a4050310_0;
    %addi 1, 0, 32;
    %store/vec4 v00000233a4050310_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %load/vec4 v00000233a404f7d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000233a404f7d0_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000233a4050590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000233a404feb0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000233a404fe10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000233a404fcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000233a4050590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000233a404feb0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000233a404fe10_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000233a4050130_0, 0, 32;
T_2.12 ;
    %load/vec4 v00000233a4050130_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.13, 5;
    %load/vec4 v00000233a404f9b0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v00000233a4050130_0;
    %pad/s 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000233a404faf0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v00000233a404f9b0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v00000233a4050130_0;
    %pad/s 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000233a40501d0, 4;
    %load/vec4 v00000233a404fa50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000233a4050590_0, 0;
    %load/vec4 v00000233a404f9b0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v00000233a4050130_0;
    %pad/s 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000233a404fd70, 4;
    %assign/vec4 v00000233a404fe10_0, 0;
    %load/vec4 v00000233a4050130_0;
    %inv;
    %pad/s 1;
    %load/vec4 v00000233a404f9b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233a404f870, 0, 4;
T_2.14 ;
    %load/vec4 v00000233a4050130_0;
    %addi 1, 0, 32;
    %store/vec4 v00000233a4050130_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
    %load/vec4 v00000233a4050590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000233a4050130_0, 0, 32;
T_2.19 ;
    %load/vec4 v00000233a4050130_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.20, 5;
    %load/vec4 v00000233a404fb90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v00000233a4050130_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000233a4050450, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.23, 9;
    %load/vec4 v00000233a404fb90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v00000233a4050130_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000233a4050630, 4;
    %load/vec4 v00000233a404fc30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000233a404feb0_0, 0;
    %load/vec4 v00000233a404fb90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v00000233a4050130_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000233a4050090, 4;
    %assign/vec4 v00000233a404fe10_0, 0;
    %load/vec4 v00000233a404f9b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000233a404f870, 4;
    %store/vec4 v00000233a3feed10_0, 0, 1;
    %callf/vec4 TD_cache_system_tb.dut.lru_select, S_00000233a3fa2cc0;
    %store/vec4 v00000233a4050310_0, 0, 32;
    %load/vec4 v00000233a404fb90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v00000233a4050130_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000233a4050090, 4;
    %load/vec4 v00000233a404f9b0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v00000233a4050310_0;
    %pad/s 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233a404fd70, 0, 4;
    %load/vec4 v00000233a404fa50_0;
    %load/vec4 v00000233a404f9b0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v00000233a4050310_0;
    %pad/s 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233a40501d0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000233a404f9b0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v00000233a4050310_0;
    %pad/s 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233a404faf0, 0, 4;
    %load/vec4 v00000233a4050310_0;
    %inv;
    %pad/s 1;
    %load/vec4 v00000233a404f9b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233a404f870, 0, 4;
T_2.21 ;
    %load/vec4 v00000233a4050130_0;
    %addi 1, 0, 32;
    %store/vec4 v00000233a4050130_0, 0, 32;
    %jmp T_2.19;
T_2.20 ;
    %load/vec4 v00000233a404feb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.24, 8;
    %pushi/vec4 1011, 0, 11;
    %store/vec4 v00000233a4050270_0, 0, 11;
    %load/vec4 v00000233a404fb90_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000233a40504f0, 4;
    %store/vec4 v00000233a3feed10_0, 0, 1;
    %callf/vec4 TD_cache_system_tb.dut.lru_select, S_00000233a3fa2cc0;
    %store/vec4 v00000233a4050310_0, 0, 32;
    %load/vec4 v00000233a4050270_0;
    %load/vec4 v00000233a404fb90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v00000233a4050310_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233a4050090, 0, 4;
    %load/vec4 v00000233a404fc30_0;
    %load/vec4 v00000233a404fb90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v00000233a4050310_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233a4050630, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000233a404fb90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v00000233a4050310_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233a4050450, 0, 4;
    %load/vec4 v00000233a4050310_0;
    %inv;
    %pad/s 1;
    %load/vec4 v00000233a404fb90_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233a40504f0, 0, 4;
    %load/vec4 v00000233a404f9b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000233a404f870, 4;
    %store/vec4 v00000233a3feed10_0, 0, 1;
    %callf/vec4 TD_cache_system_tb.dut.lru_select, S_00000233a3fa2cc0;
    %store/vec4 v00000233a4050310_0, 0, 32;
    %load/vec4 v00000233a4050270_0;
    %load/vec4 v00000233a404f9b0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v00000233a4050310_0;
    %pad/s 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233a404fd70, 0, 4;
    %load/vec4 v00000233a404fa50_0;
    %load/vec4 v00000233a404f9b0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v00000233a4050310_0;
    %pad/s 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233a40501d0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000233a404f9b0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v00000233a4050310_0;
    %pad/s 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233a404faf0, 0, 4;
    %load/vec4 v00000233a4050310_0;
    %inv;
    %pad/s 1;
    %load/vec4 v00000233a404f9b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233a404f870, 0, 4;
    %load/vec4 v00000233a4050270_0;
    %assign/vec4 v00000233a404fe10_0, 0;
T_2.24 ;
T_2.17 ;
T_2.10 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000233a3ffa020;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v00000233a40525e0_0;
    %inv;
    %store/vec4 v00000233a40525e0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000233a3ffa020;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000233a40525e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000233a4052680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000233a40520e0_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000233a40503b0_0, 0, 11;
    %delay 15000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000233a4052680_0, 0, 1;
    %pushi/vec4 291, 0, 11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000233a4051aa0, 4, 0;
    %pushi/vec4 291, 0, 11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000233a4051aa0, 4, 0;
    %pushi/vec4 675, 0, 11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000233a4051aa0, 4, 0;
    %pushi/vec4 291, 0, 11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000233a4051aa0, 4, 0;
    %pushi/vec4 675, 0, 11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000233a4051aa0, 4, 0;
    %pushi/vec4 837, 0, 11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000233a4051aa0, 4, 0;
    %pushi/vec4 291, 0, 11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000233a4051aa0, 4, 0;
    %pushi/vec4 512, 0, 11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000233a4051aa0, 4, 0;
    %pushi/vec4 513, 0, 11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000233a4051aa0, 4, 0;
    %pushi/vec4 291, 0, 11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000233a4051aa0, 4, 0;
    %vpi_call 2 57 "$display", "Time\011Addr\011ReadData\011L1_Hit\011L2_Hit" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000233a4050d80_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000233a4050d80_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_00000233a3fd3db0;
    %ix/getv/s 4, v00000233a4050d80_0;
    %load/vec4a v00000233a4051aa0, 4;
    %store/vec4 v00000233a40503b0_0, 0, 11;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000233a40520e0_0, 0, 1;
    %wait E_00000233a3fd3db0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000233a40520e0_0, 0, 1;
    %wait E_00000233a3fd3db0;
    %vpi_call 2 66 "$display", "%0t\011%h\011%h\011\011%b\011%b", $time, v00000233a40503b0_0, v00000233a40515a0_0, v00000233a4051320_0, v00000233a40511e0_0 {0 0 0};
    %load/vec4 v00000233a4050d80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000233a4050d80_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %delay 20000, 0;
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_cache_full2way.v";
    "cache_system_full2way.v";
