// Seed: 419983214
module module_0 (
    output uwire id_0,
    input uwire id_1,
    input supply1 id_2,
    output tri1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    output uwire id_6,
    output wor module_0,
    input uwire id_8,
    input wire id_9,
    output tri0 id_10,
    output supply0 id_11,
    input tri1 id_12,
    input tri id_13,
    output supply0 id_14,
    input tri id_15,
    output wor id_16,
    input wire id_17,
    output wor id_18
);
  tri1 id_20 = 1;
  assign id_20 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri id_3,
    input wor id_4,
    input tri1 id_5,
    output tri id_6,
    output wand id_7,
    input wand id_8,
    output supply1 id_9,
    input supply0 id_10,
    input wor id_11,
    output wire id_12,
    output logic id_13,
    input logic id_14,
    input wand id_15,
    input tri id_16,
    input uwire id_17,
    output supply1 id_18
);
  always @(*) begin
    id_13 <= id_14;
    id_7 = id_4;
  end
  module_0(
      id_18,
      id_10,
      id_1,
      id_9,
      id_1,
      id_3,
      id_7,
      id_9,
      id_2,
      id_3,
      id_9,
      id_18,
      id_10,
      id_10,
      id_6,
      id_10,
      id_6,
      id_16,
      id_6
  );
endmodule
