v 20061020 1
C 73300 63300 1 0 0 4040-1.sym
N 73300 63100 78300 63100 4
{
T 76700 63200 5 10 1 1 0 0 1
netname=VCLK
}
N 73300 63100 73300 65000 4
C 71000 64800 1 0 0 7414-2.sym
{
T 71300 64800 5 10 1 1 0 0 1
device=74HC14
T 71800 65600 5 10 1 1 0 0 1
refdes=U?
T 71300 68400 5 10 0 0 0 0 1
symversion=1.0
}
N 77600 63100 77600 66200 4
C 70900 63000 1 0 0 gnd-1.sym
N 72200 65300 73300 65300 4
{
T 72500 65400 5 10 1 1 0 0 1
netname=MCLK
}
C 71300 64100 1 0 0 resistor-2.sym
{
T 71500 64400 5 10 1 1 0 0 1
refdes=R?
}
C 71200 63300 1 90 0 capacitor-1.sym
{
T 70700 63500 5 10 1 1 90 0 1
refdes=C?
T 70300 63500 5 10 0 0 90 0 1
symversion=0.1
}
N 71000 65300 71000 64200 4
N 71000 64200 71300 64200 4
N 72300 62100 72300 65300 4
C 72200 59500 1 0 1 7414-2.sym
{
T 71900 59500 5 10 1 1 0 6 1
device=74HC14
T 71400 60300 5 10 1 1 0 6 1
refdes=U?
T 71900 63100 5 10 0 0 0 6 1
symversion=1.0
}
N 72200 60000 72300 60000 4
C 72100 60000 1 270 1 capacitor-1.sym
{
T 72600 60200 5 10 1 1 90 2 1
refdes=C?
T 73000 60200 5 10 0 0 90 2 1
symversion=0.1
}
C 72400 59100 1 90 0 resistor-2.sym
{
T 72100 59300 5 10 1 1 90 0 1
refdes=R?
}
C 72200 58800 1 0 0 gnd-1.sym
N 71000 60000 70100 60000 4
{
T 70100 60100 5 10 1 1 0 0 1
netname=/HBLANK
}
C 74100 61200 1 90 1 7414-2.sym
{
T 74100 60900 5 10 1 1 90 6 1
device=74HC14
T 73300 60400 5 10 1 1 90 6 1
refdes=U?
T 70500 60900 5 10 0 0 90 6 1
symversion=1.0
}
N 72200 64200 72300 64200 4
C 73700 61200 1 90 0 resistor-2.sym
{
T 73400 61400 5 10 1 1 90 0 1
refdes=R?
}
C 71800 62100 1 270 0 7414-2.sym
{
T 71800 61800 5 10 1 1 270 0 1
device=74HC14
T 72600 61300 5 10 1 1 270 0 1
refdes=U?
T 75400 61800 5 10 0 0 270 0 1
symversion=1.0
}
N 72300 62100 73600 62100 4
C 74900 60900 1 0 1 capacitor-1.sym
{
T 74700 61400 5 10 1 1 180 2 1
refdes=C?
T 74700 61800 5 10 0 0 180 2 1
symversion=0.1
}
N 74000 61100 73600 61100 4
C 74800 60800 1 0 0 gnd-1.sym
C 73400 57900 1 270 1 capacitor-1.sym
{
T 73900 58100 5 10 1 1 90 2 1
refdes=C?
T 74300 58100 5 10 0 0 90 2 1
symversion=0.1
}
N 73500 57900 73600 57900 4
C 73700 57000 1 90 0 resistor-2.sym
{
T 73400 57200 5 10 1 1 90 0 1
refdes=R?
}
C 73500 56700 1 0 0 gnd-1.sym
C 73500 57400 1 0 1 7414-2.sym
{
T 73200 57400 5 10 1 1 0 6 1
device=74HC14
T 72700 58200 5 10 1 1 0 6 1
refdes=U?
T 73200 61000 5 10 0 0 0 6 1
symversion=1.0
}
N 72300 57900 70100 57900 4
{
T 70100 58000 5 10 1 1 0 0 1
netname=/HSYN
}
N 73600 60000 73600 58800 4
{
T 73700 59400 5 10 1 1 0 0 1
netname=/MCDEL
}
L 60800 65100 63000 65100 3 0 0 0 -1 -1
L 63000 65100 63000 64800 3 0 0 0 -1 -1
L 63000 64800 65700 64800 3 0 0 0 -1 -1
L 65700 64800 65700 65100 3 0 0 0 -1 -1
L 65700 65100 67500 65100 3 0 0 0 -1 -1
T 60100 64900 9 10 1 0 0 0 1
MCLK
L 60800 64300 63000 64300 3 0 0 0 -1 -1
L 63000 64300 63000 64000 3 0 0 0 -1 -1
L 63000 64000 64300 64000 3 0 0 0 -1 -1
L 64300 64000 64300 64300 3 0 0 0 -1 -1
L 64300 64300 67500 64300 3 0 0 0 -1 -1
T 59800 64100 9 10 1 0 0 0 1
/HBLANK
L 60800 63100 63300 63100 3 0 0 0 -1 -1
L 63300 63100 63300 63400 3 0 0 0 -1 -1
L 63300 63400 66000 63400 3 0 0 0 -1 -1
L 66000 63400 66000 63100 3 0 0 0 -1 -1
L 66000 63100 67500 63100 3 0 0 0 -1 -1
T 59900 63100 9 10 1 0 0 0 1
/MCDEL
L 60800 62400 63300 62400 3 0 0 0 -1 -1
L 63300 62400 63300 62100 3 0 0 0 -1 -1
L 63300 62100 63800 62100 3 0 0 0 -1 -1
L 63800 62100 63800 62400 3 0 0 0 -1 -1
L 63800 62400 67500 62400 3 0 0 0 -1 -1
T 60000 62200 9 10 1 0 0 0 1
/HSYN
N 75300 66000 76300 66000 4
N 75300 64200 76300 64200 4
L 59600 60300 60500 60300 3 0 0 0 -1 -1
L 60500 60300 60500 60700 3 0 0 0 -1 -1
L 60500 60700 62800 60700 3 0 0 0 -1 -1
L 62800 60700 62800 60300 3 0 0 0 -1 -1
L 62800 60300 67500 60300 3 0 0 0 -1 -1
C 84900 60300 1 180 1 pnp-3.sym
{
T 85800 59800 5 10 1 1 180 6 1
refdes=Q?
}
C 84600 61200 1 180 0 pnp-3.sym
{
T 83700 60700 5 10 1 1 180 0 1
refdes=Q?
}
C 83700 60300 1 180 0 pnp-3.sym
{
T 82800 59800 5 10 1 1 180 0 1
refdes=Q?
}
C 83200 60300 1 90 0 resistor-2.sym
{
T 82900 60500 5 10 1 1 90 0 1
refdes=R?
}
C 85600 60300 1 90 0 resistor-2.sym
{
T 85300 60500 5 10 1 1 90 0 1
refdes=R?
}
N 84000 60200 84000 59800 4
N 83700 59800 84900 59800 4
C 82500 58300 1 0 0 npn-3.sym
{
T 83400 58800 5 10 1 1 0 0 1
refdes=Q?
}
C 79600 58300 1 0 0 npn-3.sym
{
T 80500 58800 5 10 1 1 0 0 1
refdes=Q?
}
C 80800 56000 1 0 1 npn-3.sym
{
T 79900 56500 5 10 1 1 0 6 1
refdes=Q?
}
C 82500 56000 1 0 0 npn-3.sym
{
T 83400 56500 5 10 1 1 0 0 1
refdes=Q?
}
C 81200 56000 1 0 0 npn-3.sym
{
T 82100 56500 5 10 1 1 0 0 1
refdes=Q?
}
N 80800 56500 82500 56500 4
C 80300 55100 1 90 0 resistor-2.sym
{
T 80000 55300 5 10 1 1 90 0 1
refdes=R?
}
C 81900 55100 1 90 0 resistor-2.sym
{
T 81600 55300 5 10 1 1 90 0 1
refdes=R?
}
C 83200 55100 1 90 0 resistor-2.sym
{
T 82900 55300 5 10 1 1 90 0 1
refdes=R?
}
C 80100 54800 1 0 0 gnd-1.sym
C 81700 54800 1 0 0 gnd-1.sym
C 83000 54800 1 0 0 gnd-1.sym
C 81600 57500 1 0 1 capacitor-1.sym
{
T 81400 58000 5 10 1 1 180 2 1
refdes=C?
T 81400 58400 5 10 0 0 180 2 1
symversion=0.1
}
N 81800 57000 81800 60300 4
N 80200 57700 80700 57700 4
N 80200 57000 80200 58300 4
N 83100 58300 83100 57000 4
N 81600 57700 83100 57700 4
C 85600 55100 1 90 0 resistor-2.sym
{
T 85300 55300 5 10 1 1 90 0 1
refdes=R?
}
C 85400 54800 1 0 0 gnd-1.sym
N 85500 59300 85500 56000 4
C 81900 60300 1 90 0 resistor-2.sym
{
T 81600 60500 5 10 1 1 90 0 1
refdes=R?
}
N 80200 61200 87300 61200 4
T 61400 60900 9 10 1 0 0 0 1
13
N 75300 66300 76300 66300 4
C 76300 65600 1 0 0 7421-1.sym
{
T 76700 66600 5 10 1 1 0 0 1
refdes=U?
}
N 75300 66900 76300 66900 4
N 76300 66900 76300 66700 4
N 76300 66300 76300 66400 4
N 76300 65700 76300 64200 4
C 77600 66100 1 0 0 resistor-2.sym
{
T 77800 66400 5 10 1 1 0 0 1
refdes=R?
}
C 78400 65000 1 0 0 gnd-1.sym
C 78700 65300 1 90 0 capacitor-1.sym
{
T 78200 65500 5 10 1 1 90 0 1
refdes=C?
T 77800 65500 5 10 0 0 90 0 1
symversion=0.1
}
N 78500 66200 78800 66200 4
C 78800 65700 1 0 0 7414-2.sym
{
T 79100 65700 5 10 1 1 0 0 1
device=74HC14
T 79600 66500 5 10 1 1 0 0 1
refdes=U?
T 79100 69300 5 10 0 0 0 0 1
symversion=1.0
}
L 59600 59600 60800 59600 3 0 0 0 -1 -1
L 60800 59600 60800 59200 3 0 0 0 -1 -1
L 60800 59200 63100 59200 3 0 0 0 -1 -1
L 63100 59200 63100 59600 3 0 0 0 -1 -1
L 63100 59600 67500 59600 3 0 0 0 -1 -1
N 80000 66200 80400 66200 4
{
T 80000 66300 5 10 1 1 0 0 1
netname=VCDEL
}
T 58400 60400 9 10 1 0 0 0 1
VCLK
T 58400 59700 9 10 1 0 0 0 1
/VCDEL
C 78300 63000 1 0 0 7421-1.sym
{
T 78700 64000 5 10 1 1 0 0 1
refdes=U?
}
N 78300 63400 78300 64500 4
N 79600 63600 80200 63600 4
{
T 79700 63700 5 10 1 1 0 0 1
netname=VCLK
}
C 81100 63800 1 180 0 diode-3.sym
{
T 80750 63350 5 10 1 1 180 0 1
refdes=D?
}
C 82000 62400 1 0 0 gnd-1.sym
C 82300 62700 1 90 0 capacitor-1.sym
{
T 81800 62900 5 10 1 1 90 0 1
refdes=C?
T 81400 62900 5 10 0 0 90 0 1
symversion=0.1
}
N 81100 63600 82400 63600 4
C 81500 62700 1 90 0 resistor-2.sym
{
T 81200 62900 5 10 1 1 90 0 1
refdes=R?
}
C 81300 62400 1 0 0 gnd-1.sym
C 82400 63100 1 0 0 7414-2.sym
{
T 82700 63100 5 10 1 1 0 0 1
device=74HC14
T 83200 63900 5 10 1 1 0 0 1
refdes=U?
T 82700 66700 5 10 0 0 0 0 1
symversion=1.0
}
L 59600 58800 60500 58800 3 0 0 0 -1 -1
L 60500 58800 60500 58400 3 0 0 0 -1 -1
L 60500 58400 63800 58400 3 0 0 0 -1 -1
L 63800 58400 63800 58800 3 0 0 0 -1 -1
L 63800 58800 67500 58800 3 0 0 0 -1 -1
T 62000 58500 9 10 1 0 0 0 1
25
T 58400 58600 9 10 1 0 0 0 1
/VBLANK
N 83600 63600 84500 63600 4
{
T 83600 63700 5 10 1 1 0 0 1
netname=/VBLANK
}
C 81300 66000 1 0 1 capacitor-1.sym
{
T 81100 66500 5 10 1 1 180 2 1
refdes=C?
T 81100 66900 5 10 0 0 180 2 1
symversion=0.1
}
C 81200 67100 1 270 0 resistor-2.sym
{
T 81500 66900 5 10 1 1 270 0 1
refdes=R?
}
C 81600 65700 1 0 0 7414-2.sym
{
T 81900 65700 5 10 1 1 0 0 1
device=74HC14
T 82400 66500 5 10 1 1 0 0 1
refdes=U?
T 81900 69300 5 10 0 0 0 0 1
symversion=1.0
}
N 81600 66200 81300 66200 4
N 82800 66200 83400 66200 4
{
T 82800 66300 5 10 1 1 0 0 1
netname=VSYN
}
L 59600 57500 60800 57500 3 0 0 0 -1 -1
L 60800 57500 60800 57900 3 0 0 0 -1 -1
L 60800 57900 61100 57900 3 0 0 0 -1 -1
L 61100 57900 61100 57500 3 0 0 0 -1 -1
L 61100 57500 67500 57500 3 0 0 0 -1 -1
T 58400 57600 9 10 1 0 0 0 1
VSYN
C 83400 65700 1 0 0 7414-2.sym
{
T 83700 65700 5 10 1 1 0 0 1
device=74HC14
T 84200 66500 5 10 1 1 0 0 1
refdes=U?
T 83700 69300 5 10 0 0 0 0 1
symversion=1.0
}
N 84600 66200 85200 66200 4
{
T 84600 66300 5 10 1 1 0 0 1
netname=/VSYN
}
N 80200 61200 80200 59300 4
T 60600 59700 9 10 1 0 0 0 1
2
T 60900 58000 9 10 1 0 0 0 1
2
C 70100 51700 1 0 0 4040-1.sym
C 73700 52500 1 0 0 7430-1.sym
{
T 74100 54600 5 10 1 1 0 0 1
refdes=U?
}
N 72100 52600 73700 52600 4
N 72100 52900 73600 52900 4
N 73600 52900 73600 53000 4
N 72100 53200 73400 53200 4
N 73400 53200 73400 53400 4
N 72100 53500 73200 53500 4
N 73200 53500 73200 53800 4
N 73200 53800 73700 53800 4
N 72100 53800 73000 53800 4
N 73000 53800 73000 54200 4
N 73000 54200 73700 54200 4
N 72100 54100 72800 54100 4
N 72800 54100 72800 54600 4
N 72800 54600 73700 54600 4
N 72100 54400 72500 54400 4
N 72500 54400 72500 55000 4
N 72500 55000 73700 55000 4
N 72100 55300 72300 55300 4
N 72300 55300 72300 55400 4
N 72300 55400 73700 55400 4
N 73400 53400 73700 53400 4
N 73600 53000 73700 53000 4
C 75000 53700 1 0 0 7414-2.sym
{
T 75300 53700 5 10 1 1 0 0 1
device=74HC14
T 75800 54500 5 10 1 1 0 0 1
refdes=U?
T 75300 57300 5 10 0 0 0 0 1
symversion=1.0
}
N 70100 53400 70100 51500 4
N 70100 51500 76200 51500 4
N 76200 51500 76200 54200 4
N 73300 52600 73300 52100 4
N 73300 52100 77700 52100 4
C 56200 48400 1 0 0 title-bordered-A1.sym
