INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:58:16 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 buffer181/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.260ns period=4.520ns})
  Destination:            buffer145/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.260ns period=4.520ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.520ns  (clk rise@4.520ns - clk rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.822ns (20.195%)  route 3.248ns (79.805%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.003 - 4.520 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2713, unset)         0.508     0.508    buffer181/clk
    SLICE_X26Y71         FDRE                                         r  buffer181/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer181/outs_reg[0]/Q
                         net (fo=59, routed)          0.439     1.163    buffer162/fifo/buffer181_outs
    SLICE_X26Y68         LUT3 (Prop_lut3_I0_O)        0.050     1.213 f  buffer162/fifo/transmitValue_i_4__34/O
                         net (fo=5, routed)           0.336     1.549    buffer162/fifo/outs_reg[0]
    SLICE_X29Y70         LUT6 (Prop_lut6_I5_O)        0.126     1.675 r  buffer162/fifo/transmitValue_i_3__44/O
                         net (fo=2, routed)           0.294     1.969    buffer174/fifo/outputValid_i_2__4
    SLICE_X30Y70         LUT6 (Prop_lut6_I0_O)        0.043     2.012 r  buffer174/fifo/outputValid_i_5__4/O
                         net (fo=2, routed)           0.306     2.318    buffer174/fifo/cond_br32_trueOut_valid
    SLICE_X31Y72         LUT6 (Prop_lut6_I4_O)        0.043     2.361 r  buffer174/fifo/transmitValue_i_3__35/O
                         net (fo=4, routed)           0.256     2.617    fork69/control/generateBlocks[6].regblock/outputValid_i_2__17_0
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.043     2.660 r  fork69/control/generateBlocks[6].regblock/outputValid_i_5__2/O
                         net (fo=1, routed)           0.167     2.827    buffer185/control/transmitValue_reg_5
    SLICE_X31Y74         LUT6 (Prop_lut6_I5_O)        0.043     2.870 r  buffer185/control/outputValid_i_2__17/O
                         net (fo=6, routed)           0.236     3.105    control_merge6/tehb/control/outputValid_i_2__16_0
    SLICE_X27Y74         LUT6 (Prop_lut6_I1_O)        0.043     3.148 r  control_merge6/tehb/control/outputValid_i_5__1/O
                         net (fo=1, routed)           0.211     3.360    fork66/control/generateBlocks[0].regblock/transmitValue_reg_7
    SLICE_X27Y74         LUT6 (Prop_lut6_I4_O)        0.043     3.403 r  fork66/control/generateBlocks[0].regblock/outputValid_i_2__16/O
                         net (fo=5, routed)           0.091     3.494    buffer181/control/outs_reg[5]
    SLICE_X27Y74         LUT6 (Prop_lut6_I5_O)        0.043     3.537 r  buffer181/control/transmitValue_i_5__3/O
                         net (fo=2, routed)           0.341     3.878    buffer181/control/fork65/control/blockStopArray[2]
    SLICE_X26Y74         LUT6 (Prop_lut6_I4_O)        0.043     3.921 f  buffer181/control/transmitValue_i_2__100/O
                         net (fo=18, routed)          0.204     4.124    fork64/control/generateBlocks[0].regblock/transmitValue_reg_4
    SLICE_X27Y76         LUT4 (Prop_lut4_I1_O)        0.043     4.167 r  fork64/control/generateBlocks[0].regblock/fullReg_i_3__14/O
                         net (fo=8, routed)           0.190     4.357    fork53/control/generateBlocks[1].regblock/dataReg_reg[4]_0
    SLICE_X24Y77         LUT6 (Prop_lut6_I2_O)        0.043     4.400 r  fork53/control/generateBlocks[1].regblock/dataReg[4]_i_1__7/O
                         net (fo=5, routed)           0.178     4.578    buffer145/E[0]
    SLICE_X27Y77         FDRE                                         r  buffer145/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.520     4.520 r  
                                                      0.000     4.520 r  clk (IN)
                         net (fo=2713, unset)         0.483     5.003    buffer145/clk
    SLICE_X27Y77         FDRE                                         r  buffer145/dataReg_reg[0]/C
                         clock pessimism              0.000     5.003    
                         clock uncertainty           -0.035     4.967    
    SLICE_X27Y77         FDRE (Setup_fdre_C_CE)      -0.194     4.773    buffer145/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.773    
                         arrival time                          -4.578    
  -------------------------------------------------------------------
                         slack                                  0.195    




