cocci_test_suite() {
	typeof(*tl) cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 867 */;
	struct dma_fence *cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 847 */;
	unsigned long cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 823 */;
	struct intel_timeline *cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 822 */;
	struct intel_gt_timelines *cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 821 */;
	struct i915_gem_context *cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 78 */;
	struct drm_printer cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 770 */;
	enum intel_engine_id cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 764 */;
	struct intel_engine_cs *cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 762 */;
	u64 cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 660 */;
	struct i915_vma *cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 659 */;
	struct drm_vma_offset_node *cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 658 */;
	reset_func cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 581 */;
	const int cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 580 */;
	intel_engine_mask_t cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 578 */;
	struct intel_gt *cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 578 */;
	int cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 578 */;
	unsigned int cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 57 */;
	struct drm_i915_private *cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 558 */;
	const struct intel_gt *cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 556 */;
	int (*cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 552 */)(struct intel_gt *,
								       intel_engine_mask_t engine_mask,
								       unsigned int retry);
	const struct i915_gem_context *cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 55 */;
	struct drm_i915_file_private *cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 54 */;
	const bool cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 509 */;
	const i915_reg_t cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 463 */;
	const u32 cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 416 */[];
	u32 cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 315 */;
	i915_reg_t cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 314 */;
	u32 *cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 310 */;
	struct intel_uncore *cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 189 */;
	struct pci_dev *cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 178 */;
	u8 cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 168 */;
	struct intel_wedge_me *cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 1345 */;
	const char *cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 1336 */;
	long cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 1335 */;
	typeof(*w) cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 1325 */;
	struct work_struct *cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 1323 */;
	int *cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 1256 */;
	va_list cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 1177 */;
	char *cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 1174 */;
	char cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 1173 */[80];
	intel_wakeref_t cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 1171 */;
	bool cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 117 */;
	struct i915_request *cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 117 */;
	void cocci_id/* drivers/gpu/drm/i915/gt/intel_reset.c 117 */;
}
