Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: pipelined_5stage_.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pipelined_5stage_.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pipelined_5stage_"
Output Format                      : NGC
Target Device                      : xc6slx4-3-csg225

---- Source Options
Top Module Name                    : pipelined_5stage_
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\mavr0001\Downloads\Final\Final\Assignment\regfile.v" into library work
Parsing verilog file "define.v" included at line 2.
Parsing module <regfile>.
Analyzing Verilog file "C:\Users\mavr0001\Downloads\Final\Final\Assignment\PC.v" into library work
Parsing verilog file "define.v" included at line 1.
Parsing module <PC1>.
Analyzing Verilog file "C:\Users\mavr0001\Downloads\Final\Final\Assignment\MEM_WB_STAGE.v" into library work
Parsing verilog file "define.v" included at line 1.
Parsing module <MEM_WB_stage>.
Analyzing Verilog file "C:\Users\mavr0001\Downloads\Final\Final\Assignment\memory.v" into library work
Parsing verilog file "define.v" included at line 1.
Parsing module <memory>.
Analyzing Verilog file "C:\Users\mavr0001\Downloads\Final\Final\Assignment\ID_EXEstage.v" into library work
Parsing verilog file "define.v" included at line 1.
Parsing module <ID_EXE_STAGE>.
Analyzing Verilog file "C:\Users\mavr0001\Downloads\Final\Final\Assignment\EXE_MEM_STAGE.v" into library work
Parsing verilog file "define.v" included at line 1.
Parsing module <EXE_MEM>.
Analyzing Verilog file "C:\Users\mavr0001\Downloads\Final\Final\Assignment\control.v" into library work
Parsing verilog file "define.v" included at line 3.
Parsing module <control>.
Analyzing Verilog file "C:\Users\mavr0001\Downloads\Final\Final\Assignment\alu.v" into library work
Parsing verilog file "define.v" included at line 1.
Parsing module <alu>.
Analyzing Verilog file "C:\Users\mavr0001\Downloads\Final\Final\Assignment\5_stage_pineline.v" into library work
Parsing verilog file "define.v" included at line 2.
Parsing module <pipelined_5stage_>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <pipelined_5stage_>.

Elaborating module <PC1>.

Elaborating module <memory>.
"C:\Users\mavr0001\Downloads\Final\Final\Assignment\memory.v" Line 47. $write Opening Fileid 0\n
WARNING:HDLCompiler:816 - "C:\Users\mavr0001\Downloads\Final\Final\Assignment\memory.v" Line 49: System function call feof not supported
WARNING:HDLCompiler:817 - "C:\Users\mavr0001\Downloads\Final\Final\Assignment\memory.v" Line 62: System task fclose ignored for synthesis

Elaborating module <control>.
WARNING:HDLCompiler:91 - "C:\Users\mavr0001\Downloads\Final\Final\Assignment\control.v" Line 55: Signal <oldWaddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\mavr0001\Downloads\Final\Final\Assignment\control.v" Line 56: Signal <oldWaddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\mavr0001\Downloads\Final\Final\Assignment\control.v" Line 77: Signal <oldWaddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\mavr0001\Downloads\Final\Final\Assignment\control.v" Line 78: Signal <oldWaddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\mavr0001\Downloads\Final\Final\Assignment\control.v" Line 99: Signal <oldWaddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\mavr0001\Downloads\Final\Final\Assignment\control.v" Line 100: Signal <oldWaddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\mavr0001\Downloads\Final\Final\Assignment\control.v" Line 121: Signal <oldWaddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\mavr0001\Downloads\Final\Final\Assignment\control.v" Line 122: Signal <oldWaddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\mavr0001\Downloads\Final\Final\Assignment\control.v" Line 143: Signal <oldWaddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\mavr0001\Downloads\Final\Final\Assignment\control.v" Line 144: Signal <oldWaddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\mavr0001\Downloads\Final\Final\Assignment\control.v" Line 165: Signal <oldWaddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\mavr0001\Downloads\Final\Final\Assignment\control.v" Line 166: Signal <oldWaddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\mavr0001\Downloads\Final\Final\Assignment\control.v" Line 187: Signal <oldWaddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\mavr0001\Downloads\Final\Final\Assignment\control.v" Line 188: Signal <oldWaddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\mavr0001\Downloads\Final\Final\Assignment\control.v" Line 209: Signal <oldWaddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\mavr0001\Downloads\Final\Final\Assignment\control.v" Line 210: Signal <oldWaddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\mavr0001\Downloads\Final\Final\Assignment\control.v" Line 231: Signal <oldWaddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\mavr0001\Downloads\Final\Final\Assignment\control.v" Line 232: Signal <oldWaddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\mavr0001\Downloads\Final\Final\Assignment\control.v" Line 253: Signal <oldWaddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\mavr0001\Downloads\Final\Final\Assignment\control.v" Line 275: Signal <oldWaddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\mavr0001\Downloads\Final\Final\Assignment\control.v" Line 297: Signal <oldWaddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\mavr0001\Downloads\Final\Final\Assignment\control.v" Line 319: Signal <oldWaddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\mavr0001\Downloads\Final\Final\Assignment\control.v" Line 341: Signal <oldWaddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\mavr0001\Downloads\Final\Final\Assignment\control.v" Line 363: Signal <oldWaddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <regfile>.

Elaborating module <ID_EXE_STAGE>.

Elaborating module <alu>.

Elaborating module <EXE_MEM>.

Elaborating module <MEM_WB_stage>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pipelined_5stage_>.
    Related source file is "C:\Users\mavr0001\Downloads\Final\Final\Assignment\5_stage_pineline.v".
WARNING:Xst:647 - Input <fileid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit adder for signal <nPC> created at line 108.
    Found 32-bit adder for signal <nPC1> created at line 200.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   8 Multiplexer(s).
Unit <pipelined_5stage_> synthesized.

Synthesizing Unit <PC1>.
    Related source file is "C:\Users\mavr0001\Downloads\Final\Final\Assignment\PC.v".
    Found 32-bit register for signal <currPC>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PC1> synthesized.

Synthesizing Unit <memory>.
    Related source file is "C:\Users\mavr0001\Downloads\Final\Final\Assignment\memory.v".
WARNING:Xst:647 - Input <fileid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_memory> for signal <memory>.
    Found 10-bit register for signal <addr_r<9:0>>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <memory> synthesized.

Synthesizing Unit <control>.
    Related source file is "C:\Users\mavr0001\Downloads\Final\Final\Assignment\control.v".
    Found 5-bit comparator equal for signal <oldWaddr[4]_inst_cntrl[25]_equal_1_o> created at line 55
    Found 5-bit comparator equal for signal <oldWaddr[4]_inst_cntrl[20]_equal_2_o> created at line 56
    Summary:
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <control> synthesized.

Synthesizing Unit <regfile>.
    Related source file is "C:\Users\mavr0001\Downloads\Final\Final\Assignment\regfile.v".
    Found 1024-bit register for signal <n0052>.
    Found 32-bit 32-to-1 multiplexer for signal <waddr[4]_regdata[31][31]_wide_mux_2_OUT> created at line 48.
    Found 32-bit 32-to-1 multiplexer for signal <raddr1[4]_regdata[31][31]_wide_mux_40_OUT> created at line 51.
    Found 32-bit 32-to-1 multiplexer for signal <raddr2[4]_regdata[31][31]_wide_mux_43_OUT> created at line 53.
    Found 5-bit comparator equal for signal <waddr[4]_raddr1[4]_equal_40_o> created at line 51
    Found 5-bit comparator equal for signal <waddr[4]_raddr2[4]_equal_43_o> created at line 53
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  38 Multiplexer(s).
Unit <regfile> synthesized.

Synthesizing Unit <ID_EXE_STAGE>.
    Related source file is "C:\Users\mavr0001\Downloads\Final\Final\Assignment\ID_EXEstage.v".
    Found 32-bit register for signal <rdata2_out>.
    Found 32-bit register for signal <imm_out>.
    Found 3-bit register for signal <ALUop_out>.
    Found 1-bit register for signal <ALUSrc_out>.
    Found 1-bit register for signal <branch_out>.
    Found 1-bit register for signal <memWrite_out>.
    Found 1-bit register for signal <writeEn_out>.
    Found 1-bit register for signal <jal_out>.
    Found 5-bit register for signal <waddr_out>.
    Found 32-bit register for signal <nPC_out>.
    Found 1-bit register for signal <memToReg_out>.
    Found 32-bit register for signal <rdata1_out>.
    Summary:
	inferred 142 D-type flip-flop(s).
Unit <ID_EXE_STAGE> synthesized.

Synthesizing Unit <alu>.
    Related source file is "C:\Users\mavr0001\Downloads\Final\Final\Assignment\alu.v".
    Found 32-bit subtractor for signal <a[31]_b[31]_sub_3_OUT> created at line 38.
    Found 32-bit adder for signal <a[31]_b[31]_add_1_OUT> created at line 37.
    Found 32x32-bit multiplier for signal <n0021> created at line 43.
    Found 32-bit 8-to-1 multiplexer for signal <out> created at line 36.
    Found 32-bit comparator equal for signal <zero> created at line 30
    Found 32-bit comparator lessequal for signal <n0008> created at line 44
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <EXE_MEM>.
    Related source file is "C:\Users\mavr0001\Downloads\Final\Final\Assignment\EXE_MEM_STAGE.v".
    Found 1-bit register for signal <WriteEn_out>.
    Found 1-bit register for signal <MemtoReg_out>.
    Found 5-bit register for signal <WAddr_out>.
    Found 32-bit register for signal <nPC_out>.
    Found 1-bit register for signal <MemWrite_out>.
    Found 32-bit register for signal <ALU_OUT_out>.
    Found 32-bit register for signal <RData2_out>.
    Found 1-bit register for signal <jal_out>.
    Summary:
	inferred 105 D-type flip-flop(s).
Unit <EXE_MEM> synthesized.

Synthesizing Unit <MEM_WB_stage>.
    Related source file is "C:\Users\mavr0001\Downloads\Final\Final\Assignment\MEM_WB_STAGE.v".
    Found 32-bit register for signal <nPC_out>.
    Found 32-bit register for signal <dataWB_out>.
    Found 1-bit register for signal <jal_out>.
    Found 1-bit register for signal <writeEn_out>.
    Found 1-bit register for signal <memtoReg_out>.
    Found 5-bit register for signal <waddr_out>.
    Summary:
	inferred  72 D-type flip-flop(s).
Unit <MEM_WB_stage> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 1024x32-bit dual-port RAM                             : 2
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Registers                                            : 30
 1-bit register                                        : 13
 10-bit register                                       : 2
 1024-bit register                                     : 1
 3-bit register                                        : 1
 32-bit register                                       : 10
 5-bit register                                        : 3
# Comparators                                          : 6
 32-bit comparator equal                               : 1
 32-bit comparator lessequal                           : 1
 5-bit comparator equal                                : 4
# Multiplexers                                         : 56
 1-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 47
 32-bit 32-to-1 multiplexer                            : 3
 5-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <pipelined_5stage_>.
INFO:Xst:3226 - The RAM <IM/Mram_memory> will be implemented as a BLOCK RAM, absorbing the following register(s): <IM/addr_r>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PCOUT<9:0>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <immData>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <DM/Mram_memory> will be implemented as a BLOCK RAM, absorbing the following register(s): <DM/addr_r>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <EXE_MEM_alu_result<9:0>> |          |
    |     diA            | connected to signal <EXE_MEM_rdata2> |          |
    |     doA            | connected to signal <DM_dataout>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <pipelined_5stage_> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 1024x32-bit single-port block RAM                     : 2
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Registers                                            : 1375
 Flip-Flops                                            : 1375
# Comparators                                          : 6
 32-bit comparator equal                               : 1
 32-bit comparator lessequal                           : 1
 5-bit comparator equal                                : 4
# Multiplexers                                         : 85
 1-bit 2-to-1 multiplexer                              : 34
 32-bit 2-to-1 multiplexer                             : 46
 32-bit 32-to-1 multiplexer                            : 3
 5-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <pipe1/imm_out_15> in Unit <pipelined_5stage_> is equivalent to the following 16 FFs/Latches, which will be removed : <pipe1/imm_out_16> <pipe1/imm_out_17> <pipe1/imm_out_18> <pipe1/imm_out_19> <pipe1/imm_out_20> <pipe1/imm_out_21> <pipe1/imm_out_22> <pipe1/imm_out_23> <pipe1/imm_out_24> <pipe1/imm_out_25> <pipe1/imm_out_26> <pipe1/imm_out_27> <pipe1/imm_out_28> <pipe1/imm_out_29> <pipe1/imm_out_30> <pipe1/imm_out_31> 
WARNING:Xst:2677 - Node <Mmult_n00213> of sequential type is unconnected in block <alu>.

Optimizing unit <MEM_WB_stage> ...

Optimizing unit <pipelined_5stage_> ...

Optimizing unit <regfile> ...

Optimizing unit <control> ...

Optimizing unit <alu> ...
INFO:Xst:2261 - The FF/Latch <pipe1/imm_out_0> in Unit <pipelined_5stage_> is equivalent to the following FF/Latch, which will be removed : <pipe1/ALUop_out_0> 
INFO:Xst:2261 - The FF/Latch <pipe1/imm_out_1> in Unit <pipelined_5stage_> is equivalent to the following FF/Latch, which will be removed : <pipe1/ALUop_out_1> 
INFO:Xst:2261 - The FF/Latch <pipe1/imm_out_2> in Unit <pipelined_5stage_> is equivalent to the following FF/Latch, which will be removed : <pipe1/ALUop_out_2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pipelined_5stage_, actual ratio is 141.
Optimizing block <pipelined_5stage_> to meet ratio 100 (+ 5) of 600 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <pipelined_5stage_>, final ratio is 144.
FlipFlop pipe1/ALUSrc_out has been replicated 1 time(s)
FlipFlop pipe1/imm_out_0 has been replicated 1 time(s)
FlipFlop pipe1/imm_out_1 has been replicated 1 time(s)
FlipFlop pipe1/imm_out_15 has been replicated 1 time(s)
FlipFlop pipe1/imm_out_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1361
 Flip-Flops                                            : 1361

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pipelined_5stage_.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2794
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 31
#      LUT2                        : 40
#      LUT3                        : 128
#      LUT4                        : 80
#      LUT5                        : 1134
#      LUT6                        : 1064
#      MUXCY                       : 119
#      MUXF7                       : 99
#      VCC                         : 1
#      XORCY                       : 96
# FlipFlops/Latches                : 1361
#      FDR                         : 1361
# RAMS                             : 4
#      RAMB16BWER                  : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 565
#      IBUF                        : 1
#      OBUF                        : 564
# DSPs                             : 3
#      DSP48A1                     : 3

Device utilization summary:
---------------------------

Selected Device : 6slx4csg225-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1361  out of   4800    28%  
 Number of Slice LUTs:                 2478  out of   2400   103% (*) 
    Number used as Logic:              2478  out of   2400   103% (*) 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2655
   Number with an unused Flip Flop:    1294  out of   2655    48%  
   Number with an unused LUT:           177  out of   2655     6%  
   Number of fully used LUT-FF pairs:  1184  out of   2655    44%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         567
 Number of bonded IOBs:                 566  out of    132   428% (*) 

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of     12    33%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      3  out of      8    37%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1368  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 13.706ns (Maximum Frequency: 72.959MHz)
   Minimum input arrival time before clock: 4.926ns
   Maximum output required time after clock: 16.792ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.706ns (frequency: 72.959MHz)
  Total number of paths / destination ports: 1912409 / 1490
-------------------------------------------------------------------------
Delay:               13.706ns (Levels of Logic = 5)
  Source:            pipe1/ALUSrc_out_1 (FF)
  Destination:       pipe2/ALU_OUT_out_17 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: pipe1/ALUSrc_out_1 to pipe2/ALU_OUT_out_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             17   0.447   1.028  pipe1/ALUSrc_out_1 (pipe1/ALUSrc_out_1)
     LUT3:I2->O            6   0.205   0.744  mux1112 (alu_operand2_10_OBUF)
     DSP48A1:B10->P47     18   4.394   1.049  ALU/Mmult_n0021 (ALU/Mmult_n0021_P47_to_Mmult_n00211)
     DSP48A1:C30->PCOUT47    1   2.689   0.000  ALU/Mmult_n00211 (ALU/Mmult_n00211_PCOUT_to_Mmult_n00212_PCIN_47)
     DSP48A1:PCIN47->P14    1   2.264   0.580  ALU/Mmult_n00212 (ALU/n0021<31>)
     LUT6:I5->O            2   0.205   0.000  ALU/Mmux_out7252 (alu_result_31_OBUF)
     FDR:D                     0.102          pipe2/ALU_OUT_out_31
    ----------------------------------------
    Total                     13.706ns (10.306ns logic, 3.400ns route)
                                       (75.2% logic, 24.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1372 / 1372
-------------------------------------------------------------------------
Offset:              4.926ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       DM/Mram_memory1 (RAM)
  Destination Clock: clk rising

  Data Path: rst to DM/Mram_memory1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1365   1.222   2.399  rst_IBUF (rst_IBUF)
     LUT2:I0->O            8   0.203   0.802  DM/Mmux_BUS_000111 (DM/BUS_0001)
     RAMB16BWER:WEA2           0.300          DM/Mram_memory1
    ----------------------------------------
    Total                      4.926ns (1.725ns logic, 3.201ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1827309 / 562
-------------------------------------------------------------------------
Offset:              16.792ns (Levels of Logic = 6)
  Source:            pipe1/ALUSrc_out_1 (FF)
  Destination:       alu_result<31> (PAD)
  Source Clock:      clk rising

  Data Path: pipe1/ALUSrc_out_1 to alu_result<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             17   0.447   1.028  pipe1/ALUSrc_out_1 (pipe1/ALUSrc_out_1)
     LUT3:I2->O            6   0.205   0.744  mux1112 (alu_operand2_10_OBUF)
     DSP48A1:B10->P47     18   4.394   1.049  ALU/Mmult_n0021 (ALU/Mmult_n0021_P47_to_Mmult_n00211)
     DSP48A1:C30->PCOUT47    1   2.689   0.000  ALU/Mmult_n00211 (ALU/Mmult_n00211_PCOUT_to_Mmult_n00212_PCIN_47)
     DSP48A1:PCIN47->P14    1   2.264   0.580  ALU/Mmult_n00212 (ALU/n0021<31>)
     LUT6:I5->O            2   0.205   0.616  ALU/Mmux_out7252 (alu_result_31_OBUF)
     OBUF:I->O                 2.571          alu_result_31_OBUF (alu_result<31>)
    ----------------------------------------
    Total                     16.792ns (12.775ns logic, 4.017ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.706|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.19 secs
 
--> 

Total memory usage is 272208 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :    7 (   0 filtered)

