F:/Verilog_file/homework2/HW2_2P/fa.sv {1 {vlog -work work -vopt -sv -stats=none F:/Verilog_file/homework2/HW2_2P/fa.sv
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
-- Compiling module full_adder

Top level modules:
	full_adder

} {} {}} F:/Verilog_file/homework2/HW2_2P/ha.sv {1 {vlog -work work -vopt -sv -stats=none F:/Verilog_file/homework2/HW2_2P/ha.sv
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
-- Compiling module half_adder

Top level modules:
	half_adder

} {} {}}
