Release 14.7 ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: C:\FPGA\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/implementation/system.ngc"
...
Loading design module
"D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/implementation/system_push_bu
ttons_5bits_wrapper.ngc"...
Loading design module
"D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/implementation/system_etherne
t_lite_wrapper.ngc"...
Loading design module
"D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/implementation/system_rs232_u
art_1_wrapper.ngc"...
Loading design module
"D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/implementation/system_proc_sy
s_reset_0_wrapper.ngc"...
Loading design module
"D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/implementation/system_clock_g
enerator_0_wrapper.ngc"...
Loading design module
"D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/implementation/system_microbl
aze_0_ilmb_wrapper.ngc"...
Loading design module
"D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/implementation/system_microbl
aze_0_dlmb_wrapper.ngc"...
Loading design module
"D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/implementation/system_axi4lit
e_0_wrapper.ngc"...
Loading design module
"D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/implementation/system_axi4_0_
wrapper.ngc"...
Loading design module
"D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/implementation/system_microbl
aze_0_wrapper.ngc"...
Loading design module
"D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/implementation/system_ddr3_sd
ram_wrapper.ngc"...
Loading design module
"D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/implementation/system_microbl
aze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/implementation/system_microbl
aze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/implementation/system_debug_m
odule_wrapper.ngc"...
Loading design module
"D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/implementation/system_leds_po
sitions_wrapper.ngc"...
Loading design module
"D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/implementation/system_leds_8b
its_wrapper.ngc"...
Loading design module
"D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/implementation/system_microbl
aze_0_bram_block_wrapper.ngc"...
Applying constraints in
"D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/implementation/system_etherne
t_lite_wrapper.ncf" to module "Ethernet_Lite"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/implementation/system_ethe
   rnet_lite_wrapper.ncf(4)], is specified without a duration.  This will result
   in a lack of hold time checks in timing reports.  If hold time checks are
   desired a duration value should be specified following the 'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/implementation/system_microbl
aze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/implementation/system_microbl
aze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/implementation/system_axi4lit
e_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/implementation/system_axi4_0_
wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/implementation/system_microbl
aze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/implementation/system_ddr3_sd
ram_wrapper.ncf" to module "DDR3_SDRAM"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:889 - Pad net 'DDR3_SDRAM/ddr_parity' is not connected to an
   external port in this design.  A new port 'ddr_parity' has been added and is
   connected to this signal.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/mi_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_arese
   tn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/mi_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_arese
   tn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnec
   t_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/int
   erconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clk_400_0000MHzMMCM0_nobuf_varphase = PERIOD
   "clk_400_0000MHzMMCM0_nobuf_varphase" TS_sys_clk_pin * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_Lite/PHY_rx_clk;>, is specified without a duration.  This
   will result in a lack of hold time checks in timing reports.  If hold time
   checks are desired a duration value should be specified following the 'VALID'
   keyword.

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N13' has no driver
WARNING:NgdBuild:452 - logical net 'N14' has no driver
WARNING:NgdBuild:452 - logical net 'N15' has no driver
WARNING:NgdBuild:452 - logical net 'N16' has no driver
WARNING:NgdBuild:452 - logical net 'N17' has no driver
WARNING:NgdBuild:452 - logical net 'N18' has no driver
WARNING:NgdBuild:452 - logical net 'N19' has no driver
WARNING:NgdBuild:452 - logical net 'N20' has no driver
WARNING:NgdBuild:452 - logical net 'N21' has no driver
WARNING:NgdBuild:452 - logical net 'N22' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  24

Total memory usage is 348636 kilobytes

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  10 sec
Total CPU time to NGDBUILD completion:  1 min  9 sec

Writing NGDBUILD log file "system.bld"...
