<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: STM32F100 HAL Support</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">STM32F100 HAL Support<div class="ingroups"><a class="el" href="group__IO.html">HAL</a> &raquo; <a class="el" href="group__HAL.html">HAL Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for STM32F100 HAL Support:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F100__HAL.png" border="0" usemap="#group____STM32F100____HAL" alt=""/></div>
<map name="group____STM32F100____HAL" id="group____STM32F100____HAL">
<area shape="rect" href="group__HAL.html" title="Hardware Abstraction Layer." alt="" coords="5,5,97,31"/>
<area shape="rect" title=" " alt="" coords="145,5,328,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga50581c0af9cad3a47d3a72476236a810"><td class="memItemLeft" align="right" valign="top"><a id="ga50581c0af9cad3a47d3a72476236a810"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#ga50581c0af9cad3a47d3a72476236a810">STM32_ACTIVATE_PLL</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:ga50581c0af9cad3a47d3a72476236a810"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> activation flag. <br /></td></tr>
<tr class="separator:ga50581c0af9cad3a47d3a72476236a810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9889ca83d58a738f5758b4c300433f2a"><td class="memItemLeft" align="right" valign="top"><a id="ga9889ca83d58a738f5758b4c300433f2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#ga9889ca83d58a738f5758b4c300433f2a">STM32_PLLMUL</a>&#160;&#160;&#160;((<a class="el" href="group__HAL_ga0015fc8f73017358a7025ba57a265a11.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a> - 2) &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga9889ca83d58a738f5758b4c300433f2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLMUL field. <br /></td></tr>
<tr class="separator:ga9889ca83d58a738f5758b4c300433f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memItemLeft" align="right" valign="top"><a id="ga0b32be6543b6d55b0505288f268ddbe1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a>&#160;&#160;&#160;(STM32_HSECLK / 1)</td></tr>
<tr class="memdesc:ga0b32be6543b6d55b0505288f268ddbe1"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> input clock frequency. <br /></td></tr>
<tr class="separator:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memItemLeft" align="right" valign="top"><a id="ga551b4e93d2b76245c4b912ebfc54f9f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a> * <a class="el" href="group__HAL_ga0015fc8f73017358a7025ba57a265a11.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a>)</td></tr>
<tr class="memdesc:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> output clock frequency. <br /></td></tr>
<tr class="separator:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memItemLeft" align="right" valign="top"><a id="ga81594f71c9bc1c1fde4e5207e5133777"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a></td></tr>
<tr class="memdesc:ga81594f71c9bc1c1fde4e5207e5133777"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock source. <br /></td></tr>
<tr class="separator:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga918128f20df10ac68bd73605007bccf1"><td class="memItemLeft" align="right" valign="top"><a id="ga918128f20df10ac68bd73605007bccf1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a> / 1)</td></tr>
<tr class="memdesc:ga918128f20df10ac68bd73605007bccf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB frequency. <br /></td></tr>
<tr class="separator:ga918128f20df10ac68bd73605007bccf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d8b0164de9c4437da78024b0ed94cb"><td class="memItemLeft" align="right" valign="top"><a id="ga79d8b0164de9c4437da78024b0ed94cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 1)</td></tr>
<tr class="memdesc:ga79d8b0164de9c4437da78024b0ed94cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 frequency. <br /></td></tr>
<tr class="separator:ga79d8b0164de9c4437da78024b0ed94cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a19a811dd0dadfed94695a579997cec"><td class="memItemLeft" align="right" valign="top"><a id="ga2a19a811dd0dadfed94695a579997cec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 1)</td></tr>
<tr class="memdesc:ga2a19a811dd0dadfed94695a579997cec"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 frequency. <br /></td></tr>
<tr class="separator:ga2a19a811dd0dadfed94695a579997cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memItemLeft" align="right" valign="top"><a id="ga0fe3df90a74776d29cc824a0e24069b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#ga0fe3df90a74776d29cc824a0e24069b5">STM32_RTCCLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga90421650b988332462db9a08815efb6f.html#ga90421650b988332462db9a08815efb6f">STM32_LSICLK</a></td></tr>
<tr class="memdesc:ga0fe3df90a74776d29cc824a0e24069b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC clock. <br /></td></tr>
<tr class="separator:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f559490a97de4746d6963d946e1e37"><td class="memItemLeft" align="right" valign="top"><a id="ga62f559490a97de4746d6963d946e1e37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#ga62f559490a97de4746d6963d946e1e37">STM32_ADCCLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> / 2)</td></tr>
<tr class="memdesc:ga62f559490a97de4746d6963d946e1e37"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC frequency. <br /></td></tr>
<tr class="separator:ga62f559490a97de4746d6963d946e1e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d53f5e948e73dc86013349c17f742f3"><td class="memItemLeft" align="right" valign="top"><a id="ga8d53f5e948e73dc86013349c17f742f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#ga8d53f5e948e73dc86013349c17f742f3">STM32_TIMCLK1</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a> * 1)</td></tr>
<tr class="memdesc:ga8d53f5e948e73dc86013349c17f742f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timers 2, 3, 4, 5, 6, 7, 12, 13, 14 clock. <br /></td></tr>
<tr class="separator:ga8d53f5e948e73dc86013349c17f742f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacacec831f4aa8037c710ab56c7a73686"><td class="memItemLeft" align="right" valign="top"><a id="gacacec831f4aa8037c710ab56c7a73686"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#gacacec831f4aa8037c710ab56c7a73686">STM32_TIMCLK2</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> * 1)</td></tr>
<tr class="memdesc:gacacec831f4aa8037c710ab56c7a73686"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timers 1, 8, 9, 10, 11 clock. <br /></td></tr>
<tr class="separator:gacacec831f4aa8037c710ab56c7a73686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="memItemLeft" align="right" valign="top"><a id="ga59b3885d4e2a3f63cfeb9ae58b6da563"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#ga59b3885d4e2a3f63cfeb9ae58b6da563">STM32_FLASHBITS</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash settings. <br /></td></tr>
<tr class="separator:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Absolute Maximum Ratings</h2></td></tr>
<tr class="memitem:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memItemLeft" align="right" valign="top"><a id="ga39bc63c812ed1405e2c6332bad22a73e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#ga39bc63c812ed1405e2c6332bad22a73e">STM32_SYSCLK_MAX</a>&#160;&#160;&#160;24000000</td></tr>
<tr class="memdesc:ga39bc63c812ed1405e2c6332bad22a73e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum system clock frequency. <br /></td></tr>
<tr class="separator:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f81c871091f06bf48c8f114f6263858"><td class="memItemLeft" align="right" valign="top"><a id="ga7f81c871091f06bf48c8f114f6263858"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#ga7f81c871091f06bf48c8f114f6263858">STM32_HSECLK_MAX</a>&#160;&#160;&#160;24000000</td></tr>
<tr class="memdesc:ga7f81c871091f06bf48c8f114f6263858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HSE clock frequency. <br /></td></tr>
<tr class="separator:ga7f81c871091f06bf48c8f114f6263858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memItemLeft" align="right" valign="top"><a id="gaabcf6716bb0e679b2078a58356f8aba7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#gaabcf6716bb0e679b2078a58356f8aba7">STM32_HSECLK_MIN</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:gaabcf6716bb0e679b2078a58356f8aba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum HSE clock frequency. <br /></td></tr>
<tr class="separator:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a027752339c87b502e7638a7493f67"><td class="memItemLeft" align="right" valign="top"><a id="ga90a027752339c87b502e7638a7493f67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#ga90a027752339c87b502e7638a7493f67">STM32_LSECLK_MAX</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:ga90a027752339c87b502e7638a7493f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum LSE clock frequency. <br /></td></tr>
<tr class="separator:ga90a027752339c87b502e7638a7493f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memItemLeft" align="right" valign="top"><a id="gabeb1177abf2f0276e02501c1bef3d14c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#gabeb1177abf2f0276e02501c1bef3d14c">STM32_LSECLK_MIN</a>&#160;&#160;&#160;32768</td></tr>
<tr class="memdesc:gabeb1177abf2f0276e02501c1bef3d14c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum LSE clock frequency. <br /></td></tr>
<tr class="separator:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="memItemLeft" align="right" valign="top"><a id="ga47dbb0ce2f64ec0c7f5d3558a05c7d42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#ga47dbb0ce2f64ec0c7f5d3558a05c7d42">STM32_PLLIN_MAX</a>&#160;&#160;&#160;24000000</td></tr>
<tr class="memdesc:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLLs input clock frequency. <br /></td></tr>
<tr class="separator:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4556809a4709cae1ea664f6ab024a8b8"><td class="memItemLeft" align="right" valign="top"><a id="ga4556809a4709cae1ea664f6ab024a8b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#ga4556809a4709cae1ea664f6ab024a8b8">STM32_PLLIN_MIN</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:ga4556809a4709cae1ea664f6ab024a8b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLLs input clock frequency. <br /></td></tr>
<tr class="separator:ga4556809a4709cae1ea664f6ab024a8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d72768a9926c488eae311ec9df13b9"><td class="memItemLeft" align="right" valign="top"><a id="ga79d72768a9926c488eae311ec9df13b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#ga79d72768a9926c488eae311ec9df13b9">STM32_PLLOUT_MAX</a>&#160;&#160;&#160;24000000</td></tr>
<tr class="memdesc:ga79d72768a9926c488eae311ec9df13b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum <a class="el" href="structPLL.html">PLL</a> output clock frequency. <br /></td></tr>
<tr class="separator:ga79d72768a9926c488eae311ec9df13b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3573921a349a7bd2fe4255873cd5e6"><td class="memItemLeft" align="right" valign="top"><a id="gaca3573921a349a7bd2fe4255873cd5e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#gaca3573921a349a7bd2fe4255873cd5e6">STM32_PLLOUT_MIN</a>&#160;&#160;&#160;16000000</td></tr>
<tr class="memdesc:gaca3573921a349a7bd2fe4255873cd5e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum <a class="el" href="structPLL.html">PLL</a> output clock frequency. <br /></td></tr>
<tr class="separator:gaca3573921a349a7bd2fe4255873cd5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memItemLeft" align="right" valign="top"><a id="gae4828e5c08bf22ef117bc69d76b20cf4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#gae4828e5c08bf22ef117bc69d76b20cf4">STM32_PCLK1_MAX</a>&#160;&#160;&#160;24000000</td></tr>
<tr class="memdesc:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB1 clock frequency. <br /></td></tr>
<tr class="separator:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memItemLeft" align="right" valign="top"><a id="gabb4f27c65fb8a5b3271f89adb6ee95bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#gabb4f27c65fb8a5b3271f89adb6ee95bf">STM32_PCLK2_MAX</a>&#160;&#160;&#160;24000000</td></tr>
<tr class="memdesc:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB2 clock frequency. <br /></td></tr>
<tr class="separator:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65bc862d854e0ebe1b8dc0426fa37351"><td class="memItemLeft" align="right" valign="top"><a id="ga65bc862d854e0ebe1b8dc0426fa37351"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#ga65bc862d854e0ebe1b8dc0426fa37351">STM32_ADCCLK_MAX</a>&#160;&#160;&#160;12000000</td></tr>
<tr class="memdesc:ga65bc862d854e0ebe1b8dc0426fa37351"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum ADC clock frequency. <br /></td></tr>
<tr class="separator:ga65bc862d854e0ebe1b8dc0426fa37351"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_CFGR register bits definitions</h2></td></tr>
<tr class="memitem:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga6a49bf4388f3acf15661252b3bb7547b.html#ga6a49bf4388f3acf15661252b3bb7547b">STM32_SW_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 0)</td></tr>
<tr class="separator:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gab5b581bd1ff4fd48fc8c5f093ca776ca.html#gab5b581bd1ff4fd48fc8c5f093ca776ca">STM32_SW_HSE</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga8bc74f08245bf796555d33a86afd9fc4.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a>&#160;&#160;&#160;(2 &lt;&lt; 0)</td></tr>
<tr class="separator:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gabf2bcd341b2140b7a82ff24b92f6af68.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 4)</td></tr>
<tr class="separator:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga6dfcd5149eb88f1681b4defc77f4d8b2.html#ga6dfcd5149eb88f1681b4defc77f4d8b2">STM32_HPRE_DIV2</a>&#160;&#160;&#160;(8 &lt;&lt; 4)</td></tr>
<tr class="separator:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gaeb5f7cce4d1b6646f7e48d2784aade1c.html#gaeb5f7cce4d1b6646f7e48d2784aade1c">STM32_HPRE_DIV4</a>&#160;&#160;&#160;(9 &lt;&lt; 4)</td></tr>
<tr class="separator:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6b23363a848239b048cde5b565e2d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gaaa6b23363a848239b048cde5b565e2d5.html#gaaa6b23363a848239b048cde5b565e2d5">STM32_HPRE_DIV8</a>&#160;&#160;&#160;(10 &lt;&lt; 4)</td></tr>
<tr class="separator:gaaa6b23363a848239b048cde5b565e2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6772439c76981e1c1d23bf97ec3910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gaab6772439c76981e1c1d23bf97ec3910.html#gaab6772439c76981e1c1d23bf97ec3910">STM32_HPRE_DIV16</a>&#160;&#160;&#160;(11 &lt;&lt; 4)</td></tr>
<tr class="separator:gaab6772439c76981e1c1d23bf97ec3910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga152f3c2eabcc96019194c85bb2f7f2af.html#ga152f3c2eabcc96019194c85bb2f7f2af">STM32_HPRE_DIV64</a>&#160;&#160;&#160;(12 &lt;&lt; 4)</td></tr>
<tr class="separator:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea1e82317d266fa344d6787f485e991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga6ea1e82317d266fa344d6787f485e991.html#ga6ea1e82317d266fa344d6787f485e991">STM32_HPRE_DIV128</a>&#160;&#160;&#160;(13 &lt;&lt; 4)</td></tr>
<tr class="separator:ga6ea1e82317d266fa344d6787f485e991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga7099ae3ddeb74537f4a34f1e36730dbe.html#ga7099ae3ddeb74537f4a34f1e36730dbe">STM32_HPRE_DIV256</a>&#160;&#160;&#160;(14 &lt;&lt; 4)</td></tr>
<tr class="separator:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gaac6d223ccd51614bd3c8f354b16e4671.html#gaac6d223ccd51614bd3c8f354b16e4671">STM32_HPRE_DIV512</a>&#160;&#160;&#160;(15 &lt;&lt; 4)</td></tr>
<tr class="separator:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9ece8fc206039d5723f8016adb789d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga3c9ece8fc206039d5723f8016adb789d.html#ga3c9ece8fc206039d5723f8016adb789d">STM32_PPRE1_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:ga3c9ece8fc206039d5723f8016adb789d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae205bae3cec6b45723d687bc2b7a4e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gae205bae3cec6b45723d687bc2b7a4e38.html#gae205bae3cec6b45723d687bc2b7a4e38">STM32_PPRE1_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 8)</td></tr>
<tr class="separator:gae205bae3cec6b45723d687bc2b7a4e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b34bc52ebebd209fffb01002b2bc98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga18b34bc52ebebd209fffb01002b2bc98.html#ga18b34bc52ebebd209fffb01002b2bc98">STM32_PPRE1_DIV4</a>&#160;&#160;&#160;(5 &lt;&lt; 8)</td></tr>
<tr class="separator:ga18b34bc52ebebd209fffb01002b2bc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b100956dae0246dd9faa0a54010b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gab7b100956dae0246dd9faa0a54010b17.html#gab7b100956dae0246dd9faa0a54010b17">STM32_PPRE1_DIV8</a>&#160;&#160;&#160;(6 &lt;&lt; 8)</td></tr>
<tr class="separator:gab7b100956dae0246dd9faa0a54010b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750b0ba24dbebb1fac1a3b2330666350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga750b0ba24dbebb1fac1a3b2330666350.html#ga750b0ba24dbebb1fac1a3b2330666350">STM32_PPRE1_DIV16</a>&#160;&#160;&#160;(7 &lt;&lt; 8)</td></tr>
<tr class="separator:ga750b0ba24dbebb1fac1a3b2330666350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9883bc736b03534d09789f13a6026c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga9883bc736b03534d09789f13a6026c31.html#ga9883bc736b03534d09789f13a6026c31">STM32_PPRE2_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 11)</td></tr>
<tr class="separator:ga9883bc736b03534d09789f13a6026c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e0199e60c0551b8fae6b8eb49d6364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga55e0199e60c0551b8fae6b8eb49d6364.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 11)</td></tr>
<tr class="separator:ga55e0199e60c0551b8fae6b8eb49d6364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85c01042fcee21da997473f4f42ba78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gaa85c01042fcee21da997473f4f42ba78.html#gaa85c01042fcee21da997473f4f42ba78">STM32_PPRE2_DIV4</a>&#160;&#160;&#160;(5 &lt;&lt; 11)</td></tr>
<tr class="separator:gaa85c01042fcee21da997473f4f42ba78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db040c759cc09cee6261301a952d862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga0db040c759cc09cee6261301a952d862.html#ga0db040c759cc09cee6261301a952d862">STM32_PPRE2_DIV8</a>&#160;&#160;&#160;(6 &lt;&lt; 11)</td></tr>
<tr class="separator:ga0db040c759cc09cee6261301a952d862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf986782e091335aeaf0235635d20353d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gaf986782e091335aeaf0235635d20353d.html#gaf986782e091335aeaf0235635d20353d">STM32_PPRE2_DIV16</a>&#160;&#160;&#160;(7 &lt;&lt; 11)</td></tr>
<tr class="separator:gaf986782e091335aeaf0235635d20353d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf6c315cac4eed84eefb906f11909d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gaedf6c315cac4eed84eefb906f11909d5.html#gaedf6c315cac4eed84eefb906f11909d5">STM32_ADCPRE_DIV2</a>&#160;&#160;&#160;(0 &lt;&lt; 14)</td></tr>
<tr class="separator:gaedf6c315cac4eed84eefb906f11909d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85f817c97ee65cef48408aae15a4275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gac85f817c97ee65cef48408aae15a4275.html#gac85f817c97ee65cef48408aae15a4275">STM32_ADCPRE_DIV4</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:gac85f817c97ee65cef48408aae15a4275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad628210302793a5ffdd7a92515c2d3a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gad628210302793a5ffdd7a92515c2d3a1.html#gad628210302793a5ffdd7a92515c2d3a1">STM32_ADCPRE_DIV6</a>&#160;&#160;&#160;(2 &lt;&lt; 14)</td></tr>
<tr class="separator:gad628210302793a5ffdd7a92515c2d3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc4296ec001b1f54da48a503c68af27a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gacc4296ec001b1f54da48a503c68af27a.html#gacc4296ec001b1f54da48a503c68af27a">STM32_ADCPRE_DIV8</a>&#160;&#160;&#160;(3 &lt;&lt; 14)</td></tr>
<tr class="separator:gacc4296ec001b1f54da48a503c68af27a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gac8438d5c9b3c6bfd0346e1026b8055fc.html#gac8438d5c9b3c6bfd0346e1026b8055fc">STM32_PLLSRC_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 16)</td></tr>
<tr class="separator:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64328eed4cc2c355aab176e0beb31b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga64328eed4cc2c355aab176e0beb31b63.html#ga64328eed4cc2c355aab176e0beb31b63">STM32_PLLSRC_HSE</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga64328eed4cc2c355aab176e0beb31b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70455e18b40c7dc6fd0a2a2dc32df2b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga70455e18b40c7dc6fd0a2a2dc32df2b2.html#ga70455e18b40c7dc6fd0a2a2dc32df2b2">STM32_PLLXTPRE_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 17)</td></tr>
<tr class="separator:ga70455e18b40c7dc6fd0a2a2dc32df2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e7e686a70079862ff8e7e14d9d85124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga1e7e686a70079862ff8e7e14d9d85124.html#ga1e7e686a70079862ff8e7e14d9d85124">STM32_PLLXTPRE_DIV2</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga1e7e686a70079862ff8e7e14d9d85124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4186f9dd06719734d79ffe0f153b7650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga4186f9dd06719734d79ffe0f153b7650.html#ga4186f9dd06719734d79ffe0f153b7650">STM32_MCOSEL_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 24)</td></tr>
<tr class="separator:ga4186f9dd06719734d79ffe0f153b7650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71174f23b983106024aff472715ca05a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga71174f23b983106024aff472715ca05a.html#ga71174f23b983106024aff472715ca05a">STM32_MCOSEL_SYSCLK</a>&#160;&#160;&#160;(4 &lt;&lt; 24)</td></tr>
<tr class="separator:ga71174f23b983106024aff472715ca05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43bbd417ae1c7f675695ef58354efd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga43bbd417ae1c7f675695ef58354efd42.html#ga43bbd417ae1c7f675695ef58354efd42">STM32_MCOSEL_HSI</a>&#160;&#160;&#160;(5 &lt;&lt; 24)</td></tr>
<tr class="separator:ga43bbd417ae1c7f675695ef58354efd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7795741bb26f4cae45b88420a7be9d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga7795741bb26f4cae45b88420a7be9d74.html#ga7795741bb26f4cae45b88420a7be9d74">STM32_MCOSEL_HSE</a>&#160;&#160;&#160;(6 &lt;&lt; 24)</td></tr>
<tr class="separator:ga7795741bb26f4cae45b88420a7be9d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748f9b5a526eba086275563808846abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga748f9b5a526eba086275563808846abc.html#ga748f9b5a526eba086275563808846abc">STM32_MCOSEL_PLLDIV2</a>&#160;&#160;&#160;(7 &lt;&lt; 24)</td></tr>
<tr class="separator:ga748f9b5a526eba086275563808846abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_BDCR register bits definitions</h2></td></tr>
<tr class="memitem:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gafd2e1233f00f5b0b087ae661e7bc60c0.html#gafd2e1233f00f5b0b087ae661e7bc60c0">STM32_RTCSEL_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga5ab9353b28c9eb66d0713d0d29170550.html#ga5ab9353b28c9eb66d0713d0d29170550">STM32_RTCSEL_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacebd50151baf59de1d9185874b85b709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gacebd50151baf59de1d9185874b85b709.html#gacebd50151baf59de1d9185874b85b709">STM32_RTCSEL_LSE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gacebd50151baf59de1d9185874b85b709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5132550f1ca29b308396261787a3700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gac5132550f1ca29b308396261787a3700.html#gac5132550f1ca29b308396261787a3700">STM32_RTCSEL_LSI</a>&#160;&#160;&#160;(2 &lt;&lt; 8)</td></tr>
<tr class="separator:gac5132550f1ca29b308396261787a3700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gab364b1de8f49e6c04ae8b7a90360c7e2.html#gab364b1de8f49e6c04ae8b7a90360c7e2">STM32_RTCSEL_HSEDIV</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
IRQ VECTOR names</h2></td></tr>
<tr class="memitem:gad4c8a013e3354da6d132cdb91a481c3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gad4c8a013e3354da6d132cdb91a481c3c.html#gad4c8a013e3354da6d132cdb91a481c3c">WWDG_IRQHandler</a>&#160;&#160;&#160;Vector40</td></tr>
<tr class="separator:gad4c8a013e3354da6d132cdb91a481c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045476dfaec8c84f5e16b06b937c0c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga045476dfaec8c84f5e16b06b937c0c18.html#ga045476dfaec8c84f5e16b06b937c0c18">PVD_IRQHandler</a>&#160;&#160;&#160;Vector44</td></tr>
<tr class="separator:ga045476dfaec8c84f5e16b06b937c0c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3668bf2c1d66bea024e3ff1cc7f9952c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga3668bf2c1d66bea024e3ff1cc7f9952c.html#ga3668bf2c1d66bea024e3ff1cc7f9952c">TAMPER_IRQHandler</a>&#160;&#160;&#160;Vector48</td></tr>
<tr class="separator:ga3668bf2c1d66bea024e3ff1cc7f9952c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeadad366a84e3b496a18ef919a28342b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gaeadad366a84e3b496a18ef919a28342b.html#gaeadad366a84e3b496a18ef919a28342b">RTC_IRQHandler</a>&#160;&#160;&#160;Vector4C</td></tr>
<tr class="separator:gaeadad366a84e3b496a18ef919a28342b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cca2eaebb146655fb72e09adee7839d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga3cca2eaebb146655fb72e09adee7839d.html#ga3cca2eaebb146655fb72e09adee7839d">FLASH_IRQHandler</a>&#160;&#160;&#160;Vector50</td></tr>
<tr class="separator:ga3cca2eaebb146655fb72e09adee7839d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6d083fa78461da86a717b28973e009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga5a6d083fa78461da86a717b28973e009.html#ga5a6d083fa78461da86a717b28973e009">RCC_IRQHandler</a>&#160;&#160;&#160;Vector54</td></tr>
<tr class="separator:ga5a6d083fa78461da86a717b28973e009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac468127e2887086eeafd0fc5044c8c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gac468127e2887086eeafd0fc5044c8c1f.html#gac468127e2887086eeafd0fc5044c8c1f">EXTI0_IRQHandler</a>&#160;&#160;&#160;Vector58</td></tr>
<tr class="separator:gac468127e2887086eeafd0fc5044c8c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0580c4052329cca57bede85ffff29de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga0580c4052329cca57bede85ffff29de5.html#ga0580c4052329cca57bede85ffff29de5">EXTI1_IRQHandler</a>&#160;&#160;&#160;Vector5C</td></tr>
<tr class="separator:ga0580c4052329cca57bede85ffff29de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae39f987c5ace4c480d23ea000ed53f6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gae39f987c5ace4c480d23ea000ed53f6e.html#gae39f987c5ace4c480d23ea000ed53f6e">EXTI2_IRQHandler</a>&#160;&#160;&#160;Vector60</td></tr>
<tr class="separator:gae39f987c5ace4c480d23ea000ed53f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6227b0b9333e766db47c3e86d57b8a4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga6227b0b9333e766db47c3e86d57b8a4f.html#ga6227b0b9333e766db47c3e86d57b8a4f">EXTI3_IRQHandler</a>&#160;&#160;&#160;Vector64</td></tr>
<tr class="separator:ga6227b0b9333e766db47c3e86d57b8a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7dcb33a5cf9254fd25f8619c6c92ab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gab7dcb33a5cf9254fd25f8619c6c92ab8.html#gab7dcb33a5cf9254fd25f8619c6c92ab8">EXTI4_IRQHandler</a>&#160;&#160;&#160;Vector68</td></tr>
<tr class="separator:gab7dcb33a5cf9254fd25f8619c6c92ab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7debe9fc2548ab6640825967110101"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga3f7debe9fc2548ab6640825967110101.html#ga3f7debe9fc2548ab6640825967110101">DMA1_Ch1_IRQHandler</a>&#160;&#160;&#160;Vector6C</td></tr>
<tr class="separator:ga3f7debe9fc2548ab6640825967110101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37d95c99d84753e4efe4909bbaae4fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga37d95c99d84753e4efe4909bbaae4fa1.html#ga37d95c99d84753e4efe4909bbaae4fa1">DMA1_Ch2_IRQHandler</a>&#160;&#160;&#160;Vector70</td></tr>
<tr class="separator:ga37d95c99d84753e4efe4909bbaae4fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3a67d36319fc3c153999ebbb0e0cd49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gaa3a67d36319fc3c153999ebbb0e0cd49.html#gaa3a67d36319fc3c153999ebbb0e0cd49">DMA1_Ch3_IRQHandler</a>&#160;&#160;&#160;Vector74</td></tr>
<tr class="separator:gaa3a67d36319fc3c153999ebbb0e0cd49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76bb91040587d17a396ccb31395aa0e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga76bb91040587d17a396ccb31395aa0e5.html#ga76bb91040587d17a396ccb31395aa0e5">DMA1_Ch4_IRQHandler</a>&#160;&#160;&#160;Vector78</td></tr>
<tr class="separator:ga76bb91040587d17a396ccb31395aa0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe5dfd4aed18b04f864d5fbed32f438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gadbe5dfd4aed18b04f864d5fbed32f438.html#gadbe5dfd4aed18b04f864d5fbed32f438">DMA1_Ch5_IRQHandler</a>&#160;&#160;&#160;Vector7C</td></tr>
<tr class="separator:gadbe5dfd4aed18b04f864d5fbed32f438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b427886b2c2d2c7ce3be9537c1f6a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga39b427886b2c2d2c7ce3be9537c1f6a2.html#ga39b427886b2c2d2c7ce3be9537c1f6a2">DMA1_Ch6_IRQHandler</a>&#160;&#160;&#160;Vector80</td></tr>
<tr class="separator:ga39b427886b2c2d2c7ce3be9537c1f6a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecfa962ef95ba5a06ad60ac57e8a54ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gaecfa962ef95ba5a06ad60ac57e8a54ec.html#gaecfa962ef95ba5a06ad60ac57e8a54ec">DMA1_Ch7_IRQHandler</a>&#160;&#160;&#160;Vector84</td></tr>
<tr class="separator:gaecfa962ef95ba5a06ad60ac57e8a54ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7315be5ac997b8f347fe1e22f58adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gabc7315be5ac997b8f347fe1e22f58adf.html#gabc7315be5ac997b8f347fe1e22f58adf">ADC1_2_IRQHandler</a>&#160;&#160;&#160;Vector88</td></tr>
<tr class="separator:gabc7315be5ac997b8f347fe1e22f58adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2efac0867c3c975ea4ea586013b10ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gab2efac0867c3c975ea4ea586013b10ce.html#gab2efac0867c3c975ea4ea586013b10ce">EXTI9_5_IRQHandler</a>&#160;&#160;&#160;Vector9C</td></tr>
<tr class="separator:gab2efac0867c3c975ea4ea586013b10ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f33687cec484ac054656b3a9daca2c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga2f33687cec484ac054656b3a9daca2c1.html#ga2f33687cec484ac054656b3a9daca2c1">TIM1_BRK_IRQHandler</a>&#160;&#160;&#160;VectorA0</td></tr>
<tr class="separator:ga2f33687cec484ac054656b3a9daca2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga578b4afc3dd6695f66e1b7a116c33d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga578b4afc3dd6695f66e1b7a116c33d41.html#ga578b4afc3dd6695f66e1b7a116c33d41">TIM1_UP_IRQHandler</a>&#160;&#160;&#160;VectorA4</td></tr>
<tr class="separator:ga578b4afc3dd6695f66e1b7a116c33d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga029af7575a43b2c3c6b50c62571ed21c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga029af7575a43b2c3c6b50c62571ed21c.html#ga029af7575a43b2c3c6b50c62571ed21c">TIM1_TRG_COM_IRQHandler</a>&#160;&#160;&#160;VectorA8</td></tr>
<tr class="separator:ga029af7575a43b2c3c6b50c62571ed21c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f167d3dabac4824347885babe86926f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga3f167d3dabac4824347885babe86926f.html#ga3f167d3dabac4824347885babe86926f">TIM1_CC_IRQHandler</a>&#160;&#160;&#160;VectorAC</td></tr>
<tr class="separator:ga3f167d3dabac4824347885babe86926f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga499bdce3f1172d391e9565e9f9d07a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga499bdce3f1172d391e9565e9f9d07a76.html#ga499bdce3f1172d391e9565e9f9d07a76">TIM2_IRQHandler</a>&#160;&#160;&#160;VectorB0</td></tr>
<tr class="separator:ga499bdce3f1172d391e9565e9f9d07a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e5c20e41d6d555efd718fc29037cc26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga8e5c20e41d6d555efd718fc29037cc26.html#ga8e5c20e41d6d555efd718fc29037cc26">TIM3_IRQHandler</a>&#160;&#160;&#160;VectorB4</td></tr>
<tr class="separator:ga8e5c20e41d6d555efd718fc29037cc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga582fbd8d35d9280347b55cd12f65c213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga582fbd8d35d9280347b55cd12f65c213.html#ga582fbd8d35d9280347b55cd12f65c213">TIM4_IRQHandler</a>&#160;&#160;&#160;VectorB8</td></tr>
<tr class="separator:ga582fbd8d35d9280347b55cd12f65c213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83e61d3d4eb31c12a4369f6b1d9fa742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga83e61d3d4eb31c12a4369f6b1d9fa742.html#ga83e61d3d4eb31c12a4369f6b1d9fa742">I2C1_EV_IRQHandler</a>&#160;&#160;&#160;VectorBC</td></tr>
<tr class="separator:ga83e61d3d4eb31c12a4369f6b1d9fa742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8e382b9ce2bb267c7414c7185637654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gad8e382b9ce2bb267c7414c7185637654.html#gad8e382b9ce2bb267c7414c7185637654">I2C1_ER_IRQHandler</a>&#160;&#160;&#160;VectorC0</td></tr>
<tr class="separator:gad8e382b9ce2bb267c7414c7185637654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b8dacb7ac76cfc954fd0db2d5e53025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga0b8dacb7ac76cfc954fd0db2d5e53025.html#ga0b8dacb7ac76cfc954fd0db2d5e53025">I2C2_EV_IRQHandler</a>&#160;&#160;&#160;VectorC4</td></tr>
<tr class="separator:ga0b8dacb7ac76cfc954fd0db2d5e53025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a98d05b127fa293a1210397bda82007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga1a98d05b127fa293a1210397bda82007.html#ga1a98d05b127fa293a1210397bda82007">I2C2_ER_IRQHandler</a>&#160;&#160;&#160;VectorC8</td></tr>
<tr class="separator:ga1a98d05b127fa293a1210397bda82007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc38983c3ec1357840b21472ff1a2147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gadc38983c3ec1357840b21472ff1a2147.html#gadc38983c3ec1357840b21472ff1a2147">SPI1_IRQHandler</a>&#160;&#160;&#160;VectorCC</td></tr>
<tr class="separator:gadc38983c3ec1357840b21472ff1a2147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaace6fa425ba2038de9ce01755070057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gaaace6fa425ba2038de9ce01755070057.html#gaaace6fa425ba2038de9ce01755070057">SPI2_IRQHandler</a>&#160;&#160;&#160;VectorD0</td></tr>
<tr class="separator:gaaace6fa425ba2038de9ce01755070057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23182c2feafd217668e6b37c126512a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga23182c2feafd217668e6b37c126512a1.html#ga23182c2feafd217668e6b37c126512a1">USART1_IRQHandler</a>&#160;&#160;&#160;VectorD4</td></tr>
<tr class="separator:ga23182c2feafd217668e6b37c126512a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga484cf268e20400bfa2cf159fd86b98be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga484cf268e20400bfa2cf159fd86b98be.html#ga484cf268e20400bfa2cf159fd86b98be">USART2_IRQHandler</a>&#160;&#160;&#160;VectorD8</td></tr>
<tr class="separator:ga484cf268e20400bfa2cf159fd86b98be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a246e61ab1022b289c251e48f7094aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga8a246e61ab1022b289c251e48f7094aa.html#ga8a246e61ab1022b289c251e48f7094aa">USART3_IRQHandler</a>&#160;&#160;&#160;VectorDC</td></tr>
<tr class="separator:ga8a246e61ab1022b289c251e48f7094aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d705608b3377724d368a6ce381c735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga94d705608b3377724d368a6ce381c735.html#ga94d705608b3377724d368a6ce381c735">EXTI15_10_IRQHandler</a>&#160;&#160;&#160;VectorE0</td></tr>
<tr class="separator:ga94d705608b3377724d368a6ce381c735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9cb393b4527feb7fda840d9584d5edf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gac9cb393b4527feb7fda840d9584d5edf.html#gac9cb393b4527feb7fda840d9584d5edf">RTC_Alarm_IRQHandler</a>&#160;&#160;&#160;VectorE4</td></tr>
<tr class="separator:gac9cb393b4527feb7fda840d9584d5edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac468e8a06613c37d2b6f05fe21c2777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gaac468e8a06613c37d2b6f05fe21c2777.html#gaac468e8a06613c37d2b6f05fe21c2777">CEC_IRQHandler</a>&#160;&#160;&#160;VectorE8</td></tr>
<tr class="separator:gaac468e8a06613c37d2b6f05fe21c2777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba2c15ebb4734e538d751353254151ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gaba2c15ebb4734e538d751353254151ad.html#gaba2c15ebb4734e538d751353254151ad">TIM12_IRQHandler</a>&#160;&#160;&#160;VectorEC</td></tr>
<tr class="separator:gaba2c15ebb4734e538d751353254151ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dc2993b311635d8cc76ab6ba98851b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga5dc2993b311635d8cc76ab6ba98851b0.html#ga5dc2993b311635d8cc76ab6ba98851b0">TIM13_IRQHandler</a>&#160;&#160;&#160;VectorF0</td></tr>
<tr class="separator:ga5dc2993b311635d8cc76ab6ba98851b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f8620b9c1093518518a9955c4d3e6b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga1f8620b9c1093518518a9955c4d3e6b0.html#ga1f8620b9c1093518518a9955c4d3e6b0">TIM14_IRQHandler</a>&#160;&#160;&#160;VectorF4</td></tr>
<tr class="separator:ga1f8620b9c1093518518a9955c4d3e6b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Configuration options</h2></td></tr>
<tr class="memitem:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga29204b81c265dd6e124fbcf12a2c8d6f.html#ga29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga8bc74f08245bf796555d33a86afd9fc4.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a></td></tr>
<tr class="memdesc:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main clock source selection.  <a href="group__STM32F100__HAL_ga29204b81c265dd6e124fbcf12a2c8d6f.html#ga29204b81c265dd6e124fbcf12a2c8d6f">More...</a><br /></td></tr>
<tr class="separator:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811cfbd049f0ab00976def9593849d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga811cfbd049f0ab00976def9593849d32.html#ga811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga64328eed4cc2c355aab176e0beb31b63.html#ga64328eed4cc2c355aab176e0beb31b63">STM32_PLLSRC_HSE</a></td></tr>
<tr class="memdesc:ga811cfbd049f0ab00976def9593849d32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock source for the <a class="el" href="structPLL.html">PLL</a>.  <a href="group__STM32F100__HAL_ga811cfbd049f0ab00976def9593849d32.html#ga811cfbd049f0ab00976def9593849d32">More...</a><br /></td></tr>
<tr class="separator:ga811cfbd049f0ab00976def9593849d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7443fb89c1569f264a218209fbe8ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_gad7443fb89c1569f264a218209fbe8ddd.html#gad7443fb89c1569f264a218209fbe8ddd">STM32_PLLXTPRE</a>&#160;&#160;&#160;<a class="el" href="group__STM32F103__HAL_ga70455e18b40c7dc6fd0a2a2dc32df2b2.html#ga70455e18b40c7dc6fd0a2a2dc32df2b2">STM32_PLLXTPRE_DIV1</a></td></tr>
<tr class="memdesc:gad7443fb89c1569f264a218209fbe8ddd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Crystal <a class="el" href="structPLL.html">PLL</a> pre-divider.  <a href="group__STM32F100__HAL_gad7443fb89c1569f264a218209fbe8ddd.html#gad7443fb89c1569f264a218209fbe8ddd">More...</a><br /></td></tr>
<tr class="separator:gad7443fb89c1569f264a218209fbe8ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0015fc8f73017358a7025ba57a265a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga0015fc8f73017358a7025ba57a265a11.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga0015fc8f73017358a7025ba57a265a11"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> multiplier value.  <a href="group__STM32F100__HAL_ga0015fc8f73017358a7025ba57a265a11.html#ga0015fc8f73017358a7025ba57a265a11">More...</a><br /></td></tr>
<tr class="separator:ga0015fc8f73017358a7025ba57a265a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL_ga035ea0d8259c0f89306c6a7d344705f2.html#ga035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gabf2bcd341b2140b7a82ff24b92f6af68.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a></td></tr>
<tr class="memdesc:ga035ea0d8259c0f89306c6a7d344705f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB prescaler value.  <a href="group__STM32F100__HAL_ga035ea0d8259c0f89306c6a7d344705f2.html#ga035ea0d8259c0f89306c6a7d344705f2">More...</a><br /></td></tr>
<tr class="separator:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memItemLeft" align="right" valign="top"><a id="ga5f9c3734d5d06c9ccd5214af5c78c4f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#ga5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga3c9ece8fc206039d5723f8016adb789d.html#ga3c9ece8fc206039d5723f8016adb789d">STM32_PPRE1_DIV1</a></td></tr>
<tr class="memdesc:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 prescaler value. <br /></td></tr>
<tr class="separator:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3670f3886d02bb3010016bbf0db0db83"><td class="memItemLeft" align="right" valign="top"><a id="ga3670f3886d02bb3010016bbf0db0db83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#ga3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga9883bc736b03534d09789f13a6026c31.html#ga9883bc736b03534d09789f13a6026c31">STM32_PPRE2_DIV1</a></td></tr>
<tr class="memdesc:ga3670f3886d02bb3010016bbf0db0db83"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 prescaler value. <br /></td></tr>
<tr class="separator:ga3670f3886d02bb3010016bbf0db0db83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga671b452f988ee9b64e128fad72f656e6"><td class="memItemLeft" align="right" valign="top"><a id="ga671b452f988ee9b64e128fad72f656e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#ga671b452f988ee9b64e128fad72f656e6">STM32_ADCPRE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gaedf6c315cac4eed84eefb906f11909d5.html#gaedf6c315cac4eed84eefb906f11909d5">STM32_ADCPRE_DIV2</a></td></tr>
<tr class="memdesc:ga671b452f988ee9b64e128fad72f656e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC prescaler value. <br /></td></tr>
<tr class="separator:ga671b452f988ee9b64e128fad72f656e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="memItemLeft" align="right" valign="top"><a id="gab395c2abfb2e6fd501ce4529bf09a05f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#gab395c2abfb2e6fd501ce4529bf09a05f">STM32_MCOSEL</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga4186f9dd06719734d79ffe0f153b7650.html#ga4186f9dd06719734d79ffe0f153b7650">STM32_MCOSEL_NOCLOCK</a></td></tr>
<tr class="memdesc:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO pin setting. <br /></td></tr>
<tr class="separator:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945eb1f70822303bd0191ef633e5eaca"><td class="memItemLeft" align="right" valign="top"><a id="ga945eb1f70822303bd0191ef633e5eaca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html#ga945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gac5132550f1ca29b308396261787a3700.html#gac5132550f1ca29b308396261787a3700">STM32_RTCSEL_LSI</a></td></tr>
<tr class="memdesc:ga945eb1f70822303bd0191ef633e5eaca"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC clock source. <br /></td></tr>
<tr class="separator:ga945eb1f70822303bd0191ef633e5eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>HAL support for STM32 Value Line LD, MD and HD sub-families. </p>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
