/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [13:0] _02_;
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire [17:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [18:0] celloutsig_0_17z;
  wire [18:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire [14:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [15:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [15:0] celloutsig_0_34z;
  wire [20:0] celloutsig_0_38z;
  reg [33:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [11:0] celloutsig_1_16z;
  wire [15:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_6z[12] & celloutsig_1_3z[2]);
  assign celloutsig_0_2z = ~(_00_ | _01_);
  assign celloutsig_0_9z = ~(celloutsig_0_4z | celloutsig_0_7z[2]);
  assign celloutsig_0_31z = ~((celloutsig_0_20z[12] | celloutsig_0_15z[6]) & (celloutsig_0_9z | celloutsig_0_23z[14]));
  assign celloutsig_1_0z = ~((in_data[110] | in_data[121]) & (in_data[155] | in_data[148]));
  assign celloutsig_1_11z = ~((celloutsig_1_4z | celloutsig_1_0z) & (celloutsig_1_0z | in_data[162]));
  assign celloutsig_1_14z = ~((celloutsig_1_8z | celloutsig_1_7z) & (celloutsig_1_4z | celloutsig_1_9z[3]));
  assign celloutsig_0_13z = ~((celloutsig_0_7z[1] | celloutsig_0_11z[4]) & (celloutsig_0_2z | celloutsig_0_7z[0]));
  assign celloutsig_0_28z = ~((celloutsig_0_17z[10] | celloutsig_0_10z) & (celloutsig_0_23z[1] | celloutsig_0_23z[13]));
  assign celloutsig_0_23z = { celloutsig_0_17z[13:1], celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_8z } + { in_data[38:27], celloutsig_0_9z, celloutsig_0_22z };
  reg [13:0] _13_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _13_ <= 14'h0000;
    else _13_ <= { celloutsig_0_0z[4:2], celloutsig_0_0z };
  assign { _02_[13:8], _01_, _02_[6], _00_, _02_[4:0] } = _13_;
  assign celloutsig_1_9z = celloutsig_1_1z & { celloutsig_1_2z[2], celloutsig_1_5z };
  assign celloutsig_1_16z = { celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_10z } & { celloutsig_1_9z[4], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_2z };
  assign celloutsig_0_16z = { in_data[69:65], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_10z } === { celloutsig_0_14z[9:3], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_21z = { celloutsig_0_18z[17:13], celloutsig_0_4z } === celloutsig_0_12z;
  assign celloutsig_0_4z = celloutsig_0_0z[8:2] > { _02_[11:8], _01_, _02_[6], _00_ };
  assign celloutsig_1_10z = { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_8z } || { celloutsig_1_6z[11], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_13z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_1z } || { celloutsig_1_6z[10:5], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_5z = { celloutsig_0_0z[1:0], celloutsig_0_3z } || in_data[87:85];
  assign celloutsig_0_10z = { in_data[27:24], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z } || celloutsig_0_0z[9:0];
  assign celloutsig_1_5z = { celloutsig_1_3z[1:0], celloutsig_1_0z, celloutsig_1_4z } % { 1'h1, celloutsig_1_1z[2:0] };
  assign celloutsig_1_19z = { celloutsig_1_18z[14:6], celloutsig_1_4z } % { 1'h1, in_data[170:167], celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_7z = celloutsig_0_0z[6:4] % { 1'h1, in_data[63:62] };
  assign celloutsig_0_11z = celloutsig_0_0z[10:1] % { 1'h1, in_data[21:14], celloutsig_0_8z };
  assign celloutsig_0_24z = celloutsig_0_18z[6:3] % { 1'h1, in_data[65:63] };
  assign celloutsig_0_0z = in_data[27] ? in_data[25:15] : { in_data[34:28], 1'h0, in_data[26:24] };
  assign celloutsig_0_30z = _02_[9] ? celloutsig_0_11z[8:3] : celloutsig_0_20z[11:6];
  assign celloutsig_1_1z = in_data[181] ? in_data[143:139] : { in_data[123:120], celloutsig_1_0z };
  assign celloutsig_0_12z = celloutsig_0_9z ? in_data[66:61] : celloutsig_0_11z[8:3];
  assign celloutsig_0_14z = celloutsig_0_3z ? { _02_[12:8], _01_, _02_[6], _00_, _02_[4:1], celloutsig_0_4z } : { celloutsig_0_11z[9:2], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_2z, 1'h0, celloutsig_0_9z };
  assign celloutsig_0_18z = celloutsig_0_5z ? { celloutsig_0_14z[7:3], _02_[13:8], _01_, _02_[6], _00_, _02_[4:0] } : { celloutsig_0_15z[12:1], celloutsig_0_16z, celloutsig_0_12z };
  assign celloutsig_0_22z = celloutsig_0_14z[3] ? { _02_[0], celloutsig_0_10z, celloutsig_0_9z } : { celloutsig_0_0z[2], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_33z = celloutsig_0_14z[11:5] != { celloutsig_0_30z[4:3], celloutsig_0_24z, celloutsig_0_13z };
  assign celloutsig_1_7z = celloutsig_1_2z[3:1] != celloutsig_1_3z[3:1];
  assign celloutsig_0_8z = { celloutsig_0_0z[9:0], celloutsig_0_3z } != { _02_[10:8], _01_, _02_[6], _00_, _02_[4:0] };
  assign celloutsig_0_34z = { celloutsig_0_6z[3:2], celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_33z } | { _02_[3:1], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_31z, celloutsig_0_28z, celloutsig_0_28z };
  assign celloutsig_0_15z = { in_data[83:67], celloutsig_0_10z } | in_data[79:62];
  assign celloutsig_0_17z = { celloutsig_0_11z[6:2], celloutsig_0_16z, celloutsig_0_14z } | { celloutsig_0_0z[1], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_20z = { _02_[9:8], _01_, _02_[6], _00_, _02_[4:1], celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_13z } | { _02_[12:8], _01_, _02_[6], _00_, _02_[4:2], celloutsig_0_16z, celloutsig_0_7z };
  assign celloutsig_0_3z = ~^ celloutsig_0_0z[8:0];
  assign celloutsig_1_4z = ~^ { celloutsig_1_1z[3:0], celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_2z[0], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } >> { celloutsig_1_2z[1:0], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_19z = { celloutsig_0_14z[12:6], celloutsig_0_5z } >> celloutsig_0_17z[13:6];
  assign celloutsig_1_2z = celloutsig_1_1z[4:1] << in_data[111:108];
  assign celloutsig_1_3z = { in_data[162:159], celloutsig_1_0z } << { in_data[117], celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_16z[8:1], celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_1z } << celloutsig_1_6z[16:1];
  assign celloutsig_0_6z = { in_data[63:61], celloutsig_0_4z } << { _02_[11:10], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_38z = { celloutsig_0_17z[5:1], celloutsig_0_23z } ^ { celloutsig_0_12z[2:0], celloutsig_0_9z, celloutsig_0_34z, celloutsig_0_33z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_39z = 34'h000000000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_39z = { _02_[13:10], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_30z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_6z };
  assign { _02_[7], _02_[5] } = { _01_, _00_ };
  assign { out_data[143:128], out_data[105:96], out_data[52:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z[31:0] };
endmodule
