// Seed: 1520873969
module module_0 (
    input supply1 id_0,
    output wire id_1,
    input tri1 id_2,
    input supply1 id_3,
    output wor id_4,
    input tri id_5,
    input uwire id_6,
    input wand id_7,
    output tri0 id_8,
    input wand id_9,
    output supply0 id_10,
    output tri0 id_11,
    output supply0 id_12,
    output supply1 id_13,
    input tri0 id_14,
    output wand id_15,
    output wire id_16,
    input tri id_17,
    output tri id_18,
    output supply0 id_19,
    input tri1 id_20,
    input uwire id_21
);
  tri1 [-1 'b0 : 1 'h0] id_23 = 1;
  assign module_1._id_13 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd14,
    parameter id_3  = 32'd87,
    parameter id_5  = 32'd56
) (
    input supply0 id_0,
    output wand id_1,
    output uwire id_2,
    input wire _id_3,
    input wire id_4,
    input wor _id_5,
    input supply0 id_6
);
  tri0 id_8, id_9, id_10, id_11, id_12, _id_13;
  wire [id_5 : id_13] id_14, id_15;
  assign id_11 = 1;
  parameter id_16 = -1'd0;
  logic [id_3 : 1 'b0] id_17;
  ;
  logic id_18;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_6,
      id_4,
      id_1,
      id_0,
      id_6,
      id_6,
      id_1,
      id_4,
      id_1,
      id_1,
      id_2,
      id_1,
      id_6,
      id_1,
      id_1,
      id_0,
      id_2,
      id_2,
      id_6,
      id_6
  );
  wire  id_19;
  logic id_20;
  ;
endmodule
