
test4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003bb0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  08003cbc  08003cbc  00013cbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d9c  08003d9c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003d9c  08003d9c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003d9c  08003d9c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d9c  08003d9c  00013d9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003da0  08003da0  00013da0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003da4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  20000070  08003e14  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000120  08003e14  00020120  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a152  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d3e  00000000  00000000  0002a1eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000908  00000000  00000000  0002bf30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000840  00000000  00000000  0002c838  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018463  00000000  00000000  0002d078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b28b  00000000  00000000  000454db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088a4f  00000000  00000000  00050766  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d91b5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b18  00000000  00000000  000d9208  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08003ca4 	.word	0x08003ca4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08003ca4 	.word	0x08003ca4

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	HAL_ADCEx_Calibration_Start(&hadc1);
 8000150:	4808      	ldr	r0, [pc, #32]	; (8000174 <main+0x28>)
 8000152:	f000 ff37 	bl	8000fc4 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start(&hadc1);
 8000156:	4807      	ldr	r0, [pc, #28]	; (8000174 <main+0x28>)
 8000158:	f000 fc1e 	bl	8000998 <HAL_ADC_Start>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800015c:	f000 fae2 	bl	8000724 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000160:	f000 f80a 	bl	8000178 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000164:	f000 f8ca 	bl	80002fc <MX_GPIO_Init>
  MX_ADC1_Init();
 8000168:	f000 f860 	bl	800022c <MX_ADC1_Init>
  MX_USART2_UART_Init();
 800016c:	f000 f89c 	bl	80002a8 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000170:	e7fe      	b.n	8000170 <main+0x24>
 8000172:	bf00      	nop
 8000174:	2000008c 	.word	0x2000008c

08000178 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b094      	sub	sp, #80	; 0x50
 800017c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800017e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000182:	2228      	movs	r2, #40	; 0x28
 8000184:	2100      	movs	r1, #0
 8000186:	4618      	mov	r0, r3
 8000188:	f002 fdf0 	bl	8002d6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800018c:	f107 0314 	add.w	r3, r7, #20
 8000190:	2200      	movs	r2, #0
 8000192:	601a      	str	r2, [r3, #0]
 8000194:	605a      	str	r2, [r3, #4]
 8000196:	609a      	str	r2, [r3, #8]
 8000198:	60da      	str	r2, [r3, #12]
 800019a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800019c:	1d3b      	adds	r3, r7, #4
 800019e:	2200      	movs	r2, #0
 80001a0:	601a      	str	r2, [r3, #0]
 80001a2:	605a      	str	r2, [r3, #4]
 80001a4:	609a      	str	r2, [r3, #8]
 80001a6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001a8:	2301      	movs	r3, #1
 80001aa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80001ac:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80001b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001b2:	2300      	movs	r3, #0
 80001b4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001b6:	2301      	movs	r3, #1
 80001b8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001ba:	2302      	movs	r3, #2
 80001bc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001c2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 80001c4:	2300      	movs	r3, #0
 80001c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001c8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80001cc:	4618      	mov	r0, r3
 80001ce:	f001 faf5 	bl	80017bc <HAL_RCC_OscConfig>
 80001d2:	4603      	mov	r3, r0
 80001d4:	2b00      	cmp	r3, #0
 80001d6:	d001      	beq.n	80001dc <SystemClock_Config+0x64>
  {
    Error_Handler();
 80001d8:	f000 f8de 	bl	8000398 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001dc:	230f      	movs	r3, #15
 80001de:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001e0:	2302      	movs	r3, #2
 80001e2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001e4:	2300      	movs	r3, #0
 80001e6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80001ec:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001ee:	2300      	movs	r3, #0
 80001f0:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80001f2:	f107 0314 	add.w	r3, r7, #20
 80001f6:	2100      	movs	r1, #0
 80001f8:	4618      	mov	r0, r3
 80001fa:	f001 fd61 	bl	8001cc0 <HAL_RCC_ClockConfig>
 80001fe:	4603      	mov	r3, r0
 8000200:	2b00      	cmp	r3, #0
 8000202:	d001      	beq.n	8000208 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000204:	f000 f8c8 	bl	8000398 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000208:	2302      	movs	r3, #2
 800020a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800020c:	2300      	movs	r3, #0
 800020e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000210:	1d3b      	adds	r3, r7, #4
 8000212:	4618      	mov	r0, r3
 8000214:	f001 fee2 	bl	8001fdc <HAL_RCCEx_PeriphCLKConfig>
 8000218:	4603      	mov	r3, r0
 800021a:	2b00      	cmp	r3, #0
 800021c:	d001      	beq.n	8000222 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800021e:	f000 f8bb 	bl	8000398 <Error_Handler>
  }
}
 8000222:	bf00      	nop
 8000224:	3750      	adds	r7, #80	; 0x50
 8000226:	46bd      	mov	sp, r7
 8000228:	bd80      	pop	{r7, pc}
	...

0800022c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	b084      	sub	sp, #16
 8000230:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000232:	1d3b      	adds	r3, r7, #4
 8000234:	2200      	movs	r2, #0
 8000236:	601a      	str	r2, [r3, #0]
 8000238:	605a      	str	r2, [r3, #4]
 800023a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800023c:	4b18      	ldr	r3, [pc, #96]	; (80002a0 <MX_ADC1_Init+0x74>)
 800023e:	4a19      	ldr	r2, [pc, #100]	; (80002a4 <MX_ADC1_Init+0x78>)
 8000240:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000242:	4b17      	ldr	r3, [pc, #92]	; (80002a0 <MX_ADC1_Init+0x74>)
 8000244:	2200      	movs	r2, #0
 8000246:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000248:	4b15      	ldr	r3, [pc, #84]	; (80002a0 <MX_ADC1_Init+0x74>)
 800024a:	2201      	movs	r2, #1
 800024c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800024e:	4b14      	ldr	r3, [pc, #80]	; (80002a0 <MX_ADC1_Init+0x74>)
 8000250:	2200      	movs	r2, #0
 8000252:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000254:	4b12      	ldr	r3, [pc, #72]	; (80002a0 <MX_ADC1_Init+0x74>)
 8000256:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800025a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800025c:	4b10      	ldr	r3, [pc, #64]	; (80002a0 <MX_ADC1_Init+0x74>)
 800025e:	2200      	movs	r2, #0
 8000260:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000262:	4b0f      	ldr	r3, [pc, #60]	; (80002a0 <MX_ADC1_Init+0x74>)
 8000264:	2201      	movs	r2, #1
 8000266:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000268:	480d      	ldr	r0, [pc, #52]	; (80002a0 <MX_ADC1_Init+0x74>)
 800026a:	f000 fabd 	bl	80007e8 <HAL_ADC_Init>
 800026e:	4603      	mov	r3, r0
 8000270:	2b00      	cmp	r3, #0
 8000272:	d001      	beq.n	8000278 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000274:	f000 f890 	bl	8000398 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000278:	2300      	movs	r3, #0
 800027a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800027c:	2301      	movs	r3, #1
 800027e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8000280:	2302      	movs	r3, #2
 8000282:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000284:	1d3b      	adds	r3, r7, #4
 8000286:	4619      	mov	r1, r3
 8000288:	4805      	ldr	r0, [pc, #20]	; (80002a0 <MX_ADC1_Init+0x74>)
 800028a:	f000 fd07 	bl	8000c9c <HAL_ADC_ConfigChannel>
 800028e:	4603      	mov	r3, r0
 8000290:	2b00      	cmp	r3, #0
 8000292:	d001      	beq.n	8000298 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000294:	f000 f880 	bl	8000398 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000298:	bf00      	nop
 800029a:	3710      	adds	r7, #16
 800029c:	46bd      	mov	sp, r7
 800029e:	bd80      	pop	{r7, pc}
 80002a0:	2000008c 	.word	0x2000008c
 80002a4:	40012400 	.word	0x40012400

080002a8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80002ac:	4b11      	ldr	r3, [pc, #68]	; (80002f4 <MX_USART2_UART_Init+0x4c>)
 80002ae:	4a12      	ldr	r2, [pc, #72]	; (80002f8 <MX_USART2_UART_Init+0x50>)
 80002b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80002b2:	4b10      	ldr	r3, [pc, #64]	; (80002f4 <MX_USART2_UART_Init+0x4c>)
 80002b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80002b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80002ba:	4b0e      	ldr	r3, [pc, #56]	; (80002f4 <MX_USART2_UART_Init+0x4c>)
 80002bc:	2200      	movs	r2, #0
 80002be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80002c0:	4b0c      	ldr	r3, [pc, #48]	; (80002f4 <MX_USART2_UART_Init+0x4c>)
 80002c2:	2200      	movs	r2, #0
 80002c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80002c6:	4b0b      	ldr	r3, [pc, #44]	; (80002f4 <MX_USART2_UART_Init+0x4c>)
 80002c8:	2200      	movs	r2, #0
 80002ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80002cc:	4b09      	ldr	r3, [pc, #36]	; (80002f4 <MX_USART2_UART_Init+0x4c>)
 80002ce:	220c      	movs	r2, #12
 80002d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80002d2:	4b08      	ldr	r3, [pc, #32]	; (80002f4 <MX_USART2_UART_Init+0x4c>)
 80002d4:	2200      	movs	r2, #0
 80002d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80002d8:	4b06      	ldr	r3, [pc, #24]	; (80002f4 <MX_USART2_UART_Init+0x4c>)
 80002da:	2200      	movs	r2, #0
 80002dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80002de:	4805      	ldr	r0, [pc, #20]	; (80002f4 <MX_USART2_UART_Init+0x4c>)
 80002e0:	f001 ffe8 	bl	80022b4 <HAL_UART_Init>
 80002e4:	4603      	mov	r3, r0
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80002ea:	f000 f855 	bl	8000398 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80002ee:	bf00      	nop
 80002f0:	bd80      	pop	{r7, pc}
 80002f2:	bf00      	nop
 80002f4:	200000bc 	.word	0x200000bc
 80002f8:	40004400 	.word	0x40004400

080002fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002fc:	b480      	push	{r7}
 80002fe:	b085      	sub	sp, #20
 8000300:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000302:	4b14      	ldr	r3, [pc, #80]	; (8000354 <MX_GPIO_Init+0x58>)
 8000304:	699b      	ldr	r3, [r3, #24]
 8000306:	4a13      	ldr	r2, [pc, #76]	; (8000354 <MX_GPIO_Init+0x58>)
 8000308:	f043 0310 	orr.w	r3, r3, #16
 800030c:	6193      	str	r3, [r2, #24]
 800030e:	4b11      	ldr	r3, [pc, #68]	; (8000354 <MX_GPIO_Init+0x58>)
 8000310:	699b      	ldr	r3, [r3, #24]
 8000312:	f003 0310 	and.w	r3, r3, #16
 8000316:	60fb      	str	r3, [r7, #12]
 8000318:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800031a:	4b0e      	ldr	r3, [pc, #56]	; (8000354 <MX_GPIO_Init+0x58>)
 800031c:	699b      	ldr	r3, [r3, #24]
 800031e:	4a0d      	ldr	r2, [pc, #52]	; (8000354 <MX_GPIO_Init+0x58>)
 8000320:	f043 0320 	orr.w	r3, r3, #32
 8000324:	6193      	str	r3, [r2, #24]
 8000326:	4b0b      	ldr	r3, [pc, #44]	; (8000354 <MX_GPIO_Init+0x58>)
 8000328:	699b      	ldr	r3, [r3, #24]
 800032a:	f003 0320 	and.w	r3, r3, #32
 800032e:	60bb      	str	r3, [r7, #8]
 8000330:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000332:	4b08      	ldr	r3, [pc, #32]	; (8000354 <MX_GPIO_Init+0x58>)
 8000334:	699b      	ldr	r3, [r3, #24]
 8000336:	4a07      	ldr	r2, [pc, #28]	; (8000354 <MX_GPIO_Init+0x58>)
 8000338:	f043 0304 	orr.w	r3, r3, #4
 800033c:	6193      	str	r3, [r2, #24]
 800033e:	4b05      	ldr	r3, [pc, #20]	; (8000354 <MX_GPIO_Init+0x58>)
 8000340:	699b      	ldr	r3, [r3, #24]
 8000342:	f003 0304 	and.w	r3, r3, #4
 8000346:	607b      	str	r3, [r7, #4]
 8000348:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800034a:	bf00      	nop
 800034c:	3714      	adds	r7, #20
 800034e:	46bd      	mov	sp, r7
 8000350:	bc80      	pop	{r7}
 8000352:	4770      	bx	lr
 8000354:	40021000 	.word	0x40021000

08000358 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	b082      	sub	sp, #8
 800035c:	af00      	add	r7, sp, #0
 800035e:	6078      	str	r0, [r7, #4]
	adc_value = HAL_ADC_GetValue(&hadc1);
 8000360:	480a      	ldr	r0, [pc, #40]	; (800038c <HAL_ADC_ConvCpltCallback+0x34>)
 8000362:	f000 fbc7 	bl	8000af4 <HAL_ADC_GetValue>
 8000366:	4603      	mov	r3, r0
 8000368:	461a      	mov	r2, r3
 800036a:	4b09      	ldr	r3, [pc, #36]	; (8000390 <HAL_ADC_ConvCpltCallback+0x38>)
 800036c:	601a      	str	r2, [r3, #0]
	if(adc_value < 2000){
 800036e:	4b08      	ldr	r3, [pc, #32]	; (8000390 <HAL_ADC_ConvCpltCallback+0x38>)
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000376:	da05      	bge.n	8000384 <HAL_ADC_ConvCpltCallback+0x2c>
		printf("%d\n\n", adc_value);
 8000378:	4b05      	ldr	r3, [pc, #20]	; (8000390 <HAL_ADC_ConvCpltCallback+0x38>)
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	4619      	mov	r1, r3
 800037e:	4805      	ldr	r0, [pc, #20]	; (8000394 <HAL_ADC_ConvCpltCallback+0x3c>)
 8000380:	f002 fcfc 	bl	8002d7c <iprintf>

	}
}
 8000384:	bf00      	nop
 8000386:	3708      	adds	r7, #8
 8000388:	46bd      	mov	sp, r7
 800038a:	bd80      	pop	{r7, pc}
 800038c:	2000008c 	.word	0x2000008c
 8000390:	20000104 	.word	0x20000104
 8000394:	08003cbc 	.word	0x08003cbc

08000398 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000398:	b480      	push	{r7}
 800039a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800039c:	b672      	cpsid	i
}
 800039e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003a0:	e7fe      	b.n	80003a0 <Error_Handler+0x8>
	...

080003a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	b083      	sub	sp, #12
 80003a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003aa:	4b0e      	ldr	r3, [pc, #56]	; (80003e4 <HAL_MspInit+0x40>)
 80003ac:	699b      	ldr	r3, [r3, #24]
 80003ae:	4a0d      	ldr	r2, [pc, #52]	; (80003e4 <HAL_MspInit+0x40>)
 80003b0:	f043 0301 	orr.w	r3, r3, #1
 80003b4:	6193      	str	r3, [r2, #24]
 80003b6:	4b0b      	ldr	r3, [pc, #44]	; (80003e4 <HAL_MspInit+0x40>)
 80003b8:	699b      	ldr	r3, [r3, #24]
 80003ba:	f003 0301 	and.w	r3, r3, #1
 80003be:	607b      	str	r3, [r7, #4]
 80003c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003c2:	4b08      	ldr	r3, [pc, #32]	; (80003e4 <HAL_MspInit+0x40>)
 80003c4:	69db      	ldr	r3, [r3, #28]
 80003c6:	4a07      	ldr	r2, [pc, #28]	; (80003e4 <HAL_MspInit+0x40>)
 80003c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003cc:	61d3      	str	r3, [r2, #28]
 80003ce:	4b05      	ldr	r3, [pc, #20]	; (80003e4 <HAL_MspInit+0x40>)
 80003d0:	69db      	ldr	r3, [r3, #28]
 80003d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003d6:	603b      	str	r3, [r7, #0]
 80003d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003da:	bf00      	nop
 80003dc:	370c      	adds	r7, #12
 80003de:	46bd      	mov	sp, r7
 80003e0:	bc80      	pop	{r7}
 80003e2:	4770      	bx	lr
 80003e4:	40021000 	.word	0x40021000

080003e8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b088      	sub	sp, #32
 80003ec:	af00      	add	r7, sp, #0
 80003ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003f0:	f107 0310 	add.w	r3, r7, #16
 80003f4:	2200      	movs	r2, #0
 80003f6:	601a      	str	r2, [r3, #0]
 80003f8:	605a      	str	r2, [r3, #4]
 80003fa:	609a      	str	r2, [r3, #8]
 80003fc:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	681b      	ldr	r3, [r3, #0]
 8000402:	4a18      	ldr	r2, [pc, #96]	; (8000464 <HAL_ADC_MspInit+0x7c>)
 8000404:	4293      	cmp	r3, r2
 8000406:	d129      	bne.n	800045c <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000408:	4b17      	ldr	r3, [pc, #92]	; (8000468 <HAL_ADC_MspInit+0x80>)
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	4a16      	ldr	r2, [pc, #88]	; (8000468 <HAL_ADC_MspInit+0x80>)
 800040e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000412:	6193      	str	r3, [r2, #24]
 8000414:	4b14      	ldr	r3, [pc, #80]	; (8000468 <HAL_ADC_MspInit+0x80>)
 8000416:	699b      	ldr	r3, [r3, #24]
 8000418:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800041c:	60fb      	str	r3, [r7, #12]
 800041e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000420:	4b11      	ldr	r3, [pc, #68]	; (8000468 <HAL_ADC_MspInit+0x80>)
 8000422:	699b      	ldr	r3, [r3, #24]
 8000424:	4a10      	ldr	r2, [pc, #64]	; (8000468 <HAL_ADC_MspInit+0x80>)
 8000426:	f043 0304 	orr.w	r3, r3, #4
 800042a:	6193      	str	r3, [r2, #24]
 800042c:	4b0e      	ldr	r3, [pc, #56]	; (8000468 <HAL_ADC_MspInit+0x80>)
 800042e:	699b      	ldr	r3, [r3, #24]
 8000430:	f003 0304 	and.w	r3, r3, #4
 8000434:	60bb      	str	r3, [r7, #8]
 8000436:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000438:	2301      	movs	r3, #1
 800043a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800043c:	2303      	movs	r3, #3
 800043e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000440:	f107 0310 	add.w	r3, r7, #16
 8000444:	4619      	mov	r1, r3
 8000446:	4809      	ldr	r0, [pc, #36]	; (800046c <HAL_ADC_MspInit+0x84>)
 8000448:	f001 f834 	bl	80014b4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800044c:	2200      	movs	r2, #0
 800044e:	2100      	movs	r1, #0
 8000450:	2012      	movs	r0, #18
 8000452:	f000 ff46 	bl	80012e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000456:	2012      	movs	r0, #18
 8000458:	f000 ff5f 	bl	800131a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800045c:	bf00      	nop
 800045e:	3720      	adds	r7, #32
 8000460:	46bd      	mov	sp, r7
 8000462:	bd80      	pop	{r7, pc}
 8000464:	40012400 	.word	0x40012400
 8000468:	40021000 	.word	0x40021000
 800046c:	40010800 	.word	0x40010800

08000470 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b088      	sub	sp, #32
 8000474:	af00      	add	r7, sp, #0
 8000476:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000478:	f107 0310 	add.w	r3, r7, #16
 800047c:	2200      	movs	r2, #0
 800047e:	601a      	str	r2, [r3, #0]
 8000480:	605a      	str	r2, [r3, #4]
 8000482:	609a      	str	r2, [r3, #8]
 8000484:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	4a1f      	ldr	r2, [pc, #124]	; (8000508 <HAL_UART_MspInit+0x98>)
 800048c:	4293      	cmp	r3, r2
 800048e:	d137      	bne.n	8000500 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000490:	4b1e      	ldr	r3, [pc, #120]	; (800050c <HAL_UART_MspInit+0x9c>)
 8000492:	69db      	ldr	r3, [r3, #28]
 8000494:	4a1d      	ldr	r2, [pc, #116]	; (800050c <HAL_UART_MspInit+0x9c>)
 8000496:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800049a:	61d3      	str	r3, [r2, #28]
 800049c:	4b1b      	ldr	r3, [pc, #108]	; (800050c <HAL_UART_MspInit+0x9c>)
 800049e:	69db      	ldr	r3, [r3, #28]
 80004a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004a4:	60fb      	str	r3, [r7, #12]
 80004a6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004a8:	4b18      	ldr	r3, [pc, #96]	; (800050c <HAL_UART_MspInit+0x9c>)
 80004aa:	699b      	ldr	r3, [r3, #24]
 80004ac:	4a17      	ldr	r2, [pc, #92]	; (800050c <HAL_UART_MspInit+0x9c>)
 80004ae:	f043 0304 	orr.w	r3, r3, #4
 80004b2:	6193      	str	r3, [r2, #24]
 80004b4:	4b15      	ldr	r3, [pc, #84]	; (800050c <HAL_UART_MspInit+0x9c>)
 80004b6:	699b      	ldr	r3, [r3, #24]
 80004b8:	f003 0304 	and.w	r3, r3, #4
 80004bc:	60bb      	str	r3, [r7, #8]
 80004be:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80004c0:	2304      	movs	r3, #4
 80004c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004c4:	2302      	movs	r3, #2
 80004c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004c8:	2303      	movs	r3, #3
 80004ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004cc:	f107 0310 	add.w	r3, r7, #16
 80004d0:	4619      	mov	r1, r3
 80004d2:	480f      	ldr	r0, [pc, #60]	; (8000510 <HAL_UART_MspInit+0xa0>)
 80004d4:	f000 ffee 	bl	80014b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80004d8:	2308      	movs	r3, #8
 80004da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004dc:	2300      	movs	r3, #0
 80004de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e0:	2300      	movs	r3, #0
 80004e2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004e4:	f107 0310 	add.w	r3, r7, #16
 80004e8:	4619      	mov	r1, r3
 80004ea:	4809      	ldr	r0, [pc, #36]	; (8000510 <HAL_UART_MspInit+0xa0>)
 80004ec:	f000 ffe2 	bl	80014b4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80004f0:	2200      	movs	r2, #0
 80004f2:	2100      	movs	r1, #0
 80004f4:	2026      	movs	r0, #38	; 0x26
 80004f6:	f000 fef4 	bl	80012e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80004fa:	2026      	movs	r0, #38	; 0x26
 80004fc:	f000 ff0d 	bl	800131a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000500:	bf00      	nop
 8000502:	3720      	adds	r7, #32
 8000504:	46bd      	mov	sp, r7
 8000506:	bd80      	pop	{r7, pc}
 8000508:	40004400 	.word	0x40004400
 800050c:	40021000 	.word	0x40021000
 8000510:	40010800 	.word	0x40010800

08000514 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000514:	b480      	push	{r7}
 8000516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000518:	e7fe      	b.n	8000518 <NMI_Handler+0x4>

0800051a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800051a:	b480      	push	{r7}
 800051c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800051e:	e7fe      	b.n	800051e <HardFault_Handler+0x4>

08000520 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000524:	e7fe      	b.n	8000524 <MemManage_Handler+0x4>

08000526 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000526:	b480      	push	{r7}
 8000528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800052a:	e7fe      	b.n	800052a <BusFault_Handler+0x4>

0800052c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000530:	e7fe      	b.n	8000530 <UsageFault_Handler+0x4>

08000532 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000532:	b480      	push	{r7}
 8000534:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000536:	bf00      	nop
 8000538:	46bd      	mov	sp, r7
 800053a:	bc80      	pop	{r7}
 800053c:	4770      	bx	lr

0800053e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800053e:	b480      	push	{r7}
 8000540:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000542:	bf00      	nop
 8000544:	46bd      	mov	sp, r7
 8000546:	bc80      	pop	{r7}
 8000548:	4770      	bx	lr

0800054a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800054a:	b480      	push	{r7}
 800054c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800054e:	bf00      	nop
 8000550:	46bd      	mov	sp, r7
 8000552:	bc80      	pop	{r7}
 8000554:	4770      	bx	lr

08000556 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000556:	b580      	push	{r7, lr}
 8000558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800055a:	f000 f929 	bl	80007b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800055e:	bf00      	nop
 8000560:	bd80      	pop	{r7, pc}
	...

08000564 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000568:	4802      	ldr	r0, [pc, #8]	; (8000574 <ADC1_2_IRQHandler+0x10>)
 800056a:	f000 facf 	bl	8000b0c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800056e:	bf00      	nop
 8000570:	bd80      	pop	{r7, pc}
 8000572:	bf00      	nop
 8000574:	2000008c 	.word	0x2000008c

08000578 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800057c:	4802      	ldr	r0, [pc, #8]	; (8000588 <USART2_IRQHandler+0x10>)
 800057e:	f001 fee9 	bl	8002354 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000582:	bf00      	nop
 8000584:	bd80      	pop	{r7, pc}
 8000586:	bf00      	nop
 8000588:	200000bc 	.word	0x200000bc

0800058c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b086      	sub	sp, #24
 8000590:	af00      	add	r7, sp, #0
 8000592:	60f8      	str	r0, [r7, #12]
 8000594:	60b9      	str	r1, [r7, #8]
 8000596:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000598:	2300      	movs	r3, #0
 800059a:	617b      	str	r3, [r7, #20]
 800059c:	e00a      	b.n	80005b4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800059e:	f3af 8000 	nop.w
 80005a2:	4601      	mov	r1, r0
 80005a4:	68bb      	ldr	r3, [r7, #8]
 80005a6:	1c5a      	adds	r2, r3, #1
 80005a8:	60ba      	str	r2, [r7, #8]
 80005aa:	b2ca      	uxtb	r2, r1
 80005ac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80005ae:	697b      	ldr	r3, [r7, #20]
 80005b0:	3301      	adds	r3, #1
 80005b2:	617b      	str	r3, [r7, #20]
 80005b4:	697a      	ldr	r2, [r7, #20]
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	429a      	cmp	r2, r3
 80005ba:	dbf0      	blt.n	800059e <_read+0x12>
  }

  return len;
 80005bc:	687b      	ldr	r3, [r7, #4]
}
 80005be:	4618      	mov	r0, r3
 80005c0:	3718      	adds	r7, #24
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}

080005c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80005c6:	b580      	push	{r7, lr}
 80005c8:	b086      	sub	sp, #24
 80005ca:	af00      	add	r7, sp, #0
 80005cc:	60f8      	str	r0, [r7, #12]
 80005ce:	60b9      	str	r1, [r7, #8]
 80005d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80005d2:	2300      	movs	r3, #0
 80005d4:	617b      	str	r3, [r7, #20]
 80005d6:	e009      	b.n	80005ec <_write+0x26>
  {
    __io_putchar(*ptr++);
 80005d8:	68bb      	ldr	r3, [r7, #8]
 80005da:	1c5a      	adds	r2, r3, #1
 80005dc:	60ba      	str	r2, [r7, #8]
 80005de:	781b      	ldrb	r3, [r3, #0]
 80005e0:	4618      	mov	r0, r3
 80005e2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80005e6:	697b      	ldr	r3, [r7, #20]
 80005e8:	3301      	adds	r3, #1
 80005ea:	617b      	str	r3, [r7, #20]
 80005ec:	697a      	ldr	r2, [r7, #20]
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	429a      	cmp	r2, r3
 80005f2:	dbf1      	blt.n	80005d8 <_write+0x12>
  }
  return len;
 80005f4:	687b      	ldr	r3, [r7, #4]
}
 80005f6:	4618      	mov	r0, r3
 80005f8:	3718      	adds	r7, #24
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}

080005fe <_close>:

int _close(int file)
{
 80005fe:	b480      	push	{r7}
 8000600:	b083      	sub	sp, #12
 8000602:	af00      	add	r7, sp, #0
 8000604:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000606:	f04f 33ff 	mov.w	r3, #4294967295
}
 800060a:	4618      	mov	r0, r3
 800060c:	370c      	adds	r7, #12
 800060e:	46bd      	mov	sp, r7
 8000610:	bc80      	pop	{r7}
 8000612:	4770      	bx	lr

08000614 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000614:	b480      	push	{r7}
 8000616:	b083      	sub	sp, #12
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
 800061c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800061e:	683b      	ldr	r3, [r7, #0]
 8000620:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000624:	605a      	str	r2, [r3, #4]
  return 0;
 8000626:	2300      	movs	r3, #0
}
 8000628:	4618      	mov	r0, r3
 800062a:	370c      	adds	r7, #12
 800062c:	46bd      	mov	sp, r7
 800062e:	bc80      	pop	{r7}
 8000630:	4770      	bx	lr

08000632 <_isatty>:

int _isatty(int file)
{
 8000632:	b480      	push	{r7}
 8000634:	b083      	sub	sp, #12
 8000636:	af00      	add	r7, sp, #0
 8000638:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800063a:	2301      	movs	r3, #1
}
 800063c:	4618      	mov	r0, r3
 800063e:	370c      	adds	r7, #12
 8000640:	46bd      	mov	sp, r7
 8000642:	bc80      	pop	{r7}
 8000644:	4770      	bx	lr

08000646 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000646:	b480      	push	{r7}
 8000648:	b085      	sub	sp, #20
 800064a:	af00      	add	r7, sp, #0
 800064c:	60f8      	str	r0, [r7, #12]
 800064e:	60b9      	str	r1, [r7, #8]
 8000650:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000652:	2300      	movs	r3, #0
}
 8000654:	4618      	mov	r0, r3
 8000656:	3714      	adds	r7, #20
 8000658:	46bd      	mov	sp, r7
 800065a:	bc80      	pop	{r7}
 800065c:	4770      	bx	lr
	...

08000660 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b086      	sub	sp, #24
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000668:	4a14      	ldr	r2, [pc, #80]	; (80006bc <_sbrk+0x5c>)
 800066a:	4b15      	ldr	r3, [pc, #84]	; (80006c0 <_sbrk+0x60>)
 800066c:	1ad3      	subs	r3, r2, r3
 800066e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000670:	697b      	ldr	r3, [r7, #20]
 8000672:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000674:	4b13      	ldr	r3, [pc, #76]	; (80006c4 <_sbrk+0x64>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	2b00      	cmp	r3, #0
 800067a:	d102      	bne.n	8000682 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800067c:	4b11      	ldr	r3, [pc, #68]	; (80006c4 <_sbrk+0x64>)
 800067e:	4a12      	ldr	r2, [pc, #72]	; (80006c8 <_sbrk+0x68>)
 8000680:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000682:	4b10      	ldr	r3, [pc, #64]	; (80006c4 <_sbrk+0x64>)
 8000684:	681a      	ldr	r2, [r3, #0]
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	4413      	add	r3, r2
 800068a:	693a      	ldr	r2, [r7, #16]
 800068c:	429a      	cmp	r2, r3
 800068e:	d207      	bcs.n	80006a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000690:	f002 fb42 	bl	8002d18 <__errno>
 8000694:	4603      	mov	r3, r0
 8000696:	220c      	movs	r2, #12
 8000698:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800069a:	f04f 33ff 	mov.w	r3, #4294967295
 800069e:	e009      	b.n	80006b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80006a0:	4b08      	ldr	r3, [pc, #32]	; (80006c4 <_sbrk+0x64>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80006a6:	4b07      	ldr	r3, [pc, #28]	; (80006c4 <_sbrk+0x64>)
 80006a8:	681a      	ldr	r2, [r3, #0]
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	4413      	add	r3, r2
 80006ae:	4a05      	ldr	r2, [pc, #20]	; (80006c4 <_sbrk+0x64>)
 80006b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80006b2:	68fb      	ldr	r3, [r7, #12]
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	3718      	adds	r7, #24
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	20005000 	.word	0x20005000
 80006c0:	00000400 	.word	0x00000400
 80006c4:	20000108 	.word	0x20000108
 80006c8:	20000120 	.word	0x20000120

080006cc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006d0:	bf00      	nop
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bc80      	pop	{r7}
 80006d6:	4770      	bx	lr

080006d8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80006d8:	f7ff fff8 	bl	80006cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006dc:	480b      	ldr	r0, [pc, #44]	; (800070c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80006de:	490c      	ldr	r1, [pc, #48]	; (8000710 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80006e0:	4a0c      	ldr	r2, [pc, #48]	; (8000714 <LoopFillZerobss+0x16>)
  movs r3, #0
 80006e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006e4:	e002      	b.n	80006ec <LoopCopyDataInit>

080006e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006ea:	3304      	adds	r3, #4

080006ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006f0:	d3f9      	bcc.n	80006e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006f2:	4a09      	ldr	r2, [pc, #36]	; (8000718 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80006f4:	4c09      	ldr	r4, [pc, #36]	; (800071c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80006f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006f8:	e001      	b.n	80006fe <LoopFillZerobss>

080006fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006fc:	3204      	adds	r2, #4

080006fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000700:	d3fb      	bcc.n	80006fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000702:	f002 fb0f 	bl	8002d24 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000706:	f7ff fd21 	bl	800014c <main>
  bx lr
 800070a:	4770      	bx	lr
  ldr r0, =_sdata
 800070c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000710:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000714:	08003da4 	.word	0x08003da4
  ldr r2, =_sbss
 8000718:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800071c:	20000120 	.word	0x20000120

08000720 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000720:	e7fe      	b.n	8000720 <CAN1_RX1_IRQHandler>
	...

08000724 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000728:	4b08      	ldr	r3, [pc, #32]	; (800074c <HAL_Init+0x28>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	4a07      	ldr	r2, [pc, #28]	; (800074c <HAL_Init+0x28>)
 800072e:	f043 0310 	orr.w	r3, r3, #16
 8000732:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000734:	2003      	movs	r0, #3
 8000736:	f000 fdc9 	bl	80012cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800073a:	200f      	movs	r0, #15
 800073c:	f000 f808 	bl	8000750 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000740:	f7ff fe30 	bl	80003a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000744:	2300      	movs	r3, #0
}
 8000746:	4618      	mov	r0, r3
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	40022000 	.word	0x40022000

08000750 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000758:	4b12      	ldr	r3, [pc, #72]	; (80007a4 <HAL_InitTick+0x54>)
 800075a:	681a      	ldr	r2, [r3, #0]
 800075c:	4b12      	ldr	r3, [pc, #72]	; (80007a8 <HAL_InitTick+0x58>)
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	4619      	mov	r1, r3
 8000762:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000766:	fbb3 f3f1 	udiv	r3, r3, r1
 800076a:	fbb2 f3f3 	udiv	r3, r2, r3
 800076e:	4618      	mov	r0, r3
 8000770:	f000 fde1 	bl	8001336 <HAL_SYSTICK_Config>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800077a:	2301      	movs	r3, #1
 800077c:	e00e      	b.n	800079c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	2b0f      	cmp	r3, #15
 8000782:	d80a      	bhi.n	800079a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000784:	2200      	movs	r2, #0
 8000786:	6879      	ldr	r1, [r7, #4]
 8000788:	f04f 30ff 	mov.w	r0, #4294967295
 800078c:	f000 fda9 	bl	80012e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000790:	4a06      	ldr	r2, [pc, #24]	; (80007ac <HAL_InitTick+0x5c>)
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000796:	2300      	movs	r3, #0
 8000798:	e000      	b.n	800079c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800079a:	2301      	movs	r3, #1
}
 800079c:	4618      	mov	r0, r3
 800079e:	3708      	adds	r7, #8
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	20000000 	.word	0x20000000
 80007a8:	20000008 	.word	0x20000008
 80007ac:	20000004 	.word	0x20000004

080007b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007b4:	4b05      	ldr	r3, [pc, #20]	; (80007cc <HAL_IncTick+0x1c>)
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	461a      	mov	r2, r3
 80007ba:	4b05      	ldr	r3, [pc, #20]	; (80007d0 <HAL_IncTick+0x20>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	4413      	add	r3, r2
 80007c0:	4a03      	ldr	r2, [pc, #12]	; (80007d0 <HAL_IncTick+0x20>)
 80007c2:	6013      	str	r3, [r2, #0]
}
 80007c4:	bf00      	nop
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bc80      	pop	{r7}
 80007ca:	4770      	bx	lr
 80007cc:	20000008 	.word	0x20000008
 80007d0:	2000010c 	.word	0x2000010c

080007d4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  return uwTick;
 80007d8:	4b02      	ldr	r3, [pc, #8]	; (80007e4 <HAL_GetTick+0x10>)
 80007da:	681b      	ldr	r3, [r3, #0]
}
 80007dc:	4618      	mov	r0, r3
 80007de:	46bd      	mov	sp, r7
 80007e0:	bc80      	pop	{r7}
 80007e2:	4770      	bx	lr
 80007e4:	2000010c 	.word	0x2000010c

080007e8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b086      	sub	sp, #24
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80007f0:	2300      	movs	r3, #0
 80007f2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80007f4:	2300      	movs	r3, #0
 80007f6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80007f8:	2300      	movs	r3, #0
 80007fa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80007fc:	2300      	movs	r3, #0
 80007fe:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	2b00      	cmp	r3, #0
 8000804:	d101      	bne.n	800080a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000806:	2301      	movs	r3, #1
 8000808:	e0be      	b.n	8000988 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	689b      	ldr	r3, [r3, #8]
 800080e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000814:	2b00      	cmp	r3, #0
 8000816:	d109      	bne.n	800082c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	2200      	movs	r2, #0
 800081c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	2200      	movs	r2, #0
 8000822:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000826:	6878      	ldr	r0, [r7, #4]
 8000828:	f7ff fdde 	bl	80003e8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800082c:	6878      	ldr	r0, [r7, #4]
 800082e:	f000 fb87 	bl	8000f40 <ADC_ConversionStop_Disable>
 8000832:	4603      	mov	r3, r0
 8000834:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800083a:	f003 0310 	and.w	r3, r3, #16
 800083e:	2b00      	cmp	r3, #0
 8000840:	f040 8099 	bne.w	8000976 <HAL_ADC_Init+0x18e>
 8000844:	7dfb      	ldrb	r3, [r7, #23]
 8000846:	2b00      	cmp	r3, #0
 8000848:	f040 8095 	bne.w	8000976 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000850:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000854:	f023 0302 	bic.w	r3, r3, #2
 8000858:	f043 0202 	orr.w	r2, r3, #2
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000868:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	7b1b      	ldrb	r3, [r3, #12]
 800086e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000870:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000872:	68ba      	ldr	r2, [r7, #8]
 8000874:	4313      	orrs	r3, r2
 8000876:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	689b      	ldr	r3, [r3, #8]
 800087c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000880:	d003      	beq.n	800088a <HAL_ADC_Init+0xa2>
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	689b      	ldr	r3, [r3, #8]
 8000886:	2b01      	cmp	r3, #1
 8000888:	d102      	bne.n	8000890 <HAL_ADC_Init+0xa8>
 800088a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800088e:	e000      	b.n	8000892 <HAL_ADC_Init+0xaa>
 8000890:	2300      	movs	r3, #0
 8000892:	693a      	ldr	r2, [r7, #16]
 8000894:	4313      	orrs	r3, r2
 8000896:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	7d1b      	ldrb	r3, [r3, #20]
 800089c:	2b01      	cmp	r3, #1
 800089e:	d119      	bne.n	80008d4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	7b1b      	ldrb	r3, [r3, #12]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d109      	bne.n	80008bc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	699b      	ldr	r3, [r3, #24]
 80008ac:	3b01      	subs	r3, #1
 80008ae:	035a      	lsls	r2, r3, #13
 80008b0:	693b      	ldr	r3, [r7, #16]
 80008b2:	4313      	orrs	r3, r2
 80008b4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80008b8:	613b      	str	r3, [r7, #16]
 80008ba:	e00b      	b.n	80008d4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80008c0:	f043 0220 	orr.w	r2, r3, #32
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008cc:	f043 0201 	orr.w	r2, r3, #1
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	685b      	ldr	r3, [r3, #4]
 80008da:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	693a      	ldr	r2, [r7, #16]
 80008e4:	430a      	orrs	r2, r1
 80008e6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	689a      	ldr	r2, [r3, #8]
 80008ee:	4b28      	ldr	r3, [pc, #160]	; (8000990 <HAL_ADC_Init+0x1a8>)
 80008f0:	4013      	ands	r3, r2
 80008f2:	687a      	ldr	r2, [r7, #4]
 80008f4:	6812      	ldr	r2, [r2, #0]
 80008f6:	68b9      	ldr	r1, [r7, #8]
 80008f8:	430b      	orrs	r3, r1
 80008fa:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	689b      	ldr	r3, [r3, #8]
 8000900:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000904:	d003      	beq.n	800090e <HAL_ADC_Init+0x126>
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	689b      	ldr	r3, [r3, #8]
 800090a:	2b01      	cmp	r3, #1
 800090c:	d104      	bne.n	8000918 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	691b      	ldr	r3, [r3, #16]
 8000912:	3b01      	subs	r3, #1
 8000914:	051b      	lsls	r3, r3, #20
 8000916:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800091e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	68fa      	ldr	r2, [r7, #12]
 8000928:	430a      	orrs	r2, r1
 800092a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	689a      	ldr	r2, [r3, #8]
 8000932:	4b18      	ldr	r3, [pc, #96]	; (8000994 <HAL_ADC_Init+0x1ac>)
 8000934:	4013      	ands	r3, r2
 8000936:	68ba      	ldr	r2, [r7, #8]
 8000938:	429a      	cmp	r2, r3
 800093a:	d10b      	bne.n	8000954 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	2200      	movs	r2, #0
 8000940:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000946:	f023 0303 	bic.w	r3, r3, #3
 800094a:	f043 0201 	orr.w	r2, r3, #1
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000952:	e018      	b.n	8000986 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000958:	f023 0312 	bic.w	r3, r3, #18
 800095c:	f043 0210 	orr.w	r2, r3, #16
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000968:	f043 0201 	orr.w	r2, r3, #1
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000970:	2301      	movs	r3, #1
 8000972:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000974:	e007      	b.n	8000986 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800097a:	f043 0210 	orr.w	r2, r3, #16
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000982:	2301      	movs	r3, #1
 8000984:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000986:	7dfb      	ldrb	r3, [r7, #23]
}
 8000988:	4618      	mov	r0, r3
 800098a:	3718      	adds	r7, #24
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	ffe1f7fd 	.word	0xffe1f7fd
 8000994:	ff1f0efe 	.word	0xff1f0efe

08000998 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b084      	sub	sp, #16
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80009a0:	2300      	movs	r3, #0
 80009a2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80009aa:	2b01      	cmp	r3, #1
 80009ac:	d101      	bne.n	80009b2 <HAL_ADC_Start+0x1a>
 80009ae:	2302      	movs	r3, #2
 80009b0:	e098      	b.n	8000ae4 <HAL_ADC_Start+0x14c>
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	2201      	movs	r2, #1
 80009b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80009ba:	6878      	ldr	r0, [r7, #4]
 80009bc:	f000 fa66 	bl	8000e8c <ADC_Enable>
 80009c0:	4603      	mov	r3, r0
 80009c2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80009c4:	7bfb      	ldrb	r3, [r7, #15]
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	f040 8087 	bne.w	8000ada <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80009d4:	f023 0301 	bic.w	r3, r3, #1
 80009d8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	4a41      	ldr	r2, [pc, #260]	; (8000aec <HAL_ADC_Start+0x154>)
 80009e6:	4293      	cmp	r3, r2
 80009e8:	d105      	bne.n	80009f6 <HAL_ADC_Start+0x5e>
 80009ea:	4b41      	ldr	r3, [pc, #260]	; (8000af0 <HAL_ADC_Start+0x158>)
 80009ec:	685b      	ldr	r3, [r3, #4]
 80009ee:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d115      	bne.n	8000a22 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009fa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	685b      	ldr	r3, [r3, #4]
 8000a08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d026      	beq.n	8000a5e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a14:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000a18:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000a20:	e01d      	b.n	8000a5e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a26:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	4a2f      	ldr	r2, [pc, #188]	; (8000af0 <HAL_ADC_Start+0x158>)
 8000a34:	4293      	cmp	r3, r2
 8000a36:	d004      	beq.n	8000a42 <HAL_ADC_Start+0xaa>
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	4a2b      	ldr	r2, [pc, #172]	; (8000aec <HAL_ADC_Start+0x154>)
 8000a3e:	4293      	cmp	r3, r2
 8000a40:	d10d      	bne.n	8000a5e <HAL_ADC_Start+0xc6>
 8000a42:	4b2b      	ldr	r3, [pc, #172]	; (8000af0 <HAL_ADC_Start+0x158>)
 8000a44:	685b      	ldr	r3, [r3, #4]
 8000a46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d007      	beq.n	8000a5e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a52:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000a56:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a62:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d006      	beq.n	8000a78 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a6e:	f023 0206 	bic.w	r2, r3, #6
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a76:	e002      	b.n	8000a7e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	2200      	movs	r2, #0
 8000a82:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	f06f 0202 	mvn.w	r2, #2
 8000a8e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	689b      	ldr	r3, [r3, #8]
 8000a96:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000a9a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000a9e:	d113      	bne.n	8000ac8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000aa4:	4a11      	ldr	r2, [pc, #68]	; (8000aec <HAL_ADC_Start+0x154>)
 8000aa6:	4293      	cmp	r3, r2
 8000aa8:	d105      	bne.n	8000ab6 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000aaa:	4b11      	ldr	r3, [pc, #68]	; (8000af0 <HAL_ADC_Start+0x158>)
 8000aac:	685b      	ldr	r3, [r3, #4]
 8000aae:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d108      	bne.n	8000ac8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	689a      	ldr	r2, [r3, #8]
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8000ac4:	609a      	str	r2, [r3, #8]
 8000ac6:	e00c      	b.n	8000ae2 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	689a      	ldr	r2, [r3, #8]
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000ad6:	609a      	str	r2, [r3, #8]
 8000ad8:	e003      	b.n	8000ae2 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	2200      	movs	r2, #0
 8000ade:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8000ae2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	3710      	adds	r7, #16
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	40012800 	.word	0x40012800
 8000af0:	40012400 	.word	0x40012400

08000af4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000af4:	b480      	push	{r7}
 8000af6:	b083      	sub	sp, #12
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8000b02:	4618      	mov	r0, r3
 8000b04:	370c      	adds	r7, #12
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bc80      	pop	{r7}
 8000b0a:	4770      	bx	lr

08000b0c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b084      	sub	sp, #16
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	685b      	ldr	r3, [r3, #4]
 8000b22:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8000b24:	68bb      	ldr	r3, [r7, #8]
 8000b26:	f003 0320 	and.w	r3, r3, #32
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d03e      	beq.n	8000bac <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	f003 0302 	and.w	r3, r3, #2
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d039      	beq.n	8000bac <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b3c:	f003 0310 	and.w	r3, r3, #16
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d105      	bne.n	8000b50 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b48:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	689b      	ldr	r3, [r3, #8]
 8000b56:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000b5a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000b5e:	d11d      	bne.n	8000b9c <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d119      	bne.n	8000b9c <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	685a      	ldr	r2, [r3, #4]
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	f022 0220 	bic.w	r2, r2, #32
 8000b76:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b7c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d105      	bne.n	8000b9c <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b94:	f043 0201 	orr.w	r2, r3, #1
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8000b9c:	6878      	ldr	r0, [r7, #4]
 8000b9e:	f7ff fbdb 	bl	8000358 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	f06f 0212 	mvn.w	r2, #18
 8000baa:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8000bac:	68bb      	ldr	r3, [r7, #8]
 8000bae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d04d      	beq.n	8000c52 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	f003 0304 	and.w	r3, r3, #4
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d048      	beq.n	8000c52 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bc4:	f003 0310 	and.w	r3, r3, #16
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d105      	bne.n	8000bd8 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bd0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	689b      	ldr	r3, [r3, #8]
 8000bde:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8000be2:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8000be6:	d012      	beq.n	8000c0e <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	685b      	ldr	r3, [r3, #4]
 8000bee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d125      	bne.n	8000c42 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	689b      	ldr	r3, [r3, #8]
 8000bfc:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000c00:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000c04:	d11d      	bne.n	8000c42 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d119      	bne.n	8000c42 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	685a      	ldr	r2, [r3, #4]
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000c1c:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d105      	bne.n	8000c42 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c3a:	f043 0201 	orr.w	r2, r3, #1
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8000c42:	6878      	ldr	r0, [r7, #4]
 8000c44:	f000 fa6c 	bl	8001120 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	f06f 020c 	mvn.w	r2, #12
 8000c50:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8000c52:	68bb      	ldr	r3, [r7, #8]
 8000c54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d012      	beq.n	8000c82 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	f003 0301 	and.w	r3, r3, #1
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d00d      	beq.n	8000c82 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c6a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000c72:	6878      	ldr	r0, [r7, #4]
 8000c74:	f000 f809 	bl	8000c8a <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	f06f 0201 	mvn.w	r2, #1
 8000c80:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8000c82:	bf00      	nop
 8000c84:	3710      	adds	r7, #16
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}

08000c8a <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8000c8a:	b480      	push	{r7}
 8000c8c:	b083      	sub	sp, #12
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8000c92:	bf00      	nop
 8000c94:	370c      	adds	r7, #12
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bc80      	pop	{r7}
 8000c9a:	4770      	bx	lr

08000c9c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000c9c:	b480      	push	{r7}
 8000c9e:	b085      	sub	sp, #20
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
 8000ca4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000caa:	2300      	movs	r3, #0
 8000cac:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000cb4:	2b01      	cmp	r3, #1
 8000cb6:	d101      	bne.n	8000cbc <HAL_ADC_ConfigChannel+0x20>
 8000cb8:	2302      	movs	r3, #2
 8000cba:	e0dc      	b.n	8000e76 <HAL_ADC_ConfigChannel+0x1da>
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	2b06      	cmp	r3, #6
 8000cca:	d81c      	bhi.n	8000d06 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	685a      	ldr	r2, [r3, #4]
 8000cd6:	4613      	mov	r3, r2
 8000cd8:	009b      	lsls	r3, r3, #2
 8000cda:	4413      	add	r3, r2
 8000cdc:	3b05      	subs	r3, #5
 8000cde:	221f      	movs	r2, #31
 8000ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce4:	43db      	mvns	r3, r3
 8000ce6:	4019      	ands	r1, r3
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	6818      	ldr	r0, [r3, #0]
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	685a      	ldr	r2, [r3, #4]
 8000cf0:	4613      	mov	r3, r2
 8000cf2:	009b      	lsls	r3, r3, #2
 8000cf4:	4413      	add	r3, r2
 8000cf6:	3b05      	subs	r3, #5
 8000cf8:	fa00 f203 	lsl.w	r2, r0, r3
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	430a      	orrs	r2, r1
 8000d02:	635a      	str	r2, [r3, #52]	; 0x34
 8000d04:	e03c      	b.n	8000d80 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	2b0c      	cmp	r3, #12
 8000d0c:	d81c      	bhi.n	8000d48 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	685a      	ldr	r2, [r3, #4]
 8000d18:	4613      	mov	r3, r2
 8000d1a:	009b      	lsls	r3, r3, #2
 8000d1c:	4413      	add	r3, r2
 8000d1e:	3b23      	subs	r3, #35	; 0x23
 8000d20:	221f      	movs	r2, #31
 8000d22:	fa02 f303 	lsl.w	r3, r2, r3
 8000d26:	43db      	mvns	r3, r3
 8000d28:	4019      	ands	r1, r3
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	6818      	ldr	r0, [r3, #0]
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	685a      	ldr	r2, [r3, #4]
 8000d32:	4613      	mov	r3, r2
 8000d34:	009b      	lsls	r3, r3, #2
 8000d36:	4413      	add	r3, r2
 8000d38:	3b23      	subs	r3, #35	; 0x23
 8000d3a:	fa00 f203 	lsl.w	r2, r0, r3
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	430a      	orrs	r2, r1
 8000d44:	631a      	str	r2, [r3, #48]	; 0x30
 8000d46:	e01b      	b.n	8000d80 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	685a      	ldr	r2, [r3, #4]
 8000d52:	4613      	mov	r3, r2
 8000d54:	009b      	lsls	r3, r3, #2
 8000d56:	4413      	add	r3, r2
 8000d58:	3b41      	subs	r3, #65	; 0x41
 8000d5a:	221f      	movs	r2, #31
 8000d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d60:	43db      	mvns	r3, r3
 8000d62:	4019      	ands	r1, r3
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	6818      	ldr	r0, [r3, #0]
 8000d68:	683b      	ldr	r3, [r7, #0]
 8000d6a:	685a      	ldr	r2, [r3, #4]
 8000d6c:	4613      	mov	r3, r2
 8000d6e:	009b      	lsls	r3, r3, #2
 8000d70:	4413      	add	r3, r2
 8000d72:	3b41      	subs	r3, #65	; 0x41
 8000d74:	fa00 f203 	lsl.w	r2, r0, r3
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	430a      	orrs	r2, r1
 8000d7e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	2b09      	cmp	r3, #9
 8000d86:	d91c      	bls.n	8000dc2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	68d9      	ldr	r1, [r3, #12]
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	681a      	ldr	r2, [r3, #0]
 8000d92:	4613      	mov	r3, r2
 8000d94:	005b      	lsls	r3, r3, #1
 8000d96:	4413      	add	r3, r2
 8000d98:	3b1e      	subs	r3, #30
 8000d9a:	2207      	movs	r2, #7
 8000d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000da0:	43db      	mvns	r3, r3
 8000da2:	4019      	ands	r1, r3
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	6898      	ldr	r0, [r3, #8]
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	4613      	mov	r3, r2
 8000dae:	005b      	lsls	r3, r3, #1
 8000db0:	4413      	add	r3, r2
 8000db2:	3b1e      	subs	r3, #30
 8000db4:	fa00 f203 	lsl.w	r2, r0, r3
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	430a      	orrs	r2, r1
 8000dbe:	60da      	str	r2, [r3, #12]
 8000dc0:	e019      	b.n	8000df6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	6919      	ldr	r1, [r3, #16]
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	4613      	mov	r3, r2
 8000dce:	005b      	lsls	r3, r3, #1
 8000dd0:	4413      	add	r3, r2
 8000dd2:	2207      	movs	r2, #7
 8000dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd8:	43db      	mvns	r3, r3
 8000dda:	4019      	ands	r1, r3
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	6898      	ldr	r0, [r3, #8]
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	681a      	ldr	r2, [r3, #0]
 8000de4:	4613      	mov	r3, r2
 8000de6:	005b      	lsls	r3, r3, #1
 8000de8:	4413      	add	r3, r2
 8000dea:	fa00 f203 	lsl.w	r2, r0, r3
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	430a      	orrs	r2, r1
 8000df4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	2b10      	cmp	r3, #16
 8000dfc:	d003      	beq.n	8000e06 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000e02:	2b11      	cmp	r3, #17
 8000e04:	d132      	bne.n	8000e6c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	4a1d      	ldr	r2, [pc, #116]	; (8000e80 <HAL_ADC_ConfigChannel+0x1e4>)
 8000e0c:	4293      	cmp	r3, r2
 8000e0e:	d125      	bne.n	8000e5c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	689b      	ldr	r3, [r3, #8]
 8000e16:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d126      	bne.n	8000e6c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	689a      	ldr	r2, [r3, #8]
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000e2c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	2b10      	cmp	r3, #16
 8000e34:	d11a      	bne.n	8000e6c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000e36:	4b13      	ldr	r3, [pc, #76]	; (8000e84 <HAL_ADC_ConfigChannel+0x1e8>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4a13      	ldr	r2, [pc, #76]	; (8000e88 <HAL_ADC_ConfigChannel+0x1ec>)
 8000e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8000e40:	0c9a      	lsrs	r2, r3, #18
 8000e42:	4613      	mov	r3, r2
 8000e44:	009b      	lsls	r3, r3, #2
 8000e46:	4413      	add	r3, r2
 8000e48:	005b      	lsls	r3, r3, #1
 8000e4a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000e4c:	e002      	b.n	8000e54 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8000e4e:	68bb      	ldr	r3, [r7, #8]
 8000e50:	3b01      	subs	r3, #1
 8000e52:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000e54:	68bb      	ldr	r3, [r7, #8]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d1f9      	bne.n	8000e4e <HAL_ADC_ConfigChannel+0x1b2>
 8000e5a:	e007      	b.n	8000e6c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e60:	f043 0220 	orr.w	r2, r3, #32
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	2200      	movs	r2, #0
 8000e70:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000e74:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	3714      	adds	r7, #20
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bc80      	pop	{r7}
 8000e7e:	4770      	bx	lr
 8000e80:	40012400 	.word	0x40012400
 8000e84:	20000000 	.word	0x20000000
 8000e88:	431bde83 	.word	0x431bde83

08000e8c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b084      	sub	sp, #16
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000e94:	2300      	movs	r3, #0
 8000e96:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	689b      	ldr	r3, [r3, #8]
 8000ea2:	f003 0301 	and.w	r3, r3, #1
 8000ea6:	2b01      	cmp	r3, #1
 8000ea8:	d040      	beq.n	8000f2c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	689a      	ldr	r2, [r3, #8]
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	f042 0201 	orr.w	r2, r2, #1
 8000eb8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000eba:	4b1f      	ldr	r3, [pc, #124]	; (8000f38 <ADC_Enable+0xac>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4a1f      	ldr	r2, [pc, #124]	; (8000f3c <ADC_Enable+0xb0>)
 8000ec0:	fba2 2303 	umull	r2, r3, r2, r3
 8000ec4:	0c9b      	lsrs	r3, r3, #18
 8000ec6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000ec8:	e002      	b.n	8000ed0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8000eca:	68bb      	ldr	r3, [r7, #8]
 8000ecc:	3b01      	subs	r3, #1
 8000ece:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000ed0:	68bb      	ldr	r3, [r7, #8]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d1f9      	bne.n	8000eca <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000ed6:	f7ff fc7d 	bl	80007d4 <HAL_GetTick>
 8000eda:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000edc:	e01f      	b.n	8000f1e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000ede:	f7ff fc79 	bl	80007d4 <HAL_GetTick>
 8000ee2:	4602      	mov	r2, r0
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	1ad3      	subs	r3, r2, r3
 8000ee8:	2b02      	cmp	r3, #2
 8000eea:	d918      	bls.n	8000f1e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	689b      	ldr	r3, [r3, #8]
 8000ef2:	f003 0301 	and.w	r3, r3, #1
 8000ef6:	2b01      	cmp	r3, #1
 8000ef8:	d011      	beq.n	8000f1e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000efe:	f043 0210 	orr.w	r2, r3, #16
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f0a:	f043 0201 	orr.w	r2, r3, #1
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	2200      	movs	r2, #0
 8000f16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	e007      	b.n	8000f2e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	689b      	ldr	r3, [r3, #8]
 8000f24:	f003 0301 	and.w	r3, r3, #1
 8000f28:	2b01      	cmp	r3, #1
 8000f2a:	d1d8      	bne.n	8000ede <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000f2c:	2300      	movs	r3, #0
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3710      	adds	r7, #16
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	20000000 	.word	0x20000000
 8000f3c:	431bde83 	.word	0x431bde83

08000f40 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b084      	sub	sp, #16
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	689b      	ldr	r3, [r3, #8]
 8000f52:	f003 0301 	and.w	r3, r3, #1
 8000f56:	2b01      	cmp	r3, #1
 8000f58:	d12e      	bne.n	8000fb8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	689a      	ldr	r2, [r3, #8]
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f022 0201 	bic.w	r2, r2, #1
 8000f68:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000f6a:	f7ff fc33 	bl	80007d4 <HAL_GetTick>
 8000f6e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000f70:	e01b      	b.n	8000faa <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000f72:	f7ff fc2f 	bl	80007d4 <HAL_GetTick>
 8000f76:	4602      	mov	r2, r0
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	1ad3      	subs	r3, r2, r3
 8000f7c:	2b02      	cmp	r3, #2
 8000f7e:	d914      	bls.n	8000faa <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	689b      	ldr	r3, [r3, #8]
 8000f86:	f003 0301 	and.w	r3, r3, #1
 8000f8a:	2b01      	cmp	r3, #1
 8000f8c:	d10d      	bne.n	8000faa <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f92:	f043 0210 	orr.w	r2, r3, #16
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f9e:	f043 0201 	orr.w	r2, r3, #1
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	e007      	b.n	8000fba <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	689b      	ldr	r3, [r3, #8]
 8000fb0:	f003 0301 	and.w	r3, r3, #1
 8000fb4:	2b01      	cmp	r3, #1
 8000fb6:	d0dc      	beq.n	8000f72 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000fb8:	2300      	movs	r3, #0
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	3710      	adds	r7, #16
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
	...

08000fc4 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8000fc4:	b590      	push	{r4, r7, lr}
 8000fc6:	b087      	sub	sp, #28
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d101      	bne.n	8000fe2 <HAL_ADCEx_Calibration_Start+0x1e>
 8000fde:	2302      	movs	r3, #2
 8000fe0:	e097      	b.n	8001112 <HAL_ADCEx_Calibration_Start+0x14e>
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000fea:	6878      	ldr	r0, [r7, #4]
 8000fec:	f7ff ffa8 	bl	8000f40 <ADC_ConversionStop_Disable>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8000ff4:	6878      	ldr	r0, [r7, #4]
 8000ff6:	f7ff ff49 	bl	8000e8c <ADC_Enable>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8000ffe:	7dfb      	ldrb	r3, [r7, #23]
 8001000:	2b00      	cmp	r3, #0
 8001002:	f040 8081 	bne.w	8001108 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800100a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800100e:	f023 0302 	bic.w	r3, r3, #2
 8001012:	f043 0202 	orr.w	r2, r3, #2
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800101a:	4b40      	ldr	r3, [pc, #256]	; (800111c <HAL_ADCEx_Calibration_Start+0x158>)
 800101c:	681c      	ldr	r4, [r3, #0]
 800101e:	2002      	movs	r0, #2
 8001020:	f001 f892 	bl	8002148 <HAL_RCCEx_GetPeriphCLKFreq>
 8001024:	4603      	mov	r3, r0
 8001026:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 800102a:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 800102c:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 800102e:	e002      	b.n	8001036 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	3b01      	subs	r3, #1
 8001034:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d1f9      	bne.n	8001030 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	689a      	ldr	r2, [r3, #8]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	f042 0208 	orr.w	r2, r2, #8
 800104a:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800104c:	f7ff fbc2 	bl	80007d4 <HAL_GetTick>
 8001050:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001052:	e01b      	b.n	800108c <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001054:	f7ff fbbe 	bl	80007d4 <HAL_GetTick>
 8001058:	4602      	mov	r2, r0
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	1ad3      	subs	r3, r2, r3
 800105e:	2b0a      	cmp	r3, #10
 8001060:	d914      	bls.n	800108c <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	689b      	ldr	r3, [r3, #8]
 8001068:	f003 0308 	and.w	r3, r3, #8
 800106c:	2b00      	cmp	r3, #0
 800106e:	d00d      	beq.n	800108c <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001074:	f023 0312 	bic.w	r3, r3, #18
 8001078:	f043 0210 	orr.w	r2, r3, #16
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2200      	movs	r2, #0
 8001084:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001088:	2301      	movs	r3, #1
 800108a:	e042      	b.n	8001112 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	689b      	ldr	r3, [r3, #8]
 8001092:	f003 0308 	and.w	r3, r3, #8
 8001096:	2b00      	cmp	r3, #0
 8001098:	d1dc      	bne.n	8001054 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	689a      	ldr	r2, [r3, #8]
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f042 0204 	orr.w	r2, r2, #4
 80010a8:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80010aa:	f7ff fb93 	bl	80007d4 <HAL_GetTick>
 80010ae:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80010b0:	e01b      	b.n	80010ea <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80010b2:	f7ff fb8f 	bl	80007d4 <HAL_GetTick>
 80010b6:	4602      	mov	r2, r0
 80010b8:	693b      	ldr	r3, [r7, #16]
 80010ba:	1ad3      	subs	r3, r2, r3
 80010bc:	2b0a      	cmp	r3, #10
 80010be:	d914      	bls.n	80010ea <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	689b      	ldr	r3, [r3, #8]
 80010c6:	f003 0304 	and.w	r3, r3, #4
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d00d      	beq.n	80010ea <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010d2:	f023 0312 	bic.w	r3, r3, #18
 80010d6:	f043 0210 	orr.w	r2, r3, #16
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2200      	movs	r2, #0
 80010e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80010e6:	2301      	movs	r3, #1
 80010e8:	e013      	b.n	8001112 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	689b      	ldr	r3, [r3, #8]
 80010f0:	f003 0304 	and.w	r3, r3, #4
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d1dc      	bne.n	80010b2 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010fc:	f023 0303 	bic.w	r3, r3, #3
 8001100:	f043 0201 	orr.w	r2, r3, #1
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2200      	movs	r2, #0
 800110c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001110:	7dfb      	ldrb	r3, [r7, #23]
}
 8001112:	4618      	mov	r0, r3
 8001114:	371c      	adds	r7, #28
 8001116:	46bd      	mov	sp, r7
 8001118:	bd90      	pop	{r4, r7, pc}
 800111a:	bf00      	nop
 800111c:	20000000 	.word	0x20000000

08001120 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001128:	bf00      	nop
 800112a:	370c      	adds	r7, #12
 800112c:	46bd      	mov	sp, r7
 800112e:	bc80      	pop	{r7}
 8001130:	4770      	bx	lr
	...

08001134 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001134:	b480      	push	{r7}
 8001136:	b085      	sub	sp, #20
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	f003 0307 	and.w	r3, r3, #7
 8001142:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001144:	4b0c      	ldr	r3, [pc, #48]	; (8001178 <__NVIC_SetPriorityGrouping+0x44>)
 8001146:	68db      	ldr	r3, [r3, #12]
 8001148:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800114a:	68ba      	ldr	r2, [r7, #8]
 800114c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001150:	4013      	ands	r3, r2
 8001152:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800115c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001160:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001164:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001166:	4a04      	ldr	r2, [pc, #16]	; (8001178 <__NVIC_SetPriorityGrouping+0x44>)
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	60d3      	str	r3, [r2, #12]
}
 800116c:	bf00      	nop
 800116e:	3714      	adds	r7, #20
 8001170:	46bd      	mov	sp, r7
 8001172:	bc80      	pop	{r7}
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop
 8001178:	e000ed00 	.word	0xe000ed00

0800117c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001180:	4b04      	ldr	r3, [pc, #16]	; (8001194 <__NVIC_GetPriorityGrouping+0x18>)
 8001182:	68db      	ldr	r3, [r3, #12]
 8001184:	0a1b      	lsrs	r3, r3, #8
 8001186:	f003 0307 	and.w	r3, r3, #7
}
 800118a:	4618      	mov	r0, r3
 800118c:	46bd      	mov	sp, r7
 800118e:	bc80      	pop	{r7}
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	e000ed00 	.word	0xe000ed00

08001198 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	4603      	mov	r3, r0
 80011a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	db0b      	blt.n	80011c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011aa:	79fb      	ldrb	r3, [r7, #7]
 80011ac:	f003 021f 	and.w	r2, r3, #31
 80011b0:	4906      	ldr	r1, [pc, #24]	; (80011cc <__NVIC_EnableIRQ+0x34>)
 80011b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011b6:	095b      	lsrs	r3, r3, #5
 80011b8:	2001      	movs	r0, #1
 80011ba:	fa00 f202 	lsl.w	r2, r0, r2
 80011be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011c2:	bf00      	nop
 80011c4:	370c      	adds	r7, #12
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bc80      	pop	{r7}
 80011ca:	4770      	bx	lr
 80011cc:	e000e100 	.word	0xe000e100

080011d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	4603      	mov	r3, r0
 80011d8:	6039      	str	r1, [r7, #0]
 80011da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	db0a      	blt.n	80011fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	b2da      	uxtb	r2, r3
 80011e8:	490c      	ldr	r1, [pc, #48]	; (800121c <__NVIC_SetPriority+0x4c>)
 80011ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ee:	0112      	lsls	r2, r2, #4
 80011f0:	b2d2      	uxtb	r2, r2
 80011f2:	440b      	add	r3, r1
 80011f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011f8:	e00a      	b.n	8001210 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	b2da      	uxtb	r2, r3
 80011fe:	4908      	ldr	r1, [pc, #32]	; (8001220 <__NVIC_SetPriority+0x50>)
 8001200:	79fb      	ldrb	r3, [r7, #7]
 8001202:	f003 030f 	and.w	r3, r3, #15
 8001206:	3b04      	subs	r3, #4
 8001208:	0112      	lsls	r2, r2, #4
 800120a:	b2d2      	uxtb	r2, r2
 800120c:	440b      	add	r3, r1
 800120e:	761a      	strb	r2, [r3, #24]
}
 8001210:	bf00      	nop
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	bc80      	pop	{r7}
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	e000e100 	.word	0xe000e100
 8001220:	e000ed00 	.word	0xe000ed00

08001224 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001224:	b480      	push	{r7}
 8001226:	b089      	sub	sp, #36	; 0x24
 8001228:	af00      	add	r7, sp, #0
 800122a:	60f8      	str	r0, [r7, #12]
 800122c:	60b9      	str	r1, [r7, #8]
 800122e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	f003 0307 	and.w	r3, r3, #7
 8001236:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001238:	69fb      	ldr	r3, [r7, #28]
 800123a:	f1c3 0307 	rsb	r3, r3, #7
 800123e:	2b04      	cmp	r3, #4
 8001240:	bf28      	it	cs
 8001242:	2304      	movcs	r3, #4
 8001244:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	3304      	adds	r3, #4
 800124a:	2b06      	cmp	r3, #6
 800124c:	d902      	bls.n	8001254 <NVIC_EncodePriority+0x30>
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	3b03      	subs	r3, #3
 8001252:	e000      	b.n	8001256 <NVIC_EncodePriority+0x32>
 8001254:	2300      	movs	r3, #0
 8001256:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001258:	f04f 32ff 	mov.w	r2, #4294967295
 800125c:	69bb      	ldr	r3, [r7, #24]
 800125e:	fa02 f303 	lsl.w	r3, r2, r3
 8001262:	43da      	mvns	r2, r3
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	401a      	ands	r2, r3
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800126c:	f04f 31ff 	mov.w	r1, #4294967295
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	fa01 f303 	lsl.w	r3, r1, r3
 8001276:	43d9      	mvns	r1, r3
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800127c:	4313      	orrs	r3, r2
         );
}
 800127e:	4618      	mov	r0, r3
 8001280:	3724      	adds	r7, #36	; 0x24
 8001282:	46bd      	mov	sp, r7
 8001284:	bc80      	pop	{r7}
 8001286:	4770      	bx	lr

08001288 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	3b01      	subs	r3, #1
 8001294:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001298:	d301      	bcc.n	800129e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800129a:	2301      	movs	r3, #1
 800129c:	e00f      	b.n	80012be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800129e:	4a0a      	ldr	r2, [pc, #40]	; (80012c8 <SysTick_Config+0x40>)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	3b01      	subs	r3, #1
 80012a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012a6:	210f      	movs	r1, #15
 80012a8:	f04f 30ff 	mov.w	r0, #4294967295
 80012ac:	f7ff ff90 	bl	80011d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012b0:	4b05      	ldr	r3, [pc, #20]	; (80012c8 <SysTick_Config+0x40>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012b6:	4b04      	ldr	r3, [pc, #16]	; (80012c8 <SysTick_Config+0x40>)
 80012b8:	2207      	movs	r2, #7
 80012ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012bc:	2300      	movs	r3, #0
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3708      	adds	r7, #8
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	e000e010 	.word	0xe000e010

080012cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	f7ff ff2d 	bl	8001134 <__NVIC_SetPriorityGrouping>
}
 80012da:	bf00      	nop
 80012dc:	3708      	adds	r7, #8
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}

080012e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012e2:	b580      	push	{r7, lr}
 80012e4:	b086      	sub	sp, #24
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	4603      	mov	r3, r0
 80012ea:	60b9      	str	r1, [r7, #8]
 80012ec:	607a      	str	r2, [r7, #4]
 80012ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012f0:	2300      	movs	r3, #0
 80012f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012f4:	f7ff ff42 	bl	800117c <__NVIC_GetPriorityGrouping>
 80012f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012fa:	687a      	ldr	r2, [r7, #4]
 80012fc:	68b9      	ldr	r1, [r7, #8]
 80012fe:	6978      	ldr	r0, [r7, #20]
 8001300:	f7ff ff90 	bl	8001224 <NVIC_EncodePriority>
 8001304:	4602      	mov	r2, r0
 8001306:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800130a:	4611      	mov	r1, r2
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff ff5f 	bl	80011d0 <__NVIC_SetPriority>
}
 8001312:	bf00      	nop
 8001314:	3718      	adds	r7, #24
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}

0800131a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800131a:	b580      	push	{r7, lr}
 800131c:	b082      	sub	sp, #8
 800131e:	af00      	add	r7, sp, #0
 8001320:	4603      	mov	r3, r0
 8001322:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001324:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff ff35 	bl	8001198 <__NVIC_EnableIRQ>
}
 800132e:	bf00      	nop
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}

08001336 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001336:	b580      	push	{r7, lr}
 8001338:	b082      	sub	sp, #8
 800133a:	af00      	add	r7, sp, #0
 800133c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f7ff ffa2 	bl	8001288 <SysTick_Config>
 8001344:	4603      	mov	r3, r0
}
 8001346:	4618      	mov	r0, r3
 8001348:	3708      	adds	r7, #8
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}

0800134e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800134e:	b480      	push	{r7}
 8001350:	b085      	sub	sp, #20
 8001352:	af00      	add	r7, sp, #0
 8001354:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001356:	2300      	movs	r3, #0
 8001358:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001360:	b2db      	uxtb	r3, r3
 8001362:	2b02      	cmp	r3, #2
 8001364:	d008      	beq.n	8001378 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2204      	movs	r2, #4
 800136a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2200      	movs	r2, #0
 8001370:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001374:	2301      	movs	r3, #1
 8001376:	e020      	b.n	80013ba <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f022 020e 	bic.w	r2, r2, #14
 8001386:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	681a      	ldr	r2, [r3, #0]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f022 0201 	bic.w	r2, r2, #1
 8001396:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013a0:	2101      	movs	r1, #1
 80013a2:	fa01 f202 	lsl.w	r2, r1, r2
 80013a6:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2201      	movs	r2, #1
 80013ac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2200      	movs	r2, #0
 80013b4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80013b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3714      	adds	r7, #20
 80013be:	46bd      	mov	sp, r7
 80013c0:	bc80      	pop	{r7}
 80013c2:	4770      	bx	lr

080013c4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b084      	sub	sp, #16
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013cc:	2300      	movs	r3, #0
 80013ce:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80013d6:	b2db      	uxtb	r3, r3
 80013d8:	2b02      	cmp	r3, #2
 80013da:	d005      	beq.n	80013e8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2204      	movs	r2, #4
 80013e0:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80013e2:	2301      	movs	r3, #1
 80013e4:	73fb      	strb	r3, [r7, #15]
 80013e6:	e051      	b.n	800148c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	681a      	ldr	r2, [r3, #0]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f022 020e 	bic.w	r2, r2, #14
 80013f6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	681a      	ldr	r2, [r3, #0]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f022 0201 	bic.w	r2, r2, #1
 8001406:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4a22      	ldr	r2, [pc, #136]	; (8001498 <HAL_DMA_Abort_IT+0xd4>)
 800140e:	4293      	cmp	r3, r2
 8001410:	d029      	beq.n	8001466 <HAL_DMA_Abort_IT+0xa2>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4a21      	ldr	r2, [pc, #132]	; (800149c <HAL_DMA_Abort_IT+0xd8>)
 8001418:	4293      	cmp	r3, r2
 800141a:	d022      	beq.n	8001462 <HAL_DMA_Abort_IT+0x9e>
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a1f      	ldr	r2, [pc, #124]	; (80014a0 <HAL_DMA_Abort_IT+0xdc>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d01a      	beq.n	800145c <HAL_DMA_Abort_IT+0x98>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4a1e      	ldr	r2, [pc, #120]	; (80014a4 <HAL_DMA_Abort_IT+0xe0>)
 800142c:	4293      	cmp	r3, r2
 800142e:	d012      	beq.n	8001456 <HAL_DMA_Abort_IT+0x92>
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a1c      	ldr	r2, [pc, #112]	; (80014a8 <HAL_DMA_Abort_IT+0xe4>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d00a      	beq.n	8001450 <HAL_DMA_Abort_IT+0x8c>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	4a1b      	ldr	r2, [pc, #108]	; (80014ac <HAL_DMA_Abort_IT+0xe8>)
 8001440:	4293      	cmp	r3, r2
 8001442:	d102      	bne.n	800144a <HAL_DMA_Abort_IT+0x86>
 8001444:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001448:	e00e      	b.n	8001468 <HAL_DMA_Abort_IT+0xa4>
 800144a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800144e:	e00b      	b.n	8001468 <HAL_DMA_Abort_IT+0xa4>
 8001450:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001454:	e008      	b.n	8001468 <HAL_DMA_Abort_IT+0xa4>
 8001456:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800145a:	e005      	b.n	8001468 <HAL_DMA_Abort_IT+0xa4>
 800145c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001460:	e002      	b.n	8001468 <HAL_DMA_Abort_IT+0xa4>
 8001462:	2310      	movs	r3, #16
 8001464:	e000      	b.n	8001468 <HAL_DMA_Abort_IT+0xa4>
 8001466:	2301      	movs	r3, #1
 8001468:	4a11      	ldr	r2, [pc, #68]	; (80014b0 <HAL_DMA_Abort_IT+0xec>)
 800146a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2201      	movs	r2, #1
 8001470:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2200      	movs	r2, #0
 8001478:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001480:	2b00      	cmp	r3, #0
 8001482:	d003      	beq.n	800148c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	4798      	blx	r3
    } 
  }
  return status;
 800148c:	7bfb      	ldrb	r3, [r7, #15]
}
 800148e:	4618      	mov	r0, r3
 8001490:	3710      	adds	r7, #16
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	40020008 	.word	0x40020008
 800149c:	4002001c 	.word	0x4002001c
 80014a0:	40020030 	.word	0x40020030
 80014a4:	40020044 	.word	0x40020044
 80014a8:	40020058 	.word	0x40020058
 80014ac:	4002006c 	.word	0x4002006c
 80014b0:	40020000 	.word	0x40020000

080014b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b08b      	sub	sp, #44	; 0x2c
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
 80014bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014be:	2300      	movs	r3, #0
 80014c0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80014c2:	2300      	movs	r3, #0
 80014c4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014c6:	e169      	b.n	800179c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80014c8:	2201      	movs	r2, #1
 80014ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014cc:	fa02 f303 	lsl.w	r3, r2, r3
 80014d0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	69fa      	ldr	r2, [r7, #28]
 80014d8:	4013      	ands	r3, r2
 80014da:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80014dc:	69ba      	ldr	r2, [r7, #24]
 80014de:	69fb      	ldr	r3, [r7, #28]
 80014e0:	429a      	cmp	r2, r3
 80014e2:	f040 8158 	bne.w	8001796 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	4a9a      	ldr	r2, [pc, #616]	; (8001754 <HAL_GPIO_Init+0x2a0>)
 80014ec:	4293      	cmp	r3, r2
 80014ee:	d05e      	beq.n	80015ae <HAL_GPIO_Init+0xfa>
 80014f0:	4a98      	ldr	r2, [pc, #608]	; (8001754 <HAL_GPIO_Init+0x2a0>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d875      	bhi.n	80015e2 <HAL_GPIO_Init+0x12e>
 80014f6:	4a98      	ldr	r2, [pc, #608]	; (8001758 <HAL_GPIO_Init+0x2a4>)
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d058      	beq.n	80015ae <HAL_GPIO_Init+0xfa>
 80014fc:	4a96      	ldr	r2, [pc, #600]	; (8001758 <HAL_GPIO_Init+0x2a4>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d86f      	bhi.n	80015e2 <HAL_GPIO_Init+0x12e>
 8001502:	4a96      	ldr	r2, [pc, #600]	; (800175c <HAL_GPIO_Init+0x2a8>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d052      	beq.n	80015ae <HAL_GPIO_Init+0xfa>
 8001508:	4a94      	ldr	r2, [pc, #592]	; (800175c <HAL_GPIO_Init+0x2a8>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d869      	bhi.n	80015e2 <HAL_GPIO_Init+0x12e>
 800150e:	4a94      	ldr	r2, [pc, #592]	; (8001760 <HAL_GPIO_Init+0x2ac>)
 8001510:	4293      	cmp	r3, r2
 8001512:	d04c      	beq.n	80015ae <HAL_GPIO_Init+0xfa>
 8001514:	4a92      	ldr	r2, [pc, #584]	; (8001760 <HAL_GPIO_Init+0x2ac>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d863      	bhi.n	80015e2 <HAL_GPIO_Init+0x12e>
 800151a:	4a92      	ldr	r2, [pc, #584]	; (8001764 <HAL_GPIO_Init+0x2b0>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d046      	beq.n	80015ae <HAL_GPIO_Init+0xfa>
 8001520:	4a90      	ldr	r2, [pc, #576]	; (8001764 <HAL_GPIO_Init+0x2b0>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d85d      	bhi.n	80015e2 <HAL_GPIO_Init+0x12e>
 8001526:	2b12      	cmp	r3, #18
 8001528:	d82a      	bhi.n	8001580 <HAL_GPIO_Init+0xcc>
 800152a:	2b12      	cmp	r3, #18
 800152c:	d859      	bhi.n	80015e2 <HAL_GPIO_Init+0x12e>
 800152e:	a201      	add	r2, pc, #4	; (adr r2, 8001534 <HAL_GPIO_Init+0x80>)
 8001530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001534:	080015af 	.word	0x080015af
 8001538:	08001589 	.word	0x08001589
 800153c:	0800159b 	.word	0x0800159b
 8001540:	080015dd 	.word	0x080015dd
 8001544:	080015e3 	.word	0x080015e3
 8001548:	080015e3 	.word	0x080015e3
 800154c:	080015e3 	.word	0x080015e3
 8001550:	080015e3 	.word	0x080015e3
 8001554:	080015e3 	.word	0x080015e3
 8001558:	080015e3 	.word	0x080015e3
 800155c:	080015e3 	.word	0x080015e3
 8001560:	080015e3 	.word	0x080015e3
 8001564:	080015e3 	.word	0x080015e3
 8001568:	080015e3 	.word	0x080015e3
 800156c:	080015e3 	.word	0x080015e3
 8001570:	080015e3 	.word	0x080015e3
 8001574:	080015e3 	.word	0x080015e3
 8001578:	08001591 	.word	0x08001591
 800157c:	080015a5 	.word	0x080015a5
 8001580:	4a79      	ldr	r2, [pc, #484]	; (8001768 <HAL_GPIO_Init+0x2b4>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d013      	beq.n	80015ae <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001586:	e02c      	b.n	80015e2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	623b      	str	r3, [r7, #32]
          break;
 800158e:	e029      	b.n	80015e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	3304      	adds	r3, #4
 8001596:	623b      	str	r3, [r7, #32]
          break;
 8001598:	e024      	b.n	80015e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	68db      	ldr	r3, [r3, #12]
 800159e:	3308      	adds	r3, #8
 80015a0:	623b      	str	r3, [r7, #32]
          break;
 80015a2:	e01f      	b.n	80015e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	68db      	ldr	r3, [r3, #12]
 80015a8:	330c      	adds	r3, #12
 80015aa:	623b      	str	r3, [r7, #32]
          break;
 80015ac:	e01a      	b.n	80015e4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	689b      	ldr	r3, [r3, #8]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d102      	bne.n	80015bc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80015b6:	2304      	movs	r3, #4
 80015b8:	623b      	str	r3, [r7, #32]
          break;
 80015ba:	e013      	b.n	80015e4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	689b      	ldr	r3, [r3, #8]
 80015c0:	2b01      	cmp	r3, #1
 80015c2:	d105      	bne.n	80015d0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015c4:	2308      	movs	r3, #8
 80015c6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	69fa      	ldr	r2, [r7, #28]
 80015cc:	611a      	str	r2, [r3, #16]
          break;
 80015ce:	e009      	b.n	80015e4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015d0:	2308      	movs	r3, #8
 80015d2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	69fa      	ldr	r2, [r7, #28]
 80015d8:	615a      	str	r2, [r3, #20]
          break;
 80015da:	e003      	b.n	80015e4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80015dc:	2300      	movs	r3, #0
 80015de:	623b      	str	r3, [r7, #32]
          break;
 80015e0:	e000      	b.n	80015e4 <HAL_GPIO_Init+0x130>
          break;
 80015e2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80015e4:	69bb      	ldr	r3, [r7, #24]
 80015e6:	2bff      	cmp	r3, #255	; 0xff
 80015e8:	d801      	bhi.n	80015ee <HAL_GPIO_Init+0x13a>
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	e001      	b.n	80015f2 <HAL_GPIO_Init+0x13e>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	3304      	adds	r3, #4
 80015f2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80015f4:	69bb      	ldr	r3, [r7, #24]
 80015f6:	2bff      	cmp	r3, #255	; 0xff
 80015f8:	d802      	bhi.n	8001600 <HAL_GPIO_Init+0x14c>
 80015fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	e002      	b.n	8001606 <HAL_GPIO_Init+0x152>
 8001600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001602:	3b08      	subs	r3, #8
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	210f      	movs	r1, #15
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	fa01 f303 	lsl.w	r3, r1, r3
 8001614:	43db      	mvns	r3, r3
 8001616:	401a      	ands	r2, r3
 8001618:	6a39      	ldr	r1, [r7, #32]
 800161a:	693b      	ldr	r3, [r7, #16]
 800161c:	fa01 f303 	lsl.w	r3, r1, r3
 8001620:	431a      	orrs	r2, r3
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800162e:	2b00      	cmp	r3, #0
 8001630:	f000 80b1 	beq.w	8001796 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001634:	4b4d      	ldr	r3, [pc, #308]	; (800176c <HAL_GPIO_Init+0x2b8>)
 8001636:	699b      	ldr	r3, [r3, #24]
 8001638:	4a4c      	ldr	r2, [pc, #304]	; (800176c <HAL_GPIO_Init+0x2b8>)
 800163a:	f043 0301 	orr.w	r3, r3, #1
 800163e:	6193      	str	r3, [r2, #24]
 8001640:	4b4a      	ldr	r3, [pc, #296]	; (800176c <HAL_GPIO_Init+0x2b8>)
 8001642:	699b      	ldr	r3, [r3, #24]
 8001644:	f003 0301 	and.w	r3, r3, #1
 8001648:	60bb      	str	r3, [r7, #8]
 800164a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800164c:	4a48      	ldr	r2, [pc, #288]	; (8001770 <HAL_GPIO_Init+0x2bc>)
 800164e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001650:	089b      	lsrs	r3, r3, #2
 8001652:	3302      	adds	r3, #2
 8001654:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001658:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800165a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800165c:	f003 0303 	and.w	r3, r3, #3
 8001660:	009b      	lsls	r3, r3, #2
 8001662:	220f      	movs	r2, #15
 8001664:	fa02 f303 	lsl.w	r3, r2, r3
 8001668:	43db      	mvns	r3, r3
 800166a:	68fa      	ldr	r2, [r7, #12]
 800166c:	4013      	ands	r3, r2
 800166e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	4a40      	ldr	r2, [pc, #256]	; (8001774 <HAL_GPIO_Init+0x2c0>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d013      	beq.n	80016a0 <HAL_GPIO_Init+0x1ec>
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	4a3f      	ldr	r2, [pc, #252]	; (8001778 <HAL_GPIO_Init+0x2c4>)
 800167c:	4293      	cmp	r3, r2
 800167e:	d00d      	beq.n	800169c <HAL_GPIO_Init+0x1e8>
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	4a3e      	ldr	r2, [pc, #248]	; (800177c <HAL_GPIO_Init+0x2c8>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d007      	beq.n	8001698 <HAL_GPIO_Init+0x1e4>
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	4a3d      	ldr	r2, [pc, #244]	; (8001780 <HAL_GPIO_Init+0x2cc>)
 800168c:	4293      	cmp	r3, r2
 800168e:	d101      	bne.n	8001694 <HAL_GPIO_Init+0x1e0>
 8001690:	2303      	movs	r3, #3
 8001692:	e006      	b.n	80016a2 <HAL_GPIO_Init+0x1ee>
 8001694:	2304      	movs	r3, #4
 8001696:	e004      	b.n	80016a2 <HAL_GPIO_Init+0x1ee>
 8001698:	2302      	movs	r3, #2
 800169a:	e002      	b.n	80016a2 <HAL_GPIO_Init+0x1ee>
 800169c:	2301      	movs	r3, #1
 800169e:	e000      	b.n	80016a2 <HAL_GPIO_Init+0x1ee>
 80016a0:	2300      	movs	r3, #0
 80016a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016a4:	f002 0203 	and.w	r2, r2, #3
 80016a8:	0092      	lsls	r2, r2, #2
 80016aa:	4093      	lsls	r3, r2
 80016ac:	68fa      	ldr	r2, [r7, #12]
 80016ae:	4313      	orrs	r3, r2
 80016b0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80016b2:	492f      	ldr	r1, [pc, #188]	; (8001770 <HAL_GPIO_Init+0x2bc>)
 80016b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016b6:	089b      	lsrs	r3, r3, #2
 80016b8:	3302      	adds	r3, #2
 80016ba:	68fa      	ldr	r2, [r7, #12]
 80016bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d006      	beq.n	80016da <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80016cc:	4b2d      	ldr	r3, [pc, #180]	; (8001784 <HAL_GPIO_Init+0x2d0>)
 80016ce:	689a      	ldr	r2, [r3, #8]
 80016d0:	492c      	ldr	r1, [pc, #176]	; (8001784 <HAL_GPIO_Init+0x2d0>)
 80016d2:	69bb      	ldr	r3, [r7, #24]
 80016d4:	4313      	orrs	r3, r2
 80016d6:	608b      	str	r3, [r1, #8]
 80016d8:	e006      	b.n	80016e8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80016da:	4b2a      	ldr	r3, [pc, #168]	; (8001784 <HAL_GPIO_Init+0x2d0>)
 80016dc:	689a      	ldr	r2, [r3, #8]
 80016de:	69bb      	ldr	r3, [r7, #24]
 80016e0:	43db      	mvns	r3, r3
 80016e2:	4928      	ldr	r1, [pc, #160]	; (8001784 <HAL_GPIO_Init+0x2d0>)
 80016e4:	4013      	ands	r3, r2
 80016e6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d006      	beq.n	8001702 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80016f4:	4b23      	ldr	r3, [pc, #140]	; (8001784 <HAL_GPIO_Init+0x2d0>)
 80016f6:	68da      	ldr	r2, [r3, #12]
 80016f8:	4922      	ldr	r1, [pc, #136]	; (8001784 <HAL_GPIO_Init+0x2d0>)
 80016fa:	69bb      	ldr	r3, [r7, #24]
 80016fc:	4313      	orrs	r3, r2
 80016fe:	60cb      	str	r3, [r1, #12]
 8001700:	e006      	b.n	8001710 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001702:	4b20      	ldr	r3, [pc, #128]	; (8001784 <HAL_GPIO_Init+0x2d0>)
 8001704:	68da      	ldr	r2, [r3, #12]
 8001706:	69bb      	ldr	r3, [r7, #24]
 8001708:	43db      	mvns	r3, r3
 800170a:	491e      	ldr	r1, [pc, #120]	; (8001784 <HAL_GPIO_Init+0x2d0>)
 800170c:	4013      	ands	r3, r2
 800170e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001718:	2b00      	cmp	r3, #0
 800171a:	d006      	beq.n	800172a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800171c:	4b19      	ldr	r3, [pc, #100]	; (8001784 <HAL_GPIO_Init+0x2d0>)
 800171e:	685a      	ldr	r2, [r3, #4]
 8001720:	4918      	ldr	r1, [pc, #96]	; (8001784 <HAL_GPIO_Init+0x2d0>)
 8001722:	69bb      	ldr	r3, [r7, #24]
 8001724:	4313      	orrs	r3, r2
 8001726:	604b      	str	r3, [r1, #4]
 8001728:	e006      	b.n	8001738 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800172a:	4b16      	ldr	r3, [pc, #88]	; (8001784 <HAL_GPIO_Init+0x2d0>)
 800172c:	685a      	ldr	r2, [r3, #4]
 800172e:	69bb      	ldr	r3, [r7, #24]
 8001730:	43db      	mvns	r3, r3
 8001732:	4914      	ldr	r1, [pc, #80]	; (8001784 <HAL_GPIO_Init+0x2d0>)
 8001734:	4013      	ands	r3, r2
 8001736:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001740:	2b00      	cmp	r3, #0
 8001742:	d021      	beq.n	8001788 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001744:	4b0f      	ldr	r3, [pc, #60]	; (8001784 <HAL_GPIO_Init+0x2d0>)
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	490e      	ldr	r1, [pc, #56]	; (8001784 <HAL_GPIO_Init+0x2d0>)
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	4313      	orrs	r3, r2
 800174e:	600b      	str	r3, [r1, #0]
 8001750:	e021      	b.n	8001796 <HAL_GPIO_Init+0x2e2>
 8001752:	bf00      	nop
 8001754:	10320000 	.word	0x10320000
 8001758:	10310000 	.word	0x10310000
 800175c:	10220000 	.word	0x10220000
 8001760:	10210000 	.word	0x10210000
 8001764:	10120000 	.word	0x10120000
 8001768:	10110000 	.word	0x10110000
 800176c:	40021000 	.word	0x40021000
 8001770:	40010000 	.word	0x40010000
 8001774:	40010800 	.word	0x40010800
 8001778:	40010c00 	.word	0x40010c00
 800177c:	40011000 	.word	0x40011000
 8001780:	40011400 	.word	0x40011400
 8001784:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001788:	4b0b      	ldr	r3, [pc, #44]	; (80017b8 <HAL_GPIO_Init+0x304>)
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	69bb      	ldr	r3, [r7, #24]
 800178e:	43db      	mvns	r3, r3
 8001790:	4909      	ldr	r1, [pc, #36]	; (80017b8 <HAL_GPIO_Init+0x304>)
 8001792:	4013      	ands	r3, r2
 8001794:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001798:	3301      	adds	r3, #1
 800179a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	681a      	ldr	r2, [r3, #0]
 80017a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a2:	fa22 f303 	lsr.w	r3, r2, r3
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	f47f ae8e 	bne.w	80014c8 <HAL_GPIO_Init+0x14>
  }
}
 80017ac:	bf00      	nop
 80017ae:	bf00      	nop
 80017b0:	372c      	adds	r7, #44	; 0x2c
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bc80      	pop	{r7}
 80017b6:	4770      	bx	lr
 80017b8:	40010400 	.word	0x40010400

080017bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b086      	sub	sp, #24
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d101      	bne.n	80017ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e272      	b.n	8001cb4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f003 0301 	and.w	r3, r3, #1
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	f000 8087 	beq.w	80018ea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80017dc:	4b92      	ldr	r3, [pc, #584]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f003 030c 	and.w	r3, r3, #12
 80017e4:	2b04      	cmp	r3, #4
 80017e6:	d00c      	beq.n	8001802 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80017e8:	4b8f      	ldr	r3, [pc, #572]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f003 030c 	and.w	r3, r3, #12
 80017f0:	2b08      	cmp	r3, #8
 80017f2:	d112      	bne.n	800181a <HAL_RCC_OscConfig+0x5e>
 80017f4:	4b8c      	ldr	r3, [pc, #560]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001800:	d10b      	bne.n	800181a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001802:	4b89      	ldr	r3, [pc, #548]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800180a:	2b00      	cmp	r3, #0
 800180c:	d06c      	beq.n	80018e8 <HAL_RCC_OscConfig+0x12c>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d168      	bne.n	80018e8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	e24c      	b.n	8001cb4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001822:	d106      	bne.n	8001832 <HAL_RCC_OscConfig+0x76>
 8001824:	4b80      	ldr	r3, [pc, #512]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a7f      	ldr	r2, [pc, #508]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 800182a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800182e:	6013      	str	r3, [r2, #0]
 8001830:	e02e      	b.n	8001890 <HAL_RCC_OscConfig+0xd4>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d10c      	bne.n	8001854 <HAL_RCC_OscConfig+0x98>
 800183a:	4b7b      	ldr	r3, [pc, #492]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4a7a      	ldr	r2, [pc, #488]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 8001840:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001844:	6013      	str	r3, [r2, #0]
 8001846:	4b78      	ldr	r3, [pc, #480]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a77      	ldr	r2, [pc, #476]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 800184c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001850:	6013      	str	r3, [r2, #0]
 8001852:	e01d      	b.n	8001890 <HAL_RCC_OscConfig+0xd4>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800185c:	d10c      	bne.n	8001878 <HAL_RCC_OscConfig+0xbc>
 800185e:	4b72      	ldr	r3, [pc, #456]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a71      	ldr	r2, [pc, #452]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 8001864:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001868:	6013      	str	r3, [r2, #0]
 800186a:	4b6f      	ldr	r3, [pc, #444]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a6e      	ldr	r2, [pc, #440]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 8001870:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001874:	6013      	str	r3, [r2, #0]
 8001876:	e00b      	b.n	8001890 <HAL_RCC_OscConfig+0xd4>
 8001878:	4b6b      	ldr	r3, [pc, #428]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a6a      	ldr	r2, [pc, #424]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 800187e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001882:	6013      	str	r3, [r2, #0]
 8001884:	4b68      	ldr	r3, [pc, #416]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4a67      	ldr	r2, [pc, #412]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 800188a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800188e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d013      	beq.n	80018c0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001898:	f7fe ff9c 	bl	80007d4 <HAL_GetTick>
 800189c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800189e:	e008      	b.n	80018b2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018a0:	f7fe ff98 	bl	80007d4 <HAL_GetTick>
 80018a4:	4602      	mov	r2, r0
 80018a6:	693b      	ldr	r3, [r7, #16]
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	2b64      	cmp	r3, #100	; 0x64
 80018ac:	d901      	bls.n	80018b2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80018ae:	2303      	movs	r3, #3
 80018b0:	e200      	b.n	8001cb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018b2:	4b5d      	ldr	r3, [pc, #372]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d0f0      	beq.n	80018a0 <HAL_RCC_OscConfig+0xe4>
 80018be:	e014      	b.n	80018ea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c0:	f7fe ff88 	bl	80007d4 <HAL_GetTick>
 80018c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018c6:	e008      	b.n	80018da <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018c8:	f7fe ff84 	bl	80007d4 <HAL_GetTick>
 80018cc:	4602      	mov	r2, r0
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	2b64      	cmp	r3, #100	; 0x64
 80018d4:	d901      	bls.n	80018da <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80018d6:	2303      	movs	r3, #3
 80018d8:	e1ec      	b.n	8001cb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018da:	4b53      	ldr	r3, [pc, #332]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d1f0      	bne.n	80018c8 <HAL_RCC_OscConfig+0x10c>
 80018e6:	e000      	b.n	80018ea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f003 0302 	and.w	r3, r3, #2
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d063      	beq.n	80019be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80018f6:	4b4c      	ldr	r3, [pc, #304]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	f003 030c 	and.w	r3, r3, #12
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d00b      	beq.n	800191a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001902:	4b49      	ldr	r3, [pc, #292]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	f003 030c 	and.w	r3, r3, #12
 800190a:	2b08      	cmp	r3, #8
 800190c:	d11c      	bne.n	8001948 <HAL_RCC_OscConfig+0x18c>
 800190e:	4b46      	ldr	r3, [pc, #280]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001916:	2b00      	cmp	r3, #0
 8001918:	d116      	bne.n	8001948 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800191a:	4b43      	ldr	r3, [pc, #268]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f003 0302 	and.w	r3, r3, #2
 8001922:	2b00      	cmp	r3, #0
 8001924:	d005      	beq.n	8001932 <HAL_RCC_OscConfig+0x176>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	691b      	ldr	r3, [r3, #16]
 800192a:	2b01      	cmp	r3, #1
 800192c:	d001      	beq.n	8001932 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	e1c0      	b.n	8001cb4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001932:	4b3d      	ldr	r3, [pc, #244]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	695b      	ldr	r3, [r3, #20]
 800193e:	00db      	lsls	r3, r3, #3
 8001940:	4939      	ldr	r1, [pc, #228]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 8001942:	4313      	orrs	r3, r2
 8001944:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001946:	e03a      	b.n	80019be <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	691b      	ldr	r3, [r3, #16]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d020      	beq.n	8001992 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001950:	4b36      	ldr	r3, [pc, #216]	; (8001a2c <HAL_RCC_OscConfig+0x270>)
 8001952:	2201      	movs	r2, #1
 8001954:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001956:	f7fe ff3d 	bl	80007d4 <HAL_GetTick>
 800195a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800195c:	e008      	b.n	8001970 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800195e:	f7fe ff39 	bl	80007d4 <HAL_GetTick>
 8001962:	4602      	mov	r2, r0
 8001964:	693b      	ldr	r3, [r7, #16]
 8001966:	1ad3      	subs	r3, r2, r3
 8001968:	2b02      	cmp	r3, #2
 800196a:	d901      	bls.n	8001970 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800196c:	2303      	movs	r3, #3
 800196e:	e1a1      	b.n	8001cb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001970:	4b2d      	ldr	r3, [pc, #180]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f003 0302 	and.w	r3, r3, #2
 8001978:	2b00      	cmp	r3, #0
 800197a:	d0f0      	beq.n	800195e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800197c:	4b2a      	ldr	r3, [pc, #168]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	695b      	ldr	r3, [r3, #20]
 8001988:	00db      	lsls	r3, r3, #3
 800198a:	4927      	ldr	r1, [pc, #156]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 800198c:	4313      	orrs	r3, r2
 800198e:	600b      	str	r3, [r1, #0]
 8001990:	e015      	b.n	80019be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001992:	4b26      	ldr	r3, [pc, #152]	; (8001a2c <HAL_RCC_OscConfig+0x270>)
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001998:	f7fe ff1c 	bl	80007d4 <HAL_GetTick>
 800199c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800199e:	e008      	b.n	80019b2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019a0:	f7fe ff18 	bl	80007d4 <HAL_GetTick>
 80019a4:	4602      	mov	r2, r0
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	2b02      	cmp	r3, #2
 80019ac:	d901      	bls.n	80019b2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80019ae:	2303      	movs	r3, #3
 80019b0:	e180      	b.n	8001cb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019b2:	4b1d      	ldr	r3, [pc, #116]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f003 0302 	and.w	r3, r3, #2
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d1f0      	bne.n	80019a0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f003 0308 	and.w	r3, r3, #8
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d03a      	beq.n	8001a40 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	699b      	ldr	r3, [r3, #24]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d019      	beq.n	8001a06 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019d2:	4b17      	ldr	r3, [pc, #92]	; (8001a30 <HAL_RCC_OscConfig+0x274>)
 80019d4:	2201      	movs	r2, #1
 80019d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019d8:	f7fe fefc 	bl	80007d4 <HAL_GetTick>
 80019dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019de:	e008      	b.n	80019f2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019e0:	f7fe fef8 	bl	80007d4 <HAL_GetTick>
 80019e4:	4602      	mov	r2, r0
 80019e6:	693b      	ldr	r3, [r7, #16]
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	d901      	bls.n	80019f2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80019ee:	2303      	movs	r3, #3
 80019f0:	e160      	b.n	8001cb4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019f2:	4b0d      	ldr	r3, [pc, #52]	; (8001a28 <HAL_RCC_OscConfig+0x26c>)
 80019f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019f6:	f003 0302 	and.w	r3, r3, #2
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d0f0      	beq.n	80019e0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80019fe:	2001      	movs	r0, #1
 8001a00:	f000 face 	bl	8001fa0 <RCC_Delay>
 8001a04:	e01c      	b.n	8001a40 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a06:	4b0a      	ldr	r3, [pc, #40]	; (8001a30 <HAL_RCC_OscConfig+0x274>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a0c:	f7fe fee2 	bl	80007d4 <HAL_GetTick>
 8001a10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a12:	e00f      	b.n	8001a34 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a14:	f7fe fede 	bl	80007d4 <HAL_GetTick>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	2b02      	cmp	r3, #2
 8001a20:	d908      	bls.n	8001a34 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001a22:	2303      	movs	r3, #3
 8001a24:	e146      	b.n	8001cb4 <HAL_RCC_OscConfig+0x4f8>
 8001a26:	bf00      	nop
 8001a28:	40021000 	.word	0x40021000
 8001a2c:	42420000 	.word	0x42420000
 8001a30:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a34:	4b92      	ldr	r3, [pc, #584]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a38:	f003 0302 	and.w	r3, r3, #2
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d1e9      	bne.n	8001a14 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f003 0304 	and.w	r3, r3, #4
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	f000 80a6 	beq.w	8001b9a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a52:	4b8b      	ldr	r3, [pc, #556]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001a54:	69db      	ldr	r3, [r3, #28]
 8001a56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d10d      	bne.n	8001a7a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a5e:	4b88      	ldr	r3, [pc, #544]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001a60:	69db      	ldr	r3, [r3, #28]
 8001a62:	4a87      	ldr	r2, [pc, #540]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001a64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a68:	61d3      	str	r3, [r2, #28]
 8001a6a:	4b85      	ldr	r3, [pc, #532]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001a6c:	69db      	ldr	r3, [r3, #28]
 8001a6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a72:	60bb      	str	r3, [r7, #8]
 8001a74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a76:	2301      	movs	r3, #1
 8001a78:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a7a:	4b82      	ldr	r3, [pc, #520]	; (8001c84 <HAL_RCC_OscConfig+0x4c8>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d118      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a86:	4b7f      	ldr	r3, [pc, #508]	; (8001c84 <HAL_RCC_OscConfig+0x4c8>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a7e      	ldr	r2, [pc, #504]	; (8001c84 <HAL_RCC_OscConfig+0x4c8>)
 8001a8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a92:	f7fe fe9f 	bl	80007d4 <HAL_GetTick>
 8001a96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a98:	e008      	b.n	8001aac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a9a:	f7fe fe9b 	bl	80007d4 <HAL_GetTick>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	1ad3      	subs	r3, r2, r3
 8001aa4:	2b64      	cmp	r3, #100	; 0x64
 8001aa6:	d901      	bls.n	8001aac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	e103      	b.n	8001cb4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aac:	4b75      	ldr	r3, [pc, #468]	; (8001c84 <HAL_RCC_OscConfig+0x4c8>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d0f0      	beq.n	8001a9a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d106      	bne.n	8001ace <HAL_RCC_OscConfig+0x312>
 8001ac0:	4b6f      	ldr	r3, [pc, #444]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001ac2:	6a1b      	ldr	r3, [r3, #32]
 8001ac4:	4a6e      	ldr	r2, [pc, #440]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001ac6:	f043 0301 	orr.w	r3, r3, #1
 8001aca:	6213      	str	r3, [r2, #32]
 8001acc:	e02d      	b.n	8001b2a <HAL_RCC_OscConfig+0x36e>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	68db      	ldr	r3, [r3, #12]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d10c      	bne.n	8001af0 <HAL_RCC_OscConfig+0x334>
 8001ad6:	4b6a      	ldr	r3, [pc, #424]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001ad8:	6a1b      	ldr	r3, [r3, #32]
 8001ada:	4a69      	ldr	r2, [pc, #420]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001adc:	f023 0301 	bic.w	r3, r3, #1
 8001ae0:	6213      	str	r3, [r2, #32]
 8001ae2:	4b67      	ldr	r3, [pc, #412]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001ae4:	6a1b      	ldr	r3, [r3, #32]
 8001ae6:	4a66      	ldr	r2, [pc, #408]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001ae8:	f023 0304 	bic.w	r3, r3, #4
 8001aec:	6213      	str	r3, [r2, #32]
 8001aee:	e01c      	b.n	8001b2a <HAL_RCC_OscConfig+0x36e>
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	2b05      	cmp	r3, #5
 8001af6:	d10c      	bne.n	8001b12 <HAL_RCC_OscConfig+0x356>
 8001af8:	4b61      	ldr	r3, [pc, #388]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001afa:	6a1b      	ldr	r3, [r3, #32]
 8001afc:	4a60      	ldr	r2, [pc, #384]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001afe:	f043 0304 	orr.w	r3, r3, #4
 8001b02:	6213      	str	r3, [r2, #32]
 8001b04:	4b5e      	ldr	r3, [pc, #376]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001b06:	6a1b      	ldr	r3, [r3, #32]
 8001b08:	4a5d      	ldr	r2, [pc, #372]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001b0a:	f043 0301 	orr.w	r3, r3, #1
 8001b0e:	6213      	str	r3, [r2, #32]
 8001b10:	e00b      	b.n	8001b2a <HAL_RCC_OscConfig+0x36e>
 8001b12:	4b5b      	ldr	r3, [pc, #364]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001b14:	6a1b      	ldr	r3, [r3, #32]
 8001b16:	4a5a      	ldr	r2, [pc, #360]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001b18:	f023 0301 	bic.w	r3, r3, #1
 8001b1c:	6213      	str	r3, [r2, #32]
 8001b1e:	4b58      	ldr	r3, [pc, #352]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001b20:	6a1b      	ldr	r3, [r3, #32]
 8001b22:	4a57      	ldr	r2, [pc, #348]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001b24:	f023 0304 	bic.w	r3, r3, #4
 8001b28:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	68db      	ldr	r3, [r3, #12]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d015      	beq.n	8001b5e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b32:	f7fe fe4f 	bl	80007d4 <HAL_GetTick>
 8001b36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b38:	e00a      	b.n	8001b50 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b3a:	f7fe fe4b 	bl	80007d4 <HAL_GetTick>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	693b      	ldr	r3, [r7, #16]
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d901      	bls.n	8001b50 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	e0b1      	b.n	8001cb4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b50:	4b4b      	ldr	r3, [pc, #300]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001b52:	6a1b      	ldr	r3, [r3, #32]
 8001b54:	f003 0302 	and.w	r3, r3, #2
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d0ee      	beq.n	8001b3a <HAL_RCC_OscConfig+0x37e>
 8001b5c:	e014      	b.n	8001b88 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b5e:	f7fe fe39 	bl	80007d4 <HAL_GetTick>
 8001b62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b64:	e00a      	b.n	8001b7c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b66:	f7fe fe35 	bl	80007d4 <HAL_GetTick>
 8001b6a:	4602      	mov	r2, r0
 8001b6c:	693b      	ldr	r3, [r7, #16]
 8001b6e:	1ad3      	subs	r3, r2, r3
 8001b70:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d901      	bls.n	8001b7c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001b78:	2303      	movs	r3, #3
 8001b7a:	e09b      	b.n	8001cb4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b7c:	4b40      	ldr	r3, [pc, #256]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001b7e:	6a1b      	ldr	r3, [r3, #32]
 8001b80:	f003 0302 	and.w	r3, r3, #2
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d1ee      	bne.n	8001b66 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b88:	7dfb      	ldrb	r3, [r7, #23]
 8001b8a:	2b01      	cmp	r3, #1
 8001b8c:	d105      	bne.n	8001b9a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b8e:	4b3c      	ldr	r3, [pc, #240]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001b90:	69db      	ldr	r3, [r3, #28]
 8001b92:	4a3b      	ldr	r2, [pc, #236]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001b94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b98:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	69db      	ldr	r3, [r3, #28]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	f000 8087 	beq.w	8001cb2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ba4:	4b36      	ldr	r3, [pc, #216]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f003 030c 	and.w	r3, r3, #12
 8001bac:	2b08      	cmp	r3, #8
 8001bae:	d061      	beq.n	8001c74 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	69db      	ldr	r3, [r3, #28]
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d146      	bne.n	8001c46 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bb8:	4b33      	ldr	r3, [pc, #204]	; (8001c88 <HAL_RCC_OscConfig+0x4cc>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bbe:	f7fe fe09 	bl	80007d4 <HAL_GetTick>
 8001bc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bc4:	e008      	b.n	8001bd8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bc6:	f7fe fe05 	bl	80007d4 <HAL_GetTick>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	1ad3      	subs	r3, r2, r3
 8001bd0:	2b02      	cmp	r3, #2
 8001bd2:	d901      	bls.n	8001bd8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001bd4:	2303      	movs	r3, #3
 8001bd6:	e06d      	b.n	8001cb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bd8:	4b29      	ldr	r3, [pc, #164]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d1f0      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6a1b      	ldr	r3, [r3, #32]
 8001be8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bec:	d108      	bne.n	8001c00 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001bee:	4b24      	ldr	r3, [pc, #144]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	4921      	ldr	r1, [pc, #132]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c00:	4b1f      	ldr	r3, [pc, #124]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6a19      	ldr	r1, [r3, #32]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c10:	430b      	orrs	r3, r1
 8001c12:	491b      	ldr	r1, [pc, #108]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001c14:	4313      	orrs	r3, r2
 8001c16:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c18:	4b1b      	ldr	r3, [pc, #108]	; (8001c88 <HAL_RCC_OscConfig+0x4cc>)
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c1e:	f7fe fdd9 	bl	80007d4 <HAL_GetTick>
 8001c22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c24:	e008      	b.n	8001c38 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c26:	f7fe fdd5 	bl	80007d4 <HAL_GetTick>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d901      	bls.n	8001c38 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001c34:	2303      	movs	r3, #3
 8001c36:	e03d      	b.n	8001cb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c38:	4b11      	ldr	r3, [pc, #68]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d0f0      	beq.n	8001c26 <HAL_RCC_OscConfig+0x46a>
 8001c44:	e035      	b.n	8001cb2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c46:	4b10      	ldr	r3, [pc, #64]	; (8001c88 <HAL_RCC_OscConfig+0x4cc>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c4c:	f7fe fdc2 	bl	80007d4 <HAL_GetTick>
 8001c50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c52:	e008      	b.n	8001c66 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c54:	f7fe fdbe 	bl	80007d4 <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	2b02      	cmp	r3, #2
 8001c60:	d901      	bls.n	8001c66 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c62:	2303      	movs	r3, #3
 8001c64:	e026      	b.n	8001cb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c66:	4b06      	ldr	r3, [pc, #24]	; (8001c80 <HAL_RCC_OscConfig+0x4c4>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d1f0      	bne.n	8001c54 <HAL_RCC_OscConfig+0x498>
 8001c72:	e01e      	b.n	8001cb2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	69db      	ldr	r3, [r3, #28]
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d107      	bne.n	8001c8c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e019      	b.n	8001cb4 <HAL_RCC_OscConfig+0x4f8>
 8001c80:	40021000 	.word	0x40021000
 8001c84:	40007000 	.word	0x40007000
 8001c88:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c8c:	4b0b      	ldr	r3, [pc, #44]	; (8001cbc <HAL_RCC_OscConfig+0x500>)
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6a1b      	ldr	r3, [r3, #32]
 8001c9c:	429a      	cmp	r2, r3
 8001c9e:	d106      	bne.n	8001cae <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001caa:	429a      	cmp	r2, r3
 8001cac:	d001      	beq.n	8001cb2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e000      	b.n	8001cb4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001cb2:	2300      	movs	r3, #0
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3718      	adds	r7, #24
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	40021000 	.word	0x40021000

08001cc0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b084      	sub	sp, #16
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
 8001cc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d101      	bne.n	8001cd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	e0d0      	b.n	8001e76 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001cd4:	4b6a      	ldr	r3, [pc, #424]	; (8001e80 <HAL_RCC_ClockConfig+0x1c0>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f003 0307 	and.w	r3, r3, #7
 8001cdc:	683a      	ldr	r2, [r7, #0]
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d910      	bls.n	8001d04 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ce2:	4b67      	ldr	r3, [pc, #412]	; (8001e80 <HAL_RCC_ClockConfig+0x1c0>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f023 0207 	bic.w	r2, r3, #7
 8001cea:	4965      	ldr	r1, [pc, #404]	; (8001e80 <HAL_RCC_ClockConfig+0x1c0>)
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cf2:	4b63      	ldr	r3, [pc, #396]	; (8001e80 <HAL_RCC_ClockConfig+0x1c0>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 0307 	and.w	r3, r3, #7
 8001cfa:	683a      	ldr	r2, [r7, #0]
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	d001      	beq.n	8001d04 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	e0b8      	b.n	8001e76 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f003 0302 	and.w	r3, r3, #2
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d020      	beq.n	8001d52 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f003 0304 	and.w	r3, r3, #4
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d005      	beq.n	8001d28 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d1c:	4b59      	ldr	r3, [pc, #356]	; (8001e84 <HAL_RCC_ClockConfig+0x1c4>)
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	4a58      	ldr	r2, [pc, #352]	; (8001e84 <HAL_RCC_ClockConfig+0x1c4>)
 8001d22:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001d26:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f003 0308 	and.w	r3, r3, #8
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d005      	beq.n	8001d40 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d34:	4b53      	ldr	r3, [pc, #332]	; (8001e84 <HAL_RCC_ClockConfig+0x1c4>)
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	4a52      	ldr	r2, [pc, #328]	; (8001e84 <HAL_RCC_ClockConfig+0x1c4>)
 8001d3a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001d3e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d40:	4b50      	ldr	r3, [pc, #320]	; (8001e84 <HAL_RCC_ClockConfig+0x1c4>)
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	494d      	ldr	r1, [pc, #308]	; (8001e84 <HAL_RCC_ClockConfig+0x1c4>)
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f003 0301 	and.w	r3, r3, #1
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d040      	beq.n	8001de0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	2b01      	cmp	r3, #1
 8001d64:	d107      	bne.n	8001d76 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d66:	4b47      	ldr	r3, [pc, #284]	; (8001e84 <HAL_RCC_ClockConfig+0x1c4>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d115      	bne.n	8001d9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d72:	2301      	movs	r3, #1
 8001d74:	e07f      	b.n	8001e76 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	2b02      	cmp	r3, #2
 8001d7c:	d107      	bne.n	8001d8e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d7e:	4b41      	ldr	r3, [pc, #260]	; (8001e84 <HAL_RCC_ClockConfig+0x1c4>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d109      	bne.n	8001d9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e073      	b.n	8001e76 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d8e:	4b3d      	ldr	r3, [pc, #244]	; (8001e84 <HAL_RCC_ClockConfig+0x1c4>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 0302 	and.w	r3, r3, #2
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d101      	bne.n	8001d9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	e06b      	b.n	8001e76 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d9e:	4b39      	ldr	r3, [pc, #228]	; (8001e84 <HAL_RCC_ClockConfig+0x1c4>)
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	f023 0203 	bic.w	r2, r3, #3
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	4936      	ldr	r1, [pc, #216]	; (8001e84 <HAL_RCC_ClockConfig+0x1c4>)
 8001dac:	4313      	orrs	r3, r2
 8001dae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001db0:	f7fe fd10 	bl	80007d4 <HAL_GetTick>
 8001db4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001db6:	e00a      	b.n	8001dce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001db8:	f7fe fd0c 	bl	80007d4 <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d901      	bls.n	8001dce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e053      	b.n	8001e76 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dce:	4b2d      	ldr	r3, [pc, #180]	; (8001e84 <HAL_RCC_ClockConfig+0x1c4>)
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	f003 020c 	and.w	r2, r3, #12
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	009b      	lsls	r3, r3, #2
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d1eb      	bne.n	8001db8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001de0:	4b27      	ldr	r3, [pc, #156]	; (8001e80 <HAL_RCC_ClockConfig+0x1c0>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f003 0307 	and.w	r3, r3, #7
 8001de8:	683a      	ldr	r2, [r7, #0]
 8001dea:	429a      	cmp	r2, r3
 8001dec:	d210      	bcs.n	8001e10 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dee:	4b24      	ldr	r3, [pc, #144]	; (8001e80 <HAL_RCC_ClockConfig+0x1c0>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f023 0207 	bic.w	r2, r3, #7
 8001df6:	4922      	ldr	r1, [pc, #136]	; (8001e80 <HAL_RCC_ClockConfig+0x1c0>)
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dfe:	4b20      	ldr	r3, [pc, #128]	; (8001e80 <HAL_RCC_ClockConfig+0x1c0>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 0307 	and.w	r3, r3, #7
 8001e06:	683a      	ldr	r2, [r7, #0]
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d001      	beq.n	8001e10 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	e032      	b.n	8001e76 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f003 0304 	and.w	r3, r3, #4
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d008      	beq.n	8001e2e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e1c:	4b19      	ldr	r3, [pc, #100]	; (8001e84 <HAL_RCC_ClockConfig+0x1c4>)
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	4916      	ldr	r1, [pc, #88]	; (8001e84 <HAL_RCC_ClockConfig+0x1c4>)
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f003 0308 	and.w	r3, r3, #8
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d009      	beq.n	8001e4e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e3a:	4b12      	ldr	r3, [pc, #72]	; (8001e84 <HAL_RCC_ClockConfig+0x1c4>)
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	691b      	ldr	r3, [r3, #16]
 8001e46:	00db      	lsls	r3, r3, #3
 8001e48:	490e      	ldr	r1, [pc, #56]	; (8001e84 <HAL_RCC_ClockConfig+0x1c4>)
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e4e:	f000 f821 	bl	8001e94 <HAL_RCC_GetSysClockFreq>
 8001e52:	4602      	mov	r2, r0
 8001e54:	4b0b      	ldr	r3, [pc, #44]	; (8001e84 <HAL_RCC_ClockConfig+0x1c4>)
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	091b      	lsrs	r3, r3, #4
 8001e5a:	f003 030f 	and.w	r3, r3, #15
 8001e5e:	490a      	ldr	r1, [pc, #40]	; (8001e88 <HAL_RCC_ClockConfig+0x1c8>)
 8001e60:	5ccb      	ldrb	r3, [r1, r3]
 8001e62:	fa22 f303 	lsr.w	r3, r2, r3
 8001e66:	4a09      	ldr	r2, [pc, #36]	; (8001e8c <HAL_RCC_ClockConfig+0x1cc>)
 8001e68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001e6a:	4b09      	ldr	r3, [pc, #36]	; (8001e90 <HAL_RCC_ClockConfig+0x1d0>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f7fe fc6e 	bl	8000750 <HAL_InitTick>

  return HAL_OK;
 8001e74:	2300      	movs	r3, #0
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3710      	adds	r7, #16
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	40022000 	.word	0x40022000
 8001e84:	40021000 	.word	0x40021000
 8001e88:	08003cc4 	.word	0x08003cc4
 8001e8c:	20000000 	.word	0x20000000
 8001e90:	20000004 	.word	0x20000004

08001e94 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b087      	sub	sp, #28
 8001e98:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	60fb      	str	r3, [r7, #12]
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	60bb      	str	r3, [r7, #8]
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	617b      	str	r3, [r7, #20]
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001eae:	4b1e      	ldr	r3, [pc, #120]	; (8001f28 <HAL_RCC_GetSysClockFreq+0x94>)
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	f003 030c 	and.w	r3, r3, #12
 8001eba:	2b04      	cmp	r3, #4
 8001ebc:	d002      	beq.n	8001ec4 <HAL_RCC_GetSysClockFreq+0x30>
 8001ebe:	2b08      	cmp	r3, #8
 8001ec0:	d003      	beq.n	8001eca <HAL_RCC_GetSysClockFreq+0x36>
 8001ec2:	e027      	b.n	8001f14 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ec4:	4b19      	ldr	r3, [pc, #100]	; (8001f2c <HAL_RCC_GetSysClockFreq+0x98>)
 8001ec6:	613b      	str	r3, [r7, #16]
      break;
 8001ec8:	e027      	b.n	8001f1a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	0c9b      	lsrs	r3, r3, #18
 8001ece:	f003 030f 	and.w	r3, r3, #15
 8001ed2:	4a17      	ldr	r2, [pc, #92]	; (8001f30 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001ed4:	5cd3      	ldrb	r3, [r2, r3]
 8001ed6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d010      	beq.n	8001f04 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ee2:	4b11      	ldr	r3, [pc, #68]	; (8001f28 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	0c5b      	lsrs	r3, r3, #17
 8001ee8:	f003 0301 	and.w	r3, r3, #1
 8001eec:	4a11      	ldr	r2, [pc, #68]	; (8001f34 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001eee:	5cd3      	ldrb	r3, [r2, r3]
 8001ef0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a0d      	ldr	r2, [pc, #52]	; (8001f2c <HAL_RCC_GetSysClockFreq+0x98>)
 8001ef6:	fb03 f202 	mul.w	r2, r3, r2
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f00:	617b      	str	r3, [r7, #20]
 8001f02:	e004      	b.n	8001f0e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	4a0c      	ldr	r2, [pc, #48]	; (8001f38 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f08:	fb02 f303 	mul.w	r3, r2, r3
 8001f0c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	613b      	str	r3, [r7, #16]
      break;
 8001f12:	e002      	b.n	8001f1a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f14:	4b05      	ldr	r3, [pc, #20]	; (8001f2c <HAL_RCC_GetSysClockFreq+0x98>)
 8001f16:	613b      	str	r3, [r7, #16]
      break;
 8001f18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f1a:	693b      	ldr	r3, [r7, #16]
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	371c      	adds	r7, #28
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bc80      	pop	{r7}
 8001f24:	4770      	bx	lr
 8001f26:	bf00      	nop
 8001f28:	40021000 	.word	0x40021000
 8001f2c:	007a1200 	.word	0x007a1200
 8001f30:	08003cdc 	.word	0x08003cdc
 8001f34:	08003cec 	.word	0x08003cec
 8001f38:	003d0900 	.word	0x003d0900

08001f3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f40:	4b02      	ldr	r3, [pc, #8]	; (8001f4c <HAL_RCC_GetHCLKFreq+0x10>)
 8001f42:	681b      	ldr	r3, [r3, #0]
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bc80      	pop	{r7}
 8001f4a:	4770      	bx	lr
 8001f4c:	20000000 	.word	0x20000000

08001f50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f54:	f7ff fff2 	bl	8001f3c <HAL_RCC_GetHCLKFreq>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	4b05      	ldr	r3, [pc, #20]	; (8001f70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	0a1b      	lsrs	r3, r3, #8
 8001f60:	f003 0307 	and.w	r3, r3, #7
 8001f64:	4903      	ldr	r1, [pc, #12]	; (8001f74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f66:	5ccb      	ldrb	r3, [r1, r3]
 8001f68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	40021000 	.word	0x40021000
 8001f74:	08003cd4 	.word	0x08003cd4

08001f78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f7c:	f7ff ffde 	bl	8001f3c <HAL_RCC_GetHCLKFreq>
 8001f80:	4602      	mov	r2, r0
 8001f82:	4b05      	ldr	r3, [pc, #20]	; (8001f98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	0adb      	lsrs	r3, r3, #11
 8001f88:	f003 0307 	and.w	r3, r3, #7
 8001f8c:	4903      	ldr	r1, [pc, #12]	; (8001f9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f8e:	5ccb      	ldrb	r3, [r1, r3]
 8001f90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	40021000 	.word	0x40021000
 8001f9c:	08003cd4 	.word	0x08003cd4

08001fa0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b085      	sub	sp, #20
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001fa8:	4b0a      	ldr	r3, [pc, #40]	; (8001fd4 <RCC_Delay+0x34>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a0a      	ldr	r2, [pc, #40]	; (8001fd8 <RCC_Delay+0x38>)
 8001fae:	fba2 2303 	umull	r2, r3, r2, r3
 8001fb2:	0a5b      	lsrs	r3, r3, #9
 8001fb4:	687a      	ldr	r2, [r7, #4]
 8001fb6:	fb02 f303 	mul.w	r3, r2, r3
 8001fba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001fbc:	bf00      	nop
  }
  while (Delay --);
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	1e5a      	subs	r2, r3, #1
 8001fc2:	60fa      	str	r2, [r7, #12]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d1f9      	bne.n	8001fbc <RCC_Delay+0x1c>
}
 8001fc8:	bf00      	nop
 8001fca:	bf00      	nop
 8001fcc:	3714      	adds	r7, #20
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bc80      	pop	{r7}
 8001fd2:	4770      	bx	lr
 8001fd4:	20000000 	.word	0x20000000
 8001fd8:	10624dd3 	.word	0x10624dd3

08001fdc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b086      	sub	sp, #24
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	613b      	str	r3, [r7, #16]
 8001fe8:	2300      	movs	r3, #0
 8001fea:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f003 0301 	and.w	r3, r3, #1
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d07d      	beq.n	80020f4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ffc:	4b4f      	ldr	r3, [pc, #316]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ffe:	69db      	ldr	r3, [r3, #28]
 8002000:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002004:	2b00      	cmp	r3, #0
 8002006:	d10d      	bne.n	8002024 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002008:	4b4c      	ldr	r3, [pc, #304]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800200a:	69db      	ldr	r3, [r3, #28]
 800200c:	4a4b      	ldr	r2, [pc, #300]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800200e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002012:	61d3      	str	r3, [r2, #28]
 8002014:	4b49      	ldr	r3, [pc, #292]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002016:	69db      	ldr	r3, [r3, #28]
 8002018:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800201c:	60bb      	str	r3, [r7, #8]
 800201e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002020:	2301      	movs	r3, #1
 8002022:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002024:	4b46      	ldr	r3, [pc, #280]	; (8002140 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800202c:	2b00      	cmp	r3, #0
 800202e:	d118      	bne.n	8002062 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002030:	4b43      	ldr	r3, [pc, #268]	; (8002140 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a42      	ldr	r2, [pc, #264]	; (8002140 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002036:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800203a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800203c:	f7fe fbca 	bl	80007d4 <HAL_GetTick>
 8002040:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002042:	e008      	b.n	8002056 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002044:	f7fe fbc6 	bl	80007d4 <HAL_GetTick>
 8002048:	4602      	mov	r2, r0
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	1ad3      	subs	r3, r2, r3
 800204e:	2b64      	cmp	r3, #100	; 0x64
 8002050:	d901      	bls.n	8002056 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002052:	2303      	movs	r3, #3
 8002054:	e06d      	b.n	8002132 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002056:	4b3a      	ldr	r3, [pc, #232]	; (8002140 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800205e:	2b00      	cmp	r3, #0
 8002060:	d0f0      	beq.n	8002044 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002062:	4b36      	ldr	r3, [pc, #216]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002064:	6a1b      	ldr	r3, [r3, #32]
 8002066:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800206a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d02e      	beq.n	80020d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800207a:	68fa      	ldr	r2, [r7, #12]
 800207c:	429a      	cmp	r2, r3
 800207e:	d027      	beq.n	80020d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002080:	4b2e      	ldr	r3, [pc, #184]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002082:	6a1b      	ldr	r3, [r3, #32]
 8002084:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002088:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800208a:	4b2e      	ldr	r3, [pc, #184]	; (8002144 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800208c:	2201      	movs	r2, #1
 800208e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002090:	4b2c      	ldr	r3, [pc, #176]	; (8002144 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002092:	2200      	movs	r2, #0
 8002094:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002096:	4a29      	ldr	r2, [pc, #164]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	f003 0301 	and.w	r3, r3, #1
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d014      	beq.n	80020d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020a6:	f7fe fb95 	bl	80007d4 <HAL_GetTick>
 80020aa:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020ac:	e00a      	b.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020ae:	f7fe fb91 	bl	80007d4 <HAL_GetTick>
 80020b2:	4602      	mov	r2, r0
 80020b4:	693b      	ldr	r3, [r7, #16]
 80020b6:	1ad3      	subs	r3, r2, r3
 80020b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80020bc:	4293      	cmp	r3, r2
 80020be:	d901      	bls.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80020c0:	2303      	movs	r3, #3
 80020c2:	e036      	b.n	8002132 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020c4:	4b1d      	ldr	r3, [pc, #116]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020c6:	6a1b      	ldr	r3, [r3, #32]
 80020c8:	f003 0302 	and.w	r3, r3, #2
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d0ee      	beq.n	80020ae <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80020d0:	4b1a      	ldr	r3, [pc, #104]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020d2:	6a1b      	ldr	r3, [r3, #32]
 80020d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	4917      	ldr	r1, [pc, #92]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020de:	4313      	orrs	r3, r2
 80020e0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80020e2:	7dfb      	ldrb	r3, [r7, #23]
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d105      	bne.n	80020f4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020e8:	4b14      	ldr	r3, [pc, #80]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020ea:	69db      	ldr	r3, [r3, #28]
 80020ec:	4a13      	ldr	r2, [pc, #76]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020f2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f003 0302 	and.w	r3, r3, #2
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d008      	beq.n	8002112 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002100:	4b0e      	ldr	r3, [pc, #56]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	490b      	ldr	r1, [pc, #44]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800210e:	4313      	orrs	r3, r2
 8002110:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 0310 	and.w	r3, r3, #16
 800211a:	2b00      	cmp	r3, #0
 800211c:	d008      	beq.n	8002130 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800211e:	4b07      	ldr	r3, [pc, #28]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	68db      	ldr	r3, [r3, #12]
 800212a:	4904      	ldr	r1, [pc, #16]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800212c:	4313      	orrs	r3, r2
 800212e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002130:	2300      	movs	r3, #0
}
 8002132:	4618      	mov	r0, r3
 8002134:	3718      	adds	r7, #24
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	40021000 	.word	0x40021000
 8002140:	40007000 	.word	0x40007000
 8002144:	42420440 	.word	0x42420440

08002148 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b088      	sub	sp, #32
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002150:	2300      	movs	r3, #0
 8002152:	617b      	str	r3, [r7, #20]
 8002154:	2300      	movs	r3, #0
 8002156:	61fb      	str	r3, [r7, #28]
 8002158:	2300      	movs	r3, #0
 800215a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800215c:	2300      	movs	r3, #0
 800215e:	60fb      	str	r3, [r7, #12]
 8002160:	2300      	movs	r3, #0
 8002162:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2b10      	cmp	r3, #16
 8002168:	d00a      	beq.n	8002180 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2b10      	cmp	r3, #16
 800216e:	f200 808a 	bhi.w	8002286 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2b01      	cmp	r3, #1
 8002176:	d045      	beq.n	8002204 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2b02      	cmp	r3, #2
 800217c:	d075      	beq.n	800226a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800217e:	e082      	b.n	8002286 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8002180:	4b46      	ldr	r3, [pc, #280]	; (800229c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002186:	4b45      	ldr	r3, [pc, #276]	; (800229c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800218e:	2b00      	cmp	r3, #0
 8002190:	d07b      	beq.n	800228a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	0c9b      	lsrs	r3, r3, #18
 8002196:	f003 030f 	and.w	r3, r3, #15
 800219a:	4a41      	ldr	r2, [pc, #260]	; (80022a0 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 800219c:	5cd3      	ldrb	r3, [r2, r3]
 800219e:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d015      	beq.n	80021d6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80021aa:	4b3c      	ldr	r3, [pc, #240]	; (800229c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	0c5b      	lsrs	r3, r3, #17
 80021b0:	f003 0301 	and.w	r3, r3, #1
 80021b4:	4a3b      	ldr	r2, [pc, #236]	; (80022a4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80021b6:	5cd3      	ldrb	r3, [r2, r3]
 80021b8:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d00d      	beq.n	80021e0 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80021c4:	4a38      	ldr	r2, [pc, #224]	; (80022a8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	fb02 f303 	mul.w	r3, r2, r3
 80021d2:	61fb      	str	r3, [r7, #28]
 80021d4:	e004      	b.n	80021e0 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	4a34      	ldr	r2, [pc, #208]	; (80022ac <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80021da:	fb02 f303 	mul.w	r3, r2, r3
 80021de:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80021e0:	4b2e      	ldr	r3, [pc, #184]	; (800229c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80021ec:	d102      	bne.n	80021f4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80021ee:	69fb      	ldr	r3, [r7, #28]
 80021f0:	61bb      	str	r3, [r7, #24]
      break;
 80021f2:	e04a      	b.n	800228a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80021f4:	69fb      	ldr	r3, [r7, #28]
 80021f6:	005b      	lsls	r3, r3, #1
 80021f8:	4a2d      	ldr	r2, [pc, #180]	; (80022b0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80021fa:	fba2 2303 	umull	r2, r3, r2, r3
 80021fe:	085b      	lsrs	r3, r3, #1
 8002200:	61bb      	str	r3, [r7, #24]
      break;
 8002202:	e042      	b.n	800228a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8002204:	4b25      	ldr	r3, [pc, #148]	; (800229c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002206:	6a1b      	ldr	r3, [r3, #32]
 8002208:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002210:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002214:	d108      	bne.n	8002228 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	f003 0302 	and.w	r3, r3, #2
 800221c:	2b00      	cmp	r3, #0
 800221e:	d003      	beq.n	8002228 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8002220:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002224:	61bb      	str	r3, [r7, #24]
 8002226:	e01f      	b.n	8002268 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800222e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002232:	d109      	bne.n	8002248 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8002234:	4b19      	ldr	r3, [pc, #100]	; (800229c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002238:	f003 0302 	and.w	r3, r3, #2
 800223c:	2b00      	cmp	r3, #0
 800223e:	d003      	beq.n	8002248 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8002240:	f649 4340 	movw	r3, #40000	; 0x9c40
 8002244:	61bb      	str	r3, [r7, #24]
 8002246:	e00f      	b.n	8002268 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800224e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002252:	d11c      	bne.n	800228e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002254:	4b11      	ldr	r3, [pc, #68]	; (800229c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800225c:	2b00      	cmp	r3, #0
 800225e:	d016      	beq.n	800228e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8002260:	f24f 4324 	movw	r3, #62500	; 0xf424
 8002264:	61bb      	str	r3, [r7, #24]
      break;
 8002266:	e012      	b.n	800228e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002268:	e011      	b.n	800228e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800226a:	f7ff fe85 	bl	8001f78 <HAL_RCC_GetPCLK2Freq>
 800226e:	4602      	mov	r2, r0
 8002270:	4b0a      	ldr	r3, [pc, #40]	; (800229c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	0b9b      	lsrs	r3, r3, #14
 8002276:	f003 0303 	and.w	r3, r3, #3
 800227a:	3301      	adds	r3, #1
 800227c:	005b      	lsls	r3, r3, #1
 800227e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002282:	61bb      	str	r3, [r7, #24]
      break;
 8002284:	e004      	b.n	8002290 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002286:	bf00      	nop
 8002288:	e002      	b.n	8002290 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800228a:	bf00      	nop
 800228c:	e000      	b.n	8002290 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800228e:	bf00      	nop
    }
  }
  return (frequency);
 8002290:	69bb      	ldr	r3, [r7, #24]
}
 8002292:	4618      	mov	r0, r3
 8002294:	3720      	adds	r7, #32
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	40021000 	.word	0x40021000
 80022a0:	08003cf0 	.word	0x08003cf0
 80022a4:	08003d00 	.word	0x08003d00
 80022a8:	007a1200 	.word	0x007a1200
 80022ac:	003d0900 	.word	0x003d0900
 80022b0:	aaaaaaab 	.word	0xaaaaaaab

080022b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d101      	bne.n	80022c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e042      	b.n	800234c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d106      	bne.n	80022e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2200      	movs	r2, #0
 80022d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	f7fe f8c8 	bl	8000470 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2224      	movs	r2, #36	; 0x24
 80022e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	68da      	ldr	r2, [r3, #12]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80022f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80022f8:	6878      	ldr	r0, [r7, #4]
 80022fa:	f000 fc7f 	bl	8002bfc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	691a      	ldr	r2, [r3, #16]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800230c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	695a      	ldr	r2, [r3, #20]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800231c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	68da      	ldr	r2, [r3, #12]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800232c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2200      	movs	r2, #0
 8002332:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2220      	movs	r2, #32
 8002338:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2220      	movs	r2, #32
 8002340:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2200      	movs	r2, #0
 8002348:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800234a:	2300      	movs	r3, #0
}
 800234c:	4618      	mov	r0, r3
 800234e:	3708      	adds	r7, #8
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}

08002354 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b0ba      	sub	sp, #232	; 0xe8
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	695b      	ldr	r3, [r3, #20]
 8002376:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800237a:	2300      	movs	r3, #0
 800237c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002380:	2300      	movs	r3, #0
 8002382:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002386:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800238a:	f003 030f 	and.w	r3, r3, #15
 800238e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002392:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002396:	2b00      	cmp	r3, #0
 8002398:	d10f      	bne.n	80023ba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800239a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800239e:	f003 0320 	and.w	r3, r3, #32
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d009      	beq.n	80023ba <HAL_UART_IRQHandler+0x66>
 80023a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80023aa:	f003 0320 	and.w	r3, r3, #32
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d003      	beq.n	80023ba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	f000 fb63 	bl	8002a7e <UART_Receive_IT>
      return;
 80023b8:	e25b      	b.n	8002872 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80023ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80023be:	2b00      	cmp	r3, #0
 80023c0:	f000 80de 	beq.w	8002580 <HAL_UART_IRQHandler+0x22c>
 80023c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80023c8:	f003 0301 	and.w	r3, r3, #1
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d106      	bne.n	80023de <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80023d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80023d4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80023d8:	2b00      	cmp	r3, #0
 80023da:	f000 80d1 	beq.w	8002580 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80023de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023e2:	f003 0301 	and.w	r3, r3, #1
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d00b      	beq.n	8002402 <HAL_UART_IRQHandler+0xae>
 80023ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80023ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d005      	beq.n	8002402 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023fa:	f043 0201 	orr.w	r2, r3, #1
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002402:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002406:	f003 0304 	and.w	r3, r3, #4
 800240a:	2b00      	cmp	r3, #0
 800240c:	d00b      	beq.n	8002426 <HAL_UART_IRQHandler+0xd2>
 800240e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002412:	f003 0301 	and.w	r3, r3, #1
 8002416:	2b00      	cmp	r3, #0
 8002418:	d005      	beq.n	8002426 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800241e:	f043 0202 	orr.w	r2, r3, #2
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002426:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800242a:	f003 0302 	and.w	r3, r3, #2
 800242e:	2b00      	cmp	r3, #0
 8002430:	d00b      	beq.n	800244a <HAL_UART_IRQHandler+0xf6>
 8002432:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002436:	f003 0301 	and.w	r3, r3, #1
 800243a:	2b00      	cmp	r3, #0
 800243c:	d005      	beq.n	800244a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002442:	f043 0204 	orr.w	r2, r3, #4
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800244a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800244e:	f003 0308 	and.w	r3, r3, #8
 8002452:	2b00      	cmp	r3, #0
 8002454:	d011      	beq.n	800247a <HAL_UART_IRQHandler+0x126>
 8002456:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800245a:	f003 0320 	and.w	r3, r3, #32
 800245e:	2b00      	cmp	r3, #0
 8002460:	d105      	bne.n	800246e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002462:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	2b00      	cmp	r3, #0
 800246c:	d005      	beq.n	800247a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002472:	f043 0208 	orr.w	r2, r3, #8
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800247e:	2b00      	cmp	r3, #0
 8002480:	f000 81f2 	beq.w	8002868 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002484:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002488:	f003 0320 	and.w	r3, r3, #32
 800248c:	2b00      	cmp	r3, #0
 800248e:	d008      	beq.n	80024a2 <HAL_UART_IRQHandler+0x14e>
 8002490:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002494:	f003 0320 	and.w	r3, r3, #32
 8002498:	2b00      	cmp	r3, #0
 800249a:	d002      	beq.n	80024a2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	f000 faee 	bl	8002a7e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	695b      	ldr	r3, [r3, #20]
 80024a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	bf14      	ite	ne
 80024b0:	2301      	movne	r3, #1
 80024b2:	2300      	moveq	r3, #0
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024be:	f003 0308 	and.w	r3, r3, #8
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d103      	bne.n	80024ce <HAL_UART_IRQHandler+0x17a>
 80024c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d04f      	beq.n	800256e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f000 f9f8 	bl	80028c4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	695b      	ldr	r3, [r3, #20]
 80024da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d041      	beq.n	8002566 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	3314      	adds	r3, #20
 80024e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80024f0:	e853 3f00 	ldrex	r3, [r3]
 80024f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80024f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80024fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002500:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	3314      	adds	r3, #20
 800250a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800250e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002512:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002516:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800251a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800251e:	e841 2300 	strex	r3, r2, [r1]
 8002522:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002526:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d1d9      	bne.n	80024e2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002532:	2b00      	cmp	r3, #0
 8002534:	d013      	beq.n	800255e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800253a:	4a7e      	ldr	r2, [pc, #504]	; (8002734 <HAL_UART_IRQHandler+0x3e0>)
 800253c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002542:	4618      	mov	r0, r3
 8002544:	f7fe ff3e 	bl	80013c4 <HAL_DMA_Abort_IT>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d016      	beq.n	800257c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002552:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002554:	687a      	ldr	r2, [r7, #4]
 8002556:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002558:	4610      	mov	r0, r2
 800255a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800255c:	e00e      	b.n	800257c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f000 f99c 	bl	800289c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002564:	e00a      	b.n	800257c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	f000 f998 	bl	800289c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800256c:	e006      	b.n	800257c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	f000 f994 	bl	800289c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2200      	movs	r2, #0
 8002578:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800257a:	e175      	b.n	8002868 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800257c:	bf00      	nop
    return;
 800257e:	e173      	b.n	8002868 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002584:	2b01      	cmp	r3, #1
 8002586:	f040 814f 	bne.w	8002828 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800258a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800258e:	f003 0310 	and.w	r3, r3, #16
 8002592:	2b00      	cmp	r3, #0
 8002594:	f000 8148 	beq.w	8002828 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002598:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800259c:	f003 0310 	and.w	r3, r3, #16
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	f000 8141 	beq.w	8002828 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80025a6:	2300      	movs	r3, #0
 80025a8:	60bb      	str	r3, [r7, #8]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	60bb      	str	r3, [r7, #8]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	60bb      	str	r3, [r7, #8]
 80025ba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	695b      	ldr	r3, [r3, #20]
 80025c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	f000 80b6 	beq.w	8002738 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80025d8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80025dc:	2b00      	cmp	r3, #0
 80025de:	f000 8145 	beq.w	800286c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80025e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80025ea:	429a      	cmp	r2, r3
 80025ec:	f080 813e 	bcs.w	800286c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80025f6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025fc:	699b      	ldr	r3, [r3, #24]
 80025fe:	2b20      	cmp	r3, #32
 8002600:	f000 8088 	beq.w	8002714 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	330c      	adds	r3, #12
 800260a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800260e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002612:	e853 3f00 	ldrex	r3, [r3]
 8002616:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800261a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800261e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002622:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	330c      	adds	r3, #12
 800262c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002630:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002634:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002638:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800263c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002640:	e841 2300 	strex	r3, r2, [r1]
 8002644:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002648:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800264c:	2b00      	cmp	r3, #0
 800264e:	d1d9      	bne.n	8002604 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	3314      	adds	r3, #20
 8002656:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002658:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800265a:	e853 3f00 	ldrex	r3, [r3]
 800265e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002660:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002662:	f023 0301 	bic.w	r3, r3, #1
 8002666:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	3314      	adds	r3, #20
 8002670:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002674:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002678:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800267a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800267c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002680:	e841 2300 	strex	r3, r2, [r1]
 8002684:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002686:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002688:	2b00      	cmp	r3, #0
 800268a:	d1e1      	bne.n	8002650 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	3314      	adds	r3, #20
 8002692:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002694:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002696:	e853 3f00 	ldrex	r3, [r3]
 800269a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800269c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800269e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80026a2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	3314      	adds	r3, #20
 80026ac:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80026b0:	66fa      	str	r2, [r7, #108]	; 0x6c
 80026b2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026b4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80026b6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80026b8:	e841 2300 	strex	r3, r2, [r1]
 80026bc:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80026be:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d1e3      	bne.n	800268c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2220      	movs	r2, #32
 80026c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2200      	movs	r2, #0
 80026d0:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	330c      	adds	r3, #12
 80026d8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80026dc:	e853 3f00 	ldrex	r3, [r3]
 80026e0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80026e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80026e4:	f023 0310 	bic.w	r3, r3, #16
 80026e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	330c      	adds	r3, #12
 80026f2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80026f6:	65ba      	str	r2, [r7, #88]	; 0x58
 80026f8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026fa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80026fc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80026fe:	e841 2300 	strex	r3, r2, [r1]
 8002702:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002704:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002706:	2b00      	cmp	r3, #0
 8002708:	d1e3      	bne.n	80026d2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800270e:	4618      	mov	r0, r3
 8002710:	f7fe fe1d 	bl	800134e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2202      	movs	r2, #2
 8002718:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002722:	b29b      	uxth	r3, r3
 8002724:	1ad3      	subs	r3, r2, r3
 8002726:	b29b      	uxth	r3, r3
 8002728:	4619      	mov	r1, r3
 800272a:	6878      	ldr	r0, [r7, #4]
 800272c:	f000 f8bf 	bl	80028ae <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002730:	e09c      	b.n	800286c <HAL_UART_IRQHandler+0x518>
 8002732:	bf00      	nop
 8002734:	08002989 	.word	0x08002989
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002740:	b29b      	uxth	r3, r3
 8002742:	1ad3      	subs	r3, r2, r3
 8002744:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800274c:	b29b      	uxth	r3, r3
 800274e:	2b00      	cmp	r3, #0
 8002750:	f000 808e 	beq.w	8002870 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002754:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002758:	2b00      	cmp	r3, #0
 800275a:	f000 8089 	beq.w	8002870 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	330c      	adds	r3, #12
 8002764:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002768:	e853 3f00 	ldrex	r3, [r3]
 800276c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800276e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002770:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002774:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	330c      	adds	r3, #12
 800277e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002782:	647a      	str	r2, [r7, #68]	; 0x44
 8002784:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002786:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002788:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800278a:	e841 2300 	strex	r3, r2, [r1]
 800278e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002790:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002792:	2b00      	cmp	r3, #0
 8002794:	d1e3      	bne.n	800275e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	3314      	adds	r3, #20
 800279c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800279e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a0:	e853 3f00 	ldrex	r3, [r3]
 80027a4:	623b      	str	r3, [r7, #32]
   return(result);
 80027a6:	6a3b      	ldr	r3, [r7, #32]
 80027a8:	f023 0301 	bic.w	r3, r3, #1
 80027ac:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	3314      	adds	r3, #20
 80027b6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80027ba:	633a      	str	r2, [r7, #48]	; 0x30
 80027bc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80027c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80027c2:	e841 2300 	strex	r3, r2, [r1]
 80027c6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80027c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d1e3      	bne.n	8002796 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2220      	movs	r2, #32
 80027d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2200      	movs	r2, #0
 80027da:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	330c      	adds	r3, #12
 80027e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	e853 3f00 	ldrex	r3, [r3]
 80027ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	f023 0310 	bic.w	r3, r3, #16
 80027f2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	330c      	adds	r3, #12
 80027fc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002800:	61fa      	str	r2, [r7, #28]
 8002802:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002804:	69b9      	ldr	r1, [r7, #24]
 8002806:	69fa      	ldr	r2, [r7, #28]
 8002808:	e841 2300 	strex	r3, r2, [r1]
 800280c:	617b      	str	r3, [r7, #20]
   return(result);
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d1e3      	bne.n	80027dc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2202      	movs	r2, #2
 8002818:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800281a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800281e:	4619      	mov	r1, r3
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f000 f844 	bl	80028ae <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002826:	e023      	b.n	8002870 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002828:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800282c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002830:	2b00      	cmp	r3, #0
 8002832:	d009      	beq.n	8002848 <HAL_UART_IRQHandler+0x4f4>
 8002834:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002838:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800283c:	2b00      	cmp	r3, #0
 800283e:	d003      	beq.n	8002848 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	f000 f8b5 	bl	80029b0 <UART_Transmit_IT>
    return;
 8002846:	e014      	b.n	8002872 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002848:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800284c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002850:	2b00      	cmp	r3, #0
 8002852:	d00e      	beq.n	8002872 <HAL_UART_IRQHandler+0x51e>
 8002854:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002858:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800285c:	2b00      	cmp	r3, #0
 800285e:	d008      	beq.n	8002872 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002860:	6878      	ldr	r0, [r7, #4]
 8002862:	f000 f8f4 	bl	8002a4e <UART_EndTransmit_IT>
    return;
 8002866:	e004      	b.n	8002872 <HAL_UART_IRQHandler+0x51e>
    return;
 8002868:	bf00      	nop
 800286a:	e002      	b.n	8002872 <HAL_UART_IRQHandler+0x51e>
      return;
 800286c:	bf00      	nop
 800286e:	e000      	b.n	8002872 <HAL_UART_IRQHandler+0x51e>
      return;
 8002870:	bf00      	nop
  }
}
 8002872:	37e8      	adds	r7, #232	; 0xe8
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}

08002878 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002880:	bf00      	nop
 8002882:	370c      	adds	r7, #12
 8002884:	46bd      	mov	sp, r7
 8002886:	bc80      	pop	{r7}
 8002888:	4770      	bx	lr

0800288a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800288a:	b480      	push	{r7}
 800288c:	b083      	sub	sp, #12
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002892:	bf00      	nop
 8002894:	370c      	adds	r7, #12
 8002896:	46bd      	mov	sp, r7
 8002898:	bc80      	pop	{r7}
 800289a:	4770      	bx	lr

0800289c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80028a4:	bf00      	nop
 80028a6:	370c      	adds	r7, #12
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bc80      	pop	{r7}
 80028ac:	4770      	bx	lr

080028ae <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80028ae:	b480      	push	{r7}
 80028b0:	b083      	sub	sp, #12
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	6078      	str	r0, [r7, #4]
 80028b6:	460b      	mov	r3, r1
 80028b8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80028ba:	bf00      	nop
 80028bc:	370c      	adds	r7, #12
 80028be:	46bd      	mov	sp, r7
 80028c0:	bc80      	pop	{r7}
 80028c2:	4770      	bx	lr

080028c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b095      	sub	sp, #84	; 0x54
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	330c      	adds	r3, #12
 80028d2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028d6:	e853 3f00 	ldrex	r3, [r3]
 80028da:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80028dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028de:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80028e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	330c      	adds	r3, #12
 80028ea:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80028ec:	643a      	str	r2, [r7, #64]	; 0x40
 80028ee:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028f0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80028f2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80028f4:	e841 2300 	strex	r3, r2, [r1]
 80028f8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80028fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d1e5      	bne.n	80028cc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	3314      	adds	r3, #20
 8002906:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002908:	6a3b      	ldr	r3, [r7, #32]
 800290a:	e853 3f00 	ldrex	r3, [r3]
 800290e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002910:	69fb      	ldr	r3, [r7, #28]
 8002912:	f023 0301 	bic.w	r3, r3, #1
 8002916:	64bb      	str	r3, [r7, #72]	; 0x48
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	3314      	adds	r3, #20
 800291e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002920:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002922:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002924:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002926:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002928:	e841 2300 	strex	r3, r2, [r1]
 800292c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800292e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002930:	2b00      	cmp	r3, #0
 8002932:	d1e5      	bne.n	8002900 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002938:	2b01      	cmp	r3, #1
 800293a:	d119      	bne.n	8002970 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	330c      	adds	r3, #12
 8002942:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	e853 3f00 	ldrex	r3, [r3]
 800294a:	60bb      	str	r3, [r7, #8]
   return(result);
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	f023 0310 	bic.w	r3, r3, #16
 8002952:	647b      	str	r3, [r7, #68]	; 0x44
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	330c      	adds	r3, #12
 800295a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800295c:	61ba      	str	r2, [r7, #24]
 800295e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002960:	6979      	ldr	r1, [r7, #20]
 8002962:	69ba      	ldr	r2, [r7, #24]
 8002964:	e841 2300 	strex	r3, r2, [r1]
 8002968:	613b      	str	r3, [r7, #16]
   return(result);
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d1e5      	bne.n	800293c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2220      	movs	r2, #32
 8002974:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2200      	movs	r2, #0
 800297c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800297e:	bf00      	nop
 8002980:	3754      	adds	r7, #84	; 0x54
 8002982:	46bd      	mov	sp, r7
 8002984:	bc80      	pop	{r7}
 8002986:	4770      	bx	lr

08002988 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b084      	sub	sp, #16
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002994:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2200      	movs	r2, #0
 800299a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2200      	movs	r2, #0
 80029a0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80029a2:	68f8      	ldr	r0, [r7, #12]
 80029a4:	f7ff ff7a 	bl	800289c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80029a8:	bf00      	nop
 80029aa:	3710      	adds	r7, #16
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}

080029b0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b085      	sub	sp, #20
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029be:	b2db      	uxtb	r3, r3
 80029c0:	2b21      	cmp	r3, #33	; 0x21
 80029c2:	d13e      	bne.n	8002a42 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029cc:	d114      	bne.n	80029f8 <UART_Transmit_IT+0x48>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	691b      	ldr	r3, [r3, #16]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d110      	bne.n	80029f8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6a1b      	ldr	r3, [r3, #32]
 80029da:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	881b      	ldrh	r3, [r3, #0]
 80029e0:	461a      	mov	r2, r3
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80029ea:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6a1b      	ldr	r3, [r3, #32]
 80029f0:	1c9a      	adds	r2, r3, #2
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	621a      	str	r2, [r3, #32]
 80029f6:	e008      	b.n	8002a0a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6a1b      	ldr	r3, [r3, #32]
 80029fc:	1c59      	adds	r1, r3, #1
 80029fe:	687a      	ldr	r2, [r7, #4]
 8002a00:	6211      	str	r1, [r2, #32]
 8002a02:	781a      	ldrb	r2, [r3, #0]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002a0e:	b29b      	uxth	r3, r3
 8002a10:	3b01      	subs	r3, #1
 8002a12:	b29b      	uxth	r3, r3
 8002a14:	687a      	ldr	r2, [r7, #4]
 8002a16:	4619      	mov	r1, r3
 8002a18:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d10f      	bne.n	8002a3e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	68da      	ldr	r2, [r3, #12]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a2c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	68da      	ldr	r2, [r3, #12]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a3c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	e000      	b.n	8002a44 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002a42:	2302      	movs	r3, #2
  }
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3714      	adds	r7, #20
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bc80      	pop	{r7}
 8002a4c:	4770      	bx	lr

08002a4e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002a4e:	b580      	push	{r7, lr}
 8002a50:	b082      	sub	sp, #8
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	68da      	ldr	r2, [r3, #12]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a64:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2220      	movs	r2, #32
 8002a6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f7ff ff02 	bl	8002878 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002a74:	2300      	movs	r3, #0
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3708      	adds	r7, #8
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}

08002a7e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002a7e:	b580      	push	{r7, lr}
 8002a80:	b08c      	sub	sp, #48	; 0x30
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	2b22      	cmp	r3, #34	; 0x22
 8002a90:	f040 80ae 	bne.w	8002bf0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a9c:	d117      	bne.n	8002ace <UART_Receive_IT+0x50>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	691b      	ldr	r3, [r3, #16]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d113      	bne.n	8002ace <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aae:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002abc:	b29a      	uxth	r2, r3
 8002abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ac0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ac6:	1c9a      	adds	r2, r3, #2
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	629a      	str	r2, [r3, #40]	; 0x28
 8002acc:	e026      	b.n	8002b1c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ad2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ae0:	d007      	beq.n	8002af2 <UART_Receive_IT+0x74>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d10a      	bne.n	8002b00 <UART_Receive_IT+0x82>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	691b      	ldr	r3, [r3, #16]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d106      	bne.n	8002b00 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	b2da      	uxtb	r2, r3
 8002afa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002afc:	701a      	strb	r2, [r3, #0]
 8002afe:	e008      	b.n	8002b12 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	b2db      	uxtb	r3, r3
 8002b08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b0c:	b2da      	uxtb	r2, r3
 8002b0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b10:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b16:	1c5a      	adds	r2, r3, #1
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	3b01      	subs	r3, #1
 8002b24:	b29b      	uxth	r3, r3
 8002b26:	687a      	ldr	r2, [r7, #4]
 8002b28:	4619      	mov	r1, r3
 8002b2a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d15d      	bne.n	8002bec <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	68da      	ldr	r2, [r3, #12]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f022 0220 	bic.w	r2, r2, #32
 8002b3e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	68da      	ldr	r2, [r3, #12]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b4e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	695a      	ldr	r2, [r3, #20]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f022 0201 	bic.w	r2, r2, #1
 8002b5e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2220      	movs	r2, #32
 8002b64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d135      	bne.n	8002be2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	330c      	adds	r3, #12
 8002b82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	e853 3f00 	ldrex	r3, [r3]
 8002b8a:	613b      	str	r3, [r7, #16]
   return(result);
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	f023 0310 	bic.w	r3, r3, #16
 8002b92:	627b      	str	r3, [r7, #36]	; 0x24
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	330c      	adds	r3, #12
 8002b9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b9c:	623a      	str	r2, [r7, #32]
 8002b9e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ba0:	69f9      	ldr	r1, [r7, #28]
 8002ba2:	6a3a      	ldr	r2, [r7, #32]
 8002ba4:	e841 2300 	strex	r3, r2, [r1]
 8002ba8:	61bb      	str	r3, [r7, #24]
   return(result);
 8002baa:	69bb      	ldr	r3, [r7, #24]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d1e5      	bne.n	8002b7c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 0310 	and.w	r3, r3, #16
 8002bba:	2b10      	cmp	r3, #16
 8002bbc:	d10a      	bne.n	8002bd4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	60fb      	str	r3, [r7, #12]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	60fb      	str	r3, [r7, #12]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	60fb      	str	r3, [r7, #12]
 8002bd2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002bd8:	4619      	mov	r1, r3
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f7ff fe67 	bl	80028ae <HAL_UARTEx_RxEventCallback>
 8002be0:	e002      	b.n	8002be8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f7ff fe51 	bl	800288a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002be8:	2300      	movs	r3, #0
 8002bea:	e002      	b.n	8002bf2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002bec:	2300      	movs	r3, #0
 8002bee:	e000      	b.n	8002bf2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002bf0:	2302      	movs	r3, #2
  }
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3730      	adds	r7, #48	; 0x30
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
	...

08002bfc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b084      	sub	sp, #16
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	691b      	ldr	r3, [r3, #16]
 8002c0a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	68da      	ldr	r2, [r3, #12]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	430a      	orrs	r2, r1
 8002c18:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	689a      	ldr	r2, [r3, #8]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	691b      	ldr	r3, [r3, #16]
 8002c22:	431a      	orrs	r2, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	695b      	ldr	r3, [r3, #20]
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002c36:	f023 030c 	bic.w	r3, r3, #12
 8002c3a:	687a      	ldr	r2, [r7, #4]
 8002c3c:	6812      	ldr	r2, [r2, #0]
 8002c3e:	68b9      	ldr	r1, [r7, #8]
 8002c40:	430b      	orrs	r3, r1
 8002c42:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	695b      	ldr	r3, [r3, #20]
 8002c4a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	699a      	ldr	r2, [r3, #24]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	430a      	orrs	r2, r1
 8002c58:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a2c      	ldr	r2, [pc, #176]	; (8002d10 <UART_SetConfig+0x114>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d103      	bne.n	8002c6c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002c64:	f7ff f988 	bl	8001f78 <HAL_RCC_GetPCLK2Freq>
 8002c68:	60f8      	str	r0, [r7, #12]
 8002c6a:	e002      	b.n	8002c72 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002c6c:	f7ff f970 	bl	8001f50 <HAL_RCC_GetPCLK1Freq>
 8002c70:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c72:	68fa      	ldr	r2, [r7, #12]
 8002c74:	4613      	mov	r3, r2
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	4413      	add	r3, r2
 8002c7a:	009a      	lsls	r2, r3, #2
 8002c7c:	441a      	add	r2, r3
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c88:	4a22      	ldr	r2, [pc, #136]	; (8002d14 <UART_SetConfig+0x118>)
 8002c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c8e:	095b      	lsrs	r3, r3, #5
 8002c90:	0119      	lsls	r1, r3, #4
 8002c92:	68fa      	ldr	r2, [r7, #12]
 8002c94:	4613      	mov	r3, r2
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	4413      	add	r3, r2
 8002c9a:	009a      	lsls	r2, r3, #2
 8002c9c:	441a      	add	r2, r3
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	fbb2 f2f3 	udiv	r2, r2, r3
 8002ca8:	4b1a      	ldr	r3, [pc, #104]	; (8002d14 <UART_SetConfig+0x118>)
 8002caa:	fba3 0302 	umull	r0, r3, r3, r2
 8002cae:	095b      	lsrs	r3, r3, #5
 8002cb0:	2064      	movs	r0, #100	; 0x64
 8002cb2:	fb00 f303 	mul.w	r3, r0, r3
 8002cb6:	1ad3      	subs	r3, r2, r3
 8002cb8:	011b      	lsls	r3, r3, #4
 8002cba:	3332      	adds	r3, #50	; 0x32
 8002cbc:	4a15      	ldr	r2, [pc, #84]	; (8002d14 <UART_SetConfig+0x118>)
 8002cbe:	fba2 2303 	umull	r2, r3, r2, r3
 8002cc2:	095b      	lsrs	r3, r3, #5
 8002cc4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002cc8:	4419      	add	r1, r3
 8002cca:	68fa      	ldr	r2, [r7, #12]
 8002ccc:	4613      	mov	r3, r2
 8002cce:	009b      	lsls	r3, r3, #2
 8002cd0:	4413      	add	r3, r2
 8002cd2:	009a      	lsls	r2, r3, #2
 8002cd4:	441a      	add	r2, r3
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	009b      	lsls	r3, r3, #2
 8002cdc:	fbb2 f2f3 	udiv	r2, r2, r3
 8002ce0:	4b0c      	ldr	r3, [pc, #48]	; (8002d14 <UART_SetConfig+0x118>)
 8002ce2:	fba3 0302 	umull	r0, r3, r3, r2
 8002ce6:	095b      	lsrs	r3, r3, #5
 8002ce8:	2064      	movs	r0, #100	; 0x64
 8002cea:	fb00 f303 	mul.w	r3, r0, r3
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	011b      	lsls	r3, r3, #4
 8002cf2:	3332      	adds	r3, #50	; 0x32
 8002cf4:	4a07      	ldr	r2, [pc, #28]	; (8002d14 <UART_SetConfig+0x118>)
 8002cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8002cfa:	095b      	lsrs	r3, r3, #5
 8002cfc:	f003 020f 	and.w	r2, r3, #15
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	440a      	add	r2, r1
 8002d06:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002d08:	bf00      	nop
 8002d0a:	3710      	adds	r7, #16
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	40013800 	.word	0x40013800
 8002d14:	51eb851f 	.word	0x51eb851f

08002d18 <__errno>:
 8002d18:	4b01      	ldr	r3, [pc, #4]	; (8002d20 <__errno+0x8>)
 8002d1a:	6818      	ldr	r0, [r3, #0]
 8002d1c:	4770      	bx	lr
 8002d1e:	bf00      	nop
 8002d20:	2000000c 	.word	0x2000000c

08002d24 <__libc_init_array>:
 8002d24:	b570      	push	{r4, r5, r6, lr}
 8002d26:	2600      	movs	r6, #0
 8002d28:	4d0c      	ldr	r5, [pc, #48]	; (8002d5c <__libc_init_array+0x38>)
 8002d2a:	4c0d      	ldr	r4, [pc, #52]	; (8002d60 <__libc_init_array+0x3c>)
 8002d2c:	1b64      	subs	r4, r4, r5
 8002d2e:	10a4      	asrs	r4, r4, #2
 8002d30:	42a6      	cmp	r6, r4
 8002d32:	d109      	bne.n	8002d48 <__libc_init_array+0x24>
 8002d34:	f000 ffb6 	bl	8003ca4 <_init>
 8002d38:	2600      	movs	r6, #0
 8002d3a:	4d0a      	ldr	r5, [pc, #40]	; (8002d64 <__libc_init_array+0x40>)
 8002d3c:	4c0a      	ldr	r4, [pc, #40]	; (8002d68 <__libc_init_array+0x44>)
 8002d3e:	1b64      	subs	r4, r4, r5
 8002d40:	10a4      	asrs	r4, r4, #2
 8002d42:	42a6      	cmp	r6, r4
 8002d44:	d105      	bne.n	8002d52 <__libc_init_array+0x2e>
 8002d46:	bd70      	pop	{r4, r5, r6, pc}
 8002d48:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d4c:	4798      	blx	r3
 8002d4e:	3601      	adds	r6, #1
 8002d50:	e7ee      	b.n	8002d30 <__libc_init_array+0xc>
 8002d52:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d56:	4798      	blx	r3
 8002d58:	3601      	adds	r6, #1
 8002d5a:	e7f2      	b.n	8002d42 <__libc_init_array+0x1e>
 8002d5c:	08003d9c 	.word	0x08003d9c
 8002d60:	08003d9c 	.word	0x08003d9c
 8002d64:	08003d9c 	.word	0x08003d9c
 8002d68:	08003da0 	.word	0x08003da0

08002d6c <memset>:
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	4402      	add	r2, r0
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d100      	bne.n	8002d76 <memset+0xa>
 8002d74:	4770      	bx	lr
 8002d76:	f803 1b01 	strb.w	r1, [r3], #1
 8002d7a:	e7f9      	b.n	8002d70 <memset+0x4>

08002d7c <iprintf>:
 8002d7c:	b40f      	push	{r0, r1, r2, r3}
 8002d7e:	4b0a      	ldr	r3, [pc, #40]	; (8002da8 <iprintf+0x2c>)
 8002d80:	b513      	push	{r0, r1, r4, lr}
 8002d82:	681c      	ldr	r4, [r3, #0]
 8002d84:	b124      	cbz	r4, 8002d90 <iprintf+0x14>
 8002d86:	69a3      	ldr	r3, [r4, #24]
 8002d88:	b913      	cbnz	r3, 8002d90 <iprintf+0x14>
 8002d8a:	4620      	mov	r0, r4
 8002d8c:	f000 f866 	bl	8002e5c <__sinit>
 8002d90:	ab05      	add	r3, sp, #20
 8002d92:	4620      	mov	r0, r4
 8002d94:	9a04      	ldr	r2, [sp, #16]
 8002d96:	68a1      	ldr	r1, [r4, #8]
 8002d98:	9301      	str	r3, [sp, #4]
 8002d9a:	f000 f9bb 	bl	8003114 <_vfiprintf_r>
 8002d9e:	b002      	add	sp, #8
 8002da0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002da4:	b004      	add	sp, #16
 8002da6:	4770      	bx	lr
 8002da8:	2000000c 	.word	0x2000000c

08002dac <std>:
 8002dac:	2300      	movs	r3, #0
 8002dae:	b510      	push	{r4, lr}
 8002db0:	4604      	mov	r4, r0
 8002db2:	e9c0 3300 	strd	r3, r3, [r0]
 8002db6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002dba:	6083      	str	r3, [r0, #8]
 8002dbc:	8181      	strh	r1, [r0, #12]
 8002dbe:	6643      	str	r3, [r0, #100]	; 0x64
 8002dc0:	81c2      	strh	r2, [r0, #14]
 8002dc2:	6183      	str	r3, [r0, #24]
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	2208      	movs	r2, #8
 8002dc8:	305c      	adds	r0, #92	; 0x5c
 8002dca:	f7ff ffcf 	bl	8002d6c <memset>
 8002dce:	4b05      	ldr	r3, [pc, #20]	; (8002de4 <std+0x38>)
 8002dd0:	6224      	str	r4, [r4, #32]
 8002dd2:	6263      	str	r3, [r4, #36]	; 0x24
 8002dd4:	4b04      	ldr	r3, [pc, #16]	; (8002de8 <std+0x3c>)
 8002dd6:	62a3      	str	r3, [r4, #40]	; 0x28
 8002dd8:	4b04      	ldr	r3, [pc, #16]	; (8002dec <std+0x40>)
 8002dda:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002ddc:	4b04      	ldr	r3, [pc, #16]	; (8002df0 <std+0x44>)
 8002dde:	6323      	str	r3, [r4, #48]	; 0x30
 8002de0:	bd10      	pop	{r4, pc}
 8002de2:	bf00      	nop
 8002de4:	080036c1 	.word	0x080036c1
 8002de8:	080036e3 	.word	0x080036e3
 8002dec:	0800371b 	.word	0x0800371b
 8002df0:	0800373f 	.word	0x0800373f

08002df4 <_cleanup_r>:
 8002df4:	4901      	ldr	r1, [pc, #4]	; (8002dfc <_cleanup_r+0x8>)
 8002df6:	f000 b8af 	b.w	8002f58 <_fwalk_reent>
 8002dfa:	bf00      	nop
 8002dfc:	08003a11 	.word	0x08003a11

08002e00 <__sfmoreglue>:
 8002e00:	2268      	movs	r2, #104	; 0x68
 8002e02:	b570      	push	{r4, r5, r6, lr}
 8002e04:	1e4d      	subs	r5, r1, #1
 8002e06:	4355      	muls	r5, r2
 8002e08:	460e      	mov	r6, r1
 8002e0a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002e0e:	f000 f8e5 	bl	8002fdc <_malloc_r>
 8002e12:	4604      	mov	r4, r0
 8002e14:	b140      	cbz	r0, 8002e28 <__sfmoreglue+0x28>
 8002e16:	2100      	movs	r1, #0
 8002e18:	e9c0 1600 	strd	r1, r6, [r0]
 8002e1c:	300c      	adds	r0, #12
 8002e1e:	60a0      	str	r0, [r4, #8]
 8002e20:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002e24:	f7ff ffa2 	bl	8002d6c <memset>
 8002e28:	4620      	mov	r0, r4
 8002e2a:	bd70      	pop	{r4, r5, r6, pc}

08002e2c <__sfp_lock_acquire>:
 8002e2c:	4801      	ldr	r0, [pc, #4]	; (8002e34 <__sfp_lock_acquire+0x8>)
 8002e2e:	f000 b8b3 	b.w	8002f98 <__retarget_lock_acquire_recursive>
 8002e32:	bf00      	nop
 8002e34:	20000111 	.word	0x20000111

08002e38 <__sfp_lock_release>:
 8002e38:	4801      	ldr	r0, [pc, #4]	; (8002e40 <__sfp_lock_release+0x8>)
 8002e3a:	f000 b8ae 	b.w	8002f9a <__retarget_lock_release_recursive>
 8002e3e:	bf00      	nop
 8002e40:	20000111 	.word	0x20000111

08002e44 <__sinit_lock_acquire>:
 8002e44:	4801      	ldr	r0, [pc, #4]	; (8002e4c <__sinit_lock_acquire+0x8>)
 8002e46:	f000 b8a7 	b.w	8002f98 <__retarget_lock_acquire_recursive>
 8002e4a:	bf00      	nop
 8002e4c:	20000112 	.word	0x20000112

08002e50 <__sinit_lock_release>:
 8002e50:	4801      	ldr	r0, [pc, #4]	; (8002e58 <__sinit_lock_release+0x8>)
 8002e52:	f000 b8a2 	b.w	8002f9a <__retarget_lock_release_recursive>
 8002e56:	bf00      	nop
 8002e58:	20000112 	.word	0x20000112

08002e5c <__sinit>:
 8002e5c:	b510      	push	{r4, lr}
 8002e5e:	4604      	mov	r4, r0
 8002e60:	f7ff fff0 	bl	8002e44 <__sinit_lock_acquire>
 8002e64:	69a3      	ldr	r3, [r4, #24]
 8002e66:	b11b      	cbz	r3, 8002e70 <__sinit+0x14>
 8002e68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e6c:	f7ff bff0 	b.w	8002e50 <__sinit_lock_release>
 8002e70:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002e74:	6523      	str	r3, [r4, #80]	; 0x50
 8002e76:	4b13      	ldr	r3, [pc, #76]	; (8002ec4 <__sinit+0x68>)
 8002e78:	4a13      	ldr	r2, [pc, #76]	; (8002ec8 <__sinit+0x6c>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	62a2      	str	r2, [r4, #40]	; 0x28
 8002e7e:	42a3      	cmp	r3, r4
 8002e80:	bf08      	it	eq
 8002e82:	2301      	moveq	r3, #1
 8002e84:	4620      	mov	r0, r4
 8002e86:	bf08      	it	eq
 8002e88:	61a3      	streq	r3, [r4, #24]
 8002e8a:	f000 f81f 	bl	8002ecc <__sfp>
 8002e8e:	6060      	str	r0, [r4, #4]
 8002e90:	4620      	mov	r0, r4
 8002e92:	f000 f81b 	bl	8002ecc <__sfp>
 8002e96:	60a0      	str	r0, [r4, #8]
 8002e98:	4620      	mov	r0, r4
 8002e9a:	f000 f817 	bl	8002ecc <__sfp>
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	2104      	movs	r1, #4
 8002ea2:	60e0      	str	r0, [r4, #12]
 8002ea4:	6860      	ldr	r0, [r4, #4]
 8002ea6:	f7ff ff81 	bl	8002dac <std>
 8002eaa:	2201      	movs	r2, #1
 8002eac:	2109      	movs	r1, #9
 8002eae:	68a0      	ldr	r0, [r4, #8]
 8002eb0:	f7ff ff7c 	bl	8002dac <std>
 8002eb4:	2202      	movs	r2, #2
 8002eb6:	2112      	movs	r1, #18
 8002eb8:	68e0      	ldr	r0, [r4, #12]
 8002eba:	f7ff ff77 	bl	8002dac <std>
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	61a3      	str	r3, [r4, #24]
 8002ec2:	e7d1      	b.n	8002e68 <__sinit+0xc>
 8002ec4:	08003d04 	.word	0x08003d04
 8002ec8:	08002df5 	.word	0x08002df5

08002ecc <__sfp>:
 8002ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ece:	4607      	mov	r7, r0
 8002ed0:	f7ff ffac 	bl	8002e2c <__sfp_lock_acquire>
 8002ed4:	4b1e      	ldr	r3, [pc, #120]	; (8002f50 <__sfp+0x84>)
 8002ed6:	681e      	ldr	r6, [r3, #0]
 8002ed8:	69b3      	ldr	r3, [r6, #24]
 8002eda:	b913      	cbnz	r3, 8002ee2 <__sfp+0x16>
 8002edc:	4630      	mov	r0, r6
 8002ede:	f7ff ffbd 	bl	8002e5c <__sinit>
 8002ee2:	3648      	adds	r6, #72	; 0x48
 8002ee4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002ee8:	3b01      	subs	r3, #1
 8002eea:	d503      	bpl.n	8002ef4 <__sfp+0x28>
 8002eec:	6833      	ldr	r3, [r6, #0]
 8002eee:	b30b      	cbz	r3, 8002f34 <__sfp+0x68>
 8002ef0:	6836      	ldr	r6, [r6, #0]
 8002ef2:	e7f7      	b.n	8002ee4 <__sfp+0x18>
 8002ef4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002ef8:	b9d5      	cbnz	r5, 8002f30 <__sfp+0x64>
 8002efa:	4b16      	ldr	r3, [pc, #88]	; (8002f54 <__sfp+0x88>)
 8002efc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002f00:	60e3      	str	r3, [r4, #12]
 8002f02:	6665      	str	r5, [r4, #100]	; 0x64
 8002f04:	f000 f847 	bl	8002f96 <__retarget_lock_init_recursive>
 8002f08:	f7ff ff96 	bl	8002e38 <__sfp_lock_release>
 8002f0c:	2208      	movs	r2, #8
 8002f0e:	4629      	mov	r1, r5
 8002f10:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002f14:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002f18:	6025      	str	r5, [r4, #0]
 8002f1a:	61a5      	str	r5, [r4, #24]
 8002f1c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002f20:	f7ff ff24 	bl	8002d6c <memset>
 8002f24:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002f28:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002f2c:	4620      	mov	r0, r4
 8002f2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f30:	3468      	adds	r4, #104	; 0x68
 8002f32:	e7d9      	b.n	8002ee8 <__sfp+0x1c>
 8002f34:	2104      	movs	r1, #4
 8002f36:	4638      	mov	r0, r7
 8002f38:	f7ff ff62 	bl	8002e00 <__sfmoreglue>
 8002f3c:	4604      	mov	r4, r0
 8002f3e:	6030      	str	r0, [r6, #0]
 8002f40:	2800      	cmp	r0, #0
 8002f42:	d1d5      	bne.n	8002ef0 <__sfp+0x24>
 8002f44:	f7ff ff78 	bl	8002e38 <__sfp_lock_release>
 8002f48:	230c      	movs	r3, #12
 8002f4a:	603b      	str	r3, [r7, #0]
 8002f4c:	e7ee      	b.n	8002f2c <__sfp+0x60>
 8002f4e:	bf00      	nop
 8002f50:	08003d04 	.word	0x08003d04
 8002f54:	ffff0001 	.word	0xffff0001

08002f58 <_fwalk_reent>:
 8002f58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f5c:	4606      	mov	r6, r0
 8002f5e:	4688      	mov	r8, r1
 8002f60:	2700      	movs	r7, #0
 8002f62:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002f66:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002f6a:	f1b9 0901 	subs.w	r9, r9, #1
 8002f6e:	d505      	bpl.n	8002f7c <_fwalk_reent+0x24>
 8002f70:	6824      	ldr	r4, [r4, #0]
 8002f72:	2c00      	cmp	r4, #0
 8002f74:	d1f7      	bne.n	8002f66 <_fwalk_reent+0xe>
 8002f76:	4638      	mov	r0, r7
 8002f78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002f7c:	89ab      	ldrh	r3, [r5, #12]
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d907      	bls.n	8002f92 <_fwalk_reent+0x3a>
 8002f82:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002f86:	3301      	adds	r3, #1
 8002f88:	d003      	beq.n	8002f92 <_fwalk_reent+0x3a>
 8002f8a:	4629      	mov	r1, r5
 8002f8c:	4630      	mov	r0, r6
 8002f8e:	47c0      	blx	r8
 8002f90:	4307      	orrs	r7, r0
 8002f92:	3568      	adds	r5, #104	; 0x68
 8002f94:	e7e9      	b.n	8002f6a <_fwalk_reent+0x12>

08002f96 <__retarget_lock_init_recursive>:
 8002f96:	4770      	bx	lr

08002f98 <__retarget_lock_acquire_recursive>:
 8002f98:	4770      	bx	lr

08002f9a <__retarget_lock_release_recursive>:
 8002f9a:	4770      	bx	lr

08002f9c <sbrk_aligned>:
 8002f9c:	b570      	push	{r4, r5, r6, lr}
 8002f9e:	4e0e      	ldr	r6, [pc, #56]	; (8002fd8 <sbrk_aligned+0x3c>)
 8002fa0:	460c      	mov	r4, r1
 8002fa2:	6831      	ldr	r1, [r6, #0]
 8002fa4:	4605      	mov	r5, r0
 8002fa6:	b911      	cbnz	r1, 8002fae <sbrk_aligned+0x12>
 8002fa8:	f000 fb7a 	bl	80036a0 <_sbrk_r>
 8002fac:	6030      	str	r0, [r6, #0]
 8002fae:	4621      	mov	r1, r4
 8002fb0:	4628      	mov	r0, r5
 8002fb2:	f000 fb75 	bl	80036a0 <_sbrk_r>
 8002fb6:	1c43      	adds	r3, r0, #1
 8002fb8:	d00a      	beq.n	8002fd0 <sbrk_aligned+0x34>
 8002fba:	1cc4      	adds	r4, r0, #3
 8002fbc:	f024 0403 	bic.w	r4, r4, #3
 8002fc0:	42a0      	cmp	r0, r4
 8002fc2:	d007      	beq.n	8002fd4 <sbrk_aligned+0x38>
 8002fc4:	1a21      	subs	r1, r4, r0
 8002fc6:	4628      	mov	r0, r5
 8002fc8:	f000 fb6a 	bl	80036a0 <_sbrk_r>
 8002fcc:	3001      	adds	r0, #1
 8002fce:	d101      	bne.n	8002fd4 <sbrk_aligned+0x38>
 8002fd0:	f04f 34ff 	mov.w	r4, #4294967295
 8002fd4:	4620      	mov	r0, r4
 8002fd6:	bd70      	pop	{r4, r5, r6, pc}
 8002fd8:	20000118 	.word	0x20000118

08002fdc <_malloc_r>:
 8002fdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fe0:	1ccd      	adds	r5, r1, #3
 8002fe2:	f025 0503 	bic.w	r5, r5, #3
 8002fe6:	3508      	adds	r5, #8
 8002fe8:	2d0c      	cmp	r5, #12
 8002fea:	bf38      	it	cc
 8002fec:	250c      	movcc	r5, #12
 8002fee:	2d00      	cmp	r5, #0
 8002ff0:	4607      	mov	r7, r0
 8002ff2:	db01      	blt.n	8002ff8 <_malloc_r+0x1c>
 8002ff4:	42a9      	cmp	r1, r5
 8002ff6:	d905      	bls.n	8003004 <_malloc_r+0x28>
 8002ff8:	230c      	movs	r3, #12
 8002ffa:	2600      	movs	r6, #0
 8002ffc:	603b      	str	r3, [r7, #0]
 8002ffe:	4630      	mov	r0, r6
 8003000:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003004:	4e2e      	ldr	r6, [pc, #184]	; (80030c0 <_malloc_r+0xe4>)
 8003006:	f000 fdc5 	bl	8003b94 <__malloc_lock>
 800300a:	6833      	ldr	r3, [r6, #0]
 800300c:	461c      	mov	r4, r3
 800300e:	bb34      	cbnz	r4, 800305e <_malloc_r+0x82>
 8003010:	4629      	mov	r1, r5
 8003012:	4638      	mov	r0, r7
 8003014:	f7ff ffc2 	bl	8002f9c <sbrk_aligned>
 8003018:	1c43      	adds	r3, r0, #1
 800301a:	4604      	mov	r4, r0
 800301c:	d14d      	bne.n	80030ba <_malloc_r+0xde>
 800301e:	6834      	ldr	r4, [r6, #0]
 8003020:	4626      	mov	r6, r4
 8003022:	2e00      	cmp	r6, #0
 8003024:	d140      	bne.n	80030a8 <_malloc_r+0xcc>
 8003026:	6823      	ldr	r3, [r4, #0]
 8003028:	4631      	mov	r1, r6
 800302a:	4638      	mov	r0, r7
 800302c:	eb04 0803 	add.w	r8, r4, r3
 8003030:	f000 fb36 	bl	80036a0 <_sbrk_r>
 8003034:	4580      	cmp	r8, r0
 8003036:	d13a      	bne.n	80030ae <_malloc_r+0xd2>
 8003038:	6821      	ldr	r1, [r4, #0]
 800303a:	3503      	adds	r5, #3
 800303c:	1a6d      	subs	r5, r5, r1
 800303e:	f025 0503 	bic.w	r5, r5, #3
 8003042:	3508      	adds	r5, #8
 8003044:	2d0c      	cmp	r5, #12
 8003046:	bf38      	it	cc
 8003048:	250c      	movcc	r5, #12
 800304a:	4638      	mov	r0, r7
 800304c:	4629      	mov	r1, r5
 800304e:	f7ff ffa5 	bl	8002f9c <sbrk_aligned>
 8003052:	3001      	adds	r0, #1
 8003054:	d02b      	beq.n	80030ae <_malloc_r+0xd2>
 8003056:	6823      	ldr	r3, [r4, #0]
 8003058:	442b      	add	r3, r5
 800305a:	6023      	str	r3, [r4, #0]
 800305c:	e00e      	b.n	800307c <_malloc_r+0xa0>
 800305e:	6822      	ldr	r2, [r4, #0]
 8003060:	1b52      	subs	r2, r2, r5
 8003062:	d41e      	bmi.n	80030a2 <_malloc_r+0xc6>
 8003064:	2a0b      	cmp	r2, #11
 8003066:	d916      	bls.n	8003096 <_malloc_r+0xba>
 8003068:	1961      	adds	r1, r4, r5
 800306a:	42a3      	cmp	r3, r4
 800306c:	6025      	str	r5, [r4, #0]
 800306e:	bf18      	it	ne
 8003070:	6059      	strne	r1, [r3, #4]
 8003072:	6863      	ldr	r3, [r4, #4]
 8003074:	bf08      	it	eq
 8003076:	6031      	streq	r1, [r6, #0]
 8003078:	5162      	str	r2, [r4, r5]
 800307a:	604b      	str	r3, [r1, #4]
 800307c:	4638      	mov	r0, r7
 800307e:	f104 060b 	add.w	r6, r4, #11
 8003082:	f000 fd8d 	bl	8003ba0 <__malloc_unlock>
 8003086:	f026 0607 	bic.w	r6, r6, #7
 800308a:	1d23      	adds	r3, r4, #4
 800308c:	1af2      	subs	r2, r6, r3
 800308e:	d0b6      	beq.n	8002ffe <_malloc_r+0x22>
 8003090:	1b9b      	subs	r3, r3, r6
 8003092:	50a3      	str	r3, [r4, r2]
 8003094:	e7b3      	b.n	8002ffe <_malloc_r+0x22>
 8003096:	6862      	ldr	r2, [r4, #4]
 8003098:	42a3      	cmp	r3, r4
 800309a:	bf0c      	ite	eq
 800309c:	6032      	streq	r2, [r6, #0]
 800309e:	605a      	strne	r2, [r3, #4]
 80030a0:	e7ec      	b.n	800307c <_malloc_r+0xa0>
 80030a2:	4623      	mov	r3, r4
 80030a4:	6864      	ldr	r4, [r4, #4]
 80030a6:	e7b2      	b.n	800300e <_malloc_r+0x32>
 80030a8:	4634      	mov	r4, r6
 80030aa:	6876      	ldr	r6, [r6, #4]
 80030ac:	e7b9      	b.n	8003022 <_malloc_r+0x46>
 80030ae:	230c      	movs	r3, #12
 80030b0:	4638      	mov	r0, r7
 80030b2:	603b      	str	r3, [r7, #0]
 80030b4:	f000 fd74 	bl	8003ba0 <__malloc_unlock>
 80030b8:	e7a1      	b.n	8002ffe <_malloc_r+0x22>
 80030ba:	6025      	str	r5, [r4, #0]
 80030bc:	e7de      	b.n	800307c <_malloc_r+0xa0>
 80030be:	bf00      	nop
 80030c0:	20000114 	.word	0x20000114

080030c4 <__sfputc_r>:
 80030c4:	6893      	ldr	r3, [r2, #8]
 80030c6:	b410      	push	{r4}
 80030c8:	3b01      	subs	r3, #1
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	6093      	str	r3, [r2, #8]
 80030ce:	da07      	bge.n	80030e0 <__sfputc_r+0x1c>
 80030d0:	6994      	ldr	r4, [r2, #24]
 80030d2:	42a3      	cmp	r3, r4
 80030d4:	db01      	blt.n	80030da <__sfputc_r+0x16>
 80030d6:	290a      	cmp	r1, #10
 80030d8:	d102      	bne.n	80030e0 <__sfputc_r+0x1c>
 80030da:	bc10      	pop	{r4}
 80030dc:	f000 bb34 	b.w	8003748 <__swbuf_r>
 80030e0:	6813      	ldr	r3, [r2, #0]
 80030e2:	1c58      	adds	r0, r3, #1
 80030e4:	6010      	str	r0, [r2, #0]
 80030e6:	7019      	strb	r1, [r3, #0]
 80030e8:	4608      	mov	r0, r1
 80030ea:	bc10      	pop	{r4}
 80030ec:	4770      	bx	lr

080030ee <__sfputs_r>:
 80030ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030f0:	4606      	mov	r6, r0
 80030f2:	460f      	mov	r7, r1
 80030f4:	4614      	mov	r4, r2
 80030f6:	18d5      	adds	r5, r2, r3
 80030f8:	42ac      	cmp	r4, r5
 80030fa:	d101      	bne.n	8003100 <__sfputs_r+0x12>
 80030fc:	2000      	movs	r0, #0
 80030fe:	e007      	b.n	8003110 <__sfputs_r+0x22>
 8003100:	463a      	mov	r2, r7
 8003102:	4630      	mov	r0, r6
 8003104:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003108:	f7ff ffdc 	bl	80030c4 <__sfputc_r>
 800310c:	1c43      	adds	r3, r0, #1
 800310e:	d1f3      	bne.n	80030f8 <__sfputs_r+0xa>
 8003110:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003114 <_vfiprintf_r>:
 8003114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003118:	460d      	mov	r5, r1
 800311a:	4614      	mov	r4, r2
 800311c:	4698      	mov	r8, r3
 800311e:	4606      	mov	r6, r0
 8003120:	b09d      	sub	sp, #116	; 0x74
 8003122:	b118      	cbz	r0, 800312c <_vfiprintf_r+0x18>
 8003124:	6983      	ldr	r3, [r0, #24]
 8003126:	b90b      	cbnz	r3, 800312c <_vfiprintf_r+0x18>
 8003128:	f7ff fe98 	bl	8002e5c <__sinit>
 800312c:	4b89      	ldr	r3, [pc, #548]	; (8003354 <_vfiprintf_r+0x240>)
 800312e:	429d      	cmp	r5, r3
 8003130:	d11b      	bne.n	800316a <_vfiprintf_r+0x56>
 8003132:	6875      	ldr	r5, [r6, #4]
 8003134:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003136:	07d9      	lsls	r1, r3, #31
 8003138:	d405      	bmi.n	8003146 <_vfiprintf_r+0x32>
 800313a:	89ab      	ldrh	r3, [r5, #12]
 800313c:	059a      	lsls	r2, r3, #22
 800313e:	d402      	bmi.n	8003146 <_vfiprintf_r+0x32>
 8003140:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003142:	f7ff ff29 	bl	8002f98 <__retarget_lock_acquire_recursive>
 8003146:	89ab      	ldrh	r3, [r5, #12]
 8003148:	071b      	lsls	r3, r3, #28
 800314a:	d501      	bpl.n	8003150 <_vfiprintf_r+0x3c>
 800314c:	692b      	ldr	r3, [r5, #16]
 800314e:	b9eb      	cbnz	r3, 800318c <_vfiprintf_r+0x78>
 8003150:	4629      	mov	r1, r5
 8003152:	4630      	mov	r0, r6
 8003154:	f000 fb5c 	bl	8003810 <__swsetup_r>
 8003158:	b1c0      	cbz	r0, 800318c <_vfiprintf_r+0x78>
 800315a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800315c:	07dc      	lsls	r4, r3, #31
 800315e:	d50e      	bpl.n	800317e <_vfiprintf_r+0x6a>
 8003160:	f04f 30ff 	mov.w	r0, #4294967295
 8003164:	b01d      	add	sp, #116	; 0x74
 8003166:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800316a:	4b7b      	ldr	r3, [pc, #492]	; (8003358 <_vfiprintf_r+0x244>)
 800316c:	429d      	cmp	r5, r3
 800316e:	d101      	bne.n	8003174 <_vfiprintf_r+0x60>
 8003170:	68b5      	ldr	r5, [r6, #8]
 8003172:	e7df      	b.n	8003134 <_vfiprintf_r+0x20>
 8003174:	4b79      	ldr	r3, [pc, #484]	; (800335c <_vfiprintf_r+0x248>)
 8003176:	429d      	cmp	r5, r3
 8003178:	bf08      	it	eq
 800317a:	68f5      	ldreq	r5, [r6, #12]
 800317c:	e7da      	b.n	8003134 <_vfiprintf_r+0x20>
 800317e:	89ab      	ldrh	r3, [r5, #12]
 8003180:	0598      	lsls	r0, r3, #22
 8003182:	d4ed      	bmi.n	8003160 <_vfiprintf_r+0x4c>
 8003184:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003186:	f7ff ff08 	bl	8002f9a <__retarget_lock_release_recursive>
 800318a:	e7e9      	b.n	8003160 <_vfiprintf_r+0x4c>
 800318c:	2300      	movs	r3, #0
 800318e:	9309      	str	r3, [sp, #36]	; 0x24
 8003190:	2320      	movs	r3, #32
 8003192:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003196:	2330      	movs	r3, #48	; 0x30
 8003198:	f04f 0901 	mov.w	r9, #1
 800319c:	f8cd 800c 	str.w	r8, [sp, #12]
 80031a0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8003360 <_vfiprintf_r+0x24c>
 80031a4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80031a8:	4623      	mov	r3, r4
 80031aa:	469a      	mov	sl, r3
 80031ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80031b0:	b10a      	cbz	r2, 80031b6 <_vfiprintf_r+0xa2>
 80031b2:	2a25      	cmp	r2, #37	; 0x25
 80031b4:	d1f9      	bne.n	80031aa <_vfiprintf_r+0x96>
 80031b6:	ebba 0b04 	subs.w	fp, sl, r4
 80031ba:	d00b      	beq.n	80031d4 <_vfiprintf_r+0xc0>
 80031bc:	465b      	mov	r3, fp
 80031be:	4622      	mov	r2, r4
 80031c0:	4629      	mov	r1, r5
 80031c2:	4630      	mov	r0, r6
 80031c4:	f7ff ff93 	bl	80030ee <__sfputs_r>
 80031c8:	3001      	adds	r0, #1
 80031ca:	f000 80aa 	beq.w	8003322 <_vfiprintf_r+0x20e>
 80031ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80031d0:	445a      	add	r2, fp
 80031d2:	9209      	str	r2, [sp, #36]	; 0x24
 80031d4:	f89a 3000 	ldrb.w	r3, [sl]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	f000 80a2 	beq.w	8003322 <_vfiprintf_r+0x20e>
 80031de:	2300      	movs	r3, #0
 80031e0:	f04f 32ff 	mov.w	r2, #4294967295
 80031e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80031e8:	f10a 0a01 	add.w	sl, sl, #1
 80031ec:	9304      	str	r3, [sp, #16]
 80031ee:	9307      	str	r3, [sp, #28]
 80031f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80031f4:	931a      	str	r3, [sp, #104]	; 0x68
 80031f6:	4654      	mov	r4, sl
 80031f8:	2205      	movs	r2, #5
 80031fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80031fe:	4858      	ldr	r0, [pc, #352]	; (8003360 <_vfiprintf_r+0x24c>)
 8003200:	f000 fcba 	bl	8003b78 <memchr>
 8003204:	9a04      	ldr	r2, [sp, #16]
 8003206:	b9d8      	cbnz	r0, 8003240 <_vfiprintf_r+0x12c>
 8003208:	06d1      	lsls	r1, r2, #27
 800320a:	bf44      	itt	mi
 800320c:	2320      	movmi	r3, #32
 800320e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003212:	0713      	lsls	r3, r2, #28
 8003214:	bf44      	itt	mi
 8003216:	232b      	movmi	r3, #43	; 0x2b
 8003218:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800321c:	f89a 3000 	ldrb.w	r3, [sl]
 8003220:	2b2a      	cmp	r3, #42	; 0x2a
 8003222:	d015      	beq.n	8003250 <_vfiprintf_r+0x13c>
 8003224:	4654      	mov	r4, sl
 8003226:	2000      	movs	r0, #0
 8003228:	f04f 0c0a 	mov.w	ip, #10
 800322c:	9a07      	ldr	r2, [sp, #28]
 800322e:	4621      	mov	r1, r4
 8003230:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003234:	3b30      	subs	r3, #48	; 0x30
 8003236:	2b09      	cmp	r3, #9
 8003238:	d94e      	bls.n	80032d8 <_vfiprintf_r+0x1c4>
 800323a:	b1b0      	cbz	r0, 800326a <_vfiprintf_r+0x156>
 800323c:	9207      	str	r2, [sp, #28]
 800323e:	e014      	b.n	800326a <_vfiprintf_r+0x156>
 8003240:	eba0 0308 	sub.w	r3, r0, r8
 8003244:	fa09 f303 	lsl.w	r3, r9, r3
 8003248:	4313      	orrs	r3, r2
 800324a:	46a2      	mov	sl, r4
 800324c:	9304      	str	r3, [sp, #16]
 800324e:	e7d2      	b.n	80031f6 <_vfiprintf_r+0xe2>
 8003250:	9b03      	ldr	r3, [sp, #12]
 8003252:	1d19      	adds	r1, r3, #4
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	9103      	str	r1, [sp, #12]
 8003258:	2b00      	cmp	r3, #0
 800325a:	bfbb      	ittet	lt
 800325c:	425b      	neglt	r3, r3
 800325e:	f042 0202 	orrlt.w	r2, r2, #2
 8003262:	9307      	strge	r3, [sp, #28]
 8003264:	9307      	strlt	r3, [sp, #28]
 8003266:	bfb8      	it	lt
 8003268:	9204      	strlt	r2, [sp, #16]
 800326a:	7823      	ldrb	r3, [r4, #0]
 800326c:	2b2e      	cmp	r3, #46	; 0x2e
 800326e:	d10c      	bne.n	800328a <_vfiprintf_r+0x176>
 8003270:	7863      	ldrb	r3, [r4, #1]
 8003272:	2b2a      	cmp	r3, #42	; 0x2a
 8003274:	d135      	bne.n	80032e2 <_vfiprintf_r+0x1ce>
 8003276:	9b03      	ldr	r3, [sp, #12]
 8003278:	3402      	adds	r4, #2
 800327a:	1d1a      	adds	r2, r3, #4
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	9203      	str	r2, [sp, #12]
 8003280:	2b00      	cmp	r3, #0
 8003282:	bfb8      	it	lt
 8003284:	f04f 33ff 	movlt.w	r3, #4294967295
 8003288:	9305      	str	r3, [sp, #20]
 800328a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8003364 <_vfiprintf_r+0x250>
 800328e:	2203      	movs	r2, #3
 8003290:	4650      	mov	r0, sl
 8003292:	7821      	ldrb	r1, [r4, #0]
 8003294:	f000 fc70 	bl	8003b78 <memchr>
 8003298:	b140      	cbz	r0, 80032ac <_vfiprintf_r+0x198>
 800329a:	2340      	movs	r3, #64	; 0x40
 800329c:	eba0 000a 	sub.w	r0, r0, sl
 80032a0:	fa03 f000 	lsl.w	r0, r3, r0
 80032a4:	9b04      	ldr	r3, [sp, #16]
 80032a6:	3401      	adds	r4, #1
 80032a8:	4303      	orrs	r3, r0
 80032aa:	9304      	str	r3, [sp, #16]
 80032ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80032b0:	2206      	movs	r2, #6
 80032b2:	482d      	ldr	r0, [pc, #180]	; (8003368 <_vfiprintf_r+0x254>)
 80032b4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80032b8:	f000 fc5e 	bl	8003b78 <memchr>
 80032bc:	2800      	cmp	r0, #0
 80032be:	d03f      	beq.n	8003340 <_vfiprintf_r+0x22c>
 80032c0:	4b2a      	ldr	r3, [pc, #168]	; (800336c <_vfiprintf_r+0x258>)
 80032c2:	bb1b      	cbnz	r3, 800330c <_vfiprintf_r+0x1f8>
 80032c4:	9b03      	ldr	r3, [sp, #12]
 80032c6:	3307      	adds	r3, #7
 80032c8:	f023 0307 	bic.w	r3, r3, #7
 80032cc:	3308      	adds	r3, #8
 80032ce:	9303      	str	r3, [sp, #12]
 80032d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80032d2:	443b      	add	r3, r7
 80032d4:	9309      	str	r3, [sp, #36]	; 0x24
 80032d6:	e767      	b.n	80031a8 <_vfiprintf_r+0x94>
 80032d8:	460c      	mov	r4, r1
 80032da:	2001      	movs	r0, #1
 80032dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80032e0:	e7a5      	b.n	800322e <_vfiprintf_r+0x11a>
 80032e2:	2300      	movs	r3, #0
 80032e4:	f04f 0c0a 	mov.w	ip, #10
 80032e8:	4619      	mov	r1, r3
 80032ea:	3401      	adds	r4, #1
 80032ec:	9305      	str	r3, [sp, #20]
 80032ee:	4620      	mov	r0, r4
 80032f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80032f4:	3a30      	subs	r2, #48	; 0x30
 80032f6:	2a09      	cmp	r2, #9
 80032f8:	d903      	bls.n	8003302 <_vfiprintf_r+0x1ee>
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d0c5      	beq.n	800328a <_vfiprintf_r+0x176>
 80032fe:	9105      	str	r1, [sp, #20]
 8003300:	e7c3      	b.n	800328a <_vfiprintf_r+0x176>
 8003302:	4604      	mov	r4, r0
 8003304:	2301      	movs	r3, #1
 8003306:	fb0c 2101 	mla	r1, ip, r1, r2
 800330a:	e7f0      	b.n	80032ee <_vfiprintf_r+0x1da>
 800330c:	ab03      	add	r3, sp, #12
 800330e:	9300      	str	r3, [sp, #0]
 8003310:	462a      	mov	r2, r5
 8003312:	4630      	mov	r0, r6
 8003314:	4b16      	ldr	r3, [pc, #88]	; (8003370 <_vfiprintf_r+0x25c>)
 8003316:	a904      	add	r1, sp, #16
 8003318:	f3af 8000 	nop.w
 800331c:	4607      	mov	r7, r0
 800331e:	1c78      	adds	r0, r7, #1
 8003320:	d1d6      	bne.n	80032d0 <_vfiprintf_r+0x1bc>
 8003322:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003324:	07d9      	lsls	r1, r3, #31
 8003326:	d405      	bmi.n	8003334 <_vfiprintf_r+0x220>
 8003328:	89ab      	ldrh	r3, [r5, #12]
 800332a:	059a      	lsls	r2, r3, #22
 800332c:	d402      	bmi.n	8003334 <_vfiprintf_r+0x220>
 800332e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003330:	f7ff fe33 	bl	8002f9a <__retarget_lock_release_recursive>
 8003334:	89ab      	ldrh	r3, [r5, #12]
 8003336:	065b      	lsls	r3, r3, #25
 8003338:	f53f af12 	bmi.w	8003160 <_vfiprintf_r+0x4c>
 800333c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800333e:	e711      	b.n	8003164 <_vfiprintf_r+0x50>
 8003340:	ab03      	add	r3, sp, #12
 8003342:	9300      	str	r3, [sp, #0]
 8003344:	462a      	mov	r2, r5
 8003346:	4630      	mov	r0, r6
 8003348:	4b09      	ldr	r3, [pc, #36]	; (8003370 <_vfiprintf_r+0x25c>)
 800334a:	a904      	add	r1, sp, #16
 800334c:	f000 f882 	bl	8003454 <_printf_i>
 8003350:	e7e4      	b.n	800331c <_vfiprintf_r+0x208>
 8003352:	bf00      	nop
 8003354:	08003d28 	.word	0x08003d28
 8003358:	08003d48 	.word	0x08003d48
 800335c:	08003d08 	.word	0x08003d08
 8003360:	08003d68 	.word	0x08003d68
 8003364:	08003d6e 	.word	0x08003d6e
 8003368:	08003d72 	.word	0x08003d72
 800336c:	00000000 	.word	0x00000000
 8003370:	080030ef 	.word	0x080030ef

08003374 <_printf_common>:
 8003374:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003378:	4616      	mov	r6, r2
 800337a:	4699      	mov	r9, r3
 800337c:	688a      	ldr	r2, [r1, #8]
 800337e:	690b      	ldr	r3, [r1, #16]
 8003380:	4607      	mov	r7, r0
 8003382:	4293      	cmp	r3, r2
 8003384:	bfb8      	it	lt
 8003386:	4613      	movlt	r3, r2
 8003388:	6033      	str	r3, [r6, #0]
 800338a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800338e:	460c      	mov	r4, r1
 8003390:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003394:	b10a      	cbz	r2, 800339a <_printf_common+0x26>
 8003396:	3301      	adds	r3, #1
 8003398:	6033      	str	r3, [r6, #0]
 800339a:	6823      	ldr	r3, [r4, #0]
 800339c:	0699      	lsls	r1, r3, #26
 800339e:	bf42      	ittt	mi
 80033a0:	6833      	ldrmi	r3, [r6, #0]
 80033a2:	3302      	addmi	r3, #2
 80033a4:	6033      	strmi	r3, [r6, #0]
 80033a6:	6825      	ldr	r5, [r4, #0]
 80033a8:	f015 0506 	ands.w	r5, r5, #6
 80033ac:	d106      	bne.n	80033bc <_printf_common+0x48>
 80033ae:	f104 0a19 	add.w	sl, r4, #25
 80033b2:	68e3      	ldr	r3, [r4, #12]
 80033b4:	6832      	ldr	r2, [r6, #0]
 80033b6:	1a9b      	subs	r3, r3, r2
 80033b8:	42ab      	cmp	r3, r5
 80033ba:	dc28      	bgt.n	800340e <_printf_common+0x9a>
 80033bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80033c0:	1e13      	subs	r3, r2, #0
 80033c2:	6822      	ldr	r2, [r4, #0]
 80033c4:	bf18      	it	ne
 80033c6:	2301      	movne	r3, #1
 80033c8:	0692      	lsls	r2, r2, #26
 80033ca:	d42d      	bmi.n	8003428 <_printf_common+0xb4>
 80033cc:	4649      	mov	r1, r9
 80033ce:	4638      	mov	r0, r7
 80033d0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80033d4:	47c0      	blx	r8
 80033d6:	3001      	adds	r0, #1
 80033d8:	d020      	beq.n	800341c <_printf_common+0xa8>
 80033da:	6823      	ldr	r3, [r4, #0]
 80033dc:	68e5      	ldr	r5, [r4, #12]
 80033de:	f003 0306 	and.w	r3, r3, #6
 80033e2:	2b04      	cmp	r3, #4
 80033e4:	bf18      	it	ne
 80033e6:	2500      	movne	r5, #0
 80033e8:	6832      	ldr	r2, [r6, #0]
 80033ea:	f04f 0600 	mov.w	r6, #0
 80033ee:	68a3      	ldr	r3, [r4, #8]
 80033f0:	bf08      	it	eq
 80033f2:	1aad      	subeq	r5, r5, r2
 80033f4:	6922      	ldr	r2, [r4, #16]
 80033f6:	bf08      	it	eq
 80033f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80033fc:	4293      	cmp	r3, r2
 80033fe:	bfc4      	itt	gt
 8003400:	1a9b      	subgt	r3, r3, r2
 8003402:	18ed      	addgt	r5, r5, r3
 8003404:	341a      	adds	r4, #26
 8003406:	42b5      	cmp	r5, r6
 8003408:	d11a      	bne.n	8003440 <_printf_common+0xcc>
 800340a:	2000      	movs	r0, #0
 800340c:	e008      	b.n	8003420 <_printf_common+0xac>
 800340e:	2301      	movs	r3, #1
 8003410:	4652      	mov	r2, sl
 8003412:	4649      	mov	r1, r9
 8003414:	4638      	mov	r0, r7
 8003416:	47c0      	blx	r8
 8003418:	3001      	adds	r0, #1
 800341a:	d103      	bne.n	8003424 <_printf_common+0xb0>
 800341c:	f04f 30ff 	mov.w	r0, #4294967295
 8003420:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003424:	3501      	adds	r5, #1
 8003426:	e7c4      	b.n	80033b2 <_printf_common+0x3e>
 8003428:	2030      	movs	r0, #48	; 0x30
 800342a:	18e1      	adds	r1, r4, r3
 800342c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003430:	1c5a      	adds	r2, r3, #1
 8003432:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003436:	4422      	add	r2, r4
 8003438:	3302      	adds	r3, #2
 800343a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800343e:	e7c5      	b.n	80033cc <_printf_common+0x58>
 8003440:	2301      	movs	r3, #1
 8003442:	4622      	mov	r2, r4
 8003444:	4649      	mov	r1, r9
 8003446:	4638      	mov	r0, r7
 8003448:	47c0      	blx	r8
 800344a:	3001      	adds	r0, #1
 800344c:	d0e6      	beq.n	800341c <_printf_common+0xa8>
 800344e:	3601      	adds	r6, #1
 8003450:	e7d9      	b.n	8003406 <_printf_common+0x92>
	...

08003454 <_printf_i>:
 8003454:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003458:	7e0f      	ldrb	r7, [r1, #24]
 800345a:	4691      	mov	r9, r2
 800345c:	2f78      	cmp	r7, #120	; 0x78
 800345e:	4680      	mov	r8, r0
 8003460:	460c      	mov	r4, r1
 8003462:	469a      	mov	sl, r3
 8003464:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003466:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800346a:	d807      	bhi.n	800347c <_printf_i+0x28>
 800346c:	2f62      	cmp	r7, #98	; 0x62
 800346e:	d80a      	bhi.n	8003486 <_printf_i+0x32>
 8003470:	2f00      	cmp	r7, #0
 8003472:	f000 80d9 	beq.w	8003628 <_printf_i+0x1d4>
 8003476:	2f58      	cmp	r7, #88	; 0x58
 8003478:	f000 80a4 	beq.w	80035c4 <_printf_i+0x170>
 800347c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003480:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003484:	e03a      	b.n	80034fc <_printf_i+0xa8>
 8003486:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800348a:	2b15      	cmp	r3, #21
 800348c:	d8f6      	bhi.n	800347c <_printf_i+0x28>
 800348e:	a101      	add	r1, pc, #4	; (adr r1, 8003494 <_printf_i+0x40>)
 8003490:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003494:	080034ed 	.word	0x080034ed
 8003498:	08003501 	.word	0x08003501
 800349c:	0800347d 	.word	0x0800347d
 80034a0:	0800347d 	.word	0x0800347d
 80034a4:	0800347d 	.word	0x0800347d
 80034a8:	0800347d 	.word	0x0800347d
 80034ac:	08003501 	.word	0x08003501
 80034b0:	0800347d 	.word	0x0800347d
 80034b4:	0800347d 	.word	0x0800347d
 80034b8:	0800347d 	.word	0x0800347d
 80034bc:	0800347d 	.word	0x0800347d
 80034c0:	0800360f 	.word	0x0800360f
 80034c4:	08003531 	.word	0x08003531
 80034c8:	080035f1 	.word	0x080035f1
 80034cc:	0800347d 	.word	0x0800347d
 80034d0:	0800347d 	.word	0x0800347d
 80034d4:	08003631 	.word	0x08003631
 80034d8:	0800347d 	.word	0x0800347d
 80034dc:	08003531 	.word	0x08003531
 80034e0:	0800347d 	.word	0x0800347d
 80034e4:	0800347d 	.word	0x0800347d
 80034e8:	080035f9 	.word	0x080035f9
 80034ec:	682b      	ldr	r3, [r5, #0]
 80034ee:	1d1a      	adds	r2, r3, #4
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	602a      	str	r2, [r5, #0]
 80034f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80034f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80034fc:	2301      	movs	r3, #1
 80034fe:	e0a4      	b.n	800364a <_printf_i+0x1f6>
 8003500:	6820      	ldr	r0, [r4, #0]
 8003502:	6829      	ldr	r1, [r5, #0]
 8003504:	0606      	lsls	r6, r0, #24
 8003506:	f101 0304 	add.w	r3, r1, #4
 800350a:	d50a      	bpl.n	8003522 <_printf_i+0xce>
 800350c:	680e      	ldr	r6, [r1, #0]
 800350e:	602b      	str	r3, [r5, #0]
 8003510:	2e00      	cmp	r6, #0
 8003512:	da03      	bge.n	800351c <_printf_i+0xc8>
 8003514:	232d      	movs	r3, #45	; 0x2d
 8003516:	4276      	negs	r6, r6
 8003518:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800351c:	230a      	movs	r3, #10
 800351e:	485e      	ldr	r0, [pc, #376]	; (8003698 <_printf_i+0x244>)
 8003520:	e019      	b.n	8003556 <_printf_i+0x102>
 8003522:	680e      	ldr	r6, [r1, #0]
 8003524:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003528:	602b      	str	r3, [r5, #0]
 800352a:	bf18      	it	ne
 800352c:	b236      	sxthne	r6, r6
 800352e:	e7ef      	b.n	8003510 <_printf_i+0xbc>
 8003530:	682b      	ldr	r3, [r5, #0]
 8003532:	6820      	ldr	r0, [r4, #0]
 8003534:	1d19      	adds	r1, r3, #4
 8003536:	6029      	str	r1, [r5, #0]
 8003538:	0601      	lsls	r1, r0, #24
 800353a:	d501      	bpl.n	8003540 <_printf_i+0xec>
 800353c:	681e      	ldr	r6, [r3, #0]
 800353e:	e002      	b.n	8003546 <_printf_i+0xf2>
 8003540:	0646      	lsls	r6, r0, #25
 8003542:	d5fb      	bpl.n	800353c <_printf_i+0xe8>
 8003544:	881e      	ldrh	r6, [r3, #0]
 8003546:	2f6f      	cmp	r7, #111	; 0x6f
 8003548:	bf0c      	ite	eq
 800354a:	2308      	moveq	r3, #8
 800354c:	230a      	movne	r3, #10
 800354e:	4852      	ldr	r0, [pc, #328]	; (8003698 <_printf_i+0x244>)
 8003550:	2100      	movs	r1, #0
 8003552:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003556:	6865      	ldr	r5, [r4, #4]
 8003558:	2d00      	cmp	r5, #0
 800355a:	bfa8      	it	ge
 800355c:	6821      	ldrge	r1, [r4, #0]
 800355e:	60a5      	str	r5, [r4, #8]
 8003560:	bfa4      	itt	ge
 8003562:	f021 0104 	bicge.w	r1, r1, #4
 8003566:	6021      	strge	r1, [r4, #0]
 8003568:	b90e      	cbnz	r6, 800356e <_printf_i+0x11a>
 800356a:	2d00      	cmp	r5, #0
 800356c:	d04d      	beq.n	800360a <_printf_i+0x1b6>
 800356e:	4615      	mov	r5, r2
 8003570:	fbb6 f1f3 	udiv	r1, r6, r3
 8003574:	fb03 6711 	mls	r7, r3, r1, r6
 8003578:	5dc7      	ldrb	r7, [r0, r7]
 800357a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800357e:	4637      	mov	r7, r6
 8003580:	42bb      	cmp	r3, r7
 8003582:	460e      	mov	r6, r1
 8003584:	d9f4      	bls.n	8003570 <_printf_i+0x11c>
 8003586:	2b08      	cmp	r3, #8
 8003588:	d10b      	bne.n	80035a2 <_printf_i+0x14e>
 800358a:	6823      	ldr	r3, [r4, #0]
 800358c:	07de      	lsls	r6, r3, #31
 800358e:	d508      	bpl.n	80035a2 <_printf_i+0x14e>
 8003590:	6923      	ldr	r3, [r4, #16]
 8003592:	6861      	ldr	r1, [r4, #4]
 8003594:	4299      	cmp	r1, r3
 8003596:	bfde      	ittt	le
 8003598:	2330      	movle	r3, #48	; 0x30
 800359a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800359e:	f105 35ff 	addle.w	r5, r5, #4294967295
 80035a2:	1b52      	subs	r2, r2, r5
 80035a4:	6122      	str	r2, [r4, #16]
 80035a6:	464b      	mov	r3, r9
 80035a8:	4621      	mov	r1, r4
 80035aa:	4640      	mov	r0, r8
 80035ac:	f8cd a000 	str.w	sl, [sp]
 80035b0:	aa03      	add	r2, sp, #12
 80035b2:	f7ff fedf 	bl	8003374 <_printf_common>
 80035b6:	3001      	adds	r0, #1
 80035b8:	d14c      	bne.n	8003654 <_printf_i+0x200>
 80035ba:	f04f 30ff 	mov.w	r0, #4294967295
 80035be:	b004      	add	sp, #16
 80035c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035c4:	4834      	ldr	r0, [pc, #208]	; (8003698 <_printf_i+0x244>)
 80035c6:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80035ca:	6829      	ldr	r1, [r5, #0]
 80035cc:	6823      	ldr	r3, [r4, #0]
 80035ce:	f851 6b04 	ldr.w	r6, [r1], #4
 80035d2:	6029      	str	r1, [r5, #0]
 80035d4:	061d      	lsls	r5, r3, #24
 80035d6:	d514      	bpl.n	8003602 <_printf_i+0x1ae>
 80035d8:	07df      	lsls	r7, r3, #31
 80035da:	bf44      	itt	mi
 80035dc:	f043 0320 	orrmi.w	r3, r3, #32
 80035e0:	6023      	strmi	r3, [r4, #0]
 80035e2:	b91e      	cbnz	r6, 80035ec <_printf_i+0x198>
 80035e4:	6823      	ldr	r3, [r4, #0]
 80035e6:	f023 0320 	bic.w	r3, r3, #32
 80035ea:	6023      	str	r3, [r4, #0]
 80035ec:	2310      	movs	r3, #16
 80035ee:	e7af      	b.n	8003550 <_printf_i+0xfc>
 80035f0:	6823      	ldr	r3, [r4, #0]
 80035f2:	f043 0320 	orr.w	r3, r3, #32
 80035f6:	6023      	str	r3, [r4, #0]
 80035f8:	2378      	movs	r3, #120	; 0x78
 80035fa:	4828      	ldr	r0, [pc, #160]	; (800369c <_printf_i+0x248>)
 80035fc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003600:	e7e3      	b.n	80035ca <_printf_i+0x176>
 8003602:	0659      	lsls	r1, r3, #25
 8003604:	bf48      	it	mi
 8003606:	b2b6      	uxthmi	r6, r6
 8003608:	e7e6      	b.n	80035d8 <_printf_i+0x184>
 800360a:	4615      	mov	r5, r2
 800360c:	e7bb      	b.n	8003586 <_printf_i+0x132>
 800360e:	682b      	ldr	r3, [r5, #0]
 8003610:	6826      	ldr	r6, [r4, #0]
 8003612:	1d18      	adds	r0, r3, #4
 8003614:	6961      	ldr	r1, [r4, #20]
 8003616:	6028      	str	r0, [r5, #0]
 8003618:	0635      	lsls	r5, r6, #24
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	d501      	bpl.n	8003622 <_printf_i+0x1ce>
 800361e:	6019      	str	r1, [r3, #0]
 8003620:	e002      	b.n	8003628 <_printf_i+0x1d4>
 8003622:	0670      	lsls	r0, r6, #25
 8003624:	d5fb      	bpl.n	800361e <_printf_i+0x1ca>
 8003626:	8019      	strh	r1, [r3, #0]
 8003628:	2300      	movs	r3, #0
 800362a:	4615      	mov	r5, r2
 800362c:	6123      	str	r3, [r4, #16]
 800362e:	e7ba      	b.n	80035a6 <_printf_i+0x152>
 8003630:	682b      	ldr	r3, [r5, #0]
 8003632:	2100      	movs	r1, #0
 8003634:	1d1a      	adds	r2, r3, #4
 8003636:	602a      	str	r2, [r5, #0]
 8003638:	681d      	ldr	r5, [r3, #0]
 800363a:	6862      	ldr	r2, [r4, #4]
 800363c:	4628      	mov	r0, r5
 800363e:	f000 fa9b 	bl	8003b78 <memchr>
 8003642:	b108      	cbz	r0, 8003648 <_printf_i+0x1f4>
 8003644:	1b40      	subs	r0, r0, r5
 8003646:	6060      	str	r0, [r4, #4]
 8003648:	6863      	ldr	r3, [r4, #4]
 800364a:	6123      	str	r3, [r4, #16]
 800364c:	2300      	movs	r3, #0
 800364e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003652:	e7a8      	b.n	80035a6 <_printf_i+0x152>
 8003654:	462a      	mov	r2, r5
 8003656:	4649      	mov	r1, r9
 8003658:	4640      	mov	r0, r8
 800365a:	6923      	ldr	r3, [r4, #16]
 800365c:	47d0      	blx	sl
 800365e:	3001      	adds	r0, #1
 8003660:	d0ab      	beq.n	80035ba <_printf_i+0x166>
 8003662:	6823      	ldr	r3, [r4, #0]
 8003664:	079b      	lsls	r3, r3, #30
 8003666:	d413      	bmi.n	8003690 <_printf_i+0x23c>
 8003668:	68e0      	ldr	r0, [r4, #12]
 800366a:	9b03      	ldr	r3, [sp, #12]
 800366c:	4298      	cmp	r0, r3
 800366e:	bfb8      	it	lt
 8003670:	4618      	movlt	r0, r3
 8003672:	e7a4      	b.n	80035be <_printf_i+0x16a>
 8003674:	2301      	movs	r3, #1
 8003676:	4632      	mov	r2, r6
 8003678:	4649      	mov	r1, r9
 800367a:	4640      	mov	r0, r8
 800367c:	47d0      	blx	sl
 800367e:	3001      	adds	r0, #1
 8003680:	d09b      	beq.n	80035ba <_printf_i+0x166>
 8003682:	3501      	adds	r5, #1
 8003684:	68e3      	ldr	r3, [r4, #12]
 8003686:	9903      	ldr	r1, [sp, #12]
 8003688:	1a5b      	subs	r3, r3, r1
 800368a:	42ab      	cmp	r3, r5
 800368c:	dcf2      	bgt.n	8003674 <_printf_i+0x220>
 800368e:	e7eb      	b.n	8003668 <_printf_i+0x214>
 8003690:	2500      	movs	r5, #0
 8003692:	f104 0619 	add.w	r6, r4, #25
 8003696:	e7f5      	b.n	8003684 <_printf_i+0x230>
 8003698:	08003d79 	.word	0x08003d79
 800369c:	08003d8a 	.word	0x08003d8a

080036a0 <_sbrk_r>:
 80036a0:	b538      	push	{r3, r4, r5, lr}
 80036a2:	2300      	movs	r3, #0
 80036a4:	4d05      	ldr	r5, [pc, #20]	; (80036bc <_sbrk_r+0x1c>)
 80036a6:	4604      	mov	r4, r0
 80036a8:	4608      	mov	r0, r1
 80036aa:	602b      	str	r3, [r5, #0]
 80036ac:	f7fc ffd8 	bl	8000660 <_sbrk>
 80036b0:	1c43      	adds	r3, r0, #1
 80036b2:	d102      	bne.n	80036ba <_sbrk_r+0x1a>
 80036b4:	682b      	ldr	r3, [r5, #0]
 80036b6:	b103      	cbz	r3, 80036ba <_sbrk_r+0x1a>
 80036b8:	6023      	str	r3, [r4, #0]
 80036ba:	bd38      	pop	{r3, r4, r5, pc}
 80036bc:	2000011c 	.word	0x2000011c

080036c0 <__sread>:
 80036c0:	b510      	push	{r4, lr}
 80036c2:	460c      	mov	r4, r1
 80036c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036c8:	f000 fab8 	bl	8003c3c <_read_r>
 80036cc:	2800      	cmp	r0, #0
 80036ce:	bfab      	itete	ge
 80036d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80036d2:	89a3      	ldrhlt	r3, [r4, #12]
 80036d4:	181b      	addge	r3, r3, r0
 80036d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80036da:	bfac      	ite	ge
 80036dc:	6563      	strge	r3, [r4, #84]	; 0x54
 80036de:	81a3      	strhlt	r3, [r4, #12]
 80036e0:	bd10      	pop	{r4, pc}

080036e2 <__swrite>:
 80036e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036e6:	461f      	mov	r7, r3
 80036e8:	898b      	ldrh	r3, [r1, #12]
 80036ea:	4605      	mov	r5, r0
 80036ec:	05db      	lsls	r3, r3, #23
 80036ee:	460c      	mov	r4, r1
 80036f0:	4616      	mov	r6, r2
 80036f2:	d505      	bpl.n	8003700 <__swrite+0x1e>
 80036f4:	2302      	movs	r3, #2
 80036f6:	2200      	movs	r2, #0
 80036f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036fc:	f000 f9c4 	bl	8003a88 <_lseek_r>
 8003700:	89a3      	ldrh	r3, [r4, #12]
 8003702:	4632      	mov	r2, r6
 8003704:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003708:	81a3      	strh	r3, [r4, #12]
 800370a:	4628      	mov	r0, r5
 800370c:	463b      	mov	r3, r7
 800370e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003712:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003716:	f000 b869 	b.w	80037ec <_write_r>

0800371a <__sseek>:
 800371a:	b510      	push	{r4, lr}
 800371c:	460c      	mov	r4, r1
 800371e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003722:	f000 f9b1 	bl	8003a88 <_lseek_r>
 8003726:	1c43      	adds	r3, r0, #1
 8003728:	89a3      	ldrh	r3, [r4, #12]
 800372a:	bf15      	itete	ne
 800372c:	6560      	strne	r0, [r4, #84]	; 0x54
 800372e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003732:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003736:	81a3      	strheq	r3, [r4, #12]
 8003738:	bf18      	it	ne
 800373a:	81a3      	strhne	r3, [r4, #12]
 800373c:	bd10      	pop	{r4, pc}

0800373e <__sclose>:
 800373e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003742:	f000 b8d3 	b.w	80038ec <_close_r>
	...

08003748 <__swbuf_r>:
 8003748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800374a:	460e      	mov	r6, r1
 800374c:	4614      	mov	r4, r2
 800374e:	4605      	mov	r5, r0
 8003750:	b118      	cbz	r0, 800375a <__swbuf_r+0x12>
 8003752:	6983      	ldr	r3, [r0, #24]
 8003754:	b90b      	cbnz	r3, 800375a <__swbuf_r+0x12>
 8003756:	f7ff fb81 	bl	8002e5c <__sinit>
 800375a:	4b21      	ldr	r3, [pc, #132]	; (80037e0 <__swbuf_r+0x98>)
 800375c:	429c      	cmp	r4, r3
 800375e:	d12b      	bne.n	80037b8 <__swbuf_r+0x70>
 8003760:	686c      	ldr	r4, [r5, #4]
 8003762:	69a3      	ldr	r3, [r4, #24]
 8003764:	60a3      	str	r3, [r4, #8]
 8003766:	89a3      	ldrh	r3, [r4, #12]
 8003768:	071a      	lsls	r2, r3, #28
 800376a:	d52f      	bpl.n	80037cc <__swbuf_r+0x84>
 800376c:	6923      	ldr	r3, [r4, #16]
 800376e:	b36b      	cbz	r3, 80037cc <__swbuf_r+0x84>
 8003770:	6923      	ldr	r3, [r4, #16]
 8003772:	6820      	ldr	r0, [r4, #0]
 8003774:	b2f6      	uxtb	r6, r6
 8003776:	1ac0      	subs	r0, r0, r3
 8003778:	6963      	ldr	r3, [r4, #20]
 800377a:	4637      	mov	r7, r6
 800377c:	4283      	cmp	r3, r0
 800377e:	dc04      	bgt.n	800378a <__swbuf_r+0x42>
 8003780:	4621      	mov	r1, r4
 8003782:	4628      	mov	r0, r5
 8003784:	f000 f944 	bl	8003a10 <_fflush_r>
 8003788:	bb30      	cbnz	r0, 80037d8 <__swbuf_r+0x90>
 800378a:	68a3      	ldr	r3, [r4, #8]
 800378c:	3001      	adds	r0, #1
 800378e:	3b01      	subs	r3, #1
 8003790:	60a3      	str	r3, [r4, #8]
 8003792:	6823      	ldr	r3, [r4, #0]
 8003794:	1c5a      	adds	r2, r3, #1
 8003796:	6022      	str	r2, [r4, #0]
 8003798:	701e      	strb	r6, [r3, #0]
 800379a:	6963      	ldr	r3, [r4, #20]
 800379c:	4283      	cmp	r3, r0
 800379e:	d004      	beq.n	80037aa <__swbuf_r+0x62>
 80037a0:	89a3      	ldrh	r3, [r4, #12]
 80037a2:	07db      	lsls	r3, r3, #31
 80037a4:	d506      	bpl.n	80037b4 <__swbuf_r+0x6c>
 80037a6:	2e0a      	cmp	r6, #10
 80037a8:	d104      	bne.n	80037b4 <__swbuf_r+0x6c>
 80037aa:	4621      	mov	r1, r4
 80037ac:	4628      	mov	r0, r5
 80037ae:	f000 f92f 	bl	8003a10 <_fflush_r>
 80037b2:	b988      	cbnz	r0, 80037d8 <__swbuf_r+0x90>
 80037b4:	4638      	mov	r0, r7
 80037b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80037b8:	4b0a      	ldr	r3, [pc, #40]	; (80037e4 <__swbuf_r+0x9c>)
 80037ba:	429c      	cmp	r4, r3
 80037bc:	d101      	bne.n	80037c2 <__swbuf_r+0x7a>
 80037be:	68ac      	ldr	r4, [r5, #8]
 80037c0:	e7cf      	b.n	8003762 <__swbuf_r+0x1a>
 80037c2:	4b09      	ldr	r3, [pc, #36]	; (80037e8 <__swbuf_r+0xa0>)
 80037c4:	429c      	cmp	r4, r3
 80037c6:	bf08      	it	eq
 80037c8:	68ec      	ldreq	r4, [r5, #12]
 80037ca:	e7ca      	b.n	8003762 <__swbuf_r+0x1a>
 80037cc:	4621      	mov	r1, r4
 80037ce:	4628      	mov	r0, r5
 80037d0:	f000 f81e 	bl	8003810 <__swsetup_r>
 80037d4:	2800      	cmp	r0, #0
 80037d6:	d0cb      	beq.n	8003770 <__swbuf_r+0x28>
 80037d8:	f04f 37ff 	mov.w	r7, #4294967295
 80037dc:	e7ea      	b.n	80037b4 <__swbuf_r+0x6c>
 80037de:	bf00      	nop
 80037e0:	08003d28 	.word	0x08003d28
 80037e4:	08003d48 	.word	0x08003d48
 80037e8:	08003d08 	.word	0x08003d08

080037ec <_write_r>:
 80037ec:	b538      	push	{r3, r4, r5, lr}
 80037ee:	4604      	mov	r4, r0
 80037f0:	4608      	mov	r0, r1
 80037f2:	4611      	mov	r1, r2
 80037f4:	2200      	movs	r2, #0
 80037f6:	4d05      	ldr	r5, [pc, #20]	; (800380c <_write_r+0x20>)
 80037f8:	602a      	str	r2, [r5, #0]
 80037fa:	461a      	mov	r2, r3
 80037fc:	f7fc fee3 	bl	80005c6 <_write>
 8003800:	1c43      	adds	r3, r0, #1
 8003802:	d102      	bne.n	800380a <_write_r+0x1e>
 8003804:	682b      	ldr	r3, [r5, #0]
 8003806:	b103      	cbz	r3, 800380a <_write_r+0x1e>
 8003808:	6023      	str	r3, [r4, #0]
 800380a:	bd38      	pop	{r3, r4, r5, pc}
 800380c:	2000011c 	.word	0x2000011c

08003810 <__swsetup_r>:
 8003810:	4b32      	ldr	r3, [pc, #200]	; (80038dc <__swsetup_r+0xcc>)
 8003812:	b570      	push	{r4, r5, r6, lr}
 8003814:	681d      	ldr	r5, [r3, #0]
 8003816:	4606      	mov	r6, r0
 8003818:	460c      	mov	r4, r1
 800381a:	b125      	cbz	r5, 8003826 <__swsetup_r+0x16>
 800381c:	69ab      	ldr	r3, [r5, #24]
 800381e:	b913      	cbnz	r3, 8003826 <__swsetup_r+0x16>
 8003820:	4628      	mov	r0, r5
 8003822:	f7ff fb1b 	bl	8002e5c <__sinit>
 8003826:	4b2e      	ldr	r3, [pc, #184]	; (80038e0 <__swsetup_r+0xd0>)
 8003828:	429c      	cmp	r4, r3
 800382a:	d10f      	bne.n	800384c <__swsetup_r+0x3c>
 800382c:	686c      	ldr	r4, [r5, #4]
 800382e:	89a3      	ldrh	r3, [r4, #12]
 8003830:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003834:	0719      	lsls	r1, r3, #28
 8003836:	d42c      	bmi.n	8003892 <__swsetup_r+0x82>
 8003838:	06dd      	lsls	r5, r3, #27
 800383a:	d411      	bmi.n	8003860 <__swsetup_r+0x50>
 800383c:	2309      	movs	r3, #9
 800383e:	6033      	str	r3, [r6, #0]
 8003840:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003844:	f04f 30ff 	mov.w	r0, #4294967295
 8003848:	81a3      	strh	r3, [r4, #12]
 800384a:	e03e      	b.n	80038ca <__swsetup_r+0xba>
 800384c:	4b25      	ldr	r3, [pc, #148]	; (80038e4 <__swsetup_r+0xd4>)
 800384e:	429c      	cmp	r4, r3
 8003850:	d101      	bne.n	8003856 <__swsetup_r+0x46>
 8003852:	68ac      	ldr	r4, [r5, #8]
 8003854:	e7eb      	b.n	800382e <__swsetup_r+0x1e>
 8003856:	4b24      	ldr	r3, [pc, #144]	; (80038e8 <__swsetup_r+0xd8>)
 8003858:	429c      	cmp	r4, r3
 800385a:	bf08      	it	eq
 800385c:	68ec      	ldreq	r4, [r5, #12]
 800385e:	e7e6      	b.n	800382e <__swsetup_r+0x1e>
 8003860:	0758      	lsls	r0, r3, #29
 8003862:	d512      	bpl.n	800388a <__swsetup_r+0x7a>
 8003864:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003866:	b141      	cbz	r1, 800387a <__swsetup_r+0x6a>
 8003868:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800386c:	4299      	cmp	r1, r3
 800386e:	d002      	beq.n	8003876 <__swsetup_r+0x66>
 8003870:	4630      	mov	r0, r6
 8003872:	f000 f99b 	bl	8003bac <_free_r>
 8003876:	2300      	movs	r3, #0
 8003878:	6363      	str	r3, [r4, #52]	; 0x34
 800387a:	89a3      	ldrh	r3, [r4, #12]
 800387c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003880:	81a3      	strh	r3, [r4, #12]
 8003882:	2300      	movs	r3, #0
 8003884:	6063      	str	r3, [r4, #4]
 8003886:	6923      	ldr	r3, [r4, #16]
 8003888:	6023      	str	r3, [r4, #0]
 800388a:	89a3      	ldrh	r3, [r4, #12]
 800388c:	f043 0308 	orr.w	r3, r3, #8
 8003890:	81a3      	strh	r3, [r4, #12]
 8003892:	6923      	ldr	r3, [r4, #16]
 8003894:	b94b      	cbnz	r3, 80038aa <__swsetup_r+0x9a>
 8003896:	89a3      	ldrh	r3, [r4, #12]
 8003898:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800389c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038a0:	d003      	beq.n	80038aa <__swsetup_r+0x9a>
 80038a2:	4621      	mov	r1, r4
 80038a4:	4630      	mov	r0, r6
 80038a6:	f000 f927 	bl	8003af8 <__smakebuf_r>
 80038aa:	89a0      	ldrh	r0, [r4, #12]
 80038ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80038b0:	f010 0301 	ands.w	r3, r0, #1
 80038b4:	d00a      	beq.n	80038cc <__swsetup_r+0xbc>
 80038b6:	2300      	movs	r3, #0
 80038b8:	60a3      	str	r3, [r4, #8]
 80038ba:	6963      	ldr	r3, [r4, #20]
 80038bc:	425b      	negs	r3, r3
 80038be:	61a3      	str	r3, [r4, #24]
 80038c0:	6923      	ldr	r3, [r4, #16]
 80038c2:	b943      	cbnz	r3, 80038d6 <__swsetup_r+0xc6>
 80038c4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80038c8:	d1ba      	bne.n	8003840 <__swsetup_r+0x30>
 80038ca:	bd70      	pop	{r4, r5, r6, pc}
 80038cc:	0781      	lsls	r1, r0, #30
 80038ce:	bf58      	it	pl
 80038d0:	6963      	ldrpl	r3, [r4, #20]
 80038d2:	60a3      	str	r3, [r4, #8]
 80038d4:	e7f4      	b.n	80038c0 <__swsetup_r+0xb0>
 80038d6:	2000      	movs	r0, #0
 80038d8:	e7f7      	b.n	80038ca <__swsetup_r+0xba>
 80038da:	bf00      	nop
 80038dc:	2000000c 	.word	0x2000000c
 80038e0:	08003d28 	.word	0x08003d28
 80038e4:	08003d48 	.word	0x08003d48
 80038e8:	08003d08 	.word	0x08003d08

080038ec <_close_r>:
 80038ec:	b538      	push	{r3, r4, r5, lr}
 80038ee:	2300      	movs	r3, #0
 80038f0:	4d05      	ldr	r5, [pc, #20]	; (8003908 <_close_r+0x1c>)
 80038f2:	4604      	mov	r4, r0
 80038f4:	4608      	mov	r0, r1
 80038f6:	602b      	str	r3, [r5, #0]
 80038f8:	f7fc fe81 	bl	80005fe <_close>
 80038fc:	1c43      	adds	r3, r0, #1
 80038fe:	d102      	bne.n	8003906 <_close_r+0x1a>
 8003900:	682b      	ldr	r3, [r5, #0]
 8003902:	b103      	cbz	r3, 8003906 <_close_r+0x1a>
 8003904:	6023      	str	r3, [r4, #0]
 8003906:	bd38      	pop	{r3, r4, r5, pc}
 8003908:	2000011c 	.word	0x2000011c

0800390c <__sflush_r>:
 800390c:	898a      	ldrh	r2, [r1, #12]
 800390e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003910:	4605      	mov	r5, r0
 8003912:	0710      	lsls	r0, r2, #28
 8003914:	460c      	mov	r4, r1
 8003916:	d457      	bmi.n	80039c8 <__sflush_r+0xbc>
 8003918:	684b      	ldr	r3, [r1, #4]
 800391a:	2b00      	cmp	r3, #0
 800391c:	dc04      	bgt.n	8003928 <__sflush_r+0x1c>
 800391e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003920:	2b00      	cmp	r3, #0
 8003922:	dc01      	bgt.n	8003928 <__sflush_r+0x1c>
 8003924:	2000      	movs	r0, #0
 8003926:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003928:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800392a:	2e00      	cmp	r6, #0
 800392c:	d0fa      	beq.n	8003924 <__sflush_r+0x18>
 800392e:	2300      	movs	r3, #0
 8003930:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003934:	682f      	ldr	r7, [r5, #0]
 8003936:	602b      	str	r3, [r5, #0]
 8003938:	d032      	beq.n	80039a0 <__sflush_r+0x94>
 800393a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800393c:	89a3      	ldrh	r3, [r4, #12]
 800393e:	075a      	lsls	r2, r3, #29
 8003940:	d505      	bpl.n	800394e <__sflush_r+0x42>
 8003942:	6863      	ldr	r3, [r4, #4]
 8003944:	1ac0      	subs	r0, r0, r3
 8003946:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003948:	b10b      	cbz	r3, 800394e <__sflush_r+0x42>
 800394a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800394c:	1ac0      	subs	r0, r0, r3
 800394e:	2300      	movs	r3, #0
 8003950:	4602      	mov	r2, r0
 8003952:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003954:	4628      	mov	r0, r5
 8003956:	6a21      	ldr	r1, [r4, #32]
 8003958:	47b0      	blx	r6
 800395a:	1c43      	adds	r3, r0, #1
 800395c:	89a3      	ldrh	r3, [r4, #12]
 800395e:	d106      	bne.n	800396e <__sflush_r+0x62>
 8003960:	6829      	ldr	r1, [r5, #0]
 8003962:	291d      	cmp	r1, #29
 8003964:	d82c      	bhi.n	80039c0 <__sflush_r+0xb4>
 8003966:	4a29      	ldr	r2, [pc, #164]	; (8003a0c <__sflush_r+0x100>)
 8003968:	40ca      	lsrs	r2, r1
 800396a:	07d6      	lsls	r6, r2, #31
 800396c:	d528      	bpl.n	80039c0 <__sflush_r+0xb4>
 800396e:	2200      	movs	r2, #0
 8003970:	6062      	str	r2, [r4, #4]
 8003972:	6922      	ldr	r2, [r4, #16]
 8003974:	04d9      	lsls	r1, r3, #19
 8003976:	6022      	str	r2, [r4, #0]
 8003978:	d504      	bpl.n	8003984 <__sflush_r+0x78>
 800397a:	1c42      	adds	r2, r0, #1
 800397c:	d101      	bne.n	8003982 <__sflush_r+0x76>
 800397e:	682b      	ldr	r3, [r5, #0]
 8003980:	b903      	cbnz	r3, 8003984 <__sflush_r+0x78>
 8003982:	6560      	str	r0, [r4, #84]	; 0x54
 8003984:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003986:	602f      	str	r7, [r5, #0]
 8003988:	2900      	cmp	r1, #0
 800398a:	d0cb      	beq.n	8003924 <__sflush_r+0x18>
 800398c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003990:	4299      	cmp	r1, r3
 8003992:	d002      	beq.n	800399a <__sflush_r+0x8e>
 8003994:	4628      	mov	r0, r5
 8003996:	f000 f909 	bl	8003bac <_free_r>
 800399a:	2000      	movs	r0, #0
 800399c:	6360      	str	r0, [r4, #52]	; 0x34
 800399e:	e7c2      	b.n	8003926 <__sflush_r+0x1a>
 80039a0:	6a21      	ldr	r1, [r4, #32]
 80039a2:	2301      	movs	r3, #1
 80039a4:	4628      	mov	r0, r5
 80039a6:	47b0      	blx	r6
 80039a8:	1c41      	adds	r1, r0, #1
 80039aa:	d1c7      	bne.n	800393c <__sflush_r+0x30>
 80039ac:	682b      	ldr	r3, [r5, #0]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d0c4      	beq.n	800393c <__sflush_r+0x30>
 80039b2:	2b1d      	cmp	r3, #29
 80039b4:	d001      	beq.n	80039ba <__sflush_r+0xae>
 80039b6:	2b16      	cmp	r3, #22
 80039b8:	d101      	bne.n	80039be <__sflush_r+0xb2>
 80039ba:	602f      	str	r7, [r5, #0]
 80039bc:	e7b2      	b.n	8003924 <__sflush_r+0x18>
 80039be:	89a3      	ldrh	r3, [r4, #12]
 80039c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039c4:	81a3      	strh	r3, [r4, #12]
 80039c6:	e7ae      	b.n	8003926 <__sflush_r+0x1a>
 80039c8:	690f      	ldr	r7, [r1, #16]
 80039ca:	2f00      	cmp	r7, #0
 80039cc:	d0aa      	beq.n	8003924 <__sflush_r+0x18>
 80039ce:	0793      	lsls	r3, r2, #30
 80039d0:	bf18      	it	ne
 80039d2:	2300      	movne	r3, #0
 80039d4:	680e      	ldr	r6, [r1, #0]
 80039d6:	bf08      	it	eq
 80039d8:	694b      	ldreq	r3, [r1, #20]
 80039da:	1bf6      	subs	r6, r6, r7
 80039dc:	600f      	str	r7, [r1, #0]
 80039de:	608b      	str	r3, [r1, #8]
 80039e0:	2e00      	cmp	r6, #0
 80039e2:	dd9f      	ble.n	8003924 <__sflush_r+0x18>
 80039e4:	4633      	mov	r3, r6
 80039e6:	463a      	mov	r2, r7
 80039e8:	4628      	mov	r0, r5
 80039ea:	6a21      	ldr	r1, [r4, #32]
 80039ec:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80039f0:	47e0      	blx	ip
 80039f2:	2800      	cmp	r0, #0
 80039f4:	dc06      	bgt.n	8003a04 <__sflush_r+0xf8>
 80039f6:	89a3      	ldrh	r3, [r4, #12]
 80039f8:	f04f 30ff 	mov.w	r0, #4294967295
 80039fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a00:	81a3      	strh	r3, [r4, #12]
 8003a02:	e790      	b.n	8003926 <__sflush_r+0x1a>
 8003a04:	4407      	add	r7, r0
 8003a06:	1a36      	subs	r6, r6, r0
 8003a08:	e7ea      	b.n	80039e0 <__sflush_r+0xd4>
 8003a0a:	bf00      	nop
 8003a0c:	20400001 	.word	0x20400001

08003a10 <_fflush_r>:
 8003a10:	b538      	push	{r3, r4, r5, lr}
 8003a12:	690b      	ldr	r3, [r1, #16]
 8003a14:	4605      	mov	r5, r0
 8003a16:	460c      	mov	r4, r1
 8003a18:	b913      	cbnz	r3, 8003a20 <_fflush_r+0x10>
 8003a1a:	2500      	movs	r5, #0
 8003a1c:	4628      	mov	r0, r5
 8003a1e:	bd38      	pop	{r3, r4, r5, pc}
 8003a20:	b118      	cbz	r0, 8003a2a <_fflush_r+0x1a>
 8003a22:	6983      	ldr	r3, [r0, #24]
 8003a24:	b90b      	cbnz	r3, 8003a2a <_fflush_r+0x1a>
 8003a26:	f7ff fa19 	bl	8002e5c <__sinit>
 8003a2a:	4b14      	ldr	r3, [pc, #80]	; (8003a7c <_fflush_r+0x6c>)
 8003a2c:	429c      	cmp	r4, r3
 8003a2e:	d11b      	bne.n	8003a68 <_fflush_r+0x58>
 8003a30:	686c      	ldr	r4, [r5, #4]
 8003a32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d0ef      	beq.n	8003a1a <_fflush_r+0xa>
 8003a3a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003a3c:	07d0      	lsls	r0, r2, #31
 8003a3e:	d404      	bmi.n	8003a4a <_fflush_r+0x3a>
 8003a40:	0599      	lsls	r1, r3, #22
 8003a42:	d402      	bmi.n	8003a4a <_fflush_r+0x3a>
 8003a44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003a46:	f7ff faa7 	bl	8002f98 <__retarget_lock_acquire_recursive>
 8003a4a:	4628      	mov	r0, r5
 8003a4c:	4621      	mov	r1, r4
 8003a4e:	f7ff ff5d 	bl	800390c <__sflush_r>
 8003a52:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003a54:	4605      	mov	r5, r0
 8003a56:	07da      	lsls	r2, r3, #31
 8003a58:	d4e0      	bmi.n	8003a1c <_fflush_r+0xc>
 8003a5a:	89a3      	ldrh	r3, [r4, #12]
 8003a5c:	059b      	lsls	r3, r3, #22
 8003a5e:	d4dd      	bmi.n	8003a1c <_fflush_r+0xc>
 8003a60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003a62:	f7ff fa9a 	bl	8002f9a <__retarget_lock_release_recursive>
 8003a66:	e7d9      	b.n	8003a1c <_fflush_r+0xc>
 8003a68:	4b05      	ldr	r3, [pc, #20]	; (8003a80 <_fflush_r+0x70>)
 8003a6a:	429c      	cmp	r4, r3
 8003a6c:	d101      	bne.n	8003a72 <_fflush_r+0x62>
 8003a6e:	68ac      	ldr	r4, [r5, #8]
 8003a70:	e7df      	b.n	8003a32 <_fflush_r+0x22>
 8003a72:	4b04      	ldr	r3, [pc, #16]	; (8003a84 <_fflush_r+0x74>)
 8003a74:	429c      	cmp	r4, r3
 8003a76:	bf08      	it	eq
 8003a78:	68ec      	ldreq	r4, [r5, #12]
 8003a7a:	e7da      	b.n	8003a32 <_fflush_r+0x22>
 8003a7c:	08003d28 	.word	0x08003d28
 8003a80:	08003d48 	.word	0x08003d48
 8003a84:	08003d08 	.word	0x08003d08

08003a88 <_lseek_r>:
 8003a88:	b538      	push	{r3, r4, r5, lr}
 8003a8a:	4604      	mov	r4, r0
 8003a8c:	4608      	mov	r0, r1
 8003a8e:	4611      	mov	r1, r2
 8003a90:	2200      	movs	r2, #0
 8003a92:	4d05      	ldr	r5, [pc, #20]	; (8003aa8 <_lseek_r+0x20>)
 8003a94:	602a      	str	r2, [r5, #0]
 8003a96:	461a      	mov	r2, r3
 8003a98:	f7fc fdd5 	bl	8000646 <_lseek>
 8003a9c:	1c43      	adds	r3, r0, #1
 8003a9e:	d102      	bne.n	8003aa6 <_lseek_r+0x1e>
 8003aa0:	682b      	ldr	r3, [r5, #0]
 8003aa2:	b103      	cbz	r3, 8003aa6 <_lseek_r+0x1e>
 8003aa4:	6023      	str	r3, [r4, #0]
 8003aa6:	bd38      	pop	{r3, r4, r5, pc}
 8003aa8:	2000011c 	.word	0x2000011c

08003aac <__swhatbuf_r>:
 8003aac:	b570      	push	{r4, r5, r6, lr}
 8003aae:	460e      	mov	r6, r1
 8003ab0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ab4:	4614      	mov	r4, r2
 8003ab6:	2900      	cmp	r1, #0
 8003ab8:	461d      	mov	r5, r3
 8003aba:	b096      	sub	sp, #88	; 0x58
 8003abc:	da08      	bge.n	8003ad0 <__swhatbuf_r+0x24>
 8003abe:	2200      	movs	r2, #0
 8003ac0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8003ac4:	602a      	str	r2, [r5, #0]
 8003ac6:	061a      	lsls	r2, r3, #24
 8003ac8:	d410      	bmi.n	8003aec <__swhatbuf_r+0x40>
 8003aca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ace:	e00e      	b.n	8003aee <__swhatbuf_r+0x42>
 8003ad0:	466a      	mov	r2, sp
 8003ad2:	f000 f8c5 	bl	8003c60 <_fstat_r>
 8003ad6:	2800      	cmp	r0, #0
 8003ad8:	dbf1      	blt.n	8003abe <__swhatbuf_r+0x12>
 8003ada:	9a01      	ldr	r2, [sp, #4]
 8003adc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003ae0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003ae4:	425a      	negs	r2, r3
 8003ae6:	415a      	adcs	r2, r3
 8003ae8:	602a      	str	r2, [r5, #0]
 8003aea:	e7ee      	b.n	8003aca <__swhatbuf_r+0x1e>
 8003aec:	2340      	movs	r3, #64	; 0x40
 8003aee:	2000      	movs	r0, #0
 8003af0:	6023      	str	r3, [r4, #0]
 8003af2:	b016      	add	sp, #88	; 0x58
 8003af4:	bd70      	pop	{r4, r5, r6, pc}
	...

08003af8 <__smakebuf_r>:
 8003af8:	898b      	ldrh	r3, [r1, #12]
 8003afa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003afc:	079d      	lsls	r5, r3, #30
 8003afe:	4606      	mov	r6, r0
 8003b00:	460c      	mov	r4, r1
 8003b02:	d507      	bpl.n	8003b14 <__smakebuf_r+0x1c>
 8003b04:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003b08:	6023      	str	r3, [r4, #0]
 8003b0a:	6123      	str	r3, [r4, #16]
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	6163      	str	r3, [r4, #20]
 8003b10:	b002      	add	sp, #8
 8003b12:	bd70      	pop	{r4, r5, r6, pc}
 8003b14:	466a      	mov	r2, sp
 8003b16:	ab01      	add	r3, sp, #4
 8003b18:	f7ff ffc8 	bl	8003aac <__swhatbuf_r>
 8003b1c:	9900      	ldr	r1, [sp, #0]
 8003b1e:	4605      	mov	r5, r0
 8003b20:	4630      	mov	r0, r6
 8003b22:	f7ff fa5b 	bl	8002fdc <_malloc_r>
 8003b26:	b948      	cbnz	r0, 8003b3c <__smakebuf_r+0x44>
 8003b28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b2c:	059a      	lsls	r2, r3, #22
 8003b2e:	d4ef      	bmi.n	8003b10 <__smakebuf_r+0x18>
 8003b30:	f023 0303 	bic.w	r3, r3, #3
 8003b34:	f043 0302 	orr.w	r3, r3, #2
 8003b38:	81a3      	strh	r3, [r4, #12]
 8003b3a:	e7e3      	b.n	8003b04 <__smakebuf_r+0xc>
 8003b3c:	4b0d      	ldr	r3, [pc, #52]	; (8003b74 <__smakebuf_r+0x7c>)
 8003b3e:	62b3      	str	r3, [r6, #40]	; 0x28
 8003b40:	89a3      	ldrh	r3, [r4, #12]
 8003b42:	6020      	str	r0, [r4, #0]
 8003b44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b48:	81a3      	strh	r3, [r4, #12]
 8003b4a:	9b00      	ldr	r3, [sp, #0]
 8003b4c:	6120      	str	r0, [r4, #16]
 8003b4e:	6163      	str	r3, [r4, #20]
 8003b50:	9b01      	ldr	r3, [sp, #4]
 8003b52:	b15b      	cbz	r3, 8003b6c <__smakebuf_r+0x74>
 8003b54:	4630      	mov	r0, r6
 8003b56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003b5a:	f000 f893 	bl	8003c84 <_isatty_r>
 8003b5e:	b128      	cbz	r0, 8003b6c <__smakebuf_r+0x74>
 8003b60:	89a3      	ldrh	r3, [r4, #12]
 8003b62:	f023 0303 	bic.w	r3, r3, #3
 8003b66:	f043 0301 	orr.w	r3, r3, #1
 8003b6a:	81a3      	strh	r3, [r4, #12]
 8003b6c:	89a0      	ldrh	r0, [r4, #12]
 8003b6e:	4305      	orrs	r5, r0
 8003b70:	81a5      	strh	r5, [r4, #12]
 8003b72:	e7cd      	b.n	8003b10 <__smakebuf_r+0x18>
 8003b74:	08002df5 	.word	0x08002df5

08003b78 <memchr>:
 8003b78:	4603      	mov	r3, r0
 8003b7a:	b510      	push	{r4, lr}
 8003b7c:	b2c9      	uxtb	r1, r1
 8003b7e:	4402      	add	r2, r0
 8003b80:	4293      	cmp	r3, r2
 8003b82:	4618      	mov	r0, r3
 8003b84:	d101      	bne.n	8003b8a <memchr+0x12>
 8003b86:	2000      	movs	r0, #0
 8003b88:	e003      	b.n	8003b92 <memchr+0x1a>
 8003b8a:	7804      	ldrb	r4, [r0, #0]
 8003b8c:	3301      	adds	r3, #1
 8003b8e:	428c      	cmp	r4, r1
 8003b90:	d1f6      	bne.n	8003b80 <memchr+0x8>
 8003b92:	bd10      	pop	{r4, pc}

08003b94 <__malloc_lock>:
 8003b94:	4801      	ldr	r0, [pc, #4]	; (8003b9c <__malloc_lock+0x8>)
 8003b96:	f7ff b9ff 	b.w	8002f98 <__retarget_lock_acquire_recursive>
 8003b9a:	bf00      	nop
 8003b9c:	20000110 	.word	0x20000110

08003ba0 <__malloc_unlock>:
 8003ba0:	4801      	ldr	r0, [pc, #4]	; (8003ba8 <__malloc_unlock+0x8>)
 8003ba2:	f7ff b9fa 	b.w	8002f9a <__retarget_lock_release_recursive>
 8003ba6:	bf00      	nop
 8003ba8:	20000110 	.word	0x20000110

08003bac <_free_r>:
 8003bac:	b538      	push	{r3, r4, r5, lr}
 8003bae:	4605      	mov	r5, r0
 8003bb0:	2900      	cmp	r1, #0
 8003bb2:	d040      	beq.n	8003c36 <_free_r+0x8a>
 8003bb4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003bb8:	1f0c      	subs	r4, r1, #4
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	bfb8      	it	lt
 8003bbe:	18e4      	addlt	r4, r4, r3
 8003bc0:	f7ff ffe8 	bl	8003b94 <__malloc_lock>
 8003bc4:	4a1c      	ldr	r2, [pc, #112]	; (8003c38 <_free_r+0x8c>)
 8003bc6:	6813      	ldr	r3, [r2, #0]
 8003bc8:	b933      	cbnz	r3, 8003bd8 <_free_r+0x2c>
 8003bca:	6063      	str	r3, [r4, #4]
 8003bcc:	6014      	str	r4, [r2, #0]
 8003bce:	4628      	mov	r0, r5
 8003bd0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003bd4:	f7ff bfe4 	b.w	8003ba0 <__malloc_unlock>
 8003bd8:	42a3      	cmp	r3, r4
 8003bda:	d908      	bls.n	8003bee <_free_r+0x42>
 8003bdc:	6820      	ldr	r0, [r4, #0]
 8003bde:	1821      	adds	r1, r4, r0
 8003be0:	428b      	cmp	r3, r1
 8003be2:	bf01      	itttt	eq
 8003be4:	6819      	ldreq	r1, [r3, #0]
 8003be6:	685b      	ldreq	r3, [r3, #4]
 8003be8:	1809      	addeq	r1, r1, r0
 8003bea:	6021      	streq	r1, [r4, #0]
 8003bec:	e7ed      	b.n	8003bca <_free_r+0x1e>
 8003bee:	461a      	mov	r2, r3
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	b10b      	cbz	r3, 8003bf8 <_free_r+0x4c>
 8003bf4:	42a3      	cmp	r3, r4
 8003bf6:	d9fa      	bls.n	8003bee <_free_r+0x42>
 8003bf8:	6811      	ldr	r1, [r2, #0]
 8003bfa:	1850      	adds	r0, r2, r1
 8003bfc:	42a0      	cmp	r0, r4
 8003bfe:	d10b      	bne.n	8003c18 <_free_r+0x6c>
 8003c00:	6820      	ldr	r0, [r4, #0]
 8003c02:	4401      	add	r1, r0
 8003c04:	1850      	adds	r0, r2, r1
 8003c06:	4283      	cmp	r3, r0
 8003c08:	6011      	str	r1, [r2, #0]
 8003c0a:	d1e0      	bne.n	8003bce <_free_r+0x22>
 8003c0c:	6818      	ldr	r0, [r3, #0]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	4401      	add	r1, r0
 8003c12:	6011      	str	r1, [r2, #0]
 8003c14:	6053      	str	r3, [r2, #4]
 8003c16:	e7da      	b.n	8003bce <_free_r+0x22>
 8003c18:	d902      	bls.n	8003c20 <_free_r+0x74>
 8003c1a:	230c      	movs	r3, #12
 8003c1c:	602b      	str	r3, [r5, #0]
 8003c1e:	e7d6      	b.n	8003bce <_free_r+0x22>
 8003c20:	6820      	ldr	r0, [r4, #0]
 8003c22:	1821      	adds	r1, r4, r0
 8003c24:	428b      	cmp	r3, r1
 8003c26:	bf01      	itttt	eq
 8003c28:	6819      	ldreq	r1, [r3, #0]
 8003c2a:	685b      	ldreq	r3, [r3, #4]
 8003c2c:	1809      	addeq	r1, r1, r0
 8003c2e:	6021      	streq	r1, [r4, #0]
 8003c30:	6063      	str	r3, [r4, #4]
 8003c32:	6054      	str	r4, [r2, #4]
 8003c34:	e7cb      	b.n	8003bce <_free_r+0x22>
 8003c36:	bd38      	pop	{r3, r4, r5, pc}
 8003c38:	20000114 	.word	0x20000114

08003c3c <_read_r>:
 8003c3c:	b538      	push	{r3, r4, r5, lr}
 8003c3e:	4604      	mov	r4, r0
 8003c40:	4608      	mov	r0, r1
 8003c42:	4611      	mov	r1, r2
 8003c44:	2200      	movs	r2, #0
 8003c46:	4d05      	ldr	r5, [pc, #20]	; (8003c5c <_read_r+0x20>)
 8003c48:	602a      	str	r2, [r5, #0]
 8003c4a:	461a      	mov	r2, r3
 8003c4c:	f7fc fc9e 	bl	800058c <_read>
 8003c50:	1c43      	adds	r3, r0, #1
 8003c52:	d102      	bne.n	8003c5a <_read_r+0x1e>
 8003c54:	682b      	ldr	r3, [r5, #0]
 8003c56:	b103      	cbz	r3, 8003c5a <_read_r+0x1e>
 8003c58:	6023      	str	r3, [r4, #0]
 8003c5a:	bd38      	pop	{r3, r4, r5, pc}
 8003c5c:	2000011c 	.word	0x2000011c

08003c60 <_fstat_r>:
 8003c60:	b538      	push	{r3, r4, r5, lr}
 8003c62:	2300      	movs	r3, #0
 8003c64:	4d06      	ldr	r5, [pc, #24]	; (8003c80 <_fstat_r+0x20>)
 8003c66:	4604      	mov	r4, r0
 8003c68:	4608      	mov	r0, r1
 8003c6a:	4611      	mov	r1, r2
 8003c6c:	602b      	str	r3, [r5, #0]
 8003c6e:	f7fc fcd1 	bl	8000614 <_fstat>
 8003c72:	1c43      	adds	r3, r0, #1
 8003c74:	d102      	bne.n	8003c7c <_fstat_r+0x1c>
 8003c76:	682b      	ldr	r3, [r5, #0]
 8003c78:	b103      	cbz	r3, 8003c7c <_fstat_r+0x1c>
 8003c7a:	6023      	str	r3, [r4, #0]
 8003c7c:	bd38      	pop	{r3, r4, r5, pc}
 8003c7e:	bf00      	nop
 8003c80:	2000011c 	.word	0x2000011c

08003c84 <_isatty_r>:
 8003c84:	b538      	push	{r3, r4, r5, lr}
 8003c86:	2300      	movs	r3, #0
 8003c88:	4d05      	ldr	r5, [pc, #20]	; (8003ca0 <_isatty_r+0x1c>)
 8003c8a:	4604      	mov	r4, r0
 8003c8c:	4608      	mov	r0, r1
 8003c8e:	602b      	str	r3, [r5, #0]
 8003c90:	f7fc fccf 	bl	8000632 <_isatty>
 8003c94:	1c43      	adds	r3, r0, #1
 8003c96:	d102      	bne.n	8003c9e <_isatty_r+0x1a>
 8003c98:	682b      	ldr	r3, [r5, #0]
 8003c9a:	b103      	cbz	r3, 8003c9e <_isatty_r+0x1a>
 8003c9c:	6023      	str	r3, [r4, #0]
 8003c9e:	bd38      	pop	{r3, r4, r5, pc}
 8003ca0:	2000011c 	.word	0x2000011c

08003ca4 <_init>:
 8003ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ca6:	bf00      	nop
 8003ca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003caa:	bc08      	pop	{r3}
 8003cac:	469e      	mov	lr, r3
 8003cae:	4770      	bx	lr

08003cb0 <_fini>:
 8003cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cb2:	bf00      	nop
 8003cb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cb6:	bc08      	pop	{r3}
 8003cb8:	469e      	mov	lr, r3
 8003cba:	4770      	bx	lr
