{"vcs1":{"timestamp_begin":1696156652.559951147, "rt":17.21, "ut":15.18, "st":0.74}}
{"vcselab":{"timestamp_begin":1696156669.982035705, "rt":1.76, "ut":0.44, "st":0.17}}
{"link":{"timestamp_begin":1696156671.820662305, "rt":0.67, "ut":0.46, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696156651.739093963}
{"VCS_COMP_START_TIME": 1696156651.739093963}
{"VCS_COMP_END_TIME": 1696156672.669956411}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 388008}}
{"stitch_vcselab": {"peak_mem": 227836}}
