//Copyright (C)2014-2019 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//GOWIN Version: V1.9.2Beta
//Created Time: Wed Nov 20 22:51:26 2019

module PSRAM_Memory_Interface_Top(
	clk,
	memory_clk,
	pll_lock,
	rst_n,
	wr_data,
	addr,
	cmd,
	cmd_en,
	data_mask,
	O_psram_ck,
	O_psram_ck_n,
	O_psram_cs_n,
	O_psram_reset_n,
	rd_data,
	rd_data_valid,
	init_calib,
	clk_out,
	IO_psram_dq,
	IO_psram_rwds
);
input clk;
input memory_clk;
input pll_lock;
input rst_n;
input [63:0] wr_data;
input [20:0] addr;
input cmd;
input cmd_en;
input [7:0] data_mask;
output [1:0] O_psram_ck;
output [1:0] O_psram_ck_n;
output [1:0] O_psram_cs_n;
output [1:0] O_psram_reset_n;
output [63:0] rd_data;
output rd_data_valid;
output init_calib;
output clk_out;
inout [15:0] IO_psram_dq;
inout [1:0] IO_psram_rwds;
wire GND;
wire [15:0] IO_psram_dq;
wire [1:0] IO_psram_rwds;
wire [1:0] O_psram_ck;
wire [1:0] O_psram_ck_n;
wire [1:0] O_psram_cs_n;
wire [1:0] O_psram_reset_n;
wire VCC;
wire [20:0] addr;
wire clk;
wire clk_out;
wire cmd;
wire cmd_en;
wire [7:0] data_mask;
wire init_calib;
wire memory_clk;
wire pll_lock;
wire [63:0] rd_data;
wire rd_data_valid;
wire rst_n;
wire [63:0] wr_data;
wire [7:0] \u_psram_top/un3_data_mask_d ;
wire [63:0] \u_psram_top/wr_data_d ;
wire [63:0] \u_psram_top/rd_data_d0 ;
wire [20:0] \u_psram_top/addr_d ;
wire [6:2] \u_psram_top/out_dq ;
wire [1:0] \u_psram_top/calib ;
wire [1:0] \u_psram_top/VALUE ;
wire [1:0] \u_psram_top/SDTAP ;
wire [1:0] \u_psram_top/DF ;
wire [7:0] \u_psram_top/dll_step ;
wire [63:0] \u_psram_top/rd_data_d ;
wire [9:8] \u_psram_top/rdbk_data ;
wire [63:0] \u_psram_top/rd_data_d_3 ;
wire [9:8] \u_psram_top/rdbk_data_3 ;
wire [7:6] \u_psram_top/u_psram_init.timer_cnt ;
wire [1:0] \u_psram_top/u_psram_wd.recalib_d ;
wire [54:2] \u_psram_top/rd_data_d_fast ;
wire [54:2] \u_psram_top/rd_data_d_3_fast ;
wire \u_psram_top/clk_x2p ;
wire \u_psram_top/rd_data_valid_d0 ;
wire \u_psram_top/cmd_en_d ;
wire \u_psram_top/dll_lock ;
wire \u_psram_top/cmd_calib ;
wire \u_psram_top/init_calib_d1 ;
wire \u_psram_top/stop ;
wire \u_psram_top/uddcntln ;
wire \u_psram_top/dll_rsti ;
wire \u_psram_top/ddr_rsti ;
wire \u_psram_top/rd_data_valid_d ;
wire \u_psram_top/N_91_mux ;
wire \u_psram_top/m66 ;
wire \u_psram_top/N_91 ;
wire \u_psram_top/rst_n_i ;
wire \u_psram_top/ddr_rsti_i ;
wire \u_psram_top/pll_lock_i ;
wire \u_psram_top/cmd_d_i ;
wire \u_psram_top/init_calib_rep2 ;
wire \u_psram_top/clk_outz ;
wire \u_psram_top/N_663 ;
wire \u_psram_top/N_664 ;
wire \u_psram_top/N_665 ;
wire \u_psram_top/N_666 ;
wire \u_psram_top/N_667 ;
wire \u_psram_top/N_668 ;
wire \u_psram_top/N_669 ;
wire \u_psram_top/N_670 ;
wire [1:0] \u_psram_top/u_psram_wd/rd_data_valid_d1 ;
wire [8:0] \u_psram_top/u_psram_wd/step ;
wire [8:0] \u_psram_top/u_psram_wd/step_s ;
wire [7:0] \u_psram_top/u_psram_wd/step_cry ;
wire [8:8] \u_psram_top/u_psram_wd/step_s_0_COUT ;
wire [1:0] \u_psram_top/u_psram_wd/wr_cs ;
wire [1:0] \u_psram_top/u_psram_wd/in_rwds ;
wire [1:0] \u_psram_top/u_psram_wd/out_rwds ;
wire [1:0] \u_psram_top/u_psram_wd/rwds_ts ;
wire [1:0] \u_psram_top/u_psram_wd/clk_out_d ;
wire [1:0] \u_psram_top/u_psram_wd/clk_out ;
wire [15:0] \u_psram_top/u_psram_wd/in_dq_p ;
wire [15:0] \u_psram_top/u_psram_wd/in_dq ;
wire [15:1] \u_psram_top/u_psram_wd/DF_d ;
wire [15:0] \u_psram_top/u_psram_wd/oser4_dq ;
wire [15:0] \u_psram_top/u_psram_wd/oser4_dqts ;
wire [46:13] \u_psram_top/u_psram_wd/cats_r ;
wire [3:0] \u_psram_top/u_psram_wd/d7 ;
wire [1:0] \u_psram_top/u_psram_wd/d6 ;
wire [3:0] \u_psram_top/u_psram_wd/d5 ;
wire [1:0] \u_psram_top/u_psram_wd/d4 ;
wire [1:0] \u_psram_top/u_psram_wd/d3 ;
wire [2:0] \u_psram_top/u_psram_wd/d2 ;
wire [2:0] \u_psram_top/u_psram_wd/d1 ;
wire [3:0] \u_psram_top/u_psram_wd/d0 ;
wire [3:3] \u_psram_top/u_psram_wd/di5 ;
wire [1:1] \u_psram_top/u_psram_wd/di1 ;
wire [2:1] \u_psram_top/u_psram_wd/di0 ;
wire [0:0] \u_psram_top/u_psram_wd/wr_en_delay_all ;
wire \u_psram_top/u_psram_wd/dll_lock_d ;
wire \u_psram_top/u_psram_wd/dll_lock_d0 ;
wire \u_psram_top/u_psram_wd/step_scalar ;
wire \u_psram_top/u_psram_wd/un1_step_cry_7 ;
wire \u_psram_top/u_psram_wd/un1_step_cry_8_0_SUM ;
wire \u_psram_top/u_psram_wd/un1_step_cry_6 ;
wire \u_psram_top/u_psram_wd/un1_step_cry_7_0_SUM ;
wire \u_psram_top/u_psram_wd/un1_step_cry_5 ;
wire \u_psram_top/u_psram_wd/un1_step_cry_6_0_SUM ;
wire \u_psram_top/u_psram_wd/un1_step_cry_4 ;
wire \u_psram_top/u_psram_wd/un1_step_cry_5_0_SUM ;
wire \u_psram_top/u_psram_wd/un1_step_cry_3 ;
wire \u_psram_top/u_psram_wd/un1_step_cry_4_0_SUM ;
wire \u_psram_top/u_psram_wd/un1_step_cry_2 ;
wire \u_psram_top/u_psram_wd/un1_step_cry_3_0_SUM ;
wire \u_psram_top/u_psram_wd/un1_step_cry_1 ;
wire \u_psram_top/u_psram_wd/un1_step_cry_2_0_SUM ;
wire \u_psram_top/u_psram_wd/un1_step_cry_1_0_SUM ;
wire \u_psram_top/u_psram_wd/un1_iodelay ;
wire \u_psram_top/u_psram_wd/un1_iodelay_0 ;
wire \u_psram_top/u_psram_wd/cs_d0_i_a2 ;
wire \u_psram_top/u_psram_wd/cs_d1_i ;
wire \u_psram_top/u_psram_wd/N_117_i ;
wire \u_psram_top/u_psram_wd/wr_en_delay_reg_rep2 ;
wire \u_psram_top/u_psram_wd/wr_en_delay_reg_rep1 ;
wire \u_psram_top/u_psram_wd/data_mask_d_rst ;
wire \u_psram_top/u_psram_wd/wr_en_delay_reg ;
wire \u_psram_top/u_psram_wd/N_131 ;
wire \u_psram_top/u_psram_wd/N_144 ;
wire \u_psram_top/u_psram_wd/N_142 ;
wire \u_psram_top/u_psram_wd/N_146 ;
wire \u_psram_top/u_psram_wd/N_143 ;
wire \u_psram_top/u_psram_wd/N_130 ;
wire \u_psram_top/u_psram_wd/wr_en ;
wire [5:0] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128_cnt_11 ;
wire [35:0] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO ;
wire [31:0] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq ;
wire [4:0] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_s ;
wire [4:0] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_lm ;
wire [26:0] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d ;
wire [4:0] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_s ;
wire [4:0] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_lm ;
wire [4:0] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr ;
wire [3:0] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d ;
wire [4:0] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss ;
wire [4:0] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_s ;
wire [4:0] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr ;
wire [3:0] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_cry ;
wire [4:4] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_s_0_COUT ;
wire [3:0] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_cry ;
wire [4:4] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_s_0_COUT ;
wire [3:0] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_cry ;
wire [4:4] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_s_0_COUT ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_ctrl_reg ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_ctrl_reg_i ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_datats ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_datats_i ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb5 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb5_i ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb4 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb4_i ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axbxc3 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_11 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_c4 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_7_0 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_8_0 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_c1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_42 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_44 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_ctrl_reg ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_138_i ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr21 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptre ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_18_mux ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb3 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un1_rd_data_ctrl_reg15 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptre ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_266 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_267 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_274 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_288 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_292 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_270 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_273 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_277 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_278 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_281 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_289 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_294 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_148 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un1_wr_data_ctrl_reg11 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_269 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_283 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_287 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_295 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_272 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_276 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_279 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_286 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_293 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_296 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axbxc4 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/_decfrac0 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_valid_start_pmux ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un1_rd_valid_start_pmux ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr21_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axbxc2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/recalib14 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axbxc1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un1_u_ck_gen ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4_Q1 ;
wire [5:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128_cnt_5 ;
wire [44:4] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all ;
wire [35:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 ;
wire [31:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 ;
wire [13:13] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_1_0 ;
wire [2:2] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_4_i_a2_0 ;
wire [3:1] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats ;
wire [44:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r ;
wire [3:2] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d ;
wire [3:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 ;
wire [2:2] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d ;
wire [2:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 ;
wire [2:2] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d ;
wire [4:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_s ;
wire [4:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_lm ;
wire [2:2] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqts_d ;
wire [3:3] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all ;
wire [30:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d ;
wire [4:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_s ;
wire [4:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_lm ;
wire [3:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 ;
wire [1:1] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi8 ;
wire [2:1] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_4 ;
wire [4:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q12 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_4 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q11 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_4 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_4 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q14 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_4 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q13 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_4 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q10 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_4 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_4 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_4 ;
wire [2:1] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d ;
wire [3:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d ;
wire [4:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss ;
wire [4:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_s ;
wire [4:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr ;
wire [63:16] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA ;
wire [2:2] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2 ;
wire [2:2] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1 ;
wire [2:2] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0 ;
wire [2:1] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0 ;
wire [3:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_cry ;
wire [4:4] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_s_0_COUT_0 ;
wire [3:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_cry ;
wire [4:4] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_s_0_COUT_0 ;
wire [3:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_cry ;
wire [4:4] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_s_0_COUT_0 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_i ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats_i ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb5 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb5_i ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb4 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb4_i ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axbxc3 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_15 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_c4 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_i_a2_0 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d06 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_11_0 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_27_mux ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_c1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_19 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_21 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_i_a2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_118_i ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptre ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_rd_data_ctrl_reg5 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_fast ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptre ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_33_i ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_29_i ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_27_i ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_272 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_276 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_273 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_279 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_287 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_295 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_294 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_298 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_280 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_283 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_300 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_18 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_wr_data_ctrl_reg3 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/m6_e_0 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb3 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_119_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_13_i ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_282 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_286 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_291 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_285 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_290 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_302 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axbxc4 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/_decfrac0 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_valid_start_pmux ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_rd_valid_start_pmux ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_54 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_53 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_delay_all_4_i ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cats_r_2_i ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cats_r_3_i ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_136 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr8_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_delay_all_4_2_i ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cats_r_2_2_i ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axbxc2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/recalib5 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axbxc1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_delay_all_4_2_i_fast ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_delay_all_4_2_i_rep1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_delay_all_4_2_i_rep2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_u_ck_gen ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4_Q1_0 ;
wire [5:0] \u_psram_top/u_psram_init/add_cnt ;
wire [1:0] \u_psram_top/u_psram_init/init_calib_d ;
wire [0:0] \u_psram_top/u_psram_init/VALUE_7_0_0 ;
wire [2:0] \u_psram_top/u_psram_init/wr_ptr ;
wire [2:0] \u_psram_top/u_psram_init/wr_ptr_3 ;
wire [5:0] \u_psram_top/u_psram_init/add_cnt_0 ;
wire [1:1] \u_psram_top/u_psram_init/VALUE_18_0_0 ;
wire [2:0] \u_psram_top/u_psram_init/wr_ptr_0 ;
wire [2:0] \u_psram_top/u_psram_init/wr_ptr_7 ;
wire [8:0] \u_psram_top/u_psram_init/check_cnt_s ;
wire [8:0] \u_psram_top/u_psram_init/check_cnt_lm ;
wire [8:0] \u_psram_top/u_psram_init/check_cnt_s_0 ;
wire [8:0] \u_psram_top/u_psram_init/check_cnt_lm_0 ;
wire [5:0] \u_psram_top/u_psram_init/timer_cnt_Z ;
wire [5:0] \u_psram_top/u_psram_init/timer_cnt0 ;
wire [15:0] \u_psram_top/u_psram_init/tvcs_cnt ;
wire [0:0] \u_psram_top/u_psram_init/tvcs_cnt_3 ;
wire [8:2] \u_psram_top/u_psram_init/read_cnt_3 ;
wire [6:0] \u_psram_top/u_psram_init/calib_cnt ;
wire [45:45] \u_psram_top/u_psram_init/wr_data_2 ;
wire [8:0] \u_psram_top/u_psram_init/read_cnt ;
wire [8:0] \u_psram_top/u_psram_init/check_cnt ;
wire [8:0] \u_psram_top/u_psram_init/check_cnt_0 ;
wire [1:0] \u_psram_top/u_psram_init/init_calib_d_fast ;
wire [7:0] \u_psram_top/u_psram_init/timer_cnt1 ;
wire [20:0] \u_psram_top/u_psram_init/wr_data_calib ;
wire [1:1] \u_psram_top/u_psram_init/calib_16 ;
wire [0:0] \u_psram_top/u_psram_init/calib_6 ;
wire [1:0] \u_psram_top/u_psram_init/cnt_clr ;
wire [1:0] \u_psram_top/u_psram_init/wr_ptr_fast ;
wire [1:0] \u_psram_top/u_psram_init/wr_ptr_3_fast ;
wire [6:0] \u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO ;
wire [7:7] \u_psram_top/u_psram_init/timer_cnt1_qxu ;
wire [5:0] \u_psram_top/u_psram_init/add_cnt_s ;
wire [5:0] \u_psram_top/u_psram_init/add_cnt_s_0 ;
wire [6:0] \u_psram_top/u_psram_init/calib_cnt_s ;
wire [7:0] \u_psram_top/u_psram_init/timer_cnt_s ;
wire [5:0] \u_psram_top/u_psram_init/timer_cnt0_s ;
wire [7:0] \u_psram_top/u_psram_init/timer_cnt1_s ;
wire [7:0] \u_psram_top/u_psram_init/check_cnt_cry ;
wire [8:8] \u_psram_top/u_psram_init/check_cnt_s_0_COUT ;
wire [7:0] \u_psram_top/u_psram_init/check_cnt_cry_0 ;
wire [8:8] \u_psram_top/u_psram_init/check_cnt_s_0_COUT_0 ;
wire [6:0] \u_psram_top/u_psram_init/timer_cnt1_cry ;
wire [7:7] \u_psram_top/u_psram_init/timer_cnt1_s_0_COUT ;
wire [4:0] \u_psram_top/u_psram_init/timer_cnt0_cry ;
wire [5:5] \u_psram_top/u_psram_init/timer_cnt0_s_0_COUT ;
wire [6:0] \u_psram_top/u_psram_init/timer_cnt_cry ;
wire [7:7] \u_psram_top/u_psram_init/timer_cnt_s_0_COUT ;
wire [5:0] \u_psram_top/u_psram_init/calib_cnt_cry ;
wire [6:6] \u_psram_top/u_psram_init/calib_cnt_s_0_COUT ;
wire [4:0] \u_psram_top/u_psram_init/add_cnt_cry ;
wire [5:5] \u_psram_top/u_psram_init/add_cnt_s_0_COUT ;
wire [4:0] \u_psram_top/u_psram_init/add_cnt_cry_0 ;
wire [5:5] \u_psram_top/u_psram_init/add_cnt_s_0_COUT_0 ;
wire \u_psram_top/u_psram_init/m34 ;
wire \u_psram_top/u_psram_init/cmd7 ;
wire \u_psram_top/u_psram_init/m42_e_3_0 ;
wire \u_psram_top/u_psram_init/m42_e_4 ;
wire \u_psram_top/u_psram_init/N_122_mux ;
wire \u_psram_top/u_psram_init/N_95_mux ;
wire \u_psram_top/u_psram_init/cmd11_i ;
wire \u_psram_top/u_psram_init/read_cnt8 ;
wire \u_psram_top/u_psram_init/N_126 ;
wire \u_psram_top/u_psram_init/wr_ptr8 ;
wire \u_psram_top/u_psram_init/wr_ptr_scalar ;
wire \u_psram_top/u_psram_init/N_22 ;
wire \u_psram_top/u_psram_init/wr_ptr20 ;
wire \u_psram_top/u_psram_init/wr_ptr_0_scalar ;
wire \u_psram_top/u_psram_init/N_132 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_1_16 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_1_17 ;
wire \u_psram_top/u_psram_init/N_124 ;
wire \u_psram_top/u_psram_init/N_94_mux ;
wire \u_psram_top/u_psram_init/timer_cnt08 ;
wire \u_psram_top/u_psram_init/N_4_0 ;
wire \u_psram_top/u_psram_init/m6_1 ;
wire \u_psram_top/u_psram_init/m10_0 ;
wire \u_psram_top/u_psram_init/N_81_mux ;
wire \u_psram_top/u_psram_init/m43 ;
wire \u_psram_top/u_psram_init/N_80_mux ;
wire \u_psram_top/u_psram_init/m33_2 ;
wire \u_psram_top/u_psram_init/timer_cnt_scalar ;
wire \u_psram_top/u_psram_init/tvcs_cnt7 ;
wire \u_psram_top/u_psram_init/un1_read_cnt_1_s_8_0_SUM ;
wire \u_psram_top/u_psram_init/un1_read_cnt_1_cry_5_0_SUM ;
wire \u_psram_top/u_psram_init/un1_read_cnt_1_cry_2_0_SUM ;
wire \u_psram_top/u_psram_init/un1_read_cnt_1_cry_3_0_SUM ;
wire \u_psram_top/u_psram_init/cmd10 ;
wire \u_psram_top/u_psram_init/cmd9 ;
wire \u_psram_top/u_psram_init/cmd8 ;
wire \u_psram_top/u_psram_init/m74_e_3 ;
wire \u_psram_top/u_psram_init/m74_e_4 ;
wire \u_psram_top/u_psram_init/timer_cnt17 ;
wire \u_psram_top/u_psram_init/timer_cnt1e ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_7 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_8 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_13 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_15 ;
wire \u_psram_top/u_psram_init/cmd_en_calib ;
wire \u_psram_top/u_psram_init/N_136_i ;
wire \u_psram_top/u_psram_init/calib_cnt7_4 ;
wire \u_psram_top/u_psram_init/calib_cnt_scalar ;
wire \u_psram_top/u_psram_init/m21 ;
wire \u_psram_top/u_psram_init/add_cnt15_3 ;
wire \u_psram_top/u_psram_init/add_cnt_scalar ;
wire \u_psram_top/u_psram_init/add_cnt5_3 ;
wire \u_psram_top/u_psram_init/add_cnt_0_scalar ;
wire \u_psram_top/u_psram_init/tvcs_cnt7_7 ;
wire \u_psram_top/u_psram_init/tvcs_cnt7_8 ;
wire \u_psram_top/u_psram_init/tvcs_cnt7_9 ;
wire \u_psram_top/u_psram_init/tvcs_cnt7_10 ;
wire \u_psram_top/u_psram_init/read_cnt8_4 ;
wire \u_psram_top/u_psram_init/read_cnt8_5 ;
wire \u_psram_top/u_psram_init/init_calib_d6_4 ;
wire \u_psram_top/u_psram_init/init_calib_d6_5 ;
wire \u_psram_top/u_psram_init/init_calib_d6 ;
wire \u_psram_top/u_psram_init/init_calib_d17_4 ;
wire \u_psram_top/u_psram_init/init_calib_d17_5 ;
wire \u_psram_top/u_psram_init/init_calib_d17 ;
wire \u_psram_top/u_psram_init/cnt_clr7 ;
wire \u_psram_top/u_psram_init/cnt_clr19 ;
wire \u_psram_top/u_psram_init/N_8 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_10 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_11 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_18 ;
wire \u_psram_top/u_psram_init/init_calib_fast ;
wire \u_psram_top/u_psram_init/calib_cnt7 ;
wire \u_psram_top/u_psram_init/m49_3 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a2_0_1 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_1_22_3 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_1_22_4 ;
wire \u_psram_top/u_psram_init/N_16_22 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_0_5 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_0_15 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_0_19 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_0_6 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_0_10 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_1_16_0 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_7_0 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_13_0 ;
wire \u_psram_top/u_psram_init/cmd_en_fast ;
wire \u_psram_top/u_psram_init/un1_SDTAP8 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_0_22_4 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_0_22_5 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a2_0_3 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_9 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_10_0 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_0_7 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_0_8 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_0_9 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_9_0 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_12 ;
wire \u_psram_top/u_psram_init/init_calib_rep1 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a2_0_2 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_1_8 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_0_N_3L3 ;
wire \u_psram_top/u_psram_init/read_cnt9_N_2L1 ;
wire \u_psram_top/u_psram_init/read_cnt9_N_3L3 ;
wire \u_psram_top/u_psram_init/read_cnt9_N_4L5 ;
wire \u_psram_top/u_psram_init/read_cnt9 ;
wire \u_psram_top/u_psram_init/cmd_fast ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_16_N_2L1 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_16 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_0_20_N_2L1 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_0_20_RNO ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_0_20 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_N_2L1 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_N_3L3 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_N_4L5 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_1_17_N_2L1 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_1_17_N_3L3 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_1_17_N_4L5 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_1_17_N_5L7 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_0_N_6L10 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_0_N_2L1_0 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_0_N_3L3_0 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_0_N_5L7_0 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_1_16_N_2L1 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_1_16_N_3L3 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_a5_1_10_N_2L1 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_1_0_N_3L3 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_1_0_1 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_N_2L1_1 ;
wire \u_psram_top/u_psram_init/N_122_mux_fast ;
wire \u_psram_top/u_psram_init/check_cntlde_0_1_0_N_4L5_sx ;
wire \u_psram_top/u_psram_init/check_cntlde_0_1 ;
wire \u_psram_top/u_psram_init/check_cnte ;
wire \u_psram_top/u_psram_init/check_cntlde_0_1_0 ;
wire \u_psram_top/u_psram_init/check_cnte_0 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_1_1 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_1_N_3L3 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_1_0_N_3L3_RNID8QG ;
wire \u_psram_top/u_psram_init/timer_cnt1_scalar ;
wire \u_psram_top/u_psram_init/check_cntlde_0_1_2_0 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_1_2_1 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_1_0_0 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_1_0_2 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_1_0_3 ;
wire \u_psram_top/u_psram_init/check_cntlde_0_1_2 ;
wire \u_psram_top/u_psram_init/un1_read_cnt_1_cry_6_0_SUM ;
wire \u_psram_top/u_psram_init/un1_read_cnt_1_cry_4_0_SUM ;
wire \u_psram_top/u_psram_init/un1_read_cnt_1_cry_1_0_SUM ;
wire \u_psram_top/u_psram_init/un1_read_cnt_1_cry_0_0_SUM ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_6_0_SUM ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_5_0_SUM ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_4_0_SUM ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_3_0_SUM ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_2_0_SUM ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_1_0_SUM ;
wire \u_psram_top/u_psram_init/un1_read_cnt_1_cry_7_0_SUM ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_s_15_0_SUM ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_14_0_SUM ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_13_0_SUM ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_12_0_SUM ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_11_0_SUM ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_10_0_SUM ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_9_0_SUM ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_8_0_SUM ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_7_0_SUM ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_14 ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_s_15_0_COUT ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_13 ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_12 ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_11 ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_10 ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_9 ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_8 ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_7 ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_6 ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_5 ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_4 ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_3 ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_2 ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_1 ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_0 ;
wire \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_0_0_SUM ;
wire \u_psram_top/u_psram_init/un1_read_cnt_1_cry_7 ;
wire \u_psram_top/u_psram_init/un1_read_cnt_1_s_8_0_COUT ;
wire \u_psram_top/u_psram_init/un1_read_cnt_1_cry_6 ;
wire \u_psram_top/u_psram_init/un1_read_cnt_1_cry_5 ;
wire \u_psram_top/u_psram_init/un1_read_cnt_1_cry_4 ;
wire \u_psram_top/u_psram_init/un1_read_cnt_1_cry_3 ;
wire \u_psram_top/u_psram_init/un1_read_cnt_1_cry_2 ;
wire \u_psram_top/u_psram_init/un1_read_cnt_1_cry_1 ;
wire \u_psram_top/u_psram_init/un1_read_cnt_1_cry_0 ;
wire [5:2] \u_psram_top/u_psram_sync/cs_memsync ;
wire [1:0] \u_psram_top/u_psram_sync/flag ;
wire [2:1] \u_psram_top/u_psram_sync/count ;
wire [5:4] \u_psram_top/u_psram_sync/ns_memsync ;
wire [2:2] \u_psram_top/u_psram_sync/count_3_i_0_1 ;
wire [11:0] \u_psram_top/u_psram_sync/lock_cnt ;
wire [0:0] \u_psram_top/u_psram_sync/lock_syn_2 ;
wire [1:1] \u_psram_top/u_psram_sync/flag_ns ;
wire [5:5] \u_psram_top/u_psram_sync/ns_memsync_0_0_0_0 ;
wire [1:1] \u_psram_top/u_psram_sync/count_3_i_0_a3_x ;
wire [10:0] \u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO ;
wire [11:11] \u_psram_top/u_psram_sync/lock_cnt_qxu ;
wire [11:0] \u_psram_top/u_psram_sync/lock_cnt_s ;
wire [0:0] \u_psram_top/u_psram_sync/lock_syn ;
wire [10:0] \u_psram_top/u_psram_sync/lock_cnt_cry ;
wire [11:11] \u_psram_top/u_psram_sync/lock_cnt_s_0_COUT ;
wire \u_psram_top/u_psram_sync/N_58 ;
wire \u_psram_top/u_psram_sync/N_335 ;
wire \u_psram_top/u_psram_sync/N_249_i ;
wire \u_psram_top/u_psram_sync/N_40_i ;
wire \u_psram_top/u_psram_sync/N_319 ;
wire \u_psram_top/u_psram_sync/N_65_i ;
wire \u_psram_top/u_psram_sync/N_79 ;
wire \u_psram_top/u_psram_sync/N_80 ;
wire \u_psram_top/u_psram_sync/CO0 ;
wire \u_psram_top/u_psram_sync/N_6_i ;
wire \u_psram_top/u_psram_sync/N_316 ;
wire \u_psram_top/u_psram_sync/N_51 ;
wire \u_psram_top/u_psram_sync/N_318 ;
wire \u_psram_top/u_psram_sync/N_337_1 ;
wire \u_psram_top/u_psram_sync/N_338_2 ;
wire \u_psram_top/u_psram_sync/N_41 ;
wire \u_psram_top/u_psram_sync/N_342 ;
wire \u_psram_top/u_psram_sync/m40_0_0_a2_0 ;
wire \u_psram_top/u_psram_sync/lock_d2 ;
wire \u_psram_top/u_psram_sync/N_317 ;
wire \u_psram_top/u_psram_sync/lock_d24_6 ;
wire \u_psram_top/u_psram_sync/lock_d24_7 ;
wire \u_psram_top/u_psram_sync/lock_d24_8 ;
wire \u_psram_top/u_psram_sync/lock_d24 ;
wire \u_psram_top/u_psram_sync/N_323 ;
wire \u_psram_top/u_psram_sync/N_50 ;
wire \u_psram_top/u_psram_sync/N_86 ;
wire \u_psram_top/u_psram_sync/lock_cnt_scalar ;
wire \u_psram_top/u_psram_sync/lock_cnte ;
wire \u_psram_top/u_psram_sync/N_250_i_1 ;
wire \u_psram_top/u_psram_sync/N_250_i ;
wire \u_psram_top/u_psram_sync/m64_i_0_1 ;
wire \u_psram_top/u_psram_sync/m64_i_0_1_0 ;
wire \u_psram_top/u_psram_sync/N_15 ;
wire \u_psram_top/u_psram_sync/N_331_0 ;
wire \u_psram_top/u_psram_sync/g2_0 ;
wire \u_psram_top/u_psram_sync/g2_0_4 ;
wire \u_psram_top/u_psram_sync/g3 ;
wire \u_psram_top/u_psram_sync/g1 ;
wire \u_psram_top/u_psram_sync/g0_1_2 ;
wire \u_psram_top/u_psram_sync/g2_0_1_0 ;
wire \u_psram_top/u_psram_sync/N_248_i ;
wire \u_psram_top/u_psram_sync/N_4_i ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR_INST (
	.GSRI(VCC)
);
OBUF \u_psram_top/gowin_buf_0  (
	.I(O_psram_reset_n[0]),
	.O(O_psram_reset_n[1])
);
OBUF \u_psram_top/gowin_buf_1  (
	.I(\u_psram_top/clk_outz ),
	.O(clk_out)
);
OBUF \u_psram_top/u_psram_wd/cs_iobuf_gen[0].cs_obuf  (
	.I(\u_psram_top/u_psram_wd/wr_cs [0]),
	.O(O_psram_cs_n[0])
);
OBUF \u_psram_top/u_psram_wd/cs_iobuf_gen[1].cs_obuf  (
	.I(\u_psram_top/u_psram_wd/wr_cs [1]),
	.O(O_psram_cs_n[1])
);
IOBUF \u_psram_top/u_psram_wd/rwds_iobuf_gen[0].rwds_iobuf  (
	.I(\u_psram_top/u_psram_wd/out_rwds [0]),
	.OEN(\u_psram_top/u_psram_wd/rwds_ts [0]),
	.IO(IO_psram_rwds[0]),
	.O(\u_psram_top/u_psram_wd/in_rwds [0])
);
IOBUF \u_psram_top/u_psram_wd/rwds_iobuf_gen[1].rwds_iobuf  (
	.I(\u_psram_top/u_psram_wd/out_rwds [1]),
	.OEN(\u_psram_top/u_psram_wd/rwds_ts [1]),
	.IO(IO_psram_rwds[1]),
	.O(\u_psram_top/u_psram_wd/in_rwds [1])
);
ELVDS_OBUF \u_psram_top/u_psram_wd/ck_obuf_gen[1].u_clk_gen  (
	.I(\u_psram_top/u_psram_wd/clk_out_d [1]),
	.O(O_psram_ck[1]),
	.OB(O_psram_ck_n[1])
);
ELVDS_OBUF \u_psram_top/u_psram_wd/ck_obuf_gen[0].u_clk_gen  (
	.I(\u_psram_top/u_psram_wd/clk_out_d [0]),
	.O(O_psram_ck[0]),
	.OB(O_psram_ck_n[0])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[13].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [13]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [13]),
	.IO(IO_psram_dq[13]),
	.O(\u_psram_top/u_psram_wd/in_dq [13])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[6].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [6]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [6]),
	.IO(IO_psram_dq[6]),
	.O(\u_psram_top/u_psram_wd/in_dq [6])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[5].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [5]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [5]),
	.IO(IO_psram_dq[5]),
	.O(\u_psram_top/u_psram_wd/in_dq [5])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[4].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [4]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [4]),
	.IO(IO_psram_dq[4]),
	.O(\u_psram_top/u_psram_wd/in_dq [4])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[1].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [1]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [1]),
	.IO(IO_psram_dq[1]),
	.O(\u_psram_top/u_psram_wd/in_dq [1])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[10].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [10]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [10]),
	.IO(IO_psram_dq[10]),
	.O(\u_psram_top/u_psram_wd/in_dq [10])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[2].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [2]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [2]),
	.IO(IO_psram_dq[2]),
	.O(\u_psram_top/u_psram_wd/in_dq [2])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[11].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [11]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [11]),
	.IO(IO_psram_dq[11]),
	.O(\u_psram_top/u_psram_wd/in_dq [11])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[7].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [7]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [7]),
	.IO(IO_psram_dq[7]),
	.O(\u_psram_top/u_psram_wd/in_dq [7])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[3].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [3]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [3]),
	.IO(IO_psram_dq[3]),
	.O(\u_psram_top/u_psram_wd/in_dq [3])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[12].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [12]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [12]),
	.IO(IO_psram_dq[12]),
	.O(\u_psram_top/u_psram_wd/in_dq [12])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[8].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [8]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [8]),
	.IO(IO_psram_dq[8]),
	.O(\u_psram_top/u_psram_wd/in_dq [8])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[14].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [14]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [14]),
	.IO(IO_psram_dq[14]),
	.O(\u_psram_top/u_psram_wd/in_dq [14])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[0].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [0]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [0]),
	.IO(IO_psram_dq[0]),
	.O(\u_psram_top/u_psram_wd/in_dq [0])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[9].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [9]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [9]),
	.IO(IO_psram_dq[9]),
	.O(\u_psram_top/u_psram_wd/in_dq [9])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[15].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [15]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [15]),
	.IO(IO_psram_dq[15]),
	.O(\u_psram_top/u_psram_wd/in_dq [15])
);
INV \u_psram_top/rst_n_RNI6PSF  (
	.I(rst_n),
	.O(\u_psram_top/rst_n_i )
);
INV \u_psram_top/u_dll_RNO  (
	.I(pll_lock),
	.O(\u_psram_top/pll_lock_i )
);
LUT2 \u_psram_top/rd_data_d_3_cZ[0]  (
	.I0(\u_psram_top/rd_data_d0 [0]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [0])
);
defparam \u_psram_top/rd_data_d_3_cZ[0] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[1]  (
	.I0(\u_psram_top/rd_data_d0 [1]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [1])
);
defparam \u_psram_top/rd_data_d_3_cZ[1] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[2]  (
	.I0(\u_psram_top/rd_data_d0 [2]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [2])
);
defparam \u_psram_top/rd_data_d_3_cZ[2] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[3]  (
	.I0(\u_psram_top/rd_data_d0 [3]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [3])
);
defparam \u_psram_top/rd_data_d_3_cZ[3] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[4]  (
	.I0(\u_psram_top/rd_data_d0 [4]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [4])
);
defparam \u_psram_top/rd_data_d_3_cZ[4] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[5]  (
	.I0(\u_psram_top/rd_data_d0 [5]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [5])
);
defparam \u_psram_top/rd_data_d_3_cZ[5] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[6]  (
	.I0(\u_psram_top/rd_data_d0 [6]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [6])
);
defparam \u_psram_top/rd_data_d_3_cZ[6] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[7]  (
	.I0(\u_psram_top/rd_data_d0 [7]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [7])
);
defparam \u_psram_top/rd_data_d_3_cZ[7] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[8]  (
	.I0(\u_psram_top/rd_data_d0 [8]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [8])
);
defparam \u_psram_top/rd_data_d_3_cZ[8] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[9]  (
	.I0(\u_psram_top/rd_data_d0 [9]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [9])
);
defparam \u_psram_top/rd_data_d_3_cZ[9] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[10]  (
	.I0(\u_psram_top/rd_data_d0 [10]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [10])
);
defparam \u_psram_top/rd_data_d_3_cZ[10] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[11]  (
	.I0(\u_psram_top/rd_data_d0 [11]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [11])
);
defparam \u_psram_top/rd_data_d_3_cZ[11] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[12]  (
	.I0(\u_psram_top/rd_data_d0 [12]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [12])
);
defparam \u_psram_top/rd_data_d_3_cZ[12] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[13]  (
	.I0(\u_psram_top/rd_data_d0 [13]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [13])
);
defparam \u_psram_top/rd_data_d_3_cZ[13] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[14]  (
	.I0(\u_psram_top/rd_data_d0 [14]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [14])
);
defparam \u_psram_top/rd_data_d_3_cZ[14] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[15]  (
	.I0(\u_psram_top/rd_data_d0 [15]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [15])
);
defparam \u_psram_top/rd_data_d_3_cZ[15] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[18]  (
	.I0(\u_psram_top/rd_data_d0 [18]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [18])
);
defparam \u_psram_top/rd_data_d_3_cZ[18] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[19]  (
	.I0(\u_psram_top/rd_data_d0 [19]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [19])
);
defparam \u_psram_top/rd_data_d_3_cZ[19] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[20]  (
	.I0(\u_psram_top/rd_data_d0 [20]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [20])
);
defparam \u_psram_top/rd_data_d_3_cZ[20] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[21]  (
	.I0(\u_psram_top/rd_data_d0 [21]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [21])
);
defparam \u_psram_top/rd_data_d_3_cZ[21] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[22]  (
	.I0(\u_psram_top/rd_data_d0 [22]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [22])
);
defparam \u_psram_top/rd_data_d_3_cZ[22] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[23]  (
	.I0(\u_psram_top/rd_data_d0 [23]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [23])
);
defparam \u_psram_top/rd_data_d_3_cZ[23] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[24]  (
	.I0(\u_psram_top/rd_data_d0 [24]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [24])
);
defparam \u_psram_top/rd_data_d_3_cZ[24] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[25]  (
	.I0(\u_psram_top/rd_data_d0 [25]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [25])
);
defparam \u_psram_top/rd_data_d_3_cZ[25] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[26]  (
	.I0(\u_psram_top/rd_data_d0 [26]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [26])
);
defparam \u_psram_top/rd_data_d_3_cZ[26] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[27]  (
	.I0(\u_psram_top/rd_data_d0 [27]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [27])
);
defparam \u_psram_top/rd_data_d_3_cZ[27] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[28]  (
	.I0(\u_psram_top/rd_data_d0 [28]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [28])
);
defparam \u_psram_top/rd_data_d_3_cZ[28] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[29]  (
	.I0(\u_psram_top/rd_data_d0 [29]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [29])
);
defparam \u_psram_top/rd_data_d_3_cZ[29] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[30]  (
	.I0(\u_psram_top/rd_data_d0 [30]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [30])
);
defparam \u_psram_top/rd_data_d_3_cZ[30] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[31]  (
	.I0(\u_psram_top/rd_data_d0 [31]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [31])
);
defparam \u_psram_top/rd_data_d_3_cZ[31] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[32]  (
	.I0(\u_psram_top/rd_data_d0 [32]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [32])
);
defparam \u_psram_top/rd_data_d_3_cZ[32] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[33]  (
	.I0(\u_psram_top/rd_data_d0 [33]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [33])
);
defparam \u_psram_top/rd_data_d_3_cZ[33] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[34]  (
	.I0(\u_psram_top/rd_data_d0 [34]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [34])
);
defparam \u_psram_top/rd_data_d_3_cZ[34] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[35]  (
	.I0(\u_psram_top/rd_data_d0 [35]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [35])
);
defparam \u_psram_top/rd_data_d_3_cZ[35] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[36]  (
	.I0(\u_psram_top/rd_data_d0 [36]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [36])
);
defparam \u_psram_top/rd_data_d_3_cZ[36] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[37]  (
	.I0(\u_psram_top/rd_data_d0 [37]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [37])
);
defparam \u_psram_top/rd_data_d_3_cZ[37] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[38]  (
	.I0(\u_psram_top/rd_data_d0 [38]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [38])
);
defparam \u_psram_top/rd_data_d_3_cZ[38] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[39]  (
	.I0(\u_psram_top/rd_data_d0 [39]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [39])
);
defparam \u_psram_top/rd_data_d_3_cZ[39] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[40]  (
	.I0(\u_psram_top/rd_data_d0 [40]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [40])
);
defparam \u_psram_top/rd_data_d_3_cZ[40] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[41]  (
	.I0(\u_psram_top/rd_data_d0 [41]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [41])
);
defparam \u_psram_top/rd_data_d_3_cZ[41] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[42]  (
	.I0(\u_psram_top/rd_data_d0 [42]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [42])
);
defparam \u_psram_top/rd_data_d_3_cZ[42] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[43]  (
	.I0(\u_psram_top/rd_data_d0 [43]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [43])
);
defparam \u_psram_top/rd_data_d_3_cZ[43] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[44]  (
	.I0(\u_psram_top/rd_data_d0 [44]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [44])
);
defparam \u_psram_top/rd_data_d_3_cZ[44] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[45]  (
	.I0(\u_psram_top/rd_data_d0 [45]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [45])
);
defparam \u_psram_top/rd_data_d_3_cZ[45] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[46]  (
	.I0(\u_psram_top/rd_data_d0 [46]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [46])
);
defparam \u_psram_top/rd_data_d_3_cZ[46] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[47]  (
	.I0(\u_psram_top/rd_data_d0 [47]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [47])
);
defparam \u_psram_top/rd_data_d_3_cZ[47] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[48]  (
	.I0(\u_psram_top/rd_data_d0 [48]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [48])
);
defparam \u_psram_top/rd_data_d_3_cZ[48] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[49]  (
	.I0(\u_psram_top/rd_data_d0 [49]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [49])
);
defparam \u_psram_top/rd_data_d_3_cZ[49] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[50]  (
	.I0(\u_psram_top/rd_data_d0 [50]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [50])
);
defparam \u_psram_top/rd_data_d_3_cZ[50] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[51]  (
	.I0(\u_psram_top/rd_data_d0 [51]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [51])
);
defparam \u_psram_top/rd_data_d_3_cZ[51] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[52]  (
	.I0(\u_psram_top/rd_data_d0 [52]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [52])
);
defparam \u_psram_top/rd_data_d_3_cZ[52] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[53]  (
	.I0(\u_psram_top/rd_data_d0 [53]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [53])
);
defparam \u_psram_top/rd_data_d_3_cZ[53] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[54]  (
	.I0(\u_psram_top/rd_data_d0 [54]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [54])
);
defparam \u_psram_top/rd_data_d_3_cZ[54] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[55]  (
	.I0(\u_psram_top/rd_data_d0 [55]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [55])
);
defparam \u_psram_top/rd_data_d_3_cZ[55] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[56]  (
	.I0(\u_psram_top/rd_data_d0 [56]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [56])
);
defparam \u_psram_top/rd_data_d_3_cZ[56] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[57]  (
	.I0(\u_psram_top/rd_data_d0 [57]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [57])
);
defparam \u_psram_top/rd_data_d_3_cZ[57] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[58]  (
	.I0(\u_psram_top/rd_data_d0 [58]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [58])
);
defparam \u_psram_top/rd_data_d_3_cZ[58] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[59]  (
	.I0(\u_psram_top/rd_data_d0 [59]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [59])
);
defparam \u_psram_top/rd_data_d_3_cZ[59] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[60]  (
	.I0(\u_psram_top/rd_data_d0 [60]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [60])
);
defparam \u_psram_top/rd_data_d_3_cZ[60] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[61]  (
	.I0(\u_psram_top/rd_data_d0 [61]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [61])
);
defparam \u_psram_top/rd_data_d_3_cZ[61] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[62]  (
	.I0(\u_psram_top/rd_data_d0 [62]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [62])
);
defparam \u_psram_top/rd_data_d_3_cZ[62] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_cZ[63]  (
	.I0(\u_psram_top/rd_data_d0 [63]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3 [63])
);
defparam \u_psram_top/rd_data_d_3_cZ[63] .INIT=4'h8;
LUT2 \u_psram_top/rdbk_data_3_cZ[8]  (
	.I0(\u_psram_top/rd_data_d0 [16]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rdbk_data_3 [8])
);
defparam \u_psram_top/rdbk_data_3_cZ[8] .INIT=4'h8;
LUT2 \u_psram_top/rdbk_data_3_cZ[9]  (
	.I0(\u_psram_top/rd_data_d0 [17]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rdbk_data_3 [9])
);
defparam \u_psram_top/rdbk_data_3_cZ[9] .INIT=4'h8;
LUT2 \u_psram_top/addr_d_cZ[0]  (
	.I0(addr[0]),
	.I1(\u_psram_top/init_calib_rep2 ),
	.F(\u_psram_top/addr_d [0])
);
defparam \u_psram_top/addr_d_cZ[0] .INIT=4'h8;
LUT2 \u_psram_top/addr_d_cZ[1]  (
	.I0(addr[1]),
	.I1(\u_psram_top/init_calib_rep2 ),
	.F(\u_psram_top/addr_d [1])
);
defparam \u_psram_top/addr_d_cZ[1] .INIT=4'h8;
LUT2 \u_psram_top/addr_d_cZ[2]  (
	.I0(addr[2]),
	.I1(\u_psram_top/init_calib_rep2 ),
	.F(\u_psram_top/addr_d [2])
);
defparam \u_psram_top/addr_d_cZ[2] .INIT=4'h8;
LUT2 \u_psram_top/addr_d_cZ[3]  (
	.I0(addr[3]),
	.I1(\u_psram_top/init_calib_rep2 ),
	.F(\u_psram_top/addr_d [3])
);
defparam \u_psram_top/addr_d_cZ[3] .INIT=4'h8;
LUT2 \u_psram_top/addr_d_cZ[4]  (
	.I0(addr[4]),
	.I1(\u_psram_top/init_calib_rep2 ),
	.F(\u_psram_top/addr_d [4])
);
defparam \u_psram_top/addr_d_cZ[4] .INIT=4'h8;
LUT2 \u_psram_top/addr_d_cZ[5]  (
	.I0(addr[5]),
	.I1(\u_psram_top/init_calib_rep2 ),
	.F(\u_psram_top/addr_d [5])
);
defparam \u_psram_top/addr_d_cZ[5] .INIT=4'h8;
LUT2 \u_psram_top/addr_d_cZ[6]  (
	.I0(addr[6]),
	.I1(\u_psram_top/init_calib_rep2 ),
	.F(\u_psram_top/addr_d [6])
);
defparam \u_psram_top/addr_d_cZ[6] .INIT=4'h8;
LUT2 \u_psram_top/addr_d_cZ[7]  (
	.I0(addr[7]),
	.I1(\u_psram_top/init_calib_rep2 ),
	.F(\u_psram_top/addr_d [7])
);
defparam \u_psram_top/addr_d_cZ[7] .INIT=4'h8;
LUT2 \u_psram_top/addr_d_cZ[8]  (
	.I0(addr[8]),
	.I1(\u_psram_top/init_calib_rep2 ),
	.F(\u_psram_top/addr_d [8])
);
defparam \u_psram_top/addr_d_cZ[8] .INIT=4'h8;
LUT2 \u_psram_top/addr_d_cZ[9]  (
	.I0(addr[9]),
	.I1(\u_psram_top/init_calib_rep2 ),
	.F(\u_psram_top/addr_d [9])
);
defparam \u_psram_top/addr_d_cZ[9] .INIT=4'h8;
LUT2 \u_psram_top/addr_d_cZ[10]  (
	.I0(addr[10]),
	.I1(\u_psram_top/init_calib_rep2 ),
	.F(\u_psram_top/addr_d [10])
);
defparam \u_psram_top/addr_d_cZ[10] .INIT=4'h8;
LUT2 \u_psram_top/addr_d_cZ[11]  (
	.I0(addr[11]),
	.I1(\u_psram_top/init_calib_rep2 ),
	.F(\u_psram_top/addr_d [11])
);
defparam \u_psram_top/addr_d_cZ[11] .INIT=4'h8;
LUT2 \u_psram_top/addr_d_cZ[12]  (
	.I0(addr[12]),
	.I1(\u_psram_top/init_calib_rep2 ),
	.F(\u_psram_top/addr_d [12])
);
defparam \u_psram_top/addr_d_cZ[12] .INIT=4'h8;
LUT2 \u_psram_top/addr_d_cZ[13]  (
	.I0(addr[13]),
	.I1(\u_psram_top/init_calib_rep2 ),
	.F(\u_psram_top/addr_d [13])
);
defparam \u_psram_top/addr_d_cZ[13] .INIT=4'h8;
LUT2 \u_psram_top/addr_d_cZ[15]  (
	.I0(addr[15]),
	.I1(\u_psram_top/init_calib_rep2 ),
	.F(\u_psram_top/addr_d [15])
);
defparam \u_psram_top/addr_d_cZ[15] .INIT=4'h8;
LUT2 \u_psram_top/addr_d_cZ[16]  (
	.I0(addr[16]),
	.I1(\u_psram_top/init_calib_rep2 ),
	.F(\u_psram_top/addr_d [16])
);
defparam \u_psram_top/addr_d_cZ[16] .INIT=4'h8;
LUT2 \u_psram_top/addr_d_cZ[17]  (
	.I0(addr[17]),
	.I1(\u_psram_top/init_calib_rep2 ),
	.F(\u_psram_top/addr_d [17])
);
defparam \u_psram_top/addr_d_cZ[17] .INIT=4'h8;
LUT2 \u_psram_top/addr_d_cZ[18]  (
	.I0(addr[18]),
	.I1(\u_psram_top/init_calib_rep2 ),
	.F(\u_psram_top/addr_d [18])
);
defparam \u_psram_top/addr_d_cZ[18] .INIT=4'h8;
LUT2 \u_psram_top/addr_d_cZ[19]  (
	.I0(addr[19]),
	.I1(\u_psram_top/init_calib_rep2 ),
	.F(\u_psram_top/addr_d [19])
);
defparam \u_psram_top/addr_d_cZ[19] .INIT=4'h8;
LUT2 \u_psram_top/addr_d_cZ[20]  (
	.I0(addr[20]),
	.I1(\u_psram_top/init_calib_rep2 ),
	.F(\u_psram_top/addr_d [20])
);
defparam \u_psram_top/addr_d_cZ[20] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[0]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [0]),
	.F(rd_data[0])
);
defparam \u_psram_top/rd_data_cZ[0] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[1]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [1]),
	.F(rd_data[1])
);
defparam \u_psram_top/rd_data_cZ[1] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[3]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [3]),
	.F(rd_data[3])
);
defparam \u_psram_top/rd_data_cZ[3] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[4]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [4]),
	.F(rd_data[4])
);
defparam \u_psram_top/rd_data_cZ[4] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[5]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [5]),
	.F(rd_data[5])
);
defparam \u_psram_top/rd_data_cZ[5] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[6]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [6]),
	.F(rd_data[6])
);
defparam \u_psram_top/rd_data_cZ[6] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[7]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [7]),
	.F(rd_data[7])
);
defparam \u_psram_top/rd_data_cZ[7] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[8]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [8]),
	.F(rd_data[8])
);
defparam \u_psram_top/rd_data_cZ[8] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[10]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [10]),
	.F(rd_data[10])
);
defparam \u_psram_top/rd_data_cZ[10] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[12]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [12]),
	.F(rd_data[12])
);
defparam \u_psram_top/rd_data_cZ[12] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[13]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [13]),
	.F(rd_data[13])
);
defparam \u_psram_top/rd_data_cZ[13] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[15]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [15]),
	.F(rd_data[15])
);
defparam \u_psram_top/rd_data_cZ[15] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[16]  (
	.I0(init_calib),
	.I1(\u_psram_top/rdbk_data [8]),
	.F(rd_data[16])
);
defparam \u_psram_top/rd_data_cZ[16] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[17]  (
	.I0(init_calib),
	.I1(\u_psram_top/rdbk_data [9]),
	.F(rd_data[17])
);
defparam \u_psram_top/rd_data_cZ[17] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[18]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [18]),
	.F(rd_data[18])
);
defparam \u_psram_top/rd_data_cZ[18] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[19]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [19]),
	.F(rd_data[19])
);
defparam \u_psram_top/rd_data_cZ[19] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[20]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [20]),
	.F(rd_data[20])
);
defparam \u_psram_top/rd_data_cZ[20] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[22]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [22]),
	.F(rd_data[22])
);
defparam \u_psram_top/rd_data_cZ[22] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[23]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [23]),
	.F(rd_data[23])
);
defparam \u_psram_top/rd_data_cZ[23] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[24]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [24]),
	.F(rd_data[24])
);
defparam \u_psram_top/rd_data_cZ[24] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[26]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [26]),
	.F(rd_data[26])
);
defparam \u_psram_top/rd_data_cZ[26] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[28]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [28]),
	.F(rd_data[28])
);
defparam \u_psram_top/rd_data_cZ[28] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[29]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [29]),
	.F(rd_data[29])
);
defparam \u_psram_top/rd_data_cZ[29] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[30]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [30]),
	.F(rd_data[30])
);
defparam \u_psram_top/rd_data_cZ[30] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[31]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [31]),
	.F(rd_data[31])
);
defparam \u_psram_top/rd_data_cZ[31] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[32]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [32]),
	.F(rd_data[32])
);
defparam \u_psram_top/rd_data_cZ[32] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[34]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [34]),
	.F(rd_data[34])
);
defparam \u_psram_top/rd_data_cZ[34] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[35]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [35]),
	.F(rd_data[35])
);
defparam \u_psram_top/rd_data_cZ[35] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[37]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [37]),
	.F(rd_data[37])
);
defparam \u_psram_top/rd_data_cZ[37] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[38]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [38]),
	.F(rd_data[38])
);
defparam \u_psram_top/rd_data_cZ[38] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[41]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [41]),
	.F(rd_data[41])
);
defparam \u_psram_top/rd_data_cZ[41] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[42]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [42]),
	.F(rd_data[42])
);
defparam \u_psram_top/rd_data_cZ[42] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[43]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [43]),
	.F(rd_data[43])
);
defparam \u_psram_top/rd_data_cZ[43] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[44]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [44]),
	.F(rd_data[44])
);
defparam \u_psram_top/rd_data_cZ[44] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[46]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [46]),
	.F(rd_data[46])
);
defparam \u_psram_top/rd_data_cZ[46] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[47]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [47]),
	.F(rd_data[47])
);
defparam \u_psram_top/rd_data_cZ[47] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[49]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [49]),
	.F(rd_data[49])
);
defparam \u_psram_top/rd_data_cZ[49] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[51]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [51]),
	.F(rd_data[51])
);
defparam \u_psram_top/rd_data_cZ[51] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[52]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [52]),
	.F(rd_data[52])
);
defparam \u_psram_top/rd_data_cZ[52] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[53]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [53]),
	.F(rd_data[53])
);
defparam \u_psram_top/rd_data_cZ[53] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[55]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [55]),
	.F(rd_data[55])
);
defparam \u_psram_top/rd_data_cZ[55] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[56]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [56]),
	.F(rd_data[56])
);
defparam \u_psram_top/rd_data_cZ[56] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[57]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [57]),
	.F(rd_data[57])
);
defparam \u_psram_top/rd_data_cZ[57] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[58]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [58]),
	.F(rd_data[58])
);
defparam \u_psram_top/rd_data_cZ[58] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[59]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [59]),
	.F(rd_data[59])
);
defparam \u_psram_top/rd_data_cZ[59] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[61]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [61]),
	.F(rd_data[61])
);
defparam \u_psram_top/rd_data_cZ[61] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_cZ[62]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [62]),
	.F(rd_data[62])
);
defparam \u_psram_top/rd_data_cZ[62] .INIT=4'h8;
LUT2 \u_psram_top/un3_data_mask_d_cZ[0]  (
	.I0(data_mask[0]),
	.I1(\u_psram_top/init_calib_rep2 ),
	.F(\u_psram_top/un3_data_mask_d [0])
);
defparam \u_psram_top/un3_data_mask_d_cZ[0] .INIT=4'h8;
LUT2 \u_psram_top/un3_data_mask_d_cZ[1]  (
	.I0(data_mask[1]),
	.I1(\u_psram_top/init_calib_rep2 ),
	.F(\u_psram_top/un3_data_mask_d [1])
);
defparam \u_psram_top/un3_data_mask_d_cZ[1] .INIT=4'h8;
LUT2 \u_psram_top/un3_data_mask_d_cZ[2]  (
	.I0(data_mask[2]),
	.I1(\u_psram_top/init_calib_rep2 ),
	.F(\u_psram_top/un3_data_mask_d [2])
);
defparam \u_psram_top/un3_data_mask_d_cZ[2] .INIT=4'h8;
LUT2 \u_psram_top/un3_data_mask_d_cZ[3]  (
	.I0(data_mask[3]),
	.I1(\u_psram_top/init_calib_rep2 ),
	.F(\u_psram_top/un3_data_mask_d [3])
);
defparam \u_psram_top/un3_data_mask_d_cZ[3] .INIT=4'h8;
LUT2 \u_psram_top/un3_data_mask_d_cZ[4]  (
	.I0(data_mask[4]),
	.I1(\u_psram_top/init_calib_rep2 ),
	.F(\u_psram_top/un3_data_mask_d [4])
);
defparam \u_psram_top/un3_data_mask_d_cZ[4] .INIT=4'h8;
LUT2 \u_psram_top/un3_data_mask_d_cZ[5]  (
	.I0(data_mask[5]),
	.I1(\u_psram_top/init_calib_rep2 ),
	.F(\u_psram_top/un3_data_mask_d [5])
);
defparam \u_psram_top/un3_data_mask_d_cZ[5] .INIT=4'h8;
LUT2 \u_psram_top/wr_data_d_cZ[1]  (
	.I0(\u_psram_top/init_calib_rep2 ),
	.I1(wr_data[1]),
	.F(\u_psram_top/wr_data_d [1])
);
defparam \u_psram_top/wr_data_d_cZ[1] .INIT=4'h8;
LUT2 \u_psram_top/wr_data_d_cZ[9]  (
	.I0(\u_psram_top/init_calib_rep2 ),
	.I1(wr_data[9]),
	.F(\u_psram_top/wr_data_d [9])
);
defparam \u_psram_top/wr_data_d_cZ[9] .INIT=4'h8;
LUT2 \u_psram_top/wr_data_d_cZ[40]  (
	.I0(\u_psram_top/init_calib_rep2 ),
	.I1(wr_data[40]),
	.F(\u_psram_top/wr_data_d [40])
);
defparam \u_psram_top/wr_data_d_cZ[40] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_fast_cZ[5]  (
	.I0(\u_psram_top/rd_data_d0 [5]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3_fast [5])
);
defparam \u_psram_top/rd_data_d_3_fast_cZ[5] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_fast_cZ[22]  (
	.I0(\u_psram_top/rd_data_d0 [22]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3_fast [22])
);
defparam \u_psram_top/rd_data_d_3_fast_cZ[22] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_fast_cZ[54]  (
	.I0(\u_psram_top/rd_data_d0 [54]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3_fast [54])
);
defparam \u_psram_top/rd_data_d_3_fast_cZ[54] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_fast_cZ[2]  (
	.I0(\u_psram_top/rd_data_d0 [2]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3_fast [2])
);
defparam \u_psram_top/rd_data_d_3_fast_cZ[2] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_fast_cZ[4]  (
	.I0(\u_psram_top/rd_data_d0 [4]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3_fast [4])
);
defparam \u_psram_top/rd_data_d_3_fast_cZ[4] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_fast_cZ[35]  (
	.I0(\u_psram_top/rd_data_d0 [35]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3_fast [35])
);
defparam \u_psram_top/rd_data_d_3_fast_cZ[35] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_fast_cZ[36]  (
	.I0(\u_psram_top/rd_data_d0 [36]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3_fast [36])
);
defparam \u_psram_top/rd_data_d_3_fast_cZ[36] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_fast_cZ[48]  (
	.I0(\u_psram_top/rd_data_d0 [48]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3_fast [48])
);
defparam \u_psram_top/rd_data_d_3_fast_cZ[48] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_fast_cZ[52]  (
	.I0(\u_psram_top/rd_data_d0 [52]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3_fast [52])
);
defparam \u_psram_top/rd_data_d_3_fast_cZ[52] .INIT=4'h8;
LUT2 \u_psram_top/rd_data_d_3_fast_cZ[34]  (
	.I0(\u_psram_top/rd_data_d0 [34]),
	.I1(\u_psram_top/rd_data_valid_d0 ),
	.F(\u_psram_top/rd_data_d_3_fast [34])
);
defparam \u_psram_top/rd_data_d_3_fast_cZ[34] .INIT=4'h8;
DFFC \u_psram_top/rd_data_d_fast_Z[34]  (
	.D(\u_psram_top/rd_data_d_3_fast [34]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d_fast [34])
);
defparam \u_psram_top/rd_data_d_fast_Z[34] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_fast_Z[52]  (
	.D(\u_psram_top/rd_data_d_3_fast [52]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d_fast [52])
);
defparam \u_psram_top/rd_data_d_fast_Z[52] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_fast_Z[48]  (
	.D(\u_psram_top/rd_data_d_3_fast [48]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d_fast [48])
);
defparam \u_psram_top/rd_data_d_fast_Z[48] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_fast_Z[36]  (
	.D(\u_psram_top/rd_data_d_3_fast [36]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d_fast [36])
);
defparam \u_psram_top/rd_data_d_fast_Z[36] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_fast_Z[35]  (
	.D(\u_psram_top/rd_data_d_3_fast [35]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d_fast [35])
);
defparam \u_psram_top/rd_data_d_fast_Z[35] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_fast_Z[4]  (
	.D(\u_psram_top/rd_data_d_3_fast [4]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d_fast [4])
);
defparam \u_psram_top/rd_data_d_fast_Z[4] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_fast_Z[2]  (
	.D(\u_psram_top/rd_data_d_3_fast [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d_fast [2])
);
defparam \u_psram_top/rd_data_d_fast_Z[2] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_fast_Z[54]  (
	.D(\u_psram_top/rd_data_d_3_fast [54]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d_fast [54])
);
defparam \u_psram_top/rd_data_d_fast_Z[54] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_fast_Z[22]  (
	.D(\u_psram_top/rd_data_d_3_fast [22]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d_fast [22])
);
defparam \u_psram_top/rd_data_d_fast_Z[22] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_fast_Z[5]  (
	.D(\u_psram_top/rd_data_d_3_fast [5]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d_fast [5])
);
defparam \u_psram_top/rd_data_d_fast_Z[5] .INIT=1'b0;
DFFC \u_psram_top/rd_data_valid_d_Z  (
	.D(\u_psram_top/rd_data_valid_d0 ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_valid_d )
);
defparam \u_psram_top/rd_data_valid_d_Z .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[10]  (
	.D(\u_psram_top/rd_data_d_3 [10]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [10])
);
defparam \u_psram_top/rd_data_d_Z[10] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[9]  (
	.D(\u_psram_top/rd_data_d_3 [9]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [9])
);
defparam \u_psram_top/rd_data_d_Z[9] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[8]  (
	.D(\u_psram_top/rd_data_d_3 [8]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [8])
);
defparam \u_psram_top/rd_data_d_Z[8] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[7]  (
	.D(\u_psram_top/rd_data_d_3 [7]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [7])
);
defparam \u_psram_top/rd_data_d_Z[7] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[6]  (
	.D(\u_psram_top/rd_data_d_3 [6]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [6])
);
defparam \u_psram_top/rd_data_d_Z[6] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[5]  (
	.D(\u_psram_top/rd_data_d_3 [5]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [5])
);
defparam \u_psram_top/rd_data_d_Z[5] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[4]  (
	.D(\u_psram_top/rd_data_d_3 [4]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [4])
);
defparam \u_psram_top/rd_data_d_Z[4] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[3]  (
	.D(\u_psram_top/rd_data_d_3 [3]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [3])
);
defparam \u_psram_top/rd_data_d_Z[3] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[2]  (
	.D(\u_psram_top/rd_data_d_3 [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [2])
);
defparam \u_psram_top/rd_data_d_Z[2] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[1]  (
	.D(\u_psram_top/rd_data_d_3 [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [1])
);
defparam \u_psram_top/rd_data_d_Z[1] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[0]  (
	.D(\u_psram_top/rd_data_d_3 [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [0])
);
defparam \u_psram_top/rd_data_d_Z[0] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[25]  (
	.D(\u_psram_top/rd_data_d_3 [25]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [25])
);
defparam \u_psram_top/rd_data_d_Z[25] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[24]  (
	.D(\u_psram_top/rd_data_d_3 [24]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [24])
);
defparam \u_psram_top/rd_data_d_Z[24] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[23]  (
	.D(\u_psram_top/rd_data_d_3 [23]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [23])
);
defparam \u_psram_top/rd_data_d_Z[23] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[22]  (
	.D(\u_psram_top/rd_data_d_3 [22]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [22])
);
defparam \u_psram_top/rd_data_d_Z[22] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[21]  (
	.D(\u_psram_top/rd_data_d_3 [21]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [21])
);
defparam \u_psram_top/rd_data_d_Z[21] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[20]  (
	.D(\u_psram_top/rd_data_d_3 [20]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [20])
);
defparam \u_psram_top/rd_data_d_Z[20] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[19]  (
	.D(\u_psram_top/rd_data_d_3 [19]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [19])
);
defparam \u_psram_top/rd_data_d_Z[19] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[18]  (
	.D(\u_psram_top/rd_data_d_3 [18]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [18])
);
defparam \u_psram_top/rd_data_d_Z[18] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d[17]  (
	.D(\u_psram_top/rdbk_data_3 [9]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rdbk_data [9])
);
defparam \u_psram_top/rd_data_d[17] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d[16]  (
	.D(\u_psram_top/rdbk_data_3 [8]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rdbk_data [8])
);
defparam \u_psram_top/rd_data_d[16] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[15]  (
	.D(\u_psram_top/rd_data_d_3 [15]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [15])
);
defparam \u_psram_top/rd_data_d_Z[15] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[14]  (
	.D(\u_psram_top/rd_data_d_3 [14]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [14])
);
defparam \u_psram_top/rd_data_d_Z[14] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[13]  (
	.D(\u_psram_top/rd_data_d_3 [13]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [13])
);
defparam \u_psram_top/rd_data_d_Z[13] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[12]  (
	.D(\u_psram_top/rd_data_d_3 [12]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [12])
);
defparam \u_psram_top/rd_data_d_Z[12] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[11]  (
	.D(\u_psram_top/rd_data_d_3 [11]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [11])
);
defparam \u_psram_top/rd_data_d_Z[11] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[40]  (
	.D(\u_psram_top/rd_data_d_3 [40]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [40])
);
defparam \u_psram_top/rd_data_d_Z[40] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[39]  (
	.D(\u_psram_top/rd_data_d_3 [39]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [39])
);
defparam \u_psram_top/rd_data_d_Z[39] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[38]  (
	.D(\u_psram_top/rd_data_d_3 [38]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [38])
);
defparam \u_psram_top/rd_data_d_Z[38] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[37]  (
	.D(\u_psram_top/rd_data_d_3 [37]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [37])
);
defparam \u_psram_top/rd_data_d_Z[37] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[36]  (
	.D(\u_psram_top/rd_data_d_3 [36]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [36])
);
defparam \u_psram_top/rd_data_d_Z[36] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[35]  (
	.D(\u_psram_top/rd_data_d_3 [35]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [35])
);
defparam \u_psram_top/rd_data_d_Z[35] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[34]  (
	.D(\u_psram_top/rd_data_d_3 [34]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [34])
);
defparam \u_psram_top/rd_data_d_Z[34] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[33]  (
	.D(\u_psram_top/rd_data_d_3 [33]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [33])
);
defparam \u_psram_top/rd_data_d_Z[33] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[32]  (
	.D(\u_psram_top/rd_data_d_3 [32]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [32])
);
defparam \u_psram_top/rd_data_d_Z[32] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[31]  (
	.D(\u_psram_top/rd_data_d_3 [31]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [31])
);
defparam \u_psram_top/rd_data_d_Z[31] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[30]  (
	.D(\u_psram_top/rd_data_d_3 [30]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [30])
);
defparam \u_psram_top/rd_data_d_Z[30] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[29]  (
	.D(\u_psram_top/rd_data_d_3 [29]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [29])
);
defparam \u_psram_top/rd_data_d_Z[29] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[28]  (
	.D(\u_psram_top/rd_data_d_3 [28]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [28])
);
defparam \u_psram_top/rd_data_d_Z[28] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[27]  (
	.D(\u_psram_top/rd_data_d_3 [27]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [27])
);
defparam \u_psram_top/rd_data_d_Z[27] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[26]  (
	.D(\u_psram_top/rd_data_d_3 [26]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [26])
);
defparam \u_psram_top/rd_data_d_Z[26] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[55]  (
	.D(\u_psram_top/rd_data_d_3 [55]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [55])
);
defparam \u_psram_top/rd_data_d_Z[55] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[54]  (
	.D(\u_psram_top/rd_data_d_3 [54]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [54])
);
defparam \u_psram_top/rd_data_d_Z[54] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[53]  (
	.D(\u_psram_top/rd_data_d_3 [53]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [53])
);
defparam \u_psram_top/rd_data_d_Z[53] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[52]  (
	.D(\u_psram_top/rd_data_d_3 [52]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [52])
);
defparam \u_psram_top/rd_data_d_Z[52] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[51]  (
	.D(\u_psram_top/rd_data_d_3 [51]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [51])
);
defparam \u_psram_top/rd_data_d_Z[51] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[50]  (
	.D(\u_psram_top/rd_data_d_3 [50]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [50])
);
defparam \u_psram_top/rd_data_d_Z[50] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[49]  (
	.D(\u_psram_top/rd_data_d_3 [49]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [49])
);
defparam \u_psram_top/rd_data_d_Z[49] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[48]  (
	.D(\u_psram_top/rd_data_d_3 [48]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [48])
);
defparam \u_psram_top/rd_data_d_Z[48] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[47]  (
	.D(\u_psram_top/rd_data_d_3 [47]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [47])
);
defparam \u_psram_top/rd_data_d_Z[47] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[46]  (
	.D(\u_psram_top/rd_data_d_3 [46]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [46])
);
defparam \u_psram_top/rd_data_d_Z[46] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[45]  (
	.D(\u_psram_top/rd_data_d_3 [45]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [45])
);
defparam \u_psram_top/rd_data_d_Z[45] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[44]  (
	.D(\u_psram_top/rd_data_d_3 [44]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [44])
);
defparam \u_psram_top/rd_data_d_Z[44] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[43]  (
	.D(\u_psram_top/rd_data_d_3 [43]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [43])
);
defparam \u_psram_top/rd_data_d_Z[43] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[42]  (
	.D(\u_psram_top/rd_data_d_3 [42]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [42])
);
defparam \u_psram_top/rd_data_d_Z[42] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[41]  (
	.D(\u_psram_top/rd_data_d_3 [41]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [41])
);
defparam \u_psram_top/rd_data_d_Z[41] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[63]  (
	.D(\u_psram_top/rd_data_d_3 [63]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [63])
);
defparam \u_psram_top/rd_data_d_Z[63] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[62]  (
	.D(\u_psram_top/rd_data_d_3 [62]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [62])
);
defparam \u_psram_top/rd_data_d_Z[62] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[61]  (
	.D(\u_psram_top/rd_data_d_3 [61]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [61])
);
defparam \u_psram_top/rd_data_d_Z[61] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[60]  (
	.D(\u_psram_top/rd_data_d_3 [60]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [60])
);
defparam \u_psram_top/rd_data_d_Z[60] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[59]  (
	.D(\u_psram_top/rd_data_d_3 [59]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [59])
);
defparam \u_psram_top/rd_data_d_Z[59] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[58]  (
	.D(\u_psram_top/rd_data_d_3 [58]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [58])
);
defparam \u_psram_top/rd_data_d_Z[58] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[57]  (
	.D(\u_psram_top/rd_data_d_3 [57]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [57])
);
defparam \u_psram_top/rd_data_d_Z[57] .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_Z[56]  (
	.D(\u_psram_top/rd_data_d_3 [56]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/rd_data_d [56])
);
defparam \u_psram_top/rd_data_d_Z[56] .INIT=1'b0;
CLKDIV \u_psram_top/clkdiv  (
	.HCLKIN(\u_psram_top/clk_x2p ),
	.RESETN(\u_psram_top/ddr_rsti_i ),
	.CALIB(GND),
	.CLKOUT(\u_psram_top/clk_outz )
);
defparam \u_psram_top/clkdiv .GSREN="false";
defparam \u_psram_top/clkdiv .DIV_MODE="2";
DHCEN \u_psram_top/u_dqce_clk_x2p  (
	.CLKIN(memory_clk),
	.CE(\u_psram_top/stop ),
	.CLKOUT(\u_psram_top/clk_x2p )
);
DLL \u_psram_top/u_dll  (
	.CLKIN(\u_psram_top/clk_x2p ),
	.STOP(\u_psram_top/pll_lock_i ),
	.RESET(\u_psram_top/dll_rsti ),
	.UPDNCNTL(\u_psram_top/uddcntln ),
	.LOCK(\u_psram_top/dll_lock ),
	.STEP({\u_psram_top/dll_step [7:0]})
);
defparam \u_psram_top/u_dll .DIV_SEL=1'b1;
defparam \u_psram_top/u_dll .CODESCAL="101";
defparam \u_psram_top/u_dll .SCAL_EN="false";
defparam \u_psram_top/u_dll .DLL_FORCE=0;
LUT2 \u_psram_top/u_psram_wd/rd_data_valid  (
	.I0(\u_psram_top/u_psram_wd/rd_data_valid_d1 [0]),
	.I1(\u_psram_top/u_psram_wd/rd_data_valid_d1 [1]),
	.F(\u_psram_top/rd_data_valid_d0 )
);
defparam \u_psram_top/u_psram_wd/rd_data_valid .INIT=4'hE;
DFFCE \u_psram_top/u_psram_wd/step_Z[8]  (
	.D(\u_psram_top/u_psram_wd/step_s [8]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/dll_lock_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/step [8])
);
defparam \u_psram_top/u_psram_wd/step_Z[8] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/step_Z[7]  (
	.D(\u_psram_top/u_psram_wd/step_s [7]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/dll_lock_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/step [7])
);
defparam \u_psram_top/u_psram_wd/step_Z[7] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/step_Z[6]  (
	.D(\u_psram_top/u_psram_wd/step_s [6]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/dll_lock_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/step [6])
);
defparam \u_psram_top/u_psram_wd/step_Z[6] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/step_Z[5]  (
	.D(\u_psram_top/u_psram_wd/step_s [5]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/dll_lock_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/step [5])
);
defparam \u_psram_top/u_psram_wd/step_Z[5] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/step_Z[4]  (
	.D(\u_psram_top/u_psram_wd/step_s [4]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/dll_lock_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/step [4])
);
defparam \u_psram_top/u_psram_wd/step_Z[4] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/step_Z[3]  (
	.D(\u_psram_top/u_psram_wd/step_s [3]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/dll_lock_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/step [3])
);
defparam \u_psram_top/u_psram_wd/step_Z[3] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/step_Z[2]  (
	.D(\u_psram_top/u_psram_wd/step_s [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/dll_lock_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/step [2])
);
defparam \u_psram_top/u_psram_wd/step_Z[2] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/step_Z[1]  (
	.D(\u_psram_top/u_psram_wd/step_s [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/dll_lock_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/step [1])
);
defparam \u_psram_top/u_psram_wd/step_Z[1] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/step_Z[0]  (
	.D(\u_psram_top/u_psram_wd/step_s [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/dll_lock_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/step [0])
);
defparam \u_psram_top/u_psram_wd/step_Z[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/dll_lock_d0_Z  (
	.D(\u_psram_top/dll_lock ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/dll_lock_d0 )
);
defparam \u_psram_top/u_psram_wd/dll_lock_d0_Z .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/dll_lock_d_Z  (
	.D(\u_psram_top/u_psram_wd/dll_lock_d0 ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/dll_lock_d )
);
defparam \u_psram_top/u_psram_wd/dll_lock_d_Z .INIT=1'b0;
ALU \u_psram_top/u_psram_wd/step_s_0[8]  (
	.I0(\u_psram_top/u_psram_wd/step [8]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/step_cry [7]),
	.COUT(\u_psram_top/u_psram_wd/step_s_0_COUT [8]),
	.SUM(\u_psram_top/u_psram_wd/step_s [8])
);
defparam \u_psram_top/u_psram_wd/step_s_0[8] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/step_cry_0[7]  (
	.I0(\u_psram_top/u_psram_wd/step [7]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/step_cry [6]),
	.COUT(\u_psram_top/u_psram_wd/step_cry [7]),
	.SUM(\u_psram_top/u_psram_wd/step_s [7])
);
defparam \u_psram_top/u_psram_wd/step_cry_0[7] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/step_cry_0[6]  (
	.I0(\u_psram_top/u_psram_wd/step [6]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/step_cry [5]),
	.COUT(\u_psram_top/u_psram_wd/step_cry [6]),
	.SUM(\u_psram_top/u_psram_wd/step_s [6])
);
defparam \u_psram_top/u_psram_wd/step_cry_0[6] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/step_cry_0[5]  (
	.I0(\u_psram_top/u_psram_wd/step [5]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/step_cry [4]),
	.COUT(\u_psram_top/u_psram_wd/step_cry [5]),
	.SUM(\u_psram_top/u_psram_wd/step_s [5])
);
defparam \u_psram_top/u_psram_wd/step_cry_0[5] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/step_cry_0[4]  (
	.I0(\u_psram_top/u_psram_wd/step [4]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/step_cry [3]),
	.COUT(\u_psram_top/u_psram_wd/step_cry [4]),
	.SUM(\u_psram_top/u_psram_wd/step_s [4])
);
defparam \u_psram_top/u_psram_wd/step_cry_0[4] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/step_cry_0[3]  (
	.I0(\u_psram_top/u_psram_wd/step [3]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/step_cry [2]),
	.COUT(\u_psram_top/u_psram_wd/step_cry [3]),
	.SUM(\u_psram_top/u_psram_wd/step_s [3])
);
defparam \u_psram_top/u_psram_wd/step_cry_0[3] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/step_cry_0[2]  (
	.I0(\u_psram_top/u_psram_wd/step [2]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/step_cry [1]),
	.COUT(\u_psram_top/u_psram_wd/step_cry [2]),
	.SUM(\u_psram_top/u_psram_wd/step_s [2])
);
defparam \u_psram_top/u_psram_wd/step_cry_0[2] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/step_cry_0[1]  (
	.I0(\u_psram_top/u_psram_wd/step [1]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/step_cry [0]),
	.COUT(\u_psram_top/u_psram_wd/step_cry [1]),
	.SUM(\u_psram_top/u_psram_wd/step_s [1])
);
defparam \u_psram_top/u_psram_wd/step_cry_0[1] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/step_cry_0[0]  (
	.I0(\u_psram_top/u_psram_wd/step [0]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/step_scalar ),
	.COUT(\u_psram_top/u_psram_wd/step_cry [0]),
	.SUM(\u_psram_top/u_psram_wd/step_s [0])
);
defparam \u_psram_top/u_psram_wd/step_cry_0[0] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/un1_step_cry_8_0  (
	.I0(\u_psram_top/dll_step [7]),
	.I1(\u_psram_top/u_psram_wd/step [8]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/un1_step_cry_7 ),
	.COUT(\u_psram_top/u_psram_wd/step_scalar ),
	.SUM(\u_psram_top/u_psram_wd/un1_step_cry_8_0_SUM )
);
defparam \u_psram_top/u_psram_wd/un1_step_cry_8_0 .ALU_MODE=1;
ALU \u_psram_top/u_psram_wd/un1_step_cry_7_0  (
	.I0(\u_psram_top/dll_step [6]),
	.I1(\u_psram_top/u_psram_wd/step [7]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/un1_step_cry_6 ),
	.COUT(\u_psram_top/u_psram_wd/un1_step_cry_7 ),
	.SUM(\u_psram_top/u_psram_wd/un1_step_cry_7_0_SUM )
);
defparam \u_psram_top/u_psram_wd/un1_step_cry_7_0 .ALU_MODE=1;
ALU \u_psram_top/u_psram_wd/un1_step_cry_6_0  (
	.I0(\u_psram_top/dll_step [5]),
	.I1(\u_psram_top/u_psram_wd/step [6]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/un1_step_cry_5 ),
	.COUT(\u_psram_top/u_psram_wd/un1_step_cry_6 ),
	.SUM(\u_psram_top/u_psram_wd/un1_step_cry_6_0_SUM )
);
defparam \u_psram_top/u_psram_wd/un1_step_cry_6_0 .ALU_MODE=1;
ALU \u_psram_top/u_psram_wd/un1_step_cry_5_0  (
	.I0(\u_psram_top/dll_step [4]),
	.I1(\u_psram_top/u_psram_wd/step [5]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/un1_step_cry_4 ),
	.COUT(\u_psram_top/u_psram_wd/un1_step_cry_5 ),
	.SUM(\u_psram_top/u_psram_wd/un1_step_cry_5_0_SUM )
);
defparam \u_psram_top/u_psram_wd/un1_step_cry_5_0 .ALU_MODE=1;
ALU \u_psram_top/u_psram_wd/un1_step_cry_4_0  (
	.I0(\u_psram_top/dll_step [3]),
	.I1(\u_psram_top/u_psram_wd/step [4]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/un1_step_cry_3 ),
	.COUT(\u_psram_top/u_psram_wd/un1_step_cry_4 ),
	.SUM(\u_psram_top/u_psram_wd/un1_step_cry_4_0_SUM )
);
defparam \u_psram_top/u_psram_wd/un1_step_cry_4_0 .ALU_MODE=1;
ALU \u_psram_top/u_psram_wd/un1_step_cry_3_0  (
	.I0(\u_psram_top/dll_step [2]),
	.I1(\u_psram_top/u_psram_wd/step [3]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/un1_step_cry_2 ),
	.COUT(\u_psram_top/u_psram_wd/un1_step_cry_3 ),
	.SUM(\u_psram_top/u_psram_wd/un1_step_cry_3_0_SUM )
);
defparam \u_psram_top/u_psram_wd/un1_step_cry_3_0 .ALU_MODE=1;
ALU \u_psram_top/u_psram_wd/un1_step_cry_2_0  (
	.I0(\u_psram_top/dll_step [1]),
	.I1(\u_psram_top/u_psram_wd/step [2]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/un1_step_cry_1 ),
	.COUT(\u_psram_top/u_psram_wd/un1_step_cry_2 ),
	.SUM(\u_psram_top/u_psram_wd/un1_step_cry_2_0_SUM )
);
defparam \u_psram_top/u_psram_wd/un1_step_cry_2_0 .ALU_MODE=1;
ALU \u_psram_top/u_psram_wd/un1_step_cry_1_0  (
	.I0(\u_psram_top/dll_step [0]),
	.I1(\u_psram_top/u_psram_wd/step [1]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_top/u_psram_wd/un1_step_cry_1 ),
	.SUM(\u_psram_top/u_psram_wd/un1_step_cry_1_0_SUM )
);
defparam \u_psram_top/u_psram_wd/un1_step_cry_1_0 .ALU_MODE=1;
IODELAY \u_psram_top/u_psram_wd/ck_delay[0].iodelay  (
	.DI(\u_psram_top/u_psram_wd/clk_out [0]),
	.SETN(GND),
	.SDTAP(\u_psram_top/u_psram_wd/dll_lock_d ),
	.VALUE(\u_psram_top/u_psram_wd/step [0]),
	.DO(\u_psram_top/u_psram_wd/clk_out_d [0]),
	.DF(\u_psram_top/u_psram_wd/un1_iodelay )
);
defparam \u_psram_top/u_psram_wd/ck_delay[0].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/ck_delay[1].iodelay  (
	.DI(\u_psram_top/u_psram_wd/clk_out [1]),
	.SETN(GND),
	.SDTAP(\u_psram_top/u_psram_wd/dll_lock_d ),
	.VALUE(\u_psram_top/u_psram_wd/step [0]),
	.DO(\u_psram_top/u_psram_wd/clk_out_d [1]),
	.DF(\u_psram_top/u_psram_wd/un1_iodelay_0 )
);
defparam \u_psram_top/u_psram_wd/ck_delay[1].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[0].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [0]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP [0]),
	.VALUE(\u_psram_top/VALUE [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [0]),
	.DF(\u_psram_top/DF [0])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[0].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[6].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [6]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP [0]),
	.VALUE(\u_psram_top/VALUE [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [6]),
	.DF(\u_psram_top/u_psram_wd/DF_d [6])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[6].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[5].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [5]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP [0]),
	.VALUE(\u_psram_top/VALUE [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [5]),
	.DF(\u_psram_top/u_psram_wd/DF_d [5])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[5].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].genblk1[5].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [13]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP [1]),
	.VALUE(\u_psram_top/VALUE [1]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [13]),
	.DF(\u_psram_top/u_psram_wd/DF_d [13])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].genblk1[5].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[3].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [3]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP [0]),
	.VALUE(\u_psram_top/VALUE [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [3]),
	.DF(\u_psram_top/u_psram_wd/DF_d [3])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[3].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].genblk1[4].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [12]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP [1]),
	.VALUE(\u_psram_top/VALUE [1]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [12]),
	.DF(\u_psram_top/u_psram_wd/DF_d [12])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].genblk1[4].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[1].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [1]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP [0]),
	.VALUE(\u_psram_top/VALUE [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [1]),
	.DF(\u_psram_top/u_psram_wd/DF_d [1])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[1].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].genblk1[2].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [10]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP [1]),
	.VALUE(\u_psram_top/VALUE [1]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [10]),
	.DF(\u_psram_top/u_psram_wd/DF_d [10])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].genblk1[2].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].genblk1[7].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [15]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP [1]),
	.VALUE(\u_psram_top/VALUE [1]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [15]),
	.DF(\u_psram_top/u_psram_wd/DF_d [15])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].genblk1[7].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[2].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [2]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP [0]),
	.VALUE(\u_psram_top/VALUE [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [2]),
	.DF(\u_psram_top/u_psram_wd/DF_d [2])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[2].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].genblk1[3].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [11]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP [1]),
	.VALUE(\u_psram_top/VALUE [1]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [11]),
	.DF(\u_psram_top/u_psram_wd/DF_d [11])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].genblk1[3].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[7].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [7]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP [0]),
	.VALUE(\u_psram_top/VALUE [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [7]),
	.DF(\u_psram_top/u_psram_wd/DF_d [7])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[7].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].genblk1[1].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [9]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP [1]),
	.VALUE(\u_psram_top/VALUE [1]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [9]),
	.DF(\u_psram_top/u_psram_wd/DF_d [9])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].genblk1[1].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].genblk1[6].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [14]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP [1]),
	.VALUE(\u_psram_top/VALUE [1]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [14]),
	.DF(\u_psram_top/u_psram_wd/DF_d [14])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].genblk1[6].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[4].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [4]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP [0]),
	.VALUE(\u_psram_top/VALUE [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [4]),
	.DF(\u_psram_top/u_psram_wd/DF_d [4])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[4].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].genblk1[0].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [8]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP [1]),
	.VALUE(\u_psram_top/VALUE [1]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [8]),
	.DF(\u_psram_top/DF [1])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].genblk1[0].iodelay .C_STATIC_DLY=0;
INV \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_RNO  (
	.I(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_ctrl_reg ),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_ctrl_reg_i )
);
INV \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_datats_RNILV19  (
	.I(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_datats ),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_datats_i )
);
INV \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_data_ctrl_reg_RNO  (
	.I(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb5 ),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb5_i )
);
INV \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_data_ctrl_reg_RNO  (
	.I(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb4 ),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb4_i )
);
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128_cnt_11_cZ[3]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axbxc3 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_11 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128_cnt_11 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128_cnt_11_cZ[3] .INIT=4'h2;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128_cnt_11_cZ[5]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_11 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb4 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb5 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_c4 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128_cnt_11 [5])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128_cnt_11_cZ[5] .INIT=16'h1450;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/m10  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_7_0 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_8_0 ),
	.I2(\u_psram_top/u_psram_wd/wr_en ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_c1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_11 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/m10 .INIT=16'hCCCA;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/m9  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_7_0 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_8_0 ),
	.I2(\u_psram_top/u_psram_wd/wr_en ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_c1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128_cnt_11 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/m9 .INIT=16'h0035;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/tx1_u_i  (
	.I0(\u_psram_top/u_psram_wd/N_130 ),
	.I1(\u_psram_top/u_psram_wd/N_143 ),
	.I2(\u_psram_top/u_psram_wd/N_146 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_datats ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_42 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/tx1_u_i .INIT=16'hFAFE;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_1[10]  (
	.I0(\u_psram_top/u_psram_wd/N_142 ),
	.I1(\u_psram_top/u_psram_wd/N_144 ),
	.I2(\u_psram_top/u_psram_wd/d2 [2]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [14]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [10])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_1[10] .INIT=16'hECA0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/tx0_u_i  (
	.I0(\u_psram_top/u_psram_wd/N_130 ),
	.I1(\u_psram_top/u_psram_wd/N_131 ),
	.I2(\u_psram_top/u_psram_wd/N_143 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_datats ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_44 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/tx0_u_i .INIT=16'hEEFE;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_138_i_cZ  (
	.I0(\u_psram_top/u_psram_wd/wr_en_delay_all [0]),
	.I1(\u_psram_top/u_psram_wd/wr_en ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_ctrl_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_138_i )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_138_i_cZ .INIT=8'hFE;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptrlde  (
	.I0(\u_psram_top/u_psram_wd/wr_en_delay_all [0]),
	.I1(\u_psram_top/u_psram_wd/wr_en ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_ctrl_reg ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr21 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptre )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptrlde .INIT=16'hFFFE;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/m16  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_18_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb3 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb5 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_c1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un1_rd_data_ctrl_reg15 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/m16 .INIT=16'h8088;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_data_ctrl_reg_RNIGQ0N  (
	.I0(\u_psram_top/u_psram_wd/wr_en ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_ctrl_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptre )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_data_ctrl_reg_RNIGQ0N .INIT=4'hE;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/m6  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_18_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb3 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_7_0 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/m6 .INIT=8'h82;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[1]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/di0 [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_266 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[1] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[2]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/di0 [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_267 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[2] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[9]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/di1 [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_274 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [9])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[9] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[23]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/di5 [3]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_288 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [23])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[23] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[27]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/di5 [3]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_292 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [27])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[27] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[5]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/di1 [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_270 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [5])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[5] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[8]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/di1 [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_273 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [8])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[8] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[12]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/di1 [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_277 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [12])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[12] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[13]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/di1 [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_278 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [13])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[13] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[16]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/di1 [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_281 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [16])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[16] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[24]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/di0 [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_289 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [24])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[24] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[29]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/di1 [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_294 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [29])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[29] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/m15  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_148 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb5 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_c1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un1_wr_data_ctrl_reg11 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/m15 .INIT=8'h10;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr_lm_0[0]  (
	.I0(\u_psram_top/u_psram_wd/wr_en ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_s [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_lm [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr_lm_0[0] .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr_lm_0[1]  (
	.I0(\u_psram_top/u_psram_wd/wr_en ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_s [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_lm [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr_lm_0[1] .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr_lm_0[2]  (
	.I0(\u_psram_top/u_psram_wd/wr_en ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_s [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_lm [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr_lm_0[2] .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr_lm_0[3]  (
	.I0(\u_psram_top/u_psram_wd/wr_en ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_s [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_lm [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr_lm_0[3] .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr_lm_0[4]  (
	.I0(\u_psram_top/u_psram_wd/wr_en ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_s [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_lm [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr_lm_0[4] .INIT=4'h4;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/m7  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_18_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb3 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_8_0 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/m7 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[0]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/d0 [0]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[0] .INIT=16'h5404;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[4]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_269 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[4] .INIT=4'h4;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[17]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/d4 [1]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d [17]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [17])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[17] .INIT=16'h5404;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[18]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_283 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [18])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[18] .INIT=4'h4;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[19]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/d0 [3]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d [19]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [19])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[19] .INIT=16'h5404;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[20]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/d5 [0]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d [20]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [20])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[20] .INIT=16'h5404;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[22]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_287 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [22])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[22] .INIT=4'h4;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[26]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/d0 [3]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d [26]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [26])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[26] .INIT=16'h5404;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[30]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_295 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [30])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[30] .INIT=4'h4;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[3]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/d0 [3]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[3] .INIT=16'h5404;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[6]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/d1 [2]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d [6]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [6])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[6] .INIT=16'h5404;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[7]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_272 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [7])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[7] .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[11]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_276 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [11])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[11] .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[14]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_279 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [14])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[14] .INIT=4'h4;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[15]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/d0 [3]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d [15]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [15])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[15] .INIT=16'h5404;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[21]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_286 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [21])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[21] .INIT=4'h4;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[25]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/d6 [1]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d [25]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [25])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[25] .INIT=16'h5404;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[28]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_293 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [28])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[28] .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[31]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_296 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [31])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_cZ[31] .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axbxc4_cZ  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_c4 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axbxc4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axbxc4_cZ .INIT=4'h6;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr_lm_0[0]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr21 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_s [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_lm [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr_lm_0[0] .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr_lm_0[1]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr21 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_s [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_lm [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr_lm_0[1] .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr_lm_0[2]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr21 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_s [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_lm [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr_lm_0[2] .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr_lm_0[3]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr21 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_s [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_lm [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr_lm_0[3] .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr_lm_0[4]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr21 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_s [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_lm [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr_lm_0[4] .INIT=4'h4;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128.un1_rd_valid_start_pmux  (
	.I0(\u_psram_top/u_psram_wd/cats_r [45]),
	.I1(\u_psram_top/u_psram_wd/cats_r [46]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/_decfrac0 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_valid_start_pmux ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un1_rd_valid_start_pmux )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128.un1_rd_valid_start_pmux .INIT=16'hFFAC;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/m13  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb3 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb4 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_148 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/m13 .INIT=16'h7FFE;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axbxc3_cZ  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb3 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_c1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axbxc3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axbxc3_cZ .INIT=16'h78F0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_ac0_5  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb3 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_c1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_c4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_ac0_5 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr21  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr21_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [3]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr21 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr21 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[1]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/d0 [1]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep1 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [5]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_266 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[1] .INIT=16'hAC0C;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[2]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/d0 [2]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep1 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [6]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_267 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[2] .INIT=16'hAC0C;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[4]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/d1 [0]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep1 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [8]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_269 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[4] .INIT=16'hAC0C;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[9]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/d2 [1]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep2 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [13]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_274 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[9] .INIT=16'hAC0C;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[18]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/d0 [3]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep2 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [22]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_283 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[18] .INIT=16'hAC0C;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[22]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/d0 [3]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep2 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [26]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_287 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[22] .INIT=16'hAC0C;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[23]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/d5 [3]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep2 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [27]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_288 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[23] .INIT=16'hAC0C;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[27]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/d5 [3]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep2 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [31]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_292 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[27] .INIT=16'hAC0C;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[30]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/d0 [3]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep2 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [34]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_295 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[30] .INIT=16'hAC0C;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[5]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/d1 [1]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep1 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [9]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_270 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[5] .INIT=16'hAC0C;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[7]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/d0 [3]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep2 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [11]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_272 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[7] .INIT=16'hAC0C;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[8]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/d2 [0]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep2 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [12]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_273 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[8] .INIT=16'hAC0C;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[11]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/d0 [3]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep2 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [15]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_276 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[11] .INIT=16'hAC0C;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[12]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/d3 [0]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep2 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [16]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_277 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[12] .INIT=16'hAC0C;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[13]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/d3 [1]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep2 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [17]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_278 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[13] .INIT=16'hAC0C;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[14]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/d0 [3]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep2 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [18]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_279 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[14] .INIT=16'hAC0C;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[16]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/d4 [0]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep2 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [20]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_281 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[16] .INIT=16'hAC0C;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[21]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/d5 [1]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep2 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [25]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_286 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[21] .INIT=16'hAC0C;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[24]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/d6 [0]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep2 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [28]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_289 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[24] .INIT=16'hAC0C;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[28]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/d7 [0]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep2 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [32]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_293 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[28] .INIT=16'hAC0C;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[29]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/d7 [1]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep2 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [33]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_294 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[29] .INIT=16'hAC0C;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[31]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/d7 [3]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep2 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [35]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_296 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0[31] .INIT=16'hAC0C;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axbxc2_cZ  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_c1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axbxc2 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axbxc2_cZ .INIT=8'h6C;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/m3  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb4 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_18_mux )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/m3 .INIT=8'h01;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4_RNO_2  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4_RNO_2 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4_RNO_1  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4_RNO_1 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4_RNO_0  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4_RNO_0 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4_RNO  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4_RNO .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/recalib14_cZ  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/recalib14 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/recalib14_cZ .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/_decfrac0_cZ  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/_decfrac0 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/_decfrac0_cZ .INIT=4'h1;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_RNO[0]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_RNO[0] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_RNO[17]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [21]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d [17])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_RNO[17] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_RNO[19]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [23]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d [19])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_RNO[19] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_RNO[20]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [24]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d [20])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_RNO[20] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_RNO[26]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [30]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d [26])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_RNO[26] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_RNO[3]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [7]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_RNO[3] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_RNO[6]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [10]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d [6])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_RNO[6] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_RNO[15]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [19]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d [15])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_RNO[15] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_RNO[25]  (
	.I0(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [29]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d [25])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_RNO[25] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axbxc1_cZ  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_c1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axbxc1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axbxc1_cZ .INIT=4'h6;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr21_1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr21_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr21_1 .INIT=4'h8;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128.rd_valid_start_pmux  (
	.I0(\u_psram_top/u_psram_wd/cats_r [13]),
	.I1(\u_psram_top/u_psram_wd/cats_r [14]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [3]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_valid_start_pmux )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128.rd_valid_start_pmux .INIT=16'hCCCA;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_Z[4]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_s [4]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/calib [1]),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_Z[4] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_Z[3]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_s [3]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/calib [1]),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_Z[3] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_Z[2]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_s [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/calib [1]),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_Z[2] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_Z[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_s [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/calib [1]),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_Z[1] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_Z[0]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_s [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/calib [1]),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_Z[0] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr[4]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_lm [4]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptre ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr[4] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr[3]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_lm [3]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptre ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr[3] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr[2]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_lm [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptre ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr[2] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_lm [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptre ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr[1] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr[0]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_lm [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptre ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr[0] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr[4]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_lm [4]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptre ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr[4] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr[3]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_lm [3]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptre ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr[3] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr[2]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_lm [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptre ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr[2] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_lm [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptre ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr[1] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr[0]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_lm [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptre ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/recalib  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/recalib14 ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd.recalib_d [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/recalib .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_datats_Z  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_ctrl_reg ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_datats )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_datats_Z .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128cnt.byte128_cnt[4]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axbxc4 ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128cnt.byte128_cnt[4] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128cnt.byte128_cnt[3]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128_cnt_11 [3]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128cnt.byte128_cnt[3] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128cnt.byte128_cnt[2]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axbxc2 ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb2 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128cnt.byte128_cnt[2] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128cnt.byte128_cnt[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axbxc1 ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128cnt.byte128_cnt[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128cnt.byte128_cnt[0]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128_cnt_11 [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_c1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128cnt.byte128_cnt[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128cnt.byte128_cnt[5]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128_cnt_11 [5]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128cnt.byte128_cnt[5] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_data_ctrl_reg  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb4_i ),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un1_wr_data_ctrl_reg11 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_ctrl_reg )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_data_ctrl_reg .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_data_ctrl_reg  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un23_byte128_cnt_1_axb5_i ),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un1_rd_data_ctrl_reg15 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_ctrl_reg )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_data_ctrl_reg .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128.rd_data_valid_d  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_valid_start_pmux ),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un1_rd_valid_start_pmux ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/rd_data_valid_d1 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/byte128.rd_data_valid_d .INIT=1'b0;
SDPX9 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0  (
	.CLKA(\u_psram_top/clk_outz ),
	.CEA(VCC),
	.RESETA(GND),
	.WREA(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_138_i ),
	.CLKB(\u_psram_top/clk_outz ),
	.CEB(VCC),
	.RESETB(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_ctrl_reg_i ),
	.WREB(GND),
	.OCE(GND),
	.BLKSEL({GND, GND, GND}),
	.DI({\u_psram_top/wr_data_d [63], \u_psram_top/wr_data_d [47], \u_psram_top/wr_data_d [31], \u_psram_top/wr_data_d [15], \u_psram_top/wr_data_d [62], \u_psram_top/wr_data_d [46], \u_psram_top/wr_data_d [30], \u_psram_top/wr_data_d [14], \u_psram_top/wr_data_d [61], \u_psram_top/wr_data_d [45], \u_psram_top/wr_data_d [29], \u_psram_top/wr_data_d [13], \u_psram_top/wr_data_d [60], \u_psram_top/wr_data_d [44], \u_psram_top/wr_data_d [28], \u_psram_top/wr_data_d [12], \u_psram_top/wr_data_d [59], \u_psram_top/wr_data_d [43], \u_psram_top/wr_data_d [27], \u_psram_top/wr_data_d [11], \u_psram_top/wr_data_d [58], \u_psram_top/wr_data_d [42], \u_psram_top/wr_data_d [26], \u_psram_top/wr_data_d [10], \u_psram_top/wr_data_d [57], \u_psram_top/wr_data_d [41], \u_psram_top/wr_data_d [25], \u_psram_top/wr_data_d [9], \u_psram_top/wr_data_d [56], \u_psram_top/wr_data_d [40], \u_psram_top/wr_data_d [24], \u_psram_top/wr_data_d [8], \u_psram_top/un3_data_mask_d [7:4]}),
	.ADA({GND, GND, GND, GND, \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [4:0], GND, VCC, VCC, VCC, VCC}),
	.ADB({GND, GND, GND, GND, \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr [4:0], GND, GND, GND, GND, GND}),
	.DO({\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0_DO [35:0]})
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0 .READ_MODE=1'b0;
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0 .BLK_SEL=3'b000;
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0 .BIT_WIDTH_0=36;
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0 .BIT_WIDTH_1=36;
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_mask_mem_mask_0_0 .RESET_MODE="SYNC";
ALU \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr_s_0[4]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [4]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_cry [3]),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_s_0_COUT [4]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_s [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr_s_0[4] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr_cry_0[3]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [3]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_cry [2]),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_cry [3]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_s [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr_cry_0[3] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr_cry_0[2]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [2]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_cry [1]),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_cry [2]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_s [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr_cry_0[2] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr_cry_0[1]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [1]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_cry [0]),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_cry [1]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_s [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr_cry_0[1] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr_cry_0[0]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [0]),
	.I1(GND),
	.I3(GND),
	.CIN(VCC),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_cry [0]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_s [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.wr_ptr_cry_0[0] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr_s_0[4]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr [4]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_cry [3]),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_s_0_COUT [4]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_s [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr_s_0[4] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr_cry_0[3]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr [3]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_cry [2]),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_cry [3]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_s [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr_cry_0[3] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr_cry_0[2]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr [2]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_cry [1]),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_cry [2]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_s [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr_cry_0[2] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr_cry_0[1]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr [1]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_cry [0]),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_cry [1]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_s [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr_cry_0[1] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr_cry_0[0]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr [0]),
	.I1(GND),
	.I3(GND),
	.CIN(VCC),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_cry [0]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_ptr_s [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/burst128.rd_ptr_cry_0[0] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_s_0[4]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [4]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_cry [3]),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_s_0_COUT [4]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_s [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_s_0[4] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_cry_0[3]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [3]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_cry [2]),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_cry [3]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_s [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_cry_0[3] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_cry_0[2]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [2]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_cry [1]),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_cry [2]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_s [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_cry_0[2] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_cry_0[1]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [1]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_cry [0]),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_cry [1]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_s [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_cry_0[1] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_cry_0[0]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [0]),
	.I1(GND),
	.I3(GND),
	.CIN(VCC),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_cry [0]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_s [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_cry_0[0] .ALU_MODE=0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genblk1.u_ck_gen  (
	.D0(\u_psram_top/u_psram_wd/N_117_i ),
	.D1(VCC),
	.D2(\u_psram_top/u_psram_wd/N_117_i ),
	.D3(VCC),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(GND),
	.TX1(GND),
	.Q0(\u_psram_top/u_psram_wd/clk_out [1]),
	.Q1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/un1_u_ck_gen )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genblk1.u_ck_gen .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genblk1.u_ck_gen .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genblk1.u_ck_gen .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genblk1.u_ck_gen .TXCLK_POL=1'b0;
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [15]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib [1]),
	.Q0(\u_psram_top/rd_data_d0 [63]),
	.Q1(\u_psram_top/rd_data_d0 [47]),
	.Q2(\u_psram_top/rd_data_d0 [31]),
	.Q3(\u_psram_top/rd_data_d0 [15])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [13]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib [1]),
	.Q0(\u_psram_top/rd_data_d0 [61]),
	.Q1(\u_psram_top/rd_data_d0 [45]),
	.Q2(\u_psram_top/rd_data_d0 [29]),
	.Q3(\u_psram_top/rd_data_d0 [13])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [9]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib [1]),
	.Q0(\u_psram_top/rd_data_d0 [57]),
	.Q1(\u_psram_top/rd_data_d0 [41]),
	.Q2(\u_psram_top/rd_data_d0 [25]),
	.Q3(\u_psram_top/rd_data_d0 [9])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [12]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib [1]),
	.Q0(\u_psram_top/rd_data_d0 [60]),
	.Q1(\u_psram_top/rd_data_d0 [44]),
	.Q2(\u_psram_top/rd_data_d0 [28]),
	.Q3(\u_psram_top/rd_data_d0 [12])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [11]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib [1]),
	.Q0(\u_psram_top/rd_data_d0 [59]),
	.Q1(\u_psram_top/rd_data_d0 [43]),
	.Q2(\u_psram_top/rd_data_d0 [27]),
	.Q3(\u_psram_top/rd_data_d0 [11])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [10]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib [1]),
	.Q0(\u_psram_top/rd_data_d0 [58]),
	.Q1(\u_psram_top/rd_data_d0 [42]),
	.Q2(\u_psram_top/rd_data_d0 [26]),
	.Q3(\u_psram_top/rd_data_d0 [10])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [8]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib [1]),
	.Q0(\u_psram_top/rd_data_d0 [56]),
	.Q1(\u_psram_top/rd_data_d0 [40]),
	.Q2(\u_psram_top/rd_data_d0 [24]),
	.Q3(\u_psram_top/rd_data_d0 [8])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [14]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib [1]),
	.Q0(\u_psram_top/rd_data_d0 [62]),
	.Q1(\u_psram_top/rd_data_d0 [46]),
	.Q2(\u_psram_top/rd_data_d0 [30]),
	.Q3(\u_psram_top/rd_data_d0 [14])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4 .LSREN="true";
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [7]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [6]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [5]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [4]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_44 ),
	.TX1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_42 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [9]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [9])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [15]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [14]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [13]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [12]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_44 ),
	.TX1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_42 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [11]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [11])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [11]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [10]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [9]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [8]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_44 ),
	.TX1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_42 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [10]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [10])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [23]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [22]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [21]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [20]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_44 ),
	.TX1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_42 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [13]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [13])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [19]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [18]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [17]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [16]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_44 ),
	.TX1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_42 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [12]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [12])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [31]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [30]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [29]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [28]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_44 ),
	.TX1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_42 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [15]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [15])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [3]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [2]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [1]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [0]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_44 ),
	.TX1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_42 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [8]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [8])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [27]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [26]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [25]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [24]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_44 ),
	.TX1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/N_42 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [14]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [14])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4  (
	.D0(\u_psram_top/u_psram_wd/cs_d1_i ),
	.D1(\u_psram_top/u_psram_wd/cs_d0_i_a2 ),
	.D2(\u_psram_top/u_psram_wd/cs_d0_i_a2 ),
	.D3(\u_psram_top/u_psram_wd/cs_d0_i_a2 ),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(GND),
	.TX1(GND),
	.Q0(\u_psram_top/u_psram_wd/wr_cs [1]),
	.Q1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4_Q1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d [3]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d [2]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d [1]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d [0]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_datats_i ),
	.TX1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_datats_i ),
	.Q0(\u_psram_top/u_psram_wd/out_rwds [1]),
	.Q1(\u_psram_top/u_psram_wd/rwds_ts [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4 .TXCLK_POL=1'b0;
INV \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_RNO  (
	.I(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_i )
);
INV \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats_RNIK7D8  (
	.I(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats ),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats_i )
);
INV \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_data_ctrl_reg_RNO  (
	.I(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb5 ),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb5_i )
);
INV \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_data_ctrl_reg_RNO  (
	.I(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb4 ),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb4_i )
);
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128_cnt_5_cZ[3]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axbxc3 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_15 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128_cnt_5 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128_cnt_5_cZ[3] .INIT=4'h2;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128_cnt_5_cZ[5]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_15 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb4 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb5 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_c4 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128_cnt_5 [5])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128_cnt_5_cZ[5] .INIT=16'h1450;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_117_i  (
	.I0(\u_psram_top/m66 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_i_a2_0 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d06 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [41]),
	.F(\u_psram_top/u_psram_wd/N_117_i )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_117_i .INIT=16'hFFFB;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/m14  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_11_0 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_27_mux ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb5 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_c1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_15 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/m14 .INIT=16'hA0AC;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/m12  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_11_0 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_27_mux ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb5 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_c1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128_cnt_5 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/m12 .INIT=16'h0053;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tx1_u_i  (
	.I0(\u_psram_top/u_psram_wd/N_130 ),
	.I1(\u_psram_top/u_psram_wd/N_143 ),
	.I2(\u_psram_top/u_psram_wd/N_146 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_19 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tx1_u_i .INIT=16'hFAFE;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_1[6]  (
	.I0(\u_psram_top/u_psram_wd/N_142 ),
	.I1(\u_psram_top/u_psram_wd/N_144 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [10]),
	.I3(\u_psram_top/u_psram_wd/d1 [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [6])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_1[6] .INIT=16'hEAC0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_1[21]  (
	.I0(\u_psram_top/u_psram_wd/N_142 ),
	.I1(\u_psram_top/u_psram_wd/N_144 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [25]),
	.I3(\u_psram_top/u_psram_wd/d5 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [21])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_1[21] .INIT=16'hEAC0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_1[25]  (
	.I0(\u_psram_top/u_psram_wd/N_142 ),
	.I1(\u_psram_top/u_psram_wd/N_144 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [29]),
	.I3(\u_psram_top/u_psram_wd/d6 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [25])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_1[25] .INIT=16'hEAC0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_1[28]  (
	.I0(\u_psram_top/u_psram_wd/N_142 ),
	.I1(\u_psram_top/u_psram_wd/N_144 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [32]),
	.I3(\u_psram_top/u_psram_wd/d7 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [28])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_1[28] .INIT=16'hEAC0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tx0_u_i  (
	.I0(\u_psram_top/u_psram_wd/N_130 ),
	.I1(\u_psram_top/u_psram_wd/N_131 ),
	.I2(\u_psram_top/u_psram_wd/N_143 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_21 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tx0_u_i .INIT=16'hEEFE;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_1[13]  (
	.I0(\u_psram_top/u_psram_wd/N_144 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [17]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_1_0 [13]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [13])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_1[13] .INIT=8'hF8;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_i_a2_cZ  (
	.I0(\u_psram_top/m66 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_i_a2_0 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d06 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [41]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_i_a2 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_i_a2_cZ .INIT=16'h0004;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tx0_u_i_a2_0  (
	.I0(\u_psram_top/u_psram_wd/N_142 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_4_i_a2_0 [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats [3]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [3]),
	.F(\u_psram_top/u_psram_wd/N_131 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tx0_u_i_a2_0 .INIT=16'h0008;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_1_0_cZ[13]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/d3 [1]),
	.I2(\u_psram_top/u_psram_wd/di1 [1]),
	.I3(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_1_0 [13])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_1_0_cZ[13] .INIT=16'hA0E4;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_118_i_cZ  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_all [0]),
	.I2(\u_psram_top/u_psram_wd/wr_en ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_118_i )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_118_i_cZ .INIT=8'hFE;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptrlde  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr8 ),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_all [0]),
	.I3(\u_psram_top/u_psram_wd/wr_en ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptre )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptrlde .INIT=16'hFFFE;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/m20  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_11_0 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb5 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_c1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_rd_data_ctrl_reg5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/m20 .INIT=8'h8A;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_1_a2_2[28]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_fast ),
	.F(\u_psram_top/u_psram_wd/N_144 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_1_a2_2[28] .INIT=8'h40;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_data_ctrl_reg_RNIFIJM  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/wr_en ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptre )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_data_ctrl_reg_RNIFIJM .INIT=4'hE;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_33_i_cZ  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_4_i_a2_0 [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d06 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d [2]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_33_i )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_33_i_cZ .INIT=16'hDC10;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_29_i_cZ  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_4_i_a2_0 [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d06 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d [2]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_29_i )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_29_i_cZ .INIT=16'hDC10;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_27_i_cZ  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_4_i_a2_0 [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d06 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d [2]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_27_i )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_27_i_cZ .INIT=16'hDC10;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[1]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_272 ),
	.I2(\u_psram_top/u_psram_wd/di0 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[1] .INIT=8'hE4;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[5]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_276 ),
	.I2(\u_psram_top/u_psram_wd/di1 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [5])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[5] .INIT=8'hE4;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[2]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_273 ),
	.I2(\u_psram_top/u_psram_wd/di0 [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[2] .INIT=8'hE4;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[8]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_279 ),
	.I2(\u_psram_top/u_psram_wd/di1 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [8])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[8] .INIT=8'hE4;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[16]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_287 ),
	.I2(\u_psram_top/u_psram_wd/di1 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [16])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[16] .INIT=8'hE4;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[24]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_295 ),
	.I2(\u_psram_top/u_psram_wd/di0 [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [24])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[24] .INIT=8'hE4;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[23]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_294 ),
	.I2(\u_psram_top/u_psram_wd/di5 [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [23])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[23] .INIT=8'hE4;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[27]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_298 ),
	.I2(\u_psram_top/u_psram_wd/di5 [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [27])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[27] .INIT=8'hE4;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[9]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_280 ),
	.I2(\u_psram_top/u_psram_wd/di1 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [9])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[9] .INIT=8'hE4;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[12]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_283 ),
	.I2(\u_psram_top/u_psram_wd/di1 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [12])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[12] .INIT=8'hE4;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[29]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_300 ),
	.I2(\u_psram_top/u_psram_wd/di1 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [29])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[29] .INIT=8'hE4;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/m19  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_18 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb5 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_c1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_wr_data_ctrl_reg3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/m19 .INIT=8'h10;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/m7  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/m6_e_0 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb3 ),
	.I3(\u_psram_top/u_psram_wd/wr_en ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_27_mux )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/m7 .INIT=16'h0002;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr_lm_0[0]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_s [0]),
	.I1(\u_psram_top/u_psram_wd/wr_en ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_lm [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr_lm_0[0] .INIT=4'h2;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr_lm_0[1]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_s [1]),
	.I1(\u_psram_top/u_psram_wd/wr_en ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_lm [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr_lm_0[1] .INIT=4'h2;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr_lm_0[2]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_s [2]),
	.I1(\u_psram_top/u_psram_wd/wr_en ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_lm [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr_lm_0[2] .INIT=4'h2;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr_lm_0[3]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_s [3]),
	.I1(\u_psram_top/u_psram_wd/wr_en ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_lm [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr_lm_0[3] .INIT=4'h2;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr_lm_0[4]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_s [4]),
	.I1(\u_psram_top/u_psram_wd/wr_en ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_lm [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr_lm_0[4] .INIT=4'h2;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_i  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_119_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqts_d [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [3]),
	.F(\u_psram_top/u_psram_wd/cs_d1_i )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_i .INIT=16'h0002;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_13_i_cZ  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_4_i_a2_0 [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d06 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_13_i )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_13_i_cZ .INIT=8'h10;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[0]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d [0]),
	.I2(\u_psram_top/u_psram_wd/d0 [0]),
	.I3(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[0] .INIT=16'h4450;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[11]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_282 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [11])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[11] .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[15]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_286 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [15])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[15] .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[20]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_291 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [20])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[20] .INIT=4'h4;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[3]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d [3]),
	.I2(\u_psram_top/u_psram_wd/d0 [3]),
	.I3(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[3] .INIT=16'h4450;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[4]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d [4]),
	.I2(\u_psram_top/u_psram_wd/d1 [0]),
	.I3(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[4] .INIT=16'h4450;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[7]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d [7]),
	.I2(\u_psram_top/u_psram_wd/d0 [3]),
	.I3(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [7])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[7] .INIT=16'h4450;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[10]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d [10]),
	.I2(\u_psram_top/u_psram_wd/d2 [2]),
	.I3(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [10])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[10] .INIT=16'h4450;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[14]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_285 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [14])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[14] .INIT=4'h4;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[17]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d [17]),
	.I2(\u_psram_top/u_psram_wd/d4 [1]),
	.I3(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [17])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[17] .INIT=16'h4450;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[18]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d [18]),
	.I2(\u_psram_top/u_psram_wd/d0 [3]),
	.I3(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [18])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[18] .INIT=16'h4450;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[19]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_290 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [19])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[19] .INIT=4'h4;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[22]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d [22]),
	.I2(\u_psram_top/u_psram_wd/d0 [3]),
	.I3(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [22])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[22] .INIT=16'h4450;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[26]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d [26]),
	.I2(\u_psram_top/u_psram_wd/d0 [3]),
	.I3(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [26])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[26] .INIT=16'h4450;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[30]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d [30]),
	.I2(\u_psram_top/u_psram_wd/d0 [3]),
	.I3(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [30])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[30] .INIT=16'h4450;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[31]  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_302 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [31])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_cZ[31] .INIT=4'h4;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tx1_u_i_a2_0  (
	.I0(\u_psram_top/N_91 ),
	.I1(\u_psram_top/u_psram_init.timer_cnt [6]),
	.I2(\u_psram_top/u_psram_init.timer_cnt [7]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_fast ),
	.F(\u_psram_top/u_psram_wd/N_143 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tx1_u_i_a2_0 .INIT=16'hFE00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_1_a2_1[28]  (
	.I0(\u_psram_top/N_91 ),
	.I1(\u_psram_top/u_psram_init.timer_cnt [6]),
	.I2(\u_psram_top/u_psram_init.timer_cnt [7]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_fast ),
	.F(\u_psram_top/u_psram_wd/N_142 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_1_a2_1[28] .INIT=16'h00FE;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axbxc4_cZ  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_c4 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axbxc4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axbxc4_cZ .INIT=4'h6;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tx0_u_i_a2  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/di5 [3]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqts_d [2]),
	.F(\u_psram_top/u_psram_wd/N_130 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tx0_u_i_a2 .INIT=8'h02;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr_lm_0[0]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr8 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_s [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_lm [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr_lm_0[0] .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr_lm_0[1]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr8 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_s [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_lm [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr_lm_0[1] .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr_lm_0[2]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr8 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_s [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_lm [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr_lm_0[2] .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr_lm_0[3]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr8 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_s [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_lm [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr_lm_0[3] .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr_lm_0[4]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr8 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_s [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_lm [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr_lm_0[4] .INIT=4'h4;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128.un1_rd_valid_start_pmux  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/_decfrac0 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_valid_start_pmux ),
	.I2(\u_psram_top/u_psram_wd/cats_r [45]),
	.I3(\u_psram_top/u_psram_wd/cats_r [46]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_rd_valid_start_pmux )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128.un1_rd_valid_start_pmux .INIT=16'hFDEC;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/m21  (
	.I0(cmd),
	.I1(\u_psram_top/cmd_calib ),
	.I2(\u_psram_top/cmd_en_d ),
	.I3(\u_psram_top/init_calib_d1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/m21 .INIT=16'h5030;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/m17  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb3 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb4 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_18 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/m17 .INIT=16'h7FFE;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/m3  (
	.I0(cmd),
	.I1(\u_psram_top/cmd_calib ),
	.I2(\u_psram_top/cmd_en_d ),
	.I3(\u_psram_top/init_calib_d1 ),
	.F(\u_psram_top/u_psram_wd/wr_en )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/m3 .INIT=16'hA0C0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_4_i_m2[3]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_4_i_a2_0 [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d06 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d [3]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_54 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_4_i_m2[3] .INIT=16'hDC10;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_4_i_m2[3]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_4_i_a2_0 [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d06 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d [3]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_53 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_4_i_m2[3] .INIT=16'hDC10;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_fixed_128cs.rd_en_delay_all_4_i  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [6]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [44]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [6]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [44]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_delay_all_4_i )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_fixed_128cs.rd_en_delay_all_4_i .INIT=16'hFFFE;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cats_r_2_i_cZ  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [41]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_all [0]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [41]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cats_r_2_i )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cats_r_2_i_cZ .INIT=16'hFFFE;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cats_r_3_i_cZ  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [40]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_all [0]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [40]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cats_r_3_i )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cats_r_3_i_cZ .INIT=16'hFFFE;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/m10  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb3 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb4 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_11_0 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/m10 .INIT=16'h0010;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_4_u_0[1]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_136 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi8 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_4 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_4_u_0[1] .INIT=4'hE;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axbxc3_cZ  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb3 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_c1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axbxc3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axbxc3_cZ .INIT=16'h78F0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_ac0_5  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb3 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_c1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_c4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_ac0_5 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr8  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr8_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [3]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr8 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[1]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [5]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I2(\u_psram_top/u_psram_wd/d0 [1]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_fast ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_272 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[1] .INIT=16'h88F0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[5]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [9]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I2(\u_psram_top/u_psram_wd/d1 [1]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_fast ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_276 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[5] .INIT=16'h88F0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[2]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [6]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I2(\u_psram_top/u_psram_wd/d0 [2]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_fast ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_273 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[2] .INIT=16'h88F0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[8]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [12]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I2(\u_psram_top/u_psram_wd/d2 [0]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_fast ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_279 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[8] .INIT=16'h88F0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[16]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [20]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I2(\u_psram_top/u_psram_wd/d4 [0]),
	.I3(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_287 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[16] .INIT=16'h88F0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[24]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [28]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I2(\u_psram_top/u_psram_wd/d6 [0]),
	.I3(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_295 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[24] .INIT=16'h88F0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[11]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [15]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I2(\u_psram_top/u_psram_wd/d0 [3]),
	.I3(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_282 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[11] .INIT=16'h88F0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[15]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [19]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I2(\u_psram_top/u_psram_wd/d0 [3]),
	.I3(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_286 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[15] .INIT=16'h88F0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[20]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [24]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I2(\u_psram_top/u_psram_wd/d5 [0]),
	.I3(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_291 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[20] .INIT=16'h88F0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[23]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [27]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I2(\u_psram_top/u_psram_wd/d5 [3]),
	.I3(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_294 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[23] .INIT=16'h88F0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[27]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [31]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I2(\u_psram_top/u_psram_wd/d5 [3]),
	.I3(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_298 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[27] .INIT=16'h88F0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[9]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [13]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I2(\u_psram_top/u_psram_wd/d2 [1]),
	.I3(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_280 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[9] .INIT=16'h88F0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[12]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [16]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I2(\u_psram_top/u_psram_wd/d3 [0]),
	.I3(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_283 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[12] .INIT=16'h88F0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[14]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [18]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I2(\u_psram_top/u_psram_wd/d0 [3]),
	.I3(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_285 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[14] .INIT=16'h88F0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[19]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [23]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I2(\u_psram_top/u_psram_wd/d0 [3]),
	.I3(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_290 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[19] .INIT=16'h88F0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[29]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [33]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I2(\u_psram_top/u_psram_wd/d7 [1]),
	.I3(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_300 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[29] .INIT=16'h88F0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[31]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [35]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.I2(\u_psram_top/u_psram_wd/d7 [3]),
	.I3(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_302 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_0[31] .INIT=16'h88F0;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_reg_RNO  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [6]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [6]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_delay_all_4_2_i )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_reg_RNO .INIT=4'hE;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_RNIHHMI[0]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [0]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_all [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cats_r_2_2_i )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_RNIHHMI[0] .INIT=4'hE;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_RNO[1]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d06 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q12 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_4 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_RNO[1] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_RNO[0]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d06 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q12 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_4 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_RNO[0] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_RNO[1]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d06 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q11 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_4 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_RNO[1] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_RNO[0]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d06 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q11 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_4 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_RNO[0] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_RNO[1]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d06 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_4 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_RNO[1] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_RNO[0]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d06 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_4 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_RNO[0] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_RNO[1]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d06 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q14 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_4 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_RNO[1] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_RNO[0]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d06 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q14 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_4 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_RNO[0] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_RNO[1]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d06 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q13 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_4 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_RNO[1] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_RNO[0]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d06 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q13 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_4 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_RNO[0] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_RNO[1]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d06 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q10 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_4 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_RNO[1] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_RNO[0]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d06 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q10 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_4 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_RNO[0] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_RNO[1]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d06 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_4 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_RNO[1] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_RNO[0]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d06 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_4 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_RNO[0] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_RNO[1]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d06 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_4 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_RNO[1] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_RNO[0]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d06 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_4 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_RNO[0] .INIT=4'h8;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di2_4[0]  (
	.I0(\u_psram_top/u_psram_wd/di5 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi8 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_136 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di2_4[0] .INIT=8'h08;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_4_cZ[2]  (
	.I0(\u_psram_top/u_psram_wd/di5 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi8 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_4 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_4_cZ[2] .INIT=8'h08;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axbxc2_cZ  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_c1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axbxc2 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axbxc2_cZ .INIT=8'h6C;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4_RNO_2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [0]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4_RNO_2 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4_RNO_1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [1]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4_RNO_1 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4_RNO_0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [2]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4_RNO_0 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4_RNO  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [3]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4_RNO .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_4_i_a2_0_cZ[2]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_4_i_a2_0 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_4_i_a2_0_cZ[2] .INIT=4'h1;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_RNIFEDC[1]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d06 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_RNIFEDC[1] .INIT=4'hE;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/recalib5_cZ  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/recalib5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/recalib5_cZ .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/_decfrac0_cZ  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/_decfrac0 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/_decfrac0_cZ .INIT=4'h1;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_i_a2_1  (
	.I0(\u_psram_top/u_psram_wd/di5 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi8 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_119_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_i_a2_1 .INIT=4'h1;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_RNO[0]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [4]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_RNO[0] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_RNO[3]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [7]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_RNO[3] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_RNO[4]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [8]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_RNO[4] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_RNO[7]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [11]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d [7])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_RNO[7] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_RNO[10]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [14]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d [10])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_RNO[10] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_RNO[17]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [21]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d [17])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_RNO[17] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_RNO[18]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [22]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d [18])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_RNO[18] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_RNO[22]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [26]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d [22])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_RNO[22] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_RNO[26]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [30]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d [26])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_RNO[26] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_RNO[30]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [34]),
	.I1(\u_psram_top/u_psram_wd/data_mask_d_rst ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d [30])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_RNO[30] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axbxc1_cZ  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_c1 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axbxc1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axbxc1_cZ .INIT=4'h6;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/m7_RNO  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb4 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/m6_e_0 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/m7_RNO .INIT=4'h1;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr8_1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr8_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr8_1 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_i_a2_0_cZ  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [41]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi8 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_i_a2_0 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_i_a2_0_cZ .INIT=4'h1;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_reg_fast_RNO  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [6]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [6]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_delay_all_4_2_i_fast )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_reg_fast_RNO .INIT=4'hE;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_reg_rep1_RNO  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [6]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [6]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_delay_all_4_2_i_rep1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_reg_rep1_RNO .INIT=4'hE;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_reg_rep2_RNO  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [6]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [6]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_delay_all_4_2_i_rep2 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_reg_rep2_RNO .INIT=4'hE;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tx0_u_i_a2_1  (
	.I0(\u_psram_top/N_91_mux ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [2]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_fast ),
	.F(\u_psram_top/u_psram_wd/N_146 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tx0_u_i_a2_1 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128.rd_valid_start_pmux  (
	.I0(\u_psram_top/u_psram_wd/cats_r [13]),
	.I1(\u_psram_top/u_psram_wd/cats_r [14]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_valid_start_pmux )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128.rd_valid_start_pmux .INIT=16'hCCCA;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_i_a2  (
	.I0(\u_psram_top/u_psram_wd/di5 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqts_d [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi8 [1]),
	.F(\u_psram_top/u_psram_wd/cs_d0_i_a2 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_i_a2 .INIT=16'h0001;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_reg_rep2  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_delay_all_4_2_i_rep2 ),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_delay_all_4_i ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep2 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_reg_rep2 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_reg_rep1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_delay_all_4_2_i_rep1 ),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_delay_all_4_i ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/wr_en_delay_reg_rep1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_reg_rep1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_reg_fast  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_delay_all_4_2_i_fast ),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_delay_all_4_i ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_fast )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_reg_fast .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_Z[4]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_s [4]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/calib [0]),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_Z[4] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_Z[3]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_s [3]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/calib [0]),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_Z[3] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_Z[2]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_s [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/calib [0]),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_Z[2] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_Z[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_s [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/calib [0]),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_Z[1] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_Z[0]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_s [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/calib [0]),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_Z[0] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr[4]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_lm [4]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptre ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr[4] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr[3]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_lm [3]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptre ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr[3] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr[2]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_lm [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptre ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr[2] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_lm [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptre ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr[1] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr[0]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_lm [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptre ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr[0] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr[4]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_lm [4]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptre ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr[4] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr[3]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_lm [3]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptre ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr[3] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr[2]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_lm [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptre ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr[2] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_lm [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptre ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr[1] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr[0]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_lm [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptre ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_Z[3]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [63]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_Z[3] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_Z[2]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [18]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_Z[2] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_Z[2]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [17]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_Z[2] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_Z[2]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [16]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_Z[2] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/recalib  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/recalib5 ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd.recalib_d [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/recalib .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats_Z  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats_Z .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi8_Z[1]  (
	.D(\u_psram_top/m66 ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi8 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi8_Z[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.data_mask_d_rst  (
	.D(VCC),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_mask_d_rst )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.data_mask_d_rst .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_Z[2]  (
	.D(\u_psram_top/out_dq [6]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_Z[2] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_Z[1]  (
	.D(\u_psram_top/out_dq [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_Z[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7[3]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_53 ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d7 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7[3] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_4 [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d7 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7[0]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_4 [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d7 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_Z[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_4 [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d6 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_Z[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_Z[0]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_4 [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d6 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_Z[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5[3]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_13_i ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d5 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5[3] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_4 [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d5 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5[0]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_4 [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d5 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_Z[2]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0 [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_Z[2] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_Z[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0 [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_Z[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_Z[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_4 [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d4 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_Z[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_Z[0]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_4 [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d4 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_Z[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_Z[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_4 [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d3 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_Z[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_Z[0]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_4 [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d3 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_Z[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128cnt.byte128_cnt[5]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128_cnt_5 [5]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128cnt.byte128_cnt[5] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128cnt.byte128_cnt[4]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axbxc4 ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128cnt.byte128_cnt[4] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128cnt.byte128_cnt[3]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128_cnt_5 [3]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128cnt.byte128_cnt[3] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128cnt.byte128_cnt[2]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axbxc2 ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb2 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128cnt.byte128_cnt[2] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128cnt.byte128_cnt[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axbxc1 ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128cnt.byte128_cnt[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128cnt.byte128_cnt[0]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128_cnt_5 [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_c1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128cnt.byte128_cnt[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di1[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_136 ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/di1 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di1[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_Z[2]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_4 [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/di0 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_Z[2] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_Z[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_4 [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/di0 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_Z[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_Z[2]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_27_i ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d2 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_Z[2] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_Z[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_4 [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d2 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_Z[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_Z[0]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_4 [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d2 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_Z[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_Z[2]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_29_i ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d1 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_Z[2] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_Z[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_4 [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d1 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_Z[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_Z[0]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_4 [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d1 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_Z[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_Z[3]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_54 ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d0 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_Z[3] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_Z[2]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_33_i ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d0 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_Z[2] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_Z[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_4 [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d0 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_Z[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_Z[0]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_4 [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d0 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_Z[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_Z[3]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_Z[3] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_Z[2]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_Z[2] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_Z[1]  (
	.D(\u_psram_top/u_psram_wd/wr_en_delay_all [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_Z[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d_Z[2]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2 [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d_Z[2] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all_Z[3]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqts_d [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all_Z[3] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di5[3]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi8 [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/di5 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di5[3] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[12]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [11]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [12])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[12] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[11]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [10]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [11])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[11] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[10]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [9]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [10])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[10] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[9]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [8]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [9])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[9] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[8]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [7]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [8])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[8] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[7]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [6]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [7])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[7] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[6]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [5]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [6])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[6] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[5]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [4]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [5])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[5] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[4]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats [3]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[4] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[0]  (
	.D(\u_psram_top/u_psram_wd/wr_en ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/wr_en_delay_all [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqts_d_Z[2]  (
	.D(\u_psram_top/u_psram_wd/di5 [3]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqts_d [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqts_d_Z[2] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[27]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [26]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [27])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[27] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[26]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [25]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [26])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[26] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[25]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [24]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [25])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[25] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[24]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [23]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [24])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[24] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[23]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [22]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [23])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[23] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[22]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [21]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [22])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[22] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[21]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [20]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [21])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[21] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[20]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [19]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [20])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[20] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[19]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [18]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [19])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[19] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[18]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [17]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [18])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[18] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[17]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [16]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [17])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[17] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[16]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [15]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [16])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[16] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[15]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [14]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [15])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[15] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[14]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [13]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [14])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[14] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[13]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [12]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [13])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[13] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[42]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [41]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [42])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[42] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[41]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [40]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [41])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[41] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[40]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [39]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [40])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[40] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[39]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [38]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [39])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[39] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[38]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [37]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [38])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[38] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[37]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [36]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [37])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[37] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[36]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [35]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [36])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[36] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[35]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [34]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [35])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[35] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[34]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [33]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [34])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[34] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[33]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [32]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [33])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[33] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[32]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [31]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [32])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[32] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[31]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [30]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [31])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[31] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[30]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [29]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [30])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[30] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[29]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [28]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [29])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[29] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[28]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [27]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [28])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[28] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[12]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [11]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [12])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[12] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[11]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [10]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [11])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[11] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[10]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [9]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [10])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[10] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[9]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [8]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [9])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[9] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[8]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [7]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [8])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[8] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[7]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [6]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [7])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[7] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[6]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [5]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [6])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[6] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[5]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [4]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [5])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[5] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[4]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [3]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[4] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[3]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[3] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[2]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[2] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[0]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[44]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [43]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [44])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[44] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[43]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [42]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all [43])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_all[43] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[27]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [26]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [27])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[27] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[26]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [25]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [26])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[26] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[25]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [24]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [25])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[25] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[24]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [23]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [24])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[24] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[23]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [22]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [23])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[23] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[22]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [21]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [22])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[22] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[21]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [20]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [21])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[21] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[20]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [19]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [20])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[20] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[19]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [18]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [19])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[19] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[18]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [17]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [18])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[18] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[17]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [16]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [17])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[17] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[16]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [15]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [16])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[16] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[15]  (
	.D(\u_psram_top/u_psram_wd/cats_r [14]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [15])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[15] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r[14]  (
	.D(\u_psram_top/u_psram_wd/cats_r [13]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/cats_r [14])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r[14] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r[13]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [12]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/cats_r [13])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r[13] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[42]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [41]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [42])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[42] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[41]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [40]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [41])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[41] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[40]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [39]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [40])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[40] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[39]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [38]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [39])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[39] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[38]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [37]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [38])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[38] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[37]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [36]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [37])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[37] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[36]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [35]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [36])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[36] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[35]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [34]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [35])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[35] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[34]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [33]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [34])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[34] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[33]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [32]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [33])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[33] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[32]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [31]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [32])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[32] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[31]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [30]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [31])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[31] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[30]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [29]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [30])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[30] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[29]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [28]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [29])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[29] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[28]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [27]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [28])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[28] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_Z[0]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [39]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_Z[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q14_Z[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [46]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q14 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q14_Z[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q14_Z[0]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [38]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q14 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q14_Z[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_Z[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [45]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q13 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_Z[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_Z[0]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [37]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q13 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_Z[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_Z[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [44]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q12 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_Z[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_Z[0]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [36]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q12 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_Z[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_Z[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [43]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q11 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_Z[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_Z[0]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [35]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q11 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_Z[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_Z[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [42]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q10 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_Z[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_Z[0]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [34]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q10 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_Z[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r[46]  (
	.D(\u_psram_top/u_psram_wd/cats_r [45]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/cats_r [46])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r[46] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r[45]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [44]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/cats_r [45])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r[45] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[44]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [43]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [44])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[44] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[43]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [42]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r [43])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_Z[43] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d_Z[2]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1 [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d_Z[2] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_Z[3]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [3]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_Z[3] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_Z[2]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0 [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_Z[2] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_Z[3]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [19]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_Z[3] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_Z[2]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [48]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_Z[2] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_Z[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [40]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_Z[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_Z[0]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [32]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_Z[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_Z[2]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [49]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_Z[2] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_Z[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [41]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_Z[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_Z[0]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [33]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_Z[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_Z[1]  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [47]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_Z[1] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[49]  (
	.D(\u_psram_top/addr_d [20]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/cmd_en_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [49])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[49] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[48]  (
	.D(\u_psram_top/addr_d [19]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/cmd_en_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [48])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[48] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[47]  (
	.D(\u_psram_top/addr_d [18]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/cmd_en_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [47])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[47] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[46]  (
	.D(\u_psram_top/addr_d [17]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/cmd_en_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [46])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[46] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[45]  (
	.D(\u_psram_top/addr_d [16]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/cmd_en_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [45])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[45] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[44]  (
	.D(\u_psram_top/addr_d [15]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/cmd_en_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [44])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[44] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[43]  (
	.D(\u_psram_top/addr_d [14]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/cmd_en_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [43])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[43] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[42]  (
	.D(\u_psram_top/addr_d [13]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/cmd_en_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [42])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[42] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[41]  (
	.D(\u_psram_top/addr_d [12]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/cmd_en_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [41])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[41] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[40]  (
	.D(\u_psram_top/addr_d [11]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/cmd_en_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [40])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[40] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[39]  (
	.D(\u_psram_top/addr_d [10]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/cmd_en_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [39])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[39] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[38]  (
	.D(\u_psram_top/addr_d [9]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/cmd_en_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [38])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[38] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[37]  (
	.D(\u_psram_top/addr_d [8]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/cmd_en_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [37])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[37] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[36]  (
	.D(\u_psram_top/addr_d [7]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/cmd_en_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [36])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[36] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[35]  (
	.D(\u_psram_top/addr_d [6]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/cmd_en_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [35])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[35] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[34]  (
	.D(\u_psram_top/addr_d [5]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/cmd_en_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [34])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[34] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[33]  (
	.D(\u_psram_top/addr_d [4]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/cmd_en_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [33])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[33] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[32]  (
	.D(\u_psram_top/addr_d [3]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/cmd_en_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [32])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[32] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[19]  (
	.D(VCC),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/cmd_en_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [19])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[19] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[18]  (
	.D(\u_psram_top/addr_d [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/cmd_en_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [18])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[18] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[17]  (
	.D(\u_psram_top/addr_d [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/cmd_en_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [17])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[17] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[16]  (
	.D(\u_psram_top/addr_d [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/cmd_en_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [16])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[16] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[63]  (
	.D(\u_psram_top/cmd_d_i ),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/cmd_en_d ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [63])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_Z[63] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.cs_d0_reg  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cats_r_2_2_i ),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cats_r_3_i ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.cs_d0_reg .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.cs_d1_reg  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cats_r_2_2_i ),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cats_r_2_i ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.cs_d1_reg .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_reg  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_delay_all_4_2_i ),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_delay_all_4_i ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/wr_en_delay_reg )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/fixed_128cs.wr_en_delay_reg .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_data_ctrl_reg  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb4_i ),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_wr_data_ctrl_reg3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_data_ctrl_reg .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_data_ctrl_reg  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un2_byte128_cnt_1_axb5_i ),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_rd_data_ctrl_reg5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_data_ctrl_reg .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128.rd_data_valid_d  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_valid_start_pmux ),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_rd_valid_start_pmux ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/rd_data_valid_d1 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/byte128.rd_data_valid_d .INIT=1'b0;
SDPX9 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0  (
	.CLKA(\u_psram_top/clk_outz ),
	.CEA(VCC),
	.RESETA(GND),
	.WREA(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_118_i ),
	.CLKB(\u_psram_top/clk_outz ),
	.CEB(VCC),
	.RESETB(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_i ),
	.WREB(GND),
	.OCE(GND),
	.BLKSEL({GND, GND, GND}),
	.DI({\u_psram_top/wr_data_d [55], \u_psram_top/wr_data_d [39], \u_psram_top/wr_data_d [23], \u_psram_top/wr_data_d [7], \u_psram_top/wr_data_d [54], \u_psram_top/wr_data_d [38], \u_psram_top/wr_data_d [22], \u_psram_top/wr_data_d [6], \u_psram_top/wr_data_d [53], \u_psram_top/wr_data_d [37], \u_psram_top/wr_data_d [21], \u_psram_top/wr_data_d [5], \u_psram_top/wr_data_d [52], \u_psram_top/wr_data_d [36], \u_psram_top/wr_data_d [20], \u_psram_top/wr_data_d [4], \u_psram_top/wr_data_d [51], \u_psram_top/wr_data_d [35], \u_psram_top/wr_data_d [19], \u_psram_top/wr_data_d [3], \u_psram_top/wr_data_d [50], \u_psram_top/wr_data_d [34], \u_psram_top/wr_data_d [18], \u_psram_top/wr_data_d [2], \u_psram_top/wr_data_d [49], \u_psram_top/wr_data_d [33], \u_psram_top/wr_data_d [17], \u_psram_top/wr_data_d [1], \u_psram_top/wr_data_d [48], \u_psram_top/wr_data_d [32], \u_psram_top/wr_data_d [16], \u_psram_top/wr_data_d [0], \u_psram_top/un3_data_mask_d [3:0]}),
	.ADA({GND, GND, GND, GND, \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [4:0], GND, VCC, VCC, VCC, VCC}),
	.ADB({GND, GND, GND, GND, \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [4:0], GND, GND, GND, GND, GND}),
	.DO({\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0_DO_0 [35:0]})
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0 .READ_MODE=1'b0;
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0 .BLK_SEL=3'b000;
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0 .BIT_WIDTH_0=36;
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0 .BIT_WIDTH_1=36;
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mask_mem_mask_0_0 .RESET_MODE="SYNC";
ALU \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr_s_0[4]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [4]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_cry [3]),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_s_0_COUT_0 [4]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_s [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr_s_0[4] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr_cry_0[3]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [3]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_cry [2]),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_cry [3]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_s [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr_cry_0[3] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr_cry_0[2]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [2]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_cry [1]),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_cry [2]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_s [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr_cry_0[2] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr_cry_0[1]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_cry [0]),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_cry [1]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_s [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr_cry_0[1] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr_cry_0[0]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0]),
	.I1(GND),
	.I3(GND),
	.CIN(VCC),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_cry [0]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_s [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.wr_ptr_cry_0[0] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr_s_0[4]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [4]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_cry [3]),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_s_0_COUT_0 [4]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_s [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr_s_0[4] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr_cry_0[3]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [3]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_cry [2]),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_cry [3]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_s [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr_cry_0[3] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr_cry_0[2]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [2]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_cry [1]),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_cry [2]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_s [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr_cry_0[2] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr_cry_0[1]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_cry [0]),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_cry [1]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_s [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr_cry_0[1] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr_cry_0[0]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [0]),
	.I1(GND),
	.I3(GND),
	.CIN(VCC),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_cry [0]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_s [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst128.rd_ptr_cry_0[0] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_s_0[4]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_cry [3]),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_s_0_COUT_0 [4]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_s [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_s_0[4] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_cry_0[3]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_cry [2]),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_cry [3]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_s [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_cry_0[3] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_cry_0[2]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_cry [1]),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_cry [2]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_s [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_cry_0[2] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_cry_0[1]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_cry [0]),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_cry [1]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_s [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_cry_0[1] .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_cry_0[0]  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I1(GND),
	.I3(GND),
	.CIN(VCC),
	.COUT(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_cry [0]),
	.SUM(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_s [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_cry_0[0] .ALU_MODE=0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genblk1.u_ck_gen  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_i_a2 ),
	.D1(GND),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_i_a2 ),
	.D3(GND),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(GND),
	.TX1(GND),
	.Q0(\u_psram_top/u_psram_wd/clk_out [0]),
	.Q1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_u_ck_gen )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genblk1.u_ck_gen .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genblk1.u_ck_gen .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genblk1.u_ck_gen .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genblk1.u_ck_gen .TXCLK_POL=1'b0;
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [7]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib [0]),
	.Q0(\u_psram_top/rd_data_d0 [55]),
	.Q1(\u_psram_top/rd_data_d0 [39]),
	.Q2(\u_psram_top/rd_data_d0 [23]),
	.Q3(\u_psram_top/rd_data_d0 [7])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [5]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib [0]),
	.Q0(\u_psram_top/rd_data_d0 [53]),
	.Q1(\u_psram_top/rd_data_d0 [37]),
	.Q2(\u_psram_top/rd_data_d0 [21]),
	.Q3(\u_psram_top/rd_data_d0 [5])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [1]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib [0]),
	.Q0(\u_psram_top/rd_data_d0 [49]),
	.Q1(\u_psram_top/rd_data_d0 [33]),
	.Q2(\u_psram_top/rd_data_d0 [17]),
	.Q3(\u_psram_top/rd_data_d0 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [4]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib [0]),
	.Q0(\u_psram_top/rd_data_d0 [52]),
	.Q1(\u_psram_top/rd_data_d0 [36]),
	.Q2(\u_psram_top/rd_data_d0 [20]),
	.Q3(\u_psram_top/rd_data_d0 [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [3]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib [0]),
	.Q0(\u_psram_top/rd_data_d0 [51]),
	.Q1(\u_psram_top/rd_data_d0 [35]),
	.Q2(\u_psram_top/rd_data_d0 [19]),
	.Q3(\u_psram_top/rd_data_d0 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [2]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib [0]),
	.Q0(\u_psram_top/rd_data_d0 [50]),
	.Q1(\u_psram_top/rd_data_d0 [34]),
	.Q2(\u_psram_top/rd_data_d0 [18]),
	.Q3(\u_psram_top/rd_data_d0 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [0]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib [0]),
	.Q0(\u_psram_top/rd_data_d0 [48]),
	.Q1(\u_psram_top/rd_data_d0 [32]),
	.Q2(\u_psram_top/rd_data_d0 [16]),
	.Q3(\u_psram_top/rd_data_d0 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [6]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib [0]),
	.Q0(\u_psram_top/rd_data_d0 [54]),
	.Q1(\u_psram_top/rd_data_d0 [38]),
	.Q2(\u_psram_top/rd_data_d0 [22]),
	.Q3(\u_psram_top/rd_data_d0 [6])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4 .LSREN="true";
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [7]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [6]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [5]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [4]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_21 ),
	.TX1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_19 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [1]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [15]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [14]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [13]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [12]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_21 ),
	.TX1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_19 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [3]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [11]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [10]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [9]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [8]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_21 ),
	.TX1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_19 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [2]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [23]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [22]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [21]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [20]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_21 ),
	.TX1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_19 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [5]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [5])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [19]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [18]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [17]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [16]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_21 ),
	.TX1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_19 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [4]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [31]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [30]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [29]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [28]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_21 ),
	.TX1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_19 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [7]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [7])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [3]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [2]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [1]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [0]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_21 ),
	.TX1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_19 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [0]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [27]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [26]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [25]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1 [24]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_21 ),
	.TX1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_19 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [6]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [6])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4  (
	.D0(\u_psram_top/u_psram_wd/cs_d1_i ),
	.D1(\u_psram_top/u_psram_wd/cs_d0_i_a2 ),
	.D2(\u_psram_top/u_psram_wd/cs_d0_i_a2 ),
	.D3(\u_psram_top/u_psram_wd/cs_d0_i_a2 ),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(GND),
	.TX1(GND),
	.Q0(\u_psram_top/u_psram_wd/wr_cs [0]),
	.Q1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4_Q1_0 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d [3]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d [2]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d [1]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d [0]),
	.PCLK(\u_psram_top/clk_outz ),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats_i ),
	.TX1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats_i ),
	.Q0(\u_psram_top/u_psram_wd/out_rwds [0]),
	.Q1(\u_psram_top/u_psram_wd/rwds_ts [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .TXCLK_POL=1'b0;
LUT4 \u_psram_top/u_psram_init/m42  (
	.I0(\u_psram_top/u_psram_init/m34 ),
	.I1(\u_psram_top/u_psram_init/cmd7 ),
	.I2(\u_psram_top/u_psram_init/m42_e_3_0 ),
	.I3(\u_psram_top/u_psram_init/m42_e_4 ),
	.F(\u_psram_top/u_psram_init/N_122_mux )
);
defparam \u_psram_top/u_psram_init/m42 .INIT=16'h5CCC;
LUT3 \u_psram_top/u_psram_init/cmd11_i_cZ  (
	.I0(\u_psram_top/u_psram_init/N_95_mux ),
	.I1(\u_psram_top/u_psram_init/m42_e_3_0 ),
	.I2(\u_psram_top/u_psram_init/m42_e_4 ),
	.F(\u_psram_top/u_psram_init/cmd11_i )
);
defparam \u_psram_top/u_psram_init/cmd11_i_cZ .INIT=8'hBF;
LUT3 \u_psram_top/u_psram_init/read_calibration[0].VALUE_1_iv[0]  (
	.I0(\u_psram_top/u_psram_init/add_cnt [0]),
	.I1(\u_psram_top/u_psram_init/init_calib_d [0]),
	.I2(\u_psram_top/u_psram_init/read_cnt8 ),
	.F(\u_psram_top/u_psram_init/VALUE_7_0_0 [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].VALUE_1_iv[0] .INIT=8'hB8;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_3[2]  (
	.I0(\u_psram_top/u_psram_init/N_126 ),
	.I1(\u_psram_top/u_psram_init/wr_ptr8 ),
	.I2(\u_psram_top/u_psram_init/wr_ptr [1]),
	.I3(\u_psram_top/u_psram_init/wr_ptr [2]),
	.F(\u_psram_top/u_psram_init/wr_ptr_3 [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_3[2] .INIT=16'h1320;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_3[1]  (
	.I0(\u_psram_top/u_psram_init/wr_ptr8 ),
	.I1(\u_psram_top/u_psram_init/wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/wr_ptr [1]),
	.I3(\u_psram_top/u_psram_init/wr_ptr_scalar ),
	.F(\u_psram_top/u_psram_init/wr_ptr_3 [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_3[1] .INIT=16'h5014;
LUT3 \u_psram_top/u_psram_init/read_calibration[1].VALUE_1_iv[1]  (
	.I0(\u_psram_top/u_psram_init/add_cnt_0 [0]),
	.I1(\u_psram_top/u_psram_init/init_calib_d [1]),
	.I2(\u_psram_top/u_psram_init/read_cnt8 ),
	.F(\u_psram_top/u_psram_init/VALUE_18_0_0 [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].VALUE_1_iv[1] .INIT=8'hB8;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].wr_ptr_7[2]  (
	.I0(\u_psram_top/u_psram_init/N_22 ),
	.I1(\u_psram_top/u_psram_init/wr_ptr20 ),
	.I2(\u_psram_top/u_psram_init/wr_ptr_0 [1]),
	.I3(\u_psram_top/u_psram_init/wr_ptr_0 [2]),
	.F(\u_psram_top/u_psram_init/wr_ptr_7 [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].wr_ptr_7[2] .INIT=16'h1320;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].wr_ptr_7[1]  (
	.I0(\u_psram_top/u_psram_init/wr_ptr20 ),
	.I1(\u_psram_top/u_psram_init/wr_ptr_0 [0]),
	.I2(\u_psram_top/u_psram_init/wr_ptr_0 [1]),
	.I3(\u_psram_top/u_psram_init/wr_ptr_0_scalar ),
	.F(\u_psram_top/u_psram_init/wr_ptr_7 [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].wr_ptr_7[1] .INIT=16'h5014;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_1  (
	.I0(\u_psram_top/u_psram_init/N_126 ),
	.I1(\u_psram_top/u_psram_init/N_132 ),
	.I2(\u_psram_top/u_psram_init/check_cntlde_0_a5_1_16 ),
	.I3(\u_psram_top/u_psram_init/check_cntlde_0_a5_1_17 ),
	.F(\u_psram_top/u_psram_init/N_124 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_1 .INIT=16'h8000;
LUT3 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_lm_0[0]  (
	.I0(\u_psram_top/u_psram_init/check_cnt_s [0]),
	.I1(\u_psram_top/u_psram_init/init_calib_d [1]),
	.I2(\u_psram_top/u_psram_init/read_cnt8 ),
	.F(\u_psram_top/u_psram_init/check_cnt_lm [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_lm_0[0] .INIT=8'h8A;
LUT3 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_lm_0[1]  (
	.I0(\u_psram_top/u_psram_init/check_cnt_s [1]),
	.I1(\u_psram_top/u_psram_init/init_calib_d [1]),
	.I2(\u_psram_top/u_psram_init/read_cnt8 ),
	.F(\u_psram_top/u_psram_init/check_cnt_lm [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_lm_0[1] .INIT=8'h8A;
LUT3 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_lm_0[2]  (
	.I0(\u_psram_top/u_psram_init/check_cnt_s [2]),
	.I1(\u_psram_top/u_psram_init/init_calib_d [1]),
	.I2(\u_psram_top/u_psram_init/read_cnt8 ),
	.F(\u_psram_top/u_psram_init/check_cnt_lm [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_lm_0[2] .INIT=8'h8A;
LUT3 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_lm_0[3]  (
	.I0(\u_psram_top/u_psram_init/check_cnt_s [3]),
	.I1(\u_psram_top/u_psram_init/init_calib_d [1]),
	.I2(\u_psram_top/u_psram_init/read_cnt8 ),
	.F(\u_psram_top/u_psram_init/check_cnt_lm [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_lm_0[3] .INIT=8'h8A;
LUT3 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_lm_0[4]  (
	.I0(\u_psram_top/u_psram_init/check_cnt_s [4]),
	.I1(\u_psram_top/u_psram_init/init_calib_d [1]),
	.I2(\u_psram_top/u_psram_init/read_cnt8 ),
	.F(\u_psram_top/u_psram_init/check_cnt_lm [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_lm_0[4] .INIT=8'h8A;
LUT3 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_lm_0[5]  (
	.I0(\u_psram_top/u_psram_init/check_cnt_s [5]),
	.I1(\u_psram_top/u_psram_init/init_calib_d [1]),
	.I2(\u_psram_top/u_psram_init/read_cnt8 ),
	.F(\u_psram_top/u_psram_init/check_cnt_lm [5])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_lm_0[5] .INIT=8'h8A;
LUT3 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_lm_0[6]  (
	.I0(\u_psram_top/u_psram_init/check_cnt_s [6]),
	.I1(\u_psram_top/u_psram_init/init_calib_d [1]),
	.I2(\u_psram_top/u_psram_init/read_cnt8 ),
	.F(\u_psram_top/u_psram_init/check_cnt_lm [6])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_lm_0[6] .INIT=8'h8A;
LUT3 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_lm_0[7]  (
	.I0(\u_psram_top/u_psram_init/check_cnt_s [7]),
	.I1(\u_psram_top/u_psram_init/init_calib_d [1]),
	.I2(\u_psram_top/u_psram_init/read_cnt8 ),
	.F(\u_psram_top/u_psram_init/check_cnt_lm [7])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_lm_0[7] .INIT=8'h8A;
LUT3 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_lm_0[8]  (
	.I0(\u_psram_top/u_psram_init/check_cnt_s [8]),
	.I1(\u_psram_top/u_psram_init/init_calib_d [1]),
	.I2(\u_psram_top/u_psram_init/read_cnt8 ),
	.F(\u_psram_top/u_psram_init/check_cnt_lm [8])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_lm_0[8] .INIT=8'h8A;
LUT3 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_lm_0[0]  (
	.I0(\u_psram_top/u_psram_init/check_cnt_s_0 [0]),
	.I1(\u_psram_top/u_psram_init/init_calib_d [0]),
	.I2(\u_psram_top/u_psram_init/read_cnt8 ),
	.F(\u_psram_top/u_psram_init/check_cnt_lm_0 [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_lm_0[0] .INIT=8'h8A;
LUT3 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_lm_0[1]  (
	.I0(\u_psram_top/u_psram_init/check_cnt_s_0 [1]),
	.I1(\u_psram_top/u_psram_init/init_calib_d [0]),
	.I2(\u_psram_top/u_psram_init/read_cnt8 ),
	.F(\u_psram_top/u_psram_init/check_cnt_lm_0 [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_lm_0[1] .INIT=8'h8A;
LUT3 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_lm_0[2]  (
	.I0(\u_psram_top/u_psram_init/check_cnt_s_0 [2]),
	.I1(\u_psram_top/u_psram_init/init_calib_d [0]),
	.I2(\u_psram_top/u_psram_init/read_cnt8 ),
	.F(\u_psram_top/u_psram_init/check_cnt_lm_0 [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_lm_0[2] .INIT=8'h8A;
LUT3 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_lm_0[3]  (
	.I0(\u_psram_top/u_psram_init/check_cnt_s_0 [3]),
	.I1(\u_psram_top/u_psram_init/init_calib_d [0]),
	.I2(\u_psram_top/u_psram_init/read_cnt8 ),
	.F(\u_psram_top/u_psram_init/check_cnt_lm_0 [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_lm_0[3] .INIT=8'h8A;
LUT3 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_lm_0[4]  (
	.I0(\u_psram_top/u_psram_init/check_cnt_s_0 [4]),
	.I1(\u_psram_top/u_psram_init/init_calib_d [0]),
	.I2(\u_psram_top/u_psram_init/read_cnt8 ),
	.F(\u_psram_top/u_psram_init/check_cnt_lm_0 [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_lm_0[4] .INIT=8'h8A;
LUT3 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_lm_0[5]  (
	.I0(\u_psram_top/u_psram_init/check_cnt_s_0 [5]),
	.I1(\u_psram_top/u_psram_init/init_calib_d [0]),
	.I2(\u_psram_top/u_psram_init/read_cnt8 ),
	.F(\u_psram_top/u_psram_init/check_cnt_lm_0 [5])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_lm_0[5] .INIT=8'h8A;
LUT3 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_lm_0[6]  (
	.I0(\u_psram_top/u_psram_init/check_cnt_s_0 [6]),
	.I1(\u_psram_top/u_psram_init/init_calib_d [0]),
	.I2(\u_psram_top/u_psram_init/read_cnt8 ),
	.F(\u_psram_top/u_psram_init/check_cnt_lm_0 [6])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_lm_0[6] .INIT=8'h8A;
LUT3 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_lm_0[7]  (
	.I0(\u_psram_top/u_psram_init/check_cnt_s_0 [7]),
	.I1(\u_psram_top/u_psram_init/init_calib_d [0]),
	.I2(\u_psram_top/u_psram_init/read_cnt8 ),
	.F(\u_psram_top/u_psram_init/check_cnt_lm_0 [7])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_lm_0[7] .INIT=8'h8A;
LUT3 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_lm_0[8]  (
	.I0(\u_psram_top/u_psram_init/check_cnt_s_0 [8]),
	.I1(\u_psram_top/u_psram_init/init_calib_d [0]),
	.I2(\u_psram_top/u_psram_init/read_cnt8 ),
	.F(\u_psram_top/u_psram_init/check_cnt_lm_0 [8])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_lm_0[8] .INIT=8'h8A;
LUT4 \u_psram_top/u_psram_init/m55  (
	.I0(\u_psram_top/N_91 ),
	.I1(\u_psram_top/u_psram_init/N_94_mux ),
	.I2(\u_psram_top/u_psram_init.timer_cnt [6]),
	.I3(\u_psram_top/u_psram_init.timer_cnt [7]),
	.F(\u_psram_top/u_psram_init/timer_cnt08 )
);
defparam \u_psram_top/u_psram_init/m55 .INIT=16'h3332;
LUT4 \u_psram_top/u_psram_init/m66  (
	.I0(\u_psram_top/u_psram_init/N_4_0 ),
	.I1(\u_psram_top/u_psram_init/m6_1 ),
	.I2(\u_psram_top/u_psram_init/m10_0 ),
	.I3(\u_psram_top/u_psram_init/timer_cnt_Z [5]),
	.F(\u_psram_top/m66 )
);
defparam \u_psram_top/u_psram_init/m66 .INIT=16'h88A0;
LUT4 \u_psram_top/u_psram_init/m43_cZ  (
	.I0(\u_psram_top/u_psram_init/N_81_mux ),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I2(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.I3(\u_psram_top/u_psram_init/timer_cnt0 [2]),
	.F(\u_psram_top/u_psram_init/m43 )
);
defparam \u_psram_top/u_psram_init/m43_cZ .INIT=16'h2800;
LUT4 \u_psram_top/u_psram_init/m34_cZ  (
	.I0(\u_psram_top/u_psram_init/N_81_mux ),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I2(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.I3(\u_psram_top/u_psram_init/timer_cnt0 [2]),
	.F(\u_psram_top/u_psram_init/m34 )
);
defparam \u_psram_top/u_psram_init/m34_cZ .INIT=16'h2A00;
LUT4 \u_psram_top/u_psram_init/timer_cnt7_i  (
	.I0(\u_psram_top/u_psram_init/N_80_mux ),
	.I1(\u_psram_top/u_psram_init/m33_2 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt_Z [3]),
	.I3(\u_psram_top/u_psram_init/timer_cnt_Z [5]),
	.F(\u_psram_top/u_psram_init/timer_cnt_scalar )
);
defparam \u_psram_top/u_psram_init/timer_cnt7_i .INIT=16'hF7FF;
LUT2 \u_psram_top/u_psram_init/tvcs_cnt_3_cZ[0]  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt7 ),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [0]),
	.F(\u_psram_top/u_psram_init/tvcs_cnt_3 [0])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_3_cZ[0] .INIT=4'h1;
LUT2 \u_psram_top/u_psram_init/read_cnt_3_cZ[8]  (
	.I0(\u_psram_top/u_psram_init/un1_read_cnt_1_s_8_0_SUM ),
	.I1(\u_psram_top/u_psram_init/read_cnt8 ),
	.F(\u_psram_top/u_psram_init/read_cnt_3 [8])
);
defparam \u_psram_top/u_psram_init/read_cnt_3_cZ[8] .INIT=4'h2;
LUT2 \u_psram_top/u_psram_init/read_cnt_3_cZ[5]  (
	.I0(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_5_0_SUM ),
	.I1(\u_psram_top/u_psram_init/read_cnt8 ),
	.F(\u_psram_top/u_psram_init/read_cnt_3 [5])
);
defparam \u_psram_top/u_psram_init/read_cnt_3_cZ[5] .INIT=4'h2;
LUT2 \u_psram_top/u_psram_init/read_cnt_3_cZ[2]  (
	.I0(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_2_0_SUM ),
	.I1(\u_psram_top/u_psram_init/read_cnt8 ),
	.F(\u_psram_top/u_psram_init/read_cnt_3 [2])
);
defparam \u_psram_top/u_psram_init/read_cnt_3_cZ[2] .INIT=4'h2;
LUT2 \u_psram_top/u_psram_init/read_cnt_3_cZ[3]  (
	.I0(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_3_0_SUM ),
	.I1(\u_psram_top/u_psram_init/read_cnt8 ),
	.F(\u_psram_top/u_psram_init/read_cnt_3 [3])
);
defparam \u_psram_top/u_psram_init/read_cnt_3_cZ[3] .INIT=4'h2;
LUT4 \u_psram_top/u_psram_init/m28  (
	.I0(\u_psram_top/u_psram_init/N_81_mux ),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I2(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.I3(\u_psram_top/u_psram_init/timer_cnt0 [2]),
	.F(\u_psram_top/u_psram_init/cmd10 )
);
defparam \u_psram_top/u_psram_init/m28 .INIT=16'h2000;
LUT4 \u_psram_top/u_psram_init/m27  (
	.I0(\u_psram_top/u_psram_init/N_81_mux ),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I2(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.I3(\u_psram_top/u_psram_init/timer_cnt0 [2]),
	.F(\u_psram_top/u_psram_init/cmd9 )
);
defparam \u_psram_top/u_psram_init/m27 .INIT=16'h0800;
LUT4 \u_psram_top/u_psram_init/m22  (
	.I0(\u_psram_top/u_psram_init/N_81_mux ),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I2(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.I3(\u_psram_top/u_psram_init/timer_cnt0 [2]),
	.F(\u_psram_top/u_psram_init/cmd8 )
);
defparam \u_psram_top/u_psram_init/m22 .INIT=16'h0200;
LUT4 \u_psram_top/u_psram_init/m11  (
	.I0(\u_psram_top/u_psram_init/N_80_mux ),
	.I1(\u_psram_top/u_psram_init/m10_0 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt_Z [5]),
	.I3(\u_psram_top/u_psram_init.timer_cnt [6]),
	.F(\u_psram_top/out_dq [2])
);
defparam \u_psram_top/u_psram_init/m11 .INIT=16'h0008;
LUT4 \u_psram_top/u_psram_init/m7  (
	.I0(\u_psram_top/u_psram_init/N_80_mux ),
	.I1(\u_psram_top/u_psram_init/m6_1 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt_Z [5]),
	.I3(\u_psram_top/u_psram_init.timer_cnt [6]),
	.F(\u_psram_top/out_dq [6])
);
defparam \u_psram_top/u_psram_init/m7 .INIT=16'h0080;
LUT4 \u_psram_top/u_psram_init/timer_cnt1lde  (
	.I0(\u_psram_top/u_psram_init/N_94_mux ),
	.I1(\u_psram_top/u_psram_init/m74_e_3 ),
	.I2(\u_psram_top/u_psram_init/m74_e_4 ),
	.I3(\u_psram_top/u_psram_init/timer_cnt17 ),
	.F(\u_psram_top/u_psram_init/timer_cnt1e )
);
defparam \u_psram_top/u_psram_init/timer_cnt1lde .INIT=16'hFF2A;
LUT3 \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_3[0]  (
	.I0(\u_psram_top/u_psram_init/wr_ptr8 ),
	.I1(\u_psram_top/u_psram_init/wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/wr_ptr_scalar ),
	.F(\u_psram_top/u_psram_init/wr_ptr_3 [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_3[0] .INIT=8'h41;
LUT3 \u_psram_top/u_psram_init/read_calibration[1].wr_ptr_7[0]  (
	.I0(\u_psram_top/u_psram_init/wr_ptr20 ),
	.I1(\u_psram_top/u_psram_init/wr_ptr_0 [0]),
	.I2(\u_psram_top/u_psram_init/wr_ptr_0_scalar ),
	.F(\u_psram_top/u_psram_init/wr_ptr_7 [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].wr_ptr_7[0] .INIT=8'h41;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_15  (
	.I0(\u_psram_top/u_psram_init/N_132 ),
	.I1(\u_psram_top/u_psram_init/check_cntlde_0_a5_7 ),
	.I2(\u_psram_top/u_psram_init/check_cntlde_0_a5_8 ),
	.I3(\u_psram_top/u_psram_init/check_cntlde_0_a5_13 ),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_15 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_15 .INIT=16'h8000;
LUT3 \u_psram_top/u_psram_init/N_136_i_cZ  (
	.I0(\u_psram_top/calib [1]),
	.I1(\u_psram_top/u_psram_init/cmd_en_calib ),
	.I2(\u_psram_top/u_psram_init/init_calib_d [1]),
	.F(\u_psram_top/u_psram_init/N_136_i )
);
defparam \u_psram_top/u_psram_init/N_136_i_cZ .INIT=8'h0E;
LUT4 \u_psram_top/u_psram_init/m57  (
	.I0(\u_psram_top/u_psram_init/N_81_mux ),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I2(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.I3(\u_psram_top/u_psram_init/timer_cnt0 [2]),
	.F(\u_psram_top/u_psram_init/N_95_mux )
);
defparam \u_psram_top/u_psram_init/m57 .INIT=16'h2A80;
LUT4 \u_psram_top/u_psram_init/calib_cnt7_i  (
	.I0(\u_psram_top/u_psram_init/calib_cnt7_4 ),
	.I1(\u_psram_top/u_psram_init/calib_cnt [0]),
	.I2(\u_psram_top/u_psram_init/calib_cnt [4]),
	.I3(\u_psram_top/u_psram_init/calib_cnt [6]),
	.F(\u_psram_top/u_psram_init/calib_cnt_scalar )
);
defparam \u_psram_top/u_psram_init/calib_cnt7_i .INIT=16'hDFFF;
LUT4 \u_psram_top/u_psram_init/m25  (
	.I0(\u_psram_top/u_psram_init/N_81_mux ),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I2(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.I3(\u_psram_top/u_psram_init/timer_cnt0 [2]),
	.F(\u_psram_top/u_psram_init/cmd7 )
);
defparam \u_psram_top/u_psram_init/m25 .INIT=16'h0080;
LUT3 \u_psram_top/u_psram_init/m44  (
	.I0(\u_psram_top/u_psram_init/N_81_mux ),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.I2(\u_psram_top/u_psram_init/timer_cnt0 [2]),
	.F(\u_psram_top/u_psram_init/wr_data_2 [45])
);
defparam \u_psram_top/u_psram_init/m44 .INIT=8'h20;
LUT3 \u_psram_top/u_psram_init/m21_cZ  (
	.I0(\u_psram_top/u_psram_init/N_81_mux ),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I2(\u_psram_top/u_psram_init/timer_cnt0 [2]),
	.F(\u_psram_top/u_psram_init/m21 )
);
defparam \u_psram_top/u_psram_init/m21_cZ .INIT=8'h20;
LUT3 \u_psram_top/u_psram_init/read_calibration[1].add_cnt15_i  (
	.I0(\u_psram_top/u_psram_init/add_cnt15_3 ),
	.I1(\u_psram_top/u_psram_init/add_cnt_0 [0]),
	.I2(\u_psram_top/u_psram_init/add_cnt [5]),
	.F(\u_psram_top/u_psram_init/add_cnt_scalar )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt15_i .INIT=8'hFD;
LUT3 \u_psram_top/u_psram_init/read_calibration[0].add_cnt5_i  (
	.I0(\u_psram_top/u_psram_init/add_cnt5_3 ),
	.I1(\u_psram_top/u_psram_init/add_cnt [0]),
	.I2(\u_psram_top/u_psram_init/add_cnt_0 [5]),
	.F(\u_psram_top/u_psram_init/add_cnt_0_scalar )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt5_i .INIT=8'hFD;
LUT4 \u_psram_top/u_psram_init/tvcs_cnt7_cZ  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt7_7 ),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt7_8 ),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt7_9 ),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt7_10 ),
	.F(\u_psram_top/u_psram_init/tvcs_cnt7 )
);
defparam \u_psram_top/u_psram_init/tvcs_cnt7_cZ .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/read_cnt8_cZ  (
	.I0(\u_psram_top/u_psram_init/read_cnt8_4 ),
	.I1(\u_psram_top/u_psram_init/read_cnt8_5 ),
	.I2(\u_psram_top/u_psram_init/read_cnt [6]),
	.I3(\u_psram_top/u_psram_init/read_cnt [7]),
	.F(\u_psram_top/u_psram_init/read_cnt8 )
);
defparam \u_psram_top/u_psram_init/read_cnt8_cZ .INIT=16'h0008;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].init_calib_d6  (
	.I0(\u_psram_top/u_psram_init/check_cnt [4]),
	.I1(\u_psram_top/u_psram_init/check_cnt [6]),
	.I2(\u_psram_top/u_psram_init/init_calib_d6_4 ),
	.I3(\u_psram_top/u_psram_init/init_calib_d6_5 ),
	.F(\u_psram_top/u_psram_init/init_calib_d6 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].init_calib_d6 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].init_calib_d17  (
	.I0(\u_psram_top/u_psram_init/check_cnt_0 [4]),
	.I1(\u_psram_top/u_psram_init/check_cnt_0 [6]),
	.I2(\u_psram_top/u_psram_init/init_calib_d17_4 ),
	.I3(\u_psram_top/u_psram_init/init_calib_d17_5 ),
	.F(\u_psram_top/u_psram_init/init_calib_d17 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].init_calib_d17 .INIT=16'h1000;
LUT3 \u_psram_top/u_psram_init/read_calibration[0].cnt_clr7_0_a5  (
	.I0(\u_psram_top/u_psram_init/N_126 ),
	.I1(\u_psram_top/u_psram_init/init_calib_d [0]),
	.I2(\u_psram_top/u_psram_init/wr_ptr [1]),
	.F(\u_psram_top/u_psram_init/cnt_clr7 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].cnt_clr7_0_a5 .INIT=8'h20;
LUT3 \u_psram_top/u_psram_init/read_calibration[1].cnt_clr19_0_a5  (
	.I0(\u_psram_top/u_psram_init/N_22 ),
	.I1(\u_psram_top/u_psram_init/init_calib_d [1]),
	.I2(\u_psram_top/u_psram_init/wr_ptr_0 [1]),
	.F(\u_psram_top/u_psram_init/cnt_clr19 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].cnt_clr19_0_a5 .INIT=8'h20;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_18  (
	.I0(\u_psram_top/u_psram_init/N_8 ),
	.I1(\u_psram_top/u_psram_init/check_cntlde_0_a5_10 ),
	.I2(\u_psram_top/u_psram_init/check_cntlde_0_a5_11 ),
	.I3(\u_psram_top/u_psram_init/wr_ptr_0 [2]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_18 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_18 .INIT=16'h0040;
LUT3 \u_psram_top/u_psram_init/cmd_d_i  (
	.I0(cmd),
	.I1(\u_psram_top/cmd_calib ),
	.I2(\u_psram_top/init_calib_d1 ),
	.F(\u_psram_top/cmd_d_i )
);
defparam \u_psram_top/u_psram_init/cmd_d_i .INIT=8'h53;
LUT3 \u_psram_top/u_psram_init/m16  (
	.I0(\u_psram_top/N_91 ),
	.I1(\u_psram_top/u_psram_init.timer_cnt [6]),
	.I2(\u_psram_top/u_psram_init.timer_cnt [7]),
	.F(\u_psram_top/N_91_mux )
);
defparam \u_psram_top/u_psram_init/m16 .INIT=8'h01;
LUT4 \u_psram_top/u_psram_init/m3  (
	.I0(\u_psram_top/u_psram_init/timer_cnt_Z [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt_Z [1]),
	.I2(\u_psram_top/u_psram_init.timer_cnt [6]),
	.I3(\u_psram_top/u_psram_init.timer_cnt [7]),
	.F(\u_psram_top/u_psram_init/N_4_0 )
);
defparam \u_psram_top/u_psram_init/m3 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].cnt_clr7_0_a2  (
	.I0(\u_psram_top/u_psram_init/init_calib_fast ),
	.I1(\u_psram_top/rd_data_valid_d ),
	.I2(\u_psram_top/u_psram_init/wr_ptr [0]),
	.I3(\u_psram_top/u_psram_init/wr_ptr [2]),
	.F(\u_psram_top/u_psram_init/N_126 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].cnt_clr7_0_a2 .INIT=16'h0040;
LUT4 \u_psram_top/u_psram_init/un1_read_calibration[0].wr_ptr  (
	.I0(\u_psram_top/u_psram_init/N_8 ),
	.I1(\u_psram_top/u_psram_init/wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/wr_ptr [1]),
	.I3(\u_psram_top/u_psram_init/wr_ptr [2]),
	.F(\u_psram_top/u_psram_init/wr_ptr_scalar )
);
defparam \u_psram_top/u_psram_init/un1_read_calibration[0].wr_ptr .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/un1_read_calibration[1].wr_ptr  (
	.I0(\u_psram_top/u_psram_init/N_8 ),
	.I1(\u_psram_top/u_psram_init/wr_ptr_0 [0]),
	.I2(\u_psram_top/u_psram_init/wr_ptr_0 [1]),
	.I3(\u_psram_top/u_psram_init/wr_ptr_0 [2]),
	.F(\u_psram_top/u_psram_init/wr_ptr_0_scalar )
);
defparam \u_psram_top/u_psram_init/un1_read_calibration[1].wr_ptr .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].cnt_clr19_0_a2  (
	.I0(\u_psram_top/u_psram_init/init_calib_fast ),
	.I1(\u_psram_top/rd_data_valid_d ),
	.I2(\u_psram_top/u_psram_init/wr_ptr_0 [0]),
	.I3(\u_psram_top/u_psram_init/wr_ptr_0 [2]),
	.F(\u_psram_top/u_psram_init/N_22 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].cnt_clr19_0_a2 .INIT=16'h0040;
LUT4 \u_psram_top/u_psram_init/calib_cnt7_cZ  (
	.I0(\u_psram_top/u_psram_init/calib_cnt7_4 ),
	.I1(\u_psram_top/u_psram_init/calib_cnt [0]),
	.I2(\u_psram_top/u_psram_init/calib_cnt [4]),
	.I3(\u_psram_top/u_psram_init/calib_cnt [6]),
	.F(\u_psram_top/u_psram_init/calib_cnt7 )
);
defparam \u_psram_top/u_psram_init/calib_cnt7_cZ .INIT=16'h2000;
LUT3 \u_psram_top/u_psram_init/m49  (
	.I0(\u_psram_top/u_psram_init/m49_3 ),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [3]),
	.I2(\u_psram_top/u_psram_init/timer_cnt0 [5]),
	.F(\u_psram_top/u_psram_init/N_94_mux )
);
defparam \u_psram_top/u_psram_init/m49 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a2_0  (
	.I0(\u_psram_top/u_psram_init/init_calib_fast ),
	.I1(\u_psram_top/rd_data_d [6]),
	.I2(\u_psram_top/rdbk_data [9]),
	.I3(\u_psram_top/u_psram_init/check_cntlde_0_a2_0_1 ),
	.F(\u_psram_top/u_psram_init/N_132 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a2_0 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_1_22  (
	.I0(\u_psram_top/rd_data_d [18]),
	.I1(\u_psram_top/rdbk_data [8]),
	.I2(\u_psram_top/u_psram_init/check_cntlde_0_a5_1_22_3 ),
	.I3(\u_psram_top/u_psram_init/check_cntlde_0_a5_1_22_4 ),
	.F(\u_psram_top/u_psram_init/N_16_22 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_1_22 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_0_19  (
	.I0(\u_psram_top/rd_data_d [53]),
	.I1(\u_psram_top/rd_data_d [55]),
	.I2(\u_psram_top/u_psram_init/check_cntlde_0_a5_0_5 ),
	.I3(\u_psram_top/u_psram_init/check_cntlde_0_a5_0_15 ),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_0_19 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_0_19 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_0_10  (
	.I0(\u_psram_top/rd_data_d [24]),
	.I1(\u_psram_top/rd_data_d [61]),
	.I2(\u_psram_top/u_psram_init/check_cntlde_0_a5_0_6 ),
	.I3(\u_psram_top/u_psram_init/wr_ptr_0 [1]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_0_10 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_0_10 .INIT=16'h0020;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_13  (
	.I0(\u_psram_top/rd_data_d [29]),
	.I1(\u_psram_top/rd_data_d [41]),
	.I2(\u_psram_top/u_psram_init/check_cntlde_0_a5_1_16_0 ),
	.I3(\u_psram_top/u_psram_init/check_cntlde_0_a5_7_0 ),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_13_0 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_13 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/cmd_en_d  (
	.I0(cmd_en),
	.I1(\u_psram_top/u_psram_init/cmd_en_fast ),
	.I2(\u_psram_top/u_psram_init/init_calib_d_fast [0]),
	.I3(\u_psram_top/u_psram_init/init_calib_d_fast [1]),
	.F(\u_psram_top/cmd_en_d )
);
defparam \u_psram_top/u_psram_init/cmd_en_d .INIT=16'hACCC;
LUT3 \u_psram_top/u_psram_init/read_calibration[0].un1_SDTAP8  (
	.I0(\u_psram_top/calib [0]),
	.I1(\u_psram_top/u_psram_init/cmd_en_calib ),
	.I2(\u_psram_top/u_psram_init/init_calib_d [0]),
	.F(\u_psram_top/u_psram_init/un1_SDTAP8 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].un1_SDTAP8 .INIT=8'h0E;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_0_17  (
	.I0(\u_psram_top/rd_data_d [20]),
	.I1(\u_psram_top/rd_data_d [37]),
	.I2(\u_psram_top/rd_data_d [38]),
	.I3(\u_psram_top/rd_data_d [51]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_13 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_0_17 .INIT=16'h0008;
LUT4 \u_psram_top/u_psram_init/m16_e  (
	.I0(\u_psram_top/u_psram_init/timer_cnt_Z [2]),
	.I1(\u_psram_top/u_psram_init/timer_cnt_Z [3]),
	.I2(\u_psram_top/u_psram_init/timer_cnt_Z [4]),
	.I3(\u_psram_top/u_psram_init/timer_cnt_Z [5]),
	.F(\u_psram_top/N_91 )
);
defparam \u_psram_top/u_psram_init/m16_e .INIT=16'h8000;
LUT3 \u_psram_top/u_psram_init/m19  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [3]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [4]),
	.I2(\u_psram_top/u_psram_init/timer_cnt0 [5]),
	.F(\u_psram_top/u_psram_init/N_81_mux )
);
defparam \u_psram_top/u_psram_init/m19 .INIT=8'h02;
LUT3 \u_psram_top/u_psram_init/m2  (
	.I0(\u_psram_top/u_psram_init/timer_cnt_Z [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt_Z [1]),
	.I2(\u_psram_top/u_psram_init.timer_cnt [7]),
	.F(\u_psram_top/u_psram_init/N_80_mux )
);
defparam \u_psram_top/u_psram_init/m2 .INIT=8'h01;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].add_cnt15_3  (
	.I0(\u_psram_top/u_psram_init/add_cnt [1]),
	.I1(\u_psram_top/u_psram_init/add_cnt [2]),
	.I2(\u_psram_top/u_psram_init/add_cnt [3]),
	.I3(\u_psram_top/u_psram_init/add_cnt [4]),
	.F(\u_psram_top/u_psram_init/add_cnt15_3 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt15_3 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].add_cnt5_3  (
	.I0(\u_psram_top/u_psram_init/add_cnt_0 [1]),
	.I1(\u_psram_top/u_psram_init/add_cnt_0 [2]),
	.I2(\u_psram_top/u_psram_init/add_cnt_0 [3]),
	.I3(\u_psram_top/u_psram_init/add_cnt_0 [4]),
	.F(\u_psram_top/u_psram_init/add_cnt5_3 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt5_3 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_0_22_4  (
	.I0(\u_psram_top/rd_data_d [13]),
	.I1(\u_psram_top/rd_data_d [26]),
	.I2(\u_psram_top/rd_data_d [29]),
	.I3(\u_psram_top/rd_data_d [57]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_0_22_4 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_0_22_4 .INIT=16'h0010;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_0_22_5  (
	.I0(\u_psram_top/rd_data_d [15]),
	.I1(\u_psram_top/rd_data_d [41]),
	.I2(\u_psram_top/rd_data_d [47]),
	.I3(\u_psram_top/rd_data_d [58]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_0_22_5 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_0_22_5 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a2_0_3  (
	.I0(\u_psram_top/rd_data_d [9]),
	.I1(\u_psram_top/rd_data_d [25]),
	.I2(\u_psram_top/rd_data_d [27]),
	.I3(\u_psram_top/rd_data_d [40]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a2_0_3 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a2_0_3 .INIT=16'h0004;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_1_22_4  (
	.I0(\u_psram_top/rd_data_d [21]),
	.I1(\u_psram_top/rd_data_d [33]),
	.I2(\u_psram_top/rd_data_d [39]),
	.I3(\u_psram_top/rd_data_d [50]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_1_22_4 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_1_22_4 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/m49_3_cZ  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.I2(\u_psram_top/u_psram_init/timer_cnt0 [2]),
	.I3(\u_psram_top/u_psram_init/timer_cnt0 [4]),
	.F(\u_psram_top/u_psram_init/m49_3 )
);
defparam \u_psram_top/u_psram_init/m49_3_cZ .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/calib_cnt7_4_cZ  (
	.I0(\u_psram_top/u_psram_init/calib_cnt [1]),
	.I1(\u_psram_top/u_psram_init/calib_cnt [2]),
	.I2(\u_psram_top/u_psram_init/calib_cnt [3]),
	.I3(\u_psram_top/u_psram_init/calib_cnt [5]),
	.F(\u_psram_top/u_psram_init/calib_cnt7_4 )
);
defparam \u_psram_top/u_psram_init/calib_cnt7_4_cZ .INIT=16'h0001;
LUT3 \u_psram_top/u_psram_init/read_calibration[0].init_calib_d6_4  (
	.I0(\u_psram_top/u_psram_init/check_cnt [1]),
	.I1(\u_psram_top/u_psram_init/check_cnt [2]),
	.I2(\u_psram_top/u_psram_init/check_cnt [8]),
	.F(\u_psram_top/u_psram_init/init_calib_d6_4 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].init_calib_d6_4 .INIT=8'h10;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].init_calib_d6_5  (
	.I0(\u_psram_top/u_psram_init/check_cnt [0]),
	.I1(\u_psram_top/u_psram_init/check_cnt [3]),
	.I2(\u_psram_top/u_psram_init/check_cnt [5]),
	.I3(\u_psram_top/u_psram_init/check_cnt [7]),
	.F(\u_psram_top/u_psram_init/init_calib_d6_5 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].init_calib_d6_5 .INIT=16'h0080;
LUT3 \u_psram_top/u_psram_init/read_calibration[1].init_calib_d17_4  (
	.I0(\u_psram_top/u_psram_init/check_cnt_0 [1]),
	.I1(\u_psram_top/u_psram_init/check_cnt_0 [2]),
	.I2(\u_psram_top/u_psram_init/check_cnt_0 [8]),
	.F(\u_psram_top/u_psram_init/init_calib_d17_4 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].init_calib_d17_4 .INIT=8'h10;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].init_calib_d17_5  (
	.I0(\u_psram_top/u_psram_init/check_cnt_0 [0]),
	.I1(\u_psram_top/u_psram_init/check_cnt_0 [3]),
	.I2(\u_psram_top/u_psram_init/check_cnt_0 [5]),
	.I3(\u_psram_top/u_psram_init/check_cnt_0 [7]),
	.F(\u_psram_top/u_psram_init/init_calib_d17_5 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].init_calib_d17_5 .INIT=16'h0080;
LUT4 \u_psram_top/u_psram_init/m74_e_3_cZ  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [1]),
	.I1(\u_psram_top/u_psram_init/timer_cnt1 [3]),
	.I2(\u_psram_top/u_psram_init/timer_cnt1 [5]),
	.I3(\u_psram_top/u_psram_init/timer_cnt1 [7]),
	.F(\u_psram_top/u_psram_init/m74_e_3 )
);
defparam \u_psram_top/u_psram_init/m74_e_3_cZ .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/m74_e_4_cZ  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt1 [2]),
	.I2(\u_psram_top/u_psram_init/timer_cnt1 [4]),
	.I3(\u_psram_top/u_psram_init/timer_cnt1 [6]),
	.F(\u_psram_top/u_psram_init/m74_e_4 )
);
defparam \u_psram_top/u_psram_init/m74_e_4_cZ .INIT=16'h8000;
LUT3 \u_psram_top/u_psram_init/m33_2_cZ  (
	.I0(\u_psram_top/u_psram_init/timer_cnt_Z [2]),
	.I1(\u_psram_top/u_psram_init/timer_cnt_Z [4]),
	.I2(\u_psram_top/u_psram_init.timer_cnt [6]),
	.F(\u_psram_top/u_psram_init/m33_2 )
);
defparam \u_psram_top/u_psram_init/m33_2_cZ .INIT=8'h20;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a2_0_3  (
	.I0(\u_psram_top/rd_data_d [1]),
	.I1(\u_psram_top/rd_data_d [3]),
	.I2(\u_psram_top/rd_data_d [19]),
	.I3(\u_psram_top/rd_data_d [32]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a2_0_1 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a2_0_3 .INIT=16'h0004;
LUT3 \u_psram_top/u_psram_init/tvcs_cnt7_7_cZ  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [4]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [7]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [12]),
	.F(\u_psram_top/u_psram_init/tvcs_cnt7_7 )
);
defparam \u_psram_top/u_psram_init/tvcs_cnt7_7_cZ .INIT=8'h01;
LUT4 \u_psram_top/u_psram_init/tvcs_cnt7_8_cZ  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [2]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [3]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [6]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [15]),
	.F(\u_psram_top/u_psram_init/tvcs_cnt7_8 )
);
defparam \u_psram_top/u_psram_init/tvcs_cnt7_8_cZ .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_init/tvcs_cnt7_9_cZ  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [1]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [9]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [11]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [14]),
	.F(\u_psram_top/u_psram_init/tvcs_cnt7_9 )
);
defparam \u_psram_top/u_psram_init/tvcs_cnt7_9_cZ .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/tvcs_cnt7_10_cZ  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [5]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [8]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [10]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [13]),
	.F(\u_psram_top/u_psram_init/tvcs_cnt7_10 )
);
defparam \u_psram_top/u_psram_init/tvcs_cnt7_10_cZ .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/m42_e_3_0_cZ  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [1]),
	.I1(\u_psram_top/u_psram_init/timer_cnt1 [3]),
	.I2(\u_psram_top/u_psram_init/timer_cnt1 [5]),
	.I3(\u_psram_top/u_psram_init/timer_cnt1 [7]),
	.F(\u_psram_top/u_psram_init/m42_e_3_0 )
);
defparam \u_psram_top/u_psram_init/m42_e_3_0_cZ .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/m42_e_4_cZ  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt1 [2]),
	.I2(\u_psram_top/u_psram_init/timer_cnt1 [4]),
	.I3(\u_psram_top/u_psram_init/timer_cnt1 [6]),
	.F(\u_psram_top/u_psram_init/m42_e_4 )
);
defparam \u_psram_top/u_psram_init/m42_e_4_cZ .INIT=16'h0040;
LUT3 \u_psram_top/u_psram_init/read_cnt8_4_cZ  (
	.I0(\u_psram_top/u_psram_init/read_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_cnt [1]),
	.I2(\u_psram_top/u_psram_init/read_cnt [4]),
	.F(\u_psram_top/u_psram_init/read_cnt8_4 )
);
defparam \u_psram_top/u_psram_init/read_cnt8_4_cZ .INIT=8'h01;
LUT4 \u_psram_top/u_psram_init/read_cnt8_5_cZ  (
	.I0(\u_psram_top/u_psram_init/read_cnt [2]),
	.I1(\u_psram_top/u_psram_init/read_cnt [3]),
	.I2(\u_psram_top/u_psram_init/read_cnt [5]),
	.I3(\u_psram_top/u_psram_init/read_cnt [8]),
	.F(\u_psram_top/u_psram_init/read_cnt8_5 )
);
defparam \u_psram_top/u_psram_init/read_cnt8_5_cZ .INIT=16'h8000;
LUT3 \u_psram_top/u_psram_init/m10_0_cZ  (
	.I0(\u_psram_top/u_psram_init/timer_cnt_Z [2]),
	.I1(\u_psram_top/u_psram_init/timer_cnt_Z [3]),
	.I2(\u_psram_top/u_psram_init/timer_cnt_Z [4]),
	.F(\u_psram_top/u_psram_init/m10_0 )
);
defparam \u_psram_top/u_psram_init/m10_0_cZ .INIT=8'h20;
LUT3 \u_psram_top/u_psram_init/m6_1_cZ  (
	.I0(\u_psram_top/u_psram_init/timer_cnt_Z [2]),
	.I1(\u_psram_top/u_psram_init/timer_cnt_Z [3]),
	.I2(\u_psram_top/u_psram_init/timer_cnt_Z [4]),
	.F(\u_psram_top/u_psram_init/m6_1 )
);
defparam \u_psram_top/u_psram_init/m6_1_cZ .INIT=8'h04;
LUT3 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_7  (
	.I0(\u_psram_top/rd_data_d [2]),
	.I1(\u_psram_top/rd_data_d [55]),
	.I2(\u_psram_top/u_psram_init/wr_ptr [1]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_7 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_7 .INIT=8'h02;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_8  (
	.I0(\u_psram_top/rd_data_d [36]),
	.I1(\u_psram_top/rd_data_d [48]),
	.I2(\u_psram_top/rd_data_d [52]),
	.I3(\u_psram_top/rd_data_d [54]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_8 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_8 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_9  (
	.I0(\u_psram_top/rd_data_d [0]),
	.I1(\u_psram_top/rd_data_d [23]),
	.I2(\u_psram_top/rd_data_d [49]),
	.I3(\u_psram_top/rd_data_d [53]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_9 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_9 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_10  (
	.I0(\u_psram_top/rd_data_d [4]),
	.I1(\u_psram_top/rd_data_d [22]),
	.I2(\u_psram_top/rd_data_d [34]),
	.I3(\u_psram_top/rd_data_d [35]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_10_0 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_10 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_0_15  (
	.I0(\u_psram_top/rd_data_d_fast [2]),
	.I1(\u_psram_top/rd_data_d_fast [4]),
	.I2(\u_psram_top/rd_data_d_fast [22]),
	.I3(\u_psram_top/rd_data_d_fast [34]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_0_15 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_0_15 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_0_6  (
	.I0(\u_psram_top/rd_data_d [10]),
	.I1(\u_psram_top/rd_data_d [43]),
	.I2(\u_psram_top/rd_data_d [56]),
	.I3(\u_psram_top/rd_data_d [62]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_0_6 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_0_6 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_0_7  (
	.I0(\u_psram_top/rd_data_d [12]),
	.I1(\u_psram_top/rd_data_d [30]),
	.I2(\u_psram_top/rd_data_d [42]),
	.I3(\u_psram_top/rd_data_d [44]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_0_7 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_0_7 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_0_8  (
	.I0(\u_psram_top/rd_data_d [28]),
	.I1(\u_psram_top/rd_data_d [31]),
	.I2(\u_psram_top/rd_data_d [46]),
	.I3(\u_psram_top/rd_data_d [59]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_0_8 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_0_8 .INIT=16'h0002;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_0_9  (
	.I0(\u_psram_top/rd_data_d [8]),
	.I1(\u_psram_top/rd_data_d [45]),
	.I2(\u_psram_top/rd_data_d [60]),
	.I3(\u_psram_top/rd_data_d [63]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_0_9 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_0_9 .INIT=16'h0040;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_7  (
	.I0(\u_psram_top/rd_data_d [15]),
	.I1(\u_psram_top/rd_data_d [24]),
	.I2(\u_psram_top/rd_data_d [44]),
	.I3(\u_psram_top/rd_data_d [61]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_7_0 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_7 .INIT=16'h0010;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_9  (
	.I0(\u_psram_top/rd_data_d [10]),
	.I1(\u_psram_top/rd_data_d [43]),
	.I2(\u_psram_top/rd_data_d [56]),
	.I3(\u_psram_top/u_psram_init/wr_ptr_0 [1]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_9_0 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_9 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_10  (
	.I0(\u_psram_top/rd_data_d [12]),
	.I1(\u_psram_top/rd_data_d [30]),
	.I2(\u_psram_top/rd_data_d [42]),
	.I3(\u_psram_top/rd_data_d [62]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_10 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_10 .INIT=16'h0080;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_11  (
	.I0(\u_psram_top/rd_data_d [8]),
	.I1(\u_psram_top/rd_data_d [31]),
	.I2(\u_psram_top/rd_data_d [46]),
	.I3(\u_psram_top/rd_data_d [63]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_11 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_11 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_12  (
	.I0(\u_psram_top/rd_data_d [28]),
	.I1(\u_psram_top/rd_data_d [45]),
	.I2(\u_psram_top/rd_data_d [59]),
	.I3(\u_psram_top/rd_data_d [60]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_12 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_12 .INIT=16'h0800;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[3]  (
	.I0(\u_psram_top/u_psram_init/init_calib_fast ),
	.I1(wr_data[3]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [3]),
	.F(\u_psram_top/wr_data_d [3])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[3] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[6]  (
	.I0(\u_psram_top/u_psram_init/init_calib_fast ),
	.I1(wr_data[6]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [3]),
	.F(\u_psram_top/wr_data_d [6])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[6] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[11]  (
	.I0(\u_psram_top/u_psram_init/init_calib_fast ),
	.I1(wr_data[11]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [3]),
	.F(\u_psram_top/wr_data_d [11])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[11] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[14]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[14]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [3]),
	.F(\u_psram_top/wr_data_d [14])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[14] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[17]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[17]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [3]),
	.F(\u_psram_top/wr_data_d [17])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[17] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[25]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[25]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [3]),
	.F(\u_psram_top/wr_data_d [25])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[25] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[4]  (
	.I0(\u_psram_top/u_psram_init/init_calib_fast ),
	.I1(wr_data[4]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [4]),
	.F(\u_psram_top/wr_data_d [4])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[4] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[12]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[12]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [4]),
	.F(\u_psram_top/wr_data_d [12])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[12] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[22]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[22]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [4]),
	.F(\u_psram_top/wr_data_d [22])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[22] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[30]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[30]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [4]),
	.F(\u_psram_top/wr_data_d [30])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[30] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[34]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[34]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [4]),
	.F(\u_psram_top/wr_data_d [34])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[34] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[36]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[36]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [4]),
	.F(\u_psram_top/wr_data_d [36])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[36] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[42]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[42]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [4]),
	.F(\u_psram_top/wr_data_d [42])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[42] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[44]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[44]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [4]),
	.F(\u_psram_top/wr_data_d [44])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[44] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[7]  (
	.I0(\u_psram_top/u_psram_init/init_calib_fast ),
	.I1(wr_data[7]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [7]),
	.F(\u_psram_top/wr_data_d [7])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[7] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[15]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[15]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [7]),
	.F(\u_psram_top/wr_data_d [15])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[15] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[16]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[16]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [7]),
	.F(\u_psram_top/wr_data_d [16])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[16] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[21]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[21]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [7]),
	.F(\u_psram_top/wr_data_d [21])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[21] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[24]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[24]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [7]),
	.F(\u_psram_top/wr_data_d [24])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[24] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[29]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[29]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [7]),
	.F(\u_psram_top/wr_data_d [29])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[29] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[33]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[33]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [7]),
	.F(\u_psram_top/wr_data_d [33])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[33] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[39]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[39]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [7]),
	.F(\u_psram_top/wr_data_d [39])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[39] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[41]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[41]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [7]),
	.F(\u_psram_top/wr_data_d [41])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[41] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[47]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[47]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [7]),
	.F(\u_psram_top/wr_data_d [47])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[47] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[50]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[50]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [7]),
	.F(\u_psram_top/wr_data_d [50])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[50] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[58]  (
	.I0(\u_psram_top/init_calib_rep2 ),
	.I1(wr_data[58]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [7]),
	.F(\u_psram_top/wr_data_d [58])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[58] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[2]  (
	.I0(\u_psram_top/u_psram_init/init_calib_fast ),
	.I1(wr_data[2]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [2]),
	.F(\u_psram_top/wr_data_d [2])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[2] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[10]  (
	.I0(\u_psram_top/u_psram_init/init_calib_fast ),
	.I1(wr_data[10]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [2]),
	.F(\u_psram_top/wr_data_d [10])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[10] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[35]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[35]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [2]),
	.F(\u_psram_top/wr_data_d [35])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[35] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[43]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[43]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [2]),
	.F(\u_psram_top/wr_data_d [43])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[43] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[48]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[48]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [2]),
	.F(\u_psram_top/wr_data_d [48])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[48] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[54]  (
	.I0(\u_psram_top/init_calib_rep2 ),
	.I1(wr_data[54]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [2]),
	.F(\u_psram_top/wr_data_d [54])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[54] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[56]  (
	.I0(\u_psram_top/init_calib_rep2 ),
	.I1(wr_data[56]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [2]),
	.F(\u_psram_top/wr_data_d [56])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[56] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[62]  (
	.I0(\u_psram_top/init_calib_rep2 ),
	.I1(wr_data[62]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [2]),
	.F(\u_psram_top/wr_data_d [62])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[62] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[0]  (
	.I0(\u_psram_top/u_psram_init/init_calib_fast ),
	.I1(wr_data[0]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [0]),
	.F(\u_psram_top/wr_data_d [0])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[0] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[8]  (
	.I0(\u_psram_top/u_psram_init/init_calib_fast ),
	.I1(wr_data[8]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [0]),
	.F(\u_psram_top/wr_data_d [8])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[8] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[23]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[23]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [0]),
	.F(\u_psram_top/wr_data_d [23])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[23] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[31]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[31]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [0]),
	.F(\u_psram_top/wr_data_d [31])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[31] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[38]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[38]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [0]),
	.F(\u_psram_top/wr_data_d [38])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[38] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[46]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[46]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [0]),
	.F(\u_psram_top/wr_data_d [46])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[46] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[51]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[51]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [0]),
	.F(\u_psram_top/wr_data_d [51])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[51] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[53]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[53]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [0]),
	.F(\u_psram_top/wr_data_d [53])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[53] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[55]  (
	.I0(\u_psram_top/init_calib_rep2 ),
	.I1(wr_data[55]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [0]),
	.F(\u_psram_top/wr_data_d [55])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[55] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[59]  (
	.I0(\u_psram_top/init_calib_rep2 ),
	.I1(wr_data[59]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [0]),
	.F(\u_psram_top/wr_data_d [59])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[59] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[61]  (
	.I0(\u_psram_top/init_calib_rep2 ),
	.I1(wr_data[61]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [0]),
	.F(\u_psram_top/wr_data_d [61])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[61] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[63]  (
	.I0(\u_psram_top/init_calib_rep2 ),
	.I1(wr_data[63]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [0]),
	.F(\u_psram_top/wr_data_d [63])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[63] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[57]  (
	.I0(\u_psram_top/init_calib_rep2 ),
	.I1(wr_data[57]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [5]),
	.F(\u_psram_top/wr_data_d [57])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[57] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[49]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[49]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [5]),
	.F(\u_psram_top/wr_data_d [49])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[49] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[26]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[26]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [5]),
	.F(\u_psram_top/wr_data_d [26])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[26] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[18]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[18]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [5]),
	.F(\u_psram_top/wr_data_d [18])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[18] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[13]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[13]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [5]),
	.F(\u_psram_top/wr_data_d [13])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[13] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[5]  (
	.I0(\u_psram_top/u_psram_init/init_calib_fast ),
	.I1(wr_data[5]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [5]),
	.F(\u_psram_top/wr_data_d [5])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[5] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[60]  (
	.I0(\u_psram_top/init_calib_rep2 ),
	.I1(wr_data[60]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [20]),
	.F(\u_psram_top/wr_data_d [60])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[60] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[52]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[52]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [20]),
	.F(\u_psram_top/wr_data_d [52])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[52] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[45]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[45]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [20]),
	.F(\u_psram_top/wr_data_d [45])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[45] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[37]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[37]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [20]),
	.F(\u_psram_top/wr_data_d [37])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[37] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[28]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[28]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [20]),
	.F(\u_psram_top/wr_data_d [28])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[28] .INIT=8'hD8;
LUT3 \u_psram_top/u_psram_init/wr_data_d_cZ[20]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[20]),
	.I2(\u_psram_top/u_psram_init/wr_data_calib [20]),
	.F(\u_psram_top/wr_data_d [20])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[20] .INIT=8'hD8;
LUT2 \u_psram_top/u_psram_init/read_calibration[1].calib_16[1]  (
	.I0(\u_psram_top/DF [1]),
	.I1(\u_psram_top/u_psram_init/init_calib_d [1]),
	.F(\u_psram_top/u_psram_init/calib_16 [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].calib_16[1] .INIT=4'h2;
LUT2 \u_psram_top/u_psram_init/read_calibration[0].calib_6[0]  (
	.I0(\u_psram_top/DF [0]),
	.I1(\u_psram_top/u_psram_init/init_calib_d [0]),
	.F(\u_psram_top/u_psram_init/calib_6 [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].calib_6[0] .INIT=4'h2;
LUT2 \u_psram_top/u_psram_init/init_calib_d1  (
	.I0(\u_psram_top/u_psram_init/init_calib_d_fast [0]),
	.I1(\u_psram_top/u_psram_init/init_calib_d_fast [1]),
	.F(\u_psram_top/init_calib_d1 )
);
defparam \u_psram_top/u_psram_init/init_calib_d1 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/timer_cnt17_cZ  (
	.I0(\u_psram_top/u_psram_init/cnt_clr [0]),
	.I1(\u_psram_top/u_psram_init/cnt_clr [1]),
	.F(\u_psram_top/u_psram_init/timer_cnt17 )
);
defparam \u_psram_top/u_psram_init/timer_cnt17_cZ .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/read_calibration[0].wr_ptr8  (
	.I0(\u_psram_top/u_psram_init/cmd_en_calib ),
	.I1(\u_psram_top/u_psram_init/cnt_clr [0]),
	.F(\u_psram_top/u_psram_init/wr_ptr8 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].wr_ptr8 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/wr_data_d_cZ[32]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[32]),
	.F(\u_psram_top/wr_data_d [32])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[32] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/wr_data_d_cZ[27]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[27]),
	.F(\u_psram_top/wr_data_d [27])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[27] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/wr_data_d_cZ[19]  (
	.I0(\u_psram_top/u_psram_init/init_calib_rep1 ),
	.I1(wr_data[19]),
	.F(\u_psram_top/wr_data_d [19])
);
defparam \u_psram_top/u_psram_init/wr_data_d_cZ[19] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/un3_data_mask_d_cZ[7]  (
	.I0(data_mask[7]),
	.I1(\u_psram_top/u_psram_init/init_calib_fast ),
	.F(\u_psram_top/un3_data_mask_d [7])
);
defparam \u_psram_top/u_psram_init/un3_data_mask_d_cZ[7] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/un3_data_mask_d_cZ[6]  (
	.I0(data_mask[6]),
	.I1(\u_psram_top/u_psram_init/init_calib_fast ),
	.F(\u_psram_top/un3_data_mask_d [6])
);
defparam \u_psram_top/u_psram_init/un3_data_mask_d_cZ[6] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/rd_data[63]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [63]),
	.F(rd_data[63])
);
defparam \u_psram_top/u_psram_init/rd_data[63] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/rd_data[54]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [54]),
	.F(rd_data[54])
);
defparam \u_psram_top/u_psram_init/rd_data[54] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/rd_data[50]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [50]),
	.F(rd_data[50])
);
defparam \u_psram_top/u_psram_init/rd_data[50] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/rd_data[39]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [39]),
	.F(rd_data[39])
);
defparam \u_psram_top/u_psram_init/rd_data[39] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/rd_data[33]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [33]),
	.F(rd_data[33])
);
defparam \u_psram_top/u_psram_init/rd_data[33] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/rd_data[21]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [21]),
	.F(rd_data[21])
);
defparam \u_psram_top/u_psram_init/rd_data[21] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/addr_d[14]  (
	.I0(addr[14]),
	.I1(\u_psram_top/init_calib_rep2 ),
	.F(\u_psram_top/addr_d [14])
);
defparam \u_psram_top/u_psram_init/addr_d[14] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/rd_data[36]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [36]),
	.F(rd_data[36])
);
defparam \u_psram_top/u_psram_init/rd_data[36] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/rd_data[48]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [48]),
	.F(rd_data[48])
);
defparam \u_psram_top/u_psram_init/rd_data[48] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/un2_rd_data_valid_calib_i_o5[0]  (
	.I0(\u_psram_top/u_psram_init/init_calib_fast ),
	.I1(\u_psram_top/rd_data_valid_d ),
	.F(\u_psram_top/u_psram_init/N_8 )
);
defparam \u_psram_top/u_psram_init/un2_rd_data_valid_calib_i_o5[0] .INIT=4'hB;
LUT2 \u_psram_top/u_psram_init/un4_rd_data_valid[0]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d ),
	.F(rd_data_valid)
);
defparam \u_psram_top/u_psram_init/un4_rd_data_valid[0] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/read_calibration[1].wr_ptr20  (
	.I0(\u_psram_top/u_psram_init/cmd_en_calib ),
	.I1(\u_psram_top/u_psram_init/cnt_clr [1]),
	.F(\u_psram_top/u_psram_init/wr_ptr20 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].wr_ptr20 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/rd_data[60]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [60]),
	.F(rd_data[60])
);
defparam \u_psram_top/u_psram_init/rd_data[60] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/rd_data[45]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [45]),
	.F(rd_data[45])
);
defparam \u_psram_top/u_psram_init/rd_data[45] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/rd_data[40]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [40]),
	.F(rd_data[40])
);
defparam \u_psram_top/u_psram_init/rd_data[40] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/rd_data[27]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [27]),
	.F(rd_data[27])
);
defparam \u_psram_top/u_psram_init/rd_data[27] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/rd_data[25]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [25]),
	.F(rd_data[25])
);
defparam \u_psram_top/u_psram_init/rd_data[25] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/rd_data[14]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [14]),
	.F(rd_data[14])
);
defparam \u_psram_top/u_psram_init/rd_data[14] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/rd_data[11]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [11]),
	.F(rd_data[11])
);
defparam \u_psram_top/u_psram_init/rd_data[11] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/rd_data[9]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [9]),
	.F(rd_data[9])
);
defparam \u_psram_top/u_psram_init/rd_data[9] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/rd_data[2]  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [2]),
	.F(rd_data[2])
);
defparam \u_psram_top/u_psram_init/rd_data[2] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a2_0_2  (
	.I0(\u_psram_top/rd_data_d [11]),
	.I1(\u_psram_top/rd_data_d [14]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a2_0_2 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a2_0_2 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_1_22_RNO  (
	.I0(\u_psram_top/rd_data_d [5]),
	.I1(\u_psram_top/rd_data_d [7]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_1_22_3 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_1_22_RNO .INIT=4'h4;
LUT2 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_0_19_RNO  (
	.I0(\u_psram_top/rd_data_d_fast [52]),
	.I1(\u_psram_top/u_psram_init/wr_ptr_fast [1]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_0_5 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_0_19_RNO .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_1_16_RNO  (
	.I0(\u_psram_top/rd_data_d [53]),
	.I1(\u_psram_top/rd_data_d [55]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_1_8 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_1_16_RNO .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_13_RNO  (
	.I0(\u_psram_top/rd_data_d [47]),
	.I1(\u_psram_top/rd_data_d [58]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_1_16_0 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_13_RNO .INIT=4'h1;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_0_N_3L3  (
	.I0(\u_psram_top/rd_data_d [18]),
	.I1(\u_psram_top/rd_data_d [21]),
	.I2(\u_psram_top/rd_data_d [33]),
	.I3(\u_psram_top/rd_data_d [39]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_0_N_3L3 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_0_N_3L3 .INIT=16'h0002;
LUT4 \u_psram_top/u_psram_init/read_cnt9_cZ  (
	.I0(\u_psram_top/u_psram_init/read_cnt9_N_2L1 ),
	.I1(\u_psram_top/u_psram_init/read_cnt9_N_3L3 ),
	.I2(\u_psram_top/u_psram_init/read_cnt9_N_4L5 ),
	.I3(\u_psram_top/u_psram_init/read_cnt [7]),
	.F(\u_psram_top/u_psram_init/read_cnt9 )
);
defparam \u_psram_top/u_psram_init/read_cnt9_cZ .INIT=16'hF0B0;
LUT2 \u_psram_top/u_psram_init/read_cnt9_N_4L5_cZ  (
	.I0(\u_psram_top/u_psram_init/cmd_en_fast ),
	.I1(\u_psram_top/u_psram_init/cmd_fast ),
	.F(\u_psram_top/u_psram_init/read_cnt9_N_4L5 )
);
defparam \u_psram_top/u_psram_init/read_cnt9_N_4L5_cZ .INIT=4'h2;
LUT4 \u_psram_top/u_psram_init/read_cnt9_N_3L3_cZ  (
	.I0(\u_psram_top/u_psram_init/read_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_cnt [1]),
	.I2(\u_psram_top/u_psram_init/read_cnt [4]),
	.I3(\u_psram_top/u_psram_init/read_cnt [6]),
	.F(\u_psram_top/u_psram_init/read_cnt9_N_3L3 )
);
defparam \u_psram_top/u_psram_init/read_cnt9_N_3L3_cZ .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/read_cnt9_N_2L1_cZ  (
	.I0(\u_psram_top/u_psram_init/read_cnt [2]),
	.I1(\u_psram_top/u_psram_init/read_cnt [3]),
	.I2(\u_psram_top/u_psram_init/read_cnt [5]),
	.I3(\u_psram_top/u_psram_init/read_cnt [8]),
	.F(\u_psram_top/u_psram_init/read_cnt9_N_2L1 )
);
defparam \u_psram_top/u_psram_init/read_cnt9_N_2L1_cZ .INIT=16'h7FFF;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_16  (
	.I0(\u_psram_top/u_psram_init/N_8 ),
	.I1(\u_psram_top/u_psram_init/N_16_22 ),
	.I2(\u_psram_top/u_psram_init/check_cntlde_0_a5_10_0 ),
	.I3(\u_psram_top/u_psram_init/check_cntlde_0_a5_16_N_2L1 ),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_16 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_16 .INIT=16'h4000;
LUT3 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_16_N_2L1  (
	.I0(\u_psram_top/u_psram_init/check_cntlde_0_a5_9 ),
	.I1(\u_psram_top/u_psram_init/wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/wr_ptr [2]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_16_N_2L1 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_16_N_2L1 .INIT=8'h08;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_0_20  (
	.I0(\u_psram_top/rd_data_d [7]),
	.I1(\u_psram_top/rdbk_data [8]),
	.I2(\u_psram_top/u_psram_init/check_cntlde_0_a5_0_20_N_2L1 ),
	.I3(\u_psram_top/u_psram_init/check_cntlde_0_a5_0_20_RNO ),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_0_20 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_0_20 .INIT=16'h1000;
LUT2 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_0_20_RNO  (
	.I0(\u_psram_top/rd_data_d_fast [5]),
	.I1(\u_psram_top/u_psram_init/wr_ptr_fast [0]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_0_20_RNO )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_0_20_RNO .INIT=4'h2;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_0_20_N_2L1  (
	.I0(\u_psram_top/rd_data_d_fast [35]),
	.I1(\u_psram_top/rd_data_d_fast [36]),
	.I2(\u_psram_top/rd_data_d_fast [48]),
	.I3(\u_psram_top/rd_data_d_fast [54]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_0_20_N_2L1 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_0_20_N_2L1 .INIT=16'h0004;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_N_4L5  (
	.I0(\u_psram_top/u_psram_init/check_cntlde_0_N_2L1 ),
	.I1(\u_psram_top/u_psram_init/check_cntlde_0_N_3L3 ),
	.I2(\u_psram_top/u_psram_init/check_cntlde_0_a5_13_0 ),
	.I3(\u_psram_top/u_psram_init/check_cntlde_0_a5_18 ),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_N_4L5 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_N_4L5 .INIT=16'h1000;
LUT3 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_N_3L3  (
	.I0(\u_psram_top/u_psram_init/check_cntlde_0_a2_0_2 ),
	.I1(\u_psram_top/u_psram_init/check_cntlde_0_a2_0_3 ),
	.I2(\u_psram_top/u_psram_init/check_cntlde_0_a5_9_0 ),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_N_3L3 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_N_3L3 .INIT=8'h7F;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_1_17  (
	.I0(\u_psram_top/u_psram_init/check_cntlde_0_a5_1_17_N_2L1 ),
	.I1(\u_psram_top/u_psram_init/check_cntlde_0_a5_1_17_N_3L3 ),
	.I2(\u_psram_top/u_psram_init/check_cntlde_0_a5_1_17_N_4L5 ),
	.I3(\u_psram_top/u_psram_init/check_cntlde_0_a5_1_17_N_5L7 ),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_1_17 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_1_17 .INIT=16'h0400;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_1_17_N_5L7  (
	.I0(\u_psram_top/rd_data_d [5]),
	.I1(\u_psram_top/rd_data_d [7]),
	.I2(\u_psram_top/rd_data_d [18]),
	.I3(\u_psram_top/rdbk_data [8]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_1_17_N_5L7 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_1_17_N_5L7 .INIT=16'h0400;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_1_17_N_4L5  (
	.I0(\u_psram_top/rd_data_d [21]),
	.I1(\u_psram_top/rd_data_d [33]),
	.I2(\u_psram_top/rd_data_d [39]),
	.I3(\u_psram_top/rd_data_d [50]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_1_17_N_4L5 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_1_17_N_4L5 .INIT=16'h7FFF;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_1_17_N_3L3  (
	.I0(\u_psram_top/rd_data_d [35]),
	.I1(\u_psram_top/rd_data_d [36]),
	.I2(\u_psram_top/rd_data_d [48]),
	.I3(\u_psram_top/rd_data_d [54]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_1_17_N_3L3 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_1_17_N_3L3 .INIT=16'h0004;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_1_17_N_2L1  (
	.I0(\u_psram_top/rd_data_d [4]),
	.I1(\u_psram_top/rd_data_d [22]),
	.I2(\u_psram_top/rd_data_d [34]),
	.I3(\u_psram_top/u_psram_init/wr_ptr [1]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_1_17_N_2L1 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_1_17_N_2L1 .INIT=16'h7FFF;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_0_N_6L10  (
	.I0(\u_psram_top/u_psram_init/check_cntlde_0_0_N_3L3 ),
	.I1(\u_psram_top/u_psram_init/check_cntlde_0_a2_0_1 ),
	.I2(\u_psram_top/u_psram_init/check_cntlde_0_a5_0_19 ),
	.I3(\u_psram_top/u_psram_init/check_cntlde_0_a5_0_20 ),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_0_N_6L10 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_0_N_6L10 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_0_N_5L7_0  (
	.I0(\u_psram_top/u_psram_init/N_8 ),
	.I1(\u_psram_top/u_psram_init/check_cntlde_0_0_N_2L1_0 ),
	.I2(\u_psram_top/u_psram_init/check_cntlde_0_0_N_3L3_0 ),
	.I3(\u_psram_top/u_psram_init/check_cntlde_0_a5_13 ),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_0_N_5L7_0 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_0_N_5L7_0 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_0_N_3L3_0  (
	.I0(\u_psram_top/u_psram_init/init_calib_fast ),
	.I1(\u_psram_top/rd_data_d [6]),
	.I2(\u_psram_top/rdbk_data [9]),
	.I3(\u_psram_top/u_psram_init/wr_ptr [2]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_0_N_3L3_0 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_0_N_3L3_0 .INIT=16'h0040;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_0_N_2L1_0  (
	.I0(\u_psram_top/rd_data_d [0]),
	.I1(\u_psram_top/rd_data_d [23]),
	.I2(\u_psram_top/rd_data_d [49]),
	.I3(\u_psram_top/rd_data_d [50]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_0_N_2L1_0 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_0_N_2L1_0 .INIT=16'h0010;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_1_16  (
	.I0(\u_psram_top/rd_data_d [51]),
	.I1(\u_psram_top/u_psram_init/check_cntlde_0_a5_1_8 ),
	.I2(\u_psram_top/u_psram_init/check_cntlde_0_a5_1_16_N_2L1 ),
	.I3(\u_psram_top/u_psram_init/check_cntlde_0_a5_1_16_N_3L3 ),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_1_16 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_1_16 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_1_16_N_3L3  (
	.I0(\u_psram_top/rd_data_d [2]),
	.I1(\u_psram_top/rd_data_d [20]),
	.I2(\u_psram_top/rd_data_d [37]),
	.I3(\u_psram_top/rd_data_d [52]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_1_16_N_3L3 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_1_16_N_3L3 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_1_16_N_2L1  (
	.I0(\u_psram_top/rd_data_d [0]),
	.I1(\u_psram_top/rd_data_d [23]),
	.I2(\u_psram_top/rd_data_d [38]),
	.I3(\u_psram_top/rd_data_d [49]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_1_16_N_2L1 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_a5_1_16_N_2L1 .INIT=16'h0080;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_1_10_N_2L1  (
	.I0(\u_psram_top/rd_data_d [8]),
	.I1(\u_psram_top/rd_data_d [28]),
	.I2(\u_psram_top/rd_data_d [31]),
	.I3(\u_psram_top/rd_data_d [46]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_a5_1_10_N_2L1 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_a5_1_10_N_2L1 .INIT=16'h2000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_1_0_N_3L3  (
	.I0(\u_psram_top/rd_data_d [24]),
	.I1(\u_psram_top/rd_data_d [44]),
	.I2(\u_psram_top/rd_data_d [61]),
	.I3(\u_psram_top/rd_data_d [63]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_1_0_N_3L3 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_1_0_N_3L3 .INIT=16'h7FFF;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_1_0_1  (
	.I0(\u_psram_top/u_psram_init/N_22 ),
	.I1(\u_psram_top/u_psram_init/check_cntlde_0_a2_0_2 ),
	.I2(\u_psram_top/u_psram_init/check_cntlde_0_a5_0_22_4 ),
	.I3(\u_psram_top/u_psram_init/check_cntlde_0_a5_0_22_5 ),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_1_0_1 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_1_0_1 .INIT=16'h7FFF;
LUT2 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_N_2L1_RNO  (
	.I0(\u_psram_top/rd_data_d [13]),
	.I1(\u_psram_top/u_psram_init/wr_ptr_0 [0]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_N_2L1_1 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_N_2L1_RNO .INIT=4'h2;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_N_2L1  (
	.I0(\u_psram_top/rd_data_d [26]),
	.I1(\u_psram_top/rd_data_d [57]),
	.I2(\u_psram_top/u_psram_init/check_cntlde_0_N_2L1_1 ),
	.I3(\u_psram_top/u_psram_init/check_cntlde_0_a5_12 ),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_N_2L1 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_N_2L1 .INIT=16'h7FFF;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_3_fast[1]  (
	.I0(\u_psram_top/u_psram_init/wr_ptr8 ),
	.I1(\u_psram_top/u_psram_init/wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/wr_ptr_fast [1]),
	.I3(\u_psram_top/u_psram_init/wr_ptr_scalar ),
	.F(\u_psram_top/u_psram_init/wr_ptr_3_fast [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_3_fast[1] .INIT=16'h5014;
LUT3 \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_3_fast[0]  (
	.I0(\u_psram_top/u_psram_init/wr_ptr8 ),
	.I1(\u_psram_top/u_psram_init/wr_ptr_fast [0]),
	.I2(\u_psram_top/u_psram_init/wr_ptr_scalar ),
	.F(\u_psram_top/u_psram_init/wr_ptr_3_fast [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_3_fast[0] .INIT=8'h41;
LUT4 \u_psram_top/u_psram_init/m42_fast  (
	.I0(\u_psram_top/u_psram_init/m34 ),
	.I1(\u_psram_top/u_psram_init/cmd7 ),
	.I2(\u_psram_top/u_psram_init/m42_e_3_0 ),
	.I3(\u_psram_top/u_psram_init/m42_e_4 ),
	.F(\u_psram_top/u_psram_init/N_122_mux_fast )
);
defparam \u_psram_top/u_psram_init/m42_fast .INIT=16'h5CCC;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_1_0_N_4L5_sx  (
	.I0(\u_psram_top/rd_data_d [12]),
	.I1(\u_psram_top/rd_data_d [30]),
	.I2(\u_psram_top/rd_data_d [42]),
	.I3(\u_psram_top/rd_data_d [62]),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_1_0_N_4L5_sx )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_1_0_N_4L5_sx .INIT=16'hFF7F;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_1  (
	.I0(\u_psram_top/u_psram_init/check_cntlde_0_0_N_5L7_0 ),
	.I1(\u_psram_top/u_psram_init/check_cntlde_0_0_N_6L10 ),
	.I2(\u_psram_top/u_psram_init/init_calib_d_fast [0]),
	.I3(\u_psram_top/u_psram_init/read_cnt8 ),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_1 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0_1 .INIT=16'h7077;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0  (
	.I0(\u_psram_top/u_psram_init/N_124 ),
	.I1(\u_psram_top/u_psram_init/check_cntlde_0_1 ),
	.I2(\u_psram_top/u_psram_init/check_cntlde_0_a5_15 ),
	.I3(\u_psram_top/u_psram_init/check_cntlde_0_a5_16 ),
	.F(\u_psram_top/u_psram_init/check_cnte )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cntlde_0 .INIT=16'hFBBB;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0  (
	.I0(\u_psram_top/u_psram_init/check_cntlde_0_1_0 ),
	.I1(\u_psram_top/u_psram_init/check_cntlde_0_N_4L5 ),
	.I2(\u_psram_top/u_psram_init/init_calib_d [1]),
	.I3(\u_psram_top/u_psram_init/read_cnt8 ),
	.F(\u_psram_top/u_psram_init/check_cnte_0 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0 .INIT=16'hEFEE;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_1_1  (
	.I0(\u_psram_top/u_psram_init/check_cntlde_0_a5_0_7 ),
	.I1(\u_psram_top/u_psram_init/check_cntlde_0_a5_0_8 ),
	.I2(\u_psram_top/u_psram_init/check_cntlde_0_a5_0_9 ),
	.I3(\u_psram_top/u_psram_init/check_cntlde_0_a5_0_10 ),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_1_1 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_1_1 .INIT=16'h7FFF;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_1_N_3L3  (
	.I0(\u_psram_top/rd_data_d [45]),
	.I1(\u_psram_top/rd_data_d [59]),
	.I2(\u_psram_top/rd_data_d [60]),
	.I3(\u_psram_top/u_psram_init/check_cntlde_0_a5_9_0 ),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_1_N_3L3 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_1_N_3L3 .INIT=16'h0400;
LUT2 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_1_0_N_3L3_RNID8QG  (
	.I0(\u_psram_top/u_psram_init/check_cntlde_0_1_0_N_3L3 ),
	.I1(\u_psram_top/u_psram_init/check_cntlde_0_a5_1_10_N_2L1 ),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_1_0_N_3L3_RNID8QG )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_1_0_N_3L3_RNID8QG .INIT=4'h4;
LUT2 \u_psram_top/u_psram_init/timer_cnt17_i  (
	.I0(\u_psram_top/u_psram_init/cnt_clr [0]),
	.I1(\u_psram_top/u_psram_init/cnt_clr [1]),
	.F(\u_psram_top/u_psram_init/timer_cnt1_scalar )
);
defparam \u_psram_top/u_psram_init/timer_cnt17_i .INIT=4'h1;
LUT2 \u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO_cZ[0]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt17 ),
	.F(\u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO [0])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO_cZ[0] .INIT=4'h2;
LUT2 \u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO_cZ[1]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [1]),
	.I1(\u_psram_top/u_psram_init/timer_cnt17 ),
	.F(\u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO [1])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO_cZ[1] .INIT=4'h2;
LUT2 \u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO_cZ[2]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [2]),
	.I1(\u_psram_top/u_psram_init/timer_cnt17 ),
	.F(\u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO [2])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO_cZ[2] .INIT=4'h2;
LUT2 \u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO_cZ[3]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [3]),
	.I1(\u_psram_top/u_psram_init/timer_cnt17 ),
	.F(\u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO [3])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO_cZ[3] .INIT=4'h2;
LUT2 \u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO_cZ[4]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [4]),
	.I1(\u_psram_top/u_psram_init/timer_cnt17 ),
	.F(\u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO [4])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO_cZ[4] .INIT=4'h2;
LUT2 \u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO_cZ[5]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [5]),
	.I1(\u_psram_top/u_psram_init/timer_cnt17 ),
	.F(\u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO [5])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO_cZ[5] .INIT=4'h2;
LUT2 \u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO_cZ[6]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [6]),
	.I1(\u_psram_top/u_psram_init/timer_cnt17 ),
	.F(\u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO [6])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO_cZ[6] .INIT=4'h2;
LUT2 \u_psram_top/u_psram_init/timer_cnt1_qxu_cZ[7]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [7]),
	.I1(\u_psram_top/u_psram_init/timer_cnt17 ),
	.F(\u_psram_top/u_psram_init/timer_cnt1_qxu [7])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_qxu_cZ[7] .INIT=4'h2;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_1_2_0  (
	.I0(\u_psram_top/u_psram_init/check_cntlde_0_1_0_N_4L5_sx ),
	.I1(\u_psram_top/u_psram_init/check_cntlde_0_1_0_N_3L3_RNID8QG ),
	.I2(\u_psram_top/u_psram_init/check_cntlde_0_1_N_3L3 ),
	.I3(\u_psram_top/u_psram_init/check_cntlde_0_a2_0_3 ),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_1_2_0 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_1_2_0 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_1_2_1  (
	.I0(\u_psram_top/u_psram_init/check_cntlde_0_1_0_N_4L5_sx ),
	.I1(\u_psram_top/u_psram_init/check_cntlde_0_1_0_N_3L3_RNID8QG ),
	.I2(\u_psram_top/u_psram_init/check_cntlde_0_1_N_3L3 ),
	.I3(\u_psram_top/u_psram_init/check_cntlde_0_a2_0_3 ),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_1_2_1 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_1_2_1 .INIT=16'h0000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_1_0_0  (
	.I0(\u_psram_top/u_psram_init/check_cntlde_0_1_0_N_4L5_sx ),
	.I1(\u_psram_top/u_psram_init/check_cntlde_0_1_0_N_3L3_RNID8QG ),
	.I2(\u_psram_top/u_psram_init/check_cntlde_0_1_N_3L3 ),
	.I3(\u_psram_top/u_psram_init/check_cntlde_0_a2_0_3 ),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_1_0_0 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_1_0_0 .INIT=16'hFF00;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_1_0_2  (
	.I0(\u_psram_top/u_psram_init/check_cntlde_0_1_0_N_4L5_sx ),
	.I1(\u_psram_top/u_psram_init/check_cntlde_0_1_0_N_3L3_RNID8QG ),
	.I2(\u_psram_top/u_psram_init/check_cntlde_0_1_N_3L3 ),
	.I3(\u_psram_top/u_psram_init/check_cntlde_0_a2_0_3 ),
	.F(\u_psram_top/u_psram_init/check_cntlde_0_1_0_2 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_1_0_2 .INIT=16'h0000;
MUX2_LUT5 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_1_0  (
	.I0(\u_psram_top/u_psram_init/check_cntlde_0_1_0_0 ),
	.I1(\u_psram_top/u_psram_init/check_cntlde_0_1_0_2 ),
	.S0(\u_psram_top/u_psram_init/check_cntlde_0_1_0_1 ),
	.O(\u_psram_top/u_psram_init/check_cntlde_0_1_0_3 )
);
MUX2_LUT5 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_1_2  (
	.I0(\u_psram_top/u_psram_init/check_cntlde_0_1_2_0 ),
	.I1(\u_psram_top/u_psram_init/check_cntlde_0_1_2_1 ),
	.S0(\u_psram_top/u_psram_init/check_cntlde_0_1_0_1 ),
	.O(\u_psram_top/u_psram_init/check_cntlde_0_1_2 )
);
MUX2_LUT6 \u_psram_top/u_psram_init/read_calibration[1].check_cntlde_0_1  (
	.I0(\u_psram_top/u_psram_init/check_cntlde_0_1_0_3 ),
	.I1(\u_psram_top/u_psram_init/check_cntlde_0_1_2 ),
	.S0(\u_psram_top/u_psram_init/check_cntlde_0_1_1 ),
	.O(\u_psram_top/u_psram_init/check_cntlde_0_1_0 )
);
DFFCE \u_psram_top/u_psram_init/read_calibration[1].init_calib_d_fast[1]  (
	.D(VCC),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/init_calib_d17 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/init_calib_d_fast [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].init_calib_d_fast[1] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].init_calib_d_fast[0]  (
	.D(VCC),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/init_calib_d6 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/init_calib_d_fast [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].init_calib_d_fast[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/burst128_init.cmd_fast  (
	.D(\u_psram_top/u_psram_init/cmd7 ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/cmd_fast )
);
defparam \u_psram_top/u_psram_init/burst128_init.cmd_fast .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/burst128_init.cmd_en_fast  (
	.D(\u_psram_top/u_psram_init/N_122_mux_fast ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/cmd_en_fast )
);
defparam \u_psram_top/u_psram_init/burst128_init.cmd_en_fast .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_fast[0]  (
	.D(\u_psram_top/u_psram_init/wr_ptr_3_fast [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/wr_ptr_fast [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_fast[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_fast[1]  (
	.D(\u_psram_top/u_psram_init/wr_ptr_3_fast [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/wr_ptr_fast [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_fast[1] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/init_calib_d2_rep2  (
	.D(VCC),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/calib_cnt7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/init_calib_rep2 )
);
defparam \u_psram_top/u_psram_init/init_calib_d2_rep2 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/init_calib_d2_rep1  (
	.D(VCC),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/calib_cnt7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/init_calib_rep1 )
);
defparam \u_psram_top/u_psram_init/init_calib_d2_rep1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/init_calib_d2_fast  (
	.D(VCC),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/calib_cnt7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/init_calib_fast )
);
defparam \u_psram_top/u_psram_init/init_calib_d2_fast .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].add_cnt[5]  (
	.D(\u_psram_top/u_psram_init/add_cnt_s [5]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/init_calib_d [0]),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/add_cnt_0 [5])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt[5] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].add_cnt[4]  (
	.D(\u_psram_top/u_psram_init/add_cnt_s [4]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/init_calib_d [0]),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/add_cnt_0 [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt[4] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].add_cnt[3]  (
	.D(\u_psram_top/u_psram_init/add_cnt_s [3]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/init_calib_d [0]),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/add_cnt_0 [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt[3] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].add_cnt[2]  (
	.D(\u_psram_top/u_psram_init/add_cnt_s [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/init_calib_d [0]),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/add_cnt_0 [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt[2] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].add_cnt[1]  (
	.D(\u_psram_top/u_psram_init/add_cnt_s [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/init_calib_d [0]),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/add_cnt_0 [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt[1] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].add_cnt[0]  (
	.D(\u_psram_top/u_psram_init/add_cnt_s [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/init_calib_d [0]),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/add_cnt [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt[0] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].add_cnt[5]  (
	.D(\u_psram_top/u_psram_init/add_cnt_s_0 [5]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/init_calib_d [1]),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/add_cnt [5])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt[5] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].add_cnt[4]  (
	.D(\u_psram_top/u_psram_init/add_cnt_s_0 [4]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/init_calib_d [1]),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/add_cnt [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt[4] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].add_cnt[3]  (
	.D(\u_psram_top/u_psram_init/add_cnt_s_0 [3]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/init_calib_d [1]),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/add_cnt [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt[3] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].add_cnt[2]  (
	.D(\u_psram_top/u_psram_init/add_cnt_s_0 [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/init_calib_d [1]),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/add_cnt [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt[2] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].add_cnt[1]  (
	.D(\u_psram_top/u_psram_init/add_cnt_s_0 [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/init_calib_d [1]),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/add_cnt [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt[1] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].add_cnt[0]  (
	.D(\u_psram_top/u_psram_init/add_cnt_s_0 [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/init_calib_d [1]),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/add_cnt_0 [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt[0] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/calib_cnt_Z[6]  (
	.D(\u_psram_top/u_psram_init/calib_cnt_s [6]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/init_calib_d1 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/calib_cnt [6])
);
defparam \u_psram_top/u_psram_init/calib_cnt_Z[6] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/calib_cnt_Z[5]  (
	.D(\u_psram_top/u_psram_init/calib_cnt_s [5]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/init_calib_d1 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/calib_cnt [5])
);
defparam \u_psram_top/u_psram_init/calib_cnt_Z[5] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/calib_cnt_Z[4]  (
	.D(\u_psram_top/u_psram_init/calib_cnt_s [4]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/init_calib_d1 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/calib_cnt [4])
);
defparam \u_psram_top/u_psram_init/calib_cnt_Z[4] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/calib_cnt_Z[3]  (
	.D(\u_psram_top/u_psram_init/calib_cnt_s [3]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/init_calib_d1 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/calib_cnt [3])
);
defparam \u_psram_top/u_psram_init/calib_cnt_Z[3] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/calib_cnt_Z[2]  (
	.D(\u_psram_top/u_psram_init/calib_cnt_s [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/init_calib_d1 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/calib_cnt [2])
);
defparam \u_psram_top/u_psram_init/calib_cnt_Z[2] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/calib_cnt_Z[1]  (
	.D(\u_psram_top/u_psram_init/calib_cnt_s [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/init_calib_d1 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/calib_cnt [1])
);
defparam \u_psram_top/u_psram_init/calib_cnt_Z[1] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/calib_cnt_Z[0]  (
	.D(\u_psram_top/u_psram_init/calib_cnt_s [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/init_calib_d1 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/calib_cnt [0])
);
defparam \u_psram_top/u_psram_init/calib_cnt_Z[0] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt_Z[7]  (
	.D(\u_psram_top/u_psram_init/timer_cnt_s [7]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init.timer_cnt [7])
);
defparam \u_psram_top/u_psram_init/timer_cnt_Z[7] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt_Z[6]  (
	.D(\u_psram_top/u_psram_init/timer_cnt_s [6]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init.timer_cnt [6])
);
defparam \u_psram_top/u_psram_init/timer_cnt_Z[6] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt[5]  (
	.D(\u_psram_top/u_psram_init/timer_cnt_s [5]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt_Z [5])
);
defparam \u_psram_top/u_psram_init/timer_cnt[5] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt[4]  (
	.D(\u_psram_top/u_psram_init/timer_cnt_s [4]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt_Z [4])
);
defparam \u_psram_top/u_psram_init/timer_cnt[4] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt[3]  (
	.D(\u_psram_top/u_psram_init/timer_cnt_s [3]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt_Z [3])
);
defparam \u_psram_top/u_psram_init/timer_cnt[3] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt[2]  (
	.D(\u_psram_top/u_psram_init/timer_cnt_s [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt_Z [2])
);
defparam \u_psram_top/u_psram_init/timer_cnt[2] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt[1]  (
	.D(\u_psram_top/u_psram_init/timer_cnt_s [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt_Z [1])
);
defparam \u_psram_top/u_psram_init/timer_cnt[1] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt[0]  (
	.D(\u_psram_top/u_psram_init/timer_cnt_s [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt_Z [0])
);
defparam \u_psram_top/u_psram_init/timer_cnt[0] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt0_Z[5]  (
	.D(\u_psram_top/u_psram_init/timer_cnt0_s [5]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/timer_cnt08 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt0 [5])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_Z[5] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt0_Z[4]  (
	.D(\u_psram_top/u_psram_init/timer_cnt0_s [4]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/timer_cnt08 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt0 [4])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_Z[4] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt0_Z[3]  (
	.D(\u_psram_top/u_psram_init/timer_cnt0_s [3]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/timer_cnt08 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt0 [3])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_Z[3] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt0_Z[2]  (
	.D(\u_psram_top/u_psram_init/timer_cnt0_s [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/timer_cnt08 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt0 [2])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_Z[2] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt0_Z[1]  (
	.D(\u_psram_top/u_psram_init/timer_cnt0_s [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/timer_cnt08 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt0 [1])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_Z[1] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt0_Z[0]  (
	.D(\u_psram_top/u_psram_init/timer_cnt0_s [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/timer_cnt08 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt0 [0])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_Z[0] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt1_Z[7]  (
	.D(\u_psram_top/u_psram_init/timer_cnt1_s [7]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/timer_cnt1e ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt1 [7])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_Z[7] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt1_Z[6]  (
	.D(\u_psram_top/u_psram_init/timer_cnt1_s [6]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/timer_cnt1e ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt1 [6])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_Z[6] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt1_Z[5]  (
	.D(\u_psram_top/u_psram_init/timer_cnt1_s [5]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/timer_cnt1e ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt1 [5])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_Z[5] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt1_Z[4]  (
	.D(\u_psram_top/u_psram_init/timer_cnt1_s [4]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/timer_cnt1e ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt1 [4])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_Z[4] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt1_Z[3]  (
	.D(\u_psram_top/u_psram_init/timer_cnt1_s [3]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/timer_cnt1e ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt1 [3])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_Z[3] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt1_Z[2]  (
	.D(\u_psram_top/u_psram_init/timer_cnt1_s [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/timer_cnt1e ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt1 [2])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_Z[2] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt1_Z[1]  (
	.D(\u_psram_top/u_psram_init/timer_cnt1_s [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/timer_cnt1e ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt1 [1])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_Z[1] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt1_Z[0]  (
	.D(\u_psram_top/u_psram_init/timer_cnt1_s [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/timer_cnt1e ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt1 [0])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_Z[0] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].check_cnt[8]  (
	.D(\u_psram_top/u_psram_init/check_cnt_lm_0 [8]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/check_cnte ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/check_cnt [8])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt[8] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].check_cnt[7]  (
	.D(\u_psram_top/u_psram_init/check_cnt_lm_0 [7]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/check_cnte ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/check_cnt [7])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt[7] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].check_cnt[6]  (
	.D(\u_psram_top/u_psram_init/check_cnt_lm_0 [6]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/check_cnte ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/check_cnt [6])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt[6] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].check_cnt[5]  (
	.D(\u_psram_top/u_psram_init/check_cnt_lm_0 [5]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/check_cnte ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/check_cnt [5])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt[5] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].check_cnt[4]  (
	.D(\u_psram_top/u_psram_init/check_cnt_lm_0 [4]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/check_cnte ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/check_cnt [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt[4] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].check_cnt[3]  (
	.D(\u_psram_top/u_psram_init/check_cnt_lm_0 [3]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/check_cnte ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/check_cnt [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt[3] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].check_cnt[2]  (
	.D(\u_psram_top/u_psram_init/check_cnt_lm_0 [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/check_cnte ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/check_cnt [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt[2] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].check_cnt[1]  (
	.D(\u_psram_top/u_psram_init/check_cnt_lm_0 [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/check_cnte ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/check_cnt [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt[1] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].check_cnt[0]  (
	.D(\u_psram_top/u_psram_init/check_cnt_lm_0 [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/check_cnte ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/check_cnt [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt[0] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].check_cnt[8]  (
	.D(\u_psram_top/u_psram_init/check_cnt_lm [8]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/check_cnte_0 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/check_cnt_0 [8])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt[8] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].check_cnt[7]  (
	.D(\u_psram_top/u_psram_init/check_cnt_lm [7]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/check_cnte_0 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/check_cnt_0 [7])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt[7] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].check_cnt[6]  (
	.D(\u_psram_top/u_psram_init/check_cnt_lm [6]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/check_cnte_0 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/check_cnt_0 [6])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt[6] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].check_cnt[5]  (
	.D(\u_psram_top/u_psram_init/check_cnt_lm [5]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/check_cnte_0 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/check_cnt_0 [5])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt[5] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].check_cnt[4]  (
	.D(\u_psram_top/u_psram_init/check_cnt_lm [4]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/check_cnte_0 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/check_cnt_0 [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt[4] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].check_cnt[3]  (
	.D(\u_psram_top/u_psram_init/check_cnt_lm [3]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/check_cnte_0 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/check_cnt_0 [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt[3] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].check_cnt[2]  (
	.D(\u_psram_top/u_psram_init/check_cnt_lm [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/check_cnte_0 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/check_cnt_0 [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt[2] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].check_cnt[1]  (
	.D(\u_psram_top/u_psram_init/check_cnt_lm [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/check_cnte_0 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/check_cnt_0 [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt[1] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].check_cnt[0]  (
	.D(\u_psram_top/u_psram_init/check_cnt_lm [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/check_cnte_0 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/check_cnt_0 [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/burst128_init.cmd  (
	.D(\u_psram_top/u_psram_init/cmd7 ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/cmd_calib )
);
defparam \u_psram_top/u_psram_init/burst128_init.cmd .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[1].calib[1]  (
	.D(\u_psram_top/u_psram_init/calib_16 [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/calib [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].calib[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[0].calib[0]  (
	.D(\u_psram_top/u_psram_init/calib_6 [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/calib [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].calib[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[0].VALUE[0]  (
	.D(\u_psram_top/u_psram_init/VALUE_7_0_0 [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/VALUE [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].VALUE[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/burst128_init.cmd_en  (
	.D(\u_psram_top/u_psram_init/N_122_mux ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/cmd_en_calib )
);
defparam \u_psram_top/u_psram_init/burst128_init.cmd_en .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[1].cnt_clr[1]  (
	.D(\u_psram_top/u_psram_init/cnt_clr19 ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/cnt_clr [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].cnt_clr[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[0].cnt_clr[0]  (
	.D(\u_psram_top/u_psram_init/cnt_clr7 ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/cnt_clr [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].cnt_clr[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[1].VALUE[1]  (
	.D(\u_psram_top/u_psram_init/VALUE_18_0_0 [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/VALUE [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].VALUE[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_cnt_Z[6]  (
	.D(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_6_0_SUM ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_cnt [6])
);
defparam \u_psram_top/u_psram_init/read_cnt_Z[6] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_cnt_Z[5]  (
	.D(\u_psram_top/u_psram_init/read_cnt_3 [5]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_cnt [5])
);
defparam \u_psram_top/u_psram_init/read_cnt_Z[5] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_cnt_Z[4]  (
	.D(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_4_0_SUM ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_cnt [4])
);
defparam \u_psram_top/u_psram_init/read_cnt_Z[4] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_cnt_Z[3]  (
	.D(\u_psram_top/u_psram_init/read_cnt_3 [3]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_cnt [3])
);
defparam \u_psram_top/u_psram_init/read_cnt_Z[3] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_cnt_Z[2]  (
	.D(\u_psram_top/u_psram_init/read_cnt_3 [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_cnt [2])
);
defparam \u_psram_top/u_psram_init/read_cnt_Z[2] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_cnt_Z[1]  (
	.D(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_1_0_SUM ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_cnt [1])
);
defparam \u_psram_top/u_psram_init/read_cnt_Z[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_cnt_Z[0]  (
	.D(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_0_0_SUM ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_cnt [0])
);
defparam \u_psram_top/u_psram_init/read_cnt_Z[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/tvcs_cnt_Z[6]  (
	.D(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_6_0_SUM ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [6])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_Z[6] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/tvcs_cnt_Z[5]  (
	.D(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_5_0_SUM ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [5])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_Z[5] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/tvcs_cnt_Z[4]  (
	.D(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_4_0_SUM ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [4])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_Z[4] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/tvcs_cnt_Z[3]  (
	.D(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_3_0_SUM ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [3])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_Z[3] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/tvcs_cnt_Z[2]  (
	.D(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_2_0_SUM ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [2])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_Z[2] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/tvcs_cnt_Z[1]  (
	.D(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_1_0_SUM ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [1])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_Z[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/tvcs_cnt_Z[0]  (
	.D(\u_psram_top/u_psram_init/tvcs_cnt_3 [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [0])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_Z[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[1].wr_ptr[2]  (
	.D(\u_psram_top/u_psram_init/wr_ptr_7 [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/wr_ptr_0 [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].wr_ptr[2] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[1].wr_ptr[1]  (
	.D(\u_psram_top/u_psram_init/wr_ptr_7 [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/wr_ptr_0 [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].wr_ptr[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[1].wr_ptr[0]  (
	.D(\u_psram_top/u_psram_init/wr_ptr_7 [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/wr_ptr_0 [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].wr_ptr[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[0].wr_ptr[2]  (
	.D(\u_psram_top/u_psram_init/wr_ptr_3 [2]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/wr_ptr [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].wr_ptr[2] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[0].wr_ptr[1]  (
	.D(\u_psram_top/u_psram_init/wr_ptr_3 [1]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/wr_ptr [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].wr_ptr[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[0].wr_ptr[0]  (
	.D(\u_psram_top/u_psram_init/wr_ptr_3 [0]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/wr_ptr [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].wr_ptr[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_cnt_Z[8]  (
	.D(\u_psram_top/u_psram_init/read_cnt_3 [8]),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_cnt [8])
);
defparam \u_psram_top/u_psram_init/read_cnt_Z[8] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_cnt_Z[7]  (
	.D(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_7_0_SUM ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_cnt [7])
);
defparam \u_psram_top/u_psram_init/read_cnt_Z[7] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/tvcs_cnt_Z[15]  (
	.D(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_s_15_0_SUM ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [15])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_Z[15] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/tvcs_cnt_Z[14]  (
	.D(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_14_0_SUM ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [14])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_Z[14] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/tvcs_cnt_Z[13]  (
	.D(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_13_0_SUM ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [13])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_Z[13] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/tvcs_cnt_Z[12]  (
	.D(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_12_0_SUM ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [12])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_Z[12] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/tvcs_cnt_Z[11]  (
	.D(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_11_0_SUM ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [11])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_Z[11] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/tvcs_cnt_Z[10]  (
	.D(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_10_0_SUM ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [10])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_Z[10] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/tvcs_cnt_Z[9]  (
	.D(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_9_0_SUM ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [9])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_Z[9] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/tvcs_cnt_Z[8]  (
	.D(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_8_0_SUM ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [8])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_Z[8] .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/tvcs_cnt_Z[7]  (
	.D(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_7_0_SUM ),
	.CLK(\u_psram_top/clk_outz ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [7])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_Z[7] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/init_calib_d2  (
	.D(VCC),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/calib_cnt7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(init_calib)
);
defparam \u_psram_top/u_psram_init/init_calib_d2 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].SDTAP[0]  (
	.D(\u_psram_top/u_psram_init/cmd_en_calib ),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/un1_SDTAP8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/SDTAP [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].SDTAP[0] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].SDTAP[1]  (
	.D(\u_psram_top/u_psram_init/cmd_en_calib ),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/N_136_i ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/SDTAP [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].SDTAP[1] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].init_calib_d[0]  (
	.D(VCC),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/init_calib_d6 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/init_calib_d [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].init_calib_d[0] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].init_calib_d[1]  (
	.D(VCC),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/init_calib_d17 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/init_calib_d [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].init_calib_d[1] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/burst128_init.wr_data[0]  (
	.D(\u_psram_top/u_psram_init/cmd10 ),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/cmd11_i ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/wr_data_calib [0])
);
defparam \u_psram_top/u_psram_init/burst128_init.wr_data[0] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/burst128_init.wr_data[26]  (
	.D(\u_psram_top/u_psram_init/cmd9 ),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/cmd11_i ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/wr_data_calib [5])
);
defparam \u_psram_top/u_psram_init/burst128_init.wr_data[26] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/burst128_init.wr_data[25]  (
	.D(\u_psram_top/u_psram_init/m34 ),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/cmd11_i ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/wr_data_calib [3])
);
defparam \u_psram_top/u_psram_init/burst128_init.wr_data[25] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/burst128_init.wr_data[15]  (
	.D(\u_psram_top/u_psram_init/m21 ),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/cmd11_i ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/wr_data_calib [7])
);
defparam \u_psram_top/u_psram_init/burst128_init.wr_data[15] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/burst128_init.wr_data[4]  (
	.D(\u_psram_top/u_psram_init/m43 ),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/cmd11_i ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/wr_data_calib [4])
);
defparam \u_psram_top/u_psram_init/burst128_init.wr_data[4] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/burst128_init.wr_data[2]  (
	.D(\u_psram_top/u_psram_init/cmd8 ),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/cmd11_i ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/wr_data_calib [2])
);
defparam \u_psram_top/u_psram_init/burst128_init.wr_data[2] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/burst128_init.wr_data[20]  (
	.D(\u_psram_top/u_psram_init/wr_data_2 [45]),
	.CLK(\u_psram_top/clk_outz ),
	.CE(\u_psram_top/u_psram_init/cmd11_i ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/wr_data_calib [20])
);
defparam \u_psram_top/u_psram_init/burst128_init.wr_data[20] .INIT=1'b0;
ALU \u_psram_top/u_psram_init/un2_tvcs_cnt_1_s_15_0  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [15]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_14 ),
	.COUT(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_s_15_0_COUT ),
	.SUM(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_s_15_0_SUM )
);
defparam \u_psram_top/u_psram_init/un2_tvcs_cnt_1_s_15_0 .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_14_0  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [14]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_13 ),
	.COUT(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_14 ),
	.SUM(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_14_0_SUM )
);
defparam \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_14_0 .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_13_0  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [13]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_12 ),
	.COUT(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_13 ),
	.SUM(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_13_0_SUM )
);
defparam \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_13_0 .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_12_0  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [12]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_11 ),
	.COUT(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_12 ),
	.SUM(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_12_0_SUM )
);
defparam \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_12_0 .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_11_0  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [11]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_10 ),
	.COUT(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_11 ),
	.SUM(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_11_0_SUM )
);
defparam \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_11_0 .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_10_0  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [10]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_9 ),
	.COUT(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_10 ),
	.SUM(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_10_0_SUM )
);
defparam \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_10_0 .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_9_0  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [9]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_8 ),
	.COUT(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_9 ),
	.SUM(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_9_0_SUM )
);
defparam \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_9_0 .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_8_0  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [8]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_7 ),
	.COUT(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_8 ),
	.SUM(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_8_0_SUM )
);
defparam \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_8_0 .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_7_0  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [7]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_6 ),
	.COUT(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_7 ),
	.SUM(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_7_0_SUM )
);
defparam \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_7_0 .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_6_0  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [6]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_5 ),
	.COUT(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_6 ),
	.SUM(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_6_0_SUM )
);
defparam \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_6_0 .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_5_0  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [5]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_4 ),
	.COUT(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_5 ),
	.SUM(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_5_0_SUM )
);
defparam \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_5_0 .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_4_0  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [4]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_3 ),
	.COUT(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_4 ),
	.SUM(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_4_0_SUM )
);
defparam \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_4_0 .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_3_0  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [3]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_2 ),
	.COUT(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_3 ),
	.SUM(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_3_0_SUM )
);
defparam \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_3_0 .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_2_0  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [2]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_1 ),
	.COUT(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_2 ),
	.SUM(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_2_0_SUM )
);
defparam \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_2_0 .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_1_0  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [1]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_0 ),
	.COUT(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_1 ),
	.SUM(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_1_0_SUM )
);
defparam \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_1_0 .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_0_0  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [0]),
	.I1(GND),
	.I3(GND),
	.CIN(VCC),
	.COUT(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_0 ),
	.SUM(\u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_0_0_SUM )
);
defparam \u_psram_top/u_psram_init/un2_tvcs_cnt_1_cry_0_0 .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/un1_read_cnt_1_s_8_0  (
	.I0(\u_psram_top/u_psram_init/read_cnt [8]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_7 ),
	.COUT(\u_psram_top/u_psram_init/un1_read_cnt_1_s_8_0_COUT ),
	.SUM(\u_psram_top/u_psram_init/un1_read_cnt_1_s_8_0_SUM )
);
defparam \u_psram_top/u_psram_init/un1_read_cnt_1_s_8_0 .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/un1_read_cnt_1_cry_7_0  (
	.I0(\u_psram_top/u_psram_init/read_cnt [7]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_6 ),
	.COUT(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_7 ),
	.SUM(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_7_0_SUM )
);
defparam \u_psram_top/u_psram_init/un1_read_cnt_1_cry_7_0 .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/un1_read_cnt_1_cry_6_0  (
	.I0(\u_psram_top/u_psram_init/read_cnt [6]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_5 ),
	.COUT(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_6 ),
	.SUM(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_6_0_SUM )
);
defparam \u_psram_top/u_psram_init/un1_read_cnt_1_cry_6_0 .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/un1_read_cnt_1_cry_5_0  (
	.I0(\u_psram_top/u_psram_init/read_cnt [5]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_4 ),
	.COUT(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_5 ),
	.SUM(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_5_0_SUM )
);
defparam \u_psram_top/u_psram_init/un1_read_cnt_1_cry_5_0 .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/un1_read_cnt_1_cry_4_0  (
	.I0(\u_psram_top/u_psram_init/read_cnt [4]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_3 ),
	.COUT(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_4 ),
	.SUM(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_4_0_SUM )
);
defparam \u_psram_top/u_psram_init/un1_read_cnt_1_cry_4_0 .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/un1_read_cnt_1_cry_3_0  (
	.I0(\u_psram_top/u_psram_init/read_cnt [3]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_2 ),
	.COUT(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_3 ),
	.SUM(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_3_0_SUM )
);
defparam \u_psram_top/u_psram_init/un1_read_cnt_1_cry_3_0 .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/un1_read_cnt_1_cry_2_0  (
	.I0(\u_psram_top/u_psram_init/read_cnt [2]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_1 ),
	.COUT(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_2 ),
	.SUM(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_2_0_SUM )
);
defparam \u_psram_top/u_psram_init/un1_read_cnt_1_cry_2_0 .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/un1_read_cnt_1_cry_1_0  (
	.I0(\u_psram_top/u_psram_init/read_cnt [1]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_0 ),
	.COUT(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_1 ),
	.SUM(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_1_0_SUM )
);
defparam \u_psram_top/u_psram_init/un1_read_cnt_1_cry_1_0 .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/un1_read_cnt_1_cry_0_0  (
	.I0(\u_psram_top/u_psram_init/read_cnt [0]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/read_cnt9 ),
	.COUT(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_0 ),
	.SUM(\u_psram_top/u_psram_init/un1_read_cnt_1_cry_0_0_SUM )
);
defparam \u_psram_top/u_psram_init/un1_read_cnt_1_cry_0_0 .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[1].check_cnt_s_0[8]  (
	.I0(\u_psram_top/u_psram_init/check_cnt_0 [8]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/check_cnt_cry [7]),
	.COUT(\u_psram_top/u_psram_init/check_cnt_s_0_COUT [8]),
	.SUM(\u_psram_top/u_psram_init/check_cnt_s [8])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_s_0[8] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[1].check_cnt_cry_0[7]  (
	.I0(\u_psram_top/u_psram_init/check_cnt_0 [7]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/check_cnt_cry [6]),
	.COUT(\u_psram_top/u_psram_init/check_cnt_cry [7]),
	.SUM(\u_psram_top/u_psram_init/check_cnt_s [7])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_cry_0[7] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[1].check_cnt_cry_0[6]  (
	.I0(\u_psram_top/u_psram_init/check_cnt_0 [6]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/check_cnt_cry [5]),
	.COUT(\u_psram_top/u_psram_init/check_cnt_cry [6]),
	.SUM(\u_psram_top/u_psram_init/check_cnt_s [6])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_cry_0[6] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[1].check_cnt_cry_0[5]  (
	.I0(\u_psram_top/u_psram_init/check_cnt_0 [5]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/check_cnt_cry [4]),
	.COUT(\u_psram_top/u_psram_init/check_cnt_cry [5]),
	.SUM(\u_psram_top/u_psram_init/check_cnt_s [5])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_cry_0[5] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[1].check_cnt_cry_0[4]  (
	.I0(\u_psram_top/u_psram_init/check_cnt_0 [4]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/check_cnt_cry [3]),
	.COUT(\u_psram_top/u_psram_init/check_cnt_cry [4]),
	.SUM(\u_psram_top/u_psram_init/check_cnt_s [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_cry_0[4] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[1].check_cnt_cry_0[3]  (
	.I0(\u_psram_top/u_psram_init/check_cnt_0 [3]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/check_cnt_cry [2]),
	.COUT(\u_psram_top/u_psram_init/check_cnt_cry [3]),
	.SUM(\u_psram_top/u_psram_init/check_cnt_s [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_cry_0[3] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[1].check_cnt_cry_0[2]  (
	.I0(\u_psram_top/u_psram_init/check_cnt_0 [2]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/check_cnt_cry [1]),
	.COUT(\u_psram_top/u_psram_init/check_cnt_cry [2]),
	.SUM(\u_psram_top/u_psram_init/check_cnt_s [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_cry_0[2] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[1].check_cnt_cry_0[1]  (
	.I0(\u_psram_top/u_psram_init/check_cnt_0 [1]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/check_cnt_cry [0]),
	.COUT(\u_psram_top/u_psram_init/check_cnt_cry [1]),
	.SUM(\u_psram_top/u_psram_init/check_cnt_s [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_cry_0[1] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[1].check_cnt_cry_0[0]  (
	.I0(\u_psram_top/u_psram_init/check_cnt_0 [0]),
	.I1(GND),
	.I3(GND),
	.CIN(VCC),
	.COUT(\u_psram_top/u_psram_init/check_cnt_cry [0]),
	.SUM(\u_psram_top/u_psram_init/check_cnt_s [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_cry_0[0] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[0].check_cnt_s_0[8]  (
	.I0(\u_psram_top/u_psram_init/check_cnt [8]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/check_cnt_cry_0 [7]),
	.COUT(\u_psram_top/u_psram_init/check_cnt_s_0_COUT_0 [8]),
	.SUM(\u_psram_top/u_psram_init/check_cnt_s_0 [8])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_s_0[8] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[0].check_cnt_cry_0[7]  (
	.I0(\u_psram_top/u_psram_init/check_cnt [7]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/check_cnt_cry_0 [6]),
	.COUT(\u_psram_top/u_psram_init/check_cnt_cry_0 [7]),
	.SUM(\u_psram_top/u_psram_init/check_cnt_s_0 [7])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_cry_0[7] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[0].check_cnt_cry_0[6]  (
	.I0(\u_psram_top/u_psram_init/check_cnt [6]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/check_cnt_cry_0 [5]),
	.COUT(\u_psram_top/u_psram_init/check_cnt_cry_0 [6]),
	.SUM(\u_psram_top/u_psram_init/check_cnt_s_0 [6])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_cry_0[6] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[0].check_cnt_cry_0[5]  (
	.I0(\u_psram_top/u_psram_init/check_cnt [5]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/check_cnt_cry_0 [4]),
	.COUT(\u_psram_top/u_psram_init/check_cnt_cry_0 [5]),
	.SUM(\u_psram_top/u_psram_init/check_cnt_s_0 [5])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_cry_0[5] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[0].check_cnt_cry_0[4]  (
	.I0(\u_psram_top/u_psram_init/check_cnt [4]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/check_cnt_cry_0 [3]),
	.COUT(\u_psram_top/u_psram_init/check_cnt_cry_0 [4]),
	.SUM(\u_psram_top/u_psram_init/check_cnt_s_0 [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_cry_0[4] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[0].check_cnt_cry_0[3]  (
	.I0(\u_psram_top/u_psram_init/check_cnt [3]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/check_cnt_cry_0 [2]),
	.COUT(\u_psram_top/u_psram_init/check_cnt_cry_0 [3]),
	.SUM(\u_psram_top/u_psram_init/check_cnt_s_0 [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_cry_0[3] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[0].check_cnt_cry_0[2]  (
	.I0(\u_psram_top/u_psram_init/check_cnt [2]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/check_cnt_cry_0 [1]),
	.COUT(\u_psram_top/u_psram_init/check_cnt_cry_0 [2]),
	.SUM(\u_psram_top/u_psram_init/check_cnt_s_0 [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_cry_0[2] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[0].check_cnt_cry_0[1]  (
	.I0(\u_psram_top/u_psram_init/check_cnt [1]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/check_cnt_cry_0 [0]),
	.COUT(\u_psram_top/u_psram_init/check_cnt_cry_0 [1]),
	.SUM(\u_psram_top/u_psram_init/check_cnt_s_0 [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_cry_0[1] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[0].check_cnt_cry_0[0]  (
	.I0(\u_psram_top/u_psram_init/check_cnt [0]),
	.I1(GND),
	.I3(GND),
	.CIN(VCC),
	.COUT(\u_psram_top/u_psram_init/check_cnt_cry_0 [0]),
	.SUM(\u_psram_top/u_psram_init/check_cnt_s_0 [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_cry_0[0] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/timer_cnt1_s_0[7]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1_qxu [7]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/timer_cnt1_cry [6]),
	.COUT(\u_psram_top/u_psram_init/timer_cnt1_s_0_COUT [7]),
	.SUM(\u_psram_top/u_psram_init/timer_cnt1_s [7])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_s_0[7] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/timer_cnt1_cry_0[6]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO [6]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/timer_cnt1_cry [5]),
	.COUT(\u_psram_top/u_psram_init/timer_cnt1_cry [6]),
	.SUM(\u_psram_top/u_psram_init/timer_cnt1_s [6])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_cry_0[6] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/timer_cnt1_cry_0[5]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO [5]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/timer_cnt1_cry [4]),
	.COUT(\u_psram_top/u_psram_init/timer_cnt1_cry [5]),
	.SUM(\u_psram_top/u_psram_init/timer_cnt1_s [5])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_cry_0[5] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/timer_cnt1_cry_0[4]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO [4]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/timer_cnt1_cry [3]),
	.COUT(\u_psram_top/u_psram_init/timer_cnt1_cry [4]),
	.SUM(\u_psram_top/u_psram_init/timer_cnt1_s [4])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_cry_0[4] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/timer_cnt1_cry_0[3]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO [3]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/timer_cnt1_cry [2]),
	.COUT(\u_psram_top/u_psram_init/timer_cnt1_cry [3]),
	.SUM(\u_psram_top/u_psram_init/timer_cnt1_s [3])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_cry_0[3] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/timer_cnt1_cry_0[2]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO [2]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/timer_cnt1_cry [1]),
	.COUT(\u_psram_top/u_psram_init/timer_cnt1_cry [2]),
	.SUM(\u_psram_top/u_psram_init/timer_cnt1_s [2])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_cry_0[2] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/timer_cnt1_cry_0[1]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO [1]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/timer_cnt1_cry [0]),
	.COUT(\u_psram_top/u_psram_init/timer_cnt1_cry [1]),
	.SUM(\u_psram_top/u_psram_init/timer_cnt1_s [1])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_cry_0[1] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/timer_cnt1_cry_0[0]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1_cry_0_RNO [0]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/timer_cnt1_scalar ),
	.COUT(\u_psram_top/u_psram_init/timer_cnt1_cry [0]),
	.SUM(\u_psram_top/u_psram_init/timer_cnt1_s [0])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_cry_0[0] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/timer_cnt0_s_0[5]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [5]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/timer_cnt0_cry [4]),
	.COUT(\u_psram_top/u_psram_init/timer_cnt0_s_0_COUT [5]),
	.SUM(\u_psram_top/u_psram_init/timer_cnt0_s [5])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_s_0[5] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/timer_cnt0_cry_0[4]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [4]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/timer_cnt0_cry [3]),
	.COUT(\u_psram_top/u_psram_init/timer_cnt0_cry [4]),
	.SUM(\u_psram_top/u_psram_init/timer_cnt0_s [4])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_cry_0[4] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/timer_cnt0_cry_0[3]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [3]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/timer_cnt0_cry [2]),
	.COUT(\u_psram_top/u_psram_init/timer_cnt0_cry [3]),
	.SUM(\u_psram_top/u_psram_init/timer_cnt0_s [3])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_cry_0[3] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/timer_cnt0_cry_0[2]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [2]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/timer_cnt0_cry [1]),
	.COUT(\u_psram_top/u_psram_init/timer_cnt0_cry [2]),
	.SUM(\u_psram_top/u_psram_init/timer_cnt0_s [2])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_cry_0[2] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/timer_cnt0_cry_0[1]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/timer_cnt0_cry [0]),
	.COUT(\u_psram_top/u_psram_init/timer_cnt0_cry [1]),
	.SUM(\u_psram_top/u_psram_init/timer_cnt0_s [1])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_cry_0[1] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/timer_cnt0_cry_0[0]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I1(GND),
	.I3(GND),
	.CIN(VCC),
	.COUT(\u_psram_top/u_psram_init/timer_cnt0_cry [0]),
	.SUM(\u_psram_top/u_psram_init/timer_cnt0_s [0])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_cry_0[0] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/timer_cnt_s_0[7]  (
	.I0(\u_psram_top/u_psram_init.timer_cnt [7]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/timer_cnt_cry [6]),
	.COUT(\u_psram_top/u_psram_init/timer_cnt_s_0_COUT [7]),
	.SUM(\u_psram_top/u_psram_init/timer_cnt_s [7])
);
defparam \u_psram_top/u_psram_init/timer_cnt_s_0[7] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/timer_cnt_cry_0[6]  (
	.I0(\u_psram_top/u_psram_init.timer_cnt [6]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/timer_cnt_cry [5]),
	.COUT(\u_psram_top/u_psram_init/timer_cnt_cry [6]),
	.SUM(\u_psram_top/u_psram_init/timer_cnt_s [6])
);
defparam \u_psram_top/u_psram_init/timer_cnt_cry_0[6] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/timer_cnt_cry_0[5]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt_Z [5]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/timer_cnt_cry [4]),
	.COUT(\u_psram_top/u_psram_init/timer_cnt_cry [5]),
	.SUM(\u_psram_top/u_psram_init/timer_cnt_s [5])
);
defparam \u_psram_top/u_psram_init/timer_cnt_cry_0[5] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/timer_cnt_cry_0[4]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt_Z [4]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/timer_cnt_cry [3]),
	.COUT(\u_psram_top/u_psram_init/timer_cnt_cry [4]),
	.SUM(\u_psram_top/u_psram_init/timer_cnt_s [4])
);
defparam \u_psram_top/u_psram_init/timer_cnt_cry_0[4] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/timer_cnt_cry_0[3]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt_Z [3]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/timer_cnt_cry [2]),
	.COUT(\u_psram_top/u_psram_init/timer_cnt_cry [3]),
	.SUM(\u_psram_top/u_psram_init/timer_cnt_s [3])
);
defparam \u_psram_top/u_psram_init/timer_cnt_cry_0[3] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/timer_cnt_cry_0[2]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt_Z [2]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/timer_cnt_cry [1]),
	.COUT(\u_psram_top/u_psram_init/timer_cnt_cry [2]),
	.SUM(\u_psram_top/u_psram_init/timer_cnt_s [2])
);
defparam \u_psram_top/u_psram_init/timer_cnt_cry_0[2] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/timer_cnt_cry_0[1]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt_Z [1]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/timer_cnt_cry [0]),
	.COUT(\u_psram_top/u_psram_init/timer_cnt_cry [1]),
	.SUM(\u_psram_top/u_psram_init/timer_cnt_s [1])
);
defparam \u_psram_top/u_psram_init/timer_cnt_cry_0[1] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/timer_cnt_cry_0[0]  (
	.I0(\u_psram_top/u_psram_init/timer_cnt_Z [0]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/timer_cnt_scalar ),
	.COUT(\u_psram_top/u_psram_init/timer_cnt_cry [0]),
	.SUM(\u_psram_top/u_psram_init/timer_cnt_s [0])
);
defparam \u_psram_top/u_psram_init/timer_cnt_cry_0[0] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/calib_cnt_s_0[6]  (
	.I0(\u_psram_top/u_psram_init/calib_cnt [6]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/calib_cnt_cry [5]),
	.COUT(\u_psram_top/u_psram_init/calib_cnt_s_0_COUT [6]),
	.SUM(\u_psram_top/u_psram_init/calib_cnt_s [6])
);
defparam \u_psram_top/u_psram_init/calib_cnt_s_0[6] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/calib_cnt_cry_0[5]  (
	.I0(\u_psram_top/u_psram_init/calib_cnt [5]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/calib_cnt_cry [4]),
	.COUT(\u_psram_top/u_psram_init/calib_cnt_cry [5]),
	.SUM(\u_psram_top/u_psram_init/calib_cnt_s [5])
);
defparam \u_psram_top/u_psram_init/calib_cnt_cry_0[5] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/calib_cnt_cry_0[4]  (
	.I0(\u_psram_top/u_psram_init/calib_cnt [4]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/calib_cnt_cry [3]),
	.COUT(\u_psram_top/u_psram_init/calib_cnt_cry [4]),
	.SUM(\u_psram_top/u_psram_init/calib_cnt_s [4])
);
defparam \u_psram_top/u_psram_init/calib_cnt_cry_0[4] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/calib_cnt_cry_0[3]  (
	.I0(\u_psram_top/u_psram_init/calib_cnt [3]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/calib_cnt_cry [2]),
	.COUT(\u_psram_top/u_psram_init/calib_cnt_cry [3]),
	.SUM(\u_psram_top/u_psram_init/calib_cnt_s [3])
);
defparam \u_psram_top/u_psram_init/calib_cnt_cry_0[3] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/calib_cnt_cry_0[2]  (
	.I0(\u_psram_top/u_psram_init/calib_cnt [2]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/calib_cnt_cry [1]),
	.COUT(\u_psram_top/u_psram_init/calib_cnt_cry [2]),
	.SUM(\u_psram_top/u_psram_init/calib_cnt_s [2])
);
defparam \u_psram_top/u_psram_init/calib_cnt_cry_0[2] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/calib_cnt_cry_0[1]  (
	.I0(\u_psram_top/u_psram_init/calib_cnt [1]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/calib_cnt_cry [0]),
	.COUT(\u_psram_top/u_psram_init/calib_cnt_cry [1]),
	.SUM(\u_psram_top/u_psram_init/calib_cnt_s [1])
);
defparam \u_psram_top/u_psram_init/calib_cnt_cry_0[1] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/calib_cnt_cry_0[0]  (
	.I0(\u_psram_top/u_psram_init/calib_cnt [0]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/calib_cnt_scalar ),
	.COUT(\u_psram_top/u_psram_init/calib_cnt_cry [0]),
	.SUM(\u_psram_top/u_psram_init/calib_cnt_s [0])
);
defparam \u_psram_top/u_psram_init/calib_cnt_cry_0[0] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[1].add_cnt_s_0[5]  (
	.I0(\u_psram_top/u_psram_init/add_cnt [5]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/add_cnt_cry [4]),
	.COUT(\u_psram_top/u_psram_init/add_cnt_s_0_COUT [5]),
	.SUM(\u_psram_top/u_psram_init/add_cnt_s_0 [5])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt_s_0[5] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[1].add_cnt_cry_0[4]  (
	.I0(\u_psram_top/u_psram_init/add_cnt [4]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/add_cnt_cry [3]),
	.COUT(\u_psram_top/u_psram_init/add_cnt_cry [4]),
	.SUM(\u_psram_top/u_psram_init/add_cnt_s_0 [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt_cry_0[4] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[1].add_cnt_cry_0[3]  (
	.I0(\u_psram_top/u_psram_init/add_cnt [3]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/add_cnt_cry [2]),
	.COUT(\u_psram_top/u_psram_init/add_cnt_cry [3]),
	.SUM(\u_psram_top/u_psram_init/add_cnt_s_0 [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt_cry_0[3] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[1].add_cnt_cry_0[2]  (
	.I0(\u_psram_top/u_psram_init/add_cnt [2]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/add_cnt_cry [1]),
	.COUT(\u_psram_top/u_psram_init/add_cnt_cry [2]),
	.SUM(\u_psram_top/u_psram_init/add_cnt_s_0 [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt_cry_0[2] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[1].add_cnt_cry_0[1]  (
	.I0(\u_psram_top/u_psram_init/add_cnt [1]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/add_cnt_cry [0]),
	.COUT(\u_psram_top/u_psram_init/add_cnt_cry [1]),
	.SUM(\u_psram_top/u_psram_init/add_cnt_s_0 [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt_cry_0[1] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[1].add_cnt_cry_0[0]  (
	.I0(\u_psram_top/u_psram_init/add_cnt_0 [0]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/add_cnt_scalar ),
	.COUT(\u_psram_top/u_psram_init/add_cnt_cry [0]),
	.SUM(\u_psram_top/u_psram_init/add_cnt_s_0 [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt_cry_0[0] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[0].add_cnt_s_0[5]  (
	.I0(\u_psram_top/u_psram_init/add_cnt_0 [5]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/add_cnt_cry_0 [4]),
	.COUT(\u_psram_top/u_psram_init/add_cnt_s_0_COUT_0 [5]),
	.SUM(\u_psram_top/u_psram_init/add_cnt_s [5])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt_s_0[5] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[0].add_cnt_cry_0[4]  (
	.I0(\u_psram_top/u_psram_init/add_cnt_0 [4]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/add_cnt_cry_0 [3]),
	.COUT(\u_psram_top/u_psram_init/add_cnt_cry_0 [4]),
	.SUM(\u_psram_top/u_psram_init/add_cnt_s [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt_cry_0[4] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[0].add_cnt_cry_0[3]  (
	.I0(\u_psram_top/u_psram_init/add_cnt_0 [3]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/add_cnt_cry_0 [2]),
	.COUT(\u_psram_top/u_psram_init/add_cnt_cry_0 [3]),
	.SUM(\u_psram_top/u_psram_init/add_cnt_s [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt_cry_0[3] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[0].add_cnt_cry_0[2]  (
	.I0(\u_psram_top/u_psram_init/add_cnt_0 [2]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/add_cnt_cry_0 [1]),
	.COUT(\u_psram_top/u_psram_init/add_cnt_cry_0 [2]),
	.SUM(\u_psram_top/u_psram_init/add_cnt_s [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt_cry_0[2] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[0].add_cnt_cry_0[1]  (
	.I0(\u_psram_top/u_psram_init/add_cnt_0 [1]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/add_cnt_cry_0 [0]),
	.COUT(\u_psram_top/u_psram_init/add_cnt_cry_0 [1]),
	.SUM(\u_psram_top/u_psram_init/add_cnt_s [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt_cry_0[1] .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/read_calibration[0].add_cnt_cry_0[0]  (
	.I0(\u_psram_top/u_psram_init/add_cnt [0]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/add_cnt_0_scalar ),
	.COUT(\u_psram_top/u_psram_init/add_cnt_cry_0 [0]),
	.SUM(\u_psram_top/u_psram_init/add_cnt_s [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt_cry_0[0] .ALU_MODE=0;
LUT4 \u_psram_top/u_psram_sync/flag_ns_1_0_.N_249_i  (
	.I0(\u_psram_top/u_psram_sync/N_58 ),
	.I1(\u_psram_top/u_psram_sync/N_335 ),
	.I2(\u_psram_top/u_psram_sync/cs_memsync [5]),
	.I3(\u_psram_top/uddcntln ),
	.F(\u_psram_top/u_psram_sync/N_249_i )
);
defparam \u_psram_top/u_psram_sync/flag_ns_1_0_.N_249_i .INIT=16'h0203;
LUT4 \u_psram_top/u_psram_sync/N_65_i_cZ  (
	.I0(\u_psram_top/u_psram_sync/N_40_i ),
	.I1(\u_psram_top/u_psram_sync/N_319 ),
	.I2(\u_psram_top/u_psram_sync/flag [0]),
	.I3(\u_psram_top/uddcntln ),
	.F(\u_psram_top/u_psram_sync/N_65_i )
);
defparam \u_psram_top/u_psram_sync/N_65_i_cZ .INIT=16'hFE32;
LUT4 \u_psram_top/u_psram_sync/N_6_i_cZ  (
	.I0(\u_psram_top/u_psram_sync/N_79 ),
	.I1(\u_psram_top/u_psram_sync/N_80 ),
	.I2(\u_psram_top/u_psram_sync/CO0 ),
	.I3(\u_psram_top/u_psram_sync/count [1]),
	.F(\u_psram_top/u_psram_sync/N_6_i )
);
defparam \u_psram_top/u_psram_sync/N_6_i_cZ .INIT=16'h0110;
LUT4 \u_psram_top/u_psram_sync/ns_memsync_0_i_i[3]  (
	.I0(\u_psram_top/u_psram_sync/N_319 ),
	.I1(\u_psram_top/stop ),
	.I2(\u_psram_top/u_psram_sync/cs_memsync [3]),
	.I3(\u_psram_top/u_psram_sync/flag [0]),
	.F(\u_psram_top/u_psram_sync/N_316 )
);
defparam \u_psram_top/u_psram_sync/ns_memsync_0_i_i[3] .INIT=16'hA0A4;
LUT4 \u_psram_top/u_psram_sync/flag_ns_1_0_.m35_i_0_a3  (
	.I0(\u_psram_top/u_psram_sync/N_51 ),
	.I1(\u_psram_top/u_psram_sync/N_318 ),
	.I2(\u_psram_top/u_psram_sync/count [2]),
	.I3(\u_psram_top/u_psram_sync/cs_memsync [2]),
	.F(\u_psram_top/u_psram_sync/N_335 )
);
defparam \u_psram_top/u_psram_sync/flag_ns_1_0_.m35_i_0_a3 .INIT=16'h00EF;
LUT4 \u_psram_top/u_psram_sync/flag_ns_1_0_.m40_0_0  (
	.I0(\u_psram_top/u_psram_sync/N_337_1 ),
	.I1(\u_psram_top/u_psram_sync/N_338_2 ),
	.I2(\u_psram_top/u_psram_sync/cs_memsync [5]),
	.I3(\u_psram_top/u_psram_sync/flag [0]),
	.F(\u_psram_top/u_psram_sync/N_41 )
);
defparam \u_psram_top/u_psram_sync/flag_ns_1_0_.m40_0_0 .INIT=16'hAEAA;
LUT4 \u_psram_top/u_psram_sync/ns_memsync_0_0_0[4]  (
	.I0(\u_psram_top/u_psram_sync/N_319 ),
	.I1(\u_psram_top/u_psram_sync/N_342 ),
	.I2(\u_psram_top/stop ),
	.I3(\u_psram_top/u_psram_sync/cs_memsync [3]),
	.F(\u_psram_top/u_psram_sync/ns_memsync [4])
);
defparam \u_psram_top/u_psram_sync/ns_memsync_0_0_0[4] .INIT=16'hFFEC;
LUT4 \u_psram_top/u_psram_sync/flag_ns_1_0_.m40_0_0_a3_1  (
	.I0(O_psram_reset_n[0]),
	.I1(\u_psram_top/u_psram_sync/cs_memsync [2]),
	.I2(\u_psram_top/u_psram_sync/m40_0_0_a2_0 ),
	.I3(\u_psram_top/u_psram_sync/lock_d2 ),
	.F(\u_psram_top/u_psram_sync/N_337_1 )
);
defparam \u_psram_top/u_psram_sync/flag_ns_1_0_.m40_0_0_a3_1 .INIT=16'hA888;
LUT4 \u_psram_top/u_psram_sync/ns_memsync_0_0_0_a3_0[4]  (
	.I0(\u_psram_top/u_psram_sync/N_317 ),
	.I1(\u_psram_top/u_psram_sync/count [2]),
	.I2(\u_psram_top/u_psram_sync/cs_memsync [5]),
	.I3(\u_psram_top/u_psram_sync/flag [0]),
	.F(\u_psram_top/u_psram_sync/N_342 )
);
defparam \u_psram_top/u_psram_sync/ns_memsync_0_0_0_a3_0[4] .INIT=16'h0010;
LUT3 \u_psram_top/u_psram_sync/lock_d24_cZ  (
	.I0(\u_psram_top/u_psram_sync/lock_d24_6 ),
	.I1(\u_psram_top/u_psram_sync/lock_d24_7 ),
	.I2(\u_psram_top/u_psram_sync/lock_d24_8 ),
	.F(\u_psram_top/u_psram_sync/lock_d24 )
);
defparam \u_psram_top/u_psram_sync/lock_d24_cZ .INIT=8'h80;
LUT4 \u_psram_top/u_psram_sync/count_3_i_0_a3[1]  (
	.I0(\u_psram_top/u_psram_sync/N_318 ),
	.I1(\u_psram_top/u_psram_sync/N_323 ),
	.I2(\u_psram_top/u_psram_sync/cs_memsync [2]),
	.I3(\u_psram_top/uddcntln ),
	.F(\u_psram_top/u_psram_sync/N_79 )
);
defparam \u_psram_top/u_psram_sync/count_3_i_0_a3[1] .INIT=16'h0200;
LUT4 \u_psram_top/u_psram_sync/count_3_i_0_1_cZ[2]  (
	.I0(\u_psram_top/u_psram_sync/N_317 ),
	.I1(\u_psram_top/u_psram_sync/count [2]),
	.I2(\u_psram_top/u_psram_sync/cs_memsync [2]),
	.I3(\u_psram_top/u_psram_sync/cs_memsync [5]),
	.F(\u_psram_top/u_psram_sync/count_3_i_0_1 [2])
);
defparam \u_psram_top/u_psram_sync/count_3_i_0_1_cZ[2] .INIT=16'h7776;
LUT4 \u_psram_top/u_psram_sync/flag_ns_1_0_.m40_0_0_a3_0_2  (
	.I0(\u_psram_top/u_psram_sync/N_317 ),
	.I1(O_psram_reset_n[0]),
	.I2(\u_psram_top/u_psram_sync/count [2]),
	.I3(\u_psram_top/u_psram_sync/cs_memsync [2]),
	.F(\u_psram_top/u_psram_sync/N_338_2 )
);
defparam \u_psram_top/u_psram_sync/flag_ns_1_0_.m40_0_0_a3_0_2 .INIT=16'h0010;
LUT4 \u_psram_top/u_psram_sync/count_3_i_0_o2_0[2]  (
	.I0(\u_psram_top/u_psram_sync/CO0 ),
	.I1(\u_psram_top/u_psram_sync/count [1]),
	.I2(\u_psram_top/u_psram_sync/flag [0]),
	.I3(\u_psram_top/u_psram_sync/flag [1]),
	.F(\u_psram_top/u_psram_sync/N_51 )
);
defparam \u_psram_top/u_psram_sync/count_3_i_0_o2_0[2] .INIT=16'hFFFD;
LUT4 \u_psram_top/u_psram_sync/count_3_i_0_a3_0[1]  (
	.I0(\u_psram_top/u_psram_sync/CO0 ),
	.I1(\u_psram_top/u_psram_sync/count [2]),
	.I2(\u_psram_top/u_psram_sync/flag [0]),
	.I3(\u_psram_top/u_psram_sync/flag [1]),
	.F(\u_psram_top/u_psram_sync/N_80 )
);
defparam \u_psram_top/u_psram_sync/count_3_i_0_a3_0[1] .INIT=16'h0008;
LUT3 \u_psram_top/u_psram_sync/flag_ns_1_0_.m64_i_0_a3_2  (
	.I0(\u_psram_top/u_psram_sync/N_50 ),
	.I1(\u_psram_top/u_psram_sync/cs_memsync [2]),
	.I2(\u_psram_top/u_psram_sync/cs_memsync [5]),
	.F(\u_psram_top/u_psram_sync/N_86 )
);
defparam \u_psram_top/u_psram_sync/flag_ns_1_0_.m64_i_0_a3_2 .INIT=8'h10;
LUT2 \u_psram_top/u_psram_sync/dll_rst_RNII08G  (
	.I0(\u_psram_top/dll_rsti ),
	.I1(\u_psram_top/u_psram_sync/cs_memsync [3]),
	.F(\u_psram_top/ddr_rsti_i )
);
defparam \u_psram_top/u_psram_sync/dll_rst_RNII08G .INIT=4'h1;
LUT3 \u_psram_top/u_psram_sync/ns_memsync_0_0_0_o2[4]  (
	.I0(\u_psram_top/u_psram_sync/CO0 ),
	.I1(\u_psram_top/u_psram_sync/count [1]),
	.I2(\u_psram_top/u_psram_sync/count [2]),
	.F(\u_psram_top/u_psram_sync/N_319 )
);
defparam \u_psram_top/u_psram_sync/ns_memsync_0_0_0_o2[4] .INIT=8'hF7;
LUT4 \u_psram_top/u_psram_sync/lock_d24_6_cZ  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [3]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [4]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [5]),
	.I3(\u_psram_top/u_psram_sync/lock_cnt [6]),
	.F(\u_psram_top/u_psram_sync/lock_d24_6 )
);
defparam \u_psram_top/u_psram_sync/lock_d24_6_cZ .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_sync/lock_d24_7_cZ  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [0]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [1]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [2]),
	.I3(\u_psram_top/u_psram_sync/lock_cnt [10]),
	.F(\u_psram_top/u_psram_sync/lock_d24_7 )
);
defparam \u_psram_top/u_psram_sync/lock_d24_7_cZ .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_sync/lock_d24_8_cZ  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [7]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [8]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [9]),
	.I3(\u_psram_top/u_psram_sync/lock_cnt [11]),
	.F(\u_psram_top/u_psram_sync/lock_d24_8 )
);
defparam \u_psram_top/u_psram_sync/lock_d24_8_cZ .INIT=16'h0001;
LUT2 \u_psram_top/u_psram_sync/lock_syn_2_cZ[0]  (
	.I0(\u_psram_top/dll_lock ),
	.I1(pll_lock),
	.F(\u_psram_top/u_psram_sync/lock_syn_2 [0])
);
defparam \u_psram_top/u_psram_sync/lock_syn_2_cZ[0] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_sync/lock_cnt_RNIKODJ[11]  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [11]),
	.F(\u_psram_top/u_psram_sync/lock_cnte )
);
defparam \u_psram_top/u_psram_sync/lock_cnt_RNIKODJ[11] .INIT=4'h7;
LUT2 \u_psram_top/u_psram_sync/ddr_rst  (
	.I0(\u_psram_top/dll_rsti ),
	.I1(\u_psram_top/u_psram_sync/cs_memsync [3]),
	.F(\u_psram_top/ddr_rsti )
);
defparam \u_psram_top/u_psram_sync/ddr_rst .INIT=4'hE;
LUT2 \u_psram_top/u_psram_sync/count_3_i_0_o2[1]  (
	.I0(O_psram_reset_n[0]),
	.I1(\u_psram_top/u_psram_sync/lock_d2 ),
	.F(\u_psram_top/u_psram_sync/N_318 )
);
defparam \u_psram_top/u_psram_sync/count_3_i_0_o2[1] .INIT=4'hB;
LUT2 \u_psram_top/u_psram_sync/flag_ns_1_0_.m40_0_0_a3_1_RNO  (
	.I0(\u_psram_top/u_psram_wd.recalib_d [0]),
	.I1(\u_psram_top/u_psram_wd.recalib_d [1]),
	.F(\u_psram_top/u_psram_sync/m40_0_0_a2_0 )
);
defparam \u_psram_top/u_psram_sync/flag_ns_1_0_.m40_0_0_a3_1_RNO .INIT=4'h1;
LUT4 \u_psram_top/u_psram_sync/flag_ns_1_0_.N_250_i_1  (
	.I0(O_psram_reset_n[0]),
	.I1(\u_psram_top/stop ),
	.I2(\u_psram_top/u_psram_sync/cs_memsync [3]),
	.I3(\u_psram_top/u_psram_sync/cs_memsync [5]),
	.F(\u_psram_top/u_psram_sync/N_250_i_1 )
);
defparam \u_psram_top/u_psram_sync/flag_ns_1_0_.N_250_i_1 .INIT=16'h4503;
LUT4 \u_psram_top/u_psram_sync/flag_ns_1_0_.N_250_i  (
	.I0(\u_psram_top/u_psram_sync/cs_memsync [2]),
	.I1(\u_psram_top/u_psram_sync/cs_memsync [5]),
	.I2(\u_psram_top/u_psram_sync/N_250_i_1 ),
	.I3(\u_psram_top/uddcntln ),
	.F(\u_psram_top/u_psram_sync/N_250_i )
);
defparam \u_psram_top/u_psram_sync/flag_ns_1_0_.N_250_i .INIT=16'h7020;
LUT4 \u_psram_top/u_psram_sync/flag_ns_1_0_.m64_i_0_1  (
	.I0(\u_psram_top/u_psram_sync/N_319 ),
	.I1(\u_psram_top/u_psram_sync/N_323 ),
	.I2(O_psram_reset_n[0]),
	.I3(\u_psram_top/u_psram_sync/cs_memsync [2]),
	.F(\u_psram_top/u_psram_sync/m64_i_0_1 )
);
defparam \u_psram_top/u_psram_sync/flag_ns_1_0_.m64_i_0_1 .INIT=16'h0130;
LUT4 \u_psram_top/u_psram_sync/flag_ns_1_0_.m64_i_0_1_0  (
	.I0(\u_psram_top/u_psram_sync/N_323 ),
	.I1(\u_psram_top/u_psram_sync/cs_memsync [2]),
	.I2(\u_psram_top/u_psram_sync/flag [0]),
	.I3(\u_psram_top/uddcntln ),
	.F(\u_psram_top/u_psram_sync/m64_i_0_1_0 )
);
defparam \u_psram_top/u_psram_sync/flag_ns_1_0_.m64_i_0_1_0 .INIT=16'h0F0B;
LUT4 \u_psram_top/u_psram_sync/flag_ns_1_0_.m64_i_0  (
	.I0(\u_psram_top/u_psram_sync/N_86 ),
	.I1(\u_psram_top/u_psram_sync/m64_i_0_1 ),
	.I2(\u_psram_top/u_psram_sync/m64_i_0_1_0 ),
	.I3(\u_psram_top/uddcntln ),
	.F(\u_psram_top/u_psram_sync/N_15 )
);
defparam \u_psram_top/u_psram_sync/flag_ns_1_0_.m64_i_0 .INIT=16'hABAF;
LUT4 \u_psram_top/u_psram_sync/flag_ns_1_0_.g0  (
	.I0(\u_psram_top/u_psram_sync/N_331_0 ),
	.I1(\u_psram_top/u_psram_sync/g2_0 ),
	.I2(\u_psram_top/u_psram_sync/g2_0_4 ),
	.I3(\u_psram_top/u_psram_sync/g3 ),
	.F(\u_psram_top/u_psram_sync/flag_ns [1])
);
defparam \u_psram_top/u_psram_sync/flag_ns_1_0_.g0 .INIT=16'hFBBB;
LUT4 \u_psram_top/u_psram_sync/flag_ns_1_0_.g3  (
	.I0(\u_psram_top/u_psram_sync/N_40_i ),
	.I1(\u_psram_top/u_psram_sync/N_50 ),
	.I2(\u_psram_top/u_psram_sync/cs_memsync [5]),
	.I3(\u_psram_top/u_psram_sync/g1 ),
	.F(\u_psram_top/u_psram_sync/g3 )
);
defparam \u_psram_top/u_psram_sync/flag_ns_1_0_.g3 .INIT=16'hDFD5;
LUT3 \u_psram_top/u_psram_sync/flag_ns_1_0_.g0_1  (
	.I0(\u_psram_top/u_psram_sync/N_58 ),
	.I1(\u_psram_top/u_psram_sync/N_323 ),
	.I2(\u_psram_top/u_psram_sync/g0_1_2 ),
	.F(\u_psram_top/u_psram_sync/N_331_0 )
);
defparam \u_psram_top/u_psram_sync/flag_ns_1_0_.g0_1 .INIT=8'h10;
LUT3 \u_psram_top/u_psram_sync/flag_ns_1_0_.g0_2  (
	.I0(\u_psram_top/stop ),
	.I1(\u_psram_top/u_psram_sync/cs_memsync [3]),
	.I2(\u_psram_top/u_psram_sync/cs_memsync [5]),
	.F(\u_psram_top/u_psram_sync/N_323 )
);
defparam \u_psram_top/u_psram_sync/flag_ns_1_0_.g0_2 .INIT=8'hFE;
LUT4 \u_psram_top/u_psram_sync/g0_0  (
	.I0(\u_psram_top/u_psram_sync/CO0 ),
	.I1(\u_psram_top/u_psram_sync/count [1]),
	.I2(\u_psram_top/u_psram_sync/count [2]),
	.I3(\u_psram_top/u_psram_sync/flag [0]),
	.F(\u_psram_top/u_psram_sync/N_58 )
);
defparam \u_psram_top/u_psram_sync/g0_0 .INIT=16'hF7FF;
LUT4 \u_psram_top/u_psram_sync/flag_ns_1_0_.g0_5  (
	.I0(O_psram_reset_n[0]),
	.I1(\u_psram_top/stop ),
	.I2(\u_psram_top/u_psram_sync/cs_memsync [3]),
	.I3(\u_psram_top/uddcntln ),
	.F(\u_psram_top/u_psram_sync/N_50 )
);
defparam \u_psram_top/u_psram_sync/flag_ns_1_0_.g0_5 .INIT=16'hBFFF;
LUT4 \u_psram_top/u_psram_sync/flag_ns_1_0_.g0_1_2  (
	.I0(O_psram_reset_n[0]),
	.I1(\u_psram_top/u_psram_sync/cs_memsync [2]),
	.I2(\u_psram_top/u_psram_sync/flag [1]),
	.I3(\u_psram_top/uddcntln ),
	.F(\u_psram_top/u_psram_sync/g0_1_2 )
);
defparam \u_psram_top/u_psram_sync/flag_ns_1_0_.g0_1_2 .INIT=16'h0400;
LUT2 \u_psram_top/u_psram_sync/flag_ns_1_0_.g0_3  (
	.I0(\u_psram_top/u_psram_sync/cs_memsync [2]),
	.I1(\u_psram_top/uddcntln ),
	.F(\u_psram_top/u_psram_sync/N_40_i )
);
defparam \u_psram_top/u_psram_sync/flag_ns_1_0_.g0_3 .INIT=4'h6;
LUT2 \u_psram_top/u_psram_sync/count_RNI5U06[1]  (
	.I0(\u_psram_top/u_psram_sync/CO0 ),
	.I1(\u_psram_top/u_psram_sync/count [1]),
	.F(\u_psram_top/u_psram_sync/N_317 )
);
defparam \u_psram_top/u_psram_sync/count_RNI5U06[1] .INIT=4'h7;
LUT2 \u_psram_top/u_psram_sync/flag_ns_1_0_.g3_RNO  (
	.I0(\u_psram_top/stop ),
	.I1(\u_psram_top/u_psram_sync/cs_memsync [3]),
	.F(\u_psram_top/u_psram_sync/g1 )
);
defparam \u_psram_top/u_psram_sync/flag_ns_1_0_.g3_RNO .INIT=4'hE;
LUT2 \u_psram_top/u_psram_sync/flag_ns_1_0_.g0_RNO  (
	.I0(\u_psram_top/u_psram_sync/flag [0]),
	.I1(\u_psram_top/u_psram_sync/flag [1]),
	.F(\u_psram_top/u_psram_sync/g2_0_4 )
);
defparam \u_psram_top/u_psram_sync/flag_ns_1_0_.g0_RNO .INIT=4'h4;
LUT4 \u_psram_top/u_psram_sync/flag_ns_1_0_.g2_0_1_0  (
	.I0(O_psram_reset_n[0]),
	.I1(\u_psram_top/u_psram_sync/cs_memsync [5]),
	.I2(\u_psram_top/u_psram_sync/flag [0]),
	.I3(\u_psram_top/u_psram_sync/flag [1]),
	.F(\u_psram_top/u_psram_sync/g2_0_1_0 )
);
defparam \u_psram_top/u_psram_sync/flag_ns_1_0_.g2_0_1_0 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_sync/flag_ns_1_0_.g2_0  (
	.I0(\u_psram_top/u_psram_sync/N_317 ),
	.I1(\u_psram_top/u_psram_sync/count [2]),
	.I2(\u_psram_top/u_psram_sync/g2_0_1_0 ),
	.I3(\u_psram_top/uddcntln ),
	.F(\u_psram_top/u_psram_sync/g2_0 )
);
defparam \u_psram_top/u_psram_sync/flag_ns_1_0_.g2_0 .INIT=16'h4FFF;
LUT3 \u_psram_top/u_psram_sync/ns_memsync_0_0_0_0_cZ[5]  (
	.I0(\u_psram_top/u_psram_sync/N_58 ),
	.I1(\u_psram_top/stop ),
	.I2(\u_psram_top/u_psram_sync/cs_memsync [5]),
	.F(\u_psram_top/u_psram_sync/ns_memsync_0_0_0_0 [5])
);
defparam \u_psram_top/u_psram_sync/ns_memsync_0_0_0_0_cZ[5] .INIT=8'h13;
LUT4 \u_psram_top/u_psram_sync/ns_memsync_0_0_0[5]  (
	.I0(\u_psram_top/u_psram_sync/N_338_2 ),
	.I1(\u_psram_top/u_psram_sync/flag [0]),
	.I2(\u_psram_top/u_psram_sync/flag [1]),
	.I3(\u_psram_top/u_psram_sync/ns_memsync_0_0_0_0 [5]),
	.F(\u_psram_top/u_psram_sync/ns_memsync [5])
);
defparam \u_psram_top/u_psram_sync/ns_memsync_0_0_0[5] .INIT=16'h20FF;
LUT3 \u_psram_top/u_psram_sync/count_3_i_0_a3_x_cZ[1]  (
	.I0(\u_psram_top/u_psram_sync/N_318 ),
	.I1(\u_psram_top/u_psram_sync/cs_memsync [2]),
	.I2(\u_psram_top/uddcntln ),
	.F(\u_psram_top/u_psram_sync/count_3_i_0_a3_x [1])
);
defparam \u_psram_top/u_psram_sync/count_3_i_0_a3_x_cZ[1] .INIT=8'h20;
LUT4 \u_psram_top/u_psram_sync/N_248_i_cZ  (
	.I0(\u_psram_top/u_psram_sync/N_51 ),
	.I1(\u_psram_top/u_psram_sync/N_323 ),
	.I2(\u_psram_top/u_psram_sync/count_3_i_0_a3_x [1]),
	.I3(\u_psram_top/u_psram_sync/count_3_i_0_1 [2]),
	.F(\u_psram_top/u_psram_sync/N_248_i )
);
defparam \u_psram_top/u_psram_sync/N_248_i_cZ .INIT=16'h008A;
LUT3 \u_psram_top/u_psram_sync/N_4_i_cZ  (
	.I0(\u_psram_top/u_psram_sync/N_323 ),
	.I1(\u_psram_top/u_psram_sync/count_3_i_0_a3_x [1]),
	.I2(\u_psram_top/u_psram_sync/CO0 ),
	.F(\u_psram_top/u_psram_sync/N_4_i )
);
defparam \u_psram_top/u_psram_sync/N_4_i_cZ .INIT=8'h0B;
LUT2 \u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[0]  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [0]),
	.F(\u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO [0])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[0] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[1]  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [1]),
	.F(\u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO [1])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[1] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[2]  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [2]),
	.F(\u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO [2])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[2] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[3]  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [3]),
	.F(\u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO [3])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[3] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[4]  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [4]),
	.F(\u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO [4])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[4] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[5]  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [5]),
	.F(\u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO [5])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[5] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[6]  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [6]),
	.F(\u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO [6])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[6] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[7]  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [7]),
	.F(\u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO [7])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[7] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[8]  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [8]),
	.F(\u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO [8])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[8] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[9]  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [9]),
	.F(\u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO [9])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[9] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[10]  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [10]),
	.F(\u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO [10])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[10] .INIT=4'h8;
LUT2 \u_psram_top/u_psram_sync/lock_cnt_qxu_cZ[11]  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [11]),
	.F(\u_psram_top/u_psram_sync/lock_cnt_qxu [11])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_qxu_cZ[11] .INIT=4'h8;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_Z[11]  (
	.D(\u_psram_top/u_psram_sync/lock_cnt_s [11]),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [11])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_Z[11] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_Z[10]  (
	.D(\u_psram_top/u_psram_sync/lock_cnt_s [10]),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [10])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_Z[10] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_Z[9]  (
	.D(\u_psram_top/u_psram_sync/lock_cnt_s [9]),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [9])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_Z[9] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_Z[8]  (
	.D(\u_psram_top/u_psram_sync/lock_cnt_s [8]),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [8])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_Z[8] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_Z[7]  (
	.D(\u_psram_top/u_psram_sync/lock_cnt_s [7]),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [7])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_Z[7] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_Z[6]  (
	.D(\u_psram_top/u_psram_sync/lock_cnt_s [6]),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [6])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_Z[6] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_Z[5]  (
	.D(\u_psram_top/u_psram_sync/lock_cnt_s [5]),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [5])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_Z[5] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_Z[4]  (
	.D(\u_psram_top/u_psram_sync/lock_cnt_s [4]),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [4])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_Z[4] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_Z[3]  (
	.D(\u_psram_top/u_psram_sync/lock_cnt_s [3]),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [3])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_Z[3] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_Z[2]  (
	.D(\u_psram_top/u_psram_sync/lock_cnt_s [2]),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [2])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_Z[2] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_Z[1]  (
	.D(\u_psram_top/u_psram_sync/lock_cnt_s [1]),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [1])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_Z[1] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_Z[0]  (
	.D(\u_psram_top/u_psram_sync/lock_cnt_s [0]),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [0])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_Z[0] .INIT=1'b0;
DFFP \u_psram_top/u_psram_sync/dll_rst  (
	.D(GND),
	.CLK(clk),
	.PRESET(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/dll_rsti )
);
defparam \u_psram_top/u_psram_sync/dll_rst .INIT=1'b1;
DFFC \u_psram_top/u_psram_sync/flag_Z[1]  (
	.D(\u_psram_top/u_psram_sync/flag_ns [1]),
	.CLK(clk),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/u_psram_sync/flag [1])
);
defparam \u_psram_top/u_psram_sync/flag_Z[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/flag_Z[0]  (
	.D(\u_psram_top/u_psram_sync/N_15 ),
	.CLK(clk),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/u_psram_sync/flag [0])
);
defparam \u_psram_top/u_psram_sync/flag_Z[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/lock_syn[1]  (
	.D(\u_psram_top/u_psram_sync/lock_syn [0]),
	.CLK(clk),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt_scalar )
);
defparam \u_psram_top/u_psram_sync/lock_syn[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/lock_syn_Z[0]  (
	.D(\u_psram_top/u_psram_sync/lock_syn_2 [0]),
	.CLK(clk),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/u_psram_sync/lock_syn [0])
);
defparam \u_psram_top/u_psram_sync/lock_syn_Z[0] .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/count_Z[2]  (
	.D(\u_psram_top/u_psram_sync/N_248_i ),
	.CLK(clk),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/u_psram_sync/count [2])
);
defparam \u_psram_top/u_psram_sync/count_Z[2] .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/count_Z[1]  (
	.D(\u_psram_top/u_psram_sync/N_6_i ),
	.CLK(clk),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/u_psram_sync/count [1])
);
defparam \u_psram_top/u_psram_sync/count_Z[1] .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/count[0]  (
	.D(\u_psram_top/u_psram_sync/N_4_i ),
	.CLK(clk),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/u_psram_sync/CO0 )
);
defparam \u_psram_top/u_psram_sync/count[0] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_d2_Z  (
	.D(VCC),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/lock_d24 ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/u_psram_sync/lock_d2 )
);
defparam \u_psram_top/u_psram_sync/lock_d2_Z .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/cs_memsync_Z[5]  (
	.D(\u_psram_top/u_psram_sync/ns_memsync [5]),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/N_250_i ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/u_psram_sync/cs_memsync [5])
);
defparam \u_psram_top/u_psram_sync/cs_memsync_Z[5] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/cs_memsync[4]  (
	.D(\u_psram_top/u_psram_sync/ns_memsync [4]),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/N_250_i ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/stop )
);
defparam \u_psram_top/u_psram_sync/cs_memsync[4] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/cs_memsync_Z[3]  (
	.D(\u_psram_top/u_psram_sync/N_316 ),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/N_250_i ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/u_psram_sync/cs_memsync [3])
);
defparam \u_psram_top/u_psram_sync/cs_memsync_Z[3] .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/cs_memsync_Z[2]  (
	.D(\u_psram_top/u_psram_sync/N_249_i ),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/N_250_i ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/u_psram_sync/cs_memsync [2])
);
defparam \u_psram_top/u_psram_sync/cs_memsync_Z[2] .INIT=1'b0;
DFFPE \u_psram_top/u_psram_sync/cs_memsync[1]  (
	.D(\u_psram_top/u_psram_sync/N_65_i ),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/N_250_i ),
	.PRESET(\u_psram_top/rst_n_i ),
	.Q(\u_psram_top/uddcntln )
);
defparam \u_psram_top/u_psram_sync/cs_memsync[1] .INIT=1'b1;
DFFCE \u_psram_top/u_psram_sync/cs_memsync[0]  (
	.D(\u_psram_top/u_psram_sync/N_41 ),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/N_250_i ),
	.CLEAR(\u_psram_top/rst_n_i ),
	.Q(O_psram_reset_n[0])
);
defparam \u_psram_top/u_psram_sync/cs_memsync[0] .INIT=1'b0;
ALU \u_psram_top/u_psram_sync/lock_cnt_s_0[11]  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt_qxu [11]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_sync/lock_cnt_cry [10]),
	.COUT(\u_psram_top/u_psram_sync/lock_cnt_s_0_COUT [11]),
	.SUM(\u_psram_top/u_psram_sync/lock_cnt_s [11])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_s_0[11] .ALU_MODE=0;
ALU \u_psram_top/u_psram_sync/lock_cnt_cry_0[10]  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO [10]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_sync/lock_cnt_cry [9]),
	.COUT(\u_psram_top/u_psram_sync/lock_cnt_cry [10]),
	.SUM(\u_psram_top/u_psram_sync/lock_cnt_s [10])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_cry_0[10] .ALU_MODE=0;
ALU \u_psram_top/u_psram_sync/lock_cnt_cry_0[9]  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO [9]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_sync/lock_cnt_cry [8]),
	.COUT(\u_psram_top/u_psram_sync/lock_cnt_cry [9]),
	.SUM(\u_psram_top/u_psram_sync/lock_cnt_s [9])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_cry_0[9] .ALU_MODE=0;
ALU \u_psram_top/u_psram_sync/lock_cnt_cry_0[8]  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO [8]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_sync/lock_cnt_cry [7]),
	.COUT(\u_psram_top/u_psram_sync/lock_cnt_cry [8]),
	.SUM(\u_psram_top/u_psram_sync/lock_cnt_s [8])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_cry_0[8] .ALU_MODE=0;
ALU \u_psram_top/u_psram_sync/lock_cnt_cry_0[7]  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO [7]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_sync/lock_cnt_cry [6]),
	.COUT(\u_psram_top/u_psram_sync/lock_cnt_cry [7]),
	.SUM(\u_psram_top/u_psram_sync/lock_cnt_s [7])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_cry_0[7] .ALU_MODE=0;
ALU \u_psram_top/u_psram_sync/lock_cnt_cry_0[6]  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO [6]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_sync/lock_cnt_cry [5]),
	.COUT(\u_psram_top/u_psram_sync/lock_cnt_cry [6]),
	.SUM(\u_psram_top/u_psram_sync/lock_cnt_s [6])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_cry_0[6] .ALU_MODE=0;
ALU \u_psram_top/u_psram_sync/lock_cnt_cry_0[5]  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO [5]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_sync/lock_cnt_cry [4]),
	.COUT(\u_psram_top/u_psram_sync/lock_cnt_cry [5]),
	.SUM(\u_psram_top/u_psram_sync/lock_cnt_s [5])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_cry_0[5] .ALU_MODE=0;
ALU \u_psram_top/u_psram_sync/lock_cnt_cry_0[4]  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO [4]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_sync/lock_cnt_cry [3]),
	.COUT(\u_psram_top/u_psram_sync/lock_cnt_cry [4]),
	.SUM(\u_psram_top/u_psram_sync/lock_cnt_s [4])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_cry_0[4] .ALU_MODE=0;
ALU \u_psram_top/u_psram_sync/lock_cnt_cry_0[3]  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO [3]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_sync/lock_cnt_cry [2]),
	.COUT(\u_psram_top/u_psram_sync/lock_cnt_cry [3]),
	.SUM(\u_psram_top/u_psram_sync/lock_cnt_s [3])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_cry_0[3] .ALU_MODE=0;
ALU \u_psram_top/u_psram_sync/lock_cnt_cry_0[2]  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO [2]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_sync/lock_cnt_cry [1]),
	.COUT(\u_psram_top/u_psram_sync/lock_cnt_cry [2]),
	.SUM(\u_psram_top/u_psram_sync/lock_cnt_s [2])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_cry_0[2] .ALU_MODE=0;
ALU \u_psram_top/u_psram_sync/lock_cnt_cry_0[1]  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO [1]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_sync/lock_cnt_cry [0]),
	.COUT(\u_psram_top/u_psram_sync/lock_cnt_cry [1]),
	.SUM(\u_psram_top/u_psram_sync/lock_cnt_s [1])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_cry_0[1] .ALU_MODE=0;
ALU \u_psram_top/u_psram_sync/lock_cnt_cry_0[0]  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt_cry_0_RNO [0]),
	.I1(GND),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_sync/lock_cnt_scalar ),
	.COUT(\u_psram_top/u_psram_sync/lock_cnt_cry [0]),
	.SUM(\u_psram_top/u_psram_sync/lock_cnt_s [0])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_cry_0[0] .ALU_MODE=0;
endmodule
