//
// File created by:  irun
// Do not modify this file
//
-INCDIR
/usr/cad/synopsys/synthesis/cur/dw/sim_ver/
-DEFINE
ASSERT
-DEFINE
SPEC_9_1
