<dec f='llvm/llvm/lib/CodeGen/RegisterCoalescer.h' l='46' type='bool'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.h' l='87' u='r' c='_ZNK4llvm13CoalescerPair12isCrossClassEv'/>
<offset>200</offset>
<doc f='llvm/llvm/lib/CodeGen/RegisterCoalescer.h' l='45'>/// True when both regs are virtual and newRC is constrained.</doc>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='401' u='w' c='_ZN4llvm13CoalescerPair12setRegistersEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='474' u='w' c='_ZN4llvm13CoalescerPair12setRegistersEPKNS_12MachineInstrE'/>
