verilog xil_defaultlib --include "../../../../lab71.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../lab71.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/clk_wiz_0_1" \
"../../../bd/mb_block/ip/mb_block_lmb_bram_2/sim/mb_block_lmb_bram_2.v" \
"../../../bd/mb_block/ip/mb_block_xbar_1/sim/mb_block_xbar_1.v" \
"../../../bd/mb_block/ip/mb_block_clk_wiz_1_2/mb_block_clk_wiz_1_2_clk_wiz.v" \
"../../../bd/mb_block/ip/mb_block_clk_wiz_1_2/mb_block_clk_wiz_1_2.v" \
"../../../bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/hdmi_tx_0_1/hdl/encode.v" \
"../../../bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/hdmi_tx_0_1/hdl/serdes_10_to_1.v" \
"../../../bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/hdmi_tx_0_1/hdl/srldelay.v" \
"../../../bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/hdmi_tx_0_1/hdl/hdmi_tx_v1_0.v" \
"../../../bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/hdmi_tx_0_1/sim/hdmi_tx_0.v" \
"../../../bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" \
"../../../bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/clk_wiz_0_1/clk_wiz_0.v" \
"../../../bd/mb_block/lab71/lab71.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \

sv xil_defaultlib --include "../../../../lab71.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../lab71.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/clk_wiz_0_1" \
"../../../bd/mb_block/ipshared/ac6d/src/VGA_controller.sv" \
"../../../bd/mb_block/ipshared/ac6d/src/font_rom.sv" \
"../../../bd/mb_block/ipshared/ac6d/src/mapper.sv" \
"../../../bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/sim/mb_block_hdmi_text_controller_0_1.sv" \

verilog xil_defaultlib --include "../../../../lab71.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../lab71.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/clk_wiz_0_1" \
"../../../bd/mb_block/sim/mb_block.v" \

verilog xil_defaultlib "glbl.v"

nosort
