[
  {
	"ports": [
	  {
		"direction": "input",
		"name": "clk",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "rst",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awlock",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awvalid",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_awready",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wlast",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wvalid",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_wready",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_bvalid",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_bready",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arlock",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arvalid",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_arready",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rlast",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rvalid",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_rready",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "mem_peripheral_rd_en_debug",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_busy_debug",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awaddr[9]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awaddr[8]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awaddr[7]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awaddr[6]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awaddr[5]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awaddr[4]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awaddr[3]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awaddr[2]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awaddr[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awaddr[0]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awlen[7]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awlen[6]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awlen[5]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awlen[4]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awlen[3]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awlen[2]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awlen[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awlen[0]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awsize[2]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awsize[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awsize[0]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awburst[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awburst[0]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awcache[3]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awcache[2]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awcache[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awcache[0]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awprot[2]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awprot[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awprot[0]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[31]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[30]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[29]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[28]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[27]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[26]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[25]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[24]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[23]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[22]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[21]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[20]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[19]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[18]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[17]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[16]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[15]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[14]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[13]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[12]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[11]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[10]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[9]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[8]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[7]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[6]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[5]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[4]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[3]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[2]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wdata[0]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wstrb[3]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wstrb[2]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wstrb[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_wstrb[0]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_bid[7]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_bid[6]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_bid[5]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_bid[4]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_bid[3]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_bid[2]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_bid[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_bid[0]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_bresp[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_bresp[0]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arid[7]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arid[6]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arid[5]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arid[4]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arid[3]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arid[2]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arid[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arid[0]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_araddr[9]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_araddr[8]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_araddr[7]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_araddr[6]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_araddr[5]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_araddr[4]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_araddr[3]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_araddr[2]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_araddr[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_araddr[0]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arlen[7]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arlen[6]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arlen[5]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arlen[4]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arlen[3]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arlen[2]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arlen[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arlen[0]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arsize[2]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arsize[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arsize[0]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arburst[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arburst[0]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arcache[3]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arcache[2]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arcache[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arcache[0]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arprot[2]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arprot[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_arprot[0]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rid[7]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rid[6]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rid[5]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rid[4]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rid[3]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rid[2]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rid[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rid[0]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[31]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[30]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[29]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[28]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[27]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[26]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[25]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[24]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[23]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[22]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[21]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[20]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[19]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[18]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[17]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[16]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[15]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[14]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[13]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[12]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[11]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[10]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[9]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[8]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[7]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[6]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[5]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[4]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[3]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[2]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rdata[0]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rresp[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "s_axi_rresp[0]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "mem_peripheral_rd_addr_debug[9]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "mem_peripheral_rd_addr_debug[8]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "mem_peripheral_rd_addr_debug[7]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "mem_peripheral_rd_addr_debug[6]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "mem_peripheral_rd_addr_debug[5]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "mem_peripheral_rd_addr_debug[4]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "mem_peripheral_rd_addr_debug[3]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "mem_peripheral_rd_addr_debug[2]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "mem_peripheral_rd_addr_debug[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "mem_peripheral_rd_addr_debug[0]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[31]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[30]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[29]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[28]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[27]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[26]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[25]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[24]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[23]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[22]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[21]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[20]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[19]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[18]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[17]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[16]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[15]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[14]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[13]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[12]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[11]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[10]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[9]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[8]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[7]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[6]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[5]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[4]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[3]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[2]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "mem_peripheral_rd_Data_debug[0]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awid[7]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awid[6]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awid[5]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awid[4]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awid[3]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awid[2]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awid[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "s_axi_awid[0]",
		"type": "WIRE"
	  }
	],
	"topModule": "axi_ram_per"
  }
]
