#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Feb 08 23:59:38 2016
# Process ID: 10920
# Current directory: F:/FPGA/PyramidCon_x/solution2/impl/verilog
# Command line: vivado.exe -notrace -mode batch -source run_vivado.tcl
# Log file: F:/FPGA/PyramidCon_x/solution2/impl/verilog/vivado.log
# Journal file: F:/FPGA/PyramidCon_x/solution2/impl/verilog\vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace

*** Running vivado
    with args -log pyrconstuct_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source pyrconstuct_top.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source pyrconstuct_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2016/Vivado/2015.4/data/ip'.
Command: synth_design -top pyrconstuct_top -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 288.852 ; gain = 117.594
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pyrconstuct_top' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top.v:12]
INFO: [Synth 8-638] synthesizing module 'pyrconstuct_top_imgOutTmpBlockRam_M_real_V' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_imgOutTmpBlockRam_M_real_V.v:11]
INFO: [Synth 8-638] synthesizing module 'pyrconstuct_top_imgOutTmpBlockRam_M_real_V_memcore' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_imgOutTmpBlockRam_M_real_V_memcore.v:66]
INFO: [Synth 8-638] synthesizing module 'pyrconstuct_top_imgOutTmpBlockRam_M_real_V_memcore_ram' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_imgOutTmpBlockRam_M_real_V_memcore.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_imgOutTmpBlockRam_M_real_V_memcore.v:27]
INFO: [Synth 8-256] done synthesizing module 'pyrconstuct_top_imgOutTmpBlockRam_M_real_V_memcore_ram' (1#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_imgOutTmpBlockRam_M_real_V_memcore.v:9]
INFO: [Synth 8-256] done synthesizing module 'pyrconstuct_top_imgOutTmpBlockRam_M_real_V_memcore' (2#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_imgOutTmpBlockRam_M_real_V_memcore.v:66]
INFO: [Synth 8-256] done synthesizing module 'pyrconstuct_top_imgOutTmpBlockRam_M_real_V' (3#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_imgOutTmpBlockRam_M_real_V.v:11]
INFO: [Synth 8-638] synthesizing module 'pyrconstuct_top_Block_codeRepl26_proc' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Block_codeRepl26_proc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Block_codeRepl26_proc.v:47]
INFO: [Synth 8-256] done synthesizing module 'pyrconstuct_top_Block_codeRepl26_proc' (4#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Block_codeRepl26_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'pyrconstuct_top_Loop_1_proc' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_1_proc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_1_proc.v:59]
INFO: [Synth 8-256] done synthesizing module 'pyrconstuct_top_Loop_1_proc' (5#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_1_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'fft_config1_s' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/fft_config1_s.v:11]
INFO: [Synth 8-638] synthesizing module 'fft_config1_s_core' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/synth/fft_config1_s_core.vhd:84]
INFO: [Synth 8-3491] module 'xfft_v9_0_9' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0.vhd:121' bound to instance 'U0' of component 'xfft_v9_0_9' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/synth/fft_config1_s_core.vhd:180]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0.vhd:201]
INFO: [Synth 8-3491] module 'xfft_v9_0_9_viv' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100914' bound to instance 'i_synth' of component 'xfft_v9_0_9_viv' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0.vhd:210]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_viv' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101006]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:852]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:864]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:870]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:875]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:879]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:884]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:889]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:894]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:899]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:903]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:908]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:913]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:918]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:929]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:937]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:942]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:984]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:991]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:995]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:999]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1006]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1010]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1017]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1032]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1038]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1050]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1056]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1061]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92184]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_input_fifo' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:91328]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_slave' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2905]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2422' bound to instance 'fifo0' of component 'glb_srl_fifo' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2938]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2474]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo' (6#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2474]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_slave' (7#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2905]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_input_fifo' (8#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:91328]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_input_fifo__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:91328]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_slave__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2905]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2422' bound to instance 'fifo0' of component 'glb_srl_fifo' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2938]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2474]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized1' (8#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2474]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_slave__parameterized0' (8#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2905]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_input_fifo__parameterized0' (8#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:91328]
INFO: [Synth 8-226] default block is never used [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93959]
INFO: [Synth 8-226] default block is never used [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:94020]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_output_fifo' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:91736]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_master' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:3098]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2422' bound to instance 'fifo0' of component 'glb_srl_fifo' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:3134]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2474]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized3' (8#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2474]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_master' (9#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:3098]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_output_fifo' (10#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:91736]
WARNING: [Synth 8-3848] Net m_axis_status_tdata in module/entity axi_wrapper does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92010]
WARNING: [Synth 8-3848] Net m_axis_status_tvalid in module/entity axi_wrapper does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92011]
WARNING: [Synth 8-3848] Net config_fifo_out_cp_len in module/entity axi_wrapper does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92276]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch0 in module/entity axi_wrapper does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92289]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv1 in module/entity axi_wrapper does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92278]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv2 in module/entity axi_wrapper does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92279]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv3 in module/entity axi_wrapper does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92280]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv4 in module/entity axi_wrapper does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92281]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv5 in module/entity axi_wrapper does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92282]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv6 in module/entity axi_wrapper does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92283]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv7 in module/entity axi_wrapper does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92284]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv8 in module/entity axi_wrapper does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92285]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv9 in module/entity axi_wrapper does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92286]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv10 in module/entity axi_wrapper does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92287]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv11 in module/entity axi_wrapper does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92288]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch1 in module/entity axi_wrapper does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92290]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch2 in module/entity axi_wrapper does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92291]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch3 in module/entity axi_wrapper does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92292]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch4 in module/entity axi_wrapper does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92293]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch5 in module/entity axi_wrapper does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92294]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch6 in module/entity axi_wrapper does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92295]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch7 in module/entity axi_wrapper does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92296]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch8 in module/entity axi_wrapper does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92297]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch9 in module/entity axi_wrapper does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92298]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch10 in module/entity axi_wrapper does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92299]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch11 in module/entity axi_wrapper does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92300]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper' (11#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92184]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_core' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100039]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:852]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:864]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:870]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:875]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:879]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:884]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:889]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:894]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:899]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:903]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:908]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:913]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:918]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:929]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:937]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:942]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:984]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:991]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:995]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:999]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1006]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1010]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1017]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1032]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1038]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1050]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1056]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1061]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_d' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:96021]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1206]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1239]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1240]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1374]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1466]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1467]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1469]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1470]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1484]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1485]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1487]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1488]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1466]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1467]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1469]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1470]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1484]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1485]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'r22_flow_ctrl' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64931]
INFO: [Synth 8-638] synthesizing module 'cnt_sat' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3264]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3272]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3284]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy' (12#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy' (13#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy' (14#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv' (15#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-638] synthesizing module 'logic_gate' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate' (16#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-113] binding component instance 'tc_reg' to cell 'FDSE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23168]
INFO: [Synth 8-113] binding component instance 'tc_reg1' to cell 'FDSE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23178]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3264]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3272]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3284]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized1' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized1' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized1' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized0' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized0' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized1' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-113] binding component instance 'tc_reg' to cell 'FDSE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23168]
INFO: [Synth 8-113] binding component instance 'tc_reg1' to cell 'FDSE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23178]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized0' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3264]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3272]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3284]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized3' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized3' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized3' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized1' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized2' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized3' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-113] binding component instance 'tc_reg' to cell 'FDSE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23168]
INFO: [Synth 8-113] binding component instance 'tc_reg1' to cell 'FDSE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23178]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized1' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3264]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3272]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3284]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized5' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized5' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized5' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized2' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized4' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized5' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-113] binding component instance 'tc_reg' to cell 'FDSE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23168]
INFO: [Synth 8-113] binding component instance 'tc_reg1' to cell 'FDSE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23178]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized2' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3264]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3272]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3284]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized7' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized7' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized7' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized3' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized6' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized7' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-113] binding component instance 'tc_reg' to cell 'FDSE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23168]
INFO: [Synth 8-113] binding component instance 'tc_reg1' to cell 'FDSE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23178]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized3' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized9' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized9' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized9' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3264]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3272]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3284]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized9' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized9' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized9' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized4' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized8' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized8' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized9' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized9' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-113] binding component instance 'tc_reg' to cell 'FDSE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23168]
INFO: [Synth 8-113] binding component instance 'tc_reg1' to cell 'FDSE' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23178]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized4' (17#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized11' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized11' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized11' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv' (18#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3264]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3272]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3284]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized11' (18#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized11' (18#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized11' (18#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized5' (18#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'equ_rtl' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl' (19#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a' (20#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'shift_ram' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy' (21#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv' (22#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram' (23#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'r22_flow_ctrl' (24#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64931]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized13' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized13' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized13' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized13' (24#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized13' (24#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized13' (24#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized6' (24#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized0' (24#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized0' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized1' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized2' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized3' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_pe' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized15' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized15' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized15' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized15' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized15' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized15' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized7' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized1' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized0' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized0' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized8' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized17' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized17' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized17' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized17' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized17' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized17' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized8' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized2' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized1' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized1' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized4' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized0' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized0' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized5' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized1' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized1' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized6' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized2' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized2' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized7' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized8' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized8' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized9' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized9' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized10' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized10' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized11' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized11' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bf' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62281]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized12' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized12' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized13' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized13' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized14' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized14' (25#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2' (26#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux' (27#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized15' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized15' (27#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized0' (27#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized16' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized16' (27#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized17' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized17' (27#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_memory' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'dpm' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:27947]
INFO: [Synth 8-256] done synthesizing module 'dpm' (28#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:27947]
INFO: [Synth 8-256] done synthesizing module 'r22_memory' (29#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized18' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized18' (29#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized19' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized19' (29#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bfly_byp' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62049]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-638] synthesizing module 'adder_bypass' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized9' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized19' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized19' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized19' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized4' (29#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized19' (29#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized19' (29#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized19' (29#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized9' (29#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass' (30#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'sub_byp' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized10' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized21' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized21' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized21' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized6' (30#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized21' (30#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized21' (30#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized21' (30#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized10' (30#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'sub_byp' (31#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-256] done synthesizing module 'r22_bfly_byp' (32#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62049]
INFO: [Synth 8-256] done synthesizing module 'r22_bf' (33#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized20' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized20' (33#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized21' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized21' (33#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized22' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized22' (33#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized0' (33#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized1' (33#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized23' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized23' (33#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized1' (33#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized2' (33#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized24' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized24' (33#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized25' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized25' (33#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'r22_srl_memory' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61715]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "yes" *) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2053]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized3' (33#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized3' (33#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'r22_srl_memory' (34#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61715]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized0' (34#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized26' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized26' (34#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized27' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized27' (34#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized0' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized28' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized28' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized29' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized29' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bfly_byp__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62049]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized11' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized23' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized23' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized23' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized8' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized8' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized23' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized23' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized23' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized11' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized0' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized12' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized25' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized25' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized25' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized10' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized10' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized25' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized25' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized25' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized12' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized1' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized13' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized27' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized27' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized27' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized12' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized12' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized27' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized27' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized27' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized13' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized0' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized14' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized29' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized29' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized29' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized14' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized14' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized29' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized29' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized29' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized14' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized1' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-256] done synthesizing module 'r22_bfly_byp__parameterized0' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62049]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized0' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized30' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized30' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized31' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized4' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized4' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized31' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66158]
INFO: [Synth 8-638] synthesizing module 'adder' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized15' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized31' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized31' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized31' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized16' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized16' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized31' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized31' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized31' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized15' (35#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder' (36#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'mux_bus4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4' (37#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized32' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized5' (37#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized5' (37#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized32' (37#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-638] synthesizing module 'twgen_distmem' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:52303]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:52335]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:52336]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:52344]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:52345]
INFO: [Synth 8-256] done synthesizing module 'twgen_distmem' (38#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:52303]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen' (39#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen' (40#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66158]
INFO: [Synth 8-638] synthesizing module 'cmpy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:36184]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_synth' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:11637]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4948]
INFO: [Synth 8-638] synthesizing module 'input_negation' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1927]
INFO: [Synth 8-256] done synthesizing module 'input_negation' (41#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1927]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line' (42#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized0' (42#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "yes" *) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1812]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized1' (42#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized2' (42#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (43#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line' (44#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "yes" *) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4385]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized0' (44#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized1' (44#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp' (45#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult' (46#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized0' (46#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized2' (46#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized3' (46#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized4' (46#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized0' (46#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized0' (46#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized3' (46#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized4' (46#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized5' (46#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized5' (46#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized6' (46#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized1' (46#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized1' (46#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized6' (46#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized7' (46#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48' (47#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4948]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_synth' (48#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:11637]
INFO: [Synth 8-256] done synthesizing module 'cmpy' (49#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:36184]
INFO: [Synth 8-256] done synthesizing module 'r22_pe' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized16' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized33' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized33' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized33' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized33' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized33' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized33' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized16' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized3' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized2' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized2' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized17' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized35' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized35' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized35' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized35' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized35' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized35' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized17' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized4' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized3' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized3' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized33' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized33' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized34' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized6' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized6' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized34' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized35' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized7' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized7' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized35' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized36' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized8' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized8' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized8' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized8' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized36' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized37' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized37' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized38' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized38' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized39' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized39' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized40' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized40' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized41' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized41' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized42' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized42' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized43' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized43' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized2' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized3' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized44' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized44' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized3' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized4' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized45' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized45' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized46' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized46' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'r22_srl_memory__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61715]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized9' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized9' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized9' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized9' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'r22_srl_memory__parameterized0' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61715]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized1' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized47' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized47' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized48' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized48' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bfly_byp__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62049]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized18' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized37' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized37' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized37' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized20' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized20' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized37' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized37' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized37' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized18' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized2' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized19' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized39' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized39' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized39' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized22' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized22' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized39' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized39' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized39' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized19' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized3' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized20' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized41' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized41' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized41' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized24' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized24' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized41' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized41' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized41' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized20' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized2' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized21' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized43' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized43' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized43' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized26' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized26' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized43' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized43' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized43' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized21' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized3' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-256] done synthesizing module 'r22_bfly_byp__parameterized1' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62049]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized1' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized49' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized49' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized50' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized50' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized51' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized51' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized4' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized5' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized52' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized52' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized5' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized6' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized53' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized53' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized54' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized54' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'r22_srl_memory__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61715]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized10' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized10' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized10' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized10' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'r22_srl_memory__parameterized1' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61715]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized2' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized55' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized55' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized56' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized56' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized1' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized2' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized57' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized57' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized58' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized58' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bfly_byp__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62049]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized22' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized45' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized45' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized45' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized28' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized28' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized45' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized45' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized45' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized22' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized4' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized23' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized47' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized47' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized47' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized30' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized30' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized47' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized47' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized47' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized23' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized5' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized24' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized49' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized49' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized49' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized32' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized32' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized49' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized49' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized49' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized24' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized4' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized25' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized51' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized51' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized51' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized34' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized34' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized51' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized51' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized51' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized25' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized5' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-256] done synthesizing module 'r22_bfly_byp__parameterized2' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62049]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized2' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized59' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized59' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized60' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized11' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized11' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized11' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized11' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized60' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66158]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized26' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized53' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized53' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized53' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized36' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized36' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized53' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized53' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized53' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized26' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized0' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized0' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized61' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized12' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized12' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized12' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized12' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized61' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-638] synthesizing module 'twgen_distmem__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:52303]
INFO: [Synth 8-256] done synthesizing module 'twgen_distmem__parameterized0' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:52303]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen__parameterized0' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen__parameterized0' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66158]
INFO: [Synth 8-638] synthesizing module 'cmpy__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:36184]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_synth__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:11637]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4948]
INFO: [Synth 8-638] synthesizing module 'input_negation__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1927]
INFO: [Synth 8-256] done synthesizing module 'input_negation__parameterized0' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1927]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized8' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized8' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized9' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized9' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized10' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized10' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized1' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized7' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized8' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized8' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized2' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized2' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized2' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized9' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized9' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized10' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized10' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized11' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized11' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized3' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized3' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized11' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized11' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized12' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized12' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized13' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized13' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized3' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized12' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized12' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized13' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized13' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized4' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized4' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized14' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized14' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized15' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized15' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48__parameterized0' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4948]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_synth__parameterized0' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:11637]
INFO: [Synth 8-256] done synthesizing module 'cmpy__parameterized0' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:36184]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized0' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized27' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized55' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized55' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized55' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized55' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized55' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized55' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized27' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized5' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized4' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized4' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized28' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized57' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized57' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized57' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized57' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized57' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized57' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized28' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized6' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized5' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized5' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized62' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized13' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized13' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized13' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized13' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized62' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized63' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized14' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized14' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized14' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized14' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized63' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized64' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized15' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized15' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized15' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized15' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized64' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized65' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized16' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized16' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized16' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized16' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized65' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized66' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized17' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized17' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized17' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized17' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized66' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized67' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized18' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized18' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized18' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized18' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized67' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized68' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized68' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized69' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized69' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:63121]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:63122]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized70' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized70' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized71' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized71' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized72' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized19' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized19' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized19' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized19' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized72' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized73' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized73' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized74' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized74' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized6' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized7' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized29' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized59' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized59' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized59' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized40' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized40' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized59' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized59' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized59' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized29' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized1' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized30' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized61' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized61' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized61' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized42' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized42' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized61' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized61' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized61' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized30' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized2' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized75' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized75' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized76' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized76' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized8' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized8' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized9' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized9' (50#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized77' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized20' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized20' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized20' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized20' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized77' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized78' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized21' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized21' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized21' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized21' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized78' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized79' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized22' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized22' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized22' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized22' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized79' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized80' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized80' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized81' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized81' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized3' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized4' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized82' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized82' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized83' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized83' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized10' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized10' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized11' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized11' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized31' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized63' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized63' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized63' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized44' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized44' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized63' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized63' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized63' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized31' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized3' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized32' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized65' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized65' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized65' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized46' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized46' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized65' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized65' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized65' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized32' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized4' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized84' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized84' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized85' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized85' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized12' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized12' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized13' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized13' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized0' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized86' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized23' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized23' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized23' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized23' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized86' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized87' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized24' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized24' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized24' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized24' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized87' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66158]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized33' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized67' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized67' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized67' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized48' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized48' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized67' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized67' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized67' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized33' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized5' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized1' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized88' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized25' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized25' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized25' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized25' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized88' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-638] synthesizing module 'twgen_distmem__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:52303]
INFO: [Synth 8-256] done synthesizing module 'twgen_distmem__parameterized1' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:52303]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen__parameterized1' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen__parameterized1' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66158]
INFO: [Synth 8-638] synthesizing module 'cmpy__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:36184]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_synth__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:11637]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4948]
INFO: [Synth 8-638] synthesizing module 'input_negation__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1927]
INFO: [Synth 8-256] done synthesizing module 'input_negation__parameterized1' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1927]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized16' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized16' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized17' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized17' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized18' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized18' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized4' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized14' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized14' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized15' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized15' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized5' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized5' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized5' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized16' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized16' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized17' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized17' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized18' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized18' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized6' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized6' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized19' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized19' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized20' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized20' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized21' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized21' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized6' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized19' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized19' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized20' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized20' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized7' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized7' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized22' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized22' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized23' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized23' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48__parameterized1' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4948]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_synth__parameterized1' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:11637]
INFO: [Synth 8-256] done synthesizing module 'cmpy__parameterized1' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:36184]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized1' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized34' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized69' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized69' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized69' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized69' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized69' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized69' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized34' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized7' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized6' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized6' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized8' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized35' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized71' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized71' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized71' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized71' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized71' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized71' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized35' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized8' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized7' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized7' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized89' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized26' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized26' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized26' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized26' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized89' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized90' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized27' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized27' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized27' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized27' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized90' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized91' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized28' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized28' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized28' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized28' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized91' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized92' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized29' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized29' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized29' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized29' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized92' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized93' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized93' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized94' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized94' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized95' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized95' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized96' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized96' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized97' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized97' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized98' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized98' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized99' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized30' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized30' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized30' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized30' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized99' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized100' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized100' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized101' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized101' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized14' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized14' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized15' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized15' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized36' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized73' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized73' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized73' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized52' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized52' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized73' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized73' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized73' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized36' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized6' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized37' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized75' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized75' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized75' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized54' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized54' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized75' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized75' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized75' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized37' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized7' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized102' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized102' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized103' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized103' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized16' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized16' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized17' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized17' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized1' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized104' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized31' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized31' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized31' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized31' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized104' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized105' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized32' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized32' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized32' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized32' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized105' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized106' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized33' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized33' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized33' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized33' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized106' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized107' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized107' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized108' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized108' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized5' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized6' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized109' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized109' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized110' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized110' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized18' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized18' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized19' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized19' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized8' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized38' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized77' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized77' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized77' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized56' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized56' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized77' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized77' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized77' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized38' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized8' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized9' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized39' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized79' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized79' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized79' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized58' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized58' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized79' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized79' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized79' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized39' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized9' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized111' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized111' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized112' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized112' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized20' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized20' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized21' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized21' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized2' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized113' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized113' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized114' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized34' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized34' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized34' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized34' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized114' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66158]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized10' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized40' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized81' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized81' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized81' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized60' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized60' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized81' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized81' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized81' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized40' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized10' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized2' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized115' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized35' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized35' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized35' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized35' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized115' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-638] synthesizing module 'twgen_distmem__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:52303]
INFO: [Synth 8-256] done synthesizing module 'twgen_distmem__parameterized2' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:52303]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen__parameterized2' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen__parameterized2' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66158]
INFO: [Synth 8-638] synthesizing module 'cmpy__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:36184]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_synth__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:11637]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4948]
INFO: [Synth 8-638] synthesizing module 'input_negation__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1927]
INFO: [Synth 8-256] done synthesizing module 'input_negation__parameterized2' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1927]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized24' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized24' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized25' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized25' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized26' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized26' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized8' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized8' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized7' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized21' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized21' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized22' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized22' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized8' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized8' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized9' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized9' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized8' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized8' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized23' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized23' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized24' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized24' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized25' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized25' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized9' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized9' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized27' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized27' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized28' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized28' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized29' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized29' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized10' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized10' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized9' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized9' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized26' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized26' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized27' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized27' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized10' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized10' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized30' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized30' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized31' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized31' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48__parameterized2' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4948]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_synth__parameterized2' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:11637]
INFO: [Synth 8-256] done synthesizing module 'cmpy__parameterized2' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:36184]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized2' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized116' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized116' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized117' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized117' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized118' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized118' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized119' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized119' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized120' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized120' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized121' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized121' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized122' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized122' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized123' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized123' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized124' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized124' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized125' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized125' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized126' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized126' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized22' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized22' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized23' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized23' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized11' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized41' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized83' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized83' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized83' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized62' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized62' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized83' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized83' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized83' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized41' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized11' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized12' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized42' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized85' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized85' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized85' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized64' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized64' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized85' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized85' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized85' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized42' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized12' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized127' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized127' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized128' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized128' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized24' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized24' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized25' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized25' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized3' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized3' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized8' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized9' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized43' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized87' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized87' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized87' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized87' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized87' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized87' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized43' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized9' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized8' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized129' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized36' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized36' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized36' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized36' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized129' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized130' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized130' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized131' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized131' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized132' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized132' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized133' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized133' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized134' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized134' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized135' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized135' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized136' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized136' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'dpm__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:27947]
INFO: [Synth 8-256] done synthesizing module 'dpm__parameterized0' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:27947]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized3' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized137' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized137' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized138' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized37' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized37' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized138' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized139' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized139' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_busy' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:65994]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized140' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized38' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized37' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized37' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized38' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized140' (51#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'r22_busy' (52#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:65994]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized141' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized39' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized38' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized38' (52#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized39' (52#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized141' (52#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized142' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized142' (52#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_d' (53#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:96021]
WARNING: [Synth 8-3848] Net XK0_RE in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:99986]
WARNING: [Synth 8-3848] Net XK0_IM in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:99987]
WARNING: [Synth 8-3848] Net XK1_RE in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:99988]
WARNING: [Synth 8-3848] Net XK1_IM in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:99989]
WARNING: [Synth 8-3848] Net XK2_RE in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:99990]
WARNING: [Synth 8-3848] Net XK2_IM in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:99991]
WARNING: [Synth 8-3848] Net XK3_RE in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:99992]
WARNING: [Synth 8-3848] Net XK3_IM in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:99993]
WARNING: [Synth 8-3848] Net XK4_RE in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:99994]
WARNING: [Synth 8-3848] Net XK4_IM in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:99995]
WARNING: [Synth 8-3848] Net XK5_RE in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:99996]
WARNING: [Synth 8-3848] Net XK5_IM in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:99997]
WARNING: [Synth 8-3848] Net XK6_RE in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:99998]
WARNING: [Synth 8-3848] Net XK6_IM in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:99999]
WARNING: [Synth 8-3848] Net XK7_RE in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100000]
WARNING: [Synth 8-3848] Net XK7_IM in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100001]
WARNING: [Synth 8-3848] Net XK8_RE in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100002]
WARNING: [Synth 8-3848] Net XK8_IM in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100003]
WARNING: [Synth 8-3848] Net XK9_RE in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100004]
WARNING: [Synth 8-3848] Net XK9_IM in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100005]
WARNING: [Synth 8-3848] Net XK10_RE in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100006]
WARNING: [Synth 8-3848] Net XK10_IM in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100007]
WARNING: [Synth 8-3848] Net XK11_RE in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100008]
WARNING: [Synth 8-3848] Net XK11_IM in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100009]
WARNING: [Synth 8-3848] Net BLK_EXP0 in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100010]
WARNING: [Synth 8-3848] Net BLK_EXP1 in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100011]
WARNING: [Synth 8-3848] Net BLK_EXP2 in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100012]
WARNING: [Synth 8-3848] Net BLK_EXP3 in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100013]
WARNING: [Synth 8-3848] Net BLK_EXP4 in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100014]
WARNING: [Synth 8-3848] Net BLK_EXP5 in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100015]
WARNING: [Synth 8-3848] Net BLK_EXP6 in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100016]
WARNING: [Synth 8-3848] Net BLK_EXP7 in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100017]
WARNING: [Synth 8-3848] Net BLK_EXP8 in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100018]
WARNING: [Synth 8-3848] Net BLK_EXP9 in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100019]
WARNING: [Synth 8-3848] Net BLK_EXP10 in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100020]
WARNING: [Synth 8-3848] Net BLK_EXP11 in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100021]
WARNING: [Synth 8-3848] Net OVFLO0 in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100022]
WARNING: [Synth 8-3848] Net OVFLO1 in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100023]
WARNING: [Synth 8-3848] Net OVFLO2 in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100024]
WARNING: [Synth 8-3848] Net OVFLO3 in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100025]
WARNING: [Synth 8-3848] Net OVFLO4 in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100026]
WARNING: [Synth 8-3848] Net OVFLO5 in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100027]
WARNING: [Synth 8-3848] Net OVFLO6 in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100028]
WARNING: [Synth 8-3848] Net OVFLO7 in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100029]
WARNING: [Synth 8-3848] Net OVFLO8 in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100030]
WARNING: [Synth 8-3848] Net OVFLO9 in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100031]
WARNING: [Synth 8-3848] Net OVFLO10 in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100032]
WARNING: [Synth 8-3848] Net OVFLO11 in module/entity xfft_v9_0_9_core does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100033]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_core' (54#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100039]
WARNING: [Synth 8-3848] Net xk_re_array[11] in module/entity xfft_v9_0_9_viv does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101264]
WARNING: [Synth 8-3848] Net xk_re_array[10] in module/entity xfft_v9_0_9_viv does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101264]
WARNING: [Synth 8-3848] Net xk_re_array[9] in module/entity xfft_v9_0_9_viv does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101264]
WARNING: [Synth 8-3848] Net xk_re_array[8] in module/entity xfft_v9_0_9_viv does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101264]
WARNING: [Synth 8-3848] Net xk_re_array[7] in module/entity xfft_v9_0_9_viv does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101264]
WARNING: [Synth 8-3848] Net xk_re_array[6] in module/entity xfft_v9_0_9_viv does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101264]
WARNING: [Synth 8-3848] Net xk_re_array[5] in module/entity xfft_v9_0_9_viv does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101264]
WARNING: [Synth 8-3848] Net xk_re_array[4] in module/entity xfft_v9_0_9_viv does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101264]
WARNING: [Synth 8-3848] Net xk_re_array[3] in module/entity xfft_v9_0_9_viv does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101264]
WARNING: [Synth 8-3848] Net xk_re_array[2] in module/entity xfft_v9_0_9_viv does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101264]
WARNING: [Synth 8-3848] Net xk_re_array[1] in module/entity xfft_v9_0_9_viv does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101264]
WARNING: [Synth 8-3848] Net xk_im_array[11] in module/entity xfft_v9_0_9_viv does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101265]
WARNING: [Synth 8-3848] Net xk_im_array[10] in module/entity xfft_v9_0_9_viv does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101265]
WARNING: [Synth 8-3848] Net xk_im_array[9] in module/entity xfft_v9_0_9_viv does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101265]
WARNING: [Synth 8-3848] Net xk_im_array[8] in module/entity xfft_v9_0_9_viv does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101265]
WARNING: [Synth 8-3848] Net xk_im_array[7] in module/entity xfft_v9_0_9_viv does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101265]
WARNING: [Synth 8-3848] Net xk_im_array[6] in module/entity xfft_v9_0_9_viv does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101265]
WARNING: [Synth 8-3848] Net xk_im_array[5] in module/entity xfft_v9_0_9_viv does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101265]
WARNING: [Synth 8-3848] Net xk_im_array[4] in module/entity xfft_v9_0_9_viv does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101265]
WARNING: [Synth 8-3848] Net xk_im_array[3] in module/entity xfft_v9_0_9_viv does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101265]
WARNING: [Synth 8-3848] Net xk_im_array[2] in module/entity xfft_v9_0_9_viv does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101265]
WARNING: [Synth 8-3848] Net xk_im_array[1] in module/entity xfft_v9_0_9_viv does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101265]
WARNING: [Synth 8-3848] Net blk_exp_array[11] in module/entity xfft_v9_0_9_viv does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101266]
WARNING: [Synth 8-3848] Net blk_exp_array[10] in module/entity xfft_v9_0_9_viv does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101266]
WARNING: [Synth 8-3848] Net blk_exp_array[9] in module/entity xfft_v9_0_9_viv does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101266]
WARNING: [Synth 8-3848] Net blk_exp_array[8] in module/entity xfft_v9_0_9_viv does not have driver. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101266]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_viv' (55#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101006]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9' (56#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'fft_config1_s_core' (57#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/synth/fft_config1_s_core.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'fft_config1_s' (58#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/fft_config1_s.v:11]
INFO: [Synth 8-638] synthesizing module 'pyrconstuct_top_Loop_2_proc' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_2_proc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_2_proc.v:74]
INFO: [Synth 8-256] done synthesizing module 'pyrconstuct_top_Loop_2_proc' (59#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_2_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'pyrconstuct_top_Loop_3_proc' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_3_proc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_3_proc.v:79]
INFO: [Synth 8-638] synthesizing module 'pyrconstuct_top_Loop_3_proc_limits' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_3_proc_limits.v:43]
INFO: [Synth 8-638] synthesizing module 'pyrconstuct_top_Loop_3_proc_limits_rom' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_3_proc_limits.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_3_proc_limits.v:21]
INFO: [Synth 8-3876] $readmem data file './pyrconstuct_top_Loop_3_proc_limits_rom.dat' is read successfully [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_3_proc_limits.v:24]
INFO: [Synth 8-256] done synthesizing module 'pyrconstuct_top_Loop_3_proc_limits_rom' (60#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_3_proc_limits.v:9]
INFO: [Synth 8-256] done synthesizing module 'pyrconstuct_top_Loop_3_proc_limits' (61#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_3_proc_limits.v:43]
INFO: [Synth 8-638] synthesizing module 'pyrconstuct_top_Loop_3_proc_consFilters_V' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_3_proc_consFilters_V.v:43]
INFO: [Synth 8-638] synthesizing module 'pyrconstuct_top_Loop_3_proc_consFilters_V_rom' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_3_proc_consFilters_V.v:9]
INFO: [Synth 8-3876] $readmem data file './pyrconstuct_top_Loop_3_proc_consFilters_V_rom.dat' is read successfully [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_3_proc_consFilters_V.v:24]
INFO: [Synth 8-256] done synthesizing module 'pyrconstuct_top_Loop_3_proc_consFilters_V_rom' (62#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_3_proc_consFilters_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'pyrconstuct_top_Loop_3_proc_consFilters_V' (63#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_3_proc_consFilters_V.v:43]
INFO: [Synth 8-638] synthesizing module 'pyrconstuct_top_mul_mul_9ns_24s_32_3' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_mul_mul_9ns_24s_32_3.v:35]
INFO: [Synth 8-638] synthesizing module 'pyrconstuct_top_mul_mul_9ns_24s_32_3_DSP48_0' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_mul_mul_9ns_24s_32_3.v:4]
INFO: [Synth 8-256] done synthesizing module 'pyrconstuct_top_mul_mul_9ns_24s_32_3_DSP48_0' (64#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_mul_mul_9ns_24s_32_3.v:4]
INFO: [Synth 8-256] done synthesizing module 'pyrconstuct_top_mul_mul_9ns_24s_32_3' (65#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_mul_mul_9ns_24s_32_3.v:35]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_3_proc.v:561]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_3_proc.v:567]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_0_i_phi_fu_124_p4_reg' and it is trimmed from '11' to '4' bits. [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_3_proc.v:473]
INFO: [Synth 8-256] done synthesizing module 'pyrconstuct_top_Loop_3_proc' (66#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_3_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'pyrconstuct_top_Loop_4_proc' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_4_proc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_4_proc.v:70]
INFO: [Synth 8-256] done synthesizing module 'pyrconstuct_top_Loop_4_proc' (67#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_4_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'pyrconstuct_top_Block_proc' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Block_proc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Block_proc.v:47]
INFO: [Synth 8-256] done synthesizing module 'pyrconstuct_top_Block_proc' (68#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Block_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'fft_config2_s' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/fft_config2_s.v:11]
INFO: [Synth 8-638] synthesizing module 'fft_config2_s_core' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config2_s_core/synth/fft_config2_s_core.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0.vhd:201]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_viv__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101006]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92184]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_input_fifo__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:91328]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_slave__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2905]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2474]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized5' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2474]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_slave__parameterized1' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2905]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_input_fifo__parameterized1' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:91328]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_input_fifo__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:91328]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_slave__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2905]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2474]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized7' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2474]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_slave__parameterized2' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2905]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_input_fifo__parameterized2' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:91328]
INFO: [Synth 8-226] default block is never used [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93959]
INFO: [Synth 8-226] default block is never used [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:94020]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_output_fifo__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:91736]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_master__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:3098]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized9' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2474]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized9' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2474]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_master__parameterized0' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:3098]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_output_fifo__parameterized0' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:91736]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper__parameterized0' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92184]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_core__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100039]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_d__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:96021]
INFO: [Synth 8-638] synthesizing module 'r22_flow_ctrl__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64931]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized44' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized89' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized89' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized89' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized89' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized89' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized89' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized44' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized10' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized10' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized11' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized11' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized5' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized45' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized91' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized91' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized91' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized91' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized91' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized91' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized45' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized12' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized12' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized13' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized13' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized6' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized46' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized93' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized93' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized93' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized93' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized93' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized93' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized46' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized14' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized14' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized15' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized15' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized7' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized8' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized47' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized95' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized95' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized95' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized95' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized95' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized95' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized47' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized16' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized16' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized17' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized17' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized8' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized9' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized48' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized97' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized97' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized97' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized97' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized97' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized97' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized48' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized18' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized18' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized19' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized19' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized9' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized10' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized49' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized99' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized99' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized99' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized99' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized99' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized99' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized49' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized20' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized20' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized21' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized21' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized10' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-256] done synthesizing module 'r22_flow_ctrl__parameterized0' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64931]
INFO: [Synth 8-638] synthesizing module 'subtracter' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30516]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized50' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized101' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized101' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized101' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized67' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized67' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized101' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized101' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized101' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized50' (68#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'subtracter' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30516]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized143' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized143' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized144' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized144' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized145' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized145' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized146' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized146' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized9' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized10' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized51' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized103' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized103' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized103' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized103' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized103' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized103' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized51' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized10' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized8' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized8' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized9' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized10' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized11' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized52' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized105' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized105' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized105' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized105' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized105' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized105' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized52' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized11' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized9' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized9' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized10' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized147' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized147' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized148' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized40' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized39' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized39' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized40' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized148' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized149' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized41' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized40' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized40' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized41' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized149' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized150' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized42' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized41' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized41' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized42' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized150' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized151' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized151' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized152' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized152' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized153' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized153' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized154' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized154' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized155' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized43' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized42' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized42' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized43' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized155' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized156' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized44' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized43' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized43' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized44' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized156' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized157' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized45' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized44' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized44' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized45' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized157' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized158' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized46' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized45' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized45' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized46' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized158' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized159' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized159' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized160' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized160' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized26' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized26' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized7' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized8' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized161' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized161' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized27' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized27' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized8' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized162' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized162' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized163' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized163' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'dpm__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:27947]
INFO: [Synth 8-256] done synthesizing module 'dpm__parameterized1' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:27947]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized4' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized164' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized164' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized165' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized165' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bfly_byp__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62049]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized53' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized107' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized107' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized107' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized71' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized71' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized107' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized107' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized107' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized53' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized6' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized54' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized109' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized109' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized109' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized73' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized73' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized109' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized109' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized109' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized54' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized7' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized55' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized111' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized111' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized111' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized75' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized75' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized111' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized111' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized111' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized55' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized6' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized56' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized113' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized113' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized113' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized77' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized77' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized113' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized113' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized113' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized56' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized7' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-256] done synthesizing module 'r22_bfly_byp__parameterized3' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62049]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized3' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized166' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized47' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized46' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized46' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized47' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized166' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized167' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized48' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized47' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized47' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized48' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized167' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized168' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized49' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized48' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized48' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized49' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized168' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized169' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized50' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized49' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized49' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized50' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized169' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized170' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized170' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized9' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized171' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized171' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized28' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized28' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized9' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized10' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized172' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized172' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized29' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized29' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized10' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized173' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized173' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized174' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized174' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'r22_srl_memory__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61715]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized51' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized50' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized79' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized79' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized50' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized51' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'r22_srl_memory__parameterized2' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61715]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized5' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized175' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized175' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized176' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized176' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized7' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized8' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized8' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized177' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized177' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized178' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized178' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bfly_byp__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62049]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized8' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized57' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized115' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized115' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized115' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized81' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized81' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized115' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized115' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized115' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized57' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized8' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized9' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized58' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized117' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized117' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized117' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized83' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized83' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized117' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized117' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized117' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized58' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized9' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized8' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized59' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized119' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized119' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized119' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized85' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized85' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized119' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized119' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized119' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized59' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized8' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized9' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized60' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized121' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized121' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized121' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized87' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized87' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized121' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized121' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized121' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized60' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized9' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-256] done synthesizing module 'r22_bfly_byp__parameterized4' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62049]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized4' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized179' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized179' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized30' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized30' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized180' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized52' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized51' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized51' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized52' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized180' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'cmpy__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:36184]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_synth__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:11637]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4948]
INFO: [Synth 8-638] synthesizing module 'input_negation__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1927]
INFO: [Synth 8-256] done synthesizing module 'input_negation__parameterized3' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1927]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized32' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized32' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized33' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized33' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized34' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized34' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized11' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized11' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized10' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized10' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized28' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized28' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized29' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized29' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized11' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized11' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized12' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized12' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized11' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized11' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized30' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized30' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized31' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized31' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized32' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized32' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized12' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized12' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized35' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized35' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized36' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized36' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized37' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized37' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized13' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized13' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized12' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized12' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized33' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized33' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized34' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized34' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized13' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized13' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized38' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized38' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized39' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized39' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48__parameterized3' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4948]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_synth__parameterized3' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:11637]
INFO: [Synth 8-256] done synthesizing module 'cmpy__parameterized3' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:36184]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized4' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized11' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized12' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized61' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized123' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized123' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized123' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized123' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized123' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized123' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized61' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized12' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized10' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized10' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized11' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized12' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized13' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized62' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized125' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized125' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized125' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized125' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized125' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized125' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized62' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized13' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized11' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized11' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized12' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized181' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized181' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized182' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized53' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized52' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized52' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized53' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized182' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized183' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized54' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized53' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized53' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized54' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized183' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized184' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized55' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized54' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized54' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized55' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized184' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized185' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized185' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized186' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized186' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized187' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized187' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized188' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized188' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized189' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized56' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized55' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized55' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized56' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized189' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized190' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized57' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized56' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized56' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized57' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized190' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized191' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized58' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized57' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized57' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized58' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized191' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized192' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized59' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized58' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized58' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized59' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized192' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized193' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized193' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized11' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized194' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized194' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized31' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized31' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized11' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized12' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized195' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized195' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized32' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized32' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized12' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized196' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized196' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized197' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized197' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'r22_srl_memory__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61715]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized60' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized59' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized91' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized91' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized59' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized60' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'r22_srl_memory__parameterized3' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61715]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized6' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized198' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized198' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized199' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized199' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bfly_byp__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62049]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized10' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized63' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized127' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized127' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized127' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized93' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized93' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized127' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized127' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized127' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized63' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized10' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized11' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized64' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized129' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized129' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized129' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized95' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized95' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized129' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized129' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized129' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized64' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized11' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized10' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized65' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized131' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized131' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized131' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized97' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized97' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized131' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized131' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized131' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized65' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized10' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized11' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized66' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized133' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized133' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized133' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized99' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized99' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized133' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized133' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized133' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized66' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized11' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-256] done synthesizing module 'r22_bfly_byp__parameterized5' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62049]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized5' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized200' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized61' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized60' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized60' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized61' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized200' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized201' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized62' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized61' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized61' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized62' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized201' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized202' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized63' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized62' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized62' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized63' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized202' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized203' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized64' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized63' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized63' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized64' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized203' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized204' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized204' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized13' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized205' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized205' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized33' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized33' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized13' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized14' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized206' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized206' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized34' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized34' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized14' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized207' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized207' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized208' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized208' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'r22_srl_memory__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61715]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized65' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized64' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized101' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized101' (69#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized64' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized65' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'r22_srl_memory__parameterized4' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61715]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized7' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized209' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized209' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized210' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized210' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized9' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized9' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized10' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized10' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized211' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized211' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized212' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized212' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bfly_byp__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62049]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized12' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized67' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized135' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized135' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized135' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized103' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized103' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized135' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized135' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized135' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized67' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized12' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized13' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized68' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized137' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized137' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized137' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized105' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized105' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized137' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized137' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized137' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized68' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized13' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized12' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized69' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized139' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized139' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized139' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized107' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized107' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized139' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized139' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized139' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized69' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized12' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized13' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized70' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized141' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized141' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized141' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized109' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-5639] ignoring null variable initialization [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized109' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized141' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized141' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized141' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized70' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized13' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-256] done synthesizing module 'r22_bfly_byp__parameterized6' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62049]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized6' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized213' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized213' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized35' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized35' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized214' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized66' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized65' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized65' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized66' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized214' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66158]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized13' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized71' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized143' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized143' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized143' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized111' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized111' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized143' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized143' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized143' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized71' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized13' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized3' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized215' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized67' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized66' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized66' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized67' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized215' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-638] synthesizing module 'twgen_distmem__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:52303]
INFO: [Synth 8-256] done synthesizing module 'twgen_distmem__parameterized3' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:52303]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen__parameterized3' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen__parameterized3' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66158]
INFO: [Synth 8-638] synthesizing module 'cmpy__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:36184]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_synth__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:11637]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4948]
INFO: [Synth 8-638] synthesizing module 'input_negation__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1927]
INFO: [Synth 8-256] done synthesizing module 'input_negation__parameterized4' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1927]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized40' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized40' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized41' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized41' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized42' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized42' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized14' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized14' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized13' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized13' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized35' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized35' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized36' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized36' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized14' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized14' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized43' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized43' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized15' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized15' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized14' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized14' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized37' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized37' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized38' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized38' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized39' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized39' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized15' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized15' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized44' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized44' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized45' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized45' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized46' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized46' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized16' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized16' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized15' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized15' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized40' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized40' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized41' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized41' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized16' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized16' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized47' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized47' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized48' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized48' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48__parameterized4' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4948]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_synth__parameterized4' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:11637]
INFO: [Synth 8-256] done synthesizing module 'cmpy__parameterized4' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:36184]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized5' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized13' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized14' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized72' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized145' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized145' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized145' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized145' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized145' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized145' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized72' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized14' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized12' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized12' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized13' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized14' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized15' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized73' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized147' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized147' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized147' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized147' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized147' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized147' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized73' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized15' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized13' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized13' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized14' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized216' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized68' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized67' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized67' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized68' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized216' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized217' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized69' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized68' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized68' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized69' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized217' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized218' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized70' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized69' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized69' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized70' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized218' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized219' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized71' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized70' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized70' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized71' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized219' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized220' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized72' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized71' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized71' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized72' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized220' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized221' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized73' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized72' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized72' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized73' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized221' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized222' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized222' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized223' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized223' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized224' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized224' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized225' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized225' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized226' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized74' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized73' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized115' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized115' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized0' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized73' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized74' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized226' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized227' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized75' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized74' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized117' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized117' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized1' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized1' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized2' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized3' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized3' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized4' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized5' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized6' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized7' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized8' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized8' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized9' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized9' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized10' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized10' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized11' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized11' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized12' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized12' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized13' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized13' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized14' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized14' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized15' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized15' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized16' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized16' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized17' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized17' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized18' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized18' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized19' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized19' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized74' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized75' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized227' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized228' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized76' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized75' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized119' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized119' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized20' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized20' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized21' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized21' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized22' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized22' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized23' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized23' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized24' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized24' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized25' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized25' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized26' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized26' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized27' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized27' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized28' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized28' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized29' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized29' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized30' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized30' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized31' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized31' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized32' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized32' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized33' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized33' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized34' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized34' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized35' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized35' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized36' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized36' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized37' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized37' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized38' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized38' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized75' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized76' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized228' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized36' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized36' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized37' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized37' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized14' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized74' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized149' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized149' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized149' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized121' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized121' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized149' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized149' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized149' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized74' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized14' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized15' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized75' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized151' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized151' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized151' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized123' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized123' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized151' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized151' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized151' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized75' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized15' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized229' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized77' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized76' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized125' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized125' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized39' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized39' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized40' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized40' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized41' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized41' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized42' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized42' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized43' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized43' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized44' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized44' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized45' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized45' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized46' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized46' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized47' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized47' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized48' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized48' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized49' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized49' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized50' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized50' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized51' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized51' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized52' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized52' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized53' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized53' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized54' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized54' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized55' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized55' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized56' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized56' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized57' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized57' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized58' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized58' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized76' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized77' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized229' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized230' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized78' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized77' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized127' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized127' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized59' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized59' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized60' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized60' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized61' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized61' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized62' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized62' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized63' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized63' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized64' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized64' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized65' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized65' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized66' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized66' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized67' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized67' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized68' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized68' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized69' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized69' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized70' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized70' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized71' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized71' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized72' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized72' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized73' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized73' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized74' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized74' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized75' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized75' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized76' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized76' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized77' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized77' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized78' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized78' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized77' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized78' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized230' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized38' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized38' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized39' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized39' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized15' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized231' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized231' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized40' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized40' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized15' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized16' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized232' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized232' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized41' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized41' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized16' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized4' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized233' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized79' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized78' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized78' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized79' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized233' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized234' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized80' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized79' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized79' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized80' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized234' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized235' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized81' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized80' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized129' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized129' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized79' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized79' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized80' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized81' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized235' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized236' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized236' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized237' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized237' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized11' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized11' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized12' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized12' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized238' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized82' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized81' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized131' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized131' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized80' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized80' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized81' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized81' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized82' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized82' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized83' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized83' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized84' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized84' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized85' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized85' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized86' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized86' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized87' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized87' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized88' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized88' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized89' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized89' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized90' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized90' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized91' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized91' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized92' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized92' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized93' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized93' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized94' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized94' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized95' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized95' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized96' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized96' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized97' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized97' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized98' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized98' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized99' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized99' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized100' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized100' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized81' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized82' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized238' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized239' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized83' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized82' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized133' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized133' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized101' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized101' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized102' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized102' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized103' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized103' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized104' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized104' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized105' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized105' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized106' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized106' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized107' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized107' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized108' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized108' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized109' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized109' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized110' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized110' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized111' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized111' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized112' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized112' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized113' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized113' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized114' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized114' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized115' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized115' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized116' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized116' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized117' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized117' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized118' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized118' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized119' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized119' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized120' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized120' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized121' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized121' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized82' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized83' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized239' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized42' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized42' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized43' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized43' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized16' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized76' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized153' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized153' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized153' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized135' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized135' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized153' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized153' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized153' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized76' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized16' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized17' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized77' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized155' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized155' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized155' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized137' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized137' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized155' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized155' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized155' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized77' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized17' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized240' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized84' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized83' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized139' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized139' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized122' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized122' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized123' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized123' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized124' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized124' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized125' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized125' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized126' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized126' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized127' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized127' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized128' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized128' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized129' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized129' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized130' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized130' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized131' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized131' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized132' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized132' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized133' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized133' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized134' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized134' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized135' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized135' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized136' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized136' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized137' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized137' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized138' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized138' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized139' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized139' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized140' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized140' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized141' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized141' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized142' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized142' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized83' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized84' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized240' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized241' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized85' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized84' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized141' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized141' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized143' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized143' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized144' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized144' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized145' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized145' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized146' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized146' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized147' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized147' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized148' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized148' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized149' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized149' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized150' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized150' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized151' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized151' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized152' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized152' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized153' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized153' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized154' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized154' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized155' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized155' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized156' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized156' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized157' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized157' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized158' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized158' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized159' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized159' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized160' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized160' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized161' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized161' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized162' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized162' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized163' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized163' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized84' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized85' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized241' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized44' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized44' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized45' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized45' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized17' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized242' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized242' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized46' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized46' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized17' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized18' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized243' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized243' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized47' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized47' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized18' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized5' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized244' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized86' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized85' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized85' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized86' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized244' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized48' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized48' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized245' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized87' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized86' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized86' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized87' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized245' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66158]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized18' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized78' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized157' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized157' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized157' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized143' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized143' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized157' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized157' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized157' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized78' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized18' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized4' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized246' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized88' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized87' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized87' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized88' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized246' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-638] synthesizing module 'twgen_distmem__parameterized4' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:52303]
INFO: [Synth 8-256] done synthesizing module 'twgen_distmem__parameterized4' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:52303]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen__parameterized4' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen__parameterized4' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66158]
INFO: [Synth 8-638] synthesizing module 'cmpy__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:36184]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_synth__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:11637]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4948]
INFO: [Synth 8-638] synthesizing module 'input_negation__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1927]
INFO: [Synth 8-256] done synthesizing module 'input_negation__parameterized5' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1927]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized49' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized49' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized50' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized50' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized51' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized51' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized17' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized17' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized16' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized16' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized42' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized42' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized43' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized43' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized17' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized17' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized52' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized52' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized18' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized18' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized17' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized17' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized44' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized44' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized45' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized45' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized46' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized46' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized18' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized18' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized53' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized53' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized54' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized54' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized55' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized55' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized19' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized19' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized18' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized18' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized47' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized47' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized48' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized48' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized19' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized19' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized56' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized56' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized57' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized57' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48__parameterized5' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4948]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_synth__parameterized5' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:11637]
INFO: [Synth 8-256] done synthesizing module 'cmpy__parameterized5' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:36184]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized6' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized15' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized16' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized79' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized159' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized159' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized159' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized159' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized159' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized159' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized79' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized16' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized14' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized14' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized15' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized16' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized17' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized80' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized161' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized161' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized161' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized161' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized161' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized161' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized80' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized17' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized15' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized15' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized16' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized247' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized89' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized88' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized88' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized89' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized247' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized248' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized90' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized89' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized89' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized90' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized248' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized249' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized91' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized90' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized90' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized91' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized249' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized250' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized92' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized91' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized91' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized92' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized250' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized251' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized251' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized252' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized252' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized253' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized253' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized254' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized254' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized255' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized255' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized256' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized256' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized257' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized93' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized92' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized147' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized147' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized164' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized164' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized92' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized93' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized257' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized258' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized94' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized93' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized149' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized149' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized165' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized165' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized166' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized166' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized167' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized167' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized168' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized168' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized169' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized169' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized170' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized170' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized171' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized171' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized172' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized172' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized173' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized173' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized174' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized174' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized175' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized175' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized176' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized176' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized177' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized177' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized178' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized178' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized179' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized179' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized180' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized180' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized181' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized181' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized182' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized182' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized183' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized183' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized184' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized184' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized185' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized185' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized93' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized94' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized258' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized259' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized95' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized94' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized151' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized151' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized186' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized186' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized187' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized187' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized188' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized188' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized189' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized189' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized190' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized190' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized191' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized191' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized192' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized192' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized193' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized193' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized194' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized194' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized195' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized195' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized196' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized196' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized197' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized197' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized198' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized198' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized199' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized199' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized200' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized200' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized201' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized201' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized202' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized202' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized203' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized203' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized204' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized204' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized205' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized205' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized206' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized206' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized94' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized95' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized259' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized49' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized49' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized50' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized50' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized19' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized81' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized163' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized163' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized163' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized153' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized153' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized163' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized163' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized163' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized81' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized19' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized20' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized82' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized165' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized165' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized165' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized155' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized155' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized165' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized165' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized165' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized82' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized20' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized260' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized96' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized95' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized157' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized157' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized207' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized207' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized208' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized208' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized209' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized209' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized210' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized210' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized211' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized211' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized212' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized212' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized213' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized213' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized214' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized214' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized215' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized215' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized216' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized216' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized217' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized217' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized218' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized218' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized219' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized219' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized220' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized220' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized221' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized221' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized222' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized222' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized223' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized223' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized224' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized224' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized225' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized225' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized226' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized226' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized227' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized227' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized228' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized228' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized95' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized96' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized260' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized261' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized97' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized96' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized159' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized159' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized229' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized229' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized230' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized230' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized231' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized231' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized232' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized232' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized233' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized233' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized234' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized234' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized235' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized235' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized236' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized236' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized237' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized237' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized238' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized238' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized239' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized239' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized240' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized240' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized241' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized241' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized242' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized242' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized243' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized243' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized244' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized244' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized245' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized245' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized246' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized246' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized247' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized247' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized248' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized248' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized249' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized249' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized250' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized250' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized96' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized97' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized261' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized51' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized51' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized52' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized52' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized19' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized262' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized262' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized53' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized53' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized19' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized20' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized263' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized263' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized54' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized54' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized20' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized6' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized7' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized264' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized98' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized97' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized97' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized98' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized264' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized265' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized99' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized98' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized98' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized99' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized265' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized266' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized266' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized267' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized267' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized268' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized268' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized13' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized13' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized14' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized14' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized269' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized269' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized270' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized270' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized55' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized55' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized56' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized56' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized21' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized83' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized167' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized167' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized167' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized161' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized161' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized167' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized167' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized167' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized83' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized21' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized22' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized84' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized169' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized169' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized169' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized163' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized163' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized169' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized169' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized169' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized84' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized22' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized271' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized271' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized272' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized272' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized57' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized57' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized58' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized58' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized21' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized273' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized273' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized59' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized59' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized21' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized22' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized274' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized274' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized60' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized60' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized22' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized7' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized275' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized275' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized61' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized61' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized276' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized100' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized99' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized99' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized100' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized276' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66158]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized23' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized85' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized171' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized171' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized171' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized165' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized165' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized171' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized171' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized171' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized85' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized23' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized5' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized277' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized101' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized100' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized100' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized101' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized277' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-638] synthesizing module 'twgen_distmem__parameterized5' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:52303]
INFO: [Synth 8-256] done synthesizing module 'twgen_distmem__parameterized5' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:52303]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen__parameterized5' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen__parameterized5' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66158]
INFO: [Synth 8-638] synthesizing module 'cmpy__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:36184]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_synth__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:11637]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4948]
INFO: [Synth 8-638] synthesizing module 'input_negation__parameterized6' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1927]
INFO: [Synth 8-256] done synthesizing module 'input_negation__parameterized6' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1927]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized58' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized58' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized59' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized59' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized60' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized60' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized20' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized20' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized19' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized19' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized49' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized49' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized50' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized50' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized20' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized20' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized61' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized61' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized21' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized21' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized20' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized20' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized51' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized51' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized52' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized52' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized53' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized53' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized21' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized21' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized62' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized62' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized63' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized63' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized64' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized64' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized22' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized22' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized21' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized21' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized54' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized54' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized55' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized55' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized22' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized22' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized65' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized65' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized66' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized66' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48__parameterized6' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4948]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_synth__parameterized6' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:11637]
INFO: [Synth 8-256] done synthesizing module 'cmpy__parameterized6' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:36184]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized7' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized8' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized23' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized278' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized278' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized62' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized62' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized23' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized279' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized279' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized280' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized280' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized281' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized281' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized282' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized282' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized283' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized283' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized8' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized284' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized284' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized285' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized285' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized286' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized286' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized287' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized287' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized288' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized288' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized289' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized289' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized63' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized63' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized64' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized64' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized24' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized86' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized173' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized173' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized173' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized167' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized167' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized173' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized173' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized173' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized86' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized24' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized25' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized87' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized175' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized175' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized175' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized169' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized169' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized175' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized175' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized175' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized87' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized25' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized290' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized290' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized291' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized291' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized65' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized65' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized66' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized66' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized24' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized292' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized292' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized67' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized67' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized24' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized25' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized293' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized293' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized68' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized68' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized25' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized8' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized8' (70#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'mux_bus16' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25947]
INFO: [Synth 8-638] synthesizing module 'mux_bus8' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25654]
INFO: [Synth 8-256] done synthesizing module 'mux_bus8' (71#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25654]
INFO: [Synth 8-256] done synthesizing module 'mux_bus16' (72#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25947]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized17' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized18' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized88' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized177' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized177' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized177' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized177' (72#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized177' (72#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized177' (72#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized88' (72#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized18' (72#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized17' (72#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized294' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized102' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized101' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized101' (72#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized102' (72#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized294' (72#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized295' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized295' (72#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized296' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized296' (72#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized297' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized297' (72#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized298' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized103' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized102' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized102' (72#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized103' (72#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized298' (72#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized299' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized104' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized103' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized103' (72#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized104' (72#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized299' (72#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'so_run_addr_gen_left_shift' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:81748]
INFO: [Synth 8-638] synthesizing module 'mux_bus8__parameterized0' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25654]
INFO: [Synth 8-256] done synthesizing module 'mux_bus8__parameterized0' (72#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25654]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized300' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized300' (72#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'so_run_addr_gen_left_shift' (73#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:81748]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized301' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized301' (73#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized8' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'dpm__parameterized2' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:27947]
INFO: [Synth 8-256] done synthesizing module 'dpm__parameterized2' (73#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:27947]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized8' (73#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized302' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized302' (73#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized303' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized105' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized104' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized104' (73#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized105' (73#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized303' (73#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized304' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized304' (73#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized305' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized106' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized105' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized105' (73#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized106' (73#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized305' (73#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized306' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized306' (73#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_d__parameterized0' (73#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:96021]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_core__parameterized0' (73#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100039]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_viv__parameterized1' (73#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101006]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9__parameterized1' (73#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'fft_config2_s_core' (74#1) [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config2_s_core/synth/fft_config2_s_core.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'fft_config2_s' (75#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/fft_config2_s.v:11]
INFO: [Synth 8-638] synthesizing module 'pyrconstuct_top_Loop_5_proc' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_5_proc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_5_proc.v:67]
INFO: [Synth 8-256] done synthesizing module 'pyrconstuct_top_Loop_5_proc' (76#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_5_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'FIFO_pyrconstuct_top_fft_config_data_V_channel' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_fft_config_data_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_pyrconstuct_top_fft_config_data_V_channel_shiftReg' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_fft_config_data_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_pyrconstuct_top_fft_config_data_V_channel_shiftReg' (77#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_fft_config_data_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_pyrconstuct_top_fft_config_data_V_channel' (78#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_fft_config_data_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_pyrconstuct_top_imgInTmp_channel' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_imgInTmp_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_pyrconstuct_top_imgInTmp_channel' (79#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_imgInTmp_channel.v:11]
INFO: [Synth 8-638] synthesizing module 'FIFO_pyrconstuct_top_imgOutTmpFFTStream_channel' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_imgOutTmpFFTStream_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_pyrconstuct_top_imgOutTmpFFTStream_channel' (80#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_imgOutTmpFFTStream_channel.v:11]
INFO: [Synth 8-638] synthesizing module 'FIFO_pyrconstuct_top_fftPyrOut_M_real_V' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_fftPyrOut_M_real_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_pyrconstuct_top_fftPyrOut_M_real_V' (81#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_fftPyrOut_M_real_V.v:11]
INFO: [Synth 8-638] synthesizing module 'FIFO_pyrconstuct_top_fftPyrOut_M_imag_V' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_fftPyrOut_M_imag_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_pyrconstuct_top_fftPyrOut_M_imag_V' (82#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_fftPyrOut_M_imag_V.v:11]
INFO: [Synth 8-638] synthesizing module 'FIFO_pyrconstuct_top_imgInTmp2_channel' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_imgInTmp2_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_pyrconstuct_top_imgInTmp2_channel' (83#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_imgInTmp2_channel.v:11]
INFO: [Synth 8-638] synthesizing module 'FIFO_pyrconstuct_top_fft_config2_data_V' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_fft_config2_data_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_pyrconstuct_top_fft_config2_data_V_shiftReg' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_fft_config2_data_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_pyrconstuct_top_fft_config2_data_V_shiftReg' (84#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_fft_config2_data_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_pyrconstuct_top_fft_config2_data_V' (85#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_fft_config2_data_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_pyrconstuct_top_ifftPyrOut_channel' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_ifftPyrOut_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_pyrconstuct_top_ifftPyrOut_channel' (86#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_ifftPyrOut_channel.v:11]
INFO: [Synth 8-4471] merging register 'fft_config2_U0_ap_start_reg' into 'fft_config1_U0_ap_start_reg' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top.v:459]
INFO: [Synth 8-4471] merging register 'pyrconstuct_top_Loop_2_proc_U0_ap_start_reg' into 'fft_config1_U0_ap_start_reg' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top.v:384]
INFO: [Synth 8-4471] merging register 'pyrconstuct_top_Loop_4_proc_U0_ap_start_reg' into 'fft_config1_U0_ap_start_reg' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top.v:427]
INFO: [Synth 8-4471] merging register 'pyrconstuct_top_Loop_5_proc_U0_ap_start_reg' into 'fft_config1_U0_ap_start_reg' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top.v:481]
INFO: [Synth 8-256] done synthesizing module 'pyrconstuct_top' (87#1) [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top.v:12]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[31]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[30]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[29]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[28]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[27]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[26]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[25]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[24]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[23]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[22]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[21]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[20]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[19]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[18]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[17]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[16]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[15]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[14]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[13]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[12]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[11]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[10]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[9]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[8]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[7]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[6]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[5]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[4]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[3]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[2]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[1]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:34:20 ; elapsed = 00:36:08 . Memory (MB): peak = 647.820 ; gain = 476.563
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [50] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [49] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [48] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [47] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [46] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [45] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [44] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [43] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [42] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [41] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [40] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [39] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [38] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [37] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [36] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [35] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [34] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [33] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [32] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [31] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [30] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [29] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [28] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [27] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [26] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [25] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [24] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [23] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [22] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [21] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [20] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [19] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [18] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [17] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [16] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [15] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [14] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [13] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [12] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [11] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [10] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [9] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [8] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [7] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [6] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [5] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [4] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [3] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [2] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [1] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [0] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [50] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [49] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [48] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [47] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [46] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [45] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [44] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [43] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [42] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [41] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [40] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [39] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [38] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [37] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [36] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [35] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [34] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [33] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [32] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [31] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [30] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [29] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [28] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [27] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [26] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [25] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [24] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [23] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [22] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [21] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [20] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [19] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [18] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [17] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [16] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [15] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [14] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [13] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [12] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [11] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [10] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [9] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [8] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [7] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [6] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [5] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [4] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [3] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [2] to constant 0 [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:34:24 ; elapsed = 00:36:13 . Memory (MB): peak = 647.820 ; gain = 476.563
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3717 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top.xdc]
Finished Parsing XDC File [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top.xdc]
Parsing XDC File [F:/FPGA/PyramidCon_x/solution2/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/FPGA/PyramidCon_x/solution2/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 630 instances were transformed.
  FD => FDRE: 8 instances
  FDE => FDRE: 544 instances
  FDR => FDRE: 72 instances
  RAMB18SDP => RAMB18E1: 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.874 . Memory (MB): peak = 893.633 ; gain = 20.055
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:34:58 ; elapsed = 00:36:48 . Memory (MB): peak = 893.633 ; gain = 722.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:34:58 ; elapsed = 00:36:48 . Memory (MB): peak = 893.633 ; gain = 722.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for fft_config1_U0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_config2_U0/inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:34:58 ; elapsed = 00:36:48 . Memory (MB): peak = 893.633 ; gain = 722.375
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_57_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'CP_LEN_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93512]
INFO: [Synth 8-4471] merging register 'SCALE_SCH_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93514]
INFO: [Synth 8-4471] merging register 'FWD_INV0_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93515]
INFO: [Synth 8-4471] merging register 'FWD_INV1_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93516]
INFO: [Synth 8-4471] merging register 'FWD_INV2_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93517]
INFO: [Synth 8-4471] merging register 'FWD_INV3_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93518]
INFO: [Synth 8-4471] merging register 'FWD_INV4_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93519]
INFO: [Synth 8-4471] merging register 'FWD_INV5_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93520]
INFO: [Synth 8-4471] merging register 'FWD_INV6_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93521]
INFO: [Synth 8-4471] merging register 'FWD_INV7_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93522]
INFO: [Synth 8-4471] merging register 'FWD_INV8_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93523]
INFO: [Synth 8-4471] merging register 'FWD_INV9_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93524]
INFO: [Synth 8-4471] merging register 'FWD_INV10_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93525]
INFO: [Synth 8-4471] merging register 'FWD_INV11_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93526]
INFO: [Synth 8-4471] merging register 'SCALE_SCH0_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93527]
INFO: [Synth 8-4471] merging register 'SCALE_SCH1_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93528]
INFO: [Synth 8-4471] merging register 'SCALE_SCH2_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93529]
INFO: [Synth 8-4471] merging register 'SCALE_SCH3_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93530]
INFO: [Synth 8-4471] merging register 'SCALE_SCH4_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93531]
INFO: [Synth 8-4471] merging register 'SCALE_SCH5_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93532]
INFO: [Synth 8-4471] merging register 'SCALE_SCH6_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93533]
INFO: [Synth 8-4471] merging register 'SCALE_SCH7_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93534]
INFO: [Synth 8-4471] merging register 'SCALE_SCH8_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93535]
INFO: [Synth 8-4471] merging register 'SCALE_SCH9_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93536]
INFO: [Synth 8-4471] merging register 'SCALE_SCH10_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93537]
INFO: [Synth 8-4471] merging register 'SCALE_SCH11_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93538]
INFO: [Synth 8-5546] ROM "reading_last_symbol" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "event_tlast_unexpected" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'ap_ready_reg' into 'ap_done_reg' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/fft_config1_s.v:91]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_i_fu_75_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'idx_2_reg_343_reg' and it is trimmed from '32' to '9' bits. [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_3_proc.v:355]
WARNING: [Synth 8-3936] Found unconnected internal register 'idx_1_reg_323_reg' and it is trimmed from '32' to '9' bits. [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_3_proc.v:342]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_i1_fu_155_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_78_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'CP_LEN_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93512]
INFO: [Synth 8-4471] merging register 'SCALE_SCH_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93514]
INFO: [Synth 8-4471] merging register 'FWD_INV0_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93515]
INFO: [Synth 8-4471] merging register 'FWD_INV1_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93516]
INFO: [Synth 8-4471] merging register 'FWD_INV2_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93517]
INFO: [Synth 8-4471] merging register 'FWD_INV3_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93518]
INFO: [Synth 8-4471] merging register 'FWD_INV4_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93519]
INFO: [Synth 8-4471] merging register 'FWD_INV5_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93520]
INFO: [Synth 8-4471] merging register 'FWD_INV6_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93521]
INFO: [Synth 8-4471] merging register 'FWD_INV7_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93522]
INFO: [Synth 8-4471] merging register 'FWD_INV8_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93523]
INFO: [Synth 8-4471] merging register 'FWD_INV9_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93524]
INFO: [Synth 8-4471] merging register 'FWD_INV10_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93525]
INFO: [Synth 8-4471] merging register 'FWD_INV11_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93526]
INFO: [Synth 8-4471] merging register 'SCALE_SCH0_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93527]
INFO: [Synth 8-4471] merging register 'SCALE_SCH1_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93528]
INFO: [Synth 8-4471] merging register 'SCALE_SCH2_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93529]
INFO: [Synth 8-4471] merging register 'SCALE_SCH3_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93530]
INFO: [Synth 8-4471] merging register 'SCALE_SCH4_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93531]
INFO: [Synth 8-4471] merging register 'SCALE_SCH5_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93532]
INFO: [Synth 8-4471] merging register 'SCALE_SCH6_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93533]
INFO: [Synth 8-4471] merging register 'SCALE_SCH7_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93534]
INFO: [Synth 8-4471] merging register 'SCALE_SCH8_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93535]
INFO: [Synth 8-4471] merging register 'SCALE_SCH9_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93536]
INFO: [Synth 8-4471] merging register 'SCALE_SCH10_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93537]
INFO: [Synth 8-4471] merging register 'SCALE_SCH11_WE_reg' into 'fwd_inv_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93538]
INFO: [Synth 8-4471] merging register 'gen_has_nfft.NFFT_WE_reg' into 'gen_has_nfft.nfft_we_int_reg' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93700]
INFO: [Synth 8-5544] ROM "event_tlast_unexpected" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ret" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'timing_cnts_has_nfft.run_time_sel_reg' and it is trimmed from '8' to '5' bits. [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:96333]
INFO: [Synth 8-4471] merging register 'ap_ready_reg' into 'ap_done_reg' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/fft_config2_s.v:91]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_84_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [F:/FPGA/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_imgInTmp_channel.v:93]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [F:/FPGA/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_imgOutTmpFFTStream_channel.v:93]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [F:/FPGA/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_fftPyrOut_M_real_V.v:93]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [F:/FPGA/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_fftPyrOut_M_imag_V.v:93]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [F:/FPGA/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_imgInTmp2_channel.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [F:/FPGA/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_ifftPyrOut_channel.v:93]
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:35:33 ; elapsed = 00:37:35 . Memory (MB): peak = 893.633 ; gain = 722.375
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cnt_sat:/tc_compare' (logic_gate) to 'cnt_sat:/tc_compare1'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:35:34 ; elapsed = 00:37:35 . Memory (MB): peak = 893.633 ; gain = 722.375
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' into 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4235]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' into 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4235]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' into 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4235]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' into 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4235]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' into 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' into 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' into 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' into 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-5546] ROM "axi_wrapper/reading_last_symbol" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-115] binding instance 'i_2_179' in module 'partition' to reference 'logic__1280' which has no pins
INFO: [Synth 8-5546] ROM "ret" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' into 'non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4235]
INFO: [Synth 8-4471] merging register 'non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' into 'non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4235]
INFO: [Synth 8-4471] merging register 'non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' into 'non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4235]
INFO: [Synth 8-4471] merging register 'non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' into 'non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4235]
INFO: [Synth 8-4471] merging register 'non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' into 'non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' into 'non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' into 'non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' into 'non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' [f:/FPGA/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
WARNING: [Synth 8-115] binding instance 'i_2_180' in module 'partition' to reference 'logic__1369' which has no pins
INFO: [Synth 8-4471] merging register 'pyrconstuct_top_Block_proc_U0/ap_CS_fsm_reg[0:0]' into 'pyrconstuct_top_Block_codeRepl26_proc_U0/ap_CS_fsm_reg[0:0]' [F:/FPGA/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Block_proc.v:58]
INFO: [Synth 8-5546] ROM "pyrconstuct_top_Loop_3_proc_U0/exitcond_i1_fu_155_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pyrconstuct_top_Loop_4_proc_U0/exitcond2_fu_78_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pyrconstuct_top_Loop_5_proc_U0/exitcond_fu_84_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design pyrconstuct_top has port pyrFilOut_V_TDATA[39] driven by constant 0
WARNING: [Synth 8-3917] design pyrconstuct_top has port pyrFilOut_V_TDATA[38] driven by constant 0
WARNING: [Synth 8-3917] design pyrconstuct_top has port pyrFilOut_V_TDATA[37] driven by constant 0
WARNING: [Synth 8-3917] design pyrconstuct_top has port pyrFilOut_V_TDATA[36] driven by constant 0
WARNING: [Synth 8-3917] design pyrconstuct_top has port pyrFilOut_V_TDATA[35] driven by constant 0
WARNING: [Synth 8-3917] design pyrconstuct_top has port pyrFilOut_V_TDATA[34] driven by constant 0
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[31]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[30]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[29]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[28]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[27]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[26]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[25]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[24]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[23]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[22]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[21]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[20]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[19]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[18]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[17]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[16]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[15]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[14]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[13]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[12]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[11]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[10]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[9]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[8]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[7]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[6]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[5]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[4]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[3]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[2]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[1]
WARNING: [Synth 8-3331] design pyrconstuct_top has unconnected port nL[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:35:43 ; elapsed = 00:37:45 . Memory (MB): peak = 893.633 ; gain = 722.375
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:35:43 ; elapsed = 00:37:45 . Memory (MB): peak = 893.633 ; gain = 722.375

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Optimized 14 bits of RAM "imgInTmp2_channel_U/mem_reg" due to constant propagation. Old ram width 32 bits, new ram width 18 bits
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0_reg[0] ' (FDE) to '\pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0_reg[1] '
INFO: [Synth 8-3886] merging instance '\pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0_reg[1] ' (FDE) to '\pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0_reg[2] '
INFO: [Synth 8-3886] merging instance '\pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0_reg[2] ' (FDE) to '\pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0_reg[3] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0_reg[3] )
INFO: [Synth 8-3886] merging instance '\pyrconstuct_top_Loop_3_proc_U0/tmp_4_reg_318_reg[0] ' (FDE) to '\pyrconstuct_top_Loop_3_proc_U0/tmp_4_reg_318_reg[1] '
INFO: [Synth 8-3886] merging instance '\pyrconstuct_top_Loop_3_proc_U0/tmp_4_reg_318_reg[1] ' (FDE) to '\pyrconstuct_top_Loop_3_proc_U0/tmp_4_reg_318_reg[2] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_18)
INFO: [Synth 8-3886] merging instance '\imgInTmp2_channel_U/q_tmp_reg[0] ' (FDRE) to '\imgInTmp2_channel_U/q_tmp_reg[1] '
INFO: [Synth 8-3886] merging instance '\imgInTmp2_channel_U/q_tmp_reg[1] ' (FDRE) to '\imgInTmp2_channel_U/q_tmp_reg[2] '
INFO: [Synth 8-3886] merging instance '\imgInTmp2_channel_U/q_tmp_reg[2] ' (FDRE) to '\imgInTmp2_channel_U/q_tmp_reg[3] '
INFO: [Synth 8-3886] merging instance '\imgInTmp2_channel_U/q_tmp_reg[3] ' (FDRE) to '\imgInTmp2_channel_U/q_tmp_reg[4] '
INFO: [Synth 8-3886] merging instance '\imgInTmp2_channel_U/q_tmp_reg[4] ' (FDRE) to '\imgInTmp2_channel_U/q_tmp_reg[5] '
INFO: [Synth 8-3886] merging instance '\imgInTmp2_channel_U/q_tmp_reg[5] ' (FDRE) to '\imgInTmp2_channel_U/q_tmp_reg[6] '
INFO: [Synth 8-3886] merging instance '\imgInTmp2_channel_U/q_tmp_reg[6] ' (FDRE) to '\imgInTmp2_channel_U/q_tmp_reg[16] '
INFO: [Synth 8-3886] merging instance '\imgInTmp2_channel_U/q_tmp_reg[16] ' (FDRE) to '\imgInTmp2_channel_U/q_tmp_reg[17] '
INFO: [Synth 8-3886] merging instance '\imgInTmp2_channel_U/q_tmp_reg[17] ' (FDRE) to '\imgInTmp2_channel_U/q_tmp_reg[18] '
INFO: [Synth 8-3886] merging instance '\imgInTmp2_channel_U/q_tmp_reg[18] ' (FDRE) to '\imgInTmp2_channel_U/q_tmp_reg[19] '
INFO: [Synth 8-3886] merging instance '\imgInTmp2_channel_U/q_tmp_reg[19] ' (FDRE) to '\imgInTmp2_channel_U/q_tmp_reg[20] '
INFO: [Synth 8-3886] merging instance '\imgInTmp2_channel_U/q_tmp_reg[20] ' (FDRE) to '\imgInTmp2_channel_U/q_tmp_reg[21] '
INFO: [Synth 8-3886] merging instance '\imgInTmp2_channel_U/q_tmp_reg[21] ' (FDRE) to '\imgInTmp2_channel_U/q_tmp_reg[22] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imgInTmp2_channel_U/q_tmp_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pyrconstuct_top_Block_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pyrconstuct_top_Block_codeRepl26_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][0] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][3] '
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][1] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][2] '
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][2] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][1] '
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][2] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][4] '
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][3] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][0] '
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][4] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][1] '
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][4] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][5] '
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][5] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][1] '
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][5] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][6] '
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][6] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][1] '
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][6] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][7] '
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][7] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][1] '
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][7] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][8] '
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][8] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][1] '
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][8] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][9] '
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][9] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][1] '
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][9] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][10] '
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][10] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][1] '
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][10] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][11] '
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][11] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][1] '
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][11] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][12] '
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][12] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][1] '
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][12] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][13] '
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][13] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][1] '
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][13] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][14] '
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][14] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][1] '
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][14] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][15] '
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][15] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[0][0] )
INFO: [Synth 8-3886] merging instance '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[0][1] ' (FDE) to '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[0][2] '
INFO: [Synth 8-3886] merging instance '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[1][2] ' (FDE) to '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[1][1] '
INFO: [Synth 8-3886] merging instance '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[0][2] ' (FDE) to '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[0][3] '
INFO: [Synth 8-3886] merging instance '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[1][3] ' (FDE) to '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[1][1] '
INFO: [Synth 8-3886] merging instance '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[0][3] ' (FDE) to '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[0][4] '
INFO: [Synth 8-3886] merging instance '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[1][4] ' (FDE) to '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[1][1] '
INFO: [Synth 8-3886] merging instance '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[0][4] ' (FDE) to '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[0][5] '
INFO: [Synth 8-3886] merging instance '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[1][5] ' (FDE) to '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[1][1] '
INFO: [Synth 8-3886] merging instance '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[0][5] ' (FDE) to '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[0][6] '
INFO: [Synth 8-3886] merging instance '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[1][6] ' (FDE) to '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[1][1] '
INFO: [Synth 8-3886] merging instance '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[0][6] ' (FDE) to '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[0][7] '
INFO: [Synth 8-3886] merging instance '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[1][7] ' (FDE) to '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[1][1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pyrconstuct_top_Loop_4_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pyrconstuct_top_Loop_3_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pyrconstuct_top_Loop_1_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pyrconstuct_top_Block_codeRepl26_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pyrconstuct_top_Loop_5_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pyrconstuct_top_Loop_3_proc_U0/tmp_4_reg_318_reg[2] )
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][3] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][0] '
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3886] merging instance '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[0][15] ' (FDE) to '\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config2_data_V_U/U_FIFO_pyrconstuct_top_fft_config2_data_V_ram/SRL_SIG_reg[1][1] )
INFO: [Synth 8-3886] merging instance '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[0][0] ' (FDE) to '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[1][0] '
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3886] merging instance '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[0][7] ' (FDE) to '\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[1][1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config_data_V_channel_U/U_FIFO_pyrconstuct_top_fft_config_data_V_channel_ram/SRL_SIG_reg[1][1] )
WARNING: [Synth 8-3332] Sequential element (\pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0_reg[3] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0_reg[2] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0_reg[1] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0_reg[0] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\pyrconstuct_top_Loop_3_proc_U0/tmp_4_reg_318_reg[2] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\pyrconstuct_top_Loop_3_proc_U0/tmp_4_reg_318_reg[1] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\pyrconstuct_top_Loop_3_proc_U0/tmp_4_reg_318_reg[0] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\pyrconstuct_top_Block_codeRepl26_proc_U0/ap_done_reg_reg ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\pyrconstuct_top_Block_codeRepl26_proc_U0/ap_CS_fsm_reg[0] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\pyrconstuct_top_Loop_1_proc_U0/ap_done_reg_reg ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (i_2_18) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\pyrconstuct_top_Loop_3_proc_U0/ap_done_reg_reg ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\pyrconstuct_top_Loop_3_proc_U0/l_0_i_reg_120_reg[10] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\pyrconstuct_top_Loop_3_proc_U0/l_0_i_reg_120_reg[9] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\pyrconstuct_top_Loop_3_proc_U0/l_0_i_reg_120_reg[8] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\pyrconstuct_top_Loop_3_proc_U0/l_0_i_reg_120_reg[7] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\pyrconstuct_top_Loop_3_proc_U0/l_0_i_reg_120_reg[6] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\pyrconstuct_top_Loop_3_proc_U0/l_0_i_reg_120_reg[5] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\pyrconstuct_top_Loop_3_proc_U0/l_0_i_reg_120_reg[4] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\pyrconstuct_top_Loop_4_proc_U0/ap_done_reg_reg ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\pyrconstuct_top_Block_proc_U0/ap_done_reg_reg ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\pyrconstuct_top_Loop_5_proc_U0/ap_done_reg_reg ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/q_tmp_reg[32] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/q_tmp_reg[31] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/q_tmp_reg[30] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/q_tmp_reg[29] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/q_tmp_reg[28] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/q_tmp_reg[27] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/q_tmp_reg[26] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/q_tmp_reg[25] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/q_tmp_reg[24] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/q_tmp_reg[8] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/q_tmp_reg[7] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/q_tmp_reg[6] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/q_tmp_reg[5] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/q_tmp_reg[4] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/q_tmp_reg[3] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/q_tmp_reg[2] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/q_tmp_reg[1] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/q_tmp_reg[0] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/dout_buf_reg[32] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/dout_buf_reg[31] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/dout_buf_reg[30] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/dout_buf_reg[29] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/dout_buf_reg[28] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/dout_buf_reg[27] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/dout_buf_reg[26] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/dout_buf_reg[25] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/dout_buf_reg[24] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/dout_buf_reg[8] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/dout_buf_reg[7] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/dout_buf_reg[6] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/dout_buf_reg[5] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/dout_buf_reg[4] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/dout_buf_reg[3] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/dout_buf_reg[2] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/dout_buf_reg[1] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\ifftPyrOut_channel_U/dout_buf_reg[0] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/q_tmp_reg[23] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/q_tmp_reg[22] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/q_tmp_reg[21] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/q_tmp_reg[20] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/q_tmp_reg[19] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/q_tmp_reg[18] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/q_tmp_reg[17] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/q_tmp_reg[16] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/q_tmp_reg[15] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/q_tmp_reg[14] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/q_tmp_reg[13] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/q_tmp_reg[12] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/q_tmp_reg[11] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/q_tmp_reg[10] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/q_tmp_reg[0] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/dout_buf_reg[23] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/dout_buf_reg[22] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/dout_buf_reg[21] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/dout_buf_reg[20] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/dout_buf_reg[19] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/dout_buf_reg[18] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/dout_buf_reg[17] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/dout_buf_reg[16] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/dout_buf_reg[15] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/dout_buf_reg[14] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/dout_buf_reg[13] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/dout_buf_reg[12] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/dout_buf_reg[11] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/dout_buf_reg[10] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_real_V_U/dout_buf_reg[0] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_imag_V_U/q_tmp_reg[23] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_imag_V_U/q_tmp_reg[22] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_imag_V_U/q_tmp_reg[21] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_imag_V_U/q_tmp_reg[20] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_imag_V_U/q_tmp_reg[19] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_imag_V_U/q_tmp_reg[18] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_imag_V_U/q_tmp_reg[17] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_imag_V_U/q_tmp_reg[16] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_imag_V_U/q_tmp_reg[15] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_imag_V_U/q_tmp_reg[14] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_imag_V_U/q_tmp_reg[13] ) is unused and will be removed from module pyrconstuct_top.
WARNING: [Synth 8-3332] Sequential element (\fftPyrOut_M_imag_V_U/q_tmp_reg[12] ) is unused and will be removed from module pyrconstuct_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][16] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][17] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][10] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][11] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][11] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][12] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][12] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][13] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][13] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][14] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][14] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][16] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][16] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][17] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][17] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][18] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][18] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][19] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][19] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][20] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][20] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][21] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][21] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][22] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][22] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][23] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][23] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][16] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][17] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][16] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][17] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[10] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[11] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[11] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[12] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[12] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[13] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[13] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[14] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[14] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[15] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[15] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[16] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[16] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[17] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[17] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[18] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[18] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[19] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[19] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[20] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[20] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[21] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[21] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[22] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[22] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[23] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[23] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][10] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][11] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][12] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][13] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][14] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][15] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][16] ' (FDE) to '\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\axi_wrapper/gen_nrt_events.event_status_channel_halt_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\axi_wrapper/current_state_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\axi_wrapper/current_state_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config2_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/has_nfft.counter_limit_early_reg[1].max_n_int_minus_one_ff )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config2_U0/inst /U0/i_synth/\axi_wrapper/gen_nrt_events.event_status_channel_halt_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config2_U0/inst /U0/i_synth/\axi_wrapper/current_state_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config2_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config2_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config2_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config2_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config2_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config2_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config2_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config2_U0/inst /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fft_config2_U0/inst /U0/i_synth/\axi_wrapper/gen_has_nfft.nfft_expandedm1_reg[0] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:35:57 ; elapsed = 00:38:02 . Memory (MB): peak = 893.633 ; gain = 722.375
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:35:57 ; elapsed = 00:38:02 . Memory (MB): peak = 893.633 ; gain = 722.375

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:36:17 ; elapsed = 00:38:22 . Memory (MB): peak = 893.633 ; gain = 722.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:36:24 ; elapsed = 00:38:29 . Memory (MB): peak = 893.633 ; gain = 722.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \imgOutTmpBlockRam_M_real_V_U/pyrconstuct_top_imgOutTmpBlockRam_M_real_V_memcore_U/pyrconstuct_top_imgOutTmpBlockRam_M_real_V_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \imgOutTmpBlockRam_M_imag_V_U/pyrconstuct_top_imgOutTmpBlockRam_M_real_V_memcore_U/pyrconstuct_top_imgOutTmpBlockRam_M_real_V_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \imgInTmp_channel_U/mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \imgOutTmpFFTStream_channel_U/mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \fftPyrOut_M_real_V_U/mem_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \fftPyrOut_M_imag_V_U/mem_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \imgInTmp2_channel_U/mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ifftPyrOut_channel_U/mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:36:36 ; elapsed = 00:38:46 . Memory (MB): peak = 893.633 ; gain = 722.375
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:36:36 ; elapsed = 00:38:46 . Memory (MB): peak = 893.633 ; gain = 722.375

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:36:36 ; elapsed = 00:38:46 . Memory (MB): peak = 893.633 ; gain = 722.375
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:36:38 ; elapsed = 00:38:49 . Memory (MB): peak = 893.633 ; gain = 722.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:36:39 ; elapsed = 00:38:49 . Memory (MB): peak = 893.633 ; gain = 722.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:36:44 ; elapsed = 00:38:54 . Memory (MB): peak = 893.633 ; gain = 722.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:36:44 ; elapsed = 00:38:55 . Memory (MB): peak = 893.633 ; gain = 722.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:36:44 ; elapsed = 00:38:55 . Memory (MB): peak = 893.633 ; gain = 722.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:36:45 ; elapsed = 00:38:55 . Memory (MB): peak = 893.633 ; gain = 722.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   152|
|2     |DSP48E1    |    16|
|3     |DSP48E1_1  |     5|
|4     |DSP48E1_2  |     3|
|5     |DSP48E1_4  |     2|
|6     |LUT1       |   155|
|7     |LUT2       |   819|
|8     |LUT3       |  3136|
|9     |LUT4       |   739|
|10    |LUT5       |   253|
|11    |LUT6       |   419|
|12    |MUXCY      |  1534|
|13    |MUXF7      |   118|
|14    |MUXF8      |    32|
|15    |RAM128X1S  |    64|
|16    |RAMB18E1   |     2|
|17    |RAMB18E1_1 |     1|
|18    |RAMB18SDP  |     6|
|19    |RAMB36E1   |     2|
|20    |RAMB36E1_1 |     2|
|21    |RAMB36E1_2 |     2|
|22    |SRL16E     |  1451|
|23    |SRLC32E    |   478|
|24    |XORCY      |  1513|
|25    |FD         |     8|
|26    |FDE        |   486|
|27    |FDR        |    52|
|28    |FDRE       |  8432|
|29    |FDSE       |    86|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:36:45 ; elapsed = 00:38:55 . Memory (MB): peak = 893.633 ; gain = 722.375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 222 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:53 ; elapsed = 00:38:13 . Memory (MB): peak = 893.633 ; gain = 436.199
Synthesis Optimization Complete : Time (s): cpu = 00:36:45 ; elapsed = 00:38:56 . Memory (MB): peak = 893.633 ; gain = 722.375
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3850 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1166 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 536 instances
  FD => FDRE: 8 instances
  FDE => FDRE: 486 instances
  FDR => FDRE: 52 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 64 instances
  RAMB18SDP => RAMB18E1: 6 instances
  SRLC32E => SRL16E: 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
4425 Infos, 437 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:36:54 ; elapsed = 00:39:03 . Memory (MB): peak = 893.633 ; gain = 688.488
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 893.633 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 09 00:39:11 2016...

*** Running vivado
    with args -log pyrconstuct_top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source pyrconstuct_top.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source pyrconstuct_top.tcl -notrace
Command: open_checkpoint F:/FPGA/PyramidCon_x/solution2/impl/verilog/project.runs/impl_1/pyrconstuct_top.dcp
INFO: [Netlist 29-17] Analyzing 778 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/FPGA/PyramidCon_x/solution2/impl/verilog/project.runs/impl_1/.Xil/Vivado-10000-/dcp/pyrconstuct_top.xdc]
Finished Parsing XDC File [F:/FPGA/PyramidCon_x/solution2/impl/verilog/project.runs/impl_1/.Xil/Vivado-10000-/dcp/pyrconstuct_top.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM128X1S => RAM128X1S (RAMS64E, RAMS64E, MUXF7): 64 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 516.941 ; gain = 329.223
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.386 . Memory (MB): peak = 519.902 ; gain = 2.961
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: dd25b5de

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 73 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11c73165c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1008.008 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 178 cells.
Phase 2 Constant Propagation | Checksum: d77ad370

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1008.008 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 4562 unconnected nets.
INFO: [Opt 31-11] Eliminated 759 unconnected cells.
Phase 3 Sweep | Checksum: d3599dc8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1008.008 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1008.008 ; gain = 0.000
Ending Logic Optimization Task | Checksum: d3599dc8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1008.008 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 15 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 30
Ending PowerOpt Patch Enables Task | Checksum: f29102ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1234.180 ; gain = 0.000
Ending Power Optimization Task | Checksum: f29102ca

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1234.180 ; gain = 226.172
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1234.180 ; gain = 717.238
INFO: [Timing 38-35] Done setting XDC timing constraints.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.180 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/FPGA/PyramidCon_x/solution2/impl/verilog/project.runs/impl_1/pyrconstuct_top_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1234.180 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1234.180 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 00000000

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1234.180 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9aec2680

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1591852bf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1234.180 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 1467d2bdc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1234.180 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 1467d2bdc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1467d2bdc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1234.180 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 1467d2bdc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1234.180 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1467d2bdc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 22d117dcc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22d117dcc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25b0d5e91

Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22e4671e9

Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 22e4671e9

Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 18bca72af

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 27cb88dc5

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 118cd9dc7

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 1234.180 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 118cd9dc7

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 118cd9dc7

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 118cd9dc7

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 1234.180 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 118cd9dc7

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 176753937

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1234.180 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 176753937

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1f6519db1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1f6519db1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes

Phase 4.1.3.1.1.1 removeInstsFromShapes
Phase 4.1.3.1.1.1 removeInstsFromShapes | Checksum: f2ab0ef5

Time (s): cpu = 00:00:58 ; elapsed = 00:00:45 . Memory (MB): peak = 1234.180 ; gain = 0.000
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: f2ab0ef5

Time (s): cpu = 00:00:58 ; elapsed = 00:00:45 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 1e2987515

Time (s): cpu = 00:00:58 ; elapsed = 00:00:45 . Memory (MB): peak = 1234.180 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 1e2987515

Time (s): cpu = 00:00:58 ; elapsed = 00:00:45 . Memory (MB): peak = 1234.180 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 1e2987515

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 206776c59

Time (s): cpu = 00:01:10 ; elapsed = 00:00:58 . Memory (MB): peak = 1234.180 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.839. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 206776c59

Time (s): cpu = 00:01:10 ; elapsed = 00:00:58 . Memory (MB): peak = 1234.180 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 206776c59

Time (s): cpu = 00:01:11 ; elapsed = 00:00:58 . Memory (MB): peak = 1234.180 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 206776c59

Time (s): cpu = 00:01:11 ; elapsed = 00:00:58 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 206776c59

Time (s): cpu = 00:01:11 ; elapsed = 00:00:58 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 206776c59

Time (s): cpu = 00:01:11 ; elapsed = 00:00:59 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 206776c59

Time (s): cpu = 00:01:11 ; elapsed = 00:00:59 . Memory (MB): peak = 1234.180 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 206776c59

Time (s): cpu = 00:01:11 ; elapsed = 00:00:59 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1d9e64279

Time (s): cpu = 00:01:11 ; elapsed = 00:00:59 . Memory (MB): peak = 1234.180 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d9e64279

Time (s): cpu = 00:01:12 ; elapsed = 00:00:59 . Memory (MB): peak = 1234.180 ; gain = 0.000
Ending Placer Task | Checksum: 182509760

Time (s): cpu = 00:01:12 ; elapsed = 00:00:59 . Memory (MB): peak = 1234.180 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:02 . Memory (MB): peak = 1234.180 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1234.180 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.180 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1234.180 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.222 . Memory (MB): peak = 1234.180 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1234.180 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 1d96a46f4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1234.180 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1234.180 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.687 | TNS=-78.588 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net pyrconstuct_top_Loop_3_proc_U0/ap_reg_ppstg_exitcond_i1_reg_299_pp0_it1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pyrconstuct_top_Loop_3_proc_U0/ap_reg_ppiten_pp0_it2. Replicated 2 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 2 nets. Created 4 new instances.

INFO: [Physopt 32-76] Pass 2. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net pyrconstuct_top_Loop_3_proc_U0/ap_reg_ppiten_pp0_it2_repN. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pyrconstuct_top_Loop_3_proc_U0/ap_reg_ppstg_exitcond_i1_reg_299_pp0_it1_repN_1. Replicated 1 times.
INFO: [Physopt 32-29] End Pass 2. Optimized 2 nets. Created 2 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.600 | TNS=-74.934 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1234.180 ; gain = 0.000
Phase 2 Fanout Optimization | Checksum: 26e383841

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 34 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/limits_address0[1].  Re-placed instance pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0[9]_i_5
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/ap_reg_ppstg_exitcond_i1_reg_299_pp0_it1_repN.  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/ap_reg_ppstg_exitcond_i1_reg_299_pp0_it1_reg[0]_replica
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338[0]_i_11_n_2.  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338[0]_i_11
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/idx_phi_fu_136_p4[0].  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338[0]_i_57
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0[9]_i_2_n_2.  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0[9]_i_2
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0[9]_i_9_n_2.  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0[9]_i_9
INFO: [Physopt 32-663] Processed net pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338[0]_i_12_n_2.  Re-placed instance pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338[0]_i_12
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/idx_reg_132_reg_n_2_[0].  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/idx_reg_132_reg[0]
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0[4]_i_1_n_2.  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0[4]_i_1
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0[5]_i_1_n_2.  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0[5]_i_1
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338[0]_i_16_n_2.  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338[0]_i_16
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338[0]_i_14_n_2.  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338[0]_i_14
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0[7]_i_1_n_2.  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0[7]_i_1
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0[8]_i_1_n_2.  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0[8]_i_1
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0[6]_i_1_n_2.  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0[6]_i_1
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338[0]_i_15_n_2.  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338[0]_i_15
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/i_1_reg_338[0]_i_21_n_2.  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/i_1_reg_338[0]_i_21
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338[0]_i_10_n_2.  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338[0]_i_10
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/ap_reg_ppiten_pp0_it2_repN_1.  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/ap_reg_ppiten_pp0_it2_reg_replica_1
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/ap_reg_ppiten_pp0_it2_repN_repN.  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/ap_reg_ppiten_pp0_it2_reg_replica_2
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/idx_phi_fu_136_p4[6].  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338[0]_i_55
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/idx_phi_fu_136_p4[5].  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338[0]_i_56
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/ap_reg_ppstg_exitcond_i1_reg_299_pp0_it1_repN_1_repN.  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/ap_reg_ppstg_exitcond_i1_reg_299_pp0_it1_reg[0]_replica_2
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338[0]_i_17_n_2.  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338[0]_i_17
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/idx_reg_132_reg_n_2_[1].  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/idx_reg_132_reg[1]
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/idx_phi_fu_136_p4[1].  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338[0]_i_61
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/idx_phi_fu_136_p4[2].  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338[0]_i_60
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/idx_phi_fu_136_p4[3].  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338[0]_i_59
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/tmp_4_reg_318_reg[8][0].  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0_reg[4]
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/tmp_4_reg_318_reg[8][4].  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0_reg[8]
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/tmp_4_reg_318_reg[8][2].  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0_reg[6]
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/tmp_4_reg_318_reg[8][3].  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0_reg[7]
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/tmp_4_reg_318_reg[8][1].  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0_reg[5]
INFO: [Physopt 32-662] Processed net pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/tmp_4_reg_318_reg[8][5].  Did not re-place instance pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0_reg[9]
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.398 | TNS=-73.938 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1234.180 ; gain = 0.000
Phase 3 Placement Based Optimization | Checksum: 2495a5f8e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1234.180 ; gain = 0.000
Phase 4 Rewire | Checksum: 2495a5f8e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 4 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/limits_address0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net pyrconstuct_top_Loop_3_proc_U0/idx_reg_132_reg_n_2_[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pyrconstuct_top_Loop_3_proc_U0/idx_reg_132_reg_n_2_[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338_reg[0]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 3 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.398 | TNS=-76.098 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1234.180 ; gain = 0.000
Phase 5 Critical Cell Optimization | Checksum: 17ebe20ff

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 6 DSP Register Optimization | Checksum: 17ebe20ff

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'pyrconstuct_top_Loop_3_proc_U0/coefIdx_0_i_reg_144_reg_rep' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 7 BRAM Register Optimization | Checksum: 17ebe20ff

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 8 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 8 Shift Register Optimization | Checksum: 17ebe20ff

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 9 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 19 candidate nets for critical-pin optimization.
INFO: [Physopt 32-613] Processed net pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/l_fu_219_p2_0[3].  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net pyrconstuct_top_Loop_3_proc_U0/i_fu_203_p2[18].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net pyrconstuct_top_Loop_3_proc_U0/ap_reg_ppiten_pp0_it2_repN_repN.  Swapped 3 critical pin.
INFO: [Physopt 32-608] Optimized 3 nets.  Swapped 6 pins.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.386 | TNS=-75.724 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1234.180 ; gain = 0.000
Phase 9 Critical Pin Optimization | Checksum: 18ed87507

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 10 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net fft_config1_U0/inst/U0/i_synth/axi_wrapper/ce_w2c. Replicated 8 times.
INFO: [Physopt 32-572] Net fft_config2_U0/inst/U0/i_synth/axi_wrapper/ce_w2c was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-29] End Pass 1. Optimized 1 net. Created 8 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.386 | TNS=-75.724 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1234.180 ; gain = 0.000
Phase 10 Very High Fanout Optimization | Checksum: 1d338ab8f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 11 BRAM Enable Optimization
Phase 11 BRAM Enable Optimization | Checksum: 1d338ab8f

Time (s): cpu = 00:01:01 ; elapsed = 00:00:43 . Memory (MB): peak = 1234.180 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1234.180 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.386 | TNS=-75.724 |
Ending Physical Synthesis Task | Checksum: 17c9d72f2
----- Checksum: : 149391771 : 33645b81 

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 1234.180 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:48 . Memory (MB): peak = 1234.180 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 1234.180 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.180 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 97ca8539 ConstDB: 0 ShapeSum: 1ba8e1ca RouteDB: 33645b81

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "imgIn_TDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pyrFilOut_V_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pyrFilOut_V_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imgIn_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imgIn_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1232add64

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1232add64

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1232add64

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1234.180 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 123634cf3

Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 1234.180 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.488 | TNS=-77.135| WHS=-0.328 | THS=-365.404|

Phase 2 Router Initialization | Checksum: 183cf85c2

Time (s): cpu = 00:01:02 ; elapsed = 00:00:49 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11c4586f6

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 541
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 107117373

Time (s): cpu = 00:01:15 ; elapsed = 00:00:57 . Memory (MB): peak = 1234.180 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.768 | TNS=-2579.631| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 145384384

Time (s): cpu = 00:01:15 ; elapsed = 00:00:57 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: a6887a06

Time (s): cpu = 00:01:16 ; elapsed = 00:00:58 . Memory (MB): peak = 1234.180 ; gain = 0.000
Phase 4.1.2 GlobIterForTiming | Checksum: 20fdda098

Time (s): cpu = 00:01:16 ; elapsed = 00:00:58 . Memory (MB): peak = 1234.180 ; gain = 0.000
Phase 4.1 Global Iteration 0 | Checksum: 20fdda098

Time (s): cpu = 00:01:16 ; elapsed = 00:00:58 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: e9175351

Time (s): cpu = 00:01:18 ; elapsed = 00:00:59 . Memory (MB): peak = 1234.180 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.811 | TNS=-2579.601| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 129ae8371

Time (s): cpu = 00:01:18 ; elapsed = 00:00:59 . Memory (MB): peak = 1234.180 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 129ae8371

Time (s): cpu = 00:01:18 ; elapsed = 00:00:59 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16132dd26

Time (s): cpu = 00:01:19 ; elapsed = 00:01:00 . Memory (MB): peak = 1234.180 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.616 | TNS=-2304.220| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1c9735c81

Time (s): cpu = 00:01:20 ; elapsed = 00:01:00 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c9735c81

Time (s): cpu = 00:01:20 ; elapsed = 00:01:00 . Memory (MB): peak = 1234.180 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1c9735c81

Time (s): cpu = 00:01:20 ; elapsed = 00:01:00 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 147d2eadf

Time (s): cpu = 00:01:21 ; elapsed = 00:01:01 . Memory (MB): peak = 1234.180 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.616 | TNS=-2298.924| WHS=0.023  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 17472e836

Time (s): cpu = 00:01:21 ; elapsed = 00:01:01 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.45035 %
  Global Horizontal Routing Utilization  = 2.55747 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 56.7568%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 44.1441%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1ff6b5ef4

Time (s): cpu = 00:01:21 ; elapsed = 00:01:02 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ff6b5ef4

Time (s): cpu = 00:01:21 ; elapsed = 00:01:02 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 199bda21e

Time (s): cpu = 00:01:22 ; elapsed = 00:01:03 . Memory (MB): peak = 1234.180 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.616 | TNS=-2298.924| WHS=0.023  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 199bda21e

Time (s): cpu = 00:01:22 ; elapsed = 00:01:03 . Memory (MB): peak = 1234.180 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:23 ; elapsed = 00:01:03 . Memory (MB): peak = 1234.180 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
132 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:04 . Memory (MB): peak = 1234.180 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 1234.180 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.180 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/FPGA/PyramidCon_x/solution2/impl/verilog/project.runs/impl_1/pyrconstuct_top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.180 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Feb 09 00:44:25 2016...
