Quartus II
Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition
14
1046
OFF
OFF
OFF
ON
ON
ON
FV_OFF
Level2
0
0
VRSM_ON
VHSM_ON
0
-- Start Library Paths --
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
webServer
# storage
db|webServerFlashFinal.(0).cnf
db|webServerFlashFinal.(0).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
webServer.vhd
452afcdeee33c4db467f12512d534ce
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
|
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system
# storage
db|webServerFlashFinal.(1).cnf
db|webServerFlashFinal.(1).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sram_if_0_tsb_data)
15 downto 0
PARAMETER_STRING
USR
 constraint(enet_data_to_and_from_the_dm9000a_inst)
15 downto 0
PARAMETER_STRING
USR
 constraint(lcd_data_to_and_from_the_lcd_display)
7 downto 0
PARAMETER_STRING
USR
 constraint(out_port_from_the_led_pio)
7 downto 0
PARAMETER_STRING
USR
 constraint(zs_addr_from_the_sdram)
11 downto 0
PARAMETER_STRING
USR
 constraint(zs_ba_from_the_sdram)
1 downto 0
PARAMETER_STRING
USR
 constraint(zs_dq_to_and_from_the_sdram)
15 downto 0
PARAMETER_STRING
USR
 constraint(zs_dqm_from_the_sdram)
1 downto 0
PARAMETER_STRING
USR
 constraint(out_port_from_the_seven_seg_pio)
15 downto 0
PARAMETER_STRING
USR
 constraint(coe_sram_address_from_the_sram_if_0)
17 downto 0
PARAMETER_STRING
USR
 constraint(in_port_to_the_switch)
7 downto 0
PARAMETER_STRING
USR
 constraint(address_to_the_ext_flash)
21 downto 0
PARAMETER_STRING
USR
 constraint(data_to_and_from_the_ext_flash)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altpll_inst_pll_slave_arbitrator
# storage
db|webServerFlashFinal.(2).cnf
db|webServerFlashFinal.(2).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(altpll_inst_pll_slave_readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_clock_0_out_address_to_slave)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_clock_0_out_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(altpll_inst_pll_slave_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(altpll_inst_pll_slave_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
 constraint(altpll_inst_pll_slave_writedata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|altpll_inst_pll_slave_arbitrator:the_altpll_inst_pll_slave
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altpll_inst
# storage
db|webServerFlashFinal.(3).cnf
db|webServerFlashFinal.(3).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
altpll_inst.vhd
80cbed73c9c5f1f224434be33273ec5
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(address)
1 downto 0
PARAMETER_STRING
USR
 constraint(readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(writedata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|altpll_inst:the_altpll_inst
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altpll_inst_stdsync_sv6
# storage
db|webServerFlashFinal.(4).cnf
db|webServerFlashFinal.(4).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
altpll_inst.vhd
80cbed73c9c5f1f224434be33273ec5
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|altpll_inst:the_altpll_inst|altpll_inst_stdsync_sv6:stdsync2
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altpll_inst_dffpipe_l2c
# storage
db|webServerFlashFinal.(5).cnf
db|webServerFlashFinal.(5).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
altpll_inst.vhd
80cbed73c9c5f1f224434be33273ec5
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(d)
0 downto 0
PARAMETER_STRING
USR
 constraint(q)
0 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|altpll_inst:the_altpll_inst|altpll_inst_stdsync_sv6:stdsync2|altpll_inst_dffpipe_l2c:dffpipe3
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altpll
# storage
db|webServerFlashFinal.(6).cnf
db|webServerFlashFinal.(6).cnf
# case_insensitive
# source_file
|opt|altera|10.1sp1|quartus|libraries|megafunctions|altpll.tdf
2edfab7fd52cb567d9dca9f62da13c
7
# user_parameter {
OPERATION_MODE
normal
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
LPM_HINT
UNUSED
PARAMETER_UNKNOWN
DEF
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK1
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
20000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK1_MULTIPLY_BY
2
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
2
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_DIVIDE_BY
2
PARAMETER_SIGNED_DEC
USR
CLK1_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
-3000
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA4
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA5
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKBAD1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKLOSS
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_FBIN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PLLENA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKSWITCH
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ARESET
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PFDENA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANCLK
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANACLR
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANREAD
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANWRITE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CONFIGUPDATE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASESTEP
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEUPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANCLKENA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASECOUNTERSELECT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
6
PARAMETER_UNKNOWN
DEF
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
locked
-1
3
inclk0
-1
3
clk2
-1
3
clk1
-1
3
clk0
-1
3
areset
-1
3
inclk1
-1
1
}
# hierarchies {
niosII_system:NIOSII|altpll_inst:the_altpll_inst|altpll:sd1
}
# macro_sequence

# end
# entity
cpu_jtag_debug_module_arbitrator
# storage
db|webServerFlashFinal.(7).cnf
db|webServerFlashFinal.(7).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_jtag_debug_module_readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_0_downstream_address_to_slave)
10 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_0_downstream_arbitrationshare)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_0_downstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_0_downstream_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_1_downstream_address_to_slave)
10 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_1_downstream_arbitrationshare)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_1_downstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_1_downstream_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(cpu_jtag_debug_module_address)
8 downto 0
PARAMETER_STRING
USR
 constraint(cpu_jtag_debug_module_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_jtag_debug_module_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
 constraint(cpu_jtag_debug_module_writedata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
cpu_data_master_arbitrator
# storage
db|webServerFlashFinal.(8).cnf
db|webServerFlashFinal.(8).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_data_master_address)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_byteenable_niosii_system_burst_11_upstream)
1 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_byteenable_niosii_system_burst_20_upstream)
1 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_11_upstream_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_13_upstream_readdata_from_sa)
7 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_14_upstream_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_15_upstream_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_16_upstream_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_17_upstream_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_18_upstream_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_1_upstream_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_20_upstream_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_21_upstream_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_3_upstream_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_4_upstream_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_5_upstream_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_6_upstream_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_7_upstream_readdata_from_sa)
7 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_8_upstream_readdata_from_sa)
7 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_9_upstream_readdata_from_sa)
7 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_address_to_slave)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_dbs_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_dbs_write_16)
15 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_dbs_write_8)
7 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_irq)
31 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_readdata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu_data_master_arbitrator:the_cpu_data_master
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
cpu_instruction_master_arbitrator
# storage
db|webServerFlashFinal.(9).cnf
db|webServerFlashFinal.(9).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_instruction_master_address)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_instruction_master_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_0_upstream_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_10_upstream_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_12_upstream_readdata_from_sa)
7 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_19_upstream_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_2_upstream_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
 constraint(cpu_instruction_master_address_to_slave)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_instruction_master_dbs_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(cpu_instruction_master_readdata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu_instruction_master_arbitrator:the_cpu_instruction_master
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
cpu
# storage
db|webServerFlashFinal.(10).cnf
db|webServerFlashFinal.(10).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu.vhd
7712ba17f9d7ff693971d2f5aaf18d1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(d_irq)
31 downto 0
PARAMETER_STRING
USR
 constraint(d_readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(i_readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(jtag_debug_module_address)
8 downto 0
PARAMETER_STRING
USR
 constraint(jtag_debug_module_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(jtag_debug_module_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(d_address)
24 downto 0
PARAMETER_STRING
USR
 constraint(d_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(d_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(d_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(i_address)
24 downto 0
PARAMETER_STRING
USR
 constraint(i_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(jtag_debug_module_readdata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
cpu_test_bench
# storage
db|webServerFlashFinal.(11).cnf
db|webServerFlashFinal.(11).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu_test_bench.vhd
67d61197ec0cc967ee1b9e9df91a239
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(a_bstatus_reg)
31 downto 0
PARAMETER_STRING
USR
 constraint(a_dst_regnum)
4 downto 0
PARAMETER_STRING
USR
 constraint(a_estatus_reg)
31 downto 0
PARAMETER_STRING
USR
 constraint(a_ienable_reg)
31 downto 0
PARAMETER_STRING
USR
 constraint(a_ipending_reg)
31 downto 0
PARAMETER_STRING
USR
 constraint(a_iw)
31 downto 0
PARAMETER_STRING
USR
 constraint(a_mem_byte_en)
3 downto 0
PARAMETER_STRING
USR
 constraint(a_pcb)
24 downto 0
PARAMETER_STRING
USR
 constraint(a_st_data)
31 downto 0
PARAMETER_STRING
USR
 constraint(a_status_reg)
31 downto 0
PARAMETER_STRING
USR
 constraint(a_wr_data_unfiltered)
31 downto 0
PARAMETER_STRING
USR
 constraint(e_logic_result)
31 downto 0
PARAMETER_STRING
USR
 constraint(m_bht_ptr_unfiltered)
7 downto 0
PARAMETER_STRING
USR
 constraint(m_bht_wr_data_unfiltered)
1 downto 0
PARAMETER_STRING
USR
 constraint(m_mem_baddr)
24 downto 0
PARAMETER_STRING
USR
 constraint(m_target_pcb)
24 downto 0
PARAMETER_STRING
USR
 constraint(w_dst_regnum)
4 downto 0
PARAMETER_STRING
USR
 constraint(w_iw)
31 downto 0
PARAMETER_STRING
USR
 constraint(w_iw_op)
5 downto 0
PARAMETER_STRING
USR
 constraint(w_iw_opx)
5 downto 0
PARAMETER_STRING
USR
 constraint(w_pcb)
24 downto 0
PARAMETER_STRING
USR
 constraint(w_vinst)
55 downto 0
PARAMETER_STRING
USR
 constraint(d_address)
24 downto 0
PARAMETER_STRING
USR
 constraint(d_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(i_address)
24 downto 0
PARAMETER_STRING
USR
 constraint(a_wr_data_filtered)
31 downto 0
PARAMETER_STRING
USR
 constraint(m_bht_ptr_filtered)
7 downto 0
PARAMETER_STRING
USR
 constraint(m_bht_wr_data_filtered)
1 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
cpu_ic_data_module
# storage
db|webServerFlashFinal.(12).cnf
db|webServerFlashFinal.(12).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu.vhd
7712ba17f9d7ff693971d2f5aaf18d1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
lpm_file

PARAMETER_STRING
USR
 constraint(lpm_file)
1 downto 2147483647
PARAMETER_STRING
USR
 constraint(data)
31 downto 0
PARAMETER_STRING
USR
 constraint(rdaddress)
10 downto 0
PARAMETER_STRING
USR
 constraint(wraddress)
10 downto 0
PARAMETER_STRING
USR
 constraint(q)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altsyncram
# storage
db|webServerFlashFinal.(13).cnf
db|webServerFlashFinal.(13).cnf
# case_insensitive
# source_file
|opt|altera|10.1sp1|quartus|libraries|megafunctions|altsyncram.tdf
16d928f7e81377a1ba693df1a44d2a83
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
11
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
2048
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
11
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
2048
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_afd1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_afd1
# storage
db|webServerFlashFinal.(14).cnf
db|webServerFlashFinal.(14).cnf
# case_insensitive
# source_file
db|altsyncram_afd1.tdf
1e5d426917df791170eea2b2adcde945
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_afd1:auto_generated
}
# macro_sequence

# end
# entity
cpu_ic_tag_module
# storage
db|webServerFlashFinal.(15).cnf
db|webServerFlashFinal.(15).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu.vhd
7712ba17f9d7ff693971d2f5aaf18d1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
lpm_file
cpu_ic_tag_ram.mif
PARAMETER_STRING
USR
 constraint(lpm_file)
1 to 18
PARAMETER_STRING
USR
 constraint(data)
19 downto 0
PARAMETER_STRING
USR
 constraint(rdaddress)
7 downto 0
PARAMETER_STRING
USR
 constraint(wraddress)
7 downto 0
PARAMETER_STRING
USR
 constraint(q)
19 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altsyncram
# storage
db|webServerFlashFinal.(16).cnf
db|webServerFlashFinal.(16).cnf
# case_insensitive
# source_file
|opt|altera|10.1sp1|quartus|libraries|megafunctions|altsyncram.tdf
16d928f7e81377a1ba693df1a44d2a83
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
20
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
20
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
cpu_ic_tag_ram.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_21g1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_21g1
# storage
db|webServerFlashFinal.(17).cnf
db|webServerFlashFinal.(17).cnf
# case_insensitive
# source_file
db|altsyncram_21g1.tdf
fbae5610352ec621b5661f59ceb1927
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cpu_ic_tag_ram.mif
d0fc2d3669ba59a040ff1d14e63ffae9
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_21g1:auto_generated
}
# macro_sequence

# end
# entity
cpu_bht_module
# storage
db|webServerFlashFinal.(18).cnf
db|webServerFlashFinal.(18).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu.vhd
7712ba17f9d7ff693971d2f5aaf18d1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
lpm_file
cpu_bht_ram.mif
PARAMETER_STRING
USR
 constraint(lpm_file)
1 to 15
PARAMETER_STRING
USR
 constraint(data)
1 downto 0
PARAMETER_STRING
USR
 constraint(rdaddress)
7 downto 0
PARAMETER_STRING
USR
 constraint(wraddress)
7 downto 0
PARAMETER_STRING
USR
 constraint(q)
1 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_bht_module:cpu_bht
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altsyncram
# storage
db|webServerFlashFinal.(19).cnf
db|webServerFlashFinal.(19).cnf
# case_insensitive
# source_file
|opt|altera|10.1sp1|quartus|libraries|megafunctions|altsyncram.tdf
16d928f7e81377a1ba693df1a44d2a83
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
2
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
2
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
cpu_bht_ram.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_pkf1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b1
-1
3
q_b0
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_pkf1
# storage
db|webServerFlashFinal.(20).cnf
db|webServerFlashFinal.(20).cnf
# case_insensitive
# source_file
db|altsyncram_pkf1.tdf
e5c1f46793482269193191df8975d354
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b1
-1
3
q_b0
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cpu_bht_ram.mif
ef25a26cde16463e81aa89d3967e6a75
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_pkf1:auto_generated
}
# macro_sequence

# end
# entity
cpu_register_bank_a_module
# storage
db|webServerFlashFinal.(21).cnf
db|webServerFlashFinal.(21).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu.vhd
7712ba17f9d7ff693971d2f5aaf18d1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
lpm_file
cpu_rf_ram_a.mif
PARAMETER_STRING
USR
 constraint(lpm_file)
1 to 16
PARAMETER_STRING
USR
 constraint(data)
31 downto 0
PARAMETER_STRING
USR
 constraint(rdaddress)
4 downto 0
PARAMETER_STRING
USR
 constraint(wraddress)
4 downto 0
PARAMETER_STRING
USR
 constraint(q)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altsyncram
# storage
db|webServerFlashFinal.(22).cnf
db|webServerFlashFinal.(22).cnf
# case_insensitive
# source_file
|opt|altera|10.1sp1|quartus|libraries|megafunctions|altsyncram.tdf
16d928f7e81377a1ba693df1a44d2a83
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
cpu_rf_ram_a.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_p2f1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_p2f1
# storage
db|webServerFlashFinal.(23).cnf
db|webServerFlashFinal.(23).cnf
# case_insensitive
# source_file
db|altsyncram_p2f1.tdf
6a463b75adf5fb6e1db681282062a57
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cpu_rf_ram_a.mif
55d713de4db17accc269d4dfa42c9c44
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p2f1:auto_generated
}
# macro_sequence

# end
# entity
cpu_register_bank_b_module
# storage
db|webServerFlashFinal.(24).cnf
db|webServerFlashFinal.(24).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu.vhd
7712ba17f9d7ff693971d2f5aaf18d1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
lpm_file
cpu_rf_ram_b.mif
PARAMETER_STRING
USR
 constraint(lpm_file)
1 to 16
PARAMETER_STRING
USR
 constraint(data)
31 downto 0
PARAMETER_STRING
USR
 constraint(rdaddress)
4 downto 0
PARAMETER_STRING
USR
 constraint(wraddress)
4 downto 0
PARAMETER_STRING
USR
 constraint(q)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altsyncram
# storage
db|webServerFlashFinal.(25).cnf
db|webServerFlashFinal.(25).cnf
# case_insensitive
# source_file
|opt|altera|10.1sp1|quartus|libraries|megafunctions|altsyncram.tdf
16d928f7e81377a1ba693df1a44d2a83
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
cpu_rf_ram_b.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_q2f1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_q2f1
# storage
db|webServerFlashFinal.(26).cnf
db|webServerFlashFinal.(26).cnf
# case_insensitive
# source_file
db|altsyncram_q2f1.tdf
eb9d757f9198baba2c977e87d7bc2
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cpu_rf_ram_b.mif
55d713de4db17accc269d4dfa42c9c44
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q2f1:auto_generated
}
# macro_sequence

# end
# entity
cpu_dc_tag_module
# storage
db|webServerFlashFinal.(27).cnf
db|webServerFlashFinal.(27).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu.vhd
7712ba17f9d7ff693971d2f5aaf18d1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
lpm_file
cpu_dc_tag_ram.mif
PARAMETER_STRING
USR
 constraint(lpm_file)
1 to 18
PARAMETER_STRING
USR
 constraint(data)
13 downto 0
PARAMETER_STRING
USR
 constraint(rdaddress)
7 downto 0
PARAMETER_STRING
USR
 constraint(wraddress)
7 downto 0
PARAMETER_STRING
USR
 constraint(q)
13 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altsyncram
# storage
db|webServerFlashFinal.(28).cnf
db|webServerFlashFinal.(28).cnf
# case_insensitive
# source_file
|opt|altera|10.1sp1|quartus|libraries|megafunctions|altsyncram.tdf
16d928f7e81377a1ba693df1a44d2a83
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
14
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
14
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
cpu_dc_tag_ram.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_pcf1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_pcf1
# storage
db|webServerFlashFinal.(29).cnf
db|webServerFlashFinal.(29).cnf
# case_insensitive
# source_file
db|altsyncram_pcf1.tdf
3323189ce6c9e9827082ab84dff42323
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cpu_dc_tag_ram.mif
cabb9e31f1cf39f2c91e848b88e711fc
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_pcf1:auto_generated
}
# macro_sequence

# end
# entity
cpu_dc_data_module
# storage
db|webServerFlashFinal.(30).cnf
db|webServerFlashFinal.(30).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu.vhd
7712ba17f9d7ff693971d2f5aaf18d1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
lpm_file

PARAMETER_STRING
USR
 constraint(lpm_file)
1 downto 2147483647
PARAMETER_STRING
USR
 constraint(byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(data)
31 downto 0
PARAMETER_STRING
USR
 constraint(rdaddress)
10 downto 0
PARAMETER_STRING
USR
 constraint(wraddress)
10 downto 0
PARAMETER_STRING
USR
 constraint(q)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altsyncram
# storage
db|webServerFlashFinal.(31).cnf
db|webServerFlashFinal.(31).cnf
# case_insensitive
# source_file
|opt|altera|10.1sp1|quartus|libraries|megafunctions|altsyncram.tdf
16d928f7e81377a1ba693df1a44d2a83
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
11
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
2048
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
11
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
2048
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
4
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_0ff1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_0ff1
# storage
db|webServerFlashFinal.(32).cnf
db|webServerFlashFinal.(32).cnf
# case_insensitive
# source_file
db|altsyncram_0ff1.tdf
d12cb552f63524a55c9687e5b76f4d
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated
}
# macro_sequence

# end
# entity
cpu_dc_victim_module
# storage
db|webServerFlashFinal.(33).cnf
db|webServerFlashFinal.(33).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu.vhd
7712ba17f9d7ff693971d2f5aaf18d1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
lpm_file

PARAMETER_STRING
USR
 constraint(lpm_file)
1 downto 2147483647
PARAMETER_STRING
USR
 constraint(data)
31 downto 0
PARAMETER_STRING
USR
 constraint(rdaddress)
2 downto 0
PARAMETER_STRING
USR
 constraint(wraddress)
2 downto 0
PARAMETER_STRING
USR
 constraint(q)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altsyncram
# storage
db|webServerFlashFinal.(34).cnf
db|webServerFlashFinal.(34).cnf
# case_insensitive
# source_file
|opt|altera|10.1sp1|quartus|libraries|megafunctions|altsyncram.tdf
16d928f7e81377a1ba693df1a44d2a83
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
3
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
8
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
3
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
8
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_9vc1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_9vc1
# storage
db|webServerFlashFinal.(35).cnf
db|webServerFlashFinal.(35).cnf
# case_insensitive
# source_file
db|altsyncram_9vc1.tdf
e61e1dfa479861efb56504214debe1
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated
}
# macro_sequence

# end
# entity
cpu_mult_cell
# storage
db|webServerFlashFinal.(36).cnf
db|webServerFlashFinal.(36).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu_mult_cell.vhd
c634fcca57fac46abb79049cefadd50
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(a_mul_src1)
31 downto 0
PARAMETER_STRING
USR
 constraint(a_mul_src2)
31 downto 0
PARAMETER_STRING
USR
 constraint(a_mul_cell_result)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altmult_add
# storage
db|webServerFlashFinal.(37).cnf
db|webServerFlashFinal.(37).cnf
# case_insensitive
# source_file
|opt|altera|10.1sp1|quartus|libraries|megafunctions|altmult_add.tdf
73bd75fad5a4f124a3816832830fc9
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
ACCUM_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUMULATOR
NO
PARAMETER_UNKNOWN
DEF
ADDER1_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDER3_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_ACLR1
ACLR0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_REGISTER1
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ADDER
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
EXTRA_LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_A1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_B1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A0
DATAA
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_A1
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A2
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A3
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B0
DATAB
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_B1
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B2
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B3
DATAB
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_ACLR
ACLR2
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER1_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
MULTIPLIER23_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER23_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER3_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR0
ACLR0
PARAMETER_UNKNOWN
USR
MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR2
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER0
CLOCK0
PARAMETER_UNKNOWN
USR
MULTIPLIER_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER2
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
NUMBER_OF_MULTIPLIERS
1
PARAMETER_SIGNED_DEC
USR
OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTPUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_TYPE
NEAREST_INTEGER
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_TYPE
ASYMMETRIC
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
port_addnsub1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_addnsub3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CHAINOUT_SAT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT0_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT1_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT2_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT3_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_OUTPUT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
port_signa
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_signb
PORT_UNUSED
PARAMETER_UNKNOWN
USR
REPRESENTATION_A
UNSIGNED
PARAMETER_UNKNOWN
USR
REPRESENTATION_B
UNSIGNED
PARAMETER_UNKNOWN
USR
ROTATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
WIDTH_MSB
17
PARAMETER_UNKNOWN
DEF
WIDTH_SATURATE_SIGN
1
PARAMETER_UNKNOWN
DEF
SCANOUTA_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SCANOUTA_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
DEF
SHIFT_MODE
NO
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_A
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_B
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_PIPELINE_ACLR_A
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_ACLR_B
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_A
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_B
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTH_B
16
PARAMETER_SIGNED_DEC
USR
WIDTH_CHAININ
1
PARAMETER_UNKNOWN
DEF
WIDTH_RESULT
32
PARAMETER_SIGNED_DEC
USR
ZERO_CHAINOUT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_CHAINOUT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_add_4cr2
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
WIDTH_C
22
PARAMETER_UNKNOWN
DEF
LOADCONST_VALUE
64
PARAMETER_UNKNOWN
DEF
PREADDER_MODE
SIMPLE
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_0
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_1
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_2
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_3
ADD
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_C0
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_C0
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL0_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL1_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL2_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL3_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL0_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL1_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL2_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL3_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY1
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY3
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR1
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR3
ACLR0
PARAMETER_UNKNOWN
DEF
COEF0_0
0
PARAMETER_UNKNOWN
DEF
COEF0_1
0
PARAMETER_UNKNOWN
DEF
COEF0_2
0
PARAMETER_UNKNOWN
DEF
COEF0_3
0
PARAMETER_UNKNOWN
DEF
COEF0_4
0
PARAMETER_UNKNOWN
DEF
COEF0_5
0
PARAMETER_UNKNOWN
DEF
COEF0_6
0
PARAMETER_UNKNOWN
DEF
COEF0_7
0
PARAMETER_UNKNOWN
DEF
COEF1_0
0
PARAMETER_UNKNOWN
DEF
COEF1_1
0
PARAMETER_UNKNOWN
DEF
COEF1_2
0
PARAMETER_UNKNOWN
DEF
COEF1_3
0
PARAMETER_UNKNOWN
DEF
COEF1_4
0
PARAMETER_UNKNOWN
DEF
COEF1_5
0
PARAMETER_UNKNOWN
DEF
COEF1_6
0
PARAMETER_UNKNOWN
DEF
COEF1_7
0
PARAMETER_UNKNOWN
DEF
COEF2_0
0
PARAMETER_UNKNOWN
DEF
COEF2_1
0
PARAMETER_UNKNOWN
DEF
COEF2_2
0
PARAMETER_UNKNOWN
DEF
COEF2_3
0
PARAMETER_UNKNOWN
DEF
COEF2_4
0
PARAMETER_UNKNOWN
DEF
COEF2_5
0
PARAMETER_UNKNOWN
DEF
COEF2_6
0
PARAMETER_UNKNOWN
DEF
COEF2_7
0
PARAMETER_UNKNOWN
DEF
COEF3_0
0
PARAMETER_UNKNOWN
DEF
COEF3_1
0
PARAMETER_UNKNOWN
DEF
COEF3_2
0
PARAMETER_UNKNOWN
DEF
COEF3_3
0
PARAMETER_UNKNOWN
DEF
COEF3_4
0
PARAMETER_UNKNOWN
DEF
COEF3_5
0
PARAMETER_UNKNOWN
DEF
COEF3_6
0
PARAMETER_UNKNOWN
DEF
COEF3_7
0
PARAMETER_UNKNOWN
DEF
WIDTH_COEF
18
PARAMETER_UNKNOWN
DEF
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock0
-1
3
aclr0
-1
3
ena0
-1
2
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1
}
# macro_sequence

# end
# entity
mult_add_4cr2
# storage
db|webServerFlashFinal.(38).cnf
db|webServerFlashFinal.(38).cnf
# case_insensitive
# source_file
db|mult_add_4cr2.tdf
b8eb5d1d22f6a26fccb1bdd8cedd71c4
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock0
-1
3
aclr0
-1
3
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated
}
# macro_sequence

# end
# entity
ded_mult_2o81
# storage
db|webServerFlashFinal.(39).cnf
db|webServerFlashFinal.(39).cnf
# case_insensitive
# source_file
db|ded_mult_2o81.tdf
72a5219f1f4ed3ef411f76e395dc1e
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
ena0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock0
-1
3
aclr0
-1
3
aclr3
-1
1
aclr2
-1
1
aclr1
-1
1
ena3
-1
2
ena2
-1
2
ena1
-1
2
clock3
-1
2
clock2
-1
2
clock1
-1
2
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1
niosII_system:NIOSII|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1
}
# macro_sequence

# end
# entity
dffpipe_93c
# storage
db|webServerFlashFinal.(40).cnf
db|webServerFlashFinal.(40).cnf
# case_insensitive
# source_file
db|dffpipe_93c.tdf
e1907047f7f19bdc22551276fecfef3
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d31
-1
3
d30
-1
3
d3
-1
3
d29
-1
3
d28
-1
3
d27
-1
3
d26
-1
3
d25
-1
3
d24
-1
3
d23
-1
3
d22
-1
3
d21
-1
3
d20
-1
3
d2
-1
3
d19
-1
3
d18
-1
3
d17
-1
3
d16
-1
3
d15
-1
3
d14
-1
3
d13
-1
3
d12
-1
3
d11
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
niosII_system:NIOSII|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
}
# macro_sequence

# end
# entity
altmult_add
# storage
db|webServerFlashFinal.(41).cnf
db|webServerFlashFinal.(41).cnf
# case_insensitive
# source_file
|opt|altera|10.1sp1|quartus|libraries|megafunctions|altmult_add.tdf
73bd75fad5a4f124a3816832830fc9
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
ACCUM_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUMULATOR
NO
PARAMETER_UNKNOWN
DEF
ADDER1_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDER3_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_ACLR1
ACLR0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_REGISTER1
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ADDER
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
EXTRA_LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_A1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_B1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A0
DATAA
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_A1
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A2
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A3
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B0
DATAB
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_B1
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B2
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B3
DATAB
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_ACLR
ACLR2
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER1_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
MULTIPLIER23_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER23_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER3_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR0
ACLR0
PARAMETER_UNKNOWN
USR
MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR2
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER0
CLOCK0
PARAMETER_UNKNOWN
USR
MULTIPLIER_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER2
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
NUMBER_OF_MULTIPLIERS
1
PARAMETER_SIGNED_DEC
USR
OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTPUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_TYPE
NEAREST_INTEGER
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_TYPE
ASYMMETRIC
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
port_addnsub1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_addnsub3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CHAINOUT_SAT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT0_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT1_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT2_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT3_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_OUTPUT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
port_signa
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_signb
PORT_UNUSED
PARAMETER_UNKNOWN
USR
REPRESENTATION_A
UNSIGNED
PARAMETER_UNKNOWN
USR
REPRESENTATION_B
UNSIGNED
PARAMETER_UNKNOWN
USR
ROTATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
WIDTH_MSB
17
PARAMETER_UNKNOWN
DEF
WIDTH_SATURATE_SIGN
1
PARAMETER_UNKNOWN
DEF
SCANOUTA_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SCANOUTA_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
DEF
SHIFT_MODE
NO
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_A
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_B
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_PIPELINE_ACLR_A
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_ACLR_B
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_A
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_B
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTH_B
16
PARAMETER_SIGNED_DEC
USR
WIDTH_CHAININ
1
PARAMETER_UNKNOWN
DEF
WIDTH_RESULT
16
PARAMETER_SIGNED_DEC
USR
ZERO_CHAINOUT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_CHAINOUT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_add_6cr2
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
WIDTH_C
22
PARAMETER_UNKNOWN
DEF
LOADCONST_VALUE
64
PARAMETER_UNKNOWN
DEF
PREADDER_MODE
SIMPLE
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_0
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_1
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_2
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_3
ADD
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_C0
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_C0
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL0_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL1_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL2_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL3_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL0_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL1_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL2_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL3_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY1
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY3
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR1
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR3
ACLR0
PARAMETER_UNKNOWN
DEF
COEF0_0
0
PARAMETER_UNKNOWN
DEF
COEF0_1
0
PARAMETER_UNKNOWN
DEF
COEF0_2
0
PARAMETER_UNKNOWN
DEF
COEF0_3
0
PARAMETER_UNKNOWN
DEF
COEF0_4
0
PARAMETER_UNKNOWN
DEF
COEF0_5
0
PARAMETER_UNKNOWN
DEF
COEF0_6
0
PARAMETER_UNKNOWN
DEF
COEF0_7
0
PARAMETER_UNKNOWN
DEF
COEF1_0
0
PARAMETER_UNKNOWN
DEF
COEF1_1
0
PARAMETER_UNKNOWN
DEF
COEF1_2
0
PARAMETER_UNKNOWN
DEF
COEF1_3
0
PARAMETER_UNKNOWN
DEF
COEF1_4
0
PARAMETER_UNKNOWN
DEF
COEF1_5
0
PARAMETER_UNKNOWN
DEF
COEF1_6
0
PARAMETER_UNKNOWN
DEF
COEF1_7
0
PARAMETER_UNKNOWN
DEF
COEF2_0
0
PARAMETER_UNKNOWN
DEF
COEF2_1
0
PARAMETER_UNKNOWN
DEF
COEF2_2
0
PARAMETER_UNKNOWN
DEF
COEF2_3
0
PARAMETER_UNKNOWN
DEF
COEF2_4
0
PARAMETER_UNKNOWN
DEF
COEF2_5
0
PARAMETER_UNKNOWN
DEF
COEF2_6
0
PARAMETER_UNKNOWN
DEF
COEF2_7
0
PARAMETER_UNKNOWN
DEF
COEF3_0
0
PARAMETER_UNKNOWN
DEF
COEF3_1
0
PARAMETER_UNKNOWN
DEF
COEF3_2
0
PARAMETER_UNKNOWN
DEF
COEF3_3
0
PARAMETER_UNKNOWN
DEF
COEF3_4
0
PARAMETER_UNKNOWN
DEF
COEF3_5
0
PARAMETER_UNKNOWN
DEF
COEF3_6
0
PARAMETER_UNKNOWN
DEF
COEF3_7
0
PARAMETER_UNKNOWN
DEF
WIDTH_COEF
18
PARAMETER_UNKNOWN
DEF
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock0
-1
3
aclr0
-1
3
ena0
-1
2
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2
}
# macro_sequence

# end
# entity
mult_add_6cr2
# storage
db|webServerFlashFinal.(42).cnf
db|webServerFlashFinal.(42).cnf
# case_insensitive
# source_file
db|mult_add_6cr2.tdf
ad4e12a197b017d44458a0f62bf23510
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock0
-1
3
aclr0
-1
3
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated
}
# macro_sequence

# end
# entity
cpu_nios2_oci
# storage
db|webServerFlashFinal.(43).cnf
db|webServerFlashFinal.(43).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu.vhd
7712ba17f9d7ff693971d2f5aaf18d1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(a_mem_baddr)
24 downto 0
PARAMETER_STRING
USR
 constraint(a_pcb)
24 downto 0
PARAMETER_STRING
USR
 constraint(a_st_data)
31 downto 0
PARAMETER_STRING
USR
 constraint(a_wr_data_filtered)
31 downto 0
PARAMETER_STRING
USR
 constraint(f_pc)
22 downto 0
PARAMETER_STRING
USR
 constraint(address)
8 downto 0
PARAMETER_STRING
USR
 constraint(byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(oci_ienable)
31 downto 0
PARAMETER_STRING
USR
 constraint(readdata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
cpu_nios2_oci_debug
# storage
db|webServerFlashFinal.(44).cnf
db|webServerFlashFinal.(44).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu.vhd
7712ba17f9d7ff693971d2f5aaf18d1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(jdo)
37 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
cpu_nios2_ocimem
# storage
db|webServerFlashFinal.(45).cnf
db|webServerFlashFinal.(45).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu.vhd
7712ba17f9d7ff693971d2f5aaf18d1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(address)
8 downto 0
PARAMETER_STRING
USR
 constraint(byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(jdo)
37 downto 0
PARAMETER_STRING
USR
 constraint(writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(mondreg)
31 downto 0
PARAMETER_STRING
USR
 constraint(oci_ram_readdata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
cpu_ociram_lpm_dram_bdp_component_module
# storage
db|webServerFlashFinal.(46).cnf
db|webServerFlashFinal.(46).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu.vhd
7712ba17f9d7ff693971d2f5aaf18d1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
lpm_file
cpu_ociram_default_contents.mif
PARAMETER_STRING
USR
 constraint(lpm_file)
1 to 31
PARAMETER_STRING
USR
 constraint(address_a)
7 downto 0
PARAMETER_STRING
USR
 constraint(address_b)
7 downto 0
PARAMETER_STRING
USR
 constraint(byteena_a)
3 downto 0
PARAMETER_STRING
USR
 constraint(data_a)
31 downto 0
PARAMETER_STRING
USR
 constraint(data_b)
31 downto 0
PARAMETER_STRING
USR
 constraint(q_a)
31 downto 0
PARAMETER_STRING
USR
 constraint(q_b)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altsyncram
# storage
db|webServerFlashFinal.(47).cnf
db|webServerFlashFinal.(47).cnf
# case_insensitive
# source_file
|opt|altera|10.1sp1|quartus|libraries|megafunctions|altsyncram.tdf
16d928f7e81377a1ba693df1a44d2a83
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
4
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
cpu_ociram_default_contents.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_t072
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_t072
# storage
db|webServerFlashFinal.(48).cnf
db|webServerFlashFinal.(48).cnf
# case_insensitive
# source_file
db|altsyncram_t072.tdf
c8445972ce22f28af192c789a814a8fe
7
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cpu_ociram_default_contents.mif
e5b27937a3506b91d84b9e6d8d379659
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated
}
# macro_sequence

# end
# entity
cpu_nios2_avalon_reg
# storage
db|webServerFlashFinal.(49).cnf
db|webServerFlashFinal.(49).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu.vhd
7712ba17f9d7ff693971d2f5aaf18d1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(address)
8 downto 0
PARAMETER_STRING
USR
 constraint(writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(oci_ienable)
31 downto 0
PARAMETER_STRING
USR
 constraint(oci_reg_readdata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
cpu_nios2_oci_break
# storage
db|webServerFlashFinal.(50).cnf
db|webServerFlashFinal.(50).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu.vhd
7712ba17f9d7ff693971d2f5aaf18d1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(jdo)
37 downto 0
PARAMETER_STRING
USR
 constraint(break_readreg)
31 downto 0
PARAMETER_STRING
USR
 constraint(xbrk_ctrl0)
7 downto 0
PARAMETER_STRING
USR
 constraint(xbrk_ctrl1)
7 downto 0
PARAMETER_STRING
USR
 constraint(xbrk_ctrl2)
7 downto 0
PARAMETER_STRING
USR
 constraint(xbrk_ctrl3)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
cpu_nios2_oci_xbrk
# storage
db|webServerFlashFinal.(51).cnf
db|webServerFlashFinal.(51).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu.vhd
7712ba17f9d7ff693971d2f5aaf18d1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(f_pc)
22 downto 0
PARAMETER_STRING
USR
 constraint(xbrk_ctrl0)
7 downto 0
PARAMETER_STRING
USR
 constraint(xbrk_ctrl1)
7 downto 0
PARAMETER_STRING
USR
 constraint(xbrk_ctrl2)
7 downto 0
PARAMETER_STRING
USR
 constraint(xbrk_ctrl3)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
cpu_nios2_oci_dbrk
# storage
db|webServerFlashFinal.(52).cnf
db|webServerFlashFinal.(52).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu.vhd
7712ba17f9d7ff693971d2f5aaf18d1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(a_mem_baddr)
24 downto 0
PARAMETER_STRING
USR
 constraint(a_st_data)
31 downto 0
PARAMETER_STRING
USR
 constraint(a_wr_data_filtered)
31 downto 0
PARAMETER_STRING
USR
 constraint(cpu_d_address)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_d_readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(cpu_d_writedata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
cpu_nios2_oci_itrace
# storage
db|webServerFlashFinal.(53).cnf
db|webServerFlashFinal.(53).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu.vhd
7712ba17f9d7ff693971d2f5aaf18d1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(a_pcb)
24 downto 0
PARAMETER_STRING
USR
 constraint(a_wr_data_filtered)
31 downto 0
PARAMETER_STRING
USR
 constraint(jdo)
15 downto 0
PARAMETER_STRING
USR
 constraint(dct_buffer)
29 downto 0
PARAMETER_STRING
USR
 constraint(dct_count)
3 downto 0
PARAMETER_STRING
USR
 constraint(itm)
35 downto 0
PARAMETER_STRING
USR
 constraint(trc_ctrl)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
cpu_nios2_oci_dtrace
# storage
db|webServerFlashFinal.(54).cnf
db|webServerFlashFinal.(54).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu.vhd
7712ba17f9d7ff693971d2f5aaf18d1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_d_address)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_d_readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(cpu_d_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(trc_ctrl)
15 downto 0
PARAMETER_STRING
USR
 constraint(atm)
35 downto 0
PARAMETER_STRING
USR
 constraint(dtm)
35 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
cpu_nios2_oci_td_mode
# storage
db|webServerFlashFinal.(55).cnf
db|webServerFlashFinal.(55).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu.vhd
7712ba17f9d7ff693971d2f5aaf18d1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(ctrl)
8 downto 0
PARAMETER_STRING
USR
 constraint(td_mode)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
cpu_nios2_oci_fifo
# storage
db|webServerFlashFinal.(56).cnf
db|webServerFlashFinal.(56).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu.vhd
7712ba17f9d7ff693971d2f5aaf18d1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(atm)
35 downto 0
PARAMETER_STRING
USR
 constraint(dct_buffer)
29 downto 0
PARAMETER_STRING
USR
 constraint(dct_count)
3 downto 0
PARAMETER_STRING
USR
 constraint(dtm)
35 downto 0
PARAMETER_STRING
USR
 constraint(itm)
35 downto 0
PARAMETER_STRING
USR
 constraint(tw)
35 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
cpu_nios2_oci_compute_tm_count
# storage
db|webServerFlashFinal.(57).cnf
db|webServerFlashFinal.(57).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu.vhd
7712ba17f9d7ff693971d2f5aaf18d1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(compute_tm_count)
1 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
cpu_nios2_oci_fifowp_inc
# storage
db|webServerFlashFinal.(58).cnf
db|webServerFlashFinal.(58).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu.vhd
7712ba17f9d7ff693971d2f5aaf18d1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(tm_count)
1 downto 0
PARAMETER_STRING
USR
 constraint(fifowp_inc)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
cpu_nios2_oci_fifocount_inc
# storage
db|webServerFlashFinal.(59).cnf
db|webServerFlashFinal.(59).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu.vhd
7712ba17f9d7ff693971d2f5aaf18d1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(tm_count)
1 downto 0
PARAMETER_STRING
USR
 constraint(fifocount_inc)
4 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
cpu_oci_test_bench
# storage
db|webServerFlashFinal.(60).cnf
db|webServerFlashFinal.(60).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu_oci_test_bench.vhd
34435e34aceff607620cf1a37ac2a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(dct_buffer)
29 downto 0
PARAMETER_STRING
USR
 constraint(dct_count)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
cpu_nios2_oci_pib
# storage
db|webServerFlashFinal.(61).cnf
db|webServerFlashFinal.(61).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu.vhd
7712ba17f9d7ff693971d2f5aaf18d1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(tw)
35 downto 0
PARAMETER_STRING
USR
 constraint(tr_data)
17 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
cpu_nios2_oci_im
# storage
db|webServerFlashFinal.(62).cnf
db|webServerFlashFinal.(62).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu.vhd
7712ba17f9d7ff693971d2f5aaf18d1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(jdo)
37 downto 0
PARAMETER_STRING
USR
 constraint(trc_ctrl)
15 downto 0
PARAMETER_STRING
USR
 constraint(tw)
35 downto 0
PARAMETER_STRING
USR
 constraint(tracemem_trcdata)
35 downto 0
PARAMETER_STRING
USR
 constraint(trc_im_addr)
6 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
cpu_traceram_lpm_dram_bdp_component_module
# storage
db|webServerFlashFinal.(63).cnf
db|webServerFlashFinal.(63).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu.vhd
7712ba17f9d7ff693971d2f5aaf18d1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
lpm_file

PARAMETER_STRING
USR
 constraint(lpm_file)
1 downto 2147483647
PARAMETER_STRING
USR
 constraint(address_a)
6 downto 0
PARAMETER_STRING
USR
 constraint(address_b)
6 downto 0
PARAMETER_STRING
USR
 constraint(data_a)
35 downto 0
PARAMETER_STRING
USR
 constraint(data_b)
35 downto 0
PARAMETER_STRING
USR
 constraint(q_a)
35 downto 0
PARAMETER_STRING
USR
 constraint(q_b)
35 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altsyncram
# storage
db|webServerFlashFinal.(64).cnf
db|webServerFlashFinal.(64).cnf
# case_insensitive
# source_file
|opt|altera|10.1sp1|quartus|libraries|megafunctions|altsyncram.tdf
16d928f7e81377a1ba693df1a44d2a83
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
36
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
128
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
36
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
128
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE

PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_e502
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a35
-1
3
q_a34
-1
3
q_a33
-1
3
q_a32
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b35
-1
3
data_b34
-1
3
data_b33
-1
3
data_b32
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_e502
# storage
db|webServerFlashFinal.(65).cnf
db|webServerFlashFinal.(65).cnf
# case_insensitive
# source_file
db|altsyncram_e502.tdf
217292c7e6c17b7a6bb3301381a27d17
7
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a35
-1
3
q_a34
-1
3
q_a33
-1
3
q_a32
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b35
-1
3
data_b34
-1
3
data_b33
-1
3
data_b32
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
}
# macro_sequence

# end
# entity
cpu_jtag_debug_module_wrapper
# storage
db|webServerFlashFinal.(66).cnf
db|webServerFlashFinal.(66).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu_jtag_debug_module_wrapper.vhd
8879c3766dd34e229f8ae67d593e3
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(mondreg)
31 downto 0
PARAMETER_STRING
USR
 constraint(break_readreg)
31 downto 0
PARAMETER_STRING
USR
 constraint(tracemem_trcdata)
35 downto 0
PARAMETER_STRING
USR
 constraint(trc_im_addr)
6 downto 0
PARAMETER_STRING
USR
 constraint(jdo)
37 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
cpu_jtag_debug_module_tck
# storage
db|webServerFlashFinal.(67).cnf
db|webServerFlashFinal.(67).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu_jtag_debug_module_tck.vhd
5aacc41bbda626389e3e9a4e7df4967
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(mondreg)
31 downto 0
PARAMETER_STRING
USR
 constraint(break_readreg)
31 downto 0
PARAMETER_STRING
USR
 constraint(ir_in)
1 downto 0
PARAMETER_STRING
USR
 constraint(tracemem_trcdata)
35 downto 0
PARAMETER_STRING
USR
 constraint(trc_im_addr)
6 downto 0
PARAMETER_STRING
USR
 constraint(ir_out)
1 downto 0
PARAMETER_STRING
USR
 constraint(sr)
37 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altera_std_synchronizer
# storage
db|webServerFlashFinal.(68).cnf
db|webServerFlashFinal.(68).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|opt|altera|10.1sp1|quartus|libraries|megafunctions|altera_std_synchronizer.v
d77aac9f8f4ad0b3b3f1ef8b7ca34f8a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
depth
2
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
niosII_system:NIOSII|niosII_system_clock_0:the_niosII_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
niosII_system:NIOSII|niosII_system_clock_0:the_niosII_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
niosII_system:NIOSII|niosII_system_clock_0:the_niosII_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
niosII_system:NIOSII|niosII_system_clock_0:the_niosII_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
niosII_system:NIOSII|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
niosII_system:NIOSII|uart_1:the_uart_1|uart_1_rx:the_uart_1_rx|altera_std_synchronizer:the_altera_std_synchronizer
}
# macro_sequence

# end
# entity
cpu_jtag_debug_module_sysclk
# storage
db|webServerFlashFinal.(69).cnf
db|webServerFlashFinal.(69).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
cpu_jtag_debug_module_sysclk.vhd
62ae295f5885957b46a8661456b2c66
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(ir_in)
1 downto 0
PARAMETER_STRING
USR
 constraint(sr)
37 downto 0
PARAMETER_STRING
USR
 constraint(jdo)
37 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sld_virtual_jtag_basic
# storage
db|webServerFlashFinal.(70).cnf
db|webServerFlashFinal.(70).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|opt|altera|10.1sp1|quartus|libraries|megafunctions|sld_virtual_jtag_basic.v
a594e070231d4480d281add39f7efa5f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
sld_mfg_id
70
PARAMETER_SIGNED_DEC
USR
sld_type_id
34
PARAMETER_SIGNED_DEC
USR
sld_version
3
PARAMETER_SIGNED_DEC
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_ir_width
2
PARAMETER_SIGNED_DEC
USR
sld_sim_n_scan
0
PARAMETER_SIGNED_DEC
USR
sld_sim_action

PARAMETER_STRING
USR
sld_sim_total_length
0
PARAMETER_SIGNED_DEC
USR
lpm_type
sld_virtual_jtag_basic
PARAMETER_STRING
DEF
lpm_hint
UNUSED
PARAMETER_STRING
DEF
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
}
# macro_sequence

# end
# entity
sld_virtual_jtag_impl
# storage
db|webServerFlashFinal.(71).cnf
db|webServerFlashFinal.(71).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|opt|altera|10.1sp1|quartus|libraries|megafunctions|sld_virtual_jtag_basic.v
a594e070231d4480d281add39f7efa5f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
sld_mfg_id
70
PARAMETER_SIGNED_DEC
USR
sld_type_id
34
PARAMETER_SIGNED_DEC
USR
sld_version
3
PARAMETER_SIGNED_DEC
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_ir_width
2
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
420496896
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
niosII_system:NIOSII|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
}
# macro_sequence
MASK_8_BITS255INST_BIT_INDEX0MASK_11_BITS2047MFG_BIT_INDEX8MASK_8_BITS255TYPE_BIT_INDEX19MASK_5_BITS31VERION_BIT_INDEX27
# end
# entity
dm9000a_inst_avalon_slave_0_arbitrator
# storage
db|webServerFlashFinal.(72).cnf
db|webServerFlashFinal.(72).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(dm9000a_inst_avalon_slave_0_readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_16_downstream_address_to_slave)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_16_downstream_arbitrationshare)
4 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_16_downstream_nativeaddress)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_16_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(dm9000a_inst_avalon_slave_0_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(dm9000a_inst_avalon_slave_0_writedata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|dm9000a_inst_avalon_slave_0_arbitrator:the_dm9000a_inst_avalon_slave_0
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
dm9000a_inst
# storage
db|webServerFlashFinal.(73).cnf
db|webServerFlashFinal.(73).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
dm9000a_inst.vhd
73718ae51f25c0fd87a794d3d413ad4
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(enet_data)
15 downto 0
PARAMETER_STRING
USR
 constraint(idata)
15 downto 0
PARAMETER_STRING
USR
 constraint(odata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|dm9000a_inst:the_dm9000a_inst
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
dm9000a
# storage
db|webServerFlashFinal.(74).cnf
db|webServerFlashFinal.(74).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
dm9000a.vhd
84e8bad119e881cb3112dc990af70ff
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(idata)
15 downto 0
PARAMETER_STRING
USR
 constraint(odata)
15 downto 0
PARAMETER_STRING
USR
 constraint(enet_data)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|dm9000a_inst:the_dm9000a_inst|dm9000a:dm9000a_inst
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
high_res_timer_s1_arbitrator
# storage
db|webServerFlashFinal.(75).cnf
db|webServerFlashFinal.(75).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(high_res_timer_s1_readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_15_downstream_address_to_slave)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_15_downstream_arbitrationshare)
4 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_15_downstream_nativeaddress)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_15_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(high_res_timer_s1_address)
2 downto 0
PARAMETER_STRING
USR
 constraint(high_res_timer_s1_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(high_res_timer_s1_writedata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|high_res_timer_s1_arbitrator:the_high_res_timer_s1
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
high_res_timer
# storage
db|webServerFlashFinal.(76).cnf
db|webServerFlashFinal.(76).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
high_res_timer.vhd
ae38464f2f5e5eb8375af3aff3c5c3e
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(address)
2 downto 0
PARAMETER_STRING
USR
 constraint(writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(readdata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|high_res_timer:the_high_res_timer
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
jtag_uart_avalon_jtag_slave_arbitrator
# storage
db|webServerFlashFinal.(77).cnf
db|webServerFlashFinal.(77).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(jtag_uart_avalon_jtag_slave_readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_6_downstream_address_to_slave)
2 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_6_downstream_arbitrationshare)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_6_downstream_nativeaddress)
2 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_6_downstream_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(jtag_uart_avalon_jtag_slave_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
 constraint(jtag_uart_avalon_jtag_slave_writedata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
jtag_uart
# storage
db|webServerFlashFinal.(78).cnf
db|webServerFlashFinal.(78).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
jtag_uart.vhd
d46fd6ef56610bc7bdc107b27ce8b
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(av_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(av_readdata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|jtag_uart:the_jtag_uart
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
jtag_uart_scfifo_w
# storage
db|webServerFlashFinal.(79).cnf
db|webServerFlashFinal.(79).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
jtag_uart.vhd
d46fd6ef56610bc7bdc107b27ce8b
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(fifo_wdata)
7 downto 0
PARAMETER_STRING
USR
 constraint(r_dat)
7 downto 0
PARAMETER_STRING
USR
 constraint(wfifo_used)
5 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
scfifo
# storage
db|webServerFlashFinal.(80).cnf
db|webServerFlashFinal.(80).cnf
# case_insensitive
# source_file
|opt|altera|10.1sp1|quartus|libraries|megafunctions|scfifo.tdf
38d2ef3d596cd2c32ff7173349fd89ee
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
8
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
64
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
6
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_1n21
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
rdreq
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
niosII_system:NIOSII|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
niosII_system:NIOSII|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
}
# macro_sequence

# end
# entity
scfifo_1n21
# storage
db|webServerFlashFinal.(81).cnf
db|webServerFlashFinal.(81).cnf
# case_insensitive
# source_file
db|scfifo_1n21.tdf
88d4456827a3c2d44d430a057d2ef30
7
# used_port {
wrreq
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
rdreq
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
niosII_system:NIOSII|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated
niosII_system:NIOSII|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_8t21
# storage
db|webServerFlashFinal.(82).cnf
db|webServerFlashFinal.(82).cnf
# case_insensitive
# source_file
db|a_dpfifo_8t21.tdf
fdd1682bdde46f9ab46558f268a66caf
7
# used_port {
wreq
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
niosII_system:NIOSII|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo
niosII_system:NIOSII|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo
}
# macro_sequence

# end
# entity
a_fefifo_7cf
# storage
db|webServerFlashFinal.(83).cnf
db|webServerFlashFinal.(83).cnf
# case_insensitive
# source_file
db|a_fefifo_7cf.tdf
ed78757424b9fbf8dcb540fb78c9c9b
7
# used_port {
wreq
-1
3
usedw_out5
-1
3
usedw_out4
-1
3
usedw_out3
-1
3
usedw_out2
-1
3
usedw_out1
-1
3
usedw_out0
-1
3
sclr
-1
3
rreq
-1
3
full
-1
3
empty
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
niosII_system:NIOSII|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state
niosII_system:NIOSII|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state
}
# macro_sequence

# end
# entity
cntr_rj7
# storage
db|webServerFlashFinal.(84).cnf
db|webServerFlashFinal.(84).cnf
# case_insensitive
# source_file
db|cntr_rj7.tdf
738a54762eeff7911036eabe438c59e3
7
# used_port {
updown
-1
3
sclr
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
niosII_system:NIOSII|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
niosII_system:NIOSII|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
}
# macro_sequence

# end
# entity
dpram_5h21
# storage
db|webServerFlashFinal.(85).cnf
db|webServerFlashFinal.(85).cnf
# case_insensitive
# source_file
db|dpram_5h21.tdf
2c8261da11bc706c87c1b1afe4824833
7
# used_port {
wren
-1
3
wraddress5
-1
3
wraddress4
-1
3
wraddress3
-1
3
wraddress2
-1
3
wraddress1
-1
3
wraddress0
-1
3
rdaddress5
-1
3
rdaddress4
-1
3
rdaddress3
-1
3
rdaddress2
-1
3
rdaddress1
-1
3
rdaddress0
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
outclocken
-1
3
outclock
-1
3
inclock
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
niosII_system:NIOSII|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram
niosII_system:NIOSII|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram
}
# macro_sequence

# end
# entity
altsyncram_9tl1
# storage
db|webServerFlashFinal.(86).cnf
db|webServerFlashFinal.(86).cnf
# case_insensitive
# source_file
db|altsyncram_9tl1.tdf
6b1cad82d88da2ad5df021b571ff32
7
# used_port {
wren_a
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
niosII_system:NIOSII|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
niosII_system:NIOSII|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
}
# macro_sequence

# end
# entity
cntr_fjb
# storage
db|webServerFlashFinal.(87).cnf
db|webServerFlashFinal.(87).cnf
# case_insensitive
# source_file
db|cntr_fjb.tdf
59eba190849130db9f76d8022202978
7
# used_port {
sclr
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
niosII_system:NIOSII|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count
niosII_system:NIOSII|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr
niosII_system:NIOSII|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count
niosII_system:NIOSII|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr
}
# macro_sequence

# end
# entity
jtag_uart_scfifo_r
# storage
db|webServerFlashFinal.(88).cnf
db|webServerFlashFinal.(88).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
jtag_uart.vhd
d46fd6ef56610bc7bdc107b27ce8b
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(t_dat)
7 downto 0
PARAMETER_STRING
USR
 constraint(fifo_rdata)
7 downto 0
PARAMETER_STRING
USR
 constraint(rfifo_used)
5 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
alt_jtag_atlantic
# storage
db|webServerFlashFinal.(89).cnf
db|webServerFlashFinal.(89).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|opt|altera|10.1sp1|quartus|libraries|megafunctions|alt_jtag_atlantic.v
d86551e05817d27f31e31fe2c53f393e
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
INSTANCE_ID
0
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
00001100000000000110111000000000
PARAMETER_UNSIGNED_BIN
DEF
SLD_AUTO_INSTANCE_INDEX
YES
PARAMETER_STRING
USR
LOG2_TXFIFO_DEPTH
6
PARAMETER_SIGNED_DEC
USR
LOG2_RXFIFO_DEPTH
6
PARAMETER_SIGNED_DEC
USR
RESERVED
0
PARAMETER_SIGNED_DEC
DEF
DATA_WIDTH
8
PARAMETER_SIGNED_DEC
DEF
NODE_IR_WIDTH
1
PARAMETER_SIGNED_DEC
DEF
SCAN_LENGTH
11
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
niosII_system:NIOSII|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
}
# macro_sequence

# end
# entity
lcd_display_control_slave_arbitrator
# storage
db|webServerFlashFinal.(90).cnf
db|webServerFlashFinal.(90).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(lcd_display_control_slave_readdata)
7 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_7_downstream_address_to_slave)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_7_downstream_arbitrationshare)
5 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_7_downstream_nativeaddress)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_7_downstream_writedata)
7 downto 0
PARAMETER_STRING
USR
 constraint(lcd_display_control_slave_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(lcd_display_control_slave_readdata_from_sa)
7 downto 0
PARAMETER_STRING
USR
 constraint(lcd_display_control_slave_writedata)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
lcd_display
# storage
db|webServerFlashFinal.(91).cnf
db|webServerFlashFinal.(91).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lcd_display.vhd
5b485aaa86fac88d97d264377bb9bb45
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(address)
1 downto 0
PARAMETER_STRING
USR
 constraint(writedata)
7 downto 0
PARAMETER_STRING
USR
 constraint(lcd_data)
7 downto 0
PARAMETER_STRING
USR
 constraint(readdata)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|lcd_display:the_lcd_display
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
led_pio_s1_arbitrator
# storage
db|webServerFlashFinal.(92).cnf
db|webServerFlashFinal.(92).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(led_pio_s1_readdata)
7 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_8_downstream_address_to_slave)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_8_downstream_arbitrationshare)
5 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_8_downstream_nativeaddress)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_8_downstream_writedata)
7 downto 0
PARAMETER_STRING
USR
 constraint(led_pio_s1_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(led_pio_s1_readdata_from_sa)
7 downto 0
PARAMETER_STRING
USR
 constraint(led_pio_s1_writedata)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|led_pio_s1_arbitrator:the_led_pio_s1
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
led_pio
# storage
db|webServerFlashFinal.(93).cnf
db|webServerFlashFinal.(93).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
led_pio.vhd
9fe52d9f36f75e3f455165d4dcc79cf8
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(address)
1 downto 0
PARAMETER_STRING
USR
 constraint(writedata)
7 downto 0
PARAMETER_STRING
USR
 constraint(out_port)
7 downto 0
PARAMETER_STRING
USR
 constraint(readdata)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|led_pio:the_led_pio
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
memory_s1_arbitrator
# storage
db|webServerFlashFinal.(94).cnf
db|webServerFlashFinal.(94).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(memory_s1_readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_2_downstream_address_to_slave)
13 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_2_downstream_arbitrationshare)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_2_downstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_2_downstream_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_3_downstream_address_to_slave)
13 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_3_downstream_arbitrationshare)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_3_downstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_3_downstream_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(memory_s1_address)
11 downto 0
PARAMETER_STRING
USR
 constraint(memory_s1_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(memory_s1_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
 constraint(memory_s1_writedata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|memory_s1_arbitrator:the_memory_s1
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
memory
# storage
db|webServerFlashFinal.(95).cnf
db|webServerFlashFinal.(95).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
memory.vhd
2dadf2a0288e28b029c8c229bb9754
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(address)
11 downto 0
PARAMETER_STRING
USR
 constraint(byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(readdata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|memory:the_memory
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altsyncram
# storage
db|webServerFlashFinal.(96).cnf
db|webServerFlashFinal.(96).cnf
# case_insensitive
# source_file
|opt|altera|10.1sp1|quartus|libraries|megafunctions|altsyncram.tdf
16d928f7e81377a1ba693df1a44d2a83
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
SINGLE_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
4096
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
4
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_SIGNED_DEC
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
memory.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
4096
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_87b1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
niosII_system:NIOSII|memory:the_memory|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_87b1
# storage
db|webServerFlashFinal.(97).cnf
db|webServerFlashFinal.(97).cnf
# case_insensitive
# source_file
db|altsyncram_87b1.tdf
337889b3e12bf54be59ab1937ab474d1
7
# used_port {
wren_a
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
memory.hex
a01019cc15217284f9de21551416390
}
# hierarchies {
niosII_system:NIOSII|memory:the_memory|altsyncram:the_altsyncram|altsyncram_87b1:auto_generated
}
# macro_sequence

# end
# entity
niosII_system_burst_0_upstream_arbitrator
# storage
db|webServerFlashFinal.(98).cnf
db|webServerFlashFinal.(98).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_instruction_master_address_to_slave)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_instruction_master_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_0_upstream_readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_0_upstream_address)
10 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_0_upstream_byteaddress)
12 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_0_upstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_0_upstream_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_0_upstream_arbitrator:the_niosII_system_burst_0_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
burstcount_fifo_for_niosII_system_burst_0_upstream_module
# storage
db|webServerFlashFinal.(99).cnf
db|webServerFlashFinal.(99).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data_in)
3 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_0_upstream_arbitrator:the_niosII_system_burst_0_upstream|burstcount_fifo_for_niosII_system_burst_0_upstream_module:burstcount_fifo_for_niosII_system_burst_0_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_instruction_master_to_niosII_system_burst_0_upstream_module
# storage
db|webServerFlashFinal.(100).cnf
db|webServerFlashFinal.(100).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_0_upstream_arbitrator:the_niosII_system_burst_0_upstream|rdv_fifo_for_cpu_instruction_master_to_niosII_system_burst_0_upstream_module:rdv_fifo_for_cpu_instruction_master_to_niosII_system_burst_0_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_0_downstream_arbitrator
# storage
db|webServerFlashFinal.(101).cnf
db|webServerFlashFinal.(101).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_jtag_debug_module_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_0_downstream_address)
10 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_0_downstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_0_downstream_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_0_downstream_address_to_slave)
10 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_0_downstream_readdata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_0_downstream_arbitrator:the_niosII_system_burst_0_downstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_0
# storage
db|webServerFlashFinal.(102).cnf
db|webServerFlashFinal.(102).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system_burst_0.vhd
c24d8296a11aa06298bb3930bfaa679
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(downstream_readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(upstream_address)
12 downto 0
PARAMETER_STRING
USR
 constraint(upstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_nativeaddress)
10 downto 0
PARAMETER_STRING
USR
 constraint(upstream_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_address)
10 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_arbitrationshare)
3 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_nativeaddress)
10 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(upstream_readdata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_0:the_niosII_system_burst_0
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_1_upstream_arbitrator
# storage
db|webServerFlashFinal.(103).cnf
db|webServerFlashFinal.(103).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_data_master_address_to_slave)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_1_upstream_readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_1_upstream_address)
10 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_1_upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_1_upstream_byteaddress)
12 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_1_upstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_1_upstream_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_1_upstream_writedata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_1_upstream_arbitrator:the_niosII_system_burst_1_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
burstcount_fifo_for_niosII_system_burst_1_upstream_module
# storage
db|webServerFlashFinal.(104).cnf
db|webServerFlashFinal.(104).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data_in)
3 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_1_upstream_arbitrator:the_niosII_system_burst_1_upstream|burstcount_fifo_for_niosII_system_burst_1_upstream_module:burstcount_fifo_for_niosII_system_burst_1_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_data_master_to_niosII_system_burst_1_upstream_module
# storage
db|webServerFlashFinal.(105).cnf
db|webServerFlashFinal.(105).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_1_upstream_arbitrator:the_niosII_system_burst_1_upstream|rdv_fifo_for_cpu_data_master_to_niosII_system_burst_1_upstream_module:rdv_fifo_for_cpu_data_master_to_niosII_system_burst_1_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_1_downstream_arbitrator
# storage
db|webServerFlashFinal.(106).cnf
db|webServerFlashFinal.(106).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_jtag_debug_module_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_1_downstream_address)
10 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_1_downstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_1_downstream_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_1_downstream_address_to_slave)
10 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_1_downstream_readdata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_1_downstream_arbitrator:the_niosII_system_burst_1_downstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_1
# storage
db|webServerFlashFinal.(107).cnf
db|webServerFlashFinal.(107).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system_burst_1.vhd
5bc5de30d69fec818aec316e19f9444
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(downstream_readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(upstream_address)
12 downto 0
PARAMETER_STRING
USR
 constraint(upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_nativeaddress)
10 downto 0
PARAMETER_STRING
USR
 constraint(upstream_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_address)
10 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_arbitrationshare)
3 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_nativeaddress)
10 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(upstream_readdata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_1:the_niosII_system_burst_1
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_10_upstream_arbitrator
# storage
db|webServerFlashFinal.(108).cnf
db|webServerFlashFinal.(108).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_instruction_master_address_to_slave)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_instruction_master_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_instruction_master_dbs_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_10_upstream_readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_10_upstream_address)
22 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_10_upstream_byteaddress)
23 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_10_upstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_10_upstream_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_10_upstream_arbitrator:the_niosII_system_burst_10_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
burstcount_fifo_for_niosII_system_burst_10_upstream_module
# storage
db|webServerFlashFinal.(109).cnf
db|webServerFlashFinal.(109).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data_in)
4 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
4 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_10_upstream_arbitrator:the_niosII_system_burst_10_upstream|burstcount_fifo_for_niosII_system_burst_10_upstream_module:burstcount_fifo_for_niosII_system_burst_10_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_instruction_master_to_niosII_system_burst_10_upstream_module
# storage
db|webServerFlashFinal.(110).cnf
db|webServerFlashFinal.(110).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_10_upstream_arbitrator:the_niosII_system_burst_10_upstream|rdv_fifo_for_cpu_instruction_master_to_niosII_system_burst_10_upstream_module:rdv_fifo_for_cpu_instruction_master_to_niosII_system_burst_10_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_10_downstream_arbitrator
# storage
db|webServerFlashFinal.(111).cnf
db|webServerFlashFinal.(111).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(niosii_system_burst_10_downstream_address)
22 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_10_downstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_10_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(sdram_s1_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_10_downstream_address_to_slave)
22 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_10_downstream_readdata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_10_downstream_arbitrator:the_niosII_system_burst_10_downstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_10
# storage
db|webServerFlashFinal.(112).cnf
db|webServerFlashFinal.(112).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system_burst_10.vhd
7630129acf7e4825a0bcd8f56a2118b1
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(downstream_readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(upstream_address)
23 downto 0
PARAMETER_STRING
USR
 constraint(upstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(upstream_nativeaddress)
22 downto 0
PARAMETER_STRING
USR
 constraint(upstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_address)
22 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_arbitrationshare)
4 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_nativeaddress)
22 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(upstream_readdata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_10:the_niosII_system_burst_10
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_11_upstream_arbitrator
# storage
db|webServerFlashFinal.(113).cnf
db|webServerFlashFinal.(113).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_data_master_address_to_slave)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_dbs_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_dbs_write_16)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_11_upstream_readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_byteenable_niosii_system_burst_11_upstream)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_11_upstream_address)
22 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_11_upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_11_upstream_byteaddress)
23 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_11_upstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_11_upstream_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_11_upstream_writedata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_11_upstream_arbitrator:the_niosII_system_burst_11_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
burstcount_fifo_for_niosII_system_burst_11_upstream_module
# storage
db|webServerFlashFinal.(114).cnf
db|webServerFlashFinal.(114).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data_in)
4 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
4 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_11_upstream_arbitrator:the_niosII_system_burst_11_upstream|burstcount_fifo_for_niosII_system_burst_11_upstream_module:burstcount_fifo_for_niosII_system_burst_11_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_data_master_to_niosII_system_burst_11_upstream_module
# storage
db|webServerFlashFinal.(115).cnf
db|webServerFlashFinal.(115).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_11_upstream_arbitrator:the_niosII_system_burst_11_upstream|rdv_fifo_for_cpu_data_master_to_niosII_system_burst_11_upstream_module:rdv_fifo_for_cpu_data_master_to_niosII_system_burst_11_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_11_downstream_arbitrator
# storage
db|webServerFlashFinal.(116).cnf
db|webServerFlashFinal.(116).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(niosii_system_burst_11_downstream_address)
22 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_11_downstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_11_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(sdram_s1_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_11_downstream_address_to_slave)
22 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_11_downstream_readdata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_11_downstream_arbitrator:the_niosII_system_burst_11_downstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_11
# storage
db|webServerFlashFinal.(117).cnf
db|webServerFlashFinal.(117).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system_burst_11.vhd
4d54dbe4cf3e23415f45d223c9aa2d7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(downstream_readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(upstream_address)
23 downto 0
PARAMETER_STRING
USR
 constraint(upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(upstream_nativeaddress)
22 downto 0
PARAMETER_STRING
USR
 constraint(upstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_address)
22 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_arbitrationshare)
4 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_nativeaddress)
22 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(upstream_readdata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_11:the_niosII_system_burst_11
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_12_upstream_arbitrator
# storage
db|webServerFlashFinal.(118).cnf
db|webServerFlashFinal.(118).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_instruction_master_address_to_slave)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_instruction_master_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_instruction_master_dbs_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_12_upstream_readdata)
7 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_12_upstream_address)
21 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_12_upstream_byteaddress)
21 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_12_upstream_readdata_from_sa)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_12_upstream_arbitrator:the_niosII_system_burst_12_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
burstcount_fifo_for_niosII_system_burst_12_upstream_module
# storage
db|webServerFlashFinal.(119).cnf
db|webServerFlashFinal.(119).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data_in)
5 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
5 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_12_upstream_arbitrator:the_niosII_system_burst_12_upstream|burstcount_fifo_for_niosII_system_burst_12_upstream_module:burstcount_fifo_for_niosII_system_burst_12_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_instruction_master_to_niosII_system_burst_12_upstream_module
# storage
db|webServerFlashFinal.(120).cnf
db|webServerFlashFinal.(120).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_12_upstream_arbitrator:the_niosII_system_burst_12_upstream|rdv_fifo_for_cpu_instruction_master_to_niosII_system_burst_12_upstream_module:rdv_fifo_for_cpu_instruction_master_to_niosII_system_burst_12_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_12_downstream_arbitrator
# storage
db|webServerFlashFinal.(121).cnf
db|webServerFlashFinal.(121).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(incoming_data_to_and_from_the_ext_flash_with_xs_converted_to_0)
7 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_12_downstream_address)
21 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_12_downstream_writedata)
7 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_12_downstream_address_to_slave)
21 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_12_downstream_latency_counter)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_12_downstream_readdata)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_12_downstream_arbitrator:the_niosII_system_burst_12_downstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_12
# storage
db|webServerFlashFinal.(122).cnf
db|webServerFlashFinal.(122).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system_burst_12.vhd
6b52c04a5cbcc8f67ecff469a26c65
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(downstream_readdata)
7 downto 0
PARAMETER_STRING
USR
 constraint(upstream_address)
21 downto 0
PARAMETER_STRING
USR
 constraint(upstream_nativeaddress)
21 downto 0
PARAMETER_STRING
USR
 constraint(upstream_writedata)
7 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_address)
21 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_arbitrationshare)
5 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_nativeaddress)
21 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_writedata)
7 downto 0
PARAMETER_STRING
USR
 constraint(upstream_readdata)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_12:the_niosII_system_burst_12
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_13_upstream_arbitrator
# storage
db|webServerFlashFinal.(123).cnf
db|webServerFlashFinal.(123).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_data_master_address_to_slave)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_dbs_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_dbs_write_8)
7 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_13_upstream_readdata)
7 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_13_upstream_address)
21 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_13_upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_13_upstream_byteaddress)
21 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_13_upstream_readdata_from_sa)
7 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_13_upstream_writedata)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_13_upstream_arbitrator:the_niosII_system_burst_13_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
burstcount_fifo_for_niosII_system_burst_13_upstream_module
# storage
db|webServerFlashFinal.(124).cnf
db|webServerFlashFinal.(124).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data_in)
5 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
5 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_13_upstream_arbitrator:the_niosII_system_burst_13_upstream|burstcount_fifo_for_niosII_system_burst_13_upstream_module:burstcount_fifo_for_niosII_system_burst_13_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_data_master_to_niosII_system_burst_13_upstream_module
# storage
db|webServerFlashFinal.(125).cnf
db|webServerFlashFinal.(125).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_13_upstream_arbitrator:the_niosII_system_burst_13_upstream|rdv_fifo_for_cpu_data_master_to_niosII_system_burst_13_upstream_module:rdv_fifo_for_cpu_data_master_to_niosII_system_burst_13_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_13_downstream_arbitrator
# storage
db|webServerFlashFinal.(126).cnf
db|webServerFlashFinal.(126).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(incoming_data_to_and_from_the_ext_flash_with_xs_converted_to_0)
7 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_13_downstream_address)
21 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_13_downstream_writedata)
7 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_13_downstream_address_to_slave)
21 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_13_downstream_latency_counter)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_13_downstream_readdata)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_13_downstream_arbitrator:the_niosII_system_burst_13_downstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_13
# storage
db|webServerFlashFinal.(127).cnf
db|webServerFlashFinal.(127).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system_burst_13.vhd
ffb514ba73b823e7c137e6465575348
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(downstream_readdata)
7 downto 0
PARAMETER_STRING
USR
 constraint(upstream_address)
21 downto 0
PARAMETER_STRING
USR
 constraint(upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_nativeaddress)
21 downto 0
PARAMETER_STRING
USR
 constraint(upstream_writedata)
7 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_address)
21 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_arbitrationshare)
5 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_nativeaddress)
21 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_writedata)
7 downto 0
PARAMETER_STRING
USR
 constraint(upstream_readdata)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_13:the_niosII_system_burst_13
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_14_upstream_arbitrator
# storage
db|webServerFlashFinal.(128).cnf
db|webServerFlashFinal.(128).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_data_master_address_to_slave)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_14_upstream_readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_14_upstream_address)
2 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_14_upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_14_upstream_byteaddress)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_14_upstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_14_upstream_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_14_upstream_writedata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_14_upstream_arbitrator:the_niosII_system_burst_14_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
burstcount_fifo_for_niosII_system_burst_14_upstream_module
# storage
db|webServerFlashFinal.(129).cnf
db|webServerFlashFinal.(129).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data_in)
3 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_14_upstream_arbitrator:the_niosII_system_burst_14_upstream|burstcount_fifo_for_niosII_system_burst_14_upstream_module:burstcount_fifo_for_niosII_system_burst_14_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_data_master_to_niosII_system_burst_14_upstream_module
# storage
db|webServerFlashFinal.(130).cnf
db|webServerFlashFinal.(130).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_14_upstream_arbitrator:the_niosII_system_burst_14_upstream|rdv_fifo_for_cpu_data_master_to_niosII_system_burst_14_upstream_module:rdv_fifo_for_cpu_data_master_to_niosII_system_burst_14_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_14_downstream_arbitrator
# storage
db|webServerFlashFinal.(131).cnf
db|webServerFlashFinal.(131).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(niosii_system_burst_14_downstream_address)
2 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_14_downstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_14_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(seven_seg_pio_s1_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_14_downstream_address_to_slave)
2 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_14_downstream_readdata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_14_downstream_arbitrator:the_niosII_system_burst_14_downstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_14
# storage
db|webServerFlashFinal.(132).cnf
db|webServerFlashFinal.(132).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system_burst_14.vhd
6236d25681a6f8a696dc367de6a4bd63
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(downstream_readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(upstream_address)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(upstream_nativeaddress)
2 downto 0
PARAMETER_STRING
USR
 constraint(upstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_address)
2 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_arbitrationshare)
4 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_nativeaddress)
2 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(upstream_readdata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_14:the_niosII_system_burst_14
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_15_upstream_arbitrator
# storage
db|webServerFlashFinal.(133).cnf
db|webServerFlashFinal.(133).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_data_master_address_to_slave)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_15_upstream_readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_15_upstream_address)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_15_upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_15_upstream_byteaddress)
4 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_15_upstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_15_upstream_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_15_upstream_writedata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_15_upstream_arbitrator:the_niosII_system_burst_15_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
burstcount_fifo_for_niosII_system_burst_15_upstream_module
# storage
db|webServerFlashFinal.(134).cnf
db|webServerFlashFinal.(134).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data_in)
3 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_15_upstream_arbitrator:the_niosII_system_burst_15_upstream|burstcount_fifo_for_niosII_system_burst_15_upstream_module:burstcount_fifo_for_niosII_system_burst_15_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_data_master_to_niosII_system_burst_15_upstream_module
# storage
db|webServerFlashFinal.(135).cnf
db|webServerFlashFinal.(135).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_15_upstream_arbitrator:the_niosII_system_burst_15_upstream|rdv_fifo_for_cpu_data_master_to_niosII_system_burst_15_upstream_module:rdv_fifo_for_cpu_data_master_to_niosII_system_burst_15_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_15_downstream_arbitrator
# storage
db|webServerFlashFinal.(136).cnf
db|webServerFlashFinal.(136).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(high_res_timer_s1_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_15_downstream_address)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_15_downstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_15_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_15_downstream_address_to_slave)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_15_downstream_readdata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_15_downstream_arbitrator:the_niosII_system_burst_15_downstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_15
# storage
db|webServerFlashFinal.(137).cnf
db|webServerFlashFinal.(137).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system_burst_15.vhd
f3e33b3aad657acc55e752c4e36e27
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(downstream_readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(upstream_address)
4 downto 0
PARAMETER_STRING
USR
 constraint(upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(upstream_nativeaddress)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_address)
3 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_arbitrationshare)
4 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_nativeaddress)
3 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(upstream_readdata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_15:the_niosII_system_burst_15
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_16_upstream_arbitrator
# storage
db|webServerFlashFinal.(138).cnf
db|webServerFlashFinal.(138).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_data_master_address_to_slave)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_16_upstream_readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_16_upstream_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_16_upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_16_upstream_byteaddress)
2 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_16_upstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_16_upstream_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_16_upstream_writedata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_16_upstream_arbitrator:the_niosII_system_burst_16_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
burstcount_fifo_for_niosII_system_burst_16_upstream_module
# storage
db|webServerFlashFinal.(139).cnf
db|webServerFlashFinal.(139).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data_in)
3 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_16_upstream_arbitrator:the_niosII_system_burst_16_upstream|burstcount_fifo_for_niosII_system_burst_16_upstream_module:burstcount_fifo_for_niosII_system_burst_16_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_data_master_to_niosII_system_burst_16_upstream_module
# storage
db|webServerFlashFinal.(140).cnf
db|webServerFlashFinal.(140).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_16_upstream_arbitrator:the_niosII_system_burst_16_upstream|rdv_fifo_for_cpu_data_master_to_niosII_system_burst_16_upstream_module:rdv_fifo_for_cpu_data_master_to_niosII_system_burst_16_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_16_downstream_arbitrator
# storage
db|webServerFlashFinal.(141).cnf
db|webServerFlashFinal.(141).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(dm9000a_inst_avalon_slave_0_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_16_downstream_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_16_downstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_16_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_16_downstream_address_to_slave)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_16_downstream_readdata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_16_downstream_arbitrator:the_niosII_system_burst_16_downstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_16
# storage
db|webServerFlashFinal.(142).cnf
db|webServerFlashFinal.(142).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system_burst_16.vhd
5618bd581d4658688da7bd3465ccd6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(downstream_readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(upstream_address)
2 downto 0
PARAMETER_STRING
USR
 constraint(upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(upstream_nativeaddress)
1 downto 0
PARAMETER_STRING
USR
 constraint(upstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_arbitrationshare)
4 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_nativeaddress)
1 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(upstream_readdata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_16:the_niosII_system_burst_16
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_17_upstream_arbitrator
# storage
db|webServerFlashFinal.(143).cnf
db|webServerFlashFinal.(143).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_data_master_address_to_slave)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_17_upstream_readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_17_upstream_address)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_17_upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_17_upstream_byteaddress)
4 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_17_upstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_17_upstream_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_17_upstream_writedata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_17_upstream_arbitrator:the_niosII_system_burst_17_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
burstcount_fifo_for_niosII_system_burst_17_upstream_module
# storage
db|webServerFlashFinal.(144).cnf
db|webServerFlashFinal.(144).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data_in)
3 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_17_upstream_arbitrator:the_niosII_system_burst_17_upstream|burstcount_fifo_for_niosII_system_burst_17_upstream_module:burstcount_fifo_for_niosII_system_burst_17_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_data_master_to_niosII_system_burst_17_upstream_module
# storage
db|webServerFlashFinal.(145).cnf
db|webServerFlashFinal.(145).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_17_upstream_arbitrator:the_niosII_system_burst_17_upstream|rdv_fifo_for_cpu_data_master_to_niosII_system_burst_17_upstream_module:rdv_fifo_for_cpu_data_master_to_niosII_system_burst_17_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_17_downstream_arbitrator
# storage
db|webServerFlashFinal.(146).cnf
db|webServerFlashFinal.(146).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(niosii_system_burst_17_downstream_address)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_17_downstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_17_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(uart_0_s1_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_17_downstream_address_to_slave)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_17_downstream_readdata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_17_downstream_arbitrator:the_niosII_system_burst_17_downstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_17
# storage
db|webServerFlashFinal.(147).cnf
db|webServerFlashFinal.(147).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system_burst_17.vhd
bf568fec85de935588607f68a3ecc3e4
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(downstream_readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(upstream_address)
4 downto 0
PARAMETER_STRING
USR
 constraint(upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(upstream_nativeaddress)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_address)
3 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_arbitrationshare)
4 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_nativeaddress)
3 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(upstream_readdata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_17:the_niosII_system_burst_17
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_18_upstream_arbitrator
# storage
db|webServerFlashFinal.(148).cnf
db|webServerFlashFinal.(148).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_data_master_address_to_slave)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_18_upstream_readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_18_upstream_address)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_18_upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_18_upstream_byteaddress)
4 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_18_upstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_18_upstream_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_18_upstream_writedata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_18_upstream_arbitrator:the_niosII_system_burst_18_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
burstcount_fifo_for_niosII_system_burst_18_upstream_module
# storage
db|webServerFlashFinal.(149).cnf
db|webServerFlashFinal.(149).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data_in)
3 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_18_upstream_arbitrator:the_niosII_system_burst_18_upstream|burstcount_fifo_for_niosII_system_burst_18_upstream_module:burstcount_fifo_for_niosII_system_burst_18_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_data_master_to_niosII_system_burst_18_upstream_module
# storage
db|webServerFlashFinal.(150).cnf
db|webServerFlashFinal.(150).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_18_upstream_arbitrator:the_niosII_system_burst_18_upstream|rdv_fifo_for_cpu_data_master_to_niosII_system_burst_18_upstream_module:rdv_fifo_for_cpu_data_master_to_niosII_system_burst_18_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_18_downstream_arbitrator
# storage
db|webServerFlashFinal.(151).cnf
db|webServerFlashFinal.(151).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(niosii_system_burst_18_downstream_address)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_18_downstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_18_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(uart_1_s1_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_18_downstream_address_to_slave)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_18_downstream_readdata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_18_downstream_arbitrator:the_niosII_system_burst_18_downstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_18
# storage
db|webServerFlashFinal.(152).cnf
db|webServerFlashFinal.(152).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system_burst_18.vhd
47cb7f864480dbb3c56282f64d618ea
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(downstream_readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(upstream_address)
4 downto 0
PARAMETER_STRING
USR
 constraint(upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(upstream_nativeaddress)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_address)
3 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_arbitrationshare)
4 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_nativeaddress)
3 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(upstream_readdata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_18:the_niosII_system_burst_18
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_19_upstream_arbitrator
# storage
db|webServerFlashFinal.(153).cnf
db|webServerFlashFinal.(153).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_instruction_master_address_to_slave)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_instruction_master_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_instruction_master_dbs_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_19_upstream_readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_19_upstream_address)
18 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_19_upstream_byteaddress)
19 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_19_upstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_19_upstream_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_19_upstream_arbitrator:the_niosII_system_burst_19_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
burstcount_fifo_for_niosII_system_burst_19_upstream_module
# storage
db|webServerFlashFinal.(154).cnf
db|webServerFlashFinal.(154).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data_in)
4 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
4 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_19_upstream_arbitrator:the_niosII_system_burst_19_upstream|burstcount_fifo_for_niosII_system_burst_19_upstream_module:burstcount_fifo_for_niosII_system_burst_19_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_instruction_master_to_niosII_system_burst_19_upstream_module
# storage
db|webServerFlashFinal.(155).cnf
db|webServerFlashFinal.(155).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_19_upstream_arbitrator:the_niosII_system_burst_19_upstream|rdv_fifo_for_cpu_instruction_master_to_niosII_system_burst_19_upstream_module:rdv_fifo_for_cpu_instruction_master_to_niosII_system_burst_19_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_19_downstream_arbitrator
# storage
db|webServerFlashFinal.(156).cnf
db|webServerFlashFinal.(156).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(incoming_sram_if_0_tsb_data)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_19_downstream_address)
18 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_19_downstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_19_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_19_downstream_address_to_slave)
18 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_19_downstream_latency_counter)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_19_downstream_readdata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_19_downstream_arbitrator:the_niosII_system_burst_19_downstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_19
# storage
db|webServerFlashFinal.(157).cnf
db|webServerFlashFinal.(157).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system_burst_19.vhd
8dcd53643d39e65a869ee4746bb5c43
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(downstream_readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(upstream_address)
19 downto 0
PARAMETER_STRING
USR
 constraint(upstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(upstream_nativeaddress)
18 downto 0
PARAMETER_STRING
USR
 constraint(upstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_address)
18 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_arbitrationshare)
4 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_nativeaddress)
18 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(upstream_readdata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_19:the_niosII_system_burst_19
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_2_upstream_arbitrator
# storage
db|webServerFlashFinal.(158).cnf
db|webServerFlashFinal.(158).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_instruction_master_address_to_slave)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_instruction_master_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_2_upstream_readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_2_upstream_address)
13 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_2_upstream_byteaddress)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_2_upstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_2_upstream_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_2_upstream_arbitrator:the_niosII_system_burst_2_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
burstcount_fifo_for_niosII_system_burst_2_upstream_module
# storage
db|webServerFlashFinal.(159).cnf
db|webServerFlashFinal.(159).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data_in)
3 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_2_upstream_arbitrator:the_niosII_system_burst_2_upstream|burstcount_fifo_for_niosII_system_burst_2_upstream_module:burstcount_fifo_for_niosII_system_burst_2_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_instruction_master_to_niosII_system_burst_2_upstream_module
# storage
db|webServerFlashFinal.(160).cnf
db|webServerFlashFinal.(160).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_2_upstream_arbitrator:the_niosII_system_burst_2_upstream|rdv_fifo_for_cpu_instruction_master_to_niosII_system_burst_2_upstream_module:rdv_fifo_for_cpu_instruction_master_to_niosII_system_burst_2_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_2_downstream_arbitrator
# storage
db|webServerFlashFinal.(161).cnf
db|webServerFlashFinal.(161).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(memory_s1_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_2_downstream_address)
13 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_2_downstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_2_downstream_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_2_downstream_address_to_slave)
13 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_2_downstream_readdata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_2_downstream_arbitrator:the_niosII_system_burst_2_downstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_2
# storage
db|webServerFlashFinal.(162).cnf
db|webServerFlashFinal.(162).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system_burst_2.vhd
1e33bd5fd8cc0487a8d2338f65a987b
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(downstream_readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(upstream_address)
15 downto 0
PARAMETER_STRING
USR
 constraint(upstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_nativeaddress)
13 downto 0
PARAMETER_STRING
USR
 constraint(upstream_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_address)
13 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_arbitrationshare)
3 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_nativeaddress)
13 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(upstream_readdata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_2:the_niosII_system_burst_2
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_20_upstream_arbitrator
# storage
db|webServerFlashFinal.(163).cnf
db|webServerFlashFinal.(163).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_data_master_address_to_slave)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_dbs_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_dbs_write_16)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_20_upstream_readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_byteenable_niosii_system_burst_20_upstream)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_20_upstream_address)
18 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_20_upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_20_upstream_byteaddress)
19 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_20_upstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_20_upstream_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_20_upstream_writedata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_20_upstream_arbitrator:the_niosII_system_burst_20_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
burstcount_fifo_for_niosII_system_burst_20_upstream_module
# storage
db|webServerFlashFinal.(164).cnf
db|webServerFlashFinal.(164).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data_in)
4 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
4 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_20_upstream_arbitrator:the_niosII_system_burst_20_upstream|burstcount_fifo_for_niosII_system_burst_20_upstream_module:burstcount_fifo_for_niosII_system_burst_20_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_data_master_to_niosII_system_burst_20_upstream_module
# storage
db|webServerFlashFinal.(165).cnf
db|webServerFlashFinal.(165).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_20_upstream_arbitrator:the_niosII_system_burst_20_upstream|rdv_fifo_for_cpu_data_master_to_niosII_system_burst_20_upstream_module:rdv_fifo_for_cpu_data_master_to_niosII_system_burst_20_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_20_downstream_arbitrator
# storage
db|webServerFlashFinal.(166).cnf
db|webServerFlashFinal.(166).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(incoming_sram_if_0_tsb_data)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_20_downstream_address)
18 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_20_downstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_20_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_20_downstream_address_to_slave)
18 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_20_downstream_latency_counter)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_20_downstream_readdata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_20_downstream_arbitrator:the_niosII_system_burst_20_downstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_20
# storage
db|webServerFlashFinal.(167).cnf
db|webServerFlashFinal.(167).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system_burst_20.vhd
9933a25cd2a457286077bd395bd6a299
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(downstream_readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(upstream_address)
19 downto 0
PARAMETER_STRING
USR
 constraint(upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(upstream_nativeaddress)
18 downto 0
PARAMETER_STRING
USR
 constraint(upstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_address)
18 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_arbitrationshare)
4 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_nativeaddress)
18 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(upstream_readdata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_20:the_niosII_system_burst_20
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_21_upstream_arbitrator
# storage
db|webServerFlashFinal.(168).cnf
db|webServerFlashFinal.(168).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_data_master_address_to_slave)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_21_upstream_readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_21_upstream_address)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_21_upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_21_upstream_byteaddress)
5 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_21_upstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_21_upstream_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_21_upstream_writedata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_21_upstream_arbitrator:the_niosII_system_burst_21_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
burstcount_fifo_for_niosII_system_burst_21_upstream_module
# storage
db|webServerFlashFinal.(169).cnf
db|webServerFlashFinal.(169).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data_in)
3 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_21_upstream_arbitrator:the_niosII_system_burst_21_upstream|burstcount_fifo_for_niosII_system_burst_21_upstream_module:burstcount_fifo_for_niosII_system_burst_21_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_data_master_to_niosII_system_burst_21_upstream_module
# storage
db|webServerFlashFinal.(170).cnf
db|webServerFlashFinal.(170).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_21_upstream_arbitrator:the_niosII_system_burst_21_upstream|rdv_fifo_for_cpu_data_master_to_niosII_system_burst_21_upstream_module:rdv_fifo_for_cpu_data_master_to_niosII_system_burst_21_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_21_downstream_arbitrator
# storage
db|webServerFlashFinal.(171).cnf
db|webServerFlashFinal.(171).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(niosii_system_burst_21_downstream_address)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_21_downstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_21_downstream_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_clock_0_in_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_21_downstream_address_to_slave)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_21_downstream_readdata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_21_downstream_arbitrator:the_niosII_system_burst_21_downstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_21
# storage
db|webServerFlashFinal.(172).cnf
db|webServerFlashFinal.(172).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system_burst_21.vhd
f2aa0b19b7e7a75849789e5228db52d
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(downstream_readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(upstream_address)
5 downto 0
PARAMETER_STRING
USR
 constraint(upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_nativeaddress)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_address)
3 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_arbitrationshare)
3 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_nativeaddress)
3 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(upstream_readdata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_21:the_niosII_system_burst_21
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_3_upstream_arbitrator
# storage
db|webServerFlashFinal.(173).cnf
db|webServerFlashFinal.(173).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_data_master_address_to_slave)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_3_upstream_readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_3_upstream_address)
13 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_3_upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_3_upstream_byteaddress)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_3_upstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_3_upstream_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_3_upstream_writedata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_3_upstream_arbitrator:the_niosII_system_burst_3_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
burstcount_fifo_for_niosII_system_burst_3_upstream_module
# storage
db|webServerFlashFinal.(174).cnf
db|webServerFlashFinal.(174).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data_in)
3 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_3_upstream_arbitrator:the_niosII_system_burst_3_upstream|burstcount_fifo_for_niosII_system_burst_3_upstream_module:burstcount_fifo_for_niosII_system_burst_3_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_data_master_to_niosII_system_burst_3_upstream_module
# storage
db|webServerFlashFinal.(175).cnf
db|webServerFlashFinal.(175).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_3_upstream_arbitrator:the_niosII_system_burst_3_upstream|rdv_fifo_for_cpu_data_master_to_niosII_system_burst_3_upstream_module:rdv_fifo_for_cpu_data_master_to_niosII_system_burst_3_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_3_downstream_arbitrator
# storage
db|webServerFlashFinal.(176).cnf
db|webServerFlashFinal.(176).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(memory_s1_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_3_downstream_address)
13 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_3_downstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_3_downstream_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_3_downstream_address_to_slave)
13 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_3_downstream_readdata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_3_downstream_arbitrator:the_niosII_system_burst_3_downstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_3
# storage
db|webServerFlashFinal.(177).cnf
db|webServerFlashFinal.(177).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system_burst_3.vhd
fb36e81da45e71ac6e8e7da88c434b6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(downstream_readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(upstream_address)
15 downto 0
PARAMETER_STRING
USR
 constraint(upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_nativeaddress)
13 downto 0
PARAMETER_STRING
USR
 constraint(upstream_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_address)
13 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_arbitrationshare)
3 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_nativeaddress)
13 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(upstream_readdata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_3:the_niosII_system_burst_3
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_4_upstream_arbitrator
# storage
db|webServerFlashFinal.(178).cnf
db|webServerFlashFinal.(178).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_data_master_address_to_slave)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_4_upstream_readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_4_upstream_address)
2 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_4_upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_4_upstream_byteaddress)
4 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_4_upstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_4_upstream_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_4_upstream_writedata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_4_upstream_arbitrator:the_niosII_system_burst_4_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
burstcount_fifo_for_niosII_system_burst_4_upstream_module
# storage
db|webServerFlashFinal.(179).cnf
db|webServerFlashFinal.(179).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data_in)
3 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_4_upstream_arbitrator:the_niosII_system_burst_4_upstream|burstcount_fifo_for_niosII_system_burst_4_upstream_module:burstcount_fifo_for_niosII_system_burst_4_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_data_master_to_niosII_system_burst_4_upstream_module
# storage
db|webServerFlashFinal.(180).cnf
db|webServerFlashFinal.(180).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_4_upstream_arbitrator:the_niosII_system_burst_4_upstream|rdv_fifo_for_cpu_data_master_to_niosII_system_burst_4_upstream_module:rdv_fifo_for_cpu_data_master_to_niosII_system_burst_4_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_4_downstream_arbitrator
# storage
db|webServerFlashFinal.(181).cnf
db|webServerFlashFinal.(181).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(niosii_system_burst_4_downstream_address)
2 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_4_downstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_4_downstream_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(sysid_control_slave_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_4_downstream_address_to_slave)
2 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_4_downstream_readdata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_4_downstream_arbitrator:the_niosII_system_burst_4_downstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_4
# storage
db|webServerFlashFinal.(182).cnf
db|webServerFlashFinal.(182).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system_burst_4.vhd
faf59bc36d31a845a169775262974
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(downstream_readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(upstream_address)
4 downto 0
PARAMETER_STRING
USR
 constraint(upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_nativeaddress)
2 downto 0
PARAMETER_STRING
USR
 constraint(upstream_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_address)
2 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_arbitrationshare)
3 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_nativeaddress)
2 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(upstream_readdata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_4:the_niosII_system_burst_4
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_5_upstream_arbitrator
# storage
db|webServerFlashFinal.(183).cnf
db|webServerFlashFinal.(183).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_data_master_address_to_slave)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_5_upstream_readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_5_upstream_address)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_5_upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_5_upstream_byteaddress)
4 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_5_upstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_5_upstream_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_5_upstream_writedata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_5_upstream_arbitrator:the_niosII_system_burst_5_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
burstcount_fifo_for_niosII_system_burst_5_upstream_module
# storage
db|webServerFlashFinal.(184).cnf
db|webServerFlashFinal.(184).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data_in)
3 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_5_upstream_arbitrator:the_niosII_system_burst_5_upstream|burstcount_fifo_for_niosII_system_burst_5_upstream_module:burstcount_fifo_for_niosII_system_burst_5_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_data_master_to_niosII_system_burst_5_upstream_module
# storage
db|webServerFlashFinal.(185).cnf
db|webServerFlashFinal.(185).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_5_upstream_arbitrator:the_niosII_system_burst_5_upstream|rdv_fifo_for_cpu_data_master_to_niosII_system_burst_5_upstream_module:rdv_fifo_for_cpu_data_master_to_niosII_system_burst_5_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_5_downstream_arbitrator
# storage
db|webServerFlashFinal.(186).cnf
db|webServerFlashFinal.(186).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(niosii_system_burst_5_downstream_address)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_5_downstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_5_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(sys_clk_timer_s1_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_5_downstream_address_to_slave)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_5_downstream_readdata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_5_downstream_arbitrator:the_niosII_system_burst_5_downstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_5
# storage
db|webServerFlashFinal.(187).cnf
db|webServerFlashFinal.(187).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system_burst_5.vhd
3f953acc7fc1c18dd512b978b139c49
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(downstream_readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(upstream_address)
4 downto 0
PARAMETER_STRING
USR
 constraint(upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(upstream_nativeaddress)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_address)
3 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_arbitrationshare)
4 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_nativeaddress)
3 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(upstream_readdata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_5:the_niosII_system_burst_5
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_6_upstream_arbitrator
# storage
db|webServerFlashFinal.(188).cnf
db|webServerFlashFinal.(188).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_data_master_address_to_slave)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_6_upstream_readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_6_upstream_address)
2 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_6_upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_6_upstream_byteaddress)
4 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_6_upstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_6_upstream_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_6_upstream_writedata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_6_upstream_arbitrator:the_niosII_system_burst_6_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
burstcount_fifo_for_niosII_system_burst_6_upstream_module
# storage
db|webServerFlashFinal.(189).cnf
db|webServerFlashFinal.(189).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data_in)
3 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_6_upstream_arbitrator:the_niosII_system_burst_6_upstream|burstcount_fifo_for_niosII_system_burst_6_upstream_module:burstcount_fifo_for_niosII_system_burst_6_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_data_master_to_niosII_system_burst_6_upstream_module
# storage
db|webServerFlashFinal.(190).cnf
db|webServerFlashFinal.(190).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_6_upstream_arbitrator:the_niosII_system_burst_6_upstream|rdv_fifo_for_cpu_data_master_to_niosII_system_burst_6_upstream_module:rdv_fifo_for_cpu_data_master_to_niosII_system_burst_6_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_6_downstream_arbitrator
# storage
db|webServerFlashFinal.(191).cnf
db|webServerFlashFinal.(191).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(jtag_uart_avalon_jtag_slave_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_6_downstream_address)
2 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_6_downstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_6_downstream_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_6_downstream_address_to_slave)
2 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_6_downstream_readdata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_6_downstream_arbitrator:the_niosII_system_burst_6_downstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_6
# storage
db|webServerFlashFinal.(192).cnf
db|webServerFlashFinal.(192).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system_burst_6.vhd
4914aef04c2881959eb0efabc7fb83c6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(downstream_readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(upstream_address)
4 downto 0
PARAMETER_STRING
USR
 constraint(upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_nativeaddress)
2 downto 0
PARAMETER_STRING
USR
 constraint(upstream_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_address)
2 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_arbitrationshare)
3 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_nativeaddress)
2 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(upstream_readdata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_6:the_niosII_system_burst_6
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_7_upstream_arbitrator
# storage
db|webServerFlashFinal.(193).cnf
db|webServerFlashFinal.(193).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_data_master_address_to_slave)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_7_upstream_readdata)
7 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_7_upstream_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_7_upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_7_upstream_byteaddress)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_7_upstream_readdata_from_sa)
7 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_7_upstream_writedata)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_7_upstream_arbitrator:the_niosII_system_burst_7_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
burstcount_fifo_for_niosII_system_burst_7_upstream_module
# storage
db|webServerFlashFinal.(194).cnf
db|webServerFlashFinal.(194).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data_in)
3 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_7_upstream_arbitrator:the_niosII_system_burst_7_upstream|burstcount_fifo_for_niosII_system_burst_7_upstream_module:burstcount_fifo_for_niosII_system_burst_7_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_data_master_to_niosII_system_burst_7_upstream_module
# storage
db|webServerFlashFinal.(195).cnf
db|webServerFlashFinal.(195).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_7_upstream_arbitrator:the_niosII_system_burst_7_upstream|rdv_fifo_for_cpu_data_master_to_niosII_system_burst_7_upstream_module:rdv_fifo_for_cpu_data_master_to_niosII_system_burst_7_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_7_downstream_arbitrator
# storage
db|webServerFlashFinal.(196).cnf
db|webServerFlashFinal.(196).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(lcd_display_control_slave_readdata_from_sa)
7 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_7_downstream_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_7_downstream_writedata)
7 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_7_downstream_address_to_slave)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_7_downstream_readdata)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_7_downstream_arbitrator:the_niosII_system_burst_7_downstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_7
# storage
db|webServerFlashFinal.(197).cnf
db|webServerFlashFinal.(197).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system_burst_7.vhd
99fb5930dd123e90b612c4268926a5e
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(downstream_readdata)
7 downto 0
PARAMETER_STRING
USR
 constraint(upstream_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_nativeaddress)
1 downto 0
PARAMETER_STRING
USR
 constraint(upstream_writedata)
7 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_arbitrationshare)
5 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_nativeaddress)
1 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_writedata)
7 downto 0
PARAMETER_STRING
USR
 constraint(upstream_readdata)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_7:the_niosII_system_burst_7
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_8_upstream_arbitrator
# storage
db|webServerFlashFinal.(198).cnf
db|webServerFlashFinal.(198).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_data_master_address_to_slave)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_8_upstream_readdata)
7 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_8_upstream_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_8_upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_8_upstream_byteaddress)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_8_upstream_readdata_from_sa)
7 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_8_upstream_writedata)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_8_upstream_arbitrator:the_niosII_system_burst_8_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
burstcount_fifo_for_niosII_system_burst_8_upstream_module
# storage
db|webServerFlashFinal.(199).cnf
db|webServerFlashFinal.(199).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data_in)
3 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_8_upstream_arbitrator:the_niosII_system_burst_8_upstream|burstcount_fifo_for_niosII_system_burst_8_upstream_module:burstcount_fifo_for_niosII_system_burst_8_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_data_master_to_niosII_system_burst_8_upstream_module
# storage
db|webServerFlashFinal.(200).cnf
db|webServerFlashFinal.(200).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_8_upstream_arbitrator:the_niosII_system_burst_8_upstream|rdv_fifo_for_cpu_data_master_to_niosII_system_burst_8_upstream_module:rdv_fifo_for_cpu_data_master_to_niosII_system_burst_8_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_8_downstream_arbitrator
# storage
db|webServerFlashFinal.(201).cnf
db|webServerFlashFinal.(201).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(led_pio_s1_readdata_from_sa)
7 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_8_downstream_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_8_downstream_writedata)
7 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_8_downstream_address_to_slave)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_8_downstream_readdata)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_8_downstream_arbitrator:the_niosII_system_burst_8_downstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_8
# storage
db|webServerFlashFinal.(202).cnf
db|webServerFlashFinal.(202).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system_burst_8.vhd
2b5954117ad9998b71ea413d86c462b
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(downstream_readdata)
7 downto 0
PARAMETER_STRING
USR
 constraint(upstream_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_nativeaddress)
1 downto 0
PARAMETER_STRING
USR
 constraint(upstream_writedata)
7 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_arbitrationshare)
5 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_nativeaddress)
1 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_writedata)
7 downto 0
PARAMETER_STRING
USR
 constraint(upstream_readdata)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_8:the_niosII_system_burst_8
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_9_upstream_arbitrator
# storage
db|webServerFlashFinal.(203).cnf
db|webServerFlashFinal.(203).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cpu_data_master_address_to_slave)
24 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpu_data_master_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_9_upstream_readdata)
7 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_9_upstream_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_9_upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_9_upstream_byteaddress)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_9_upstream_readdata_from_sa)
7 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_9_upstream_writedata)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_9_upstream_arbitrator:the_niosII_system_burst_9_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
burstcount_fifo_for_niosII_system_burst_9_upstream_module
# storage
db|webServerFlashFinal.(204).cnf
db|webServerFlashFinal.(204).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data_in)
3 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_9_upstream_arbitrator:the_niosII_system_burst_9_upstream|burstcount_fifo_for_niosII_system_burst_9_upstream_module:burstcount_fifo_for_niosII_system_burst_9_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
rdv_fifo_for_cpu_data_master_to_niosII_system_burst_9_upstream_module
# storage
db|webServerFlashFinal.(205).cnf
db|webServerFlashFinal.(205).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_9_upstream_arbitrator:the_niosII_system_burst_9_upstream|rdv_fifo_for_cpu_data_master_to_niosII_system_burst_9_upstream_module:rdv_fifo_for_cpu_data_master_to_niosII_system_burst_9_upstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_9_downstream_arbitrator
# storage
db|webServerFlashFinal.(206).cnf
db|webServerFlashFinal.(206).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(niosii_system_burst_9_downstream_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_9_downstream_writedata)
7 downto 0
PARAMETER_STRING
USR
 constraint(switch_s1_readdata_from_sa)
7 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_9_downstream_address_to_slave)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_9_downstream_readdata)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_9_downstream_arbitrator:the_niosII_system_burst_9_downstream
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_burst_9
# storage
db|webServerFlashFinal.(207).cnf
db|webServerFlashFinal.(207).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system_burst_9.vhd
fe6d6dfd83f113cf626f747ea22ca38f
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(downstream_readdata)
7 downto 0
PARAMETER_STRING
USR
 constraint(upstream_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(upstream_burstcount)
3 downto 0
PARAMETER_STRING
USR
 constraint(upstream_nativeaddress)
1 downto 0
PARAMETER_STRING
USR
 constraint(upstream_writedata)
7 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_arbitrationshare)
5 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_nativeaddress)
1 downto 0
PARAMETER_STRING
USR
 constraint(reg_downstream_writedata)
7 downto 0
PARAMETER_STRING
USR
 constraint(upstream_readdata)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_burst_9:the_niosII_system_burst_9
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_clock_0_in_arbitrator
# storage
db|webServerFlashFinal.(208).cnf
db|webServerFlashFinal.(208).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(niosii_system_burst_21_downstream_address_to_slave)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_21_downstream_arbitrationshare)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_21_downstream_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_21_downstream_nativeaddress)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_21_downstream_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_clock_0_in_readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_clock_0_in_address)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_clock_0_in_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_clock_0_in_nativeaddress)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_clock_0_in_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_clock_0_in_writedata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_clock_0_in_arbitrator:the_niosII_system_clock_0_in
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_clock_0_out_arbitrator
# storage
db|webServerFlashFinal.(209).cnf
db|webServerFlashFinal.(209).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(altpll_inst_pll_slave_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_clock_0_out_address)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_clock_0_out_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_clock_0_out_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_clock_0_out_address_to_slave)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_clock_0_out_readdata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_clock_0_out_arbitrator:the_niosII_system_clock_0_out
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_clock_0
# storage
db|webServerFlashFinal.(210).cnf
db|webServerFlashFinal.(210).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system_clock_0.vhd
28d88aca64593ee755858edb529f2d4d
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(master_readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(slave_address)
3 downto 0
PARAMETER_STRING
USR
 constraint(slave_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(slave_nativeaddress)
1 downto 0
PARAMETER_STRING
USR
 constraint(slave_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(master_address)
3 downto 0
PARAMETER_STRING
USR
 constraint(master_byteenable)
3 downto 0
PARAMETER_STRING
USR
 constraint(master_nativeaddress)
1 downto 0
PARAMETER_STRING
USR
 constraint(master_writedata)
31 downto 0
PARAMETER_STRING
USR
 constraint(slave_readdata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|niosII_system_clock_0:the_niosII_system_clock_0
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_clock_0_edge_to_pulse
# storage
db|webServerFlashFinal.(211).cnf
db|webServerFlashFinal.(211).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system_clock_0.vhd
28d88aca64593ee755858edb529f2d4d
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_clock_0:the_niosII_system_clock_0|niosII_system_clock_0_edge_to_pulse:read_done_edge_to_pulse
niosII_system:NIOSII|niosII_system_clock_0:the_niosII_system_clock_0|niosII_system_clock_0_edge_to_pulse:write_done_edge_to_pulse
niosII_system:NIOSII|niosII_system_clock_0:the_niosII_system_clock_0|niosII_system_clock_0_edge_to_pulse:read_request_edge_to_pulse
niosII_system:NIOSII|niosII_system_clock_0:the_niosII_system_clock_0|niosII_system_clock_0_edge_to_pulse:write_request_edge_to_pulse
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_clock_0_slave_FSM
# storage
db|webServerFlashFinal.(212).cnf
db|webServerFlashFinal.(212).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system_clock_0.vhd
28d88aca64593ee755858edb529f2d4d
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_clock_0:the_niosII_system_clock_0|niosII_system_clock_0_slave_FSM:slave_FSM
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_clock_0_master_FSM
# storage
db|webServerFlashFinal.(213).cnf
db|webServerFlashFinal.(213).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system_clock_0.vhd
28d88aca64593ee755858edb529f2d4d
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_clock_0:the_niosII_system_clock_0|niosII_system_clock_0_master_FSM:master_FSM
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_clock_0_bit_pipe
# storage
db|webServerFlashFinal.(214).cnf
db|webServerFlashFinal.(214).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system_clock_0.vhd
28d88aca64593ee755858edb529f2d4d
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_clock_0:the_niosII_system_clock_0|niosII_system_clock_0_bit_pipe:endofpacket_bit_pipe
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sdram_s1_arbitrator
# storage
db|webServerFlashFinal.(215).cnf
db|webServerFlashFinal.(215).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(niosii_system_burst_10_downstream_address_to_slave)
22 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_10_downstream_arbitrationshare)
4 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_10_downstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_10_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_11_downstream_address_to_slave)
22 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_11_downstream_arbitrationshare)
4 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_11_downstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_11_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(sdram_s1_readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(sdram_s1_address)
21 downto 0
PARAMETER_STRING
USR
 constraint(sdram_s1_byteenable_n)
1 downto 0
PARAMETER_STRING
USR
 constraint(sdram_s1_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(sdram_s1_writedata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|sdram_s1_arbitrator:the_sdram_s1
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
rdv_fifo_for_niosII_system_burst_10_downstream_to_sdram_s1_module
# storage
db|webServerFlashFinal.(216).cnf
db|webServerFlashFinal.(216).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_niosII_system_burst_10_downstream_to_sdram_s1_module:rdv_fifo_for_niosII_system_burst_10_downstream_to_sdram_s1
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
rdv_fifo_for_niosII_system_burst_11_downstream_to_sdram_s1_module
# storage
db|webServerFlashFinal.(217).cnf
db|webServerFlashFinal.(217).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_niosII_system_burst_11_downstream_to_sdram_s1_module:rdv_fifo_for_niosII_system_burst_11_downstream_to_sdram_s1
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sdram
# storage
db|webServerFlashFinal.(218).cnf
db|webServerFlashFinal.(218).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sdram.vhd
8de57616be15923ffc1970c5c06bcf4
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(az_addr)
21 downto 0
PARAMETER_STRING
USR
 constraint(az_be_n)
1 downto 0
PARAMETER_STRING
USR
 constraint(az_data)
15 downto 0
PARAMETER_STRING
USR
 constraint(za_data)
15 downto 0
PARAMETER_STRING
USR
 constraint(zs_addr)
11 downto 0
PARAMETER_STRING
USR
 constraint(zs_ba)
1 downto 0
PARAMETER_STRING
USR
 constraint(zs_dq)
15 downto 0
PARAMETER_STRING
USR
 constraint(zs_dqm)
1 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|sdram:the_sdram
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sdram_input_efifo_module
# storage
db|webServerFlashFinal.(219).cnf
db|webServerFlashFinal.(219).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sdram.vhd
8de57616be15923ffc1970c5c06bcf4
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(wr_data)
40 downto 0
PARAMETER_STRING
USR
 constraint(rd_data)
40 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
seven_seg_pio_s1_arbitrator
# storage
db|webServerFlashFinal.(220).cnf
db|webServerFlashFinal.(220).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(niosii_system_burst_14_downstream_address_to_slave)
2 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_14_downstream_arbitrationshare)
4 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_14_downstream_nativeaddress)
2 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_14_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(seven_seg_pio_s1_readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(seven_seg_pio_s1_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(seven_seg_pio_s1_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(seven_seg_pio_s1_writedata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
seven_seg_pio
# storage
db|webServerFlashFinal.(221).cnf
db|webServerFlashFinal.(221).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
seven_seg_pio.vhd
7c4aba41eb1bc14ac02db1bee6d86d49
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(address)
1 downto 0
PARAMETER_STRING
USR
 constraint(writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(out_port)
15 downto 0
PARAMETER_STRING
USR
 constraint(readdata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|seven_seg_pio:the_seven_seg_pio
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sram_IF_0
# storage
db|webServerFlashFinal.(222).cnf
db|webServerFlashFinal.(222).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sram_IF_0.vhd
3d19bb523588ddb4483d8a736efd2
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(ats_tsb_address)
17 downto 0
PARAMETER_STRING
USR
 constraint(ats_tsb_data)
15 downto 0
PARAMETER_STRING
USR
 constraint(ats_tsb_byteenable_n)
1 downto 0
PARAMETER_STRING
USR
 constraint(coe_sram_address)
17 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|sram_IF_0:the_sram_IF_0
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sram_IF
# storage
db|webServerFlashFinal.(223).cnf
db|webServerFlashFinal.(223).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sram_IF.vhd
9569d4a6fa1167e6c54191737b4ad3fe
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(ats_tsb_address)
17 downto 0
PARAMETER_STRING
USR
 constraint(ats_tsb_data)
15 downto 0
PARAMETER_STRING
USR
 constraint(ats_tsb_byteenable_n)
1 downto 0
PARAMETER_STRING
USR
 constraint(coe_sram_address)
17 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|sram_IF_0:the_sram_IF_0|sram_IF:sram_if_0
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
switch_s1_arbitrator
# storage
db|webServerFlashFinal.(224).cnf
db|webServerFlashFinal.(224).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(niosii_system_burst_9_downstream_address_to_slave)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_9_downstream_arbitrationshare)
5 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_9_downstream_nativeaddress)
1 downto 0
PARAMETER_STRING
USR
 constraint(switch_s1_readdata)
7 downto 0
PARAMETER_STRING
USR
 constraint(switch_s1_address)
1 downto 0
PARAMETER_STRING
USR
 constraint(switch_s1_readdata_from_sa)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|switch_s1_arbitrator:the_switch_s1
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
switch
# storage
db|webServerFlashFinal.(225).cnf
db|webServerFlashFinal.(225).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
switch.vhd
1473ca4d671ef218156628d43f8de
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(address)
1 downto 0
PARAMETER_STRING
USR
 constraint(in_port)
7 downto 0
PARAMETER_STRING
USR
 constraint(readdata)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|switch:the_switch
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sys_clk_timer_s1_arbitrator
# storage
db|webServerFlashFinal.(226).cnf
db|webServerFlashFinal.(226).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(niosii_system_burst_5_downstream_address_to_slave)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_5_downstream_arbitrationshare)
4 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_5_downstream_nativeaddress)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_5_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(sys_clk_timer_s1_readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(sys_clk_timer_s1_address)
2 downto 0
PARAMETER_STRING
USR
 constraint(sys_clk_timer_s1_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(sys_clk_timer_s1_writedata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sys_clk_timer
# storage
db|webServerFlashFinal.(227).cnf
db|webServerFlashFinal.(227).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sys_clk_timer.vhd
6ac2a91387b5c2d3654442be1590764
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(address)
2 downto 0
PARAMETER_STRING
USR
 constraint(writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(readdata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|sys_clk_timer:the_sys_clk_timer
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sysid_control_slave_arbitrator
# storage
db|webServerFlashFinal.(228).cnf
db|webServerFlashFinal.(228).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(niosii_system_burst_4_downstream_address_to_slave)
2 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_4_downstream_arbitrationshare)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_4_downstream_nativeaddress)
2 downto 0
PARAMETER_STRING
USR
 constraint(sysid_control_slave_readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(sysid_control_slave_readdata_from_sa)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|sysid_control_slave_arbitrator:the_sysid_control_slave
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sysid
# storage
db|webServerFlashFinal.(229).cnf
db|webServerFlashFinal.(229).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sysid.vhd
087e3ecbb7334fdf45d856437e540bf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(readdata)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|sysid:the_sysid
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
tri_state_bridge_avalon_slave_arbitrator
# storage
db|webServerFlashFinal.(230).cnf
db|webServerFlashFinal.(230).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(niosii_system_burst_12_downstream_address_to_slave)
21 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_12_downstream_arbitrationshare)
5 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_12_downstream_latency_counter)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_12_downstream_writedata)
7 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_13_downstream_address_to_slave)
21 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_13_downstream_arbitrationshare)
5 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_13_downstream_latency_counter)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_13_downstream_writedata)
7 downto 0
PARAMETER_STRING
USR
 constraint(address_to_the_ext_flash)
21 downto 0
PARAMETER_STRING
USR
 constraint(data_to_and_from_the_ext_flash)
7 downto 0
PARAMETER_STRING
USR
 constraint(incoming_data_to_and_from_the_ext_flash_with_xs_converted_to_0)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
tsb_avalon_slave_arbitrator
# storage
db|webServerFlashFinal.(231).cnf
db|webServerFlashFinal.(231).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(niosii_system_burst_19_downstream_address_to_slave)
18 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_19_downstream_arbitrationshare)
4 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_19_downstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_19_downstream_latency_counter)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_19_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_20_downstream_address_to_slave)
18 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_20_downstream_arbitrationshare)
4 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_20_downstream_byteenable)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_20_downstream_latency_counter)
1 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_20_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(incoming_sram_if_0_tsb_data)
15 downto 0
PARAMETER_STRING
USR
 constraint(sram_if_0_tsb_address)
18 downto 0
PARAMETER_STRING
USR
 constraint(sram_if_0_tsb_byteenable_n)
1 downto 0
PARAMETER_STRING
USR
 constraint(sram_if_0_tsb_data)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|tsb_avalon_slave_arbitrator:the_tsb_avalon_slave
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
uart_0_s1_arbitrator
# storage
db|webServerFlashFinal.(232).cnf
db|webServerFlashFinal.(232).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(niosii_system_burst_17_downstream_address_to_slave)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_17_downstream_arbitrationshare)
4 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_17_downstream_nativeaddress)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_17_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(uart_0_s1_readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(uart_0_s1_address)
2 downto 0
PARAMETER_STRING
USR
 constraint(uart_0_s1_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(uart_0_s1_writedata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|uart_0_s1_arbitrator:the_uart_0_s1
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
uart_0
# storage
db|webServerFlashFinal.(233).cnf
db|webServerFlashFinal.(233).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
uart_0.vhd
85cd444f56da285ae299af779421bcac
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(address)
2 downto 0
PARAMETER_STRING
USR
 constraint(writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(readdata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|uart_0:the_uart_0
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
uart_0_tx
# storage
db|webServerFlashFinal.(234).cnf
db|webServerFlashFinal.(234).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
uart_0.vhd
85cd444f56da285ae299af779421bcac
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(baud_divisor)
11 downto 0
PARAMETER_STRING
USR
 constraint(tx_data)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
uart_0_rx
# storage
db|webServerFlashFinal.(235).cnf
db|webServerFlashFinal.(235).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
uart_0.vhd
85cd444f56da285ae299af779421bcac
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(baud_divisor)
11 downto 0
PARAMETER_STRING
USR
 constraint(rx_data)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
uart_0_rx_stimulus_source
# storage
db|webServerFlashFinal.(236).cnf
db|webServerFlashFinal.(236).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
uart_0.vhd
85cd444f56da285ae299af779421bcac
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(baud_divisor)
11 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|uart_0_rx_stimulus_source:the_uart_0_rx_stimulus_source
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
uart_0_regs
# storage
db|webServerFlashFinal.(237).cnf
db|webServerFlashFinal.(237).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
uart_0.vhd
85cd444f56da285ae299af779421bcac
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(address)
2 downto 0
PARAMETER_STRING
USR
 constraint(rx_data)
7 downto 0
PARAMETER_STRING
USR
 constraint(writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(baud_divisor)
11 downto 0
PARAMETER_STRING
USR
 constraint(readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(tx_data)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
uart_1_s1_arbitrator
# storage
db|webServerFlashFinal.(238).cnf
db|webServerFlashFinal.(238).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(niosii_system_burst_18_downstream_address_to_slave)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_18_downstream_arbitrationshare)
4 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_18_downstream_nativeaddress)
3 downto 0
PARAMETER_STRING
USR
 constraint(niosii_system_burst_18_downstream_writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(uart_1_s1_readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(uart_1_s1_address)
2 downto 0
PARAMETER_STRING
USR
 constraint(uart_1_s1_readdata_from_sa)
15 downto 0
PARAMETER_STRING
USR
 constraint(uart_1_s1_writedata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|uart_1_s1_arbitrator:the_uart_1_s1
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
uart_1
# storage
db|webServerFlashFinal.(239).cnf
db|webServerFlashFinal.(239).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
uart_1.vhd
9db066631e5db096a5365493257cd750
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(address)
2 downto 0
PARAMETER_STRING
USR
 constraint(writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(readdata)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|uart_1:the_uart_1
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
uart_1_tx
# storage
db|webServerFlashFinal.(240).cnf
db|webServerFlashFinal.(240).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
uart_1.vhd
9db066631e5db096a5365493257cd750
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(baud_divisor)
11 downto 0
PARAMETER_STRING
USR
 constraint(tx_data)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|uart_1:the_uart_1|uart_1_tx:the_uart_1_tx
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
uart_1_rx
# storage
db|webServerFlashFinal.(241).cnf
db|webServerFlashFinal.(241).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
uart_1.vhd
9db066631e5db096a5365493257cd750
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(baud_divisor)
11 downto 0
PARAMETER_STRING
USR
 constraint(rx_data)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|uart_1:the_uart_1|uart_1_rx:the_uart_1_rx
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
uart_1_rx_stimulus_source
# storage
db|webServerFlashFinal.(242).cnf
db|webServerFlashFinal.(242).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
uart_1.vhd
9db066631e5db096a5365493257cd750
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(baud_divisor)
11 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|uart_1:the_uart_1|uart_1_rx:the_uart_1_rx|uart_1_rx_stimulus_source:the_uart_1_rx_stimulus_source
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
uart_1_regs
# storage
db|webServerFlashFinal.(243).cnf
db|webServerFlashFinal.(243).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
uart_1.vhd
9db066631e5db096a5365493257cd750
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(address)
2 downto 0
PARAMETER_STRING
USR
 constraint(rx_data)
7 downto 0
PARAMETER_STRING
USR
 constraint(writedata)
15 downto 0
PARAMETER_STRING
USR
 constraint(baud_divisor)
11 downto 0
PARAMETER_STRING
USR
 constraint(readdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(tx_data)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
niosII_system:NIOSII|uart_1:the_uart_1|uart_1_regs:the_uart_1_regs
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_reset_clk_0_domain_synch_module
# storage
db|webServerFlashFinal.(244).cnf
db|webServerFlashFinal.(244).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_reset_clk_0_domain_synch_module:niosII_system_reset_clk_0_domain_synch
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
niosII_system_reset_altpll_inst_c1_out_domain_synch_module
# storage
db|webServerFlashFinal.(245).cnf
db|webServerFlashFinal.(245).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
niosII_system.vhd
edea7806cec321225e81184641ac6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
niosII_system:NIOSII|niosII_system_reset_altpll_inst_c1_out_domain_synch_module:niosII_system_reset_altpll_inst_c1_out_domain_synch
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sld_hub
# storage
db|webServerFlashFinal.(246).cnf
db|webServerFlashFinal.(246).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|opt|altera|10.1sp1|quartus|libraries|megafunctions|sld_hub.vhd
7a79487a6e8170b43b1767a2ea68
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
sld_hub_ip_version
1
PARAMETER_UNKNOWN
USR
sld_hub_ip_minor_version
4
PARAMETER_UNKNOWN
USR
sld_common_ip_version
0
PARAMETER_UNKNOWN
USR
device_family
Cyclone II
PARAMETER_UNKNOWN
USR
n_nodes
2
PARAMETER_UNKNOWN
USR
n_sel_bits
2
PARAMETER_UNKNOWN
USR
n_node_ir_bits
5
PARAMETER_UNKNOWN
USR
node_info
0000110000000000011011100000000000011001000100000100011000000000
PARAMETER_UNSIGNED_BIN
USR
compilation_mode
1
PARAMETER_UNKNOWN
USR
BROADCAST_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
FORCE_IR_CAPTURE_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sld_shadow_jsm
# storage
db|webServerFlashFinal.(247).cnf
db|webServerFlashFinal.(247).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|opt|altera|10.1sp1|quartus|libraries|megafunctions|sld_hub.vhd
7a79487a6e8170b43b1767a2ea68
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
1
PARAMETER_SIGNED_DEC
USR
ip_minor_version
4
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
 constraint(jtag_state)
15 downto 0
PARAMETER_STRING
USR
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sld_rom_sr
# storage
db|webServerFlashFinal.(248).cnf
db|webServerFlashFinal.(248).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|opt|altera|10.1sp1|quartus|libraries|megafunctions|sld_rom_sr.vhd
c8a299171b404a8be9d59988f836b14
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
n_bits
96
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(rom_data)
95 downto 0
PARAMETER_STRING
USR
}
# lmf
|opt|altera|10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# complete
