Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 05:08:20 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_110_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 Delay1No7_instance/Y_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.625ns (18.568%)  route 2.741ns (81.432%))
  Logic Levels:           8  (LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 6.219 - 4.000 ) 
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.759ns (routing 0.711ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.646ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=12435, routed)       1.759     2.710    Delay1No7_instance/clk_IBUF_BUFG
    SLICE_X131Y378       FDCE                                         r  Delay1No7_instance/Y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y378       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.789 r  Delay1No7_instance/Y_reg[23]/Q
                         net (fo=10, routed)          0.541     3.330    Delay1No6_instance/Y_reg[33]_0[23]
    SLICE_X126Y369       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     3.453 r  Delay1No6_instance/shiftedFracY_d1[33]_i_6__3/O
                         net (fo=4, routed)           0.169     3.622    Delay1No6_instance/shiftedFracY_d1[33]_i_6__3_n_0
    SLICE_X126Y363       LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     3.675 r  Delay1No6_instance/shiftedFracY_d1[49]_i_9__3/O
                         net (fo=3, routed)           0.262     3.937    Delay1No6_instance/shiftedFracY_d1[49]_i_9__3_n_0
    SLICE_X127Y362       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     3.988 r  Delay1No6_instance/shiftedFracY_d1[32]_i_12__3/O
                         net (fo=2, routed)           0.363     4.351    Delay1No6_instance/shiftedFracY_d1[32]_i_12__3_n_0
    SLICE_X123Y362       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     4.447 f  Delay1No6_instance/shiftedFracY_d1[32]_i_7__3/O
                         net (fo=4, routed)           0.151     4.598    Delay1No6_instance/shiftedFracY_d1[32]_i_7__3_n_0
    SLICE_X123Y362       LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     4.697 r  Delay1No6_instance/shiftedFracY_d1[45]_i_4__3/O
                         net (fo=31, routed)          0.501     5.198    Delay1No7_instance/Y_reg[23]_0
    SLICE_X128Y359       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     5.235 r  Delay1No7_instance/shiftedFracY_d1[15]_i_2__3/O
                         net (fo=4, routed)           0.379     5.614    Delay1No7_instance/shiftedFracY_d1_reg[38][2]
    SLICE_X125Y359       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     5.664 r  Delay1No7_instance/shiftedFracY_d1[7]_i_1__3/O
                         net (fo=2, routed)           0.316     5.980    Delay1No7_instance/level4__0[3]
    SLICE_X128Y360       LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.037     6.017 r  Delay1No7_instance/shiftedFracY_d1[23]_i_1__3/O
                         net (fo=1, routed)           0.059     6.076    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY[12]
    SLICE_X128Y360       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=12435, routed)       1.559     6.219    Sum1_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X128Y360       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/C
                         clock pessimism              0.406     6.625    
                         clock uncertainty           -0.035     6.589    
    SLICE_X128Y360       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.614    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]
  -------------------------------------------------------------------
                         required time                          6.614    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                  0.539    




