# ğŸ¨ Week 2 Logic Design Notes âœ¨

---

## ğŸ”µ AND Gate (â‹…)

- **Symbol:** `A â‹… B` or `AB`
- **Function:** Outputs `1` only if **both** inputs are `1`
- **Boolean Expression:** `A â‹… B`

**Verilog Code:**

```verilog
module and_gate (input A, input B, output Y);
    assign Y = A & B;
endmodule
```

### ğŸ“ Truth Table

|  A  |  B  | A â‹… B |
| :-: | :-: | :---: |
|  0  |  0  |   0   |
|  0  |  1  |   0   |
|  1  |  0  |   0   |
|  1  |  1  |   1   |

### ğŸ” Visualization

```
    A â”€â”¬â”€â”€
        | AND â Output
    B â”€â”´â”€â”€
```

---

## ğŸ”´ OR Gate (+)

- **Symbol:** `A + B`
- **Function:** Outputs `1` if **at least one** input is `1`
- **Boolean Expression:** `A + B`

**Verilog Code:**

```verilog
module or_gate (input A, input B, output Y);
    assign Y = A | B;
endmodule
```

### ğŸ“ Truth Table

|  A  |  B  | A + B |
| :-: | :-: | :---: |
|  0  |  0  |   0   |
|  0  |  1  |   1   |
|  1  |  0  |   1   |
|  1  |  1  |   1   |

### ğŸ” Visualization

```
    A â”€â”¬â”€â”€
        | OR â Output
    B â”€â”´â”€â”€
```

---

## âš« NOT Gate (Â¬)

- **Symbol:** `Â¬A` or `A'`
- **Function:** **Inverts** the input (`0` â†’ `1`, `1` â†’ `0`)
- **Boolean Expression:** `Â¬A`

**Verilog Code:**

```verilog
module not_gate (input A, output Y);
    assign Y = ~A;
endmodule
```

### ğŸ“ Truth Table

|  A  | Â¬A  |
| :-: | :-: |
|  0  |  1  |
|  1  |  0  |

### ğŸ” Visualization

```
    A â”€âŠ²| NOT |
            â Output
```

---

## ğŸŸ¡ NAND Gate (âŠ¼)

- **Symbol:** `A â‹… B` **negated**
- **Function:** Outputs `0` only if **both** inputs are `1`
- **Boolean Expression:** `Â¬(A â‹… B)`

**Verilog Code:**

```verilog
module nand_gate (input A, input B, output Y);
    assign Y = ~(A & B);
endmodule
```

### ğŸ“ Truth Table

|  A  |  B  | Â¬(A â‹… B) |
| :-: | :-: | :------: |
|  0  |  0  |    1     |
|  0  |  1  |    1     |
|  1  |  0  |    1     |
|  1  |  1  |    0     |

### ğŸ” Visualization

```
    A â”€â”¬â”€â”€
        | AND â NOT â Output
    B â”€â”´â”€â”€
```

---

## ğŸŸ¢ NOR Gate (âŠ½)

- **Symbol:** `A + B` **negated**
- **Function:** Outputs `1` only if **both** inputs are `0`
- **Boolean Expression:** `Â¬(A + B)`

**Verilog Code:**

```verilog
module nor_gate (input A, input B, output Y);
    assign Y = ~(A | B);
endmodule
```

### ğŸ“ Truth Table

|  A  |  B  | Â¬(A + B) |
| :-: | :-: | :------: |
|  0  |  0  |    1     |
|  0  |  1  |    0     |
|  1  |  0  |    0     |
|  1  |  1  |    0     |

### ğŸ” Visualization

```
    A â”€â”¬â”€â”€
        | OR â NOT â Output
    B â”€â”´â”€â”€
```

---

## ğŸŸ£ XOR Gate (âŠ•)

- **Symbol:** `A âŠ• B`
- **Function:** Outputs `1` if **inputs are different**
- **Boolean Expression:** `A âŠ• B = (A â‹… Â¬B) + (Â¬A â‹… B)`

**Verilog Code:**

```verilog
module xor_gate (input A, input B, output Y);
    assign Y = A ^ B;
endmodule
```

### ğŸ“ Truth Table

|  A  |  B  | A âŠ• B |
| :-: | :-: | :---: |
|  0  |  0  |   0   |
|  0  |  1  |   1   |
|  1  |  0  |   1   |
|  1  |  1  |   0   |

### ğŸ” Visualization

```
    A â”€â”¬â”€â”€
        | XOR â Output
    B â”€â”´â”€â”€
```

---

## ğŸŒŸ Summary Cheat Sheet ğŸ“

| Gate | Symbol | Function                            |
| ---- | ------ | ----------------------------------- |
| AND  | `â‹…`    | Outputs `1` if both inputs are `1`  |
| OR   | `+`    | Outputs `1` if at least one is `1`  |
| NOT  | `Â¬`    | Inverts the input                   |
| NAND | `âŠ¼`    | Opposite of AND                     |
| NOR  | `âŠ½`    | Opposite of OR                      |
| XOR  | `âŠ•`    | Outputs `1` if inputs are different |

---
