{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1516362366303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1516362366304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 17:16:05 2018 " "Processing started: Fri Jan 19 17:16:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1516362366304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516362366304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1 -c t1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1 -c t1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516362366304 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1516362366926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1516362366926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/verilog_design/main_code/t1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/verilog_design/main_code/t1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 t1 " "Found entity 1: t1" {  } { { "../../Main_Code/t1.bdf" "" { Schematic "E:/FPGA/Verilog_Design/Main_Code/t1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516362383720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516362383720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/verilog_design/main_code/simple_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/verilog_design/main_code/simple_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_counter " "Found entity 1: simple_counter" {  } { { "../../Main_Code/simple_counter.v" "" { Text "E:/FPGA/Verilog_Design/Main_Code/simple_counter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516362383732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516362383732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "E:/FPGA/Verilog_Design/Test/t1/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516362383735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516362383735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t1 " "Elaborating entity \"t1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1516362383786 ""}
{ "Error" "EGDFX_INCORRECT_PIN_CONNECTOR_STYLE" "counter\[31..0\] " "Bus name allowed only on bus line -- pin \"counter\[31..0\]\"" {  } { { "../../Main_Code/t1.bdf" "" { Schematic "E:/FPGA/Verilog_Design/Main_Code/t1.bdf" { { 160 816 992 176 "counter\[31..0\]" "" } } } }  } 0 275028 "Bus name allowed only on bus line -- pin \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516362383793 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "counter_out\[31..0\] simple_counter inst " "Incorrect connector style at port \"counter_out\[31..0\]\" for symbol \"inst\" of type simple_counter" {  } { { "../../Main_Code/t1.bdf" "" { Schematic "E:/FPGA/Verilog_Design/Main_Code/t1.bdf" { { 168 792 816 168 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516362383793 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1516362383794 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "602 " "Peak virtual memory: 602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1516362383944 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 19 17:16:23 2018 " "Processing ended: Fri Jan 19 17:16:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1516362383944 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1516362383944 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1516362383944 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1516362383944 ""}
