;redcode
;assert 1
	SPL 0, <608
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	ADD 240, 60
	MOV 115, @199
	MOV 112, @119
	SUB #0, -9
	ADD 270, 60
	SUB 0, 900
	SUB @127, 106
	MOV 115, @199
	MOV -1, <-26
	SUB #0, 390
	JMZ <721, 106
	SUB @127, 106
	SLT 30, 29
	JMP <121, 103
	SPL <0, <802
	SPL -75, #-206
	SUB #0, -9
	JMP @72, #200
	MOV 115, @199
	SPL -75, #-206
	SPL -100, -605
	SLT 30, 9
	JMZ <721, 106
	SUB -0, 0
	SPL @-72, #-206
	JMP 0, -80
	SLT 30, 29
	MOV -1, <-26
	MOV -7, <-20
	SLT @311, <-19
	JMN -7, @-20
	SPL <0, <802
	SUB #0, -9
	MOV -7, <-20
	JMN <121, 106
	MOV -7, <-20
	SUB 0, 900
	MOV -1, <-26
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-26
	CMP -207, <-120
	MOV -1, <-26
	DJN <127, 106
	MOV -1, <-26
	MOV -7, <-20
	MOV -1, <-26
