Timing Report Max Delay Analysis

SmartTime Version v11.9 SP1
Microsemi Corporation - Microsemi Libero Software Release v11.9 SP1 (Version 11.9.1.0)
Date: Fri Nov 23 01:18:58 2018


Design: creative
Family: SmartFusion2
Die: M2S025
Package: 256 VF
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               FCCC_0/GL0
Period (ns):                5.942
Frequency (MHz):            168.294
Required Period (ns):       6.250
Required Frequency (MHz):   160.000
External Setup (ns):        0.146
Max Clock-To-Out (ns):      11.245

Clock Domain:               osc_in
Period (ns):                1.640
Frequency (MHz):            609.756
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain FCCC_0/GL0

SET Register to Register

Path 1
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.Y_ret_2:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_1/INST_RAM64x18_IP:C_DIN[9]
  Delay (ns):            5.949                                                                           
  Slack (ns):            0.308                                                                           
  Arrival (ns):          9.804                                                                           
  Required (ns):         10.112                                                                          
  Setup (ns):            0.088                                                                           
  Minimum Period (ns):   5.942                                                                           

Path 2
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.Y_ret_41:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_1/INST_RAM64x18_IP:C_DIN[9]
  Delay (ns):            5.933                                                                           
  Slack (ns):            0.324                                                                           
  Arrival (ns):          9.788                                                                           
  Required (ns):         10.112                                                                          
  Setup (ns):            0.088                                                                           
  Minimum Period (ns):   5.926                                                                           

Path 3
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.Y_ret_1:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_1/INST_RAM64x18_IP:C_DIN[9]
  Delay (ns):            5.914                                                                           
  Slack (ns):            0.343                                                                           
  Arrival (ns):          9.769                                                                           
  Required (ns):         10.112                                                                          
  Setup (ns):            0.088                                                                           
  Minimum Period (ns):   5.907                                                                           

Path 4
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_instruction_decode_i.IR_out[3]:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_CSR_i.mepc[7]:EN
  Delay (ns):            5.592                                                                           
  Slack (ns):            0.345                                                                           
  Arrival (ns):          9.434                                                                           
  Required (ns):         9.779                                                                           
  Setup (ns):            0.308                                                                           
  Minimum Period (ns):   5.905                                                                           

Path 5
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_instruction_decode_i.IR_out[3]:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_CSR_i.mepc[8]:EN
  Delay (ns):            5.592                                                                           
  Slack (ns):            0.355                                                                           
  Arrival (ns):          9.434                                                                           
  Required (ns):         9.789                                                                           
  Setup (ns):            0.308                                                                           
  Minimum Period (ns):   5.895                                                                           


Expanded Path 1
  From: Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.Y_ret_2:CLK
  To: Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_1/INST_RAM64x18_IP:C_DIN[9]
  data required time                             10.112    
  data arrival time                          -   9.804     
  slack                                          0.308     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.223          Clock generation
  2.223                        
               +     0.259          net: FCCC_0/GL0_net
  2.482                        FCCC_0/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  2.659                        FCCC_0/GL0_INST:YWn (f)
               +     0.358          net: FCCC_0/GL0_INST/U0_YWn
  3.017                        FCCC_0/GL0_INST/U0_RGB1_RGB14:An (f)
               +     0.316          cell: ADLIB:RGB
  3.333                        FCCC_0/GL0_INST/U0_RGB1_RGB14:YR (r)
               +     0.522          net: FCCC_0/GL0_INST/U0_RGB1_RGB14_rgbr_net_1
  3.855                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.Y_ret_2:CLK (r)
               +     0.087          cell: ADLIB:SLE
  3.942                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.Y_ret_2:Q (r)
               +     0.633          net: Reindeer_0/reg_file_read_rs1_data_out_reto_0[1]
  4.575                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.un1_ALU_out_cry_1:A (r)
               +     0.134          cell: ADLIB:ARI1_CC
  4.709                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.un1_ALU_out_cry_1:P (f)
               +     0.000          net: NET_CC_CONFIG765
  4.709                        Reindeer_0/PulseRain_RV2T_MCU_i_PulseRain_RV2T_core_i_RV2T_execution_unit_i_un1_ALU_out_cry_0_CC_0:P[1] (f)
               +     0.630          cell: ADLIB:CC_CONFIG
  5.339                        Reindeer_0/PulseRain_RV2T_MCU_i_PulseRain_RV2T_core_i_RV2T_execution_unit_i_un1_ALU_out_cry_0_CC_0:CO (f)
               +     0.000          net: CI_TO_CO760
  5.339                        Reindeer_0/PulseRain_RV2T_MCU_i_PulseRain_RV2T_core_i_RV2T_execution_unit_i_un1_ALU_out_cry_0_CC_1:CI (f)
               +     0.185          cell: ADLIB:CC_CONFIG
  5.524                        Reindeer_0/PulseRain_RV2T_MCU_i_PulseRain_RV2T_core_i_RV2T_execution_unit_i_un1_ALU_out_cry_0_CC_1:CO (f)
               +     0.000          net: CI_TO_CO761
  5.524                        Reindeer_0/PulseRain_RV2T_MCU_i_PulseRain_RV2T_core_i_RV2T_execution_unit_i_un1_ALU_out_cry_0_CC_2:CI (f)
               +     0.194          cell: ADLIB:CC_CONFIG
  5.718                        Reindeer_0/PulseRain_RV2T_MCU_i_PulseRain_RV2T_core_i_RV2T_execution_unit_i_un1_ALU_out_cry_0_CC_2:CC[1] (f)
               +     0.000          net: NET_CC_CONFIG839
  5.718                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.un1_ALU_out_cry_25:CC (f)
               +     0.056          cell: ADLIB:ARI1_CC
  5.774                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.un1_ALU_out_cry_25:S (r)
               +     0.347          net: Reindeer_0/un1_ALU_out[25]
  6.121                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.branch_active_i.data_out_0_iv_0_0_a2_7[25]:C (r)
               +     0.074          cell: ADLIB:CFG3
  6.195                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.branch_active_i.data_out_0_iv_0_0_a2_7[25]:Y (r)
               +     0.527          net: Reindeer_0/N_1259
  6.722                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.reg_file_write_data_0_ns_RNO_1[25]:D (r)
               +     0.371          cell: ADLIB:CFG4
  7.093                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.reg_file_write_data_0_ns_RNO_1[25]:Y (f)
               +     0.304          net: Reindeer_0/r_m2_0_a2_1_5_1
  7.397                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.reg_file_write_data_0_ns_RNO_0[25]:C (f)
               +     0.311          cell: ADLIB:CFG4
  7.708                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.reg_file_write_data_0_ns_RNO_0[25]:Y (f)
               +     1.003          net: Reindeer_0/r_m2_0_a2_1_5
  8.711                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.reg_file_write_data_0_ns[25]:D (f)
               +     0.221          cell: ADLIB:CFG4
  8.932                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.reg_file_write_data_0_ns[25]:Y (r)
               +     0.638          net: Reindeer_0/reg_file_write_data[25]
  9.570                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_1/CFG_12:B (r)
               +     0.191          cell: ADLIB:CFG2_IP_BC
  9.761                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_1/CFG_12:IPB (r)
               +     0.043          net: Reindeer_0/PulseRain_RV2T_MCU_i_PulseRain_RV2T_core_i_RV2T_reg_file_i_single_clk_ram_rs2_mem_mem_0_1/C_DIN_net[9]
  9.804                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_1/INST_RAM64x18_IP:C_DIN[9] (r)
                                    
  9.804                        data arrival time
  ________________________________________________________
  Data required time calculation
  6.250                        FCCC_0/GL0
               +     0.000          Clock source
  6.250                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.223          Clock generation
  8.473                        
               +     0.259          net: FCCC_0/GL0_net
  8.732                        FCCC_0/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  8.909                        FCCC_0/GL0_INST:YWn (f)
               +     0.358          net: FCCC_0/GL0_INST/U0_YWn
  9.267                        FCCC_0/GL0_INST/U0_RGB1_RGB12:An (f)
               +     0.316          cell: ADLIB:RGB
  9.583                        FCCC_0/GL0_INST/U0_RGB1_RGB12:YR (r)
               +     0.469          net: FCCC_0/GL0_INST/U0_RGB1_RGB12_rgbr_net_1
  10.052                       Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_1/FF_12:CLK (r)
               +     0.059          cell: ADLIB:SLE_IP_CLK
  10.111                       Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_1/FF_12:IPCLKn (f)
               +     0.089          net: Reindeer_0/PulseRain_RV2T_MCU_i_PulseRain_RV2T_core_i_RV2T_reg_file_i_single_clk_ram_rs2_mem_mem_0_1/C_CLK_net
  10.200                       Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_1/INST_RAM64x18_IP:C_CLK (r)
               -     0.088          Library setup time: ADLIB:RAM64x18_IP
  10.112                       Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_1/INST_RAM64x18_IP:C_DIN[9]
                                    
  10.112                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                  RXD
  To:                    Reindeer_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:D
  Delay (ns):            3.603                                                                           
  Slack (ns):                                                                                            
  Arrival (ns):          3.603                                                                           
  Required (ns):                                                                                         
  Setup (ns):            0.254                                                                           
  External Setup (ns):   0.146                                                                           


Expanded Path 1
  From: RXD
  To: Reindeer_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:D
  data required time                             N/C       
  data arrival time                          -   3.603     
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        RXD (r)
               +     0.000          net: RXD
  0.000                        RXD_ibuf/U0/U_IOPAD:PAD (r)
               +     1.108          cell: ADLIB:IOPAD_IN
  1.108                        RXD_ibuf/U0/U_IOPAD:Y (r)
               +    -0.014          net: RXD_ibuf/U0/YIN1
  1.094                        RXD_ibuf/U0/U_IOINFF:A (r)
               +     0.066          cell: ADLIB:IOINFF_BYPASS
  1.160                        RXD_ibuf/U0/U_IOINFF:Y (r)
               +     2.443          net: RXD_c
  3.603                        Reindeer_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:D (r)
                                    
  3.603                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.157          Clock generation
  N/C                          
               +     0.251          net: FCCC_0/GL0_net
  N/C                          FCCC_0/GL0_INST:An (r)
               +     0.173          cell: ADLIB:GBM
  N/C                          FCCC_0/GL0_INST:YEn (f)
               +     0.348          net: FCCC_0/GL0_INST/U0_YWn_GEast
  N/C                          FCCC_0/GL0_INST/U0_RGB1_RGB9:An (f)
               +     0.307          cell: ADLIB:RGB
  N/C                          FCCC_0/GL0_INST/U0_RGB1_RGB9:YL (r)
               +     0.475          net: FCCC_0/GL0_INST/U0_RGB1_RGB9_rgbl_net_1
  N/C                          Reindeer_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  N/C                          Reindeer_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK
  To:                    LED_GREEN
  Delay (ns):            7.394                                                                           
  Slack (ns):                                                                                            
  Arrival (ns):          11.245                                                                          
  Required (ns):                                                                                         
  Clock to Out (ns):     11.245                                                                          

Path 2
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK
  To:                    LED_RED
  Delay (ns):            6.668                                                                           
  Slack (ns):                                                                                            
  Arrival (ns):          10.519                                                                          
  Required (ns):                                                                                         
  Clock to Out (ns):     10.519                                                                          

Path 3
  From:                  Reindeer_0/TXD_Z:CLK
  To:                    TXD
  Delay (ns):            5.324                                                                           
  Slack (ns):                                                                                            
  Arrival (ns):          9.147                                                                           
  Required (ns):                                                                                         
  Clock to Out (ns):     9.147                                                                           


Expanded Path 1
  From: Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK
  To: LED_GREEN
  data required time                             N/C       
  data arrival time                          -   11.245    
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.223          Clock generation
  2.223                        
               +     0.259          net: FCCC_0/GL0_net
  2.482                        FCCC_0/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  2.659                        FCCC_0/GL0_INST:YWn (f)
               +     0.358          net: FCCC_0/GL0_INST/U0_YWn
  3.017                        FCCC_0/GL0_INST/U0_RGB1_RGB14:An (f)
               +     0.316          cell: ADLIB:RGB
  3.333                        FCCC_0/GL0_INST/U0_RGB1_RGB14:YR (r)
               +     0.518          net: FCCC_0/GL0_INST/U0_RGB1_RGB14_rgbr_net_1
  3.851                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  3.938                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:Q (r)
               +     3.223          net: LED_RED_c
  7.161                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state_RNIBCFF[1]:A (r)
               +     0.134          cell: ADLIB:CFG1
  7.295                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state_RNIBCFF[1]:Y (f)
               +     0.904          net: LED_GREEN_c
  8.199                        LED_GREEN_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  8.529                        LED_GREEN_obuf/U0/U_IOOUTFF:Y (f)
               +     0.312          net: LED_GREEN_obuf/U0/DOUT
  8.841                        LED_GREEN_obuf/U0/U_IOPAD:D (f)
               +     2.404          cell: ADLIB:IOPAD_TRI
  11.245                       LED_GREEN_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: LED_GREEN
  11.245                       LED_GREEN (f)
                                    
  11.245                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.223          Clock generation
  N/C                          
                                    
  N/C                          LED_GREEN (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                  Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.X_ret_46:ALn
  Delay (ns):            3.065                                                                           
  Slack (ns):            2.813                                                                           
  Arrival (ns):          6.908                                                                           
  Required (ns):         9.721                                                                           
  Recovery (ns):         0.353                                                                           
  Minimum Period (ns):   3.437                                                                           
  Skew (ns):             0.019                                                                           

Path 2
  From:                  Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.X_ret_24:ALn
  Delay (ns):            3.065                                                                           
  Slack (ns):            2.813                                                                           
  Arrival (ns):          6.908                                                                           
  Required (ns):         9.721                                                                           
  Recovery (ns):         0.353                                                                           
  Minimum Period (ns):   3.437                                                                           
  Skew (ns):             0.019                                                                           

Path 3
  From:                  Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.X_ret_25:ALn
  Delay (ns):            3.065                                                                           
  Slack (ns):            2.813                                                                           
  Arrival (ns):          6.908                                                                           
  Required (ns):         9.721                                                                           
  Recovery (ns):         0.353                                                                           
  Minimum Period (ns):   3.437                                                                           
  Skew (ns):             0.019                                                                           

Path 4
  From:                  Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.X_ret_63:ALn
  Delay (ns):            3.065                                                                           
  Slack (ns):            2.813                                                                           
  Arrival (ns):          6.908                                                                           
  Required (ns):         9.721                                                                           
  Recovery (ns):         0.353                                                                           
  Minimum Period (ns):   3.437                                                                           
  Skew (ns):             0.019                                                                           

Path 5
  From:                  Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.X_ret_51:ALn
  Delay (ns):            3.065                                                                           
  Slack (ns):            2.813                                                                           
  Arrival (ns):          6.908                                                                           
  Required (ns):         9.721                                                                           
  Recovery (ns):         0.353                                                                           
  Minimum Period (ns):   3.437                                                                           
  Skew (ns):             0.019                                                                           


Expanded Path 1
  From: Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To: Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.X_ret_46:ALn
  data required time                             9.721     
  data arrival time                          -   6.908     
  slack                                          2.813     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.223          Clock generation
  2.223                        
               +     0.259          net: FCCC_0/GL0_net
  2.482                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  2.660                        FCCC_0/GL0_INST:YEn (f)
               +     0.360          net: FCCC_0/GL0_INST/U0_YWn_GEast
  3.020                        FCCC_0/GL0_INST/U0_RGB1_RGB13:An (f)
               +     0.317          cell: ADLIB:RGB
  3.337                        FCCC_0/GL0_INST/U0_RGB1_RGB13:YL (r)
               +     0.506          net: FCCC_0/GL0_INST/U0_RGB1_RGB13_rgbl_net_1
  3.843                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK (r)
               +     0.110          cell: ADLIB:SLE
  3.953                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:Q (f)
               +     0.321          net: Reindeer_0/cpu_reset
  4.274                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset_RNIKJKK:A (f)
               +     0.095          cell: ADLIB:CFG2
  4.369                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset_RNIKJKK:Y (r)
               +     0.948          net: Reindeer_0/N_25755
  5.317                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset_RNIKJKK_0:An (f)
               +     0.374          cell: ADLIB:GBM
  5.691                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset_RNIKJKK_0:YWn (f)
               +     0.355          net: Reindeer_0/ocd_i_debug_coprocessor_i_cpu_reset_RNIKJKK_0/U0_YWn
  6.046                        Reindeer_0/ocd_i_debug_coprocessor_i_cpu_reset_RNIKJKK_0/U0_RGB1_RGB3:An (f)
               +     0.316          cell: ADLIB:RGB
  6.362                        Reindeer_0/ocd_i_debug_coprocessor_i_cpu_reset_RNIKJKK_0/U0_RGB1_RGB3:YR (r)
               +     0.546          net: Reindeer_0/ocd_i_debug_coprocessor_i_cpu_reset_RNIKJKK_0/U0_RGB1_RGB3_rgbr_net_1
  6.908                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.X_ret_46:ALn (r)
                                    
  6.908                        data arrival time
  ________________________________________________________
  Data required time calculation
  6.250                        FCCC_0/GL0
               +     0.000          Clock source
  6.250                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.223          Clock generation
  8.473                        
               +     0.259          net: FCCC_0/GL0_net
  8.732                        FCCC_0/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  8.909                        FCCC_0/GL0_INST:YWn (f)
               +     0.358          net: FCCC_0/GL0_INST/U0_YWn
  9.267                        FCCC_0/GL0_INST/U0_RGB1_RGB10:An (f)
               +     0.316          cell: ADLIB:RGB
  9.583                        FCCC_0/GL0_INST/U0_RGB1_RGB10:YR (r)
               +     0.491          net: FCCC_0/GL0_INST/U0_RGB1_RGB10_rgbr_net_1
  10.074                       Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.X_ret_46:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  9.721                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.X_ret_46:ALn
                                    
  9.721                        data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain osc_in

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin FCCC_0/CLK0_PAD_INST/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

