/* This file is autogenerated, do not manually alter.    */
/* If you are in the v5 tree, you can refresh headers    */
/* with the genheader utility in .../v5/scripts          */
#ifndef	MCPUIND_PROGMODEL_EF10_DEFS_H
#define	MCPUIND_PROGMODEL_EF10_DEFS_H

/*------------------------------------------------------------*/
/*
 * EMCR_DZ_TXDP_DMA_CONFIG_REG(32bit):
 * 
 */
#define	EMCR_DZ_TXDP_DMA_CONFIG_REG 0x00000000
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_TAG_MGR_ENABLE_LBN 6
#define	EMCRF_DZ_TAG_MGR_ENABLE_WIDTH 2


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_TXDP0_TAG_LOAD_REG(32bit):
 * 
 */
#define	EMCR_DZ_TXDP0_TAG_LOAD_REG 0x00000004
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_TX0_TAGS_LBN 0
#define	EMCRF_DZ_TX0_TAGS_WIDTH 6


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_TXDP1_TAG_LOAD_REG(32bit):
 * 
 */
#define	EMCR_DZ_TXDP1_TAG_LOAD_REG 0x00000008
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_TX1_TAGS_LBN 0
#define	EMCRF_DZ_TX1_TAGS_WIDTH 6


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_TXDP_PAD_CONTROL_REG(32bit):
 * 
 */
#define	EMCR_DZ_TXDP_PAD_CONTROL_REG 0x0000000c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_TXDP1_DISABLE_PADDING_LBN 1
#define	EMCRF_DZ_TXDP1_DISABLE_PADDING_WIDTH 1
#define	EMCRF_DZ_TXDP0_DISABLE_PADDING_LBN 0
#define	EMCRF_DZ_TXDP0_DISABLE_PADDING_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_VI_CTL_CFG_REG(32bit):
 * 
 */
#define	EMCR_DZ_VI_CTL_CFG_REG 0x00000010
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_VI_STRIPE_EN_LBN 5
#define	EMCRF_DZ_VI_STRIPE_EN_WIDTH 1
#define	EMCRF_DZ_EVQ_WR_THROTTLE_LBN 1
#define	EMCRF_DZ_EVQ_WR_THROTTLE_WIDTH 4
#define	EMCRF_DZ_VI_ID_MODE_LBN 0
#define	EMCRF_DZ_VI_ID_MODE_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PD_RX_WHASH_CONFIG_REG(32bit):
 * 
 */
#define	EMCR_DZ_PD_RX_WHASH_CONFIG_REG 0x00000014
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PD_RX_WHASH_CONFIG_REG_RESET 0x84


#define	EMCRF_DZ_PD_RX_SLOW_CYCLES_LBN 4
#define	EMCRF_DZ_PD_RX_SLOW_CYCLES_WIDTH 4
#define	EMCRF_DZ_PD_RX_FAST_CYCLES_LBN 0
#define	EMCRF_DZ_PD_RX_FAST_CYCLES_WIDTH 4


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PD_TX_WHASH_CONFIG_REG(32bit):
 * 
 */
#define	EMCR_DZ_PD_TX_WHASH_CONFIG_REG 0x00000018
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PD_TX_WHASH_CONFIG_REG_RESET 0x84


#define	EMCRF_DZ_PD_TX_SLOW_CYCLES_LBN 4
#define	EMCRF_DZ_PD_TX_SLOW_CYCLES_WIDTH 4
#define	EMCRF_DZ_PD_TX_FAST_CYCLES_LBN 0
#define	EMCRF_DZ_PD_TX_FAST_CYCLES_WIDTH 4


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_LUE_LS_CTL_REG(32bit):
 * 
 */
#define	EMCR_DZ_LUE_LS_CTL_REG 0x00000020
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_LUE_LS_ENABLE_LBN 0
#define	EMCRF_DZ_LUE_LS_ENABLE_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_LUE_CONFIG_REG(32bit):
 * 
 */
#define	EMCR_DZ_LUE_CONFIG_REG 0x00000040
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_LUE_CONFIG_REG_RESET 0x806


#define	EMCRF_DZ_MATCH_REQ_STATE_FF_AF_THR_LBN 8
#define	EMCRF_DZ_MATCH_REQ_STATE_FF_AF_THR_WIDTH 4
#define	EMCRF_DZ_MAX_HOPS_LBN 0
#define	EMCRF_DZ_MAX_HOPS_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_TXDP0_PAUSE_STATE_MASK(32bit):
 * 
 */
#define	EMCR_DZ_TXDP0_PAUSE_STATE_MASK 0x00000044
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_TXDP0_PAUSE_STATE_MASK_RESET 0xffff


#define	EMCRF_DZ_TXDP0_PORT1_PRIO_PAUSE_MASK_LBN 9
#define	EMCRF_DZ_TXDP0_PORT1_PRIO_PAUSE_MASK_WIDTH 7
#define	EMCRF_DZ_TXDP0_PORT1_LEGACY_PAUSE_MASK_LBN 8
#define	EMCRF_DZ_TXDP0_PORT1_LEGACY_PAUSE_MASK_WIDTH 1
#define	EMCRF_DZ_TXDP0_PORT0_PRIO_PAUSE_MASK_LBN 1
#define	EMCRF_DZ_TXDP0_PORT0_PRIO_PAUSE_MASK_WIDTH 7
#define	EMCRF_DZ_TXDP0_PORT0_LEGACY_PAUSE_MASK_LBN 0
#define	EMCRF_DZ_TXDP0_PORT0_LEGACY_PAUSE_MASK_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_TXDP0_PAUSE_STATE_PM_MASK(32bit):
 * 
 */
#define	EMCR_DZ_TXDP0_PAUSE_STATE_PM_MASK 0x00000048
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_TXDP0_PAUSE_STATE_PM_MASK_RESET 0xff


#define	EMCRF_DZ_TXDP0_PM_PRIO_CH_XOFF_MASK_LBN 1
#define	EMCRF_DZ_TXDP0_PM_PRIO_CH_XOFF_MASK_WIDTH 7
#define	EMCRF_DZ_TXDP0_PM_LEGACY_XOFF_MASK_LBN 0
#define	EMCRF_DZ_TXDP0_PM_LEGACY_XOFF_MASK_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_TXDP1_PAUSE_STATE_MASK(32bit):
 * 
 */
#define	EMCR_DZ_TXDP1_PAUSE_STATE_MASK 0x0000004c
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_TXDP1_PAUSE_STATE_MASK_RESET 0xffff


#define	EMCRF_DZ_TXDP1_PORT1_PRIO_PAUSE_MASK_LBN 9
#define	EMCRF_DZ_TXDP1_PORT1_PRIO_PAUSE_MASK_WIDTH 7
#define	EMCRF_DZ_TXDP1_PORT1_LEGACY_PAUSE_MASK_LBN 8
#define	EMCRF_DZ_TXDP1_PORT1_LEGACY_PAUSE_MASK_WIDTH 1
#define	EMCRF_DZ_TXDP1_PORT0_PRIO_PAUSE_MASK_LBN 1
#define	EMCRF_DZ_TXDP1_PORT0_PRIO_PAUSE_MASK_WIDTH 7
#define	EMCRF_DZ_TXDP1_PORT0_LEGACY_PAUSE_MASK_LBN 0
#define	EMCRF_DZ_TXDP1_PORT0_LEGACY_PAUSE_MASK_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_TXDP1_PAUSE_STATE_PM_MASK(32bit):
 * 
 */
#define	EMCR_DZ_TXDP1_PAUSE_STATE_PM_MASK 0x00000050
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_TXDP1_PAUSE_STATE_PM_MASK_RESET 0xff


#define	EMCRF_DZ_TXDP1_PM_PRIO_CH_XOFF_MASK_LBN 1
#define	EMCRF_DZ_TXDP1_PM_PRIO_CH_XOFF_MASK_WIDTH 7
#define	EMCRF_DZ_TXDP1_PM_LEGACY_XOFF_MASK_LBN 0
#define	EMCRF_DZ_TXDP1_PM_LEGACY_XOFF_MASK_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PD_RX_HR_IMEM_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PD_RX_HR_IMEM_TBL 0x00000400
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PD_RX_HR_IMEM_TBL_STEP 4
#define	EMCR_DZ_PD_RX_HR_IMEM_TBL_ROWS 256

#define	EMCRF_DZ_HR_INSTRUCTION_LBN 0
#define	EMCRF_DZ_HR_INSTRUCTION_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PD_RX_HR_LUT_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PD_RX_HR_LUT_TBL 0x00000800
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PD_RX_HR_LUT_TBL_STEP 4
#define	EMCR_DZ_PD_RX_HR_LUT_TBL_ROWS 128

#define	EMCRF_DZ_HR_KEY_LBN 8
#define	EMCRF_DZ_HR_KEY_WIDTH 16
#define	EMCRF_DZ_HR_IADDR_LBN 0
#define	EMCRF_DZ_HR_IADDR_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PD_RX_HR_LUT_CFG_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PD_RX_HR_LUT_CFG_TBL 0x00000a00
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PD_RX_HR_LUT_CFG_TBL_STEP 4
#define	EMCR_DZ_PD_RX_HR_LUT_CFG_TBL_ROWS 16

#define	EMCRF_DZ_HR_LUT_OFFSET_LBN 15
#define	EMCRF_DZ_HR_LUT_OFFSET_WIDTH 7
#define	EMCRF_DZ_HR_LUT_CFG_LEN_LBN 8
#define	EMCRF_DZ_HR_LUT_CFG_LEN_WIDTH 7
#define	EMCRF_DZ_HR_DEF_IADR_LBN 0
#define	EMCRF_DZ_HR_DEF_IADR_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PD_RX_SL_IMEM_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PD_RX_SL_IMEM_TBL 0x00000c00
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PD_RX_SL_IMEM_TBL_STEP 4
#define	EMCR_DZ_PD_RX_SL_IMEM_TBL_ROWS 256

#define	EMCRF_DZ_SL_INSTRUCTION_LBN 0
#define	EMCRF_DZ_SL_INSTRUCTION_WIDTH 17


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PD_RX_SL_DICPU_VCTR_TBL0(32bit):
 * 
 */
#define	EMCR_DZ_PD_RX_SL_DICPU_VCTR_TBL0 0x00001000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PD_RX_SL_DICPU_VCTR_TBL0_STEP 4
#define	EMCR_DZ_PD_RX_SL_DICPU_VCTR_TBL0_ROWS 848

#define	EMCRF_DZ_SL_IJUMP_0_LBN 0
#define	EMCRF_DZ_SL_IJUMP_0_WIDTH 12


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PD_RX_SL_DICPU_VCTR_TBL1(32bit):
 * 
 */
#define	EMCR_DZ_PD_RX_SL_DICPU_VCTR_TBL1 0x00002000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PD_RX_SL_DICPU_VCTR_TBL1_STEP 4
#define	EMCR_DZ_PD_RX_SL_DICPU_VCTR_TBL1_ROWS 848

#define	EMCRF_DZ_SL_IJUMP_1_LBN 0
#define	EMCRF_DZ_SL_IJUMP_1_WIDTH 12


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PD_RX_DICPU_TPZ_HASH_KEY_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PD_RX_DICPU_TPZ_HASH_KEY_TBL 0x00003000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PD_RX_DICPU_TPZ_HASH_KEY_TBL_STEP 4
#define	EMCR_DZ_PD_RX_DICPU_TPZ_HASH_KEY_TBL_ROWS 640

#define	EMCRF_DZ_KEY_WORD_LBN 0
#define	EMCRF_DZ_KEY_WORD_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PD_RX_DICPU_IMEM_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PD_RX_DICPU_IMEM_TBL 0x00004000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PD_RX_DICPU_IMEM_TBL_STEP 4
#define	EMCR_DZ_PD_RX_DICPU_IMEM_TBL_ROWS 4096

#define	EMCRF_DZ_DICPU_INSTR_LBN 0
#define	EMCRF_DZ_DICPU_INSTR_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PD_RX_DICPU_RSS_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PD_RX_DICPU_RSS_TBL 0x00008000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PD_RX_DICPU_RSS_TBL_STEP 4
#define	EMCR_DZ_PD_RX_DICPU_RSS_TBL_ROWS 8192

#define	EMCRF_DZ_RSS_OFFST_LBN 0
#define	EMCRF_DZ_RSS_OFFST_WIDTH 6


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PD_TX_HR_IMEM_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PD_TX_HR_IMEM_TBL 0x00010400
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PD_TX_HR_IMEM_TBL_STEP 4
#define	EMCR_DZ_PD_TX_HR_IMEM_TBL_ROWS 256

#define	EMCRF_DZ_TX_HR_INSTRUCTION_LBN 0
#define	EMCRF_DZ_TX_HR_INSTRUCTION_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PD_TX_HR_LUT_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PD_TX_HR_LUT_TBL 0x00010800
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PD_TX_HR_LUT_TBL_STEP 4
#define	EMCR_DZ_PD_TX_HR_LUT_TBL_ROWS 128

#define	EMCRF_DZ_TX_HR_KEY_LBN 8
#define	EMCRF_DZ_TX_HR_KEY_WIDTH 16
#define	EMCRF_DZ_TX_HR_IADDR_LBN 0
#define	EMCRF_DZ_TX_HR_IADDR_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PD_TX_HR_LUT_CFG_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PD_TX_HR_LUT_CFG_TBL 0x00010a00
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PD_TX_HR_LUT_CFG_TBL_STEP 4
#define	EMCR_DZ_PD_TX_HR_LUT_CFG_TBL_ROWS 16

#define	EMCRF_DZ_TX_HR_LUT_OFFSET_LBN 15
#define	EMCRF_DZ_TX_HR_LUT_OFFSET_WIDTH 7
#define	EMCRF_DZ_TX_HR_LUT_CFG_LEN_LBN 8
#define	EMCRF_DZ_TX_HR_LUT_CFG_LEN_WIDTH 7
#define	EMCRF_DZ_TX_HR_DEF_IADR_LBN 0
#define	EMCRF_DZ_TX_HR_DEF_IADR_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PD_TX_SL_IMEM_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PD_TX_SL_IMEM_TBL 0x00010c00
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PD_TX_SL_IMEM_TBL_STEP 4
#define	EMCR_DZ_PD_TX_SL_IMEM_TBL_ROWS 256

#define	EMCRF_DZ_TX_SL_INSTRUCTION_LBN 0
#define	EMCRF_DZ_TX_SL_INSTRUCTION_WIDTH 17


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PD_TX_SL_DICPU_VCTR_TBL0(32bit):
 * 
 */
#define	EMCR_DZ_PD_TX_SL_DICPU_VCTR_TBL0 0x00011000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PD_TX_SL_DICPU_VCTR_TBL0_STEP 4
#define	EMCR_DZ_PD_TX_SL_DICPU_VCTR_TBL0_ROWS 848

#define	EMCRF_DZ_TX_SL_IJUMP_0_LBN 0
#define	EMCRF_DZ_TX_SL_IJUMP_0_WIDTH 12


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PD_TX_SL_DICPU_VCTR_TBL1(32bit):
 * 
 */
#define	EMCR_DZ_PD_TX_SL_DICPU_VCTR_TBL1 0x00012000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PD_TX_SL_DICPU_VCTR_TBL1_STEP 4
#define	EMCR_DZ_PD_TX_SL_DICPU_VCTR_TBL1_ROWS 848

#define	EMCRF_DZ_TX_SL_IJUMP_1_LBN 0
#define	EMCRF_DZ_TX_SL_IJUMP_1_WIDTH 12


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PD_TX_DICPU_TPZ_HASH_KEY_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PD_TX_DICPU_TPZ_HASH_KEY_TBL 0x00013000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PD_TX_DICPU_TPZ_HASH_KEY_TBL_STEP 4
#define	EMCR_DZ_PD_TX_DICPU_TPZ_HASH_KEY_TBL_ROWS 640

/* defined as EMCRF_DZ_KEY_WORD_LBN 0; access=rw reset=0 */
/* defined as EMCRF_DZ_KEY_WORD_WIDTH 32 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PD_TX_DICPU_IMEM_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PD_TX_DICPU_IMEM_TBL 0x00014000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PD_TX_DICPU_IMEM_TBL_STEP 4
#define	EMCR_DZ_PD_TX_DICPU_IMEM_TBL_ROWS 4096

#define	EMCRF_DZ_TX_DICPU_INSTR_LBN 0
#define	EMCRF_DZ_TX_DICPU_INSTR_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PD_TX_DICPU_RSS_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PD_TX_DICPU_RSS_TBL 0x00018000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PD_TX_DICPU_RSS_TBL_STEP 4
#define	EMCR_DZ_PD_TX_DICPU_RSS_TBL_ROWS 8192

/* defined as EMCRF_DZ_RSS_OFFST_LBN 0; access=rw reset=0 */
/* defined as EMCRF_DZ_RSS_OFFST_WIDTH 6 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_DP_RX_IMEM_TBL(32bit):
 * 
 */
#define	EMCR_DZ_DP_RX_IMEM_TBL 0x00020000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_DP_RX_IMEM_TBL_STEP 4
#define	EMCR_DZ_DP_RX_IMEM_TBL_ROWS 2048

#define	EMCRF_DZ_DP_RX_INSTRUCTION_LBN 0
#define	EMCRF_DZ_DP_RX_INSTRUCTION_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_DP_TX0_IMEM_TBL(32bit):
 * 
 */
#define	EMCR_DZ_DP_TX0_IMEM_TBL 0x00024000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_DP_TX0_IMEM_TBL_STEP 4
#define	EMCR_DZ_DP_TX0_IMEM_TBL_ROWS 2048

#define	EMCRF_DZ_DP_TX0_INSTRUCTION_LBN 0
#define	EMCRF_DZ_DP_TX0_INSTRUCTION_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_DP_TX1_IMEM_TBL(32bit):
 * 
 */
#define	EMCR_DZ_DP_TX1_IMEM_TBL 0x00028000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_DP_TX1_IMEM_TBL_STEP 4
#define	EMCR_DZ_DP_TX1_IMEM_TBL_ROWS 2048

#define	EMCRF_DZ_DP_TX1_INSTRUCTION_LBN 0
#define	EMCRF_DZ_DP_TX1_INSTRUCTION_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_CAP_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_CAP_REG 0x0002e000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_NWKENG_CAP_REG_STEP 4
#define	EMCR_DZ_NWKENG_CAP_REG_ROWS 7

#define	EMCRF_DZ_CAP_CSR_DAT_LBN 0
#define	EMCRF_DZ_CAP_CSR_DAT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V0_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V0_REG 0x0002e120
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V0_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V0_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V0_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V0_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V0_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V0_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V0_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V0_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V0_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V0_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V0_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V0_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V0_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V0_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V0_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V0_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V0_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V0_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V0_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V0_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V0_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V0_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V0_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V0_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V1_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V1_REG 0x0002e124
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V1_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V1_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V1_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V1_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V1_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V1_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V1_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V1_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V1_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V1_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V1_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V1_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V1_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V1_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V1_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V1_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V1_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V1_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V1_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V1_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V1_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V1_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V1_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V1_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V2_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V2_REG 0x0002e128
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V2_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V2_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V2_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V2_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V2_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V2_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V2_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V2_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V2_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V2_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V2_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V2_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V2_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V2_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V2_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V2_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V2_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V2_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V2_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V2_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V2_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V2_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V2_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V2_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V3_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V3_REG 0x0002e12c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V3_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V3_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V3_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V3_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V3_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V3_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V3_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V3_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V3_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V3_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V3_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V3_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V3_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V3_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V3_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V3_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V3_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V3_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V3_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V3_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V3_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V3_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V3_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V3_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V4_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V4_REG 0x0002e130
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V4_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V4_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V4_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V4_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V4_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V4_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V4_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V4_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V4_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V4_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V4_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V4_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V4_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V4_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V4_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V4_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V4_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V4_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V4_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V4_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V4_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V4_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V4_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V4_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V5_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V5_REG 0x0002e134
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V5_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V5_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V5_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V5_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V5_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V5_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V5_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V5_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V5_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V5_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V5_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V5_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V5_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V5_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V5_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V5_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V5_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V5_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V5_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V5_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V5_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V5_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V5_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V5_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V6_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V6_REG 0x0002e138
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V6_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V6_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V6_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V6_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V6_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V6_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V6_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V6_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V6_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V6_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V6_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V6_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V6_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V6_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V6_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V6_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V6_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V6_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V6_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V6_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V6_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V6_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V6_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V6_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V7_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V7_REG 0x0002e13c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V7_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V7_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V7_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V7_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V7_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V7_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V7_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V7_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V7_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V7_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V7_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V7_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V7_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V7_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V7_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V7_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V7_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V7_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V7_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V7_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V7_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V7_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V7_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V7_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V8_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V8_REG 0x0002e140
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V8_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V8_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V8_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V8_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V8_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V8_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V8_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V8_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V8_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V8_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V8_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V8_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V8_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V8_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V8_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V8_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V8_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V8_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V8_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V8_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V8_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V8_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V8_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V8_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V9_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V9_REG 0x0002e144
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V9_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V9_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V9_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V9_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V9_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V9_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V9_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V9_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V9_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V9_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V9_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V9_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V9_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V9_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V9_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V9_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V9_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V9_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V9_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V9_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V9_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V9_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V9_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V9_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V10_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V10_REG 0x0002e148
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V10_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V10_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V10_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V10_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V10_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V10_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V10_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V10_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V10_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V10_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V10_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V10_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V10_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V10_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V10_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V10_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V10_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V10_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V10_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V10_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V10_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V10_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V10_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V10_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V11_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V11_REG 0x0002e14c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V11_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V11_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V11_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V11_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V11_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V11_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V11_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V11_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V11_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V11_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V11_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V11_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V11_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V11_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V11_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V11_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V11_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V11_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V11_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V11_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V11_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V11_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V11_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V11_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V12_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V12_REG 0x0002e150
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V12_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V12_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V12_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V12_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V12_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V12_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V12_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V12_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V12_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V12_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V12_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V12_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V12_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V12_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V12_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V12_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V12_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V12_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V12_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V12_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V12_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V12_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V12_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V12_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V13_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V13_REG 0x0002e154
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V13_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V13_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V13_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V13_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V13_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V13_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V13_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V13_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V13_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V13_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V13_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V13_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V13_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V13_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V13_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V13_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V13_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V13_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V13_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V13_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V13_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V13_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V13_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V13_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V14_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V14_REG 0x0002e158
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V14_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V14_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V14_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V14_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V14_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V14_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V14_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V14_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V14_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V14_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V14_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V14_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V14_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V14_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V14_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V14_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V14_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V14_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V14_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V14_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V14_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V14_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V14_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V14_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V15_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V15_REG 0x0002e15c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V15_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V15_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V15_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V15_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V15_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V15_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V15_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V15_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V15_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V15_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V15_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V15_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V15_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V15_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V15_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V15_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V15_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V15_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V15_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V15_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V15_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V15_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V15_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V15_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V16_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V16_REG 0x0002e160
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V16_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V16_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V16_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V16_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V16_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V16_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V16_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V16_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V16_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V16_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V16_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V16_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V16_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V16_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V16_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V16_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V16_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V16_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V16_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V16_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V16_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V16_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V16_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V16_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V17_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V17_REG 0x0002e164
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V17_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V17_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V17_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V17_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V17_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V17_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V17_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V17_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V17_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V17_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V17_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V17_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V17_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V17_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V17_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V17_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V17_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V17_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V17_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V17_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V17_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V17_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V17_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V17_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V18_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V18_REG 0x0002e168
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V18_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V18_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V18_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V18_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V18_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V18_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V18_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V18_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V18_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V18_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V18_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V18_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V18_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V18_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V18_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V18_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V18_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V18_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V18_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V18_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V18_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V18_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V18_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V18_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V19_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V19_REG 0x0002e16c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V19_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V19_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V19_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V19_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V19_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V19_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V19_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V19_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V19_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V19_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V19_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V19_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V19_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V19_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V19_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V19_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V19_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V19_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V19_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V19_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V19_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V19_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V19_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V19_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V20_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V20_REG 0x0002e170
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V20_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V20_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V20_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V20_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V20_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V20_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V20_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V20_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V20_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V20_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V20_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V20_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V20_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V20_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V20_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V20_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V20_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V20_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V20_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V20_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V20_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V20_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V20_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V20_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V21_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V21_REG 0x0002e174
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V21_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V21_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V21_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V21_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V21_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V21_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V21_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V21_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V21_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V21_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V21_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V21_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V21_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V21_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V21_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V21_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V21_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V21_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V21_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V21_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V21_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V21_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V21_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V21_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V22_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V22_REG 0x0002e178
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V22_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V22_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V22_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V22_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V22_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V22_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V22_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V22_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V22_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V22_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V22_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V22_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V22_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V22_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V22_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V22_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V22_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V22_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V22_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V22_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V22_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V22_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V22_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V22_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V23_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V23_REG 0x0002e17c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V23_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V23_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V23_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V23_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V23_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V23_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V23_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V23_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V23_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V23_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V23_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V23_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V23_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V23_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V23_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V23_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V23_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V23_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V23_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V23_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V23_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V23_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V23_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V23_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V24_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V24_REG 0x0002e180
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V24_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V24_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V24_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V24_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V24_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V24_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V24_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V24_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V24_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V24_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V24_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V24_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V24_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V24_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V24_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V24_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V24_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V24_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V24_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V24_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V24_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V24_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V24_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V24_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V25_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V25_REG 0x0002e184
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V25_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V25_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V25_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V25_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V25_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V25_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V25_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V25_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V25_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V25_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V25_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V25_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V25_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V25_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V25_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V25_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V25_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V25_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V25_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V25_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V25_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V25_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V25_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V25_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V26_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V26_REG 0x0002e188
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V26_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V26_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V26_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V26_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V26_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V26_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V26_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V26_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V26_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V26_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V26_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V26_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V26_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V26_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V26_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V26_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V26_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V26_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V26_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V26_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V26_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V26_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V26_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V26_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V27_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V27_REG 0x0002e18c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V27_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V27_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V27_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V27_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V27_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V27_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V27_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V27_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V27_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V27_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V27_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V27_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V27_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V27_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V27_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V27_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V27_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V27_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V27_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V27_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V27_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V27_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V27_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V27_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V28_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V28_REG 0x0002e190
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V28_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V28_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V28_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V28_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V28_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V28_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V28_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V28_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V28_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V28_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V28_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V28_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V28_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V28_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V28_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V28_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V28_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V28_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V28_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V28_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V28_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V28_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V28_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V28_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V29_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V29_REG 0x0002e194
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V29_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V29_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V29_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V29_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V29_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V29_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V29_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V29_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V29_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V29_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V29_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V29_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V29_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V29_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V29_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V29_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V29_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V29_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V29_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V29_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V29_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V29_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V29_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V29_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V30_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V30_REG 0x0002e198
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V30_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V30_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V30_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V30_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V30_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V30_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V30_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V30_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V30_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V30_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V30_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V30_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V30_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V30_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V30_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V30_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V30_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V30_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V30_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V30_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V30_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V30_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V30_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V30_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V31_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V31_REG 0x0002e19c
/* hunta0=mc_gbl_reg */

/* defined as EMCRF_DZ_V30_GROUP5_EN_LBN 23; access=rw reset=0 */
/* defined as EMCRF_DZ_V30_GROUP5_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V30_GROUP5_SEL_LBN 20; access=rw reset=0 */
/* defined as EMCRF_DZ_V30_GROUP5_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V30_GROUP4_EN_LBN 19; access=rw reset=0 */
/* defined as EMCRF_DZ_V30_GROUP4_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V30_GROUP4_SEL_LBN 16; access=rw reset=0 */
/* defined as EMCRF_DZ_V30_GROUP4_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V30_GROUP3_EN_LBN 15; access=rw reset=0 */
/* defined as EMCRF_DZ_V30_GROUP3_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V30_GROUP3_SEL_LBN 12; access=rw reset=0 */
/* defined as EMCRF_DZ_V30_GROUP3_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V30_GROUP2_EN_LBN 11; access=rw reset=0 */
/* defined as EMCRF_DZ_V30_GROUP2_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V30_GROUP2_SEL_LBN 8; access=rw reset=0 */
/* defined as EMCRF_DZ_V30_GROUP2_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V30_GROUP1_EN_LBN 7; access=rw reset=0 */
/* defined as EMCRF_DZ_V30_GROUP1_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V30_GROUP1_SEL_LBN 4; access=rw reset=0 */
/* defined as EMCRF_DZ_V30_GROUP1_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V30_GROUP0_EN_LBN 3; access=rw reset=0 */
/* defined as EMCRF_DZ_V30_GROUP0_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V30_GROUP0_SEL_LBN 0; access=rw reset=0 */
/* defined as EMCRF_DZ_V30_GROUP0_SEL_WIDTH 3 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V32_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V32_REG 0x0002e1a0
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V32_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V32_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V32_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V32_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V32_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V32_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V32_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V32_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V32_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V32_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V32_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V32_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V32_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V32_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V32_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V32_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V32_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V32_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V32_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V32_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V32_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V32_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V32_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V32_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V33_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V33_REG 0x0002e1a4
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V33_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V33_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V33_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V33_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V33_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V33_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V33_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V33_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V33_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V33_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V33_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V33_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V33_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V33_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V33_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V33_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V33_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V33_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V33_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V33_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V33_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V33_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V33_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V33_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V34_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V34_REG 0x0002e1a8
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V34_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V34_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V34_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V34_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V34_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V34_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V34_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V34_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V34_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V34_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V34_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V34_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V34_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V34_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V34_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V34_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V34_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V34_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V34_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V34_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V34_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V34_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V34_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V34_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V35_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V35_REG 0x0002e1ac
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V35_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V35_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V35_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V35_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V35_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V35_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V35_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V35_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V35_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V35_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V35_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V35_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V35_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V35_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V35_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V35_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V35_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V35_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V35_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V35_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V35_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V35_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V35_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V35_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V36_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V36_REG 0x0002e1b0
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V36_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V36_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V36_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V36_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V36_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V36_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V36_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V36_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V36_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V36_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V36_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V36_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V36_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V36_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V36_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V36_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V36_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V36_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V36_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V36_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V36_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V36_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V36_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V36_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V37_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V37_REG 0x0002e1b4
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V37_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V37_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V37_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V37_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V37_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V37_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V37_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V37_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V37_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V37_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V37_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V37_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V37_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V37_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V37_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V37_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V37_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V37_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V37_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V37_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V37_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V37_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V37_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V37_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V38_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V38_REG 0x0002e1b8
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V38_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V38_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V38_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V38_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V38_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V38_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V38_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V38_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V38_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V38_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V38_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V38_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V38_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V38_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V38_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V38_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V38_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V38_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V38_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V38_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V38_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V38_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V38_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V38_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V39_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V39_REG 0x0002e1bc
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V39_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V39_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V39_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V39_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V39_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V39_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V39_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V39_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V39_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V39_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V39_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V39_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V39_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V39_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V39_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V39_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V39_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V39_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V39_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V39_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V39_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V39_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V39_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V39_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V40_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V40_REG 0x0002e1c0
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V40_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V40_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V40_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V40_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V40_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V40_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V40_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V40_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V40_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V40_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V40_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V40_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V40_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V40_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V40_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V40_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V40_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V40_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V40_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V40_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V40_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V40_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V40_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V40_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V41_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V41_REG 0x0002e1c4
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V41_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V41_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V41_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V41_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V41_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V41_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V41_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V41_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V41_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V41_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V41_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V41_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V41_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V41_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V41_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V41_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V41_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V41_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V41_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V41_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V41_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V41_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V41_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V41_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V42_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V42_REG 0x0002e1c8
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V42_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V42_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V42_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V42_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V42_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V42_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V42_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V42_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V42_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V42_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V42_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V42_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V42_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V42_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V42_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V42_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V42_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V42_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V42_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V42_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V42_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V42_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V42_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V42_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V43_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V43_REG 0x0002e1cc
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V43_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V43_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V43_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V43_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V43_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V43_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V43_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V43_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V43_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V43_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V43_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V43_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V43_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V43_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V43_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V43_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V43_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V43_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V43_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V43_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V43_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V43_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V43_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V43_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V44_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V44_REG 0x0002e1d0
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V44_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V44_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V44_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V44_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V44_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V44_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V44_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V44_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V44_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V44_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V44_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V44_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V44_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V44_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V44_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V44_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V44_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V44_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V44_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V44_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V44_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V44_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V44_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V44_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V45_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V45_REG 0x0002e1d4
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V45_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V45_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V45_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V45_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V45_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V45_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V45_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V45_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V45_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V45_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V45_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V45_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V45_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V45_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V45_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V45_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V45_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V45_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V45_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V45_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V45_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V45_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V45_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V45_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V46_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V46_REG 0x0002e1d8
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V46_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V46_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V46_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V46_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V46_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V46_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V46_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V46_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V46_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V46_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V46_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V46_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V46_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V46_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V46_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V46_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V46_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V46_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V46_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V46_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V46_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V46_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V46_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V46_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_V47_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_V47_REG 0x0002e1dc
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_V47_GROUP5_EN_LBN 23
#define	EMCRF_DZ_V47_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_V47_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_V47_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_V47_GROUP4_EN_LBN 19
#define	EMCRF_DZ_V47_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_V47_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_V47_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_V47_GROUP3_EN_LBN 15
#define	EMCRF_DZ_V47_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_V47_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_V47_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_V47_GROUP2_EN_LBN 11
#define	EMCRF_DZ_V47_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_V47_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_V47_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_V47_GROUP1_EN_LBN 7
#define	EMCRF_DZ_V47_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_V47_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_V47_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_V47_GROUP0_EN_LBN 3
#define	EMCRF_DZ_V47_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_V47_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_V47_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKENG_PBMX_OSEL_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKENG_PBMX_OSEL_REG 0x0002e1e0
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_NWKENG_NWKENG_PBMX_CDP_EN_LBN 31
#define	EMCRF_DZ_NWKENG_NWKENG_PBMX_CDP_EN_WIDTH 1
#define	EMCRF_DZ_NWKENG_NWKENG_PBMX_CAP_EN_LBN 30
#define	EMCRF_DZ_NWKENG_NWKENG_PBMX_CAP_EN_WIDTH 1
#define	EMCRF_DZ_NWKENG_TRIG_WRD_EN_LBN 8
#define	EMCRF_DZ_NWKENG_TRIG_WRD_EN_WIDTH 12
#define	EMCRF_DZ_NWKENG_TRIG_WRD_SEL_LBN 0
#define	EMCRF_DZ_NWKENG_TRIG_WRD_SEL_WIDTH 6


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_RXDP_CONFIG_REG(32bit):
 * 
 */
#define	EMCR_DZ_RXDP_CONFIG_REG 0x0002f000
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_RXDP_PAD_HOST_DMA_LBN 0
#define	EMCRF_DZ_RXDP_PAD_HOST_DMA_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_SMC_LS_MODE_REG(32bit):
 * 
 */
#define	EMCR_DZ_SMC_LS_MODE_REG 0x00040040
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_MODE_LBN 0
#define	EMCRF_DZ_MODE_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_SMC_BUFTBL_BOUNDARY_REG(32bit):
 * 
 */
#define	EMCR_DZ_SMC_BUFTBL_BOUNDARY_REG 0x00040050
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_SMC_BUFTBL_BOUNDARY_REG_RESET 0x10000


#define	EMCRF_DZ_BUFTBL_BOUNDARY_LBN 0
#define	EMCRF_DZ_BUFTBL_BOUNDARY_WIDTH 21


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_SMC_DSCR_CACHE_REG(32bit):
 * 
 */
#define	EMCR_DZ_SMC_DSCR_CACHE_REG 0x00040054
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_SMC_DSCR_CACHE_REG_RESET 0x481ffff


#define	EMCRF_DZ_TX_CACHE_SIZE_BITS_LBN 24
#define	EMCRF_DZ_TX_CACHE_SIZE_BITS_WIDTH 3
#define	EMCFE_DZ_TX_CACHESZ_64 6
#define	EMCFE_DZ_TX_CACHESZ_32 5
#define	EMCFE_DZ_TX_CACHESZ_16 4
#define	EMCFE_DZ_TX_CACHESZ_8 3
#define	EMCRF_DZ_RX_CACHE_SIZE_BITS_LBN 21
#define	EMCRF_DZ_RX_CACHE_SIZE_BITS_WIDTH 3
#define	EMCFE_DZ_RX_CACHESZ_64 6
#define	EMCFE_DZ_RX_CACHESZ_32 5
#define	EMCFE_DZ_RX_CACHESZ_16 4
#define	EMCFE_DZ_RX_CACHESZ_8 3
#define	EMCRF_DZ_CACHE_BASE_LBN 0
#define	EMCRF_DZ_CACHE_BASE_WIDTH 21


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_SMC_MACRO_CMD_REG(32bit):
 * 
 */
#define	EMCR_DZ_SMC_MACRO_CMD_REG 0x00040058
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_MACRO_CMD_OP_LBN 0
#define	EMCRF_DZ_MACRO_CMD_OP_WIDTH 4
#define	EMCFE_DZ_SMC_MACRO_CMD_CLR_REGION 2
#define	EMCFE_DZ_SMC_MACRO_CMD_INVALIDATE_SET 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_SMC_MACRO_ARG_REG(32bit):
 * 
 */
#define	EMCR_DZ_SMC_MACRO_ARG_REG 0x0004005c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_MACRO_CMD_ARG_LBN 0
#define	EMCRF_DZ_MACRO_CMD_ARG_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_SMC_MACRO_STATUS_REG(32bit):
 * 
 */
#define	EMCR_DZ_SMC_MACRO_STATUS_REG 0x00040060
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_MACRO_BUSY_LBN 0
#define	EMCRF_DZ_MACRO_BUSY_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_DL_CONFIG_REG(32bit):
 * 
 */
#define	EMCR_DZ_DL_CONFIG_REG 0x00040064
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_DMA_TAG_MNGR_ENBL_LBN 0
#define	EMCRF_DZ_DMA_TAG_MNGR_ENBL_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_DL_TAG_MGR_REG(32bit):
 * 
 */
#define	EMCR_DZ_DL_TAG_MGR_REG 0x00040068
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_DMA_TAG_MNGR_TAG_LBN 0
#define	EMCRF_DZ_DMA_TAG_MNGR_TAG_WIDTH 6


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_DUT_CAPABILITY_REG_TEMP(32bit):
 * 
 */
#define	EMCR_DZ_DUT_CAPABILITY_REG_TEMP 0x00040070
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_DUT_CAPABILITY_REG_TEMP_RESET 0x1


#define	EMCRF_DZ_TOREMOVE_PM_INSTALLED_LBN 0
#define	EMCRF_DZ_TOREMOVE_PM_INSTALLED_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_SYSSERV_CAP_REG(32bit):
 * 
 */
#define	EMCR_DZ_SYSSERV_CAP_REG 0x00040100
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_SYSSERV_CAP_REG_STEP 4
#define	EMCR_DZ_SYSSERV_CAP_REG_ROWS 7

/* defined as EMCRF_DZ_CAP_CSR_DAT_LBN 0; access=rw reset=0 */
/* defined as EMCRF_DZ_CAP_CSR_DAT_WIDTH 32 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_SYSSERV_PBMX_V0_REG(32bit):
 * 
 */
#define	EMCR_DZ_SYSSERV_PBMX_V0_REG 0x00040120
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_SYSSERV_V0_GROUP5_EN_LBN 23
#define	EMCRF_DZ_SYSSERV_V0_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_SYSSERV_V0_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_SYSSERV_V0_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_SYSSERV_V0_GROUP4_EN_LBN 19
#define	EMCRF_DZ_SYSSERV_V0_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_SYSSERV_V0_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_SYSSERV_V0_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_SYSSERV_V0_GROUP3_EN_LBN 15
#define	EMCRF_DZ_SYSSERV_V0_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_SYSSERV_V0_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_SYSSERV_V0_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_SYSSERV_V0_GROUP2_EN_LBN 11
#define	EMCRF_DZ_SYSSERV_V0_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_SYSSERV_V0_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_SYSSERV_V0_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_SYSSERV_V0_GROUP1_EN_LBN 7
#define	EMCRF_DZ_SYSSERV_V0_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_SYSSERV_V0_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_SYSSERV_V0_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_SYSSERV_V0_GROUP0_EN_LBN 3
#define	EMCRF_DZ_SYSSERV_V0_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_SYSSERV_V0_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_SYSSERV_V0_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_SYSSERV_PBMX_V1_REG(32bit):
 * 
 */
#define	EMCR_DZ_SYSSERV_PBMX_V1_REG 0x00040124
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_SYSSERV_V1_GROUP5_EN_LBN 23
#define	EMCRF_DZ_SYSSERV_V1_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_SYSSERV_V1_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_SYSSERV_V1_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_SYSSERV_V1_GROUP4_EN_LBN 19
#define	EMCRF_DZ_SYSSERV_V1_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_SYSSERV_V1_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_SYSSERV_V1_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_SYSSERV_V1_GROUP3_EN_LBN 15
#define	EMCRF_DZ_SYSSERV_V1_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_SYSSERV_V1_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_SYSSERV_V1_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_SYSSERV_V1_GROUP2_EN_LBN 11
#define	EMCRF_DZ_SYSSERV_V1_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_SYSSERV_V1_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_SYSSERV_V1_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_SYSSERV_V1_GROUP1_EN_LBN 7
#define	EMCRF_DZ_SYSSERV_V1_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_SYSSERV_V1_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_SYSSERV_V1_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_SYSSERV_V1_GROUP0_EN_LBN 3
#define	EMCRF_DZ_SYSSERV_V1_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_SYSSERV_V1_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_SYSSERV_V1_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_SYSSERV_PBMX_V2_REG(32bit):
 * 
 */
#define	EMCR_DZ_SYSSERV_PBMX_V2_REG 0x00040128
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_SYSSERV_V2_GROUP5_EN_LBN 23
#define	EMCRF_DZ_SYSSERV_V2_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_SYSSERV_V2_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_SYSSERV_V2_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_SYSSERV_V2_GROUP4_EN_LBN 19
#define	EMCRF_DZ_SYSSERV_V2_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_SYSSERV_V2_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_SYSSERV_V2_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_SYSSERV_V2_GROUP3_EN_LBN 15
#define	EMCRF_DZ_SYSSERV_V2_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_SYSSERV_V2_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_SYSSERV_V2_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_SYSSERV_V2_GROUP2_EN_LBN 11
#define	EMCRF_DZ_SYSSERV_V2_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_SYSSERV_V2_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_SYSSERV_V2_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_SYSSERV_V2_GROUP1_EN_LBN 7
#define	EMCRF_DZ_SYSSERV_V2_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_SYSSERV_V2_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_SYSSERV_V2_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_SYSSERV_V2_GROUP0_EN_LBN 3
#define	EMCRF_DZ_SYSSERV_V2_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_SYSSERV_V2_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_SYSSERV_V2_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_SYSSERV_PBMX_V3_REG(32bit):
 * 
 */
#define	EMCR_DZ_SYSSERV_PBMX_V3_REG 0x0004012c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_SYSSERV_V3_GROUP5_EN_LBN 23
#define	EMCRF_DZ_SYSSERV_V3_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_SYSSERV_V3_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_SYSSERV_V3_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_SYSSERV_V3_GROUP4_EN_LBN 19
#define	EMCRF_DZ_SYSSERV_V3_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_SYSSERV_V3_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_SYSSERV_V3_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_SYSSERV_V3_GROUP3_EN_LBN 15
#define	EMCRF_DZ_SYSSERV_V3_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_SYSSERV_V3_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_SYSSERV_V3_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_SYSSERV_V3_GROUP2_EN_LBN 11
#define	EMCRF_DZ_SYSSERV_V3_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_SYSSERV_V3_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_SYSSERV_V3_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_SYSSERV_V3_GROUP1_EN_LBN 7
#define	EMCRF_DZ_SYSSERV_V3_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_SYSSERV_V3_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_SYSSERV_V3_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_SYSSERV_V3_GROUP0_EN_LBN 3
#define	EMCRF_DZ_SYSSERV_V3_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_SYSSERV_V3_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_SYSSERV_V3_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_SYSSERV_PBMX_OSEL_REG(32bit):
 * 
 */
#define	EMCR_DZ_SYSSERV_PBMX_OSEL_REG 0x00040140
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_SYSSERV_SYSSERV_PBMX_CDP_EN_LBN 31
#define	EMCRF_DZ_SYSSERV_SYSSERV_PBMX_CDP_EN_WIDTH 1
#define	EMCRF_DZ_SYSSERV_SYSSERV_PBMX_CAP_EN_LBN 30
#define	EMCRF_DZ_SYSSERV_SYSSERV_PBMX_CAP_EN_WIDTH 1
#define	EMCRF_DZ_SYSSERV_TRIG_WRD_EN_LBN 8
#define	EMCRF_DZ_SYSSERV_TRIG_WRD_EN_WIDTH 12
#define	EMCRF_DZ_SYSSERV_TRIG_WRD_SEL_LBN 0
#define	EMCRF_DZ_SYSSERV_TRIG_WRD_SEL_WIDTH 4


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_MM_CMD_STS_REG(32bit):
 * 
 */
#define	EMCR_DZ_PM_MM_CMD_STS_REG 0x00080000
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_PM_MM_RESP_LBN 8
#define	EMCRF_DZ_PM_MM_RESP_WIDTH 2
#define	EMCFE_DZ_PM_MM_RESP_FAIL 3
#define	EMCFE_DZ_PM_MM_RESP_SUCCESS 2
#define	EMCFE_DZ_PM_MM_RESP_PENDING 1
#define	EMCFE_DZ_PM_MM_RESP_NONE 0
#define	EMCRF_DZ_PM_MM_LIST_SELECT_LBN 2
#define	EMCRF_DZ_PM_MM_LIST_SELECT_WIDTH 6
#define	EMCRF_DZ_PM_MM_OP_LBN 0
#define	EMCRF_DZ_PM_MM_OP_WIDTH 2
#define	EMCFE_DZ_PM_MM_CMD_OP_UNLINK 2
#define	EMCFE_DZ_PM_MM_CMD_OP_LINK 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_MM_ARB_NON_IPI_PRIO_DELAY_REG(32bit):
 * 
 */
#define	EMCR_DZ_PM_MM_ARB_NON_IPI_PRIO_DELAY_REG 0x00080004
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_MM_ARB_NON_IPI_PRIO_DELAY_REG_RESET 0x3


#define	EMCRF_DZ_MM_ARBITER_NON_IPI_PRIO_DELAY_LBN 0
#define	EMCRF_DZ_MM_ARBITER_NON_IPI_PRIO_DELAY_WIDTH 4


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_MM_COUNTER_ENABLE_REG(32bit):
 * 
 */
#define	EMCR_DZ_PM_MM_COUNTER_ENABLE_REG 0x00080008
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_MM_COUNTER_ENABLE_LBN 0
#define	EMCRF_DZ_MM_COUNTER_ENABLE_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_EPI_PRIORITY_REG(32bit):
 * 
 */
#define	EMCR_DZ_PM_EPI_PRIORITY_REG 0x0008000c
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_EPI_PRIORITY_REG_RESET 0x6


#define	EMCRF_DZ_PM_EPI_PRIORITY_LBN 0
#define	EMCRF_DZ_PM_EPI_PRIORITY_WIDTH 4


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_FC_RX_DISCARD_THR_DELTA_REG(32bit):
 * 
 */
#define	EMCR_DZ_PM_FC_RX_DISCARD_THR_DELTA_REG 0x00080020
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_FC_RX_DISCARD_THR_DELTA_REG_RESET 0x10


#define	EMCRF_DZ_RX_DISCARD_THR_DELTA_LBN 0
#define	EMCRF_DZ_RX_DISCARD_THR_DELTA_WIDTH 13


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_FC_MAKE_VFIFO_EMPTY_REG(32bit):
 * 
 */
#define	EMCR_DZ_PM_FC_MAKE_VFIFO_EMPTY_REG 0x00080024
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_PM_FC_MAKE_VFIFO_EMPTY_LBN 0
#define	EMCRF_DZ_PM_FC_MAKE_VFIFO_EMPTY_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_UP_CONV_MATCH_VAL_REG(32bit):
 * 
 */
#define	EMCR_DZ_UP_CONV_MATCH_VAL_REG 0x00080030
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_UP_CONV_MATCH_VAL_REG_STEP 4
#define	EMCR_DZ_UP_CONV_MATCH_VAL_REG_ROWS 2
#define	EMCR_DZ_UP_CONV_MATCH_VAL_REG_RESET 0x8100


#define	EMCRF_DZ_UP_CONV_MATCH_VAL2_LBN 16
#define	EMCRF_DZ_UP_CONV_MATCH_VAL2_WIDTH 16
#define	EMCRF_DZ_UP_CONV_MATCH_VAL1_LBN 0
#define	EMCRF_DZ_UP_CONV_MATCH_VAL1_WIDTH 16


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_UP_CONV_CONTROL_REG(32bit):
 * 
 */
#define	EMCR_DZ_UP_CONV_CONTROL_REG 0x00080050
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_UP_CONV_CONTROL_REG_STEP 4
#define	EMCR_DZ_UP_CONV_CONTROL_REG_ROWS 2
#define	EMCR_DZ_UP_CONV_CONTROL_REG_RESET 0x5001


#define	EMCRF_DZ_UP_CONV_MAX_PAYLOAD_LBN 1
#define	EMCRF_DZ_UP_CONV_MAX_PAYLOAD_WIDTH 14
#define	EMCRF_DZ_UP_CONV_PRIO_EN_LBN 0
#define	EMCRF_DZ_UP_CONV_PRIO_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_UP_CONV_WDOG_TIMEOUT_REG(32bit):
 * 
 */
#define	EMCR_DZ_UP_CONV_WDOG_TIMEOUT_REG 0x00080058
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_UP_CONV_WDOG_TIMEOUT_REG_STEP 4
#define	EMCR_DZ_UP_CONV_WDOG_TIMEOUT_REG_ROWS 2
#define	EMCR_DZ_UP_CONV_WDOG_TIMEOUT_REG_RESET 0x10000000


#define	EMCRF_DZ_WATCHDOG_TIMEOUT_LBN 0
#define	EMCRF_DZ_WATCHDOG_TIMEOUT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_UP_CONV_PRESCALER_REG(32bit):
 * 
 */
#define	EMCR_DZ_UP_CONV_PRESCALER_REG 0x00080060
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_UP_CONV_PRESCALER_REG_STEP 4
#define	EMCR_DZ_UP_CONV_PRESCALER_REG_ROWS 2
#define	EMCR_DZ_UP_CONV_PRESCALER_REG_RESET 0x10000000


#define	EMCRF_DZ_WATCHDOG_PRESCALER_LBN 0
#define	EMCRF_DZ_WATCHDOG_PRESCALER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PS_ARB_CONTROL_REG(32bit):
 * 
 */
#define	EMCR_DZ_PS_ARB_CONTROL_REG 0x00080068
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PS_ARB_CONTROL_REG_STEP 4
#define	EMCR_DZ_PS_ARB_CONTROL_REG_ROWS 2

#define	EMCRF_DZ_TXDP1_WEIGHT_LBN 12
#define	EMCRF_DZ_TXDP1_WEIGHT_WIDTH 4
#define	EMCRF_DZ_TXDP0_WEIGHT_LBN 8
#define	EMCRF_DZ_TXDP0_WEIGHT_WIDTH 4
#define	EMCRF_DZ_IPSEC_WEIGHT_LBN 4
#define	EMCRF_DZ_IPSEC_WEIGHT_WIDTH 4
#define	EMCRF_DZ_MC_WEIGHT_LBN 0
#define	EMCRF_DZ_MC_WEIGHT_WIDTH 4


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_DOWN_CONV_CONTROL_REG(32bit):
 * 
 */
#define	EMCR_DZ_DOWN_CONV_CONTROL_REG 0x00080070
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_DOWN_CONV_CONTROL_REG_STEP 4
#define	EMCR_DZ_DOWN_CONV_CONTROL_REG_ROWS 2

#define	EMCRF_DZ_TX_DRAIN_LBN 0
#define	EMCRF_DZ_TX_DRAIN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_CONV_GEN_CONTROL_REG(32bit):
 * 
 */
#define	EMCR_DZ_CONV_GEN_CONTROL_REG 0x00080080
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_MAC_40G_EN_LBN 0
#define	EMCRF_DZ_MAC_40G_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_MM_BUFFER_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PM_MM_BUFFER_TBL 0x00080200
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_MM_BUFFER_TBL_STEP 4
#define	EMCR_DZ_PM_MM_BUFFER_TBL_ROWS 128

#define	EMCRF_DZ_NEXT_BUFFER_ID_LBN 0
#define	EMCRF_DZ_NEXT_BUFFER_ID_WIDTH 7


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_MM_LINKED_LIST_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PM_MM_LINKED_LIST_TBL 0x00080400
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_MM_LINKED_LIST_TBL_STEP 4
#define	EMCR_DZ_PM_MM_LINKED_LIST_TBL_ROWS 65

#define	EMCRF_DZ_LIST_START_LBN 16
#define	EMCRF_DZ_LIST_START_WIDTH 7
#define	EMCRF_DZ_LIST_END_LBN 9
#define	EMCRF_DZ_LIST_END_WIDTH 7
#define	EMCRF_DZ_LIST_LEN_LBN 0
#define	EMCRF_DZ_LIST_LEN_WIDTH 9


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_MM_MINIMUM_PRIVATE_POOL_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PM_MM_MINIMUM_PRIVATE_POOL_TBL 0x00080600
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_MM_MINIMUM_PRIVATE_POOL_TBL_STEP 4
#define	EMCR_DZ_PM_MM_MINIMUM_PRIVATE_POOL_TBL_ROWS 32

#define	EMCRF_DZ_MIN_PRIVATE_POOL_SIZE_LBN 0
#define	EMCRF_DZ_MIN_PRIVATE_POOL_SIZE_WIDTH 9


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_MM_MAXIMUM_MEMORY_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PM_MM_MAXIMUM_MEMORY_TBL 0x00080700
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_MM_MAXIMUM_MEMORY_TBL_STEP 4
#define	EMCR_DZ_PM_MM_MAXIMUM_MEMORY_TBL_ROWS 32
#define	EMCR_DZ_PM_MM_MAXIMUM_MEMORY_TBL_RESET 0x80


#define	EMCRF_DZ_MAX_COMMON_POOL_BUFFERS_LBN 0
#define	EMCRF_DZ_MAX_COMMON_POOL_BUFFERS_WIDTH 9


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_IPI_0_BP_CTRL_REG(32bit):
 * 
 */
#define	EMCR_DZ_PM_IPI_0_BP_CTRL_REG 0x00080800
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_IPI_0_BP_CTRL_REG_RESET 0xff


#define	EMCRF_DZ_IPI_0_BACKPRESSURE_CONTROL_LBN 0
#define	EMCRF_DZ_IPI_0_BACKPRESSURE_CONTROL_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_IPI_1_BP_CTRL_REG(32bit):
 * 
 */
#define	EMCR_DZ_PM_IPI_1_BP_CTRL_REG 0x00080804
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_IPI_1_BP_CTRL_REG_RESET 0xff


#define	EMCRF_DZ_IPI_1_BACKPRESSURE_CONTROL_LBN 0
#define	EMCRF_DZ_IPI_1_BACKPRESSURE_CONTROL_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_IPI_2_BP_CTRL_REG(32bit):
 * 
 */
#define	EMCR_DZ_PM_IPI_2_BP_CTRL_REG 0x00080808
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_IPI_2_BP_CTRL_REG_RESET 0x30


#define	EMCRF_DZ_IPI_2_BACKPRESSURE_CONTROL_LBN 0
#define	EMCRF_DZ_IPI_2_BACKPRESSURE_CONTROL_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_IPI_3_BP_CTRL_REG(32bit):
 * 
 */
#define	EMCR_DZ_PM_IPI_3_BP_CTRL_REG 0x0008080c
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_IPI_3_BP_CTRL_REG_RESET 0x30


#define	EMCRF_DZ_IPI_3_BACKPRESSURE_CONTROL_LBN 0
#define	EMCRF_DZ_IPI_3_BACKPRESSURE_CONTROL_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_IPI_4_BP_CTRL_REG(32bit):
 * 
 */
#define	EMCR_DZ_PM_IPI_4_BP_CTRL_REG 0x00080810
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_IPI_4_BACKPRESSURE_CONTROL_LBN 0
#define	EMCRF_DZ_IPI_4_BACKPRESSURE_CONTROL_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_IPI_0_BP_THR_REG(32bit):
 * 
 */
#define	EMCR_DZ_PM_IPI_0_BP_THR_REG 0x00080820
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_IPI_0_BP_THR_REG_RESET 0x2


#define	EMCRF_DZ_IPI_0_BACKPRESSURE_THRESHOLD_LBN 0
#define	EMCRF_DZ_IPI_0_BACKPRESSURE_THRESHOLD_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_IPI_1_BP_THR_REG(32bit):
 * 
 */
#define	EMCR_DZ_PM_IPI_1_BP_THR_REG 0x00080824
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_IPI_1_BP_THR_REG_RESET 0x2


#define	EMCRF_DZ_IPI_1_BACKPRESSURE_THRESHOLD_LBN 0
#define	EMCRF_DZ_IPI_1_BACKPRESSURE_THRESHOLD_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_IPI_2_BP_THR_REG(32bit):
 * 
 */
#define	EMCR_DZ_PM_IPI_2_BP_THR_REG 0x00080828
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_IPI_2_BP_THR_REG_RESET 0x4


#define	EMCRF_DZ_IPI_2_BACKPRESSURE_THRESHOLD_LBN 0
#define	EMCRF_DZ_IPI_2_BACKPRESSURE_THRESHOLD_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_IPI_3_BP_THR_REG(32bit):
 * 
 */
#define	EMCR_DZ_PM_IPI_3_BP_THR_REG 0x0008082c
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_IPI_3_BP_THR_REG_RESET 0x4


#define	EMCRF_DZ_IPI_3_BACKPRESSURE_THRESHOLD_LBN 0
#define	EMCRF_DZ_IPI_3_BACKPRESSURE_THRESHOLD_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_IPI_4_BP_THR_REG(32bit):
 * 
 */
#define	EMCR_DZ_PM_IPI_4_BP_THR_REG 0x00080830
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_IPI_4_BP_THR_REG_RESET 0x4


#define	EMCRF_DZ_IPI_4_BACKPRESSURE_THRESHOLD_LBN 0
#define	EMCRF_DZ_IPI_4_BACKPRESSURE_THRESHOLD_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_IPI_0_ADD_BUFFER_THR_REG(32bit):
 * 
 */
#define	EMCR_DZ_PM_IPI_0_ADD_BUFFER_THR_REG 0x00080840
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_IPI_0_ADD_BUFFER_THR_REG_RESET 0x8


#define	EMCRF_DZ_IPI_0_ADD_BUFFER_THRESHOLD_LBN 0
#define	EMCRF_DZ_IPI_0_ADD_BUFFER_THRESHOLD_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_IPI_1_ADD_BUFFER_THR_REG(32bit):
 * 
 */
#define	EMCR_DZ_PM_IPI_1_ADD_BUFFER_THR_REG 0x00080844
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_IPI_1_ADD_BUFFER_THR_REG_RESET 0x8


#define	EMCRF_DZ_IPI_1_ADD_BUFFER_THRESHOLD_LBN 0
#define	EMCRF_DZ_IPI_1_ADD_BUFFER_THRESHOLD_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_IPI_2_ADD_BUFFER_THR_REG(32bit):
 * 
 */
#define	EMCR_DZ_PM_IPI_2_ADD_BUFFER_THR_REG 0x00080848
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_IPI_2_ADD_BUFFER_THR_REG_RESET 0x8


#define	EMCRF_DZ_IPI_2_ADD_BUFFER_THRESHOLD_LBN 0
#define	EMCRF_DZ_IPI_2_ADD_BUFFER_THRESHOLD_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_IPI_3_ADD_BUFFER_THR_REG(32bit):
 * 
 */
#define	EMCR_DZ_PM_IPI_3_ADD_BUFFER_THR_REG 0x0008084c
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_IPI_3_ADD_BUFFER_THR_REG_RESET 0x8


#define	EMCRF_DZ_IPI_3_ADD_BUFFER_THRESHOLD_LBN 0
#define	EMCRF_DZ_IPI_3_ADD_BUFFER_THRESHOLD_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_IPI_4_ADD_BUFFER_THR_REG(32bit):
 * 
 */
#define	EMCR_DZ_PM_IPI_4_ADD_BUFFER_THR_REG 0x00080850
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_IPI_4_ADD_BUFFER_THR_REG_RESET 0x8


#define	EMCRF_DZ_IPI_4_ADD_BUFFER_THRESHOLD_LBN 0
#define	EMCRF_DZ_IPI_4_ADD_BUFFER_THRESHOLD_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_IPI_0_PKT_DISCARD_THR_REG(32bit):
 * 
 */
#define	EMCR_DZ_PM_IPI_0_PKT_DISCARD_THR_REG 0x00080860
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_IPI_0_PKT_DISCARD_THR_REG_RESET 0x3a


#define	EMCRF_DZ_IPI_0_PKT_DISCARD_THRESHOLD_LBN 0
#define	EMCRF_DZ_IPI_0_PKT_DISCARD_THRESHOLD_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_IPI_1_PKT_DISCARD_THR_REG(32bit):
 * 
 */
#define	EMCR_DZ_PM_IPI_1_PKT_DISCARD_THR_REG 0x00080864
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_IPI_1_PKT_DISCARD_THR_REG_RESET 0x3a


#define	EMCRF_DZ_IPI_1_PKT_DISCARD_THRESHOLD_LBN 0
#define	EMCRF_DZ_IPI_1_PKT_DISCARD_THRESHOLD_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_IPI_2_PKT_DISCARD_THR_REG(32bit):
 * 
 */
#define	EMCR_DZ_PM_IPI_2_PKT_DISCARD_THR_REG 0x00080868
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_IPI_2_PKT_DISCARD_THR_REG_RESET 0x3a


#define	EMCRF_DZ_IPI_2_PKT_DISCARD_THRESHOLD_LBN 0
#define	EMCRF_DZ_IPI_2_PKT_DISCARD_THRESHOLD_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_IPI_3_PKT_DISCARD_THR_REG(32bit):
 * 
 */
#define	EMCR_DZ_PM_IPI_3_PKT_DISCARD_THR_REG 0x0008086c
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_IPI_3_PKT_DISCARD_THR_REG_RESET 0x3a


#define	EMCRF_DZ_IPI_3_PKT_DISCARD_THRESHOLD_LBN 0
#define	EMCRF_DZ_IPI_3_PKT_DISCARD_THRESHOLD_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_IPI_4_PKT_DISCARD_THR_REG(32bit):
 * 
 */
#define	EMCR_DZ_PM_IPI_4_PKT_DISCARD_THR_REG 0x00080870
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_IPI_4_PKT_DISCARD_THR_REG_RESET 0x3a


#define	EMCRF_DZ_IPI_4_PKT_DISCARD_THRESHOLD_LBN 0
#define	EMCRF_DZ_IPI_4_PKT_DISCARD_THRESHOLD_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_IPI_0_PRIO2VFIFO_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PM_IPI_0_PRIO2VFIFO_TBL 0x00080900
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_IPI_0_PRIO2VFIFO_TBL_STEP 4
#define	EMCR_DZ_PM_IPI_0_PRIO2VFIFO_TBL_ROWS 16
#define	EMCR_DZ_PM_IPI_0_PRIO2VFIFO_TBL_RESET 0x20


#define	EMCRF_DZ_PRIO2VFIFO_LBN 0
#define	EMCRF_DZ_PRIO2VFIFO_WIDTH 6


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_IPI_1_PRIO2VFIFO_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PM_IPI_1_PRIO2VFIFO_TBL 0x00080980
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_IPI_1_PRIO2VFIFO_TBL_STEP 4
#define	EMCR_DZ_PM_IPI_1_PRIO2VFIFO_TBL_ROWS 16
#define	EMCR_DZ_PM_IPI_1_PRIO2VFIFO_TBL_RESET 0x20


/* defined as EMCRF_DZ_PRIO2VFIFO_LBN 0; access=rw reset=0x20 */
/* defined as EMCRF_DZ_PRIO2VFIFO_WIDTH 6 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_IPI_2_PRIO2VFIFO_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PM_IPI_2_PRIO2VFIFO_TBL 0x00080a00
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_IPI_2_PRIO2VFIFO_TBL_STEP 4
#define	EMCR_DZ_PM_IPI_2_PRIO2VFIFO_TBL_ROWS 16
#define	EMCR_DZ_PM_IPI_2_PRIO2VFIFO_TBL_RESET 0x20


/* defined as EMCRF_DZ_PRIO2VFIFO_LBN 0; access=rw reset=0x20 */
/* defined as EMCRF_DZ_PRIO2VFIFO_WIDTH 6 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_IPI_3_PRIO2VFIFO_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PM_IPI_3_PRIO2VFIFO_TBL 0x00080a80
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_IPI_3_PRIO2VFIFO_TBL_STEP 4
#define	EMCR_DZ_PM_IPI_3_PRIO2VFIFO_TBL_ROWS 16
#define	EMCR_DZ_PM_IPI_3_PRIO2VFIFO_TBL_RESET 0x20


/* defined as EMCRF_DZ_PRIO2VFIFO_LBN 0; access=rw reset=0x20 */
/* defined as EMCRF_DZ_PRIO2VFIFO_WIDTH 6 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_IPI_4_PRIO2VFIFO_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PM_IPI_4_PRIO2VFIFO_TBL 0x00080b00
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_IPI_4_PRIO2VFIFO_TBL_STEP 4
#define	EMCR_DZ_PM_IPI_4_PRIO2VFIFO_TBL_ROWS 16
#define	EMCR_DZ_PM_IPI_4_PRIO2VFIFO_TBL_RESET 0x20


/* defined as EMCRF_DZ_PRIO2VFIFO_LBN 0; access=rw reset=0x20 */
/* defined as EMCRF_DZ_PRIO2VFIFO_WIDTH 6 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_VFIFO_INGR_STATE_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PM_VFIFO_INGR_STATE_TBL 0x00080c00
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_VFIFO_INGR_STATE_TBL_STEP 4
#define	EMCR_DZ_PM_VFIFO_INGR_STATE_TBL_ROWS 32

#define	EMCRF_DZ_PM_VFIS_CUR_BUF_LBN 24
#define	EMCRF_DZ_PM_VFIS_CUR_BUF_WIDTH 7
#define	EMCRF_DZ_PM_VFIS_CUR_OFFSET_LBN 17
#define	EMCRF_DZ_PM_VFIS_CUR_OFFSET_WIDTH 7
#define	EMCRF_DZ_PM_VFIS_NEXT_BUF_LBN 10
#define	EMCRF_DZ_PM_VFIS_NEXT_BUF_WIDTH 7
#define	EMCRF_DZ_PM_VFIS_NEXT_BUF_VLD_LBN 9
#define	EMCRF_DZ_PM_VFIS_NEXT_BUF_VLD_WIDTH 1
#define	EMCRF_DZ_PM_VFIS_MM_BUF_LBN 2
#define	EMCRF_DZ_PM_VFIS_MM_BUF_WIDTH 7
#define	EMCRF_DZ_PM_VFIS_MM_BUF_VLD_LBN 1
#define	EMCRF_DZ_PM_VFIS_MM_BUF_VLD_WIDTH 1
#define	EMCRF_DZ_PM_VFIS_MM_PEND_LBN 0
#define	EMCRF_DZ_PM_VFIS_MM_PEND_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_VFIFO_EGR_STATE_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PM_VFIFO_EGR_STATE_TBL 0x00081000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_VFIFO_EGR_STATE_TBL_STEP 4
#define	EMCR_DZ_PM_VFIFO_EGR_STATE_TBL_ROWS 32

#define	EMCRF_DZ_PM_VFES_IPI_LBN 15
#define	EMCRF_DZ_PM_VFES_IPI_WIDTH 3
#define	EMCRF_DZ_PM_VFES_MM_PEND_LBN 14
#define	EMCRF_DZ_PM_VFES_MM_PEND_WIDTH 1
#define	EMCRF_DZ_PM_VFES_CUR_BUF_LBN 7
#define	EMCRF_DZ_PM_VFES_CUR_BUF_WIDTH 7
#define	EMCRF_DZ_PM_VFES_CUR_OFFSET_LBN 0
#define	EMCRF_DZ_PM_VFES_CUR_OFFSET_WIDTH 7


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_FC_CONF_PER_VFIFO_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PM_FC_CONF_PER_VFIFO_TBL 0x00081100
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_FC_CONF_PER_VFIFO_TBL_STEP 4
#define	EMCR_DZ_PM_FC_CONF_PER_VFIFO_TBL_ROWS 32

#define	EMCRF_DZ_PM_FC_CUT_THRU_DISABLED_LBN 27
#define	EMCRF_DZ_PM_FC_CUT_THRU_DISABLED_WIDTH 1
#define	EMCRF_DZ_PM_FC_PAUSE_EN_LBN 26
#define	EMCRF_DZ_PM_FC_PAUSE_EN_WIDTH 1
#define	EMCRF_DZ_PM_FC_XON_THR_LBN 13
#define	EMCRF_DZ_PM_FC_XON_THR_WIDTH 13
#define	EMCRF_DZ_PM_FC_XOFF_THR_LBN 0
#define	EMCRF_DZ_PM_FC_XOFF_THR_WIDTH 13


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_FC_CONF_PER_PRIORITY_FOR_IPI_0_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PM_FC_CONF_PER_PRIORITY_FOR_IPI_0_TBL 0x00081200
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_FC_CONF_PER_PRIORITY_FOR_IPI_0_TBL_STEP 4
#define	EMCR_DZ_PM_FC_CONF_PER_PRIORITY_FOR_IPI_0_TBL_ROWS 8

#define	EMCRF_DZ_PM_FC_IPI_0_QBB_EN_LBN 1
#define	EMCRF_DZ_PM_FC_IPI_0_QBB_EN_WIDTH 1
#define	EMCRF_DZ_PM_FC_IPI_0_DISCARD_EN_LBN 0
#define	EMCRF_DZ_PM_FC_IPI_0_DISCARD_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_FC_CONF_PER_PRIORITY_FOR_IPI_1_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PM_FC_CONF_PER_PRIORITY_FOR_IPI_1_TBL 0x00081220
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_FC_CONF_PER_PRIORITY_FOR_IPI_1_TBL_STEP 4
#define	EMCR_DZ_PM_FC_CONF_PER_PRIORITY_FOR_IPI_1_TBL_ROWS 8

#define	EMCRF_DZ_PM_FC_IPI_1_QBB_EN_LBN 1
#define	EMCRF_DZ_PM_FC_IPI_1_QBB_EN_WIDTH 1
#define	EMCRF_DZ_PM_FC_IPI_1_DISCARD_EN_LBN 0
#define	EMCRF_DZ_PM_FC_IPI_1_DISCARD_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_FC_CONF_PER_PRIORITY_FOR_IPI_2_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PM_FC_CONF_PER_PRIORITY_FOR_IPI_2_TBL 0x00081240
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_FC_CONF_PER_PRIORITY_FOR_IPI_2_TBL_STEP 4
#define	EMCR_DZ_PM_FC_CONF_PER_PRIORITY_FOR_IPI_2_TBL_ROWS 8

#define	EMCRF_DZ_PM_FC_IPI_2_QBB_EN_LBN 1
#define	EMCRF_DZ_PM_FC_IPI_2_QBB_EN_WIDTH 1
#define	EMCRF_DZ_PM_FC_IPI_2_DISCARD_EN_LBN 0
#define	EMCRF_DZ_PM_FC_IPI_2_DISCARD_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_FC_CONF_PER_PRIORITY_FOR_IPI_3_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PM_FC_CONF_PER_PRIORITY_FOR_IPI_3_TBL 0x00081260
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_FC_CONF_PER_PRIORITY_FOR_IPI_3_TBL_STEP 4
#define	EMCR_DZ_PM_FC_CONF_PER_PRIORITY_FOR_IPI_3_TBL_ROWS 8

#define	EMCRF_DZ_PM_FC_IPI_3_QBB_EN_LBN 1
#define	EMCRF_DZ_PM_FC_IPI_3_QBB_EN_WIDTH 1
#define	EMCRF_DZ_PM_FC_IPI_3_DISCARD_EN_LBN 0
#define	EMCRF_DZ_PM_FC_IPI_3_DISCARD_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_FC_CONF_PER_PRIORITY_FOR_IPI_4_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PM_FC_CONF_PER_PRIORITY_FOR_IPI_4_TBL 0x00081280
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_FC_CONF_PER_PRIORITY_FOR_IPI_4_TBL_STEP 4
#define	EMCR_DZ_PM_FC_CONF_PER_PRIORITY_FOR_IPI_4_TBL_ROWS 8

#define	EMCRF_DZ_PM_FC_IPI_4_QBB_EN_LBN 1
#define	EMCRF_DZ_PM_FC_IPI_4_QBB_EN_WIDTH 1
#define	EMCRF_DZ_PM_FC_IPI_4_DISCARD_EN_LBN 0
#define	EMCRF_DZ_PM_FC_IPI_4_DISCARD_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_FC_QBB_PAUSE_THR_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PM_FC_QBB_PAUSE_THR_TBL 0x00081400
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_FC_QBB_PAUSE_THR_TBL_STEP 4
#define	EMCR_DZ_PM_FC_QBB_PAUSE_THR_TBL_ROWS 128

#define	EMCRF_DZ_PM_FC_QBB_PAUSE_THR_LBN 0
#define	EMCRF_DZ_PM_FC_QBB_PAUSE_THR_WIDTH 13


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_FC_VFIFO_WORD_CNTR_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PM_FC_VFIFO_WORD_CNTR_TBL 0x00081600
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_FC_VFIFO_WORD_CNTR_TBL_STEP 4
#define	EMCR_DZ_PM_FC_VFIFO_WORD_CNTR_TBL_ROWS 32

#define	EMCRF_DZ_PM_FC_WORD_COUNT_LBN 0
#define	EMCRF_DZ_PM_FC_WORD_COUNT_WIDTH 13


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_FC_VFIFO_PKT_CNTR_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PM_FC_VFIFO_PKT_CNTR_TBL 0x00081700
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_FC_VFIFO_PKT_CNTR_TBL_STEP 4
#define	EMCR_DZ_PM_FC_VFIFO_PKT_CNTR_TBL_ROWS 32

#define	EMCRF_DZ_PM_FC_PKT_COUNT_LBN 0
#define	EMCRF_DZ_PM_FC_PKT_COUNT_WIDTH 13


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_FC_VFIFO_ST_PKT_CNTR_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PM_FC_VFIFO_ST_PKT_CNTR_TBL 0x00081800
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_FC_VFIFO_ST_PKT_CNTR_TBL_STEP 4
#define	EMCR_DZ_PM_FC_VFIFO_ST_PKT_CNTR_TBL_ROWS 32

#define	EMCRF_DZ_PM_FC_ST_PKT_COUNT_LBN 0
#define	EMCRF_DZ_PM_FC_ST_PKT_COUNT_WIDTH 13


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_FC_PRIORITY_WORD_CNTR_FOR_IPI_0_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PM_FC_PRIORITY_WORD_CNTR_FOR_IPI_0_TBL 0x00081900
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_FC_PRIORITY_WORD_CNTR_FOR_IPI_0_TBL_STEP 4
#define	EMCR_DZ_PM_FC_PRIORITY_WORD_CNTR_FOR_IPI_0_TBL_ROWS 8

#define	EMCRF_DZ_PM_FC_IPI_0_PRIORITY_WORD_COUNT_LBN 0
#define	EMCRF_DZ_PM_FC_IPI_0_PRIORITY_WORD_COUNT_WIDTH 13


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_FC_PRIORITY_WORD_CNTR_FOR_IPI_1_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PM_FC_PRIORITY_WORD_CNTR_FOR_IPI_1_TBL 0x00081980
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_FC_PRIORITY_WORD_CNTR_FOR_IPI_1_TBL_STEP 4
#define	EMCR_DZ_PM_FC_PRIORITY_WORD_CNTR_FOR_IPI_1_TBL_ROWS 8

#define	EMCRF_DZ_PM_FC_IPI_1_PRIORITY_WORD_COUNT_LBN 0
#define	EMCRF_DZ_PM_FC_IPI_1_PRIORITY_WORD_COUNT_WIDTH 13


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_FC_PRIORITY_WORD_CNTR_FOR_IPI_2_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PM_FC_PRIORITY_WORD_CNTR_FOR_IPI_2_TBL 0x00081a00
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_FC_PRIORITY_WORD_CNTR_FOR_IPI_2_TBL_STEP 4
#define	EMCR_DZ_PM_FC_PRIORITY_WORD_CNTR_FOR_IPI_2_TBL_ROWS 8

#define	EMCRF_DZ_PM_FC_IPI_2_PRIORITY_WORD_COUNT_LBN 0
#define	EMCRF_DZ_PM_FC_IPI_2_PRIORITY_WORD_COUNT_WIDTH 13


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_FC_PRIORITY_WORD_CNTR_FOR_IPI_3_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PM_FC_PRIORITY_WORD_CNTR_FOR_IPI_3_TBL 0x00081a80
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_FC_PRIORITY_WORD_CNTR_FOR_IPI_3_TBL_STEP 4
#define	EMCR_DZ_PM_FC_PRIORITY_WORD_CNTR_FOR_IPI_3_TBL_ROWS 8

#define	EMCRF_DZ_PM_FC_IPI_3_PRIORITY_WORD_COUNT_LBN 0
#define	EMCRF_DZ_PM_FC_IPI_3_PRIORITY_WORD_COUNT_WIDTH 13


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_FC_PRIORITY_WORD_CNTR_FOR_IPI_4_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PM_FC_PRIORITY_WORD_CNTR_FOR_IPI_4_TBL 0x00081b00
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_FC_PRIORITY_WORD_CNTR_FOR_IPI_4_TBL_STEP 4
#define	EMCR_DZ_PM_FC_PRIORITY_WORD_CNTR_FOR_IPI_4_TBL_ROWS 8

#define	EMCRF_DZ_PM_FC_IPI_4_PRIORITY_WORD_COUNT_LBN 0
#define	EMCRF_DZ_PM_FC_IPI_4_PRIORITY_WORD_COUNT_WIDTH 13


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PM_FA_VFIFO_WEIGHT_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PM_FA_VFIFO_WEIGHT_TBL 0x00081e00
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PM_FA_VFIFO_WEIGHT_TBL_STEP 4
#define	EMCR_DZ_PM_FA_VFIFO_WEIGHT_TBL_ROWS 32
#define	EMCR_DZ_PM_FA_VFIFO_WEIGHT_TBL_RESET 0x1


#define	EMCRF_DZ_PM_FA_VFIFO_WEIGHT_LBN 0
#define	EMCRF_DZ_PM_FA_VFIFO_WEIGHT_WIDTH 6


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKRTER_CAP_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKRTER_CAP_REG 0x00083000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_NWKRTER_CAP_REG_STEP 4
#define	EMCR_DZ_NWKRTER_CAP_REG_ROWS 7

/* defined as EMCRF_DZ_CAP_CSR_DAT_LBN 0; access=rw reset=0 */
/* defined as EMCRF_DZ_CAP_CSR_DAT_WIDTH 32 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKRTER_PBMX_V0_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKRTER_PBMX_V0_REG 0x00083120
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_NWKRTER_V0_GROUP5_EN_LBN 23
#define	EMCRF_DZ_NWKRTER_V0_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V0_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_NWKRTER_V0_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V0_GROUP4_EN_LBN 19
#define	EMCRF_DZ_NWKRTER_V0_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V0_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_NWKRTER_V0_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V0_GROUP3_EN_LBN 15
#define	EMCRF_DZ_NWKRTER_V0_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V0_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_NWKRTER_V0_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V0_GROUP2_EN_LBN 11
#define	EMCRF_DZ_NWKRTER_V0_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V0_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_NWKRTER_V0_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V0_GROUP1_EN_LBN 7
#define	EMCRF_DZ_NWKRTER_V0_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V0_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_NWKRTER_V0_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V0_GROUP0_EN_LBN 3
#define	EMCRF_DZ_NWKRTER_V0_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V0_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_NWKRTER_V0_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKRTER_PBMX_V1_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKRTER_PBMX_V1_REG 0x00083124
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_NWKRTER_V1_GROUP5_EN_LBN 23
#define	EMCRF_DZ_NWKRTER_V1_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V1_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_NWKRTER_V1_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V1_GROUP4_EN_LBN 19
#define	EMCRF_DZ_NWKRTER_V1_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V1_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_NWKRTER_V1_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V1_GROUP3_EN_LBN 15
#define	EMCRF_DZ_NWKRTER_V1_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V1_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_NWKRTER_V1_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V1_GROUP2_EN_LBN 11
#define	EMCRF_DZ_NWKRTER_V1_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V1_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_NWKRTER_V1_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V1_GROUP1_EN_LBN 7
#define	EMCRF_DZ_NWKRTER_V1_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V1_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_NWKRTER_V1_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V1_GROUP0_EN_LBN 3
#define	EMCRF_DZ_NWKRTER_V1_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V1_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_NWKRTER_V1_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKRTER_PBMX_V2_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKRTER_PBMX_V2_REG 0x00083128
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_NWKRTER_V2_GROUP5_EN_LBN 23
#define	EMCRF_DZ_NWKRTER_V2_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V2_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_NWKRTER_V2_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V2_GROUP4_EN_LBN 19
#define	EMCRF_DZ_NWKRTER_V2_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V2_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_NWKRTER_V2_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V2_GROUP3_EN_LBN 15
#define	EMCRF_DZ_NWKRTER_V2_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V2_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_NWKRTER_V2_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V2_GROUP2_EN_LBN 11
#define	EMCRF_DZ_NWKRTER_V2_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V2_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_NWKRTER_V2_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V2_GROUP1_EN_LBN 7
#define	EMCRF_DZ_NWKRTER_V2_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V2_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_NWKRTER_V2_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V2_GROUP0_EN_LBN 3
#define	EMCRF_DZ_NWKRTER_V2_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V2_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_NWKRTER_V2_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKRTER_PBMX_V3_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKRTER_PBMX_V3_REG 0x0008312c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_NWKRTER_V3_GROUP5_EN_LBN 23
#define	EMCRF_DZ_NWKRTER_V3_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V3_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_NWKRTER_V3_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V3_GROUP4_EN_LBN 19
#define	EMCRF_DZ_NWKRTER_V3_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V3_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_NWKRTER_V3_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V3_GROUP3_EN_LBN 15
#define	EMCRF_DZ_NWKRTER_V3_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V3_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_NWKRTER_V3_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V3_GROUP2_EN_LBN 11
#define	EMCRF_DZ_NWKRTER_V3_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V3_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_NWKRTER_V3_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V3_GROUP1_EN_LBN 7
#define	EMCRF_DZ_NWKRTER_V3_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V3_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_NWKRTER_V3_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V3_GROUP0_EN_LBN 3
#define	EMCRF_DZ_NWKRTER_V3_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V3_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_NWKRTER_V3_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKRTER_PBMX_V4_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKRTER_PBMX_V4_REG 0x00083130
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_NWKRTER_V4_GROUP5_EN_LBN 23
#define	EMCRF_DZ_NWKRTER_V4_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V4_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_NWKRTER_V4_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V4_GROUP4_EN_LBN 19
#define	EMCRF_DZ_NWKRTER_V4_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V4_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_NWKRTER_V4_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V4_GROUP3_EN_LBN 15
#define	EMCRF_DZ_NWKRTER_V4_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V4_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_NWKRTER_V4_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V4_GROUP2_EN_LBN 11
#define	EMCRF_DZ_NWKRTER_V4_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V4_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_NWKRTER_V4_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V4_GROUP1_EN_LBN 7
#define	EMCRF_DZ_NWKRTER_V4_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V4_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_NWKRTER_V4_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V4_GROUP0_EN_LBN 3
#define	EMCRF_DZ_NWKRTER_V4_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V4_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_NWKRTER_V4_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKRTER_PBMX_V5_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKRTER_PBMX_V5_REG 0x00083134
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_NWKRTER_V5_GROUP5_EN_LBN 23
#define	EMCRF_DZ_NWKRTER_V5_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V5_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_NWKRTER_V5_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V5_GROUP4_EN_LBN 19
#define	EMCRF_DZ_NWKRTER_V5_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V5_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_NWKRTER_V5_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V5_GROUP3_EN_LBN 15
#define	EMCRF_DZ_NWKRTER_V5_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V5_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_NWKRTER_V5_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V5_GROUP2_EN_LBN 11
#define	EMCRF_DZ_NWKRTER_V5_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V5_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_NWKRTER_V5_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V5_GROUP1_EN_LBN 7
#define	EMCRF_DZ_NWKRTER_V5_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V5_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_NWKRTER_V5_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V5_GROUP0_EN_LBN 3
#define	EMCRF_DZ_NWKRTER_V5_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V5_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_NWKRTER_V5_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKRTER_PBMX_V6_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKRTER_PBMX_V6_REG 0x00083138
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_NWKRTER_V6_GROUP5_EN_LBN 23
#define	EMCRF_DZ_NWKRTER_V6_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V6_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_NWKRTER_V6_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V6_GROUP4_EN_LBN 19
#define	EMCRF_DZ_NWKRTER_V6_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V6_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_NWKRTER_V6_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V6_GROUP3_EN_LBN 15
#define	EMCRF_DZ_NWKRTER_V6_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V6_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_NWKRTER_V6_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V6_GROUP2_EN_LBN 11
#define	EMCRF_DZ_NWKRTER_V6_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V6_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_NWKRTER_V6_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V6_GROUP1_EN_LBN 7
#define	EMCRF_DZ_NWKRTER_V6_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V6_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_NWKRTER_V6_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V6_GROUP0_EN_LBN 3
#define	EMCRF_DZ_NWKRTER_V6_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V6_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_NWKRTER_V6_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKRTER_PBMX_V7_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKRTER_PBMX_V7_REG 0x0008313c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_NWKRTER_V7_GROUP5_EN_LBN 23
#define	EMCRF_DZ_NWKRTER_V7_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V7_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_NWKRTER_V7_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V7_GROUP4_EN_LBN 19
#define	EMCRF_DZ_NWKRTER_V7_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V7_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_NWKRTER_V7_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V7_GROUP3_EN_LBN 15
#define	EMCRF_DZ_NWKRTER_V7_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V7_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_NWKRTER_V7_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V7_GROUP2_EN_LBN 11
#define	EMCRF_DZ_NWKRTER_V7_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V7_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_NWKRTER_V7_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V7_GROUP1_EN_LBN 7
#define	EMCRF_DZ_NWKRTER_V7_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V7_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_NWKRTER_V7_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V7_GROUP0_EN_LBN 3
#define	EMCRF_DZ_NWKRTER_V7_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V7_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_NWKRTER_V7_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKRTER_PBMX_V8_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKRTER_PBMX_V8_REG 0x00083140
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_NWKRTER_V8_GROUP5_EN_LBN 23
#define	EMCRF_DZ_NWKRTER_V8_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V8_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_NWKRTER_V8_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V8_GROUP4_EN_LBN 19
#define	EMCRF_DZ_NWKRTER_V8_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V8_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_NWKRTER_V8_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V8_GROUP3_EN_LBN 15
#define	EMCRF_DZ_NWKRTER_V8_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V8_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_NWKRTER_V8_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V8_GROUP2_EN_LBN 11
#define	EMCRF_DZ_NWKRTER_V8_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V8_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_NWKRTER_V8_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V8_GROUP1_EN_LBN 7
#define	EMCRF_DZ_NWKRTER_V8_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V8_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_NWKRTER_V8_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V8_GROUP0_EN_LBN 3
#define	EMCRF_DZ_NWKRTER_V8_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V8_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_NWKRTER_V8_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKRTER_PBMX_V9_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKRTER_PBMX_V9_REG 0x00083144
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_NWKRTER_V9_GROUP5_EN_LBN 23
#define	EMCRF_DZ_NWKRTER_V9_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V9_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_NWKRTER_V9_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V9_GROUP4_EN_LBN 19
#define	EMCRF_DZ_NWKRTER_V9_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V9_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_NWKRTER_V9_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V9_GROUP3_EN_LBN 15
#define	EMCRF_DZ_NWKRTER_V9_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V9_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_NWKRTER_V9_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V9_GROUP2_EN_LBN 11
#define	EMCRF_DZ_NWKRTER_V9_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V9_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_NWKRTER_V9_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V9_GROUP1_EN_LBN 7
#define	EMCRF_DZ_NWKRTER_V9_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V9_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_NWKRTER_V9_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V9_GROUP0_EN_LBN 3
#define	EMCRF_DZ_NWKRTER_V9_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V9_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_NWKRTER_V9_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKRTER_PBMX_V10_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKRTER_PBMX_V10_REG 0x00083148
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_NWKRTER_V10_GROUP5_EN_LBN 23
#define	EMCRF_DZ_NWKRTER_V10_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V10_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_NWKRTER_V10_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V10_GROUP4_EN_LBN 19
#define	EMCRF_DZ_NWKRTER_V10_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V10_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_NWKRTER_V10_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V10_GROUP3_EN_LBN 15
#define	EMCRF_DZ_NWKRTER_V10_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V10_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_NWKRTER_V10_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V10_GROUP2_EN_LBN 11
#define	EMCRF_DZ_NWKRTER_V10_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V10_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_NWKRTER_V10_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V10_GROUP1_EN_LBN 7
#define	EMCRF_DZ_NWKRTER_V10_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V10_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_NWKRTER_V10_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V10_GROUP0_EN_LBN 3
#define	EMCRF_DZ_NWKRTER_V10_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V10_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_NWKRTER_V10_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKRTER_PBMX_V11_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKRTER_PBMX_V11_REG 0x0008314c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_NWKRTER_V11_GROUP5_EN_LBN 23
#define	EMCRF_DZ_NWKRTER_V11_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V11_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_NWKRTER_V11_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V11_GROUP4_EN_LBN 19
#define	EMCRF_DZ_NWKRTER_V11_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V11_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_NWKRTER_V11_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V11_GROUP3_EN_LBN 15
#define	EMCRF_DZ_NWKRTER_V11_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V11_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_NWKRTER_V11_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V11_GROUP2_EN_LBN 11
#define	EMCRF_DZ_NWKRTER_V11_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V11_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_NWKRTER_V11_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V11_GROUP1_EN_LBN 7
#define	EMCRF_DZ_NWKRTER_V11_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V11_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_NWKRTER_V11_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V11_GROUP0_EN_LBN 3
#define	EMCRF_DZ_NWKRTER_V11_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V11_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_NWKRTER_V11_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKRTER_PBMX_V12_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKRTER_PBMX_V12_REG 0x00083150
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_NWKRTER_V12_GROUP5_EN_LBN 23
#define	EMCRF_DZ_NWKRTER_V12_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V12_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_NWKRTER_V12_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V12_GROUP4_EN_LBN 19
#define	EMCRF_DZ_NWKRTER_V12_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V12_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_NWKRTER_V12_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V12_GROUP3_EN_LBN 15
#define	EMCRF_DZ_NWKRTER_V12_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V12_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_NWKRTER_V12_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V12_GROUP2_EN_LBN 11
#define	EMCRF_DZ_NWKRTER_V12_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V12_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_NWKRTER_V12_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V12_GROUP1_EN_LBN 7
#define	EMCRF_DZ_NWKRTER_V12_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V12_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_NWKRTER_V12_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_NWKRTER_V12_GROUP0_EN_LBN 3
#define	EMCRF_DZ_NWKRTER_V12_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_V12_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_NWKRTER_V12_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NWKRTER_PBMX_OSEL_REG(32bit):
 * 
 */
#define	EMCR_DZ_NWKRTER_PBMX_OSEL_REG 0x00083154
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_NWKRTER_NWKRTER_PBMX_CDP_EN_LBN 31
#define	EMCRF_DZ_NWKRTER_NWKRTER_PBMX_CDP_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_NWKRTER_PBMX_CAP_EN_LBN 30
#define	EMCRF_DZ_NWKRTER_NWKRTER_PBMX_CAP_EN_WIDTH 1
#define	EMCRF_DZ_NWKRTER_TRIG_WRD_EN_LBN 8
#define	EMCRF_DZ_NWKRTER_TRIG_WRD_EN_WIDTH 12
#define	EMCRF_DZ_NWKRTER_TRIG_WRD_SEL_LBN 0
#define	EMCRF_DZ_NWKRTER_TRIG_WRD_SEL_WIDTH 5


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PORT0_MSEC_EGRESS_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PORT0_MSEC_EGRESS_TBL 0x00200000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PORT0_MSEC_EGRESS_TBL_STEP 4
#define	EMCR_DZ_PORT0_MSEC_EGRESS_TBL_ROWS 8192

#define	EMCRF_DZ_MSEC_E_HCDATA_LBN 0
#define	EMCRF_DZ_MSEC_E_HCDATA_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PORT0_MSEC_INGRESS_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PORT0_MSEC_INGRESS_TBL 0x00208000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PORT0_MSEC_INGRESS_TBL_STEP 4
#define	EMCR_DZ_PORT0_MSEC_INGRESS_TBL_ROWS 8192

#define	EMCRF_DZ_MSEC_I_HCDATA_LBN 0
#define	EMCRF_DZ_MSEC_I_HCDATA_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PORT1_IPSEC_EGRESS_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PORT1_IPSEC_EGRESS_TBL 0x00240000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PORT1_IPSEC_EGRESS_TBL_STEP 4
#define	EMCR_DZ_PORT1_IPSEC_EGRESS_TBL_ROWS 65536

#define	EMCRF_DZ_IPSEC_E_HCDATA_LBN 0
#define	EMCRF_DZ_IPSEC_E_HCDATA_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PORT1_IPSEC_INGRESS_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PORT1_IPSEC_INGRESS_TBL 0x00280000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PORT1_IPSEC_INGRESS_TBL_STEP 4
#define	EMCR_DZ_PORT1_IPSEC_INGRESS_TBL_ROWS 65536

#define	EMCRF_DZ_IPSEC_I_HCDATA_LBN 0
#define	EMCRF_DZ_IPSEC_I_HCDATA_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_MACSEC_IPSEC_GBL_IRQ(32bit):
 * 
 */
#define	EMCR_DZ_MACSEC_IPSEC_GBL_IRQ 0x00300000
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_MACSEC_IPSEC_GLOBAL_IRQ_LBN 0
#define	EMCRF_DZ_MACSEC_IPSEC_GLOBAL_IRQ_WIDTH 4


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PORT0_MACSEC_REG(32bit):
 * 
 */
#define	EMCR_DZ_PORT0_MACSEC_REG 0x00300004
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_PORT0_MACSEC_INGRESS_PROBE_SEL_LBN 16
#define	EMCRF_DZ_PORT0_MACSEC_INGRESS_PROBE_SEL_WIDTH 8
#define	EMCRF_DZ_PORT0_MACSEC_EGRESS_PROBE_SEL_LBN 8
#define	EMCRF_DZ_PORT0_MACSEC_EGRESS_PROBE_SEL_WIDTH 8
#define	EMCRF_DZ_PORT0_MACSEC_INGRESS_PKT_RX_ADR_LBN 4
#define	EMCRF_DZ_PORT0_MACSEC_INGRESS_PKT_RX_ADR_WIDTH 2
#define	EMCRF_DZ_PORT0_MACSEC_EGRESS_PKT_RX_ADR_LBN 2
#define	EMCRF_DZ_PORT0_MACSEC_EGRESS_PKT_RX_ADR_WIDTH 2
#define	EMCRF_DZ_PORT0_MACSEC_INGRESS_EN_LBN 1
#define	EMCRF_DZ_PORT0_MACSEC_INGRESS_EN_WIDTH 1
#define	EMCRF_DZ_PORT0_MACSEC_EGRESS_EN_LBN 0
#define	EMCRF_DZ_PORT0_MACSEC_EGRESS_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PORT1_FIFO_REG(32bit):
 * 
 */
#define	EMCR_DZ_PORT1_FIFO_REG 0x00300008
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PORT1_FIFO_REG_RESET 0x4e138


#define	EMCRF_DZ_PORT1_INGRESS_AFULL_LEVEL_LBN 10
#define	EMCRF_DZ_PORT1_INGRESS_AFULL_LEVEL_WIDTH 10
#define	EMCRF_DZ_PORT1_EGRESS_AFULL_LEVEL_LBN 0
#define	EMCRF_DZ_PORT1_EGRESS_AFULL_LEVEL_WIDTH 10


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PORT1_IPSEC_REG(32bit):
 * 
 */
#define	EMCR_DZ_PORT1_IPSEC_REG 0x0030000c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_PORT1_IPSEC_ECC_STATUS_LBN 24
#define	EMCRF_DZ_PORT1_IPSEC_ECC_STATUS_WIDTH 6
#define	EMCRF_DZ_PORT1_IPSEC_INGRESS_PROBE_SEL_LBN 16
#define	EMCRF_DZ_PORT1_IPSEC_INGRESS_PROBE_SEL_WIDTH 8
#define	EMCRF_DZ_PORT1_IPSEC_EGRESS_PROBE_SEL_LBN 8
#define	EMCRF_DZ_PORT1_IPSEC_EGRESS_PROBE_SEL_WIDTH 8
#define	EMCRF_DZ_PORT1_IPSEC_INGRESS_PKT_RX_ADR_LBN 6
#define	EMCRF_DZ_PORT1_IPSEC_INGRESS_PKT_RX_ADR_WIDTH 2
#define	EMCRF_DZ_PORT1_IPSEC_EGRESS_PKT_RX_ADR_LBN 4
#define	EMCRF_DZ_PORT1_IPSEC_EGRESS_PKT_RX_ADR_WIDTH 2
#define	EMCRF_DZ_PORT1_MACSEC_INGRESS_EN_LBN 3
#define	EMCRF_DZ_PORT1_MACSEC_INGRESS_EN_WIDTH 1
#define	EMCRF_DZ_PORT1_MACSEC_EGRESS_EN_LBN 2
#define	EMCRF_DZ_PORT1_MACSEC_EGRESS_EN_WIDTH 1
#define	EMCRF_DZ_PORT1_IPSEC_INGRESS_EN_LBN 1
#define	EMCRF_DZ_PORT1_IPSEC_INGRESS_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PORT1_RX_VFIFO_EMPTY_MASK_REG(32bit):
 * 
 */
#define	EMCR_DZ_PORT1_RX_VFIFO_EMPTY_MASK_REG 0x00300010
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_PORT1_RX_VFIFO_EMPTY_MASK_LBN 0
#define	EMCRF_DZ_PORT1_RX_VFIFO_EMPTY_MASK_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PORT1_TX_VFIFO_EMPTY_MASK_REG(32bit):
 * 
 */
#define	EMCR_DZ_PORT1_TX_VFIFO_EMPTY_MASK_REG 0x00300014
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_PORT1_TX_VFIFO_EMPTY_MASK_LBN 0
#define	EMCRF_DZ_PORT1_TX_VFIFO_EMPTY_MASK_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PORT1_IPSEC_CONFIG_REG(32bit):
 * 
 */
#define	EMCR_DZ_PORT1_IPSEC_CONFIG_REG 0x00300018
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_PORT1_EGRESS_ESP_DELTA_LBN 4
#define	EMCRF_DZ_PORT1_EGRESS_ESP_DELTA_WIDTH 6
#define	EMCRF_DZ_PORT1_EGRESS_AUTH_ALIGN_MODE_LBN 2
#define	EMCRF_DZ_PORT1_EGRESS_AUTH_ALIGN_MODE_WIDTH 2
#define	EMCRF_DZ_PORT1_EGRESS_ENC_ALIGN_MODE_LBN 0
#define	EMCRF_DZ_PORT1_EGRESS_ENC_ALIGN_MODE_WIDTH 2


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PBMX_MACSEC_V0_REG(32bit):
 * 
 */
#define	EMCR_DZ_PBMX_MACSEC_V0_REG 0x0030001c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_MSEC_V0_GROUP7_EN_LBN 31
#define	EMCRF_DZ_MSEC_V0_GROUP7_EN_WIDTH 1
#define	EMCRF_DZ_MSEC_V0_GROUP7_SEL_LBN 28
#define	EMCRF_DZ_MSEC_V0_GROUP7_SEL_WIDTH 3
#define	EMCRF_DZ_MSEC_V0_GROUP6_EN_LBN 27
#define	EMCRF_DZ_MSEC_V0_GROUP6_EN_WIDTH 1
#define	EMCRF_DZ_MSEC_V0_GROUP6_SEL_LBN 24
#define	EMCRF_DZ_MSEC_V0_GROUP6_SEL_WIDTH 3
#define	EMCRF_DZ_MSEC_V0_GROUP5_EN_LBN 23
#define	EMCRF_DZ_MSEC_V0_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_MSEC_V0_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_MSEC_V0_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_MSEC_V0_GROUP4_EN_LBN 19
#define	EMCRF_DZ_MSEC_V0_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_MSEC_V0_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_MSEC_V0_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_MSEC_V0_GROUP3_EN_LBN 15
#define	EMCRF_DZ_MSEC_V0_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_MSEC_V0_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_MSEC_V0_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_MSEC_V0_GROUP2_EN_LBN 11
#define	EMCRF_DZ_MSEC_V0_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_MSEC_V0_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_MSEC_V0_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_MSEC_V0_GROUP1_EN_LBN 7
#define	EMCRF_DZ_MSEC_V0_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_MSEC_V0_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_MSEC_V0_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_MSEC_V0_GROUP0_EN_LBN 3
#define	EMCRF_DZ_MSEC_V0_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_MSEC_V0_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_MSEC_V0_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PBMX_MACSEC_V1_REG(32bit):
 * 
 */
#define	EMCR_DZ_PBMX_MACSEC_V1_REG 0x00300020
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_MSEC_V1_GROUP7_EN_LBN 31
#define	EMCRF_DZ_MSEC_V1_GROUP7_EN_WIDTH 1
#define	EMCRF_DZ_MSEC_V1_GROUP7_SEL_LBN 28
#define	EMCRF_DZ_MSEC_V1_GROUP7_SEL_WIDTH 3
#define	EMCRF_DZ_MSEC_V1_GROUP6_EN_LBN 27
#define	EMCRF_DZ_MSEC_V1_GROUP6_EN_WIDTH 1
#define	EMCRF_DZ_MSEC_V1_GROUP6_SEL_LBN 24
#define	EMCRF_DZ_MSEC_V1_GROUP6_SEL_WIDTH 3
#define	EMCRF_DZ_MSEC_V1_GROUP5_EN_LBN 23
#define	EMCRF_DZ_MSEC_V1_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_MSEC_V1_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_MSEC_V1_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_MSEC_V1_GROUP4_EN_LBN 19
#define	EMCRF_DZ_MSEC_V1_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_MSEC_V1_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_MSEC_V1_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_MSEC_V1_GROUP3_EN_LBN 15
#define	EMCRF_DZ_MSEC_V1_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_MSEC_V1_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_MSEC_V1_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_MSEC_V1_GROUP2_EN_LBN 11
#define	EMCRF_DZ_MSEC_V1_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_MSEC_V1_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_MSEC_V1_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_MSEC_V1_GROUP1_EN_LBN 7
#define	EMCRF_DZ_MSEC_V1_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_MSEC_V1_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_MSEC_V1_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_MSEC_V1_GROUP0_EN_LBN 3
#define	EMCRF_DZ_MSEC_V1_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_MSEC_V1_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_MSEC_V1_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PBMX_IPSEC_V0_REG(32bit):
 * 
 */
#define	EMCR_DZ_PBMX_IPSEC_V0_REG 0x00300024
/* hunta0=mc_gbl_reg */

/* defined as EMCRF_DZ_MSEC_V0_GROUP7_EN_LBN 31; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP7_EN_WIDTH 1 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP7_SEL_LBN 28; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP7_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP6_EN_LBN 27; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP6_EN_WIDTH 1 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP6_SEL_LBN 24; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP6_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP5_EN_LBN 23; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP5_EN_WIDTH 1 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP5_SEL_LBN 20; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP5_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP4_EN_LBN 19; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP4_EN_WIDTH 1 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP4_SEL_LBN 16; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP4_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP3_EN_LBN 15; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP3_EN_WIDTH 1 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP3_SEL_LBN 12; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP3_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP2_EN_LBN 11; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP2_EN_WIDTH 1 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP2_SEL_LBN 8; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP2_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP1_EN_LBN 7; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP1_EN_WIDTH 1 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP1_SEL_LBN 4; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP1_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP0_EN_LBN 3; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP0_EN_WIDTH 1 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP0_SEL_LBN 0; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V0_GROUP0_SEL_WIDTH 3 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PBMX_IPSEC_V1_REG(32bit):
 * 
 */
#define	EMCR_DZ_PBMX_IPSEC_V1_REG 0x00300028
/* hunta0=mc_gbl_reg */

/* defined as EMCRF_DZ_MSEC_V1_GROUP7_EN_LBN 31; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP7_EN_WIDTH 1 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP7_SEL_LBN 28; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP7_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP6_EN_LBN 27; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP6_EN_WIDTH 1 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP6_SEL_LBN 24; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP6_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP5_EN_LBN 23; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP5_EN_WIDTH 1 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP5_SEL_LBN 20; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP5_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP4_EN_LBN 19; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP4_EN_WIDTH 1 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP4_SEL_LBN 16; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP4_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP3_EN_LBN 15; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP3_EN_WIDTH 1 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP3_SEL_LBN 12; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP3_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP2_EN_LBN 11; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP2_EN_WIDTH 1 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP2_SEL_LBN 8; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP2_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP1_EN_LBN 7; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP1_EN_WIDTH 1 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP1_SEL_LBN 4; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP1_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP0_EN_LBN 3; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP0_EN_WIDTH 1 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP0_SEL_LBN 0; access=rw reset=0 */
/* defined as EMCRF_DZ_MSEC_V1_GROUP0_SEL_WIDTH 3 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_RMON_RX_BUCKET_END_REG(32bit):
 * 
 */
#define	EMCR_DZ_RMON_RX_BUCKET_END_REG 0x00800000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_RMON_RX_BUCKET_END_REG_RESET 0x5e8


#define	EMCRF_DZ_RX_BUCKET_END_LBN 0
#define	EMCRF_DZ_RX_BUCKET_END_WIDTH 14


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_RMON_RX_MEM_CTRL_REG(32bit):
 * 
 */
#define	EMCR_DZ_RMON_RX_MEM_CTRL_REG 0x00800004
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_RXRMON_LS_MODE_LBN 0
#define	EMCRF_DZ_RXRMON_LS_MODE_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_RMON_RX_CNTR_MSG_DROPS_REG(32bit):
 * 
 */
#define	EMCR_DZ_RMON_RX_CNTR_MSG_DROPS_REG 0x00800008
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_RX_CNTR_MSG_DROPS_LBN 0
#define	EMCRF_DZ_RX_CNTR_MSG_DROPS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_RMON_RX_USECASE_TBL(320bit):
 * 
 */
#define	EMCR_DZ_RMON_RX_USECASE_TBL 0x00804000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_RMON_RX_USECASE_TBL_STEP 64
#define	EMCR_DZ_RMON_RX_USECASE_TBL_ROWS 256

#define	EMCRF_DZ_REGION9_LBN 299
#define	EMCRF_DZ_REGION9_WIDTH 5
#define	EMCRF_DZ_OFFSET9_LBN 294
#define	EMCRF_DZ_OFFSET9_WIDTH 5
#define	EMCRF_DZ_ADDR_MODE9_LBN 291
#define	EMCRF_DZ_ADDR_MODE9_WIDTH 3
#define	EMCRF_DZ_CNTR_MODE9_LBN 288
#define	EMCRF_DZ_CNTR_MODE9_WIDTH 3
#define	EMCRF_DZ_REGION8_LBN 267
#define	EMCRF_DZ_REGION8_WIDTH 5
#define	EMCRF_DZ_OFFSET8_LBN 262
#define	EMCRF_DZ_OFFSET8_WIDTH 5
#define	EMCRF_DZ_ADDR_MODE8_LBN 259
#define	EMCRF_DZ_ADDR_MODE8_WIDTH 3
#define	EMCRF_DZ_CNTR_MODE8_LBN 256
#define	EMCRF_DZ_CNTR_MODE8_WIDTH 3
#define	EMCRF_DZ_REGION7_LBN 235
#define	EMCRF_DZ_REGION7_WIDTH 5
#define	EMCRF_DZ_OFFSET7_LBN 230
#define	EMCRF_DZ_OFFSET7_WIDTH 5
#define	EMCRF_DZ_ADDR_MODE7_LBN 227
#define	EMCRF_DZ_ADDR_MODE7_WIDTH 3
#define	EMCRF_DZ_CNTR_MODE7_LBN 224
#define	EMCRF_DZ_CNTR_MODE7_WIDTH 3
#define	EMCRF_DZ_REGION6_LBN 203
#define	EMCRF_DZ_REGION6_WIDTH 5
#define	EMCRF_DZ_OFFSET6_LBN 198
#define	EMCRF_DZ_OFFSET6_WIDTH 5
#define	EMCRF_DZ_ADDR_MODE6_LBN 195
#define	EMCRF_DZ_ADDR_MODE6_WIDTH 3
#define	EMCRF_DZ_CNTR_MODE6_LBN 192
#define	EMCRF_DZ_CNTR_MODE6_WIDTH 3
#define	EMCRF_DZ_REGION5_LBN 171
#define	EMCRF_DZ_REGION5_WIDTH 5
#define	EMCRF_DZ_OFFSET5_LBN 166
#define	EMCRF_DZ_OFFSET5_WIDTH 5
#define	EMCRF_DZ_ADDR_MODE5_LBN 163
#define	EMCRF_DZ_ADDR_MODE5_WIDTH 3
#define	EMCRF_DZ_CNTR_MODE5_LBN 160
#define	EMCRF_DZ_CNTR_MODE5_WIDTH 3
#define	EMCRF_DZ_REGION4_LBN 139
#define	EMCRF_DZ_REGION4_WIDTH 5
#define	EMCRF_DZ_OFFSET4_LBN 134
#define	EMCRF_DZ_OFFSET4_WIDTH 5
#define	EMCRF_DZ_ADDR_MODE4_LBN 131
#define	EMCRF_DZ_ADDR_MODE4_WIDTH 3
#define	EMCRF_DZ_CNTR_MODE4_LBN 128
#define	EMCRF_DZ_CNTR_MODE4_WIDTH 3
#define	EMCRF_DZ_REGION3_LBN 107
#define	EMCRF_DZ_REGION3_WIDTH 5
#define	EMCRF_DZ_OFFSET3_LBN 102
#define	EMCRF_DZ_OFFSET3_WIDTH 5
#define	EMCRF_DZ_ADDR_MODE3_LBN 99
#define	EMCRF_DZ_ADDR_MODE3_WIDTH 3
#define	EMCRF_DZ_CNTR_MODE3_LBN 96
#define	EMCRF_DZ_CNTR_MODE3_WIDTH 3
#define	EMCRF_DZ_REGION2_LBN 75
#define	EMCRF_DZ_REGION2_WIDTH 5
#define	EMCRF_DZ_OFFSET2_LBN 70
#define	EMCRF_DZ_OFFSET2_WIDTH 5
#define	EMCRF_DZ_ADDR_MODE2_LBN 67
#define	EMCRF_DZ_ADDR_MODE2_WIDTH 3
#define	EMCRF_DZ_CNTR_MODE2_LBN 64
#define	EMCRF_DZ_CNTR_MODE2_WIDTH 3
#define	EMCRF_DZ_REGION1_LBN 43
#define	EMCRF_DZ_REGION1_WIDTH 5
#define	EMCRF_DZ_OFFSET1_LBN 38
#define	EMCRF_DZ_OFFSET1_WIDTH 5
#define	EMCRF_DZ_ADDR_MODE1_LBN 35
#define	EMCRF_DZ_ADDR_MODE1_WIDTH 3
#define	EMCRF_DZ_CNTR_MODE1_LBN 32
#define	EMCRF_DZ_CNTR_MODE1_WIDTH 3
#define	EMCRF_DZ_REGION0_LBN 11
#define	EMCRF_DZ_REGION0_WIDTH 5
#define	EMCRF_DZ_OFFSET0_LBN 6
#define	EMCRF_DZ_OFFSET0_WIDTH 5
#define	EMCRF_DZ_ADDR_MODE0_LBN 3
#define	EMCRF_DZ_ADDR_MODE0_WIDTH 3
#define	EMCRF_DZ_CNTR_MODE0_LBN 0
#define	EMCRF_DZ_CNTR_MODE0_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_RMON_RX_QID_TBL(32bit):
 * 
 */
#define	EMCR_DZ_RMON_RX_QID_TBL 0x00808000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_RMON_RX_QID_TBL_STEP 4
#define	EMCR_DZ_RMON_RX_QID_TBL_ROWS 2048

#define	EMCRF_DZ_PE_DELTA_ADJUST_LBN 26
#define	EMCRF_DZ_PE_DELTA_ADJUST_WIDTH 4
#define	EMCRF_DZ_MTU_LBN 12
#define	EMCRF_DZ_MTU_WIDTH 14
#define	EMCRF_DZ_PF_LBN 8
#define	EMCRF_DZ_PF_WIDTH 4
#define	EMCRF_DZ_VF_LBN 0
#define	EMCRF_DZ_VF_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_RMON_RX_CNTR_CONFIG_TBL(32bit):
 * 
 */
#define	EMCR_DZ_RMON_RX_CNTR_CONFIG_TBL 0x0080c000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_RMON_RX_CNTR_CONFIG_TBL_STEP 4
#define	EMCR_DZ_RMON_RX_CNTR_CONFIG_TBL_ROWS 32

#define	EMCRF_DZ_STEP_LBN 20
#define	EMCRF_DZ_STEP_WIDTH 6
#define	EMCRF_DZ_DISABLED_LBN 19
#define	EMCRF_DZ_DISABLED_WIDTH 1
#define	EMCRF_DZ_MTYPE_LBN 17
#define	EMCRF_DZ_MTYPE_WIDTH 2
#define	EMCRF_DZ_WIDE_LBN 16
#define	EMCRF_DZ_WIDE_WIDTH 1
#define	EMCRF_DZ_BASE_LBN 0
#define	EMCRF_DZ_BASE_WIDTH 16


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_RMON_RX_CNTR_TBL(64bit):
 * 
 */
#define	EMCR_DZ_RMON_RX_CNTR_TBL 0x00820000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_RMON_RX_CNTR_TBL_STEP 8
#define	EMCR_DZ_RMON_RX_CNTR_TBL_ROWS 8192

#define	EMCRF_DZ_RMON_RX_CNT_HI_LBN 32
#define	EMCRF_DZ_RMON_RX_CNT_HI_WIDTH 32
#define	EMCRF_DZ_RMON_RX_CNT_LO_LBN 0
#define	EMCRF_DZ_RMON_RX_CNT_LO_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_RMON_TX_BUCKET_END_REG(32bit):
 * 
 */
#define	EMCR_DZ_RMON_TX_BUCKET_END_REG 0x00840000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_RMON_TX_BUCKET_END_REG_RESET 0x5e8


#define	EMCRF_DZ_TX_BUCKET_END_LBN 0
#define	EMCRF_DZ_TX_BUCKET_END_WIDTH 14


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_RMON_TX_MEM_CTRL_REG(32bit):
 * 
 */
#define	EMCR_DZ_RMON_TX_MEM_CTRL_REG 0x00840004
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_TXRMON_LS_MODE_LBN 0
#define	EMCRF_DZ_TXRMON_LS_MODE_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_RMON_TX_CNTR_MSG_DROPS_REG(32bit):
 * 
 */
#define	EMCR_DZ_RMON_TX_CNTR_MSG_DROPS_REG 0x00840008
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_TX_CNTR_MSG_DROPS_LBN 0
#define	EMCRF_DZ_TX_CNTR_MSG_DROPS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_RMON_TX_USECASE_TBL(320bit):
 * 
 */
#define	EMCR_DZ_RMON_TX_USECASE_TBL 0x00844000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_RMON_TX_USECASE_TBL_STEP 64
#define	EMCR_DZ_RMON_TX_USECASE_TBL_ROWS 256

/* defined as EMCRF_DZ_REGION9_LBN 299; access=rw reset=0x0 */
/* defined as EMCRF_DZ_REGION9_WIDTH 5 */
/* defined as EMCRF_DZ_OFFSET9_LBN 294; access=rw reset=0x0 */
/* defined as EMCRF_DZ_OFFSET9_WIDTH 5 */
/* defined as EMCRF_DZ_ADDR_MODE9_LBN 291; access=rw reset=0x0 */
/* defined as EMCRF_DZ_ADDR_MODE9_WIDTH 3 */
/* defined as EMCRF_DZ_CNTR_MODE9_LBN 288; access=rw reset=0x0 */
/* defined as EMCRF_DZ_CNTR_MODE9_WIDTH 3 */
/* defined as EMCRF_DZ_REGION8_LBN 267; access=rw reset=0x0 */
/* defined as EMCRF_DZ_REGION8_WIDTH 5 */
/* defined as EMCRF_DZ_OFFSET8_LBN 262; access=rw reset=0x0 */
/* defined as EMCRF_DZ_OFFSET8_WIDTH 5 */
/* defined as EMCRF_DZ_ADDR_MODE8_LBN 259; access=rw reset=0x0 */
/* defined as EMCRF_DZ_ADDR_MODE8_WIDTH 3 */
/* defined as EMCRF_DZ_CNTR_MODE8_LBN 256; access=rw reset=0x0 */
/* defined as EMCRF_DZ_CNTR_MODE8_WIDTH 3 */
/* defined as EMCRF_DZ_REGION7_LBN 235; access=rw reset=0x0 */
/* defined as EMCRF_DZ_REGION7_WIDTH 5 */
/* defined as EMCRF_DZ_OFFSET7_LBN 230; access=rw reset=0x0 */
/* defined as EMCRF_DZ_OFFSET7_WIDTH 5 */
/* defined as EMCRF_DZ_ADDR_MODE7_LBN 227; access=rw reset=0x0 */
/* defined as EMCRF_DZ_ADDR_MODE7_WIDTH 3 */
/* defined as EMCRF_DZ_CNTR_MODE7_LBN 224; access=rw reset=0x0 */
/* defined as EMCRF_DZ_CNTR_MODE7_WIDTH 3 */
/* defined as EMCRF_DZ_REGION6_LBN 203; access=rw reset=0x0 */
/* defined as EMCRF_DZ_REGION6_WIDTH 5 */
/* defined as EMCRF_DZ_OFFSET6_LBN 198; access=rw reset=0x0 */
/* defined as EMCRF_DZ_OFFSET6_WIDTH 5 */
/* defined as EMCRF_DZ_ADDR_MODE6_LBN 195; access=rw reset=0x0 */
/* defined as EMCRF_DZ_ADDR_MODE6_WIDTH 3 */
/* defined as EMCRF_DZ_CNTR_MODE6_LBN 192; access=rw reset=0x0 */
/* defined as EMCRF_DZ_CNTR_MODE6_WIDTH 3 */
/* defined as EMCRF_DZ_REGION5_LBN 171; access=rw reset=0x0 */
/* defined as EMCRF_DZ_REGION5_WIDTH 5 */
/* defined as EMCRF_DZ_OFFSET5_LBN 166; access=rw reset=0x0 */
/* defined as EMCRF_DZ_OFFSET5_WIDTH 5 */
/* defined as EMCRF_DZ_ADDR_MODE5_LBN 163; access=rw reset=0x0 */
/* defined as EMCRF_DZ_ADDR_MODE5_WIDTH 3 */
/* defined as EMCRF_DZ_CNTR_MODE5_LBN 160; access=rw reset=0x0 */
/* defined as EMCRF_DZ_CNTR_MODE5_WIDTH 3 */
/* defined as EMCRF_DZ_REGION4_LBN 139; access=rw reset=0x0 */
/* defined as EMCRF_DZ_REGION4_WIDTH 5 */
/* defined as EMCRF_DZ_OFFSET4_LBN 134; access=rw reset=0x0 */
/* defined as EMCRF_DZ_OFFSET4_WIDTH 5 */
/* defined as EMCRF_DZ_ADDR_MODE4_LBN 131; access=rw reset=0x0 */
/* defined as EMCRF_DZ_ADDR_MODE4_WIDTH 3 */
/* defined as EMCRF_DZ_CNTR_MODE4_LBN 128; access=rw reset=0x0 */
/* defined as EMCRF_DZ_CNTR_MODE4_WIDTH 3 */
/* defined as EMCRF_DZ_REGION3_LBN 107; access=rw reset=0x0 */
/* defined as EMCRF_DZ_REGION3_WIDTH 5 */
/* defined as EMCRF_DZ_OFFSET3_LBN 102; access=rw reset=0x0 */
/* defined as EMCRF_DZ_OFFSET3_WIDTH 5 */
/* defined as EMCRF_DZ_ADDR_MODE3_LBN 99; access=rw reset=0x0 */
/* defined as EMCRF_DZ_ADDR_MODE3_WIDTH 3 */
/* defined as EMCRF_DZ_CNTR_MODE3_LBN 96; access=rw reset=0x0 */
/* defined as EMCRF_DZ_CNTR_MODE3_WIDTH 3 */
/* defined as EMCRF_DZ_REGION2_LBN 75; access=rw reset=0x0 */
/* defined as EMCRF_DZ_REGION2_WIDTH 5 */
/* defined as EMCRF_DZ_OFFSET2_LBN 70; access=rw reset=0x0 */
/* defined as EMCRF_DZ_OFFSET2_WIDTH 5 */
/* defined as EMCRF_DZ_ADDR_MODE2_LBN 67; access=rw reset=0x0 */
/* defined as EMCRF_DZ_ADDR_MODE2_WIDTH 3 */
/* defined as EMCRF_DZ_CNTR_MODE2_LBN 64; access=rw reset=0x0 */
/* defined as EMCRF_DZ_CNTR_MODE2_WIDTH 3 */
/* defined as EMCRF_DZ_REGION1_LBN 43; access=rw reset=0x0 */
/* defined as EMCRF_DZ_REGION1_WIDTH 5 */
/* defined as EMCRF_DZ_OFFSET1_LBN 38; access=rw reset=0x0 */
/* defined as EMCRF_DZ_OFFSET1_WIDTH 5 */
/* defined as EMCRF_DZ_ADDR_MODE1_LBN 35; access=rw reset=0x0 */
/* defined as EMCRF_DZ_ADDR_MODE1_WIDTH 3 */
/* defined as EMCRF_DZ_CNTR_MODE1_LBN 32; access=rw reset=0x0 */
/* defined as EMCRF_DZ_CNTR_MODE1_WIDTH 3 */
/* defined as EMCRF_DZ_REGION0_LBN 11; access=rw reset=0x0 */
/* defined as EMCRF_DZ_REGION0_WIDTH 5 */
/* defined as EMCRF_DZ_OFFSET0_LBN 6; access=rw reset=0x0 */
/* defined as EMCRF_DZ_OFFSET0_WIDTH 5 */
/* defined as EMCRF_DZ_ADDR_MODE0_LBN 3; access=rw reset=0x0 */
/* defined as EMCRF_DZ_ADDR_MODE0_WIDTH 3 */
/* defined as EMCRF_DZ_CNTR_MODE0_LBN 0; access=rw reset=0x0 */
/* defined as EMCRF_DZ_CNTR_MODE0_WIDTH 3 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_RMON_TX_QID_TBL(32bit):
 * 
 */
#define	EMCR_DZ_RMON_TX_QID_TBL 0x00848000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_RMON_TX_QID_TBL_STEP 4
#define	EMCR_DZ_RMON_TX_QID_TBL_ROWS 2048

/* defined as EMCRF_DZ_PE_DELTA_ADJUST_LBN 26; access=rw reset=0x0 */
/* defined as EMCRF_DZ_PE_DELTA_ADJUST_WIDTH 4 */
/* defined as EMCRF_DZ_MTU_LBN 12; access=rw reset=0x0 */
/* defined as EMCRF_DZ_MTU_WIDTH 14 */
/* defined as EMCRF_DZ_PF_LBN 8; access=rw reset=0x0 */
/* defined as EMCRF_DZ_PF_WIDTH 4 */
/* defined as EMCRF_DZ_VF_LBN 0; access=rw reset=0x0 */
/* defined as EMCRF_DZ_VF_WIDTH 8 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_RMON_TX_CNTR_CONFIG_TBL(32bit):
 * 
 */
#define	EMCR_DZ_RMON_TX_CNTR_CONFIG_TBL 0x0084c000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_RMON_TX_CNTR_CONFIG_TBL_STEP 4
#define	EMCR_DZ_RMON_TX_CNTR_CONFIG_TBL_ROWS 32

/* defined as EMCRF_DZ_STEP_LBN 20; access=rw reset=0x0 */
/* defined as EMCRF_DZ_STEP_WIDTH 6 */
/* defined as EMCRF_DZ_DISABLED_LBN 19; access=rw reset=0 */
/* defined as EMCRF_DZ_DISABLED_WIDTH 1 */
/* defined as EMCRF_DZ_MTYPE_LBN 17; access=rw reset=0x0 */
/* defined as EMCRF_DZ_MTYPE_WIDTH 2 */
/* defined as EMCRF_DZ_WIDE_LBN 16; access=rw reset=0 */
/* defined as EMCRF_DZ_WIDE_WIDTH 1 */
/* defined as EMCRF_DZ_BASE_LBN 0; access=rw reset=0x0 */
/* defined as EMCRF_DZ_BASE_WIDTH 16 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_RMON_TX_CNTR_TBL(64bit):
 * 
 */
#define	EMCR_DZ_RMON_TX_CNTR_TBL 0x00860000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_RMON_TX_CNTR_TBL_STEP 8
#define	EMCR_DZ_RMON_TX_CNTR_TBL_ROWS 8192

#define	EMCRF_DZ_RMON_TX_CNT_HI_LBN 32
#define	EMCRF_DZ_RMON_TX_CNT_HI_WIDTH 32
#define	EMCRF_DZ_RMON_TX_CNT_LO_LBN 0
#define	EMCRF_DZ_RMON_TX_CNT_LO_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_RMON_MC_BUCKET_END_REG(32bit):
 * 
 */
#define	EMCR_DZ_RMON_MC_BUCKET_END_REG 0x00880000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_RMON_MC_BUCKET_END_REG_RESET 0x5e8


#define	EMCRF_DZ_MC_BUCKET_END_LBN 0
#define	EMCRF_DZ_MC_BUCKET_END_WIDTH 14


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_RMON_MC_MEM_CTRL_REG(32bit):
 * 
 */
#define	EMCR_DZ_RMON_MC_MEM_CTRL_REG 0x00880004
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_MCRMON_LS_MODE_LBN 0
#define	EMCRF_DZ_MCRMON_LS_MODE_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_RMON_MC_CNTR_MSG_DROPS_REG(32bit):
 * 
 */
#define	EMCR_DZ_RMON_MC_CNTR_MSG_DROPS_REG 0x00880008
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_MC_CNTR_MSG_DROPS_LBN 0
#define	EMCRF_DZ_MC_CNTR_MSG_DROPS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_RMON_MC_USECASE_TBL(320bit):
 * 
 */
#define	EMCR_DZ_RMON_MC_USECASE_TBL 0x00884000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_RMON_MC_USECASE_TBL_STEP 64
#define	EMCR_DZ_RMON_MC_USECASE_TBL_ROWS 256

/* defined as EMCRF_DZ_REGION9_LBN 299; access=rw reset=0x0 */
/* defined as EMCRF_DZ_REGION9_WIDTH 5 */
/* defined as EMCRF_DZ_OFFSET9_LBN 294; access=rw reset=0x0 */
/* defined as EMCRF_DZ_OFFSET9_WIDTH 5 */
/* defined as EMCRF_DZ_ADDR_MODE9_LBN 291; access=rw reset=0x0 */
/* defined as EMCRF_DZ_ADDR_MODE9_WIDTH 3 */
/* defined as EMCRF_DZ_CNTR_MODE9_LBN 288; access=rw reset=0x0 */
/* defined as EMCRF_DZ_CNTR_MODE9_WIDTH 3 */
/* defined as EMCRF_DZ_REGION8_LBN 267; access=rw reset=0x0 */
/* defined as EMCRF_DZ_REGION8_WIDTH 5 */
/* defined as EMCRF_DZ_OFFSET8_LBN 262; access=rw reset=0x0 */
/* defined as EMCRF_DZ_OFFSET8_WIDTH 5 */
/* defined as EMCRF_DZ_ADDR_MODE8_LBN 259; access=rw reset=0x0 */
/* defined as EMCRF_DZ_ADDR_MODE8_WIDTH 3 */
/* defined as EMCRF_DZ_CNTR_MODE8_LBN 256; access=rw reset=0x0 */
/* defined as EMCRF_DZ_CNTR_MODE8_WIDTH 3 */
/* defined as EMCRF_DZ_REGION7_LBN 235; access=rw reset=0x0 */
/* defined as EMCRF_DZ_REGION7_WIDTH 5 */
/* defined as EMCRF_DZ_OFFSET7_LBN 230; access=rw reset=0x0 */
/* defined as EMCRF_DZ_OFFSET7_WIDTH 5 */
/* defined as EMCRF_DZ_ADDR_MODE7_LBN 227; access=rw reset=0x0 */
/* defined as EMCRF_DZ_ADDR_MODE7_WIDTH 3 */
/* defined as EMCRF_DZ_CNTR_MODE7_LBN 224; access=rw reset=0x0 */
/* defined as EMCRF_DZ_CNTR_MODE7_WIDTH 3 */
/* defined as EMCRF_DZ_REGION6_LBN 203; access=rw reset=0x0 */
/* defined as EMCRF_DZ_REGION6_WIDTH 5 */
/* defined as EMCRF_DZ_OFFSET6_LBN 198; access=rw reset=0x0 */
/* defined as EMCRF_DZ_OFFSET6_WIDTH 5 */
/* defined as EMCRF_DZ_ADDR_MODE6_LBN 195; access=rw reset=0x0 */
/* defined as EMCRF_DZ_ADDR_MODE6_WIDTH 3 */
/* defined as EMCRF_DZ_CNTR_MODE6_LBN 192; access=rw reset=0x0 */
/* defined as EMCRF_DZ_CNTR_MODE6_WIDTH 3 */
/* defined as EMCRF_DZ_REGION5_LBN 171; access=rw reset=0x0 */
/* defined as EMCRF_DZ_REGION5_WIDTH 5 */
/* defined as EMCRF_DZ_OFFSET5_LBN 166; access=rw reset=0x0 */
/* defined as EMCRF_DZ_OFFSET5_WIDTH 5 */
/* defined as EMCRF_DZ_ADDR_MODE5_LBN 163; access=rw reset=0x0 */
/* defined as EMCRF_DZ_ADDR_MODE5_WIDTH 3 */
/* defined as EMCRF_DZ_CNTR_MODE5_LBN 160; access=rw reset=0x0 */
/* defined as EMCRF_DZ_CNTR_MODE5_WIDTH 3 */
/* defined as EMCRF_DZ_REGION4_LBN 139; access=rw reset=0x0 */
/* defined as EMCRF_DZ_REGION4_WIDTH 5 */
/* defined as EMCRF_DZ_OFFSET4_LBN 134; access=rw reset=0x0 */
/* defined as EMCRF_DZ_OFFSET4_WIDTH 5 */
/* defined as EMCRF_DZ_ADDR_MODE4_LBN 131; access=rw reset=0x0 */
/* defined as EMCRF_DZ_ADDR_MODE4_WIDTH 3 */
/* defined as EMCRF_DZ_CNTR_MODE4_LBN 128; access=rw reset=0x0 */
/* defined as EMCRF_DZ_CNTR_MODE4_WIDTH 3 */
/* defined as EMCRF_DZ_REGION3_LBN 107; access=rw reset=0x0 */
/* defined as EMCRF_DZ_REGION3_WIDTH 5 */
/* defined as EMCRF_DZ_OFFSET3_LBN 102; access=rw reset=0x0 */
/* defined as EMCRF_DZ_OFFSET3_WIDTH 5 */
/* defined as EMCRF_DZ_ADDR_MODE3_LBN 99; access=rw reset=0x0 */
/* defined as EMCRF_DZ_ADDR_MODE3_WIDTH 3 */
/* defined as EMCRF_DZ_CNTR_MODE3_LBN 96; access=rw reset=0x0 */
/* defined as EMCRF_DZ_CNTR_MODE3_WIDTH 3 */
/* defined as EMCRF_DZ_REGION2_LBN 75; access=rw reset=0x0 */
/* defined as EMCRF_DZ_REGION2_WIDTH 5 */
/* defined as EMCRF_DZ_OFFSET2_LBN 70; access=rw reset=0x0 */
/* defined as EMCRF_DZ_OFFSET2_WIDTH 5 */
/* defined as EMCRF_DZ_ADDR_MODE2_LBN 67; access=rw reset=0x0 */
/* defined as EMCRF_DZ_ADDR_MODE2_WIDTH 3 */
/* defined as EMCRF_DZ_CNTR_MODE2_LBN 64; access=rw reset=0x0 */
/* defined as EMCRF_DZ_CNTR_MODE2_WIDTH 3 */
/* defined as EMCRF_DZ_REGION1_LBN 43; access=rw reset=0x0 */
/* defined as EMCRF_DZ_REGION1_WIDTH 5 */
/* defined as EMCRF_DZ_OFFSET1_LBN 38; access=rw reset=0x0 */
/* defined as EMCRF_DZ_OFFSET1_WIDTH 5 */
/* defined as EMCRF_DZ_ADDR_MODE1_LBN 35; access=rw reset=0x0 */
/* defined as EMCRF_DZ_ADDR_MODE1_WIDTH 3 */
/* defined as EMCRF_DZ_CNTR_MODE1_LBN 32; access=rw reset=0x0 */
/* defined as EMCRF_DZ_CNTR_MODE1_WIDTH 3 */
/* defined as EMCRF_DZ_REGION0_LBN 11; access=rw reset=0x0 */
/* defined as EMCRF_DZ_REGION0_WIDTH 5 */
/* defined as EMCRF_DZ_OFFSET0_LBN 6; access=rw reset=0x0 */
/* defined as EMCRF_DZ_OFFSET0_WIDTH 5 */
/* defined as EMCRF_DZ_ADDR_MODE0_LBN 3; access=rw reset=0x0 */
/* defined as EMCRF_DZ_ADDR_MODE0_WIDTH 3 */
/* defined as EMCRF_DZ_CNTR_MODE0_LBN 0; access=rw reset=0x0 */
/* defined as EMCRF_DZ_CNTR_MODE0_WIDTH 3 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_RMON_MC_QID_TBL(32bit):
 * 
 */
#define	EMCR_DZ_RMON_MC_QID_TBL 0x00888000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_RMON_MC_QID_TBL_STEP 4
#define	EMCR_DZ_RMON_MC_QID_TBL_ROWS 2048

/* defined as EMCRF_DZ_PE_DELTA_ADJUST_LBN 26; access=rw reset=0x0 */
/* defined as EMCRF_DZ_PE_DELTA_ADJUST_WIDTH 4 */
/* defined as EMCRF_DZ_MTU_LBN 12; access=rw reset=0x0 */
/* defined as EMCRF_DZ_MTU_WIDTH 14 */
/* defined as EMCRF_DZ_PF_LBN 8; access=rw reset=0x0 */
/* defined as EMCRF_DZ_PF_WIDTH 4 */
/* defined as EMCRF_DZ_VF_LBN 0; access=rw reset=0x0 */
/* defined as EMCRF_DZ_VF_WIDTH 8 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_RMON_MC_CNTR_CONFIG_TBL(32bit):
 * 
 */
#define	EMCR_DZ_RMON_MC_CNTR_CONFIG_TBL 0x0088c000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_RMON_MC_CNTR_CONFIG_TBL_STEP 4
#define	EMCR_DZ_RMON_MC_CNTR_CONFIG_TBL_ROWS 32

/* defined as EMCRF_DZ_STEP_LBN 20; access=rw reset=0x0 */
/* defined as EMCRF_DZ_STEP_WIDTH 6 */
/* defined as EMCRF_DZ_DISABLED_LBN 19; access=rw reset=0 */
/* defined as EMCRF_DZ_DISABLED_WIDTH 1 */
/* defined as EMCRF_DZ_MTYPE_LBN 17; access=rw reset=0x0 */
/* defined as EMCRF_DZ_MTYPE_WIDTH 2 */
/* defined as EMCRF_DZ_WIDE_LBN 16; access=rw reset=0 */
/* defined as EMCRF_DZ_WIDE_WIDTH 1 */
/* defined as EMCRF_DZ_BASE_LBN 0; access=rw reset=0x0 */
/* defined as EMCRF_DZ_BASE_WIDTH 16 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_RMON_MC_CNTR_TBL(64bit):
 * 
 */
#define	EMCR_DZ_RMON_MC_CNTR_TBL 0x008a0000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_RMON_MC_CNTR_TBL_STEP 8
#define	EMCR_DZ_RMON_MC_CNTR_TBL_ROWS 8192

#define	EMCRF_DZ_RMON_MC_CNT_HI_LBN 32
#define	EMCRF_DZ_RMON_MC_CNT_HI_WIDTH 32
#define	EMCRF_DZ_RMON_MC_CNT_LO_LBN 0
#define	EMCRF_DZ_RMON_MC_CNT_LO_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIU_HW_REV_ID_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIU_HW_REV_ID_REG 0x01000000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_BIU_HW_REV_ID_REG_RESET 0xeb14face


#define	EMCRF_DZ_HW_REV_ID_LBN 0
#define	EMCRF_DZ_HW_REV_ID_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIU_MC_SFT_STATUS_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIU_MC_SFT_STATUS_REG 0x01000010
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_BIU_MC_SFT_STATUS_REG_STEP 4
#define	EMCR_DZ_BIU_MC_SFT_STATUS_REG_ROWS 8
#define	EMCR_DZ_BIU_MC_SFT_STATUS_REG_RESET 0x1111face


#define	EMCRF_DZ_MC_SFT_STATUS_LBN 0
#define	EMCRF_DZ_MC_SFT_STATUS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIU_HW_INIT_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIU_HW_INIT_REG 0x010000c0
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_HW_INIT_LBN 20
#define	EMCRF_DZ_HW_INIT_WIDTH 12
#define	EMCRF_DZ_MSIX_TBL_RST_LBN 29
#define	EMCRF_DZ_MSIX_TBL_RST_WIDTH 1
#define	EMCRF_DZ_INT_ACK_TIMER_EN_LBN 28
#define	EMCRF_DZ_INT_ACK_TIMER_EN_WIDTH 1
#define	EMCRF_DZ_CPLS_RST_FPOOL_LBN 24
#define	EMCRF_DZ_CPLS_RST_FPOOL_WIDTH 1
#define	EMCRF_DZ_TRGT_DIS_UR_GT128_LBN 20
#define	EMCRF_DZ_TRGT_DIS_UR_GT128_WIDTH 1
#define	EMCRF_DZ_CBUF_SIZE_LBN 19
#define	EMCRF_DZ_CBUF_SIZE_WIDTH 1
#define	EMCRF_DZ_DIAG_RD_EN_LBN 18
#define	EMCRF_DZ_DIAG_RD_EN_WIDTH 1
#define	EMCRF_DZ_SND_POIS_LBN 17
#define	EMCRF_DZ_SND_POIS_WIDTH 1
#define	EMCRF_DZ_SND_TD_LBN 16
#define	EMCRF_DZ_SND_TD_WIDTH 1
#define	EMCRF_DZ_ISR_CLR_LBN 0
#define	EMCRF_DZ_ISR_CLR_WIDTH 16


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIU_TRGT_CTL_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIU_TRGT_CTL_REG 0x010000c4
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_BIU_TRGT_CTL_REG_RESET 0x39b4


#define	EMCRF_DZ_INT_APER_LBN 10
#define	EMCRF_DZ_INT_APER_WIDTH 4
#define	EMCRF_DZ_VF_APER_LBN 5
#define	EMCRF_DZ_VF_APER_WIDTH 5
#define	EMCRF_DZ_PF_APER_LBN 0
#define	EMCRF_DZ_PF_APER_WIDTH 5


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIU_TLP_CONFIG_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIU_TLP_CONFIG_REG 0x01000100
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_DL_RO_EN_LBN 21
#define	EMCRF_DZ_DL_RO_EN_WIDTH 1
#define	EMCRF_DZ_TX_DMA_RO_EN_LBN 20
#define	EMCRF_DZ_TX_DMA_RO_EN_WIDTH 1
#define	EMCRF_DZ_RX_DMA_RO_EN_LBN 19
#define	EMCRF_DZ_RX_DMA_RO_EN_WIDTH 1
#define	EMCRF_DZ_WTAG_EN_LBN 18
#define	EMCRF_DZ_WTAG_EN_WIDTH 1
#define	EMCRF_DZ_MSIX_TPH_TYPE_LBN 16
#define	EMCRF_DZ_MSIX_TPH_TYPE_WIDTH 2
#define	EMCRF_DZ_DL_IDO_EN_LBN 14
#define	EMCRF_DZ_DL_IDO_EN_WIDTH 1
#define	EMCRF_DZ_DL_TPH_TYPE_LBN 12
#define	EMCRF_DZ_DL_TPH_TYPE_WIDTH 2
#define	EMCRF_DZ_TX_IDO_EN_LBN 10
#define	EMCRF_DZ_TX_IDO_EN_WIDTH 1
#define	EMCRF_DZ_TX_TPH_TYPE_LBN 8
#define	EMCRF_DZ_TX_TPH_TYPE_WIDTH 2
#define	EMCRF_DZ_EV_IDO_EN_LBN 6
#define	EMCRF_DZ_EV_IDO_EN_WIDTH 1
#define	EMCRF_DZ_EV_TPH_TYPE_LBN 4
#define	EMCRF_DZ_EV_TPH_TYPE_WIDTH 2
#define	EMCRF_DZ_RX_RO_EN_LBN 3
#define	EMCRF_DZ_RX_RO_EN_WIDTH 1
#define	EMCRF_DZ_RX_IDO_EN_LBN 2
#define	EMCRF_DZ_RX_IDO_EN_WIDTH 1
#define	EMCRF_DZ_RX_TPH_TYPE_LBN 0
#define	EMCRF_DZ_RX_TPH_TYPE_WIDTH 2


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIU_TXDMA_TAG_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIU_TXDMA_TAG_REG 0x01000104
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_TX_TAG_LBN 0
#define	EMCRF_DZ_TX_TAG_WIDTH 6


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIU_DSCLD_TAG_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIU_DSCLD_TAG_REG 0x01000108
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_DL_TAG_LBN 0
#define	EMCRF_DZ_DL_TAG_WIDTH 6


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIU_TAG_CTRL_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIU_TAG_CTRL_REG 0x0100010c
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_BIU_TAG_CTRL_REG_RESET 0x1


#define	EMCRF_DZ_DL_TAG_CNT_LBN 16
#define	EMCRF_DZ_DL_TAG_CNT_WIDTH 5
#define	EMCRF_DZ_TX_TAG_CNT_LBN 8
#define	EMCRF_DZ_TX_TAG_CNT_WIDTH 6
#define	EMCRF_DZ_EXT_TAG_EN_LBN 0
#define	EMCRF_DZ_EXT_TAG_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIU_CBUF_CTRL_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIU_CBUF_CTRL_REG 0x01000110
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_BIU_CBUF_CTRL_REG_RESET 0xc8


#define	EMCRF_DZ_EXT_CBUFS_LBN 8
#define	EMCRF_DZ_EXT_CBUFS_WIDTH 8
#define	EMCRF_DZ_LOC_CBUFS_LBN 0
#define	EMCRF_DZ_LOC_CBUFS_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIU_PCIE_ERROR_CTR_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIU_PCIE_ERROR_CTR_REG 0x01000114
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_PCIE_CPL_ERR_LBN 0
#define	EMCRF_DZ_PCIE_CPL_ERR_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_DUT_CAPABILITY_REG(32bit):
 * 
 */
#define	EMCR_DZ_DUT_CAPABILITY_REG 0x010001f0
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_DUT_CAPABILITY_REG_RESET 0x3f0


#define	EMCRF_DZ_IS_CMODEL_LBN 10
#define	EMCRF_DZ_IS_CMODEL_WIDTH 1
#define	EMCRF_DZ_PCIEPHY_INSTALLED_LBN 9
#define	EMCRF_DZ_PCIEPHY_INSTALLED_WIDTH 1
#define	EMCRF_DZ_KRPHY_INSTALLED_LBN 8
#define	EMCRF_DZ_KRPHY_INSTALLED_WIDTH 1
#define	EMCRF_DZ_PM_INSTALLED_LBN 7
#define	EMCRF_DZ_PM_INSTALLED_WIDTH 1
#define	EMCRF_DZ_PPP_INSTALLED_LBN 6
#define	EMCRF_DZ_PPP_INSTALLED_WIDTH 1
#define	EMCRF_DZ_IS_PALLADIUM_LBN 5
#define	EMCRF_DZ_IS_PALLADIUM_WIDTH 1
#define	EMCRF_DZ_IS_RHODIUM_LBN 4
#define	EMCRF_DZ_IS_RHODIUM_WIDTH 1
#define	EMCRF_DZ_DUT_PLATFORM_LBN 0
#define	EMCRF_DZ_DUT_PLATFORM_WIDTH 4
#define	EMCFE_DZ_PLATM_EV 4
#define	EMCFE_DZ_PLATFORM_M 3
#define	EMCFE_DZ_FARMI_XLITE 2
#define	EMCFE_DZ_FULL_RTL 1
#define	EMCFE_DZ_DUTMODEL 0


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIU_PBMX_IDATA_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIU_PBMX_IDATA_REG 0x010001f8
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_PBMX_IDATA_LBN 0
#define	EMCRF_DZ_PBMX_IDATA_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIU_FPGA_BUILD_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIU_FPGA_BUILD_REG 0x01000240
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_IMPL_CLASS_LBN 16
#define	EMCRF_DZ_IMPL_CLASS_WIDTH 16
#define	EMCRF_DZ_REV_NUM_LBN 0
#define	EMCRF_DZ_REV_NUM_WIDTH 16


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIU_SRIOV_VF_FLR_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIU_SRIOV_VF_FLR_REG 0x01000300
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_BIU_SRIOV_VF_FLR_REG_STEP 4
#define	EMCR_DZ_BIU_SRIOV_VF_FLR_REG_ROWS 8

#define	EMCRF_DZ_VF_FLR_REQ_LBN 0
#define	EMCRF_DZ_VF_FLR_REQ_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIU_SRIOV_PF_FLR_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIU_SRIOV_PF_FLR_REG 0x01000320
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_PF_FLR_REQ_LBN 0
#define	EMCRF_DZ_PF_FLR_REQ_WIDTH 16


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIU_SRIOV_VF_BME_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIU_SRIOV_VF_BME_REG 0x01000330
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_BIU_SRIOV_VF_BME_REG_STEP 4
#define	EMCR_DZ_BIU_SRIOV_VF_BME_REG_ROWS 8

#define	EMCRF_DZ_VF_BME_LBN 0
#define	EMCRF_DZ_VF_BME_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIU_SRIOV_PF_BME_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIU_SRIOV_PF_BME_REG 0x010003b0
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_PF_BME_LBN 0
#define	EMCRF_DZ_PF_BME_WIDTH 16


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIU_INT_PF2MSIX_TBL(32bit):
 * 
 */
#define	EMCR_DZ_BIU_INT_PF2MSIX_TBL 0x01000800
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_BIU_INT_PF2MSIX_TBL_STEP 4
#define	EMCR_DZ_BIU_INT_PF2MSIX_TBL_ROWS 16

#define	EMCRF_DZ_IPF2M_PF_IBASE_LBN 7
#define	EMCRF_DZ_IPF2M_PF_IBASE_WIDTH 11
#define	EMCRF_DZ_IPF2M_PF_IVEC_LBN 3
#define	EMCRF_DZ_IPF2M_PF_IVEC_WIDTH 4
#define	EMCRF_DZ_IPF2M_VF_IVEC_LBN 0
#define	EMCRF_DZ_IPF2M_VF_IVEC_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIU_TRGT_PFVF2VI_TBL(32bit):
 * 
 */
#define	EMCR_DZ_BIU_TRGT_PFVF2VI_TBL 0x01002000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_BIU_TRGT_PFVF2VI_TBL_STEP 4
#define	EMCR_DZ_BIU_TRGT_PFVF2VI_TBL_ROWS 2048

#define	EMCRF_DZ_TPVF2V_T_FNUM_LBN 24
#define	EMCRF_DZ_TPVF2V_T_FNUM_WIDTH 8
#define	EMCRF_DZ_TPVF2V_CORE_ID_LBN 23
#define	EMCRF_DZ_TPVF2V_CORE_ID_WIDTH 1
#define	EMCRF_DZ_TPVF2V_PORT_NUM_LBN 22
#define	EMCRF_DZ_TPVF2V_PORT_NUM_WIDTH 1
#define	EMCRF_DZ_TPVF2V_VI_BASE_LBN 11
#define	EMCRF_DZ_TPVF2V_VI_BASE_WIDTH 11
#define	EMCRF_DZ_TPVF2V_NUM_VI_LBN 1
#define	EMCRF_DZ_TPVF2V_NUM_VI_WIDTH 10
#define	EMCRF_DZ_TPVF2V_T_ENABLE_LBN 0
#define	EMCRF_DZ_TPVF2V_T_ENABLE_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIU_INT_VI2FUNC_TBL(32bit):
 * 
 */
#define	EMCR_DZ_BIU_INT_VI2FUNC_TBL 0x01004000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_BIU_INT_VI2FUNC_TBL_STEP 4
#define	EMCR_DZ_BIU_INT_VI2FUNC_TBL_ROWS 4096

#define	EMCRF_DZ_IV2F_INT_RSVD_LBN 13
#define	EMCRF_DZ_IV2F_INT_RSVD_WIDTH 8
#define	EMCRF_DZ_IV2F_PF_NUM_LBN 9
#define	EMCRF_DZ_IV2F_PF_NUM_WIDTH 4
#define	EMCRF_DZ_IV2F_PF_VF_LBN 8
#define	EMCRF_DZ_IV2F_PF_VF_WIDTH 1
#define	EMCFE_DZ_V2F_PF_SELECT 1
#define	EMCFE_DZ_V2F_VF_SELECT 0
#define	EMCRF_DZ_IV2F_VF_NUM_LBN 0
#define	EMCRF_DZ_IV2F_VF_NUM_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIU_INI_VI2FUNC_TBL(32bit):
 * 
 */
#define	EMCR_DZ_BIU_INI_VI2FUNC_TBL 0x01008000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_BIU_INI_VI2FUNC_TBL_STEP 4
#define	EMCR_DZ_BIU_INI_VI2FUNC_TBL_ROWS 2048

#define	EMCRF_DZ_IV2F_NS_EN_LBN 28
#define	EMCRF_DZ_IV2F_NS_EN_WIDTH 1
#define	EMCRF_DZ_IV2F_INI_VF_ON_LBN 27
#define	EMCRF_DZ_IV2F_INI_VF_ON_WIDTH 1
#define	EMCRF_DZ_IV2F_FNUM_LBN 19
#define	EMCRF_DZ_IV2F_FNUM_WIDTH 8
#define	EMCRF_DZ_IV2F_TPH_ON_LBN 18
#define	EMCRF_DZ_IV2F_TPH_ON_WIDTH 1
#define	EMCRF_DZ_IV2F_TPH_ST_TAG1_LBN 10
#define	EMCRF_DZ_IV2F_TPH_ST_TAG1_WIDTH 8
#define	EMCRF_DZ_IV2F_TPH_ST_TAG2_LBN 2
#define	EMCRF_DZ_IV2F_TPH_ST_TAG2_WIDTH 8
#define	EMCRF_DZ_IV2F_IDO_MDE_LBN 0
#define	EMCRF_DZ_IV2F_IDO_MDE_WIDTH 2


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIU_INI_A64PGE_TBL(114bit):
 * 
 */
#define	EMCR_DZ_BIU_INI_A64PGE_TBL 0x0100a000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_BIU_INI_A64PGE_TBL_STEP 16
#define	EMCR_DZ_BIU_INI_A64PGE_TBL_ROWS 256

#define	EMCRF_DZ_A64PGE3_LBN 96
#define	EMCRF_DZ_A64PGE3_WIDTH 18
#define	EMCRF_DZ_A64PGE2_LBN 64
#define	EMCRF_DZ_A64PGE2_WIDTH 18
#define	EMCRF_DZ_A64PGE1_LBN 32
#define	EMCRF_DZ_A64PGE1_WIDTH 18
#define	EMCRF_DZ_VFNUM_LBN 24
#define	EMCRF_DZ_VFNUM_WIDTH 7
#define	EMCRF_DZ_PFNUM_LBN 20
#define	EMCRF_DZ_PFNUM_WIDTH 4
#define	EMCRF_DZ_A64PGE0_LBN 0
#define	EMCRF_DZ_A64PGE0_WIDTH 18


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIU_INT_MSIX_TBL(97bit):
 * 
 */
#define	EMCR_DZ_BIU_INT_MSIX_TBL 0x01010000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_BIU_INT_MSIX_TBL_STEP 16
#define	EMCR_DZ_BIU_INT_MSIX_TBL_ROWS 2048
#define	EMCR_DZ_BIU_INT_MSIX_TBL_RESET 0x1000000000000000000000000


#define	EMCRF_DZ_MSIX_MSK_LBN 96
#define	EMCRF_DZ_MSIX_MSK_WIDTH 1
#define	EMCRF_DZ_MSIX_DATA_LBN 64
#define	EMCRF_DZ_MSIX_DATA_WIDTH 32
#define	EMCRF_DZ_MSIX_AD_HI_LBN 32
#define	EMCRF_DZ_MSIX_AD_HI_WIDTH 32
#define	EMCRF_DZ_MSIX_AD_LO_LBN 0
#define	EMCRF_DZ_MSIX_AD_LO_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIU_INT_MSIX_PBA(32bit):
 * 
 */
#define	EMCR_DZ_BIU_INT_MSIX_PBA 0x01018000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_BIU_INT_MSIX_PBA_STEP 4
#define	EMCR_DZ_BIU_INT_MSIX_PBA_ROWS 64

#define	EMCRF_DZ_MSIX_PBA_LBN 0
#define	EMCRF_DZ_MSIX_PBA_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIU_VI2PIO_MAP_TBL(32bit):
 * 
 */
#define	EMCR_DZ_BIU_VI2PIO_MAP_TBL 0x0101a000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_BIU_VI2PIO_MAP_TBL_STEP 4
#define	EMCR_DZ_BIU_VI2PIO_MAP_TBL_ROWS 2048

#define	EMCRF_DZ_PAGE_ID_LBN 1
#define	EMCRF_DZ_PAGE_ID_WIDTH 4
#define	EMCRF_DZ_PIO_ENBL_LBN 0
#define	EMCRF_DZ_PIO_ENBL_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIU_TXPM_MEM(32bit):
 * 
 */
#define	EMCR_DZ_BIU_TXPM_MEM 0x01020000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_BIU_TXPM_MEM_STEP 4
#define	EMCR_DZ_BIU_TXPM_MEM_ROWS 8192

#define	EMCRF_DZ_DATA_LBN 0
#define	EMCRF_DZ_DATA_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIU_TXPM_BUF_TBL0(32bit):
 * 
 */
#define	EMCR_DZ_BIU_TXPM_BUF_TBL0 0x01028000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_BIU_TXPM_BUF_TBL0_STEP 4
#define	EMCR_DZ_BIU_TXPM_BUF_TBL0_ROWS 32

#define	EMCRF_DZ_BUF_ID_LBN 0
#define	EMCRF_DZ_BUF_ID_WIDTH 4


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIU_TXPM_BUF_TBL1(32bit):
 * 
 */
#define	EMCR_DZ_BIU_TXPM_BUF_TBL1 0x01028080
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_BIU_TXPM_BUF_TBL1_STEP 4
#define	EMCR_DZ_BIU_TXPM_BUF_TBL1_ROWS 32

/* defined as EMCRF_DZ_BUF_ID_LBN 0; access=rw reset=0 */
/* defined as EMCRF_DZ_BUF_ID_WIDTH 4 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIUSB_CAP_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIUSB_CAP_REG 0x0102e000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_BIUSB_CAP_REG_STEP 4
#define	EMCR_DZ_BIUSB_CAP_REG_ROWS 7

/* defined as EMCRF_DZ_CAP_CSR_DAT_LBN 0; access=rw reset=0 */
/* defined as EMCRF_DZ_CAP_CSR_DAT_WIDTH 32 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIUSB_PBMX_V0_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIUSB_PBMX_V0_REG 0x0102e120
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_BIUSB_V0_GROUP5_EN_LBN 23
#define	EMCRF_DZ_BIUSB_V0_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V0_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_BIUSB_V0_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V0_GROUP4_EN_LBN 19
#define	EMCRF_DZ_BIUSB_V0_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V0_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_BIUSB_V0_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V0_GROUP3_EN_LBN 15
#define	EMCRF_DZ_BIUSB_V0_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V0_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_BIUSB_V0_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V0_GROUP2_EN_LBN 11
#define	EMCRF_DZ_BIUSB_V0_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V0_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_BIUSB_V0_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V0_GROUP1_EN_LBN 7
#define	EMCRF_DZ_BIUSB_V0_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V0_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_BIUSB_V0_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V0_GROUP0_EN_LBN 3
#define	EMCRF_DZ_BIUSB_V0_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V0_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_BIUSB_V0_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIUSB_PBMX_V1_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIUSB_PBMX_V1_REG 0x0102e124
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_BIUSB_V1_GROUP5_EN_LBN 23
#define	EMCRF_DZ_BIUSB_V1_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V1_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_BIUSB_V1_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V1_GROUP4_EN_LBN 19
#define	EMCRF_DZ_BIUSB_V1_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V1_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_BIUSB_V1_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V1_GROUP3_EN_LBN 15
#define	EMCRF_DZ_BIUSB_V1_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V1_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_BIUSB_V1_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V1_GROUP2_EN_LBN 11
#define	EMCRF_DZ_BIUSB_V1_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V1_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_BIUSB_V1_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V1_GROUP1_EN_LBN 7
#define	EMCRF_DZ_BIUSB_V1_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V1_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_BIUSB_V1_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V1_GROUP0_EN_LBN 3
#define	EMCRF_DZ_BIUSB_V1_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V1_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_BIUSB_V1_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIUSB_PBMX_V2_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIUSB_PBMX_V2_REG 0x0102e128
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_BIUSB_V2_GROUP5_EN_LBN 23
#define	EMCRF_DZ_BIUSB_V2_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V2_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_BIUSB_V2_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V2_GROUP4_EN_LBN 19
#define	EMCRF_DZ_BIUSB_V2_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V2_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_BIUSB_V2_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V2_GROUP3_EN_LBN 15
#define	EMCRF_DZ_BIUSB_V2_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V2_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_BIUSB_V2_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V2_GROUP2_EN_LBN 11
#define	EMCRF_DZ_BIUSB_V2_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V2_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_BIUSB_V2_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V2_GROUP1_EN_LBN 7
#define	EMCRF_DZ_BIUSB_V2_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V2_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_BIUSB_V2_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V2_GROUP0_EN_LBN 3
#define	EMCRF_DZ_BIUSB_V2_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V2_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_BIUSB_V2_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIUSB_PBMX_V3_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIUSB_PBMX_V3_REG 0x0102e12c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_BIUSB_V3_GROUP5_EN_LBN 23
#define	EMCRF_DZ_BIUSB_V3_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V3_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_BIUSB_V3_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V3_GROUP4_EN_LBN 19
#define	EMCRF_DZ_BIUSB_V3_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V3_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_BIUSB_V3_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V3_GROUP3_EN_LBN 15
#define	EMCRF_DZ_BIUSB_V3_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V3_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_BIUSB_V3_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V3_GROUP2_EN_LBN 11
#define	EMCRF_DZ_BIUSB_V3_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V3_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_BIUSB_V3_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V3_GROUP1_EN_LBN 7
#define	EMCRF_DZ_BIUSB_V3_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V3_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_BIUSB_V3_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V3_GROUP0_EN_LBN 3
#define	EMCRF_DZ_BIUSB_V3_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V3_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_BIUSB_V3_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIUSB_PBMX_V4_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIUSB_PBMX_V4_REG 0x0102e130
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_BIUSB_V4_GROUP5_EN_LBN 23
#define	EMCRF_DZ_BIUSB_V4_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V4_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_BIUSB_V4_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V4_GROUP4_EN_LBN 19
#define	EMCRF_DZ_BIUSB_V4_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V4_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_BIUSB_V4_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V4_GROUP3_EN_LBN 15
#define	EMCRF_DZ_BIUSB_V4_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V4_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_BIUSB_V4_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V4_GROUP2_EN_LBN 11
#define	EMCRF_DZ_BIUSB_V4_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V4_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_BIUSB_V4_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V4_GROUP1_EN_LBN 7
#define	EMCRF_DZ_BIUSB_V4_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V4_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_BIUSB_V4_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V4_GROUP0_EN_LBN 3
#define	EMCRF_DZ_BIUSB_V4_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V4_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_BIUSB_V4_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIUSB_PBMX_V5_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIUSB_PBMX_V5_REG 0x0102e134
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_BIUSB_V5_GROUP5_EN_LBN 23
#define	EMCRF_DZ_BIUSB_V5_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V5_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_BIUSB_V5_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V5_GROUP4_EN_LBN 19
#define	EMCRF_DZ_BIUSB_V5_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V5_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_BIUSB_V5_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V5_GROUP3_EN_LBN 15
#define	EMCRF_DZ_BIUSB_V5_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V5_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_BIUSB_V5_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V5_GROUP2_EN_LBN 11
#define	EMCRF_DZ_BIUSB_V5_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V5_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_BIUSB_V5_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V5_GROUP1_EN_LBN 7
#define	EMCRF_DZ_BIUSB_V5_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V5_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_BIUSB_V5_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V5_GROUP0_EN_LBN 3
#define	EMCRF_DZ_BIUSB_V5_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V5_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_BIUSB_V5_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIUSB_PBMX_V6_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIUSB_PBMX_V6_REG 0x0102e138
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_BIUSB_V6_GROUP5_EN_LBN 23
#define	EMCRF_DZ_BIUSB_V6_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V6_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_BIUSB_V6_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V6_GROUP4_EN_LBN 19
#define	EMCRF_DZ_BIUSB_V6_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V6_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_BIUSB_V6_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V6_GROUP3_EN_LBN 15
#define	EMCRF_DZ_BIUSB_V6_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V6_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_BIUSB_V6_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V6_GROUP2_EN_LBN 11
#define	EMCRF_DZ_BIUSB_V6_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V6_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_BIUSB_V6_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V6_GROUP1_EN_LBN 7
#define	EMCRF_DZ_BIUSB_V6_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V6_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_BIUSB_V6_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V6_GROUP0_EN_LBN 3
#define	EMCRF_DZ_BIUSB_V6_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V6_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_BIUSB_V6_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIUSB_PBMX_V7_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIUSB_PBMX_V7_REG 0x0102e13c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_BIUSB_V7_GROUP5_EN_LBN 23
#define	EMCRF_DZ_BIUSB_V7_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V7_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_BIUSB_V7_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V7_GROUP4_EN_LBN 19
#define	EMCRF_DZ_BIUSB_V7_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V7_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_BIUSB_V7_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V7_GROUP3_EN_LBN 15
#define	EMCRF_DZ_BIUSB_V7_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V7_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_BIUSB_V7_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V7_GROUP2_EN_LBN 11
#define	EMCRF_DZ_BIUSB_V7_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V7_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_BIUSB_V7_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V7_GROUP1_EN_LBN 7
#define	EMCRF_DZ_BIUSB_V7_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V7_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_BIUSB_V7_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V7_GROUP0_EN_LBN 3
#define	EMCRF_DZ_BIUSB_V7_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V7_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_BIUSB_V7_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIUSB_PBMX_V8_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIUSB_PBMX_V8_REG 0x0102e140
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_BIUSB_V8_GROUP5_EN_LBN 23
#define	EMCRF_DZ_BIUSB_V8_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V8_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_BIUSB_V8_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V8_GROUP4_EN_LBN 19
#define	EMCRF_DZ_BIUSB_V8_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V8_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_BIUSB_V8_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V8_GROUP3_EN_LBN 15
#define	EMCRF_DZ_BIUSB_V8_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V8_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_BIUSB_V8_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V8_GROUP2_EN_LBN 11
#define	EMCRF_DZ_BIUSB_V8_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V8_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_BIUSB_V8_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V8_GROUP1_EN_LBN 7
#define	EMCRF_DZ_BIUSB_V8_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V8_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_BIUSB_V8_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V8_GROUP0_EN_LBN 3
#define	EMCRF_DZ_BIUSB_V8_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V8_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_BIUSB_V8_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIUSB_PBMX_V9_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIUSB_PBMX_V9_REG 0x0102e144
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_BIUSB_V9_GROUP5_EN_LBN 23
#define	EMCRF_DZ_BIUSB_V9_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V9_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_BIUSB_V9_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V9_GROUP4_EN_LBN 19
#define	EMCRF_DZ_BIUSB_V9_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V9_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_BIUSB_V9_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V9_GROUP3_EN_LBN 15
#define	EMCRF_DZ_BIUSB_V9_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V9_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_BIUSB_V9_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V9_GROUP2_EN_LBN 11
#define	EMCRF_DZ_BIUSB_V9_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V9_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_BIUSB_V9_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V9_GROUP1_EN_LBN 7
#define	EMCRF_DZ_BIUSB_V9_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V9_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_BIUSB_V9_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_BIUSB_V9_GROUP0_EN_LBN 3
#define	EMCRF_DZ_BIUSB_V9_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_V9_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_BIUSB_V9_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_BIUSB_PBMX_OSEL_REG(32bit):
 * 
 */
#define	EMCR_DZ_BIUSB_PBMX_OSEL_REG 0x0102e148
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_BIUSB_BIUSB_PBMX_CDP_EN_LBN 31
#define	EMCRF_DZ_BIUSB_BIUSB_PBMX_CDP_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_BIUSB_PBMX_CAP_EN_LBN 30
#define	EMCRF_DZ_BIUSB_BIUSB_PBMX_CAP_EN_WIDTH 1
#define	EMCRF_DZ_BIUSB_TRIG_WRD_EN_LBN 8
#define	EMCRF_DZ_BIUSB_TRIG_WRD_EN_WIDTH 12
#define	EMCRF_DZ_BIUSB_TRIG_WRD_SEL_LBN 0
#define	EMCRF_DZ_BIUSB_TRIG_WRD_SEL_WIDTH 4


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_EV_PTR_TBL(62bit):
 * 
 */
#define	EMCR_DZ_EV_PTR_TBL 0x02000000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_EV_PTR_TBL_STEP 8
#define	EMCR_DZ_EV_PTR_TBL_ROWS 2048

#define	EMCRF_DZ_EVQ_PKTCOUNT_LBN 52
#define	EMCRF_DZ_EVQ_PKTCOUNT_WIDTH 10
#define	EMCRF_DZ_EVQ_COUNT_MODE_LBN 49
#define	EMCRF_DZ_EVQ_COUNT_MODE_WIDTH 2
#define	EMCFE_DZ_EVQ_CMODE_RXTX 3
#define	EMCFE_DZ_EVQ_CMODE_TXONLY 2
#define	EMCFE_DZ_EVQ_CMODE_RXONLY 1
#define	EMCFE_DZ_EVQ_CMODE_OFF 0
#define	EMCRF_DZ_EVQ_RPTR_IGN_LBN 48
#define	EMCRF_DZ_EVQ_RPTR_IGN_WIDTH 1
#define	EMCRF_DZ_EVQ_DOS_PROTECT_EN_LBN 47
#define	EMCRF_DZ_EVQ_DOS_PROTECT_EN_WIDTH 1
#define	EMCRF_DZ_EVQ_NXT_WPTR_LBN 32
#define	EMCRF_DZ_EVQ_NXT_WPTR_WIDTH 15
#define	EMCRF_DZ_EVQ_COUNT_THRSHLD_LBN 24
#define	EMCRF_DZ_EVQ_COUNT_THRSHLD_WIDTH 8
#define	EMCRF_DZ_EVQ_EN_LBN 23
#define	EMCRF_DZ_EVQ_EN_WIDTH 1
#define	EMCRF_DZ_EVQ_SIZE_LBN 20
#define	EMCRF_DZ_EVQ_SIZE_WIDTH 3
#define	EMCFE_DZ_EVQ_SIZE_32K 6
#define	EMCFE_DZ_EVQ_SIZE_16K 5
#define	EMCFE_DZ_EVQ_SIZE_8K 4
#define	EMCFE_DZ_EVQ_SIZE_4K 3
#define	EMCFE_DZ_EVQ_SIZE_2K 2
#define	EMCFE_DZ_EVQ_SIZE_1K 1
#define	EMCFE_DZ_EVQ_SIZE_512 0
#define	EMCRF_DZ_EVQ_BUF_BASE_ID_LBN 0
#define	EMCRF_DZ_EVQ_BUF_BASE_ID_WIDTH 20


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_EV_RPTR_TBL(32bit):
 * 
 */
#define	EMCR_DZ_EV_RPTR_TBL 0x02004000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_EV_RPTR_TBL_STEP 4
#define	EMCR_DZ_EV_RPTR_TBL_ROWS 2048

#define	EMCRF_DZ_EVQ_RPTR_VLD_LBN 15
#define	EMCRF_DZ_EVQ_RPTR_VLD_WIDTH 1
#define	EMCRF_DZ_EVQ_RPTR_LBN 0
#define	EMCRF_DZ_EVQ_RPTR_WIDTH 15


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_EV_TIMER_TBL(47bit):
 * 
 */
#define	EMCR_DZ_EV_TIMER_TBL 0x02008000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_EV_TIMER_TBL_STEP 8
#define	EMCR_DZ_EV_TIMER_TBL_ROWS 2048

#define	EMCRF_DZ_EV_TMR_RSVD_LBN 46
#define	EMCRF_DZ_EV_TMR_RSVD_WIDTH 1
#define	EMCRF_DZ_EVQ_INTVECT_WKUPNUM_LBN 34
#define	EMCRF_DZ_EVQ_INTVECT_WKUPNUM_WIDTH 12
#define	EMCRF_DZ_EV_TMR_Q_EN_LBN 33
#define	EMCRF_DZ_EV_TMR_Q_EN_WIDTH 1
#define	EMCRF_DZ_EV_TMR_INT_ARMD_LBN 32
#define	EMCRF_DZ_EV_TMR_INT_ARMD_WIDTH 1
#define	EMCRF_DZ_EV_TMR_INT_PEND_LBN 31
#define	EMCRF_DZ_EV_TMR_INT_PEND_WIDTH 1
#define	EMCRF_DZ_EV_TMR_HOST_NOTIFY_LBN 30
#define	EMCRF_DZ_EV_TMR_HOST_NOTIFY_WIDTH 1
#define	EMCRF_DZ_EV_TMR_REL_VAL_LBN 16
#define	EMCRF_DZ_EV_TMR_REL_VAL_WIDTH 14
#define	EMCRF_DZ_EV_TMR_MODE_LBN 14
#define	EMCRF_DZ_EV_TMR_MODE_WIDTH 2
#define	EMCFE_DZ_TIMER_MODE_INT_HLDOFF 3
#define	EMCFE_DZ_TIMER_MODE_TRIG_START 2
#define	EMCFE_DZ_TIMER_MODE_IMMED_START 1
#define	EMCFE_DZ_TIMER_MODE_DIS 0
#define	EMCRF_DZ_EV_TMR_VAL_LBN 0
#define	EMCRF_DZ_EV_TMR_VAL_WIDTH 14


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_EV_TIMER_CMD_REG(32bit):
 * 
 */
#define	EMCR_DZ_EV_TIMER_CMD_REG 0x0200c000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_EV_TIMER_CMD_REG_STEP 4
#define	EMCR_DZ_EV_TIMER_CMD_REG_ROWS 2048

#define	EMCRF_DZ_TC_TIMER_MODE_LBN 14
#define	EMCRF_DZ_TC_TIMER_MODE_WIDTH 2
#define	EMCRF_DZ_TC_TIMER_VAL_LBN 0
#define	EMCRF_DZ_TC_TIMER_VAL_WIDTH 14


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_EV_DRV_REG(75bit):
 * 
 */
#define	EMCR_DZ_EV_DRV_REG 0x02010440
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_EV_DRV_QID_LBN 64
#define	EMCRF_DZ_EV_DRV_QID_WIDTH 11
#define	EMCRF_DZ_EV_DRV_DATA_HI_LBN 32
#define	EMCRF_DZ_EV_DRV_DATA_HI_WIDTH 32
#define	EMCRF_DZ_EV_DRV_DATA_LO_LBN 0
#define	EMCRF_DZ_EV_DRV_DATA_LO_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_EV_CTL_REG(32bit):
 * Event queue control register
 */
#define	EMCR_DZ_EV_CTL_REG 0x02010450
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_EV_CTL_REG_RESET 0x1d26


#define	EMCRF_DZ_EV_SMC2EV_ERROR_LBN 29
#define	EMCRF_DZ_EV_SMC2EV_ERROR_WIDTH 1
#define	EMCRF_DZ_EV_PHY_ADR_OID_ERROR_LBN 28
#define	EMCRF_DZ_EV_PHY_ADR_OID_ERROR_WIDTH 1
#define	EMCRF_DZ_RX_EVQ_WAKEUP_MASK_LBN 15
#define	EMCRF_DZ_RX_EVQ_WAKEUP_MASK_WIDTH 11
#define	EMCRF_DZ_EVQ_OWNERR_CTL_LBN 14
#define	EMCRF_DZ_EVQ_OWNERR_CTL_WIDTH 1
#define	EMCRF_DZ_EVQ_FIFO_AF_TH_LBN 7
#define	EMCRF_DZ_EVQ_FIFO_AF_TH_WIDTH 7
#define	EMCRF_DZ_EVQ_FIFO_NOTAF_TH_LBN 0
#define	EMCRF_DZ_EVQ_FIFO_NOTAF_TH_WIDTH 7


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_EV_CNT1_REG(127bit):
 * Event counter 1 register
 */
#define	EMCR_DZ_EV_CNT1_REG 0x02010460
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_EVQ_CNT_PRE_FIFO_LBN 120
#define	EMCRF_DZ_EVQ_CNT_PRE_FIFO_WIDTH 7
#define	EMCRF_DZ_EVQ_CNT_TOBIU_LBN 100
#define	EMCRF_DZ_EVQ_CNT_TOBIU_WIDTH 20
#define	EMCRF_DZ_EVQ_TX_REQ_CNT_LBN 80
#define	EMCRF_DZ_EVQ_TX_REQ_CNT_WIDTH 20
#define	EMCRF_DZ_EVQ_RX_REQ_CNT_LBN 60
#define	EMCRF_DZ_EVQ_RX_REQ_CNT_WIDTH 20
#define	EMCRF_DZ_EVQ_EM_REQ_CNT_LBN 40
#define	EMCRF_DZ_EVQ_EM_REQ_CNT_WIDTH 20
#define	EMCRF_DZ_EVQ_CSR_REQ_CNT_LBN 20
#define	EMCRF_DZ_EVQ_CSR_REQ_CNT_WIDTH 20
#define	EMCRF_DZ_EVQ_ERR_REQ_CNT_LBN 0
#define	EMCRF_DZ_EVQ_ERR_REQ_CNT_WIDTH 20


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_EV_CNT2_REG(124bit):
 * Event counter 2 register
 */
#define	EMCR_DZ_EV_CNT2_REG 0x02010470
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_EVQ_UPD_REQ_CNT_LBN 104
#define	EMCRF_DZ_EVQ_UPD_REQ_CNT_WIDTH 20
#define	EMCRF_DZ_EVQ_CLR_REQ_CNT_LBN 84
#define	EMCRF_DZ_EVQ_CLR_REQ_CNT_WIDTH 20
#define	EMCRF_DZ_EVQ_RDY_CNT_LBN 80
#define	EMCRF_DZ_EVQ_RDY_CNT_WIDTH 4
#define	EMCRF_DZ_EVQ_WU_REQ_CNT_LBN 60
#define	EMCRF_DZ_EVQ_WU_REQ_CNT_WIDTH 20
#define	EMCRF_DZ_EVQ_WET_REQ_CNT_LBN 40
#define	EMCRF_DZ_EVQ_WET_REQ_CNT_WIDTH 20
#define	EMCRF_DZ_EVQ_INIT_REQ_CNT_LBN 20
#define	EMCRF_DZ_EVQ_INIT_REQ_CNT_WIDTH 20
#define	EMCRF_DZ_EVQ_TM_REQ_CNT_LBN 0
#define	EMCRF_DZ_EVQ_TM_REQ_CNT_WIDTH 20


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_EV_USR_DRV_REG(32bit):
 * 
 */
#define	EMCR_DZ_EV_USR_DRV_REG 0x02010540
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_USER_EV_DATA_LBN 0
#define	EMCRF_DZ_USER_EV_DATA_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_EV_MERGE_TBL_SET_REG(32bit):
 * 
 */
#define	EMCR_DZ_EV_MERGE_TBL_SET_REG 0x02014000
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_SET_EVQ_ID_LBN 0
#define	EMCRF_DZ_SET_EVQ_ID_WIDTH 11


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_EV_MERGE_TBL_CLR_REG(32bit):
 * 
 */
#define	EMCR_DZ_EV_MERGE_TBL_CLR_REG 0x02014004
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_CLR_EVQ_ID_LBN 0
#define	EMCRF_DZ_CLR_EVQ_ID_WIDTH 11


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_EV_RX_BATCH_TIMER_RG(32bit):
 * 
 */
#define	EMCR_DZ_EV_RX_BATCH_TIMER_RG 0x02014010
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_RX_TIMER_PRESCALER_LBN 10
#define	EMCRF_DZ_RX_TIMER_PRESCALER_WIDTH 8
#define	EMCRF_DZ_RX_TIMER_START_VAL_LBN 0
#define	EMCRF_DZ_RX_TIMER_START_VAL_WIDTH 10


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_EV_RX_MERGE_CONTROL_RG(32bit):
 * 
 */
#define	EMCR_DZ_EV_RX_MERGE_CONTROL_RG 0x02014014
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_RX_MERGE_ENABLE_LBN 7
#define	EMCRF_DZ_RX_MERGE_ENABLE_WIDTH 1
#define	EMCRF_DZ_RX_MERGE_MAX_LBN 0
#define	EMCRF_DZ_RX_MERGE_MAX_WIDTH 4


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_EV_RX_MERGE_COMMAND_RG(32bit):
 * 
 */
#define	EMCR_DZ_EV_RX_MERGE_COMMAND_RG 0x02014018
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_RX_COMMAND_LBN 0
#define	EMCRF_DZ_RX_COMMAND_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_EV_TX0_BATCH_TIMER_RG(32bit):
 * 
 */
#define	EMCR_DZ_EV_TX0_BATCH_TIMER_RG 0x02014020
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_TX0_TIMER_PRESCALER_LBN 10
#define	EMCRF_DZ_TX0_TIMER_PRESCALER_WIDTH 8
#define	EMCRF_DZ_TX0_TIMER_START_VAL_LBN 0
#define	EMCRF_DZ_TX0_TIMER_START_VAL_WIDTH 10


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_EV_TX0_MERGE_CONTROL_RG(32bit):
 * 
 */
#define	EMCR_DZ_EV_TX0_MERGE_CONTROL_RG 0x02014024
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_TX0_MERGE_ENABLE_LBN 7
#define	EMCRF_DZ_TX0_MERGE_ENABLE_WIDTH 1
#define	EMCRF_DZ_TX0_MERGE_MAX_LBN 0
#define	EMCRF_DZ_TX0_MERGE_MAX_WIDTH 4


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_EV_TX0_MERGE_COMMAND_RG(32bit):
 * 
 */
#define	EMCR_DZ_EV_TX0_MERGE_COMMAND_RG 0x02014028
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_TX0_COMMAND_LBN 0
#define	EMCRF_DZ_TX0_COMMAND_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_EV_TX1_BATCH_TIMER_RG(32bit):
 * 
 */
#define	EMCR_DZ_EV_TX1_BATCH_TIMER_RG 0x02014030
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_TX1_TIMER_PRESCALER_LBN 10
#define	EMCRF_DZ_TX1_TIMER_PRESCALER_WIDTH 8
#define	EMCRF_DZ_TX1_TIMER_START_VAL_LBN 0
#define	EMCRF_DZ_TX1_TIMER_START_VAL_WIDTH 10


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_EV_TX1_MERGE_CONTROL_RG(32bit):
 * 
 */
#define	EMCR_DZ_EV_TX1_MERGE_CONTROL_RG 0x02014034
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_TX1_MERGE_ENABLE_LBN 7
#define	EMCRF_DZ_TX1_MERGE_ENABLE_WIDTH 1
#define	EMCRF_DZ_TX1_MERGE_MAX_LBN 0
#define	EMCRF_DZ_TX1_MERGE_MAX_WIDTH 4


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_EV_TX1_MERGE_COMMAND_RG(32bit):
 * 
 */
#define	EMCR_DZ_EV_TX1_MERGE_COMMAND_RG 0x02014038
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_TX1_COMMAND_LBN 0
#define	EMCRF_DZ_TX1_COMMAND_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_EV_MERGE_TBL(32bit):
 * 
 */
#define	EMCR_DZ_EV_MERGE_TBL 0x02014100
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_EV_MERGE_TBL_STEP 4
#define	EMCR_DZ_EV_MERGE_TBL_ROWS 64

#define	EMCRF_DZ_EV_MERGE_TBL_LBN 0
#define	EMCRF_DZ_EV_MERGE_TBL_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_EV_BATCH_TBL(32bit):
 * 
 */
#define	EMCR_DZ_EV_BATCH_TBL 0x02014200
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_EV_BATCH_TBL_STEP 4
#define	EMCR_DZ_EV_BATCH_TBL_ROWS 64

#define	EMCRF_DZ_EV_BATCH_TBL_LBN 0
#define	EMCRF_DZ_EV_BATCH_TBL_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_EV_RX_FLUSH_CNTR_REG(32bit):
 * 
 */
#define	EMCR_DZ_EV_RX_FLUSH_CNTR_REG 0x02018000
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_RCVD_RX_FLUSH_COUNTER_LBN 11
#define	EMCRF_DZ_RCVD_RX_FLUSH_COUNTER_WIDTH 13
#define	EMCRF_DZ_RCVD_RX_FLUSH_QID_LBN 0
#define	EMCRF_DZ_RCVD_RX_FLUSH_QID_WIDTH 11


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_EV_PBMX_CFG_REG(32bit):
 * 
 */
#define	EMCR_DZ_EV_PBMX_CFG_REG 0x0201f000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_EV_PBMX_CFG_REG_STEP 16
#define	EMCR_DZ_EV_PBMX_CFG_REG_ROWS 3

#define	EMCRF_DZ_PB28_2F_EN_LBN 23
#define	EMCRF_DZ_PB28_2F_EN_WIDTH 1
#define	EMCRF_DZ_PB28_2F_ISEL_LBN 20
#define	EMCRF_DZ_PB28_2F_ISEL_WIDTH 3
#define	EMCRF_DZ_PB20_27_EN_LBN 19
#define	EMCRF_DZ_PB20_27_EN_WIDTH 1
#define	EMCRF_DZ_PB20_27_ISEL_LBN 16
#define	EMCRF_DZ_PB20_27_ISEL_WIDTH 3
#define	EMCRF_DZ_PB18_1F_EN_LBN 15
#define	EMCRF_DZ_PB18_1F_EN_WIDTH 1
#define	EMCRF_DZ_PB18_1F_ISEL_LBN 12
#define	EMCRF_DZ_PB18_1F_ISEL_WIDTH 3
#define	EMCRF_DZ_PB10_17_EN_LBN 11
#define	EMCRF_DZ_PB10_17_EN_WIDTH 1
#define	EMCRF_DZ_PB10_17_ISEL_LBN 8
#define	EMCRF_DZ_PB10_17_ISEL_WIDTH 3
#define	EMCRF_DZ_PB8_F_EN_LBN 7
#define	EMCRF_DZ_PB8_F_EN_WIDTH 1
#define	EMCRF_DZ_PB8_F_ISEL_LBN 4
#define	EMCRF_DZ_PB8_F_ISEL_WIDTH 3
#define	EMCRF_DZ_PB0_7_EN_LBN 3
#define	EMCRF_DZ_PB0_7_EN_WIDTH 1
#define	EMCRF_DZ_PB0_7_ISEL_LBN 0
#define	EMCRF_DZ_PB0_7_ISEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_EV_PBMX_OCFG_REG(32bit):
 * 
 */
#define	EMCR_DZ_EV_PBMX_OCFG_REG 0x0201f040
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_EV_ENABLE_VEC2PBE_LBN 15
#define	EMCRF_DZ_EV_ENABLE_VEC2PBE_WIDTH 1
#define	EMCRF_DZ_EV_ENABLE_VEC2CAP_LBN 14
#define	EMCRF_DZ_EV_ENABLE_VEC2CAP_WIDTH 1
#define	EMCRF_DZ_EV_GROUP_OUTPUT_EN_LBN 2
#define	EMCRF_DZ_EV_GROUP_OUTPUT_EN_WIDTH 12
#define	EMCRF_DZ_EV_TRIG_SEL_LBN 0
#define	EMCRF_DZ_EV_TRIG_SEL_WIDTH 2


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_EV_PBMX_SNAPSHOT(48bit):
 * 
 */
#define	EMCR_DZ_EV_PBMX_SNAPSHOT 0x0201f050
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_EV_PBMX_VEC_H_LBN 32
#define	EMCRF_DZ_EV_PBMX_VEC_H_WIDTH 16
#define	EMCRF_DZ_EV_PBMX_VEC_L_LBN 0
#define	EMCRF_DZ_EV_PBMX_VEC_L_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PCIE1_SERDES_REG_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PCIE1_SERDES_REG_TBL 0x05000000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PCIE1_SERDES_REG_TBL_STEP 4
#define	EMCR_DZ_PCIE1_SERDES_REG_TBL_ROWS 8192

#define	EMCRF_DZ_PCIE1_SERDES_DATA_LBN 0
#define	EMCRF_DZ_PCIE1_SERDES_DATA_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PCIE2_SERDES_REG_TBL(32bit):
 * 
 */
#define	EMCR_DZ_PCIE2_SERDES_REG_TBL 0x05008000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PCIE2_SERDES_REG_TBL_STEP 4
#define	EMCR_DZ_PCIE2_SERDES_REG_TBL_ROWS 8192

#define	EMCRF_DZ_PCIE2_SERDES_DATA_LBN 0
#define	EMCRF_DZ_PCIE2_SERDES_DATA_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_REGULATOR_CONTROL_1_REG(32bit):
 * 
 */
#define	EMCR_DZ_REGULATOR_CONTROL_1_REG 0x05010000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_REGULATOR_CONTROL_1_REG_RESET 0x7


#define	EMCRF_DZ_CPCIE_REG_REF_EN_08_LBN 2
#define	EMCRF_DZ_CPCIE_REG_REF_EN_08_WIDTH 1
#define	EMCRF_DZ_CPCIE2_AVREG09_EN_08_LBN 1
#define	EMCRF_DZ_CPCIE2_AVREG09_EN_08_WIDTH 1
#define	EMCRF_DZ_CPCIE1_AVREG09_EN_08_LBN 0
#define	EMCRF_DZ_CPCIE1_AVREG09_EN_08_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_REGULATOR_CONTROL_2_REG(32bit):
 * 
 */
#define	EMCR_DZ_REGULATOR_CONTROL_2_REG 0x05010004
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_REGULATOR_CONTROL_2_REG_RESET 0xf6000


#define	EMCRF_DZ_CPCIE2_ENIBLEED_08_LBN 18
#define	EMCRF_DZ_CPCIE2_ENIBLEED_08_WIDTH 2
#define	EMCRF_DZ_CPCIE1_ENIBLEED_08_LBN 16
#define	EMCRF_DZ_CPCIE1_ENIBLEED_08_WIDTH 2
#define	EMCRF_DZ_CPCIE_VTRIM_08_LBN 13
#define	EMCRF_DZ_CPCIE_VTRIM_08_WIDTH 3
#define	EMCRF_DZ_CPCIE_REG_REF_08_LBN 12
#define	EMCRF_DZ_CPCIE_REG_REF_08_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_CPCIE_ATB_CONTROL_REG(32bit):
 * 
 */
#define	EMCR_DZ_CPCIE_ATB_CONTROL_REG 0x05010008
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_CPCIE_REG_REF_ATBEN_08_LBN 7
#define	EMCRF_DZ_CPCIE_REG_REF_ATBEN_08_WIDTH 1
#define	EMCRF_DZ_CPCIE2_AVREG09_ATBEN_08_LBN 6
#define	EMCRF_DZ_CPCIE2_AVREG09_ATBEN_08_WIDTH 1
#define	EMCRF_DZ_CPCIE1_AVREG09_ATBEN_08_LBN 5
#define	EMCRF_DZ_CPCIE1_AVREG09_ATBEN_08_WIDTH 1
#define	EMCRF_DZ_CPCIE_ATBEN_08_LBN 4
#define	EMCRF_DZ_CPCIE_ATBEN_08_WIDTH 1
#define	EMCRF_DZ_CPCIE_ATBSEL_08_LBN 0
#define	EMCRF_DZ_CPCIE_ATBSEL_08_WIDTH 4


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_CPCIE1_SERDES_CONTROL1_REG(32bit):
 * 
 */
#define	EMCR_DZ_CPCIE1_SERDES_CONTROL1_REG 0x0501000c
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_CPCIE1_SERDES_CONTROL1_REG_RESET 0x84008


#define	EMCRF_DZ_PCIE3_RESETN_08_LBN 27
#define	EMCRF_DZ_PCIE3_RESETN_08_WIDTH 1
#define	EMCRF_DZ_PCIE2_RESETN_08_LBN 26
#define	EMCRF_DZ_PCIE2_RESETN_08_WIDTH 1
#define	EMCRF_DZ_PCIE1_RESETN_08_LBN 25
#define	EMCRF_DZ_PCIE1_RESETN_08_WIDTH 1
#define	EMCRF_DZ_PCIE0_RESETN_08_LBN 24
#define	EMCRF_DZ_PCIE0_RESETN_08_WIDTH 1
#define	EMCRF_DZ_CPCIE1_LN_MASTER_CDN_08_LBN 23
#define	EMCRF_DZ_CPCIE1_LN_MASTER_CDN_08_WIDTH 1
#define	EMCRF_DZ_CPCIE1_CMU_MASTER_CDN_08_LBN 22
#define	EMCRF_DZ_CPCIE1_CMU_MASTER_CDN_08_WIDTH 1
#define	EMCRF_DZ_CPCIE1_REFCLK_PCS_SEL_08_LBN 20
#define	EMCRF_DZ_CPCIE1_REFCLK_PCS_SEL_08_WIDTH 1
#define	EMCRF_DZ_CPCIE1_CMU1_SOC_CLK_EN_08_LBN 19
#define	EMCRF_DZ_CPCIE1_CMU1_SOC_CLK_EN_08_WIDTH 1
#define	EMCRF_DZ_CPCIE1_CMU1_RESETN_08_LBN 18
#define	EMCRF_DZ_CPCIE1_CMU1_RESETN_08_WIDTH 1
#define	EMCRF_DZ_CPCIE1_CMU1_PD_08_LBN 17
#define	EMCRF_DZ_CPCIE1_CMU1_PD_08_WIDTH 1
#define	EMCRF_DZ_CPCIE1_RXCLK_OE_R_08_LBN 16
#define	EMCRF_DZ_CPCIE1_RXCLK_OE_R_08_WIDTH 1
#define	EMCRF_DZ_CPCIE1_RXCLK_OE_L_08_LBN 15
#define	EMCRF_DZ_CPCIE1_RXCLK_OE_L_08_WIDTH 1
#define	EMCRF_DZ_CPCIE1_REFCLK_OE_R_08_LBN 14
#define	EMCRF_DZ_CPCIE1_REFCLK_OE_R_08_WIDTH 1
#define	EMCRF_DZ_CPCIE1_REFCLK_OE_L_08_LBN 13
#define	EMCRF_DZ_CPCIE1_REFCLK_OE_L_08_WIDTH 1
#define	EMCRF_DZ_CPCIE1_REFCLK_INSEL_08_LBN 10
#define	EMCRF_DZ_CPCIE1_REFCLK_INSEL_08_WIDTH 3
#define	EMCRF_DZ_CPCIE1_REFCLK_OUTSEL_08_LBN 6
#define	EMCRF_DZ_CPCIE1_REFCLK_OUTSEL_08_WIDTH 4
#define	EMCRF_DZ_CPCIE1_CK_SOC_DIV_08_LBN 4
#define	EMCRF_DZ_CPCIE1_CK_SOC_DIV_08_WIDTH 2
#define	EMCRF_DZ_CPCIE1_CMU_SOC_CLK_EN_08_LBN 3
#define	EMCRF_DZ_CPCIE1_CMU_SOC_CLK_EN_08_WIDTH 1
#define	EMCRF_DZ_CPCIE1_CMU_RESETN_08_LBN 2
#define	EMCRF_DZ_CPCIE1_CMU_RESETN_08_WIDTH 1
#define	EMCRF_DZ_CPCIE1_CMU_PD_08_LBN 1
#define	EMCRF_DZ_CPCIE1_CMU_PD_08_WIDTH 1
#define	EMCRF_DZ_CPCIE1_POR_N_08_LBN 0
#define	EMCRF_DZ_CPCIE1_POR_N_08_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_CPCIE1_SERDES_CONTROL2_REG(32bit):
 * 
 */
#define	EMCR_DZ_CPCIE1_SERDES_CONTROL2_REG 0x05010010
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_CPCIE1_AHB_WMASK_08_LBN 8
#define	EMCRF_DZ_CPCIE1_AHB_WMASK_08_WIDTH 8
#define	EMCRF_DZ_CPCIE1_TBUS_ADDR_08_LBN 0
#define	EMCRF_DZ_CPCIE1_TBUS_ADDR_08_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_CPCIE2_SERDES_CONTROL1_REG(32bit):
 * 
 */
#define	EMCR_DZ_CPCIE2_SERDES_CONTROL1_REG 0x05010014
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_CPCIE2_SERDES_CONTROL1_REG_RESET 0x80408


#define	EMCRF_DZ_PCIE7_RESETN_08_LBN 27
#define	EMCRF_DZ_PCIE7_RESETN_08_WIDTH 1
#define	EMCRF_DZ_PCIE6_RESETN_08_LBN 26
#define	EMCRF_DZ_PCIE6_RESETN_08_WIDTH 1
#define	EMCRF_DZ_PCIE5_RESETN_08_LBN 25
#define	EMCRF_DZ_PCIE5_RESETN_08_WIDTH 1
#define	EMCRF_DZ_PCIE4_RESETN_08_LBN 24
#define	EMCRF_DZ_PCIE4_RESETN_08_WIDTH 1
#define	EMCRF_DZ_CPCIE2_LN_MASTER_CDN_08_LBN 23
#define	EMCRF_DZ_CPCIE2_LN_MASTER_CDN_08_WIDTH 1
#define	EMCRF_DZ_CPCIE2_CMU_MASTER_CDN_08_LBN 22
#define	EMCRF_DZ_CPCIE2_CMU_MASTER_CDN_08_WIDTH 1
#define	EMCRF_DZ_CPCIE2_REFCLK_PCS_SEL_08_LBN 20
#define	EMCRF_DZ_CPCIE2_REFCLK_PCS_SEL_08_WIDTH 1
#define	EMCRF_DZ_CPCIE2_CMU1_SOC_CLK_EN_08_LBN 19
#define	EMCRF_DZ_CPCIE2_CMU1_SOC_CLK_EN_08_WIDTH 1
#define	EMCRF_DZ_CPCIE2_CMU1_RESETN_08_LBN 18
#define	EMCRF_DZ_CPCIE2_CMU1_RESETN_08_WIDTH 1
#define	EMCRF_DZ_CPCIE2_CMU1_PD_08_LBN 17
#define	EMCRF_DZ_CPCIE2_CMU1_PD_08_WIDTH 1
#define	EMCRF_DZ_CPCIE2_RXCLK_OE_R_08_LBN 16
#define	EMCRF_DZ_CPCIE2_RXCLK_OE_R_08_WIDTH 1
#define	EMCRF_DZ_CPCIE2_RXCLK_OE_L_08_LBN 15
#define	EMCRF_DZ_CPCIE2_RXCLK_OE_L_08_WIDTH 1
#define	EMCRF_DZ_CPCIE2_REFCLK_OE_R_08_LBN 14
#define	EMCRF_DZ_CPCIE2_REFCLK_OE_R_08_WIDTH 1
#define	EMCRF_DZ_CPCIE2_REFCLK_OE_L_08_LBN 13
#define	EMCRF_DZ_CPCIE2_REFCLK_OE_L_08_WIDTH 1
#define	EMCRF_DZ_CPCIE2_REFCLK_INSEL_08_LBN 10
#define	EMCRF_DZ_CPCIE2_REFCLK_INSEL_08_WIDTH 3
#define	EMCRF_DZ_CPCIE2_REFCLK_OUTSEL_08_LBN 6
#define	EMCRF_DZ_CPCIE2_REFCLK_OUTSEL_08_WIDTH 4
#define	EMCRF_DZ_CPCIE2_CK_SOC_DIV_08_LBN 4
#define	EMCRF_DZ_CPCIE2_CK_SOC_DIV_08_WIDTH 2
#define	EMCRF_DZ_CPCIE2_CMU_SOC_CLK_EN_08_LBN 3
#define	EMCRF_DZ_CPCIE2_CMU_SOC_CLK_EN_08_WIDTH 1
#define	EMCRF_DZ_CPCIE2_CMU_RESETN_08_LBN 2
#define	EMCRF_DZ_CPCIE2_CMU_RESETN_08_WIDTH 1
#define	EMCRF_DZ_CPCIE2_CMU_PD_08_LBN 1
#define	EMCRF_DZ_CPCIE2_CMU_PD_08_WIDTH 1
#define	EMCRF_DZ_CPCIE2_POR_N_08_LBN 0
#define	EMCRF_DZ_CPCIE2_POR_N_08_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_CPCIE2_SERDES_CONTROL2_REG(32bit):
 * 
 */
#define	EMCR_DZ_CPCIE2_SERDES_CONTROL2_REG 0x05010018
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_CPCIE2_AHB_WMASK_08_LBN 8
#define	EMCRF_DZ_CPCIE2_AHB_WMASK_08_WIDTH 8
#define	EMCRF_DZ_CPCIE2_TBUS_ADDR_08_LBN 0
#define	EMCRF_DZ_CPCIE2_TBUS_ADDR_08_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_CPCIE1_SERDES_STATUS_REG(32bit):
 * 
 */
#define	EMCR_DZ_CPCIE1_SERDES_STATUS_REG 0x0501001c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_CPCIE1_CDR_CTRLDATA_EN_08_LBN 20
#define	EMCRF_DZ_CPCIE1_CDR_CTRLDATA_EN_08_WIDTH 1
#define	EMCRF_DZ_CPCIE1_CMU1_OK_08_LBN 19
#define	EMCRF_DZ_CPCIE1_CMU1_OK_08_WIDTH 1
#define	EMCRF_DZ_CPCIE1_CMU_OK_08_LBN 18
#define	EMCRF_DZ_CPCIE1_CMU_OK_08_WIDTH 1
#define	EMCRF_DZ_CPCIE1_TBUS_DATA_08_LBN 0
#define	EMCRF_DZ_CPCIE1_TBUS_DATA_08_WIDTH 18


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_CPCIE2_SERDES_STATUS_REG(32bit):
 * 
 */
#define	EMCR_DZ_CPCIE2_SERDES_STATUS_REG 0x05010020
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_CPCIE2_CDR_CTRLDATA_EN_08_LBN 20
#define	EMCRF_DZ_CPCIE2_CDR_CTRLDATA_EN_08_WIDTH 1
#define	EMCRF_DZ_CPCIE2_CMU1_OK_08_LBN 19
#define	EMCRF_DZ_CPCIE2_CMU1_OK_08_WIDTH 1
#define	EMCRF_DZ_CPCIE2_CMU_OK_08_LBN 18
#define	EMCRF_DZ_CPCIE2_CMU_OK_08_WIDTH 1
#define	EMCRF_DZ_CPCIE2_TBUS_DATA_08_LBN 0
#define	EMCRF_DZ_CPCIE2_TBUS_DATA_08_WIDTH 18


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_CPCIE_SERDES_SPARE_OUTPUTS_REG(32bit):
 * 
 */
#define	EMCR_DZ_CPCIE_SERDES_SPARE_OUTPUTS_REG 0x0501002c
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_CPCIE_SERDES_SPARE_OUTPUTS_REG_RESET 0xf0f0f0f0


#define	EMCRF_DZ_CPCIE_SPARE_OUT_08_LBN 0
#define	EMCRF_DZ_CPCIE_SPARE_OUT_08_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_CPCIE_SERDES_SPARE_INPUTS_REG(32bit):
 * 
 */
#define	EMCR_DZ_CPCIE_SERDES_SPARE_INPUTS_REG 0x05010030
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_CPCIE_SPARE_IN_08_LBN 0
#define	EMCRF_DZ_CPCIE_SPARE_IN_08_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PCIE_CORE_BUILD_REG(32bit):
 * 
 */
#define	EMCR_DZ_PCIE_CORE_BUILD_REG 0x05010034
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PCIE_CORE_BUILD_REG_RESET 0x390a


/* defined as EMCRF_DZ_IMPL_CLASS_LBN 16; access=ro reset=0 */
/* defined as EMCRF_DZ_IMPL_CLASS_WIDTH 16 */
/* defined as EMCRF_DZ_REV_NUM_LBN 0; access=ro reset=0x390a */
/* defined as EMCRF_DZ_REV_NUM_WIDTH 16 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PCIE_CORE_DBG_REG(32bit):
 * 
 */
#define	EMCR_DZ_PCIE_CORE_DBG_REG 0x05010038
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_APP_INIT_RST_LBN 7
#define	EMCRF_DZ_APP_INIT_RST_WIDTH 1
#define	EMCRF_DZ_DIAG_CTRL_BUS_LBN 0
#define	EMCRF_DZ_DIAG_CTRL_BUS_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PCIE_MAX_SEL_REG(32bit):
 * 
 */
#define	EMCR_DZ_PCIE_MAX_SEL_REG 0x05010040
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_PF_WR_MASK_SEL_LBN 8
#define	EMCRF_DZ_PF_WR_MASK_SEL_WIDTH 8
#define	EMCRF_DZ_PF_RD_MASK_SEL_LBN 0
#define	EMCRF_DZ_PF_RD_MASK_SEL_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PCORE_CAP_REG(32bit):
 * 
 */
#define	EMCR_DZ_PCORE_CAP_REG 0x05010100
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PCORE_CAP_REG_STEP 4
#define	EMCR_DZ_PCORE_CAP_REG_ROWS 7

/* defined as EMCRF_DZ_CAP_CSR_DAT_LBN 0; access=rw reset=0 */
/* defined as EMCRF_DZ_CAP_CSR_DAT_WIDTH 32 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PCORE_PBMX_V0_REG(32bit):
 * 
 */
#define	EMCR_DZ_PCORE_PBMX_V0_REG 0x05010200
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_PCORE_V0_GROUP5_EN_LBN 23
#define	EMCRF_DZ_PCORE_V0_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V0_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_PCORE_V0_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_PCORE_V0_GROUP4_EN_LBN 19
#define	EMCRF_DZ_PCORE_V0_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V0_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_PCORE_V0_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_PCORE_V0_GROUP3_EN_LBN 15
#define	EMCRF_DZ_PCORE_V0_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V0_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_PCORE_V0_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_PCORE_V0_GROUP2_EN_LBN 11
#define	EMCRF_DZ_PCORE_V0_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V0_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_PCORE_V0_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_PCORE_V0_GROUP1_EN_LBN 7
#define	EMCRF_DZ_PCORE_V0_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V0_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_PCORE_V0_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_PCORE_V0_GROUP0_EN_LBN 3
#define	EMCRF_DZ_PCORE_V0_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V0_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_PCORE_V0_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PCORE_PBMX_V1_REG(32bit):
 * 
 */
#define	EMCR_DZ_PCORE_PBMX_V1_REG 0x05010204
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_PCORE_V1_GROUP5_EN_LBN 23
#define	EMCRF_DZ_PCORE_V1_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V1_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_PCORE_V1_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_PCORE_V1_GROUP4_EN_LBN 19
#define	EMCRF_DZ_PCORE_V1_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V1_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_PCORE_V1_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_PCORE_V1_GROUP3_EN_LBN 15
#define	EMCRF_DZ_PCORE_V1_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V1_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_PCORE_V1_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_PCORE_V1_GROUP2_EN_LBN 11
#define	EMCRF_DZ_PCORE_V1_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V1_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_PCORE_V1_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_PCORE_V1_GROUP1_EN_LBN 7
#define	EMCRF_DZ_PCORE_V1_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V1_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_PCORE_V1_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_PCORE_V1_GROUP0_EN_LBN 3
#define	EMCRF_DZ_PCORE_V1_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V1_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_PCORE_V1_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PCORE_PBMX_V2_REG(32bit):
 * 
 */
#define	EMCR_DZ_PCORE_PBMX_V2_REG 0x05010208
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_PCORE_V2_GROUP5_EN_LBN 23
#define	EMCRF_DZ_PCORE_V2_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V2_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_PCORE_V2_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_PCORE_V2_GROUP4_EN_LBN 19
#define	EMCRF_DZ_PCORE_V2_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V2_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_PCORE_V2_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_PCORE_V2_GROUP3_EN_LBN 15
#define	EMCRF_DZ_PCORE_V2_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V2_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_PCORE_V2_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_PCORE_V2_GROUP2_EN_LBN 11
#define	EMCRF_DZ_PCORE_V2_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V2_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_PCORE_V2_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_PCORE_V2_GROUP1_EN_LBN 7
#define	EMCRF_DZ_PCORE_V2_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V2_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_PCORE_V2_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_PCORE_V2_GROUP0_EN_LBN 3
#define	EMCRF_DZ_PCORE_V2_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V2_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_PCORE_V2_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PCORE_PBMX_V3_REG(32bit):
 * 
 */
#define	EMCR_DZ_PCORE_PBMX_V3_REG 0x0501020c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_PCORE_V3_GROUP5_EN_LBN 23
#define	EMCRF_DZ_PCORE_V3_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V3_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_PCORE_V3_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_PCORE_V3_GROUP4_EN_LBN 19
#define	EMCRF_DZ_PCORE_V3_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V3_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_PCORE_V3_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_PCORE_V3_GROUP3_EN_LBN 15
#define	EMCRF_DZ_PCORE_V3_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V3_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_PCORE_V3_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_PCORE_V3_GROUP2_EN_LBN 11
#define	EMCRF_DZ_PCORE_V3_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V3_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_PCORE_V3_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_PCORE_V3_GROUP1_EN_LBN 7
#define	EMCRF_DZ_PCORE_V3_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V3_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_PCORE_V3_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_PCORE_V3_GROUP0_EN_LBN 3
#define	EMCRF_DZ_PCORE_V3_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V3_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_PCORE_V3_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PCORE_PBMX_V4_REG(32bit):
 * 
 */
#define	EMCR_DZ_PCORE_PBMX_V4_REG 0x05010210
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_PCORE_V4_GROUP5_EN_LBN 23
#define	EMCRF_DZ_PCORE_V4_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V4_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_PCORE_V4_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_PCORE_V4_GROUP4_EN_LBN 19
#define	EMCRF_DZ_PCORE_V4_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V4_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_PCORE_V4_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_PCORE_V4_GROUP3_EN_LBN 15
#define	EMCRF_DZ_PCORE_V4_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V4_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_PCORE_V4_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_PCORE_V4_GROUP2_EN_LBN 11
#define	EMCRF_DZ_PCORE_V4_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V4_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_PCORE_V4_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_PCORE_V4_GROUP1_EN_LBN 7
#define	EMCRF_DZ_PCORE_V4_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V4_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_PCORE_V4_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_PCORE_V4_GROUP0_EN_LBN 3
#define	EMCRF_DZ_PCORE_V4_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_V4_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_PCORE_V4_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PCORE_PBMX_OSEL_REG(32bit):
 * 
 */
#define	EMCR_DZ_PCORE_PBMX_OSEL_REG 0x05010214
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_PCORE_PCORE_PBMX_CDP_EN_LBN 31
#define	EMCRF_DZ_PCORE_PCORE_PBMX_CDP_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_PCORE_PBMX_CAP_EN_LBN 30
#define	EMCRF_DZ_PCORE_PCORE_PBMX_CAP_EN_WIDTH 1
#define	EMCRF_DZ_PCORE_TRIG_WRD_EN_LBN 8
#define	EMCRF_DZ_PCORE_TRIG_WRD_EN_WIDTH 12
#define	EMCRF_DZ_PCORE_TRIG_WRD_SEL_LBN 0
#define	EMCRF_DZ_PCORE_TRIG_WRD_SEL_WIDTH 4


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_MC_BUILD_REG(32bit):
 * 
 */
#define	EMCR_DZ_MC_BUILD_REG 0x05500000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_MC_BUILD_REG_RESET 0x390a


/* defined as EMCRF_DZ_IMPL_CLASS_LBN 16; access=ro reset=0 */
/* defined as EMCRF_DZ_IMPL_CLASS_WIDTH 16 */
/* defined as EMCRF_DZ_REV_NUM_LBN 0; access=ro reset=0x390a */
/* defined as EMCRF_DZ_REV_NUM_WIDTH 16 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_MC_CAP_REG(32bit):
 * 
 */
#define	EMCR_DZ_MC_CAP_REG 0x05500100
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_MC_CAP_REG_STEP 4
#define	EMCR_DZ_MC_CAP_REG_ROWS 7

/* defined as EMCRF_DZ_CAP_CSR_DAT_LBN 0; access=rw reset=0 */
/* defined as EMCRF_DZ_CAP_CSR_DAT_WIDTH 32 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_MC_PBMX_V0_REG(32bit):
 * 
 */
#define	EMCR_DZ_MC_PBMX_V0_REG 0x05500120
/* hunta0=mc_gbl_reg */

/* defined as EMCRF_DZ_V0_GROUP5_EN_LBN 23; access=rw reset=0 */
/* defined as EMCRF_DZ_V0_GROUP5_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V0_GROUP5_SEL_LBN 20; access=rw reset=0 */
/* defined as EMCRF_DZ_V0_GROUP5_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V0_GROUP4_EN_LBN 19; access=rw reset=0 */
/* defined as EMCRF_DZ_V0_GROUP4_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V0_GROUP4_SEL_LBN 16; access=rw reset=0 */
/* defined as EMCRF_DZ_V0_GROUP4_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V0_GROUP3_EN_LBN 15; access=rw reset=0 */
/* defined as EMCRF_DZ_V0_GROUP3_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V0_GROUP3_SEL_LBN 12; access=rw reset=0 */
/* defined as EMCRF_DZ_V0_GROUP3_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V0_GROUP2_EN_LBN 11; access=rw reset=0 */
/* defined as EMCRF_DZ_V0_GROUP2_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V0_GROUP2_SEL_LBN 8; access=rw reset=0 */
/* defined as EMCRF_DZ_V0_GROUP2_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V0_GROUP1_EN_LBN 7; access=rw reset=0 */
/* defined as EMCRF_DZ_V0_GROUP1_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V0_GROUP1_SEL_LBN 4; access=rw reset=0 */
/* defined as EMCRF_DZ_V0_GROUP1_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V0_GROUP0_EN_LBN 3; access=rw reset=0 */
/* defined as EMCRF_DZ_V0_GROUP0_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V0_GROUP0_SEL_LBN 0; access=rw reset=0 */
/* defined as EMCRF_DZ_V0_GROUP0_SEL_WIDTH 3 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_MC_PBMX_V1_REG(32bit):
 * 
 */
#define	EMCR_DZ_MC_PBMX_V1_REG 0x05500124
/* hunta0=mc_gbl_reg */

/* defined as EMCRF_DZ_V1_GROUP5_EN_LBN 23; access=rw reset=0 */
/* defined as EMCRF_DZ_V1_GROUP5_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V1_GROUP5_SEL_LBN 20; access=rw reset=0 */
/* defined as EMCRF_DZ_V1_GROUP5_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V1_GROUP4_EN_LBN 19; access=rw reset=0 */
/* defined as EMCRF_DZ_V1_GROUP4_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V1_GROUP4_SEL_LBN 16; access=rw reset=0 */
/* defined as EMCRF_DZ_V1_GROUP4_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V1_GROUP3_EN_LBN 15; access=rw reset=0 */
/* defined as EMCRF_DZ_V1_GROUP3_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V1_GROUP3_SEL_LBN 12; access=rw reset=0 */
/* defined as EMCRF_DZ_V1_GROUP3_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V1_GROUP2_EN_LBN 11; access=rw reset=0 */
/* defined as EMCRF_DZ_V1_GROUP2_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V1_GROUP2_SEL_LBN 8; access=rw reset=0 */
/* defined as EMCRF_DZ_V1_GROUP2_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V1_GROUP1_EN_LBN 7; access=rw reset=0 */
/* defined as EMCRF_DZ_V1_GROUP1_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V1_GROUP1_SEL_LBN 4; access=rw reset=0 */
/* defined as EMCRF_DZ_V1_GROUP1_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V1_GROUP0_EN_LBN 3; access=rw reset=0 */
/* defined as EMCRF_DZ_V1_GROUP0_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V1_GROUP0_SEL_LBN 0; access=rw reset=0 */
/* defined as EMCRF_DZ_V1_GROUP0_SEL_WIDTH 3 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_MC_PBMX_V2_REG(32bit):
 * 
 */
#define	EMCR_DZ_MC_PBMX_V2_REG 0x05500128
/* hunta0=mc_gbl_reg */

/* defined as EMCRF_DZ_V2_GROUP5_EN_LBN 23; access=rw reset=0 */
/* defined as EMCRF_DZ_V2_GROUP5_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V2_GROUP5_SEL_LBN 20; access=rw reset=0 */
/* defined as EMCRF_DZ_V2_GROUP5_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V2_GROUP4_EN_LBN 19; access=rw reset=0 */
/* defined as EMCRF_DZ_V2_GROUP4_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V2_GROUP4_SEL_LBN 16; access=rw reset=0 */
/* defined as EMCRF_DZ_V2_GROUP4_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V2_GROUP3_EN_LBN 15; access=rw reset=0 */
/* defined as EMCRF_DZ_V2_GROUP3_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V2_GROUP3_SEL_LBN 12; access=rw reset=0 */
/* defined as EMCRF_DZ_V2_GROUP3_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V2_GROUP2_EN_LBN 11; access=rw reset=0 */
/* defined as EMCRF_DZ_V2_GROUP2_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V2_GROUP2_SEL_LBN 8; access=rw reset=0 */
/* defined as EMCRF_DZ_V2_GROUP2_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V2_GROUP1_EN_LBN 7; access=rw reset=0 */
/* defined as EMCRF_DZ_V2_GROUP1_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V2_GROUP1_SEL_LBN 4; access=rw reset=0 */
/* defined as EMCRF_DZ_V2_GROUP1_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V2_GROUP0_EN_LBN 3; access=rw reset=0 */
/* defined as EMCRF_DZ_V2_GROUP0_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V2_GROUP0_SEL_LBN 0; access=rw reset=0 */
/* defined as EMCRF_DZ_V2_GROUP0_SEL_WIDTH 3 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_MC_PBMX_V3_REG(32bit):
 * 
 */
#define	EMCR_DZ_MC_PBMX_V3_REG 0x0550012c
/* hunta0=mc_gbl_reg */

/* defined as EMCRF_DZ_V3_GROUP5_EN_LBN 23; access=rw reset=0 */
/* defined as EMCRF_DZ_V3_GROUP5_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V3_GROUP5_SEL_LBN 20; access=rw reset=0 */
/* defined as EMCRF_DZ_V3_GROUP5_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V3_GROUP4_EN_LBN 19; access=rw reset=0 */
/* defined as EMCRF_DZ_V3_GROUP4_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V3_GROUP4_SEL_LBN 16; access=rw reset=0 */
/* defined as EMCRF_DZ_V3_GROUP4_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V3_GROUP3_EN_LBN 15; access=rw reset=0 */
/* defined as EMCRF_DZ_V3_GROUP3_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V3_GROUP3_SEL_LBN 12; access=rw reset=0 */
/* defined as EMCRF_DZ_V3_GROUP3_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V3_GROUP2_EN_LBN 11; access=rw reset=0 */
/* defined as EMCRF_DZ_V3_GROUP2_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V3_GROUP2_SEL_LBN 8; access=rw reset=0 */
/* defined as EMCRF_DZ_V3_GROUP2_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V3_GROUP1_EN_LBN 7; access=rw reset=0 */
/* defined as EMCRF_DZ_V3_GROUP1_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V3_GROUP1_SEL_LBN 4; access=rw reset=0 */
/* defined as EMCRF_DZ_V3_GROUP1_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V3_GROUP0_EN_LBN 3; access=rw reset=0 */
/* defined as EMCRF_DZ_V3_GROUP0_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V3_GROUP0_SEL_LBN 0; access=rw reset=0 */
/* defined as EMCRF_DZ_V3_GROUP0_SEL_WIDTH 3 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_MC_PBMX_V4_REG(32bit):
 * 
 */
#define	EMCR_DZ_MC_PBMX_V4_REG 0x05500130
/* hunta0=mc_gbl_reg */

/* defined as EMCRF_DZ_V4_GROUP5_EN_LBN 23; access=rw reset=0 */
/* defined as EMCRF_DZ_V4_GROUP5_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V4_GROUP5_SEL_LBN 20; access=rw reset=0 */
/* defined as EMCRF_DZ_V4_GROUP5_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V4_GROUP4_EN_LBN 19; access=rw reset=0 */
/* defined as EMCRF_DZ_V4_GROUP4_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V4_GROUP4_SEL_LBN 16; access=rw reset=0 */
/* defined as EMCRF_DZ_V4_GROUP4_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V4_GROUP3_EN_LBN 15; access=rw reset=0 */
/* defined as EMCRF_DZ_V4_GROUP3_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V4_GROUP3_SEL_LBN 12; access=rw reset=0 */
/* defined as EMCRF_DZ_V4_GROUP3_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V4_GROUP2_EN_LBN 11; access=rw reset=0 */
/* defined as EMCRF_DZ_V4_GROUP2_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V4_GROUP2_SEL_LBN 8; access=rw reset=0 */
/* defined as EMCRF_DZ_V4_GROUP2_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V4_GROUP1_EN_LBN 7; access=rw reset=0 */
/* defined as EMCRF_DZ_V4_GROUP1_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V4_GROUP1_SEL_LBN 4; access=rw reset=0 */
/* defined as EMCRF_DZ_V4_GROUP1_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V4_GROUP0_EN_LBN 3; access=rw reset=0 */
/* defined as EMCRF_DZ_V4_GROUP0_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V4_GROUP0_SEL_LBN 0; access=rw reset=0 */
/* defined as EMCRF_DZ_V4_GROUP0_SEL_WIDTH 3 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_MC_PBMX_V5_REG(32bit):
 * 
 */
#define	EMCR_DZ_MC_PBMX_V5_REG 0x05500134
/* hunta0=mc_gbl_reg */

/* defined as EMCRF_DZ_V5_GROUP5_EN_LBN 23; access=rw reset=0 */
/* defined as EMCRF_DZ_V5_GROUP5_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V5_GROUP5_SEL_LBN 20; access=rw reset=0 */
/* defined as EMCRF_DZ_V5_GROUP5_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V5_GROUP4_EN_LBN 19; access=rw reset=0 */
/* defined as EMCRF_DZ_V5_GROUP4_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V5_GROUP4_SEL_LBN 16; access=rw reset=0 */
/* defined as EMCRF_DZ_V5_GROUP4_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V5_GROUP3_EN_LBN 15; access=rw reset=0 */
/* defined as EMCRF_DZ_V5_GROUP3_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V5_GROUP3_SEL_LBN 12; access=rw reset=0 */
/* defined as EMCRF_DZ_V5_GROUP3_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V5_GROUP2_EN_LBN 11; access=rw reset=0 */
/* defined as EMCRF_DZ_V5_GROUP2_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V5_GROUP2_SEL_LBN 8; access=rw reset=0 */
/* defined as EMCRF_DZ_V5_GROUP2_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V5_GROUP1_EN_LBN 7; access=rw reset=0 */
/* defined as EMCRF_DZ_V5_GROUP1_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V5_GROUP1_SEL_LBN 4; access=rw reset=0 */
/* defined as EMCRF_DZ_V5_GROUP1_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V5_GROUP0_EN_LBN 3; access=rw reset=0 */
/* defined as EMCRF_DZ_V5_GROUP0_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V5_GROUP0_SEL_LBN 0; access=rw reset=0 */
/* defined as EMCRF_DZ_V5_GROUP0_SEL_WIDTH 3 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_MC_PBMX_V6_REG(32bit):
 * 
 */
#define	EMCR_DZ_MC_PBMX_V6_REG 0x05500138
/* hunta0=mc_gbl_reg */

/* defined as EMCRF_DZ_V6_GROUP5_EN_LBN 23; access=rw reset=0 */
/* defined as EMCRF_DZ_V6_GROUP5_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V6_GROUP5_SEL_LBN 20; access=rw reset=0 */
/* defined as EMCRF_DZ_V6_GROUP5_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V6_GROUP4_EN_LBN 19; access=rw reset=0 */
/* defined as EMCRF_DZ_V6_GROUP4_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V6_GROUP4_SEL_LBN 16; access=rw reset=0 */
/* defined as EMCRF_DZ_V6_GROUP4_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V6_GROUP3_EN_LBN 15; access=rw reset=0 */
/* defined as EMCRF_DZ_V6_GROUP3_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V6_GROUP3_SEL_LBN 12; access=rw reset=0 */
/* defined as EMCRF_DZ_V6_GROUP3_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V6_GROUP2_EN_LBN 11; access=rw reset=0 */
/* defined as EMCRF_DZ_V6_GROUP2_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V6_GROUP2_SEL_LBN 8; access=rw reset=0 */
/* defined as EMCRF_DZ_V6_GROUP2_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V6_GROUP1_EN_LBN 7; access=rw reset=0 */
/* defined as EMCRF_DZ_V6_GROUP1_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V6_GROUP1_SEL_LBN 4; access=rw reset=0 */
/* defined as EMCRF_DZ_V6_GROUP1_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V6_GROUP0_EN_LBN 3; access=rw reset=0 */
/* defined as EMCRF_DZ_V6_GROUP0_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V6_GROUP0_SEL_LBN 0; access=rw reset=0 */
/* defined as EMCRF_DZ_V6_GROUP0_SEL_WIDTH 3 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_MC_PBMX_V7_REG(32bit):
 * 
 */
#define	EMCR_DZ_MC_PBMX_V7_REG 0x0550013c
/* hunta0=mc_gbl_reg */

/* defined as EMCRF_DZ_V7_GROUP5_EN_LBN 23; access=rw reset=0 */
/* defined as EMCRF_DZ_V7_GROUP5_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V7_GROUP5_SEL_LBN 20; access=rw reset=0 */
/* defined as EMCRF_DZ_V7_GROUP5_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V7_GROUP4_EN_LBN 19; access=rw reset=0 */
/* defined as EMCRF_DZ_V7_GROUP4_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V7_GROUP4_SEL_LBN 16; access=rw reset=0 */
/* defined as EMCRF_DZ_V7_GROUP4_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V7_GROUP3_EN_LBN 15; access=rw reset=0 */
/* defined as EMCRF_DZ_V7_GROUP3_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V7_GROUP3_SEL_LBN 12; access=rw reset=0 */
/* defined as EMCRF_DZ_V7_GROUP3_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V7_GROUP2_EN_LBN 11; access=rw reset=0 */
/* defined as EMCRF_DZ_V7_GROUP2_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V7_GROUP2_SEL_LBN 8; access=rw reset=0 */
/* defined as EMCRF_DZ_V7_GROUP2_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V7_GROUP1_EN_LBN 7; access=rw reset=0 */
/* defined as EMCRF_DZ_V7_GROUP1_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V7_GROUP1_SEL_LBN 4; access=rw reset=0 */
/* defined as EMCRF_DZ_V7_GROUP1_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V7_GROUP0_EN_LBN 3; access=rw reset=0 */
/* defined as EMCRF_DZ_V7_GROUP0_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V7_GROUP0_SEL_LBN 0; access=rw reset=0 */
/* defined as EMCRF_DZ_V7_GROUP0_SEL_WIDTH 3 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_MC_PBMX_V8_REG(32bit):
 * 
 */
#define	EMCR_DZ_MC_PBMX_V8_REG 0x05500140
/* hunta0=mc_gbl_reg */

/* defined as EMCRF_DZ_V8_GROUP5_EN_LBN 23; access=rw reset=0 */
/* defined as EMCRF_DZ_V8_GROUP5_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V8_GROUP5_SEL_LBN 20; access=rw reset=0 */
/* defined as EMCRF_DZ_V8_GROUP5_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V8_GROUP4_EN_LBN 19; access=rw reset=0 */
/* defined as EMCRF_DZ_V8_GROUP4_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V8_GROUP4_SEL_LBN 16; access=rw reset=0 */
/* defined as EMCRF_DZ_V8_GROUP4_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V8_GROUP3_EN_LBN 15; access=rw reset=0 */
/* defined as EMCRF_DZ_V8_GROUP3_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V8_GROUP3_SEL_LBN 12; access=rw reset=0 */
/* defined as EMCRF_DZ_V8_GROUP3_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V8_GROUP2_EN_LBN 11; access=rw reset=0 */
/* defined as EMCRF_DZ_V8_GROUP2_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V8_GROUP2_SEL_LBN 8; access=rw reset=0 */
/* defined as EMCRF_DZ_V8_GROUP2_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V8_GROUP1_EN_LBN 7; access=rw reset=0 */
/* defined as EMCRF_DZ_V8_GROUP1_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V8_GROUP1_SEL_LBN 4; access=rw reset=0 */
/* defined as EMCRF_DZ_V8_GROUP1_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V8_GROUP0_EN_LBN 3; access=rw reset=0 */
/* defined as EMCRF_DZ_V8_GROUP0_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V8_GROUP0_SEL_LBN 0; access=rw reset=0 */
/* defined as EMCRF_DZ_V8_GROUP0_SEL_WIDTH 3 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_MC_PBMX_V9_REG(32bit):
 * 
 */
#define	EMCR_DZ_MC_PBMX_V9_REG 0x05500144
/* hunta0=mc_gbl_reg */

/* defined as EMCRF_DZ_V9_GROUP5_EN_LBN 23; access=rw reset=0 */
/* defined as EMCRF_DZ_V9_GROUP5_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V9_GROUP5_SEL_LBN 20; access=rw reset=0 */
/* defined as EMCRF_DZ_V9_GROUP5_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V9_GROUP4_EN_LBN 19; access=rw reset=0 */
/* defined as EMCRF_DZ_V9_GROUP4_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V9_GROUP4_SEL_LBN 16; access=rw reset=0 */
/* defined as EMCRF_DZ_V9_GROUP4_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V9_GROUP3_EN_LBN 15; access=rw reset=0 */
/* defined as EMCRF_DZ_V9_GROUP3_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V9_GROUP3_SEL_LBN 12; access=rw reset=0 */
/* defined as EMCRF_DZ_V9_GROUP3_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V9_GROUP2_EN_LBN 11; access=rw reset=0 */
/* defined as EMCRF_DZ_V9_GROUP2_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V9_GROUP2_SEL_LBN 8; access=rw reset=0 */
/* defined as EMCRF_DZ_V9_GROUP2_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V9_GROUP1_EN_LBN 7; access=rw reset=0 */
/* defined as EMCRF_DZ_V9_GROUP1_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V9_GROUP1_SEL_LBN 4; access=rw reset=0 */
/* defined as EMCRF_DZ_V9_GROUP1_SEL_WIDTH 3 */
/* defined as EMCRF_DZ_V9_GROUP0_EN_LBN 3; access=rw reset=0 */
/* defined as EMCRF_DZ_V9_GROUP0_EN_WIDTH 1 */
/* defined as EMCRF_DZ_V9_GROUP0_SEL_LBN 0; access=rw reset=0 */
/* defined as EMCRF_DZ_V9_GROUP0_SEL_WIDTH 3 */


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_MC_PBMX_V10_REG(32bit):
 * 
 */
#define	EMCR_DZ_MC_PBMX_V10_REG 0x05500148
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_VA_GROUP5_EN_LBN 23
#define	EMCRF_DZ_VA_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_VA_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_VA_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_VA_GROUP4_EN_LBN 19
#define	EMCRF_DZ_VA_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_VA_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_VA_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_VA_GROUP3_EN_LBN 15
#define	EMCRF_DZ_VA_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_VA_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_VA_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_VA_GROUP2_EN_LBN 11
#define	EMCRF_DZ_VA_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_VA_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_VA_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_VA_GROUP1_EN_LBN 7
#define	EMCRF_DZ_VA_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_VA_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_VA_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_VA_GROUP0_EN_LBN 3
#define	EMCRF_DZ_VA_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_VA_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_VA_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_MC_PBMX_V11_REG(32bit):
 * 
 */
#define	EMCR_DZ_MC_PBMX_V11_REG 0x0550014c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_VB_GROUP5_EN_LBN 23
#define	EMCRF_DZ_VB_GROUP5_EN_WIDTH 1
#define	EMCRF_DZ_VB_GROUP5_SEL_LBN 20
#define	EMCRF_DZ_VB_GROUP5_SEL_WIDTH 3
#define	EMCRF_DZ_VB_GROUP4_EN_LBN 19
#define	EMCRF_DZ_VB_GROUP4_EN_WIDTH 1
#define	EMCRF_DZ_VB_GROUP4_SEL_LBN 16
#define	EMCRF_DZ_VB_GROUP4_SEL_WIDTH 3
#define	EMCRF_DZ_VB_GROUP3_EN_LBN 15
#define	EMCRF_DZ_VB_GROUP3_EN_WIDTH 1
#define	EMCRF_DZ_VB_GROUP3_SEL_LBN 12
#define	EMCRF_DZ_VB_GROUP3_SEL_WIDTH 3
#define	EMCRF_DZ_VB_GROUP2_EN_LBN 11
#define	EMCRF_DZ_VB_GROUP2_EN_WIDTH 1
#define	EMCRF_DZ_VB_GROUP2_SEL_LBN 8
#define	EMCRF_DZ_VB_GROUP2_SEL_WIDTH 3
#define	EMCRF_DZ_VB_GROUP1_EN_LBN 7
#define	EMCRF_DZ_VB_GROUP1_EN_WIDTH 1
#define	EMCRF_DZ_VB_GROUP1_SEL_LBN 4
#define	EMCRF_DZ_VB_GROUP1_SEL_WIDTH 3
#define	EMCRF_DZ_VB_GROUP0_EN_LBN 3
#define	EMCRF_DZ_VB_GROUP0_EN_WIDTH 1
#define	EMCRF_DZ_VB_GROUP0_SEL_LBN 0
#define	EMCRF_DZ_VB_GROUP0_SEL_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_MC_PBMX_OSEL_REG(32bit):
 * 
 */
#define	EMCR_DZ_MC_PBMX_OSEL_REG 0x05500150
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_MC_PCORE_PBMX_CDP_EN_LBN 31
#define	EMCRF_DZ_MC_PCORE_PBMX_CDP_EN_WIDTH 1
#define	EMCRF_DZ_MC_PCORE_PBMX_CAP_EN_LBN 30
#define	EMCRF_DZ_MC_PCORE_PBMX_CAP_EN_WIDTH 1
#define	EMCRF_DZ_MC_TRIG_WRD_EN_LBN 8
#define	EMCRF_DZ_MC_TRIG_WRD_EN_WIDTH 12
#define	EMCRF_DZ_MC_TRIG_WRD_SEL_LBN 0
#define	EMCRF_DZ_MC_TRIG_WRD_SEL_WIDTH 4


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_MTIP_CSR_TBL(32bit):
 * 
 */
#define	EMCR_DZ_MTIP_CSR_TBL 0x06000000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_MTIP_CSR_TBL_STEP 4
#define	EMCR_DZ_MTIP_CSR_TBL_ROWS 8192

#define	EMCRF_DZ_MTIP_CSR_DATA_LBN 0
#define	EMCRF_DZ_MTIP_CSR_DATA_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NP_SD_CTRL_REG(32bit):
 * 
 */
#define	EMCR_DZ_NP_SD_CTRL_REG 0x06008000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_NP_SD_CTRL_REG_RESET 0xff


#define	EMCRF_DZ_FORCE_PHY_LOS_LBN 18
#define	EMCRF_DZ_FORCE_PHY_LOS_WIDTH 1
#define	EMCRF_DZ_AN_ENA_LBN 14
#define	EMCRF_DZ_AN_ENA_WIDTH 4
#define	EMCRF_DZ_SDR_SEL_LBN 12
#define	EMCRF_DZ_SDR_SEL_WIDTH 2
#define	EMCRF_DZ_PHY_LOS_CTRL_LBN 8
#define	EMCRF_DZ_PHY_LOS_CTRL_WIDTH 4
#define	EMCRF_DZ_SD_RX_CLK_ENA_LBN 4
#define	EMCRF_DZ_SD_RX_CLK_ENA_WIDTH 4
#define	EMCRF_DZ_SD_TX_CLK_ENA_LBN 0
#define	EMCRF_DZ_SD_TX_CLK_ENA_WIDTH 4


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NP_MAC_TX_CTRL_REG(32bit):
 * 
 */
#define	EMCR_DZ_NP_MAC_TX_CTRL_REG 0x0600800c
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_NP_MAC_TX_CTRL_REG_RESET 0x7000


#define	EMCRF_DZ_APPEND_TX_CRC_LBN 12
#define	EMCRF_DZ_APPEND_TX_CRC_WIDTH 3
#define	EMCRF_DZ_LPI_ENA_LBN 9
#define	EMCRF_DZ_LPI_ENA_WIDTH 3
#define	EMCRF_DZ_TX_LI_FAULT_LBN 6
#define	EMCRF_DZ_TX_LI_FAULT_WIDTH 3
#define	EMCRF_DZ_TX_REM_FAULT_LBN 3
#define	EMCRF_DZ_TX_REM_FAULT_WIDTH 3
#define	EMCRF_DZ_TX_LOC_FAULT_LBN 0
#define	EMCRF_DZ_TX_LOC_FAULT_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NP_TX_TS_FIFO0_LO(32bit):
 * 
 */
#define	EMCR_DZ_NP_TX_TS_FIFO0_LO 0x06008010
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_TX_TS_FIFO0_LO_LBN 0
#define	EMCRF_DZ_TX_TS_FIFO0_LO_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NP_TX_TS_FIFO0_HI(32bit):
 * 
 */
#define	EMCR_DZ_NP_TX_TS_FIFO0_HI 0x06008014
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_TX0_TX_FIFO_ID_LBN 16
#define	EMCRF_DZ_TX0_TX_FIFO_ID_WIDTH 4
#define	EMCRF_DZ_TX_TS_FIFO0_HI_LBN 0
#define	EMCRF_DZ_TX_TS_FIFO0_HI_WIDTH 16


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NP_TX_TS_FIFO1_LO(32bit):
 * 
 */
#define	EMCR_DZ_NP_TX_TS_FIFO1_LO 0x06008018
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_TX_TS_FIFO1_LO_LBN 0
#define	EMCRF_DZ_TX_TS_FIFO1_LO_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NP_TX_TS_FIFO1_HI(32bit):
 * 
 */
#define	EMCR_DZ_NP_TX_TS_FIFO1_HI 0x0600801c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_TX1_TX_FIFO_ID_LBN 16
#define	EMCRF_DZ_TX1_TX_FIFO_ID_WIDTH 4
#define	EMCRF_DZ_TX_TS_FIFO1_HI_LBN 0
#define	EMCRF_DZ_TX_TS_FIFO1_HI_WIDTH 16


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NP_TX_TS_FIFO_STATUS(32bit):
 * 
 */
#define	EMCR_DZ_NP_TX_TS_FIFO_STATUS 0x06008020
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_TX_TS_FIFO1_OVF_LBN 3
#define	EMCRF_DZ_TX_TS_FIFO1_OVF_WIDTH 1
#define	EMCRF_DZ_TX_TS_FIFO0_OVF_LBN 2
#define	EMCRF_DZ_TX_TS_FIFO0_OVF_WIDTH 1
#define	EMCRF_DZ_TX_TS_FIFO1_RD_RDY_LBN 1
#define	EMCRF_DZ_TX_TS_FIFO1_RD_RDY_WIDTH 1
#define	EMCRF_DZ_TX_TS_FIFO0_RD_RDY_LBN 0
#define	EMCRF_DZ_TX_TS_FIFO0_RD_RDY_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NP_TX_TS_ID_REG(32bit):
 * 
 */
#define	EMCR_DZ_NP_TX_TS_ID_REG 0x06008024
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_FF2_TX_TS_ID_LBN 4
#define	EMCRF_DZ_FF2_TX_TS_ID_WIDTH 4
#define	EMCRF_DZ_FF01_TX_TS_ID_LBN 0
#define	EMCRF_DZ_FF01_TX_TS_ID_WIDTH 4


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NP_LOOPBACK_REG(32bit):
 * 
 */
#define	EMCR_DZ_NP_LOOPBACK_REG 0x06008028
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_NP_LOOPBACK_REG_RESET 0x38


#define	EMCRF_DZ_NP_TO_MAC_TX_EN_LBN 3
#define	EMCRF_DZ_NP_TO_MAC_TX_EN_WIDTH 3
#define	EMCRF_DZ_NP_TX2RX_LB_EN_LBN 0
#define	EMCRF_DZ_NP_TX2RX_LB_EN_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_NP_MACPCS_PWDN_CTRL(32bit):
 * 
 */
#define	EMCR_DZ_NP_MACPCS_PWDN_CTRL 0x0600802c
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_NP_MACPCS_PWDN_CTRL_RESET 0x7


#define	EMCRF_DZ_NP_MAC_TS_RESET_LBN 4
#define	EMCRF_DZ_NP_MAC_TS_RESET_WIDTH 2
#define	EMCRF_DZ_NP_MACPCS_EN_LBN 0
#define	EMCRF_DZ_NP_MACPCS_EN_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_SB_KRSD_CSR_TBL(32bit):
 * 
 */
#define	EMCR_DZ_SB_KRSD_CSR_TBL 0x06400000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_SB_KRSD_CSR_TBL_STEP 4
#define	EMCR_DZ_SB_KRSD_CSR_TBL_ROWS 8192

#define	EMCRF_DZ_SB_KRSD_DATA_LBN 0
#define	EMCRF_DZ_SB_KRSD_DATA_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_REGULATOR_AND_CLOCK_CONTROL_1_REG(32bit):
 * 
 */
#define	EMCR_DZ_REGULATOR_AND_CLOCK_CONTROL_1_REG 0x06408004
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_CKR_AVREG09_EN_08_LBN 1
#define	EMCRF_DZ_CKR_AVREG09_EN_08_WIDTH 1
#define	EMCRF_DZ_CKSREF_EN_08_LBN 0
#define	EMCRF_DZ_CKSREF_EN_08_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_REGULATOR_AND_CLOCK_CONTROL_2_REG(32bit):
 * 
 */
#define	EMCR_DZ_REGULATOR_AND_CLOCK_CONTROL_2_REG 0x06408008
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_REGULATOR_AND_CLOCK_CONTROL_2_REG_RESET 0xf


#define	EMCRF_DZ_CKR_AVREG09_VTRIM_08_LBN 2
#define	EMCRF_DZ_CKR_AVREG09_VTRIM_08_WIDTH 3
#define	EMCRF_DZ_CKR_AVREG09_ENIBLEED_08_LBN 0
#define	EMCRF_DZ_CKR_AVREG09_ENIBLEED_08_WIDTH 2


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_CKR_ATB_CONTROL_REG(32bit):
 * 
 */
#define	EMCR_DZ_CKR_ATB_CONTROL_REG 0x0640800c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_CKR_ATBSEL_08_LBN 2
#define	EMCRF_DZ_CKR_ATBSEL_08_WIDTH 4
#define	EMCRF_DZ_CKR_ATBEN_08_LBN 1
#define	EMCRF_DZ_CKR_ATBEN_08_WIDTH 1
#define	EMCRF_DZ_CKR_AVREG09_ATBEN_08_LBN 0
#define	EMCRF_DZ_CKR_AVREG09_ATBEN_08_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_KR_SERDES_CONTROL1_REG(32bit):
 * 
 */
#define	EMCR_DZ_KR_SERDES_CONTROL1_REG 0x06408010
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_KR_SERDES_CONTROL1_REG_RESET 0x20


#define	EMCRF_DZ_KR_REFCLK_PCS_SEL_08_LBN 15
#define	EMCRF_DZ_KR_REFCLK_PCS_SEL_08_WIDTH 1
#define	EMCRF_DZ_KR_POR_N_08_LBN 14
#define	EMCRF_DZ_KR_POR_N_08_WIDTH 1
#define	EMCRF_DZ_KR_CMU_SOC_CLK_EN_08_LBN 13
#define	EMCRF_DZ_KR_CMU_SOC_CLK_EN_08_WIDTH 1
#define	EMCRF_DZ_KR_CK_SOC_DIV_08_LBN 11
#define	EMCRF_DZ_KR_CK_SOC_DIV_08_WIDTH 2
#define	EMCRF_DZ_KR_REFCLK_OUTPUT_SEL_08_LBN 7
#define	EMCRF_DZ_KR_REFCLK_OUTPUT_SEL_08_WIDTH 4
#define	EMCRF_DZ_KR_REFCLK_INPUT_SEL_08_LBN 4
#define	EMCRF_DZ_KR_REFCLK_INPUT_SEL_08_WIDTH 3
#define	EMCRF_DZ_KR_REFCLK_OE_L_08_LBN 3
#define	EMCRF_DZ_KR_REFCLK_OE_L_08_WIDTH 1
#define	EMCRF_DZ_KR_REFCLK_OE_R_08_LBN 2
#define	EMCRF_DZ_KR_REFCLK_OE_R_08_WIDTH 1
#define	EMCRF_DZ_KR_RXCLK_OE_L_08_LBN 1
#define	EMCRF_DZ_KR_RXCLK_OE_L_08_WIDTH 1
#define	EMCRF_DZ_KR_RXCLK_OE_R_08_LBN 0
#define	EMCRF_DZ_KR_RXCLK_OE_R_08_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_KR_SERDES_CONTROL2_REG(32bit):
 * 
 */
#define	EMCR_DZ_KR_SERDES_CONTROL2_REG 0x06408014
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_KR_SERDES_CONTROL2_REG_RESET 0x4022


#define	EMCRF_DZ_KR_CMU1_PD_08_LBN 14
#define	EMCRF_DZ_KR_CMU1_PD_08_WIDTH 1
#define	EMCRF_DZ_KR_CMU1_RESETN_08_LBN 13
#define	EMCRF_DZ_KR_CMU1_RESETN_08_WIDTH 1
#define	EMCRF_DZ_KR_CMU1_SOC_CLK_EN_08_LBN 11
#define	EMCRF_DZ_KR_CMU1_SOC_CLK_EN_08_WIDTH 1
#define	EMCRF_DZ_KR_REFCLK1_OUTPUT_SEL_08_LBN 7
#define	EMCRF_DZ_KR_REFCLK1_OUTPUT_SEL_08_WIDTH 4
#define	EMCRF_DZ_KR_REFCLK1_INPUT_SEL_08_LBN 4
#define	EMCRF_DZ_KR_REFCLK1_INPUT_SEL_08_WIDTH 3
#define	EMCRF_DZ_KR_REFCLK1_OE_L_08_LBN 3
#define	EMCRF_DZ_KR_REFCLK1_OE_L_08_WIDTH 1
#define	EMCRF_DZ_KR_REFCLK1_OE_R_08_LBN 2
#define	EMCRF_DZ_KR_REFCLK1_OE_R_08_WIDTH 1
#define	EMCRF_DZ_KR_CMU_PD_08_LBN 1
#define	EMCRF_DZ_KR_CMU_PD_08_WIDTH 1
#define	EMCRF_DZ_KR_CMU_RESETN_08_LBN 0
#define	EMCRF_DZ_KR_CMU_RESETN_08_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_KR_SERDES_CONTROL3_REG(32bit):
 * 
 */
#define	EMCR_DZ_KR_SERDES_CONTROL3_REG 0x06408018
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_KR_SERDES_CONTROL3_REG_RESET 0x80


#define	EMCRF_DZ_KR_UC_BYPASS_08_LBN 7
#define	EMCRF_DZ_KR_UC_BYPASS_08_WIDTH 1
#define	EMCRF_DZ_KR_KX_SEL_LBN 5
#define	EMCRF_DZ_KR_KX_SEL_WIDTH 2
#define	EMCRF_DZ_KR_MODE_08_LBN 2
#define	EMCRF_DZ_KR_MODE_08_WIDTH 3
#define	EMCRF_DZ_KR_BURN_IN_08_LBN 1
#define	EMCRF_DZ_KR_BURN_IN_08_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_KR_SERDES_LANE0_CONTROL_REG(32bit):
 * 
 */
#define	EMCR_DZ_KR_SERDES_LANE0_CONTROL_REG 0x0640801c
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_KR_SERDES_LANE0_CONTROL_REG_RESET 0x3000


#define	EMCRF_DZ_KR0_PD_08_LBN 12
#define	EMCRF_DZ_KR0_PD_08_WIDTH 2
#define	EMCRF_DZ_KR0_RATE_08_LBN 10
#define	EMCRF_DZ_KR0_RATE_08_WIDTH 2
#define	EMCRF_DZ_KR0_CTRL_08_LBN 1
#define	EMCRF_DZ_KR0_CTRL_08_WIDTH 9
#define	EMCRF_DZ_KR0_RSTN_08_LBN 0
#define	EMCRF_DZ_KR0_RSTN_08_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_KR_SERDES_LANE1_CONTROL_REG(32bit):
 * 
 */
#define	EMCR_DZ_KR_SERDES_LANE1_CONTROL_REG 0x06408020
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_KR_SERDES_LANE1_CONTROL_REG_RESET 0x3000


#define	EMCRF_DZ_KR1_PD_08_LBN 12
#define	EMCRF_DZ_KR1_PD_08_WIDTH 2
#define	EMCRF_DZ_KR1_RATE_08_LBN 10
#define	EMCRF_DZ_KR1_RATE_08_WIDTH 2
#define	EMCRF_DZ_KR1_CTRL_08_LBN 1
#define	EMCRF_DZ_KR1_CTRL_08_WIDTH 9
#define	EMCRF_DZ_KR1_RSTN_08_LBN 0
#define	EMCRF_DZ_KR1_RSTN_08_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_KR_SERDES_LANE2_CONTROL_REG(32bit):
 * 
 */
#define	EMCR_DZ_KR_SERDES_LANE2_CONTROL_REG 0x06408024
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_KR_SERDES_LANE2_CONTROL_REG_RESET 0x3000


#define	EMCRF_DZ_KR2_PD_08_LBN 12
#define	EMCRF_DZ_KR2_PD_08_WIDTH 2
#define	EMCRF_DZ_KR2_RATE_08_LBN 10
#define	EMCRF_DZ_KR2_RATE_08_WIDTH 2
#define	EMCRF_DZ_KR2_CTRL_08_LBN 1
#define	EMCRF_DZ_KR2_CTRL_08_WIDTH 9
#define	EMCRF_DZ_KR2_RSTN_08_LBN 0
#define	EMCRF_DZ_KR2_RSTN_08_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_KR_SERDES_LANE3_CONTROL_REG(32bit):
 * 
 */
#define	EMCR_DZ_KR_SERDES_LANE3_CONTROL_REG 0x06408028
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_KR_SERDES_LANE3_CONTROL_REG_RESET 0x3000


#define	EMCRF_DZ_KR3_PD_08_LBN 12
#define	EMCRF_DZ_KR3_PD_08_WIDTH 2
#define	EMCRF_DZ_KR3_RATE_08_LBN 10
#define	EMCRF_DZ_KR3_RATE_08_WIDTH 2
#define	EMCRF_DZ_KR3_CTRL_08_LBN 1
#define	EMCRF_DZ_KR3_CTRL_08_WIDTH 9
#define	EMCRF_DZ_KR3_RSTN_08_LBN 0
#define	EMCRF_DZ_KR3_RSTN_08_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_KR_SERDES_STATUS1_REG(32bit):
 * 
 */
#define	EMCR_DZ_KR_SERDES_STATUS1_REG 0x0640802c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_KR_CPU_AHB_CK_RATIO_08_LBN 6
#define	EMCRF_DZ_KR_CPU_AHB_CK_RATIO_08_WIDTH 4
#define	EMCRF_DZ_KR_CPU_LOS_INT_EN_08_LBN 2
#define	EMCRF_DZ_KR_CPU_LOS_INT_EN_08_WIDTH 4
#define	EMCRF_DZ_KR_CMU_OK_08_LBN 1
#define	EMCRF_DZ_KR_CMU_OK_08_WIDTH 1
#define	EMCRF_DZ_KR_CMU1_OK_08_LBN 0
#define	EMCRF_DZ_KR_CMU1_OK_08_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_KR_SERDES_STATUS2_REG(32bit):
 * 
 */
#define	EMCR_DZ_KR_SERDES_STATUS2_REG 0x06408030
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_KR_SERDES_STATUS2_REG_RESET 0xf


#define	EMCRF_DZ_KR_TBUS_DATA_08_LBN 4
#define	EMCRF_DZ_KR_TBUS_DATA_08_WIDTH 12
#define	EMCRF_DZ_KR0_BURN_IN_TOGGLE_08_LBN 3
#define	EMCRF_DZ_KR0_BURN_IN_TOGGLE_08_WIDTH 1
#define	EMCRF_DZ_KR1_BURN_IN_TOGGLE_08_LBN 2
#define	EMCRF_DZ_KR1_BURN_IN_TOGGLE_08_WIDTH 1
#define	EMCRF_DZ_KR2_BURN_IN_TOGGLE_08_LBN 1
#define	EMCRF_DZ_KR2_BURN_IN_TOGGLE_08_WIDTH 1
#define	EMCRF_DZ_KR3_BURN_IN_TOGGLE_08_LBN 0
#define	EMCRF_DZ_KR3_BURN_IN_TOGGLE_08_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_KR_SERDES_ASTATUS_REG(32bit):
 * 
 */
#define	EMCR_DZ_KR_SERDES_ASTATUS_REG 0x06408034
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_KR0_ASTAT_08_LBN 12
#define	EMCRF_DZ_KR0_ASTAT_08_WIDTH 4
#define	EMCRF_DZ_KR1_ASTAT_08_LBN 8
#define	EMCRF_DZ_KR1_ASTAT_08_WIDTH 4
#define	EMCRF_DZ_KR2_ASTAT_08_LBN 4
#define	EMCRF_DZ_KR2_ASTAT_08_WIDTH 4
#define	EMCRF_DZ_KR3_ASTAT_08_LBN 0
#define	EMCRF_DZ_KR3_ASTAT_08_WIDTH 4


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_KR_SERDES_LANE0_STATUS_REG(32bit):
 * 
 */
#define	EMCR_DZ_KR_SERDES_LANE0_STATUS_REG 0x06408038
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_KR0_STAT_08_LBN 1
#define	EMCRF_DZ_KR0_STAT_08_WIDTH 14
#define	EMCRF_DZ_KR0_LT_SIGNAL_DETECT_08_LBN 0
#define	EMCRF_DZ_KR0_LT_SIGNAL_DETECT_08_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_KR_SERDES_LANE1_STATUS_REG(32bit):
 * 
 */
#define	EMCR_DZ_KR_SERDES_LANE1_STATUS_REG 0x0640803c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_KR1_STAT_08_LBN 1
#define	EMCRF_DZ_KR1_STAT_08_WIDTH 14
#define	EMCRF_DZ_KR1_LT_SIGNAL_DETECT_08_LBN 0
#define	EMCRF_DZ_KR1_LT_SIGNAL_DETECT_08_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_KR_SERDES_LANE2_STATUS_REG(32bit):
 * 
 */
#define	EMCR_DZ_KR_SERDES_LANE2_STATUS_REG 0x06408040
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_KR2_STAT_08_LBN 1
#define	EMCRF_DZ_KR2_STAT_08_WIDTH 14
#define	EMCRF_DZ_KR2_LT_SIGNAL_DETECT_08_LBN 0
#define	EMCRF_DZ_KR2_LT_SIGNAL_DETECT_08_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_KR_SERDES_LANE3_STATUS_REG(32bit):
 * 
 */
#define	EMCR_DZ_KR_SERDES_LANE3_STATUS_REG 0x06408044
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_KR3_STAT_08_LBN 1
#define	EMCRF_DZ_KR3_STAT_08_WIDTH 14
#define	EMCRF_DZ_KR3_LT_SIGNAL_DETECT_08_LBN 0
#define	EMCRF_DZ_KR3_LT_SIGNAL_DETECT_08_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_CKR_SERDES_SPARE_OUTPUTS_REG(32bit):
 * 
 */
#define	EMCR_DZ_CKR_SERDES_SPARE_OUTPUTS_REG 0x06408048
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_CKR_SERDES_SPARE_OUTPUTS_REG_RESET 0xf0f0f0f0


#define	EMCRF_DZ_CKR_SPARE_OUT_08_LBN 0
#define	EMCRF_DZ_CKR_SPARE_OUT_08_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_CKR_SERDES_SPARE_INPUTS_REG(32bit):
 * 
 */
#define	EMCR_DZ_CKR_SERDES_SPARE_INPUTS_REG 0x0640804c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_CKR_SPARE_IN_08_LBN 0
#define	EMCRF_DZ_CKR_SPARE_IN_08_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PORF_CONTROL_REG(32bit):
 * 
 */
#define	EMCR_DZ_PORF_CONTROL_REG 0x06409000
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PORF_CONTROL_REG_RESET 0x11111


#define	EMCRF_DZ_POR_SLAVEMODE_08_LBN 20
#define	EMCRF_DZ_POR_SLAVEMODE_08_WIDTH 1
#define	EMCRF_DZ_POR_TRIM18D_08_LBN 16
#define	EMCRF_DZ_POR_TRIM18D_08_WIDTH 4
#define	EMCRF_DZ_POR_TRIM12D_08_LBN 12
#define	EMCRF_DZ_POR_TRIM12D_08_WIDTH 4
#define	EMCRF_DZ_POR_TRIM08D_08_LBN 8
#define	EMCRF_DZ_POR_TRIM08D_08_WIDTH 4
#define	EMCRF_DZ_POR_TRIM18A_08_LBN 4
#define	EMCRF_DZ_POR_TRIM18A_08_WIDTH 4
#define	EMCRF_DZ_POR_TRIM12A_08_LBN 0
#define	EMCRF_DZ_POR_TRIM12A_08_WIDTH 4


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_CLKGENF_CONTROL_REG(32bit):
 * 
 */
#define	EMCR_DZ_CLKGENF_CONTROL_REG 0x06409004
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_CLKGENF_CONTROL_REG_RESET 0x1c4015


#define	EMCRF_DZ_CG_OUTDIV_RST_08N_LBN 23
#define	EMCRF_DZ_CG_OUTDIV_RST_08N_WIDTH 1
#define	EMCRF_DZ_CG_OUTDIV_08_LBN 17
#define	EMCRF_DZ_CG_OUTDIV_08_WIDTH 6
#define	EMCRF_DZ_CG_SER_TCKREFEN_08_LBN 16
#define	EMCRF_DZ_CG_SER_TCKREFEN_08_WIDTH 1
#define	EMCRF_DZ_CG_REGTRIM_08_LBN 14
#define	EMCRF_DZ_CG_REGTRIM_08_WIDTH 2
#define	EMCRF_DZ_CG_VBGBYP_08_LBN 13
#define	EMCRF_DZ_CG_VBGBYP_08_WIDTH 1
#define	EMCRF_DZ_CG_OUTDIVBYP_08_LBN 12
#define	EMCRF_DZ_CG_OUTDIVBYP_08_WIDTH 1
#define	EMCRF_DZ_CG_CK161BYP_08_LBN 11
#define	EMCRF_DZ_CG_CK161BYP_08_WIDTH 1
#define	EMCRF_DZ_CG_CK161OUTEN_08_LBN 10
#define	EMCRF_DZ_CG_CK161OUTEN_08_WIDTH 1
#define	EMCRF_DZ_CG_CKSYSOUT156EN_08_LBN 9
#define	EMCRF_DZ_CG_CKSYSOUT156EN_08_WIDTH 1
#define	EMCRF_DZ_CG_SER_CSR_REFSEL_08_LBN 8
#define	EMCRF_DZ_CG_SER_CSR_REFSEL_08_WIDTH 1
#define	EMCRF_DZ_CG_SERDES_REFSEL_OVR_08_LBN 7
#define	EMCRF_DZ_CG_SERDES_REFSEL_OVR_08_WIDTH 1
#define	EMCRF_DZ_CG_SER_PLLBYP_08_LBN 6
#define	EMCRF_DZ_CG_SER_PLLBYP_08_WIDTH 1
#define	EMCRF_DZ_CG_CKREFOUTSEL_08_LBN 1
#define	EMCRF_DZ_CG_CKREFOUTSEL_08_WIDTH 5
#define	EMCRF_DZ_CG_CKREFOUTEN_08_LBN 0
#define	EMCRF_DZ_CG_CKREFOUTEN_08_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_OSC_CONTROL_REG(32bit):
 * 
 */
#define	EMCR_DZ_OSC_CONTROL_REG 0x06409008
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_OSC_VBGBYP_08_LBN 0
#define	EMCRF_DZ_OSC_VBGBYP_08_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PLL4_CONTROL_1_REG(32bit):
 * 
 */
#define	EMCR_DZ_PLL4_CONTROL_1_REG 0x0640900c
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PLL4_CONTROL_1_REG_RESET 0x6


#define	EMCRF_DZ_PLL4_VCOCALSTART_08_LBN 4
#define	EMCRF_DZ_PLL4_VCOCALSTART_08_WIDTH 1
#define	EMCRF_DZ_PLL4_CPGAIN_08_LBN 1
#define	EMCRF_DZ_PLL4_CPGAIN_08_WIDTH 3
#define	EMCRF_DZ_PLL4_VCOCALSTARTBYP_08_LBN 0
#define	EMCRF_DZ_PLL4_VCOCALSTARTBYP_08_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PLL4_CONTROL_2_REG(32bit):
 * 
 */
#define	EMCR_DZ_PLL4_CONTROL_2_REG 0x06409010
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_PLL4_FBDIVFRAC_08_LBN 16
#define	EMCRF_DZ_PLL4_FBDIVFRAC_08_WIDTH 16
#define	EMCRF_DZ_PLL4_SSCDELTA_08_LBN 0
#define	EMCRF_DZ_PLL4_SSCDELTA_08_WIDTH 16


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PLL4_CONTROL_3_REG(32bit):
 * 
 */
#define	EMCR_DZ_PLL4_CONTROL_3_REG 0x06409014
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PLL4_CONTROL_3_REG_RESET 0x600


#define	EMCRF_DZ_PLL4_SSCTAU_08_LBN 22
#define	EMCRF_DZ_PLL4_SSCTAU_08_WIDTH 6
#define	EMCRF_DZ_PLL4_SSCCNT_08_LBN 16
#define	EMCRF_DZ_PLL4_SSCCNT_08_WIDTH 6
#define	EMCRF_DZ_PLL4_DIV1CLKSEL_08_LBN 8
#define	EMCRF_DZ_PLL4_DIV1CLKSEL_08_WIDTH 8
#define	EMCRF_DZ_PLL4_DIV0CLKSEL_08_LBN 0
#define	EMCRF_DZ_PLL4_DIV0CLKSEL_08_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PLL4_CONTROL_4_REG(32bit):
 * 
 */
#define	EMCR_DZ_PLL4_CONTROL_4_REG 0x06409018
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PLL4_CONTROL_4_REG_RESET 0x31


#define	EMCRF_DZ_PLL4_REFCLK0DRVEN_08_LBN 10
#define	EMCRF_DZ_PLL4_REFCLK0DRVEN_08_WIDTH 1
#define	EMCRF_DZ_PLL4_REFCLK0TERMEN_08_LBN 9
#define	EMCRF_DZ_PLL4_REFCLK0TERMEN_08_WIDTH 1
#define	EMCRF_DZ_PLL4_DIV0RST_N_08_LBN 8
#define	EMCRF_DZ_PLL4_DIV0RST_N_08_WIDTH 1
#define	EMCRF_DZ_PLL4_DIV1RST_N_08_LBN 7
#define	EMCRF_DZ_PLL4_DIV1RST_N_08_WIDTH 1
#define	EMCRF_DZ_PLL4_SSCEN_08_LBN 6
#define	EMCRF_DZ_PLL4_SSCEN_08_WIDTH 1
#define	EMCRF_DZ_PLL4_DSMBYP_08_LBN 5
#define	EMCRF_DZ_PLL4_DSMBYP_08_WIDTH 1
#define	EMCRF_DZ_PLL4_HIBW_08_LBN 4
#define	EMCRF_DZ_PLL4_HIBW_08_WIDTH 1
#define	EMCRF_DZ_PLL4_REFDIVSEL_08_LBN 0
#define	EMCRF_DZ_PLL4_REFDIVSEL_08_WIDTH 4


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PLL4_READBACK_REG(32bit):
 * 
 */
#define	EMCR_DZ_PLL4_READBACK_REG 0x0640901c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_NOXTAL_08_LBN 9
#define	EMCRF_DZ_NOXTAL_08_WIDTH 1
#define	EMCRF_DZ_PLL4_VCOCALBAND_08_LBN 2
#define	EMCRF_DZ_PLL4_VCOCALBAND_08_WIDTH 7
#define	EMCRF_DZ_PLL4_VCOCALDONE_08_LBN 1
#define	EMCRF_DZ_PLL4_VCOCALDONE_08_WIDTH 1
#define	EMCRF_DZ_PLL4_PLLLOCKED_08_LBN 0
#define	EMCRF_DZ_PLL4_PLLLOCKED_08_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_CBIASF_CONTROL_REG(32bit):
 * 
 */
#define	EMCR_DZ_CBIASF_CONTROL_REG 0x06409020
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_CBIASF_CONTROL_REG_RESET 0x70de53b


#define	EMCRF_DZ_CBIAS_PTAT_TRIM_08_LBN 21
#define	EMCRF_DZ_CBIAS_PTAT_TRIM_08_WIDTH 7
#define	EMCRF_DZ_CBIAS_IEXTTRIM_08_LBN 18
#define	EMCRF_DZ_CBIAS_IEXTTRIM_08_WIDTH 3
#define	EMCRF_DZ_CBIAS_IPOLYTRIM_08_LBN 15
#define	EMCRF_DZ_CBIAS_IPOLYTRIM_08_WIDTH 3
#define	EMCRF_DZ_CBIAS_EN_08_LBN 14
#define	EMCRF_DZ_CBIAS_EN_08_WIDTH 1
#define	EMCRF_DZ_CBIAS_PTRIM_CTRL_LBN 7
#define	EMCRF_DZ_CBIAS_PTRIM_CTRL_WIDTH 7
#define	EMCRF_DZ_CBIAS_CTRIM_CTRL_LBN 0
#define	EMCRF_DZ_CBIAS_CTRIM_CTRL_WIDTH 7


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_TEST_ADC_READBACK_CONTROL_REG(32bit):
 * 
 */
#define	EMCR_DZ_TEST_ADC_READBACK_CONTROL_REG 0x06409024
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_ADC_VINSEL_08_LBN 20
#define	EMCRF_DZ_ADC_VINSEL_08_WIDTH 3
#define	EMCRF_DZ_ADC_CLKDIV_08_LBN 15
#define	EMCRF_DZ_ADC_CLKDIV_08_WIDTH 5
#define	EMCRF_DZ_ADC_RST_08N_LBN 14
#define	EMCRF_DZ_ADC_RST_08N_WIDTH 1
#define	EMCRF_DZ_ADC_EN_08_LBN 13
#define	EMCRF_DZ_ADC_EN_08_WIDTH 1
#define	EMCRF_DZ_ADC_START_08_LBN 12
#define	EMCRF_DZ_ADC_START_08_WIDTH 1
#define	EMCRF_DZ_ADC_READY_08_LBN 11
#define	EMCRF_DZ_ADC_READY_08_WIDTH 1
#define	EMCRF_DZ_ADC_DVALID_08_LBN 10
#define	EMCRF_DZ_ADC_DVALID_08_WIDTH 1
#define	EMCRF_DZ_ADC_DOUT_08_LBN 0
#define	EMCRF_DZ_ADC_DOUT_08_WIDTH 10


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_MDIO_READBACK_CONTROL_REG(32bit):
 * 
 */
#define	EMCR_DZ_MDIO_READBACK_CONTROL_REG 0x06409028
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_MDC_DS_08_LBN 3
#define	EMCRF_DZ_MDC_DS_08_WIDTH 2
#define	EMCRF_DZ_MDIO_DS_08_LBN 1
#define	EMCRF_DZ_MDIO_DS_08_WIDTH 2
#define	EMCRF_DZ_MDIO_12_18_08_LBN 0
#define	EMCRF_DZ_MDIO_12_18_08_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_FUSE_READBACK_CONTROL_REG(32bit):
 * 
 */
#define	EMCR_DZ_FUSE_READBACK_CONTROL_REG 0x0640902c
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_FUSE_READBACK_CONTROL_REG_RESET 0x2400


#define	EMCRF_DZ_FUSE_RESET_LBN 27
#define	EMCRF_DZ_FUSE_RESET_WIDTH 1
#define	EMCRF_DZ_FUSEREG_OVERRIDE_LBN 26
#define	EMCRF_DZ_FUSEREG_OVERRIDE_WIDTH 1
#define	EMCRF_DZ_FUSE_BLOWN_LBN 25
#define	EMCRF_DZ_FUSE_BLOWN_WIDTH 1
#define	EMCRF_DZ_FUSEREG_FSM_DONE_LBN 24
#define	EMCRF_DZ_FUSEREG_FSM_DONE_WIDTH 1
#define	EMCRF_DZ_FUSEREG_FSM_START_LBN 23
#define	EMCRF_DZ_FUSEREG_FSM_START_WIDTH 1
#define	EMCRF_DZ_FUSE_Q_08_LBN 15
#define	EMCRF_DZ_FUSE_Q_08_WIDTH 8
#define	EMCRF_DZ_FUSEREG_ACCESS_LBN 14
#define	EMCRF_DZ_FUSEREG_ACCESS_WIDTH 1
#define	EMCRF_DZ_FUSEREG_PGENB_LBN 13
#define	EMCRF_DZ_FUSEREG_PGENB_WIDTH 1
#define	EMCRF_DZ_FUSEREG_LOAD_LBN 12
#define	EMCRF_DZ_FUSEREG_LOAD_WIDTH 1
#define	EMCRF_DZ_FUSEREG_STROBE_LBN 11
#define	EMCRF_DZ_FUSEREG_STROBE_WIDTH 1
#define	EMCRF_DZ_FUSEREG_CSB_LBN 10
#define	EMCRF_DZ_FUSEREG_CSB_WIDTH 1
#define	EMCRF_DZ_FUSEREG_A_LBN 0
#define	EMCRF_DZ_FUSEREG_A_WIDTH 10


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_CONFIGURATION_REG(32bit):
 * 
 */
#define	EMCR_DZ_CONFIGURATION_REG 0x06409030
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_NUMPORTS_08_LBN 0
#define	EMCRF_DZ_NUMPORTS_08_WIDTH 3


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_CCOM_REGULATOR_CONTROL_REG(32bit):
 * 
 */
#define	EMCR_DZ_CCOM_REGULATOR_CONTROL_REG 0x06409034
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_CCOM_REGULATOR_CONTROL_REG_RESET 0x5


#define	EMCRF_DZ_CCOM_AVREG09_ENIBLEED_08_LBN 4
#define	EMCRF_DZ_CCOM_AVREG09_ENIBLEED_08_WIDTH 2
#define	EMCRF_DZ_CCOM_AVREG09_VTRIM_08_LBN 1
#define	EMCRF_DZ_CCOM_AVREG09_VTRIM_08_WIDTH 3
#define	EMCRF_DZ_CCOM_AVREG09_EN_08_LBN 0
#define	EMCRF_DZ_CCOM_AVREG09_EN_08_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_PLL4_TEST_CONTROL_REG(32bit):
 * 
 */
#define	EMCR_DZ_PLL4_TEST_CONTROL_REG 0x06409038
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_PLL4_TEST_CONTROL_REG_RESET 0xc11


#define	EMCRF_DZ_PLL4_VCOBANDSET_08_LBN 7
#define	EMCRF_DZ_PLL4_VCOBANDSET_08_WIDTH 7
#define	EMCRF_DZ_PLL4_VCOCALBYP_08_LBN 6
#define	EMCRF_DZ_PLL4_VCOCALBYP_08_WIDTH 1
#define	EMCRF_DZ_PLL4_OPENPLL_08_LBN 5
#define	EMCRF_DZ_PLL4_OPENPLL_08_WIDTH 1
#define	EMCRF_DZ_PLL4_VCOVTRIM_08_LBN 2
#define	EMCRF_DZ_PLL4_VCOVTRIM_08_WIDTH 3
#define	EMCRF_DZ_PLL4_REFCKBYP_08_LBN 0
#define	EMCRF_DZ_PLL4_REFCKBYP_08_WIDTH 2


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_CCOM_TEST_CONTROL_REG(32bit):
 * 
 */
#define	EMCR_DZ_CCOM_TEST_CONTROL_REG 0x0640903c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_ATBSEL_08_LBN 12
#define	EMCRF_DZ_ATBSEL_08_WIDTH 4
#define	EMCRF_DZ_PLL4_ATBEN_08_LBN 11
#define	EMCRF_DZ_PLL4_ATBEN_08_WIDTH 1
#define	EMCRF_DZ_OSC_ATBEN_08_LBN 10
#define	EMCRF_DZ_OSC_ATBEN_08_WIDTH 1
#define	EMCRF_DZ_CCOM_AVREG09_ATBEN_08_LBN 9
#define	EMCRF_DZ_CCOM_AVREG09_ATBEN_08_WIDTH 1
#define	EMCRF_DZ_CBIAS_ATBEN_08_LBN 8
#define	EMCRF_DZ_CBIAS_ATBEN_08_WIDTH 1
#define	EMCRF_DZ_POR_ATBEN_08_LBN 6
#define	EMCRF_DZ_POR_ATBEN_08_WIDTH 2
#define	EMCRF_DZ_ATBMUX_SEL_08_LBN 3
#define	EMCRF_DZ_ATBMUX_SEL_08_WIDTH 3
#define	EMCRF_DZ_ATBMUX_EN_08_LBN 2
#define	EMCRF_DZ_ATBMUX_EN_08_WIDTH 1
#define	EMCRF_DZ_ADC_ATBEN_08_LBN 1
#define	EMCRF_DZ_ADC_ATBEN_08_WIDTH 1
#define	EMCRF_DZ_CG_ATBEN_08_LBN 0
#define	EMCRF_DZ_CG_ATBEN_08_WIDTH 1


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_CCOM_SPARE_OUTPUTS_REG(32bit):
 * 
 */
#define	EMCR_DZ_CCOM_SPARE_OUTPUTS_REG 0x06409040
/* hunta0=mc_gbl_reg */
#define	EMCR_DZ_CCOM_SPARE_OUTPUTS_REG_RESET 0xf0f0f0f


#define	EMCRF_DZ_CCOM_SPARE_OUT_08_LBN 0
#define	EMCRF_DZ_CCOM_SPARE_OUT_08_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_FUSE_ADC_DOUT_REG(32bit):
 * 
 */
#define	EMCR_DZ_FUSE_ADC_DOUT_REG 0x06409044
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_FUSE_ADC_DOUT_08_LBN 0
#define	EMCRF_DZ_FUSE_ADC_DOUT_08_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_FUSE_DIE_LOC_REG(32bit):
 * 
 */
#define	EMCR_DZ_FUSE_DIE_LOC_REG 0x06409048
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_FUSE_DIE_LOC_08_LBN 0
#define	EMCRF_DZ_FUSE_DIE_LOC_08_WIDTH 32


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_KR_SERDES_PRBS9_CTRL_REG(32bit):
 * 
 */
#define	EMCR_DZ_KR_SERDES_PRBS9_CTRL_REG 0x0640904c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_PRBS9_LANE_SEL_LBN 0
#define	EMCRF_DZ_PRBS9_LANE_SEL_WIDTH 4


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_KR_SERDES_AN_STATUS_REG(32bit):
 * 
 */
#define	EMCR_DZ_KR_SERDES_AN_STATUS_REG 0x06409050
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_KR_ANEG_TX_PAUSE_EN_08_LBN 8
#define	EMCRF_DZ_KR_ANEG_TX_PAUSE_EN_08_WIDTH 4
#define	EMCRF_DZ_KR_ANEG_RX_PAUSE_EN_08_LBN 4
#define	EMCRF_DZ_KR_ANEG_RX_PAUSE_EN_08_WIDTH 4
#define	EMCRF_DZ_KR_DME_OP_08_LBN 0
#define	EMCRF_DZ_KR_DME_OP_08_WIDTH 4


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_KR_SERDES_LINK_CTRL_REG(32bit):
 * 
 */
#define	EMCR_DZ_KR_SERDES_LINK_CTRL_REG 0x06409054
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_KR_LINK_CTRL_40GKR4_08_LBN 24
#define	EMCRF_DZ_KR_LINK_CTRL_40GKR4_08_WIDTH 8
#define	EMCRF_DZ_KR_LINK_CTRL_10GKX4_08_LBN 16
#define	EMCRF_DZ_KR_LINK_CTRL_10GKX4_08_WIDTH 8
#define	EMCRF_DZ_KR_LINK_CTRL_10GKR_08_LBN 8
#define	EMCRF_DZ_KR_LINK_CTRL_10GKR_08_WIDTH 8
#define	EMCRF_DZ_KR_LINK_CTRL_1GKX_08_LBN 0
#define	EMCRF_DZ_KR_LINK_CTRL_1GKX_08_WIDTH 8


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_KR_SERDES_LINK_STATUS_REG(32bit):
 * 
 */
#define	EMCR_DZ_KR_SERDES_LINK_STATUS_REG 0x06409058
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_KR_LINK_STATUS_40GKR4_08_LBN 12
#define	EMCRF_DZ_KR_LINK_STATUS_40GKR4_08_WIDTH 4
#define	EMCRF_DZ_KR_LINK_STATUS_10GKX4_08_LBN 8
#define	EMCRF_DZ_KR_LINK_STATUS_10GKX4_08_WIDTH 4
#define	EMCRF_DZ_KR_LINK_STATUS_10GKR_08_LBN 4
#define	EMCRF_DZ_KR_LINK_STATUS_10GKR_08_WIDTH 4
#define	EMCRF_DZ_KR_LINK_STATUS_1GKX_08_LBN 0
#define	EMCRF_DZ_KR_LINK_STATUS_1GKX_08_WIDTH 4


/*------------------------------------------------------------*/
/*
 * EMCR_DZ_CCOM_SPARE_INPUTS_REG(32bit):
 * 
 */
#define	EMCR_DZ_CCOM_SPARE_INPUTS_REG 0x0640905c
/* hunta0=mc_gbl_reg */

#define	EMCRF_DZ_CCOM_SPARE_IN_08_LBN 0
#define	EMCRF_DZ_CCOM_SPARE_IN_08_WIDTH 32


#endif /* MCPUIND_PROGMODEL_EF10_DEFS_H */
