<style>
a
{
  text-decoration : none;
}

a:hover
{
  text-decoration : underline;
}

.container
{
  display        : flex;
  flex-direction : row;
}

.nav
{
  position         : -webkit-sticky;
  position         : sticky;
  flex-basis       : 10%;
  background-color : #f2f3f4;
  padding          : 20px 20px 20px 20px;
  top              : 10vh;
  height           : max-content;
  max-height       : 80vh;
  overflow-y       : auto;
  min-width        : max-content;
  margin           : 3em 3em 3em 3em;
}

.content
{
  flex-basis : 80%;
  max-width  : 1450px;
  margin     : 3em auto 3em auto;
}

.signature
{
  font-family      : monospace;
  background-color : #f2f3f4;
  color            : #373d3f;
  border           : 1px solid #dddddd;
  border-left      : 3px solid #0080ff;
  border-radius    : 5px 5px 5px 5px;
  margin-bottom    : 0.5em;
  padding          : 0.5em 1em 0.5em 1em;
}

.body
{
  font-family : "", sans-serif;
  font-size   : 1em;
  padding     : 10px 10px 10px 10px;
  color       : #1c1b24;
  line-height : 1.4;
}

.docs
{
  padding-left  : 1em;
  margin-top    : -0.4em;
  margin-bottom : 1.4em;
  border-left   : 1px solid #dcdcdc;
}

.docs details
{
  margin-top : 1em;
}

.body h1, h2, h3, h4
{
  color : #283665;
}

.kanagawa
{
  background-color : #f7f7f7;
  padding          : 1em 1em 1em 1em;
}

.anchor
{
  color : #c5c8c6;
}

.attribute
{
  color : #ffa500;
}

.builtin
{
  color : #cfb017;
}

.identifier
{
  font-weight : bold;
}

.keyword
{
  color : #60ac39;
}

.link
{
  color : #6684e1;
}

.literal
{
  color : #d73737;
}

.modifier
{
  color : #b854d4;
}

.subList
{
  list-style-type : none;
}

code
{
  font-family : monospace;
  font-size   : 1.2em;
}

.nav ul
{
  list-style-type : none;
}

.nav > ul
{
  padding-left : 0px;
}


/* Generated with Clay, http://fvisser.nl/clay */</style>
<div id="body" class="body">
<div id="container" class="container">
<section id="nav" class="nav">
<h2>Index</h2>
<ul>
<li><a href="../../../processor/risc_v/internal/core.html"
id="index-link" class="link">processor.risc_v.internal.core</a>
<ul>
<li><a
href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"
id="index-link" class="link"><code>Core</code></a></li>
<li><a
href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Optimize"
id="index-link" class="link"><code>Optimize</code></a></li>
<li><a
href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Trap"
id="index-link" class="link"><code>Trap</code></a></li>
</ul></li>
<li><a href="../../../processor/risc_v/internal/decoder.html"
id="index-link" class="link">processor.risc_v.internal.decoder</a>
<ul>
<li><a
href="../../../processor/risc_v/internal/decoder.html#processor-risc_v-internal-decoder-Decoded"
id="index-link" class="link"><code>Decoded</code></a></li>
<li><a
href="../../../processor/risc_v/internal/decoder.html#processor-risc_v-internal-decoder-MemorySize"
id="index-link" class="link"><code>MemorySize</code></a></li>
<li><a
href="../../../processor/risc_v/internal/decoder.html#processor-risc_v-internal-decoder-Option"
id="index-link" class="link"><code>Option</code></a></li>
</ul></li>
</ul>
</section>
<section id="content" class="content">
<h1>processor.risc_v.internal.core <a
href="../../../index.html">&equiv;</a></h1>
<p>This is internal implementation of RISC-V processor core. Use
definitions from <code>processor.risc_v</code> module instead.</p>
<hr />
<pre class="signature">
<span class="keyword">enum</span> <span class="identifier">Trap</span> : <span class="keyword">uint3</span> <a class="anchor" href="#processor-risc_v-internal-core-Trap" id="processor-risc_v-internal-core-Trap">§</a>
</pre>
<div class="docs">
<p>System trap/exception identifier</p>
<details>
<p><summary>Values</summary></p>
<div>
<ul class="subList">
<li>
<pre class="signature">
<span class="identifier">InvalidInstructionAddress</span> = <span class="literal">0</span> <a class="anchor" href="#processor-risc_v-internal-core-Trap-InvalidInstructionAddress" id="processor-risc_v-internal-core-Trap-InvalidInstructionAddress">§</a>
</pre>
<div class="docs">
<p>Program counter moved to address outside specified instruction memory
address space.</p>
</div>
</li>
<li>
<pre class="signature">
<span class="identifier">AccessFault</span> = <span class="literal">1</span> <a class="anchor" href="#processor-risc_v-internal-core-Trap-AccessFault" id="processor-risc_v-internal-core-Trap-AccessFault">§</a>
</pre>
<div class="docs">
<p>Memory access to address outside of data memory and memory mapped IO
address spaces.</p>
</div>
</li>
<li>
<pre class="signature">
<span class="identifier">IllegalInstruction</span> = <span class="literal">2</span> <a class="anchor" href="#processor-risc_v-internal-core-Trap-IllegalInstruction" id="processor-risc_v-internal-core-Trap-IllegalInstruction">§</a>
</pre>
<div class="docs">
<p>Invalid or illegal instruction was decoded.</p>
</div>
</li>
<li>
<pre class="signature">
<span class="identifier">ECALL</span> = <span class="literal">4</span> <a class="anchor" href="#processor-risc_v-internal-core-Trap-ECALL" id="processor-risc_v-internal-core-Trap-ECALL">§</a>
</pre>
<div class="docs">
<p>ECALL instruction was executed.</p>
</div>
</li>
<li>
<pre class="signature">
<span class="identifier">EBREAK</span> = <span class="literal">5</span> <a class="anchor" href="#processor-risc_v-internal-core-Trap-EBREAK" id="processor-risc_v-internal-core-Trap-EBREAK">§</a>
</pre>
<div class="docs">
<p>EBREAK instruction was executed.</p>
</div>
</li>
</ul>
</div>
</details>
</div>
<pre class="signature">
<span class="keyword">enum</span> <span class="identifier">Optimize</span> : <span class="keyword">uint1</span> <a class="anchor" href="#processor-risc_v-internal-core-Optimize" id="processor-risc_v-internal-core-Optimize">§</a>
</pre>
<div class="docs">
<p>Optimization configuration bits</p>
<details>
<p><summary>Values</summary></p>
<div>
<ul class="subList">
<li>
<pre class="signature">
<span class="identifier">Area</span> = <span class="literal">0</span> <a class="anchor" href="#processor-risc_v-internal-core-Optimize-Area" id="processor-risc_v-internal-core-Optimize-Area">§</a>
</pre>
<div class="docs">
<p>Optimize for minimal area.</p>
</div>
</li>
<li>
<pre class="signature">
<span class="identifier">Fmax</span> = <span class="literal">1</span> <a class="anchor" href="#processor-risc_v-internal-core-Optimize-Fmax" id="processor-risc_v-internal-core-Optimize-Fmax">§</a>
</pre>
<div class="docs">
<p>Optimize for maximum frequency.</p>
</div>
</li>
</ul>
</div>
</details>
</div>
<pre class="signature">
<span class="keyword">template</span> &lt;
    <span class="keyword">auto</span> HARTS,
    <span class="keyword">auto</span> IMEM_LENGTH,
    <span class="keyword">auto</span> DMEM_LENGTH,
    <span class="keyword">auto</span> MMIO_LENGTH = <span class="literal">0</span>,
    <span class="keyword">auto</span> IMEM_ORIGIN = <span class="literal">0</span>,
    <span class="keyword">auto</span> DMEM_ORIGIN = ((IMEM_ORIGIN + IMEM_LENGTH) &lt;&lt; <span class="literal">2</span>),
    <span class="keyword">auto</span> MMIO_ORIGIN = (DMEM_ORIGIN + DMEM_LENGTH),
    <span class="keyword">auto</span> IMEM_TCM_SIZE = IMEM_LENGTH,
    <span class="keyword">template</span> &lt;<span class="keyword">typename</span>, <span class="keyword">auto</span>&gt; <span class="keyword">typename</span> DataMemory = <a class="link" href="../../../data/memory.html#data-memory-memory_norep"><span class="identifier">memory_norep</span></a>,
    <span class="keyword">auto</span> EXTENSIONS = <a class="link" href="../../../processor/risc_v/isa.html#processor-risc_v-isa-Extension"><span class="identifier">Extension</span></a>::<a class="link" href="../../../processor/risc_v/isa.html#processor-risc_v-isa-Extension-None"><span class="identifier">None</span></a>,
    <span class="keyword">auto</span> CONFIG = <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Optimize"><span class="identifier">Optimize</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Optimize-Area"><span class="identifier">Area</span></a>,
    <a class="link" href="../../../processor/risc_v/isa.html#processor-risc_v-isa-Base"><span class="identifier">Base</span></a> ISA = <a class="link" href="../../../processor/risc_v/isa.html#processor-risc_v-isa-Base"><span class="identifier">Base</span></a>::<a class="link" href="../../../processor/risc_v/isa.html#processor-risc_v-isa-Base-RV32I"><span class="identifier">RV32I</span></a>,
    <span class="keyword">auto</span> BTB_SIZE = <span class="literal">1024</span>,
    <span class="keyword">template</span> &lt;<span class="keyword">typename</span>, <span class="keyword">auto</span>&gt; <span class="keyword">typename</span> InstrMemory = <a class="link" href="../../../data/memory.html#data-memory-memory_init"><span class="identifier">memory_init</span></a>
    &gt;
<span class="keyword">class</span> <span class="identifier">Core</span> <a class="anchor" href="#processor-risc_v-internal-core-Core" id="processor-risc_v-internal-core-Core">§</a>
</pre>
<div class="docs">
<details>
<p><summary>Aliases</summary></p>
<div>
<ul class="subList">
<li>
<pre class="signature">
<span class="keyword">using</span> <span class="identifier">imem_addr_t</span> = <a class="link" href="../../../type/stdtype.html#type-stdtype-index_t"><span class="identifier">index_t</span></a>&lt;IMEM_LENGTH&gt; <a class="anchor" href="#processor-risc_v-internal-core-Core-imem_addr_t" id="processor-risc_v-internal-core-Core-imem_addr_t">§</a>
</pre>
<div class="docs">
<p>Address of 32-bit word in instruction memory.</p>
</div>
</li>
<li>
<pre class="signature">
<span class="keyword">using</span> <span class="identifier">dmem_addr_t</span> = <a class="link" href="../../../type/stdtype.html#type-stdtype-index_t"><span class="identifier">index_t</span></a>&lt;DMEM_LENGTH&gt; <a class="anchor" href="#processor-risc_v-internal-core-Core-dmem_addr_t" id="processor-risc_v-internal-core-Core-dmem_addr_t">§</a>
</pre>
<div class="docs">
<p>Address of byte in data memory.</p>
</div>
</li>
<li>
<pre class="signature">
<span class="keyword">using</span> <span class="identifier">int_t</span> = <a class="link" href="../../../processor/risc_v/isa.html#processor-risc_v-isa-Types"><span class="identifier">Types</span></a>&lt;ISA&gt;::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a> <a class="anchor" href="#processor-risc_v-internal-core-Core-int_t" id="processor-risc_v-internal-core-Core-int_t">§</a>
</pre>
<div class="docs">
<p>Signed, XLEN bits wide integer.</p>
</div>
</li>
<li>
<pre class="signature">
<span class="keyword">using</span> <span class="identifier">uint_t</span> = <a class="link" href="../../../processor/risc_v/isa.html#processor-risc_v-isa-Types"><span class="identifier">Types</span></a>&lt;ISA&gt;::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-uint_t"><span class="identifier">uint_t</span></a> <a class="anchor" href="#processor-risc_v-internal-core-Core-uint_t" id="processor-risc_v-internal-core-Core-uint_t">§</a>
</pre>
<div class="docs">
<p>Unsigned, XLEN bits wide integer.</p>
</div>
</li>
<li>
<pre class="signature">
<span class="keyword">using</span> <span class="identifier">hart_index_t</span> = <a class="link" href="../../../type/stdtype.html#type-stdtype-index_t"><span class="identifier">index_t</span></a>&lt;HARTS&gt; <a class="anchor" href="#processor-risc_v-internal-core-Core-hart_index_t" id="processor-risc_v-internal-core-Core-hart_index_t">§</a>
</pre>
<div class="docs">
<p>Index of hardware thread (hart).</p>
</div>
</li>
<li>
<pre class="signature">
<span class="keyword">using</span> <span class="identifier">system_trap_t</span> =
    ( <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>, <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Trap"><span class="identifier">Trap</span></a> <span class="identifier">trap</span>, <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-imem_addr_t"><span class="identifier">imem_addr_t</span></a> <span class="identifier">addr</span>
    ) -&gt; <a class="link" href="../../../data/optional.html#data-optional-optional"><span class="identifier">optional</span></a>&lt;<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-imem_addr_t"><span class="identifier">imem_addr_t</span></a>&gt; <a class="anchor" href="#processor-risc_v-internal-core-Core-system_trap_t" id="processor-risc_v-internal-core-Core-system_trap_t">§</a>
</pre>
<div class="docs">
<p>Type of callback to handle system exceptions and traps.</p>
<details>
<p><summary>Arguments</summary></p>
<div>
<ul class="subList">
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>
</pre>
<div class="docs">
<p>Identifier of the hart that triggered the exception or trap.</p>
</div>
</li>
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Trap"><span class="identifier">Trap</span></a> <span class="identifier">trap</span>
</pre>
<div class="docs">
<p>Trap kind.</p>
</div>
</li>
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-imem_addr_t"><span class="identifier">imem_addr_t</span></a> <span class="identifier">addr</span>
</pre>
<div class="docs">
<p>32-bit word based instruction address.</p>
</div>
</li>
</ul>
</div>
</details>
</div>
</li>
<li>
<pre class="signature">
<span class="keyword">using</span> <span class="identifier">trace_t</span> =
    ( <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-imem_addr_t"><span class="identifier">imem_addr_t</span></a> <span class="identifier">addr</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-uint_t"><span class="identifier">uint_t</span></a> <span class="identifier">inst</span>,
    <a class="link" href="../../../processor/risc_v/internal/decoder.html#processor-risc_v-internal-decoder-Decoded"><span class="identifier">Decoded</span></a> <span class="identifier">decoded</span>,
    <a class="link" href="../../../data/optional.html#data-optional-optional"><span class="identifier">optional</span></a>&lt;<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a>&gt; <span class="identifier">value</span>
    ) -&gt; <span class="keyword">void</span> <a class="anchor" href="#processor-risc_v-internal-core-Core-trace_t" id="processor-risc_v-internal-core-Core-trace_t">§</a>
</pre>
<div class="docs">
<p>Type of dynamic instruction trace callback.</p>
<details>
<p><summary>Arguments</summary></p>
<div>
<ul class="subList">
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>
</pre>
<div class="docs">
<p>Identifier of the hart executing the instruction.</p>
</div>
</li>
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-imem_addr_t"><span class="identifier">imem_addr_t</span></a> <span class="identifier">addr</span>
</pre>
<div class="docs">
<p>Address of 32-bit instruction word.</p>
</div>
</li>
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-uint_t"><span class="identifier">uint_t</span></a> <span class="identifier">inst</span>
</pre>
<div class="docs">
<p>Instruction word.</p>
</div>
</li>
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/internal/decoder.html#processor-risc_v-internal-decoder-Decoded"><span class="identifier">Decoded</span></a> <span class="identifier">decoded</span>
</pre>
<div class="docs">
<p>Decoded instruction.</p>
</div>
</li>
<li>
<pre class="signature">
<a class="link" href="../../../data/optional.html#data-optional-optional"><span class="identifier">optional</span></a>&lt;<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a>&gt; <span class="identifier">value</span>
</pre>
<div class="docs">
<p>If valid specifies value written by instruction to destination
register specified by <code>decoded.format.rd</code>.</p>
</div>
</li>
</ul>
</div>
</details>
</div>
</li>
<li>
<pre class="signature">
<span class="keyword">using</span> <span class="identifier">mmio_access_t</span> =
    ( <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-uint_t"><span class="identifier">uint_t</span></a> <span class="identifier">load_addr</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-uint_t"><span class="identifier">uint_t</span></a> <span class="identifier">store_addr</span>,
    <a class="link" href="../../../processor/risc_v/internal/decoder.html#processor-risc_v-internal-decoder-MemorySize"><span class="identifier">MemorySize</span></a> <span class="identifier">size</span>,
    <span class="builtin">bool</span> <span class="identifier">sign_extend</span>,
    <a class="link" href="../../../data/optional.html#data-optional-optional"><span class="identifier">optional</span></a>&lt;<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a>&gt; <span class="identifier">value</span>
    ) -&gt; <a class="link" href="../../../data/optional.html#data-optional-optional"><span class="identifier">optional</span></a>&lt;<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a>&gt; <a class="anchor" href="#processor-risc_v-internal-core-Core-mmio_access_t" id="processor-risc_v-internal-core-Core-mmio_access_t">§</a>
</pre>
<div class="docs">
<p>Type of callback to handle memory mapped IO access. If the access
operation completes immediately, the <code>is_valid</code> of the
returned result should be set to true. For load access the
<code>value</code> of the returned result is the result of the load. For
store access the <code>value</code> of the returned result is ignored.
If the operation will complete asynchronously the <code>is_valid</code>
of the returned result should be set to false, and execution environment
should indicate completion of load/store by calling the
<code>mmio_load_result</code> or <code>mmio_store_completed</code>
method respectively.</p>
<details>
<p><summary>Arguments</summary></p>
<div>
<ul class="subList">
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>
</pre>
<div class="docs">
<p>Identifier of the hart executing the load.</p>
</div>
</li>
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-uint_t"><span class="identifier">uint_t</span></a> <span class="identifier">load_addr</span>
</pre>
<div class="docs">
<p>Memory mapped IO address used for load MMIO access.</p>
</div>
</li>
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-uint_t"><span class="identifier">uint_t</span></a> <span class="identifier">store_addr</span>
</pre>
<div class="docs">
<p>Memory mapped IO address used for store MMIO access.</p>
</div>
</li>
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/internal/decoder.html#processor-risc_v-internal-decoder-MemorySize"><span class="identifier">MemorySize</span></a> <span class="identifier">size</span>
</pre>
<div class="docs">
<p>Size of MMIO access.</p>
</div>
</li>
<li>
<pre class="signature">
<span class="builtin">bool</span> <span class="identifier">sign_extend</span>
</pre>
<div class="docs">
<p>Boolean flag specifying if sub-word load should be sign-extended.</p>
</div>
</li>
<li>
<pre class="signature">
<a class="link" href="../../../data/optional.html#data-optional-optional"><span class="identifier">optional</span></a>&lt;<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a>&gt; <span class="identifier">value</span>
</pre>
<div class="docs">
<p>Value to be stored, valid for store MMIO access</p>
</div>
</li>
</ul>
</div>
</details>
</div>
</li>
<li>
<pre class="signature">
<span class="keyword">using</span> <span class="identifier">mmio_load_t</span> =
    ( <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-uint_t"><span class="identifier">uint_t</span></a> <span class="identifier">addr</span>,
    <a class="link" href="../../../processor/risc_v/internal/decoder.html#processor-risc_v-internal-decoder-MemorySize"><span class="identifier">MemorySize</span></a> <span class="identifier">size</span>,
    <span class="builtin">bool</span> <span class="identifier">sign_extend</span>
    ) -&gt; <a class="link" href="../../../data/optional.html#data-optional-optional"><span class="identifier">optional</span></a>&lt;<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a>&gt; <a class="anchor" href="#processor-risc_v-internal-core-Core-mmio_load_t" id="processor-risc_v-internal-core-Core-mmio_load_t">§</a>
</pre>
<div class="docs">
<p>Type of callback to handle load from memory mapped IO. The load
result may be returned immediately, by setting <code>is_valid</code> of
the callback return value to true, or asynchronously, by calling
<code>mmio_load_result</code> method after the callback returns.</p>
<details>
<p><summary>Arguments</summary></p>
<div>
<ul class="subList">
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>
</pre>
<div class="docs">
<p>Identifier of the hart executing the load.</p>
</div>
</li>
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-uint_t"><span class="identifier">uint_t</span></a> <span class="identifier">addr</span>
</pre>
<div class="docs">
<p>Memory mapped IO address to load from.</p>
</div>
</li>
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/internal/decoder.html#processor-risc_v-internal-decoder-MemorySize"><span class="identifier">MemorySize</span></a> <span class="identifier">size</span>
</pre>
<div class="docs">
<p>Size of load.</p>
</div>
</li>
<li>
<pre class="signature">
<span class="builtin">bool</span> <span class="identifier">sign_extend</span>
</pre>
<div class="docs">
<p>Boolean flag specifying if sub-word load should be sign-extended.</p>
</div>
</li>
</ul>
</div>
</details>
</div>
</li>
<li>
<pre class="signature">
<span class="keyword">using</span> <span class="identifier">mmio_store_t</span> =
    ( <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-uint_t"><span class="identifier">uint_t</span></a> <span class="identifier">addr</span>,
    <a class="link" href="../../../processor/risc_v/internal/decoder.html#processor-risc_v-internal-decoder-MemorySize"><span class="identifier">MemorySize</span></a> <span class="identifier">size</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a> <span class="identifier">value</span>
    ) -&gt; <span class="builtin">bool</span> <a class="anchor" href="#processor-risc_v-internal-core-Core-mmio_store_t" id="processor-risc_v-internal-core-Core-mmio_store_t">§</a>
</pre>
<div class="docs">
<p>Type of callback to handle store to memory mapped IO. The callback
should return <code>true</code> if the program running on the core can
consider the store as committed, or <code>false</code> if the store
should be considered as pending. In the latter case, the hart that made
the request is stalled until the execution environment indicates the
store as completed by calling the <code>mmio_store_completed</code>
method.</p>
<details>
<p><summary>Arguments</summary></p>
<div>
<ul class="subList">
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>
</pre>
<div class="docs">
<p>Identifier of the hart executing the store.</p>
</div>
</li>
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-uint_t"><span class="identifier">uint_t</span></a> <span class="identifier">addr</span>
</pre>
<div class="docs">
<p>Memory mapped IO address to store to.</p>
</div>
</li>
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/internal/decoder.html#processor-risc_v-internal-decoder-MemorySize"><span class="identifier">MemorySize</span></a> <span class="identifier">size</span>
</pre>
<div class="docs">
<p>Size of data to store.</p>
</div>
</li>
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a> <span class="identifier">value</span>
</pre>
<div class="docs">
<p>Value to be stored.</p>
</div>
</li>
</ul>
</div>
</details>
</div>
</li>
<li>
<pre class="signature">
<span class="keyword">using</span> <span class="identifier">external_fetch_t</span> =
    (<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>, <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-imem_addr_t"><span class="identifier">imem_addr_t</span></a> <span class="identifier">addr</span>) -&gt; <a class="link" href="../../../data/optional.html#data-optional-optional"><span class="identifier">optional</span></a>&lt;<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-uint_t"><span class="identifier">uint_t</span></a>&gt; <a class="anchor" href="#processor-risc_v-internal-core-Core-external_fetch_t" id="processor-risc_v-internal-core-Core-external_fetch_t">§</a>
</pre>
<div class="docs">
<p>Type of external instruction fetch handler.</p>
<details>
<p><summary>Arguments</summary></p>
<div>
<ul class="subList">
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>
</pre>
<div class="docs">
<p>Identifier of the hart performing the instruction fetch.</p>
</div>
</li>
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-imem_addr_t"><span class="identifier">imem_addr_t</span></a> <span class="identifier">addr</span>
</pre>
<div class="docs">
<p>32-bit word address of instruction to fetch.</p>
</div>
</li>
</ul>
</div>
</details>
</div>
</li>
<li>
<pre class="signature">
<span class="keyword">using</span> <span class="identifier">custom_decode_t</span> = (<a class="link" href="../../../processor/risc_v/isa.html#processor-risc_v-isa-RVG"><span class="identifier">RVG</span></a> <span class="identifier">major_opcode</span>) -&gt; <a class="link" href="../../../processor/risc_v/isa.html#processor-risc_v-isa-Format"><span class="identifier">Format</span></a> <a class="anchor" href="#processor-risc_v-internal-core-Core-custom_decode_t" id="processor-risc_v-internal-core-Core-custom_decode_t">§</a>
</pre>
<div class="docs">
<p>Type of callback of custom instruction decode handler.</p>
<details>
<p><summary>Arguments</summary></p>
<div>
<ul class="subList">
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/isa.html#processor-risc_v-isa-RVG"><span class="identifier">RVG</span></a> <span class="identifier">major_opcode</span>
</pre>
<div class="docs">
<p>Major opcode of the instruction.</p>
</div>
</li>
</ul>
</div>
</details>
</div>
</li>
<li>
<pre class="signature">
<span class="keyword">using</span> <span class="identifier">custom_execute_t</span> =
    ( <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>,
    <a class="link" href="../../../processor/risc_v/isa.html#processor-risc_v-isa-RVG"><span class="identifier">RVG</span></a> <span class="identifier">major_opcode</span>,
    <a class="link" href="../../../processor/risc_v/isa.html#processor-risc_v-isa-Funct3"><span class="identifier">Funct3</span></a> <span class="identifier">minor_opcode</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a> <span class="identifier">op1</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a> <span class="identifier">op2</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a> <span class="identifier">imm</span>,
    <a class="link" href="../../../processor/risc_v/isa.html#processor-risc_v-isa-Funct7"><span class="identifier">Funct7</span></a> <span class="identifier">funct7</span>
    ) -&gt; <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a> <a class="anchor" href="#processor-risc_v-internal-core-Core-custom_execute_t" id="processor-risc_v-internal-core-Core-custom_execute_t">§</a>
</pre>
<div class="docs">
<p>Type of callback to execute custom instruction</p>
<details>
<p><summary>Arguments</summary></p>
<div>
<ul class="subList">
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>
</pre>
<div class="docs">
<p>Identifier of the hart executing the instruction.</p>
</div>
</li>
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/isa.html#processor-risc_v-isa-RVG"><span class="identifier">RVG</span></a> <span class="identifier">major_opcode</span>
</pre>
<div class="docs">
<p>Major opcode of the instruction.</p>
</div>
</li>
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/isa.html#processor-risc_v-isa-Funct3"><span class="identifier">Funct3</span></a> <span class="identifier">minor_opcode</span>
</pre>
<div class="docs">
<p>Minor opcode of the instruction (undefined for instructions using
format <code>U</code> or <code>J</code>).</p>
</div>
</li>
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a> <span class="identifier">op1</span>
</pre>
<div class="docs">
<p>First operand. Contains value of source register 1 (undefined for
instructions using format <code>U</code> or <code>J</code>).</p>
</div>
</li>
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a> <span class="identifier">op2</span>
</pre>
<div class="docs">
<p>Second operand. Contains value of source register 2 for formats that
specify it, or an immediate otherwise.</p>
</div>
</li>
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a> <span class="identifier">imm</span>
</pre>
<div class="docs">
<p>Immediate (undefined for instructions using <code>R</code>
format)</p>
</div>
</li>
<li>
<pre class="signature">
<a class="link" href="../../../processor/risc_v/isa.html#processor-risc_v-isa-Funct7"><span class="identifier">Funct7</span></a> <span class="identifier">funct7</span>
</pre>
<div class="docs">
<p>funct7 field of decoded instructions using <code>R</code> format,
undefined otherwise.</p>
</div>
</li>
</ul>
</div>
</details>
</div>
</li>
</ul>
</div>
</details>
<details>
<p><summary>Methods</summary></p>
<div>
<ul class="subList">
<li>
<pre class="signature">
<span class="modifier">inline </span><span class="keyword">void</span> <span class="identifier">pipeline</span>() <a class="anchor" href="#processor-risc_v-internal-core-Core-pipeline" id="processor-risc_v-internal-core-Core-pipeline">§</a>
</pre>
</li>
<li>
<pre class="signature">
<span class="modifier">inline </span><span class="keyword">void</span> <span class="identifier">initialize</span>(<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-uint_t"><span class="identifier">uint_t</span></a>[HARTS] <span class="identifier">pc</span>) <a class="anchor" href="#processor-risc_v-internal-core-Core-initialize" id="processor-risc_v-internal-core-Core-initialize">§</a>
</pre>
</li>
<li>
<pre class="signature">
<span class="modifier">inline </span><span class="keyword">void</span> <span class="identifier">mmio_store_completed</span>(<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>) <a class="anchor" href="#processor-risc_v-internal-core-Core-mmio_store_completed" id="processor-risc_v-internal-core-Core-mmio_store_completed">§</a>
</pre>
</li>
<li>
<pre class="signature">
<span class="modifier">inline </span><span class="keyword">void</span> <span class="identifier">mmio_load_result</span>(<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>, <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a> <span class="identifier">value</span>) <a class="anchor" href="#processor-risc_v-internal-core-Core-mmio_load_result" id="processor-risc_v-internal-core-Core-mmio_load_result">§</a>
</pre>
</li>
<li>
<pre class="signature">
<span class="modifier">inline </span>
<span class="keyword">void</span>
<span class="identifier">external_fetch_result</span>(
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-imem_addr_t"><span class="identifier">imem_addr_t</span></a> <span class="identifier">addr</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-uint_t"><span class="identifier">uint_t</span></a> <span class="identifier">instr</span>
    ) <a class="anchor" href="#processor-risc_v-internal-core-Core-external_fetch_result" id="processor-risc_v-internal-core-Core-external_fetch_result">§</a>
</pre>
</li>
<li>
<pre class="signature">
<span class="modifier">inline </span><a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<span class="identifier">Current</span> <span class="identifier">fetch</span>() <a class="anchor" href="#processor-risc_v-internal-core-Core-fetch" id="processor-risc_v-internal-core-Core-fetch">§</a>
</pre>
</li>
<li>
<pre class="signature">
<span class="modifier">inline </span><a class="link" href="../../../processor/risc_v/internal/decoder.html#processor-risc_v-internal-decoder-Decoded"><span class="identifier">Decoded</span></a> <span class="identifier">decode</span>(<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<span class="identifier">Current</span> <span class="identifier">current</span>) <a class="anchor" href="#processor-risc_v-internal-core-Core-decode" id="processor-risc_v-internal-core-Core-decode">§</a>
</pre>
</li>
<li>
<pre class="signature">
<span class="modifier">inline </span><a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<span class="identifier">Operands</span> <span class="identifier">read</span>(<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<span class="identifier">Current</span> <span class="identifier">current</span>, <a class="link" href="../../../processor/risc_v/internal/decoder.html#processor-risc_v-internal-decoder-Decoded"><span class="identifier">Decoded</span></a> <span class="identifier">decoded</span>) <a class="anchor" href="#processor-risc_v-internal-core-Core-read" id="processor-risc_v-internal-core-Core-read">§</a>
</pre>
</li>
<li>
<pre class="signature">
<span class="modifier">inline </span>
<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a> <span class="identifier">load</span>(<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<span class="identifier">Current</span> <span class="identifier">current</span>, <a class="link" href="../../../processor/risc_v/internal/decoder.html#processor-risc_v-internal-decoder-Decoded"><span class="identifier">Decoded</span></a> <span class="identifier">decoded</span>, <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-uint_t"><span class="identifier">uint_t</span></a> <span class="identifier">addr</span>) <a class="anchor" href="#processor-risc_v-internal-core-Core-load" id="processor-risc_v-internal-core-Core-load">§</a>
</pre>
</li>
<li>
<pre class="signature">
<span class="modifier">inline </span><a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a> <span class="identifier">multiply</span>(<a class="link" href="../../../processor/risc_v/internal/decoder.html#processor-risc_v-internal-decoder-Decoded"><span class="identifier">Decoded</span></a> <span class="identifier">decoded</span>, <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<span class="identifier">Operands</span> <span class="identifier">in</span>) <a class="anchor" href="#processor-risc_v-internal-core-Core-multiply" id="processor-risc_v-internal-core-Core-multiply">§</a>
</pre>
</li>
<li>
<pre class="signature">
<span class="modifier">inline </span>
<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<span class="identifier">Results</span>
<span class="identifier">execute</span>(
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<span class="identifier">Current</span> <span class="identifier">current</span>,
    <a class="link" href="../../../processor/risc_v/internal/decoder.html#processor-risc_v-internal-decoder-Decoded"><span class="identifier">Decoded</span></a> <span class="identifier">decoded</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<span class="identifier">Operands</span> <span class="identifier">in</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a> <span class="identifier">custom_result</span>
    ) <a class="anchor" href="#processor-risc_v-internal-core-Core-execute" id="processor-risc_v-internal-core-Core-execute">§</a>
</pre>
</li>
<li>
<pre class="signature">
<span class="modifier">inline </span>
<span class="keyword">void</span>
<span class="identifier">store</span>(
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<span class="identifier">Current</span> <span class="identifier">current</span>,
    <a class="link" href="../../../processor/risc_v/internal/decoder.html#processor-risc_v-internal-decoder-Decoded"><span class="identifier">Decoded</span></a> <span class="identifier">decoded</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<span class="identifier">Operands</span> <span class="identifier">in</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<span class="identifier">Results</span> <span class="identifier">results</span>
    ) <a class="anchor" href="#processor-risc_v-internal-core-Core-store" id="processor-risc_v-internal-core-Core-store">§</a>
</pre>
</li>
<li>
<pre class="signature">
<span class="modifier">inline </span>
<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a>
<span class="identifier">write</span>(
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<span class="identifier">Current</span> <span class="identifier">current</span>,
    <a class="link" href="../../../processor/risc_v/internal/decoder.html#processor-risc_v-internal-decoder-Decoded"><span class="identifier">Decoded</span></a> <span class="identifier">decoded</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a> <span class="identifier">loaded</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<span class="identifier">Results</span> <span class="identifier">results</span>
    ) <a class="anchor" href="#processor-risc_v-internal-core-Core-write" id="processor-risc_v-internal-core-Core-write">§</a>
</pre>
</li>
<li>
<pre class="signature">
<span class="modifier">inline </span><span class="keyword">auto</span> <span class="identifier">dmem_read</span>(<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>, <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-dmem_addr_t"><span class="identifier">dmem_addr_t</span></a> <span class="identifier">addr</span>) <a class="anchor" href="#processor-risc_v-internal-core-Core-dmem_read" id="processor-risc_v-internal-core-Core-dmem_read">§</a>
</pre>
</li>
<li>
<pre class="signature">
<span class="modifier">inline </span>
<span class="keyword">void</span>
<span class="identifier">dmem_write</span>(
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-dmem_addr_t"><span class="identifier">dmem_addr_t</span></a> <span class="identifier">addr</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a> <span class="identifier">value</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<span class="identifier">dmem_t</span>::<a class="link" href="../../../data/memory/byte_addressable.html#data-memory-byte_addressable-byte_addressable_memory-byte_count_t"><span class="identifier">byte_count_t</span></a> <span class="identifier">size</span>
    ) <a class="anchor" href="#processor-risc_v-internal-core-Core-dmem_write" id="processor-risc_v-internal-core-Core-dmem_write">§</a>
</pre>
</li>
<li>
<pre class="signature">
<span class="modifier">inline </span>
<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a> <span class="identifier">dmem_read_aligned</span>(<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>, <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-dmem_addr_t"><span class="identifier">dmem_addr_t</span></a> <span class="identifier">addr</span>) <a class="anchor" href="#processor-risc_v-internal-core-Core-dmem_read_aligned" id="processor-risc_v-internal-core-Core-dmem_read_aligned">§</a>
</pre>
</li>
<li>
<pre class="signature">
<span class="modifier">inline </span>
<span class="keyword">void</span>
<span class="identifier">dmem_write_aligned</span>(
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-dmem_addr_t"><span class="identifier">dmem_addr_t</span></a> <span class="identifier">addr</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a> <span class="identifier">value</span>
    ) <a class="anchor" href="#processor-risc_v-internal-core-Core-dmem_write_aligned" id="processor-risc_v-internal-core-Core-dmem_write_aligned">§</a>
</pre>
</li>
<li>
<pre class="signature">
<span class="modifier">inline </span><span class="keyword">void</span> <span class="identifier">imem_write</span>(<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-imem_addr_t"><span class="identifier">imem_addr_t</span></a> <span class="identifier">addr</span>, <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-uint_t"><span class="identifier">uint_t</span></a> <span class="identifier">value</span>) <a class="anchor" href="#processor-risc_v-internal-core-Core-imem_write" id="processor-risc_v-internal-core-Core-imem_write">§</a>
</pre>
</li>
<li>
<pre class="signature">
<span class="modifier">inline </span><span class="keyword">auto</span> <span class="identifier">register_get</span>(<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>, <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<span class="identifier">register_index_t</span> <span class="identifier">reg</span>) <a class="anchor" href="#processor-risc_v-internal-core-Core-register_get" id="processor-risc_v-internal-core-Core-register_get">§</a>
</pre>
</li>
<li>
<pre class="signature">
<span class="modifier">inline </span>
<span class="keyword">void</span>
<span class="identifier">register_set</span>(
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<span class="identifier">register_index_t</span> <span class="identifier">reg</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a> <span class="identifier">value</span>
    ) <a class="anchor" href="#processor-risc_v-internal-core-Core-register_set" id="processor-risc_v-internal-core-Core-register_set">§</a>
</pre>
</li>
<li>
<pre class="signature">
<span class="modifier">inline </span>
<span class="keyword">auto</span>
<span class="identifier">default_system_trap</span>(<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>, <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Trap"><span class="identifier">Trap</span></a> <span class="identifier">trap</span>, <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-imem_addr_t"><span class="identifier">imem_addr_t</span></a> <span class="identifier">pc</span>) <a class="anchor" href="#processor-risc_v-internal-core-Core-default_system_trap" id="processor-risc_v-internal-core-Core-default_system_trap">§</a>
</pre>
</li>
<li>
<pre class="signature">
<span class="modifier">inline </span>
<span class="keyword">void</span>
<span class="identifier">default_trace</span>(
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-imem_addr_t"><span class="identifier">imem_addr_t</span></a> <span class="identifier">addr</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-uint_t"><span class="identifier">uint_t</span></a> <span class="identifier">inst</span>,
    <a class="link" href="../../../processor/risc_v/internal/decoder.html#processor-risc_v-internal-decoder-Decoded"><span class="identifier">Decoded</span></a> <span class="identifier">decoded</span>,
    <a class="link" href="../../../data/optional.html#data-optional-optional"><span class="identifier">optional</span></a>&lt;<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a>&gt; <span class="identifier">value</span>
    ) <a class="anchor" href="#processor-risc_v-internal-core-Core-default_trace" id="processor-risc_v-internal-core-Core-default_trace">§</a>
</pre>
</li>
<li>
<pre class="signature">
<span class="modifier">inline </span>
<a class="link" href="../../../data/optional.html#data-optional-optional"><span class="identifier">optional</span></a>&lt;<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a>&gt;
<span class="identifier">default_mmio_access</span>(
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-uint_t"><span class="identifier">uint_t</span></a> <span class="identifier">load_addr</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-uint_t"><span class="identifier">uint_t</span></a> <span class="identifier">store_addr</span>,
    <a class="link" href="../../../processor/risc_v/internal/decoder.html#processor-risc_v-internal-decoder-MemorySize"><span class="identifier">MemorySize</span></a> <span class="identifier">size</span>,
    <span class="builtin">bool</span> <span class="identifier">sign_extend</span>,
    <a class="link" href="../../../data/optional.html#data-optional-optional"><span class="identifier">optional</span></a>&lt;<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a>&gt; <span class="identifier">value</span>
    ) <a class="anchor" href="#processor-risc_v-internal-core-Core-default_mmio_access" id="processor-risc_v-internal-core-Core-default_mmio_access">§</a>
</pre>
</li>
<li>
<pre class="signature">
<span class="modifier">inline </span>
<a class="link" href="../../../data/optional.html#data-optional-optional"><span class="identifier">optional</span></a>&lt;<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a>&gt;
<span class="identifier">default_mmio_load</span>(
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-uint_t"><span class="identifier">uint_t</span></a> <span class="identifier">addr</span>,
    <a class="link" href="../../../processor/risc_v/internal/decoder.html#processor-risc_v-internal-decoder-MemorySize"><span class="identifier">MemorySize</span></a> <span class="identifier">size</span>,
    <span class="builtin">bool</span> <span class="identifier">sign_extend</span>
    ) <a class="anchor" href="#processor-risc_v-internal-core-Core-default_mmio_load" id="processor-risc_v-internal-core-Core-default_mmio_load">§</a>
</pre>
</li>
<li>
<pre class="signature">
<span class="modifier">inline </span>
<span class="builtin">bool</span>
<span class="identifier">default_mmio_store</span>(
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-uint_t"><span class="identifier">uint_t</span></a> <span class="identifier">addr</span>,
    <a class="link" href="../../../processor/risc_v/internal/decoder.html#processor-risc_v-internal-decoder-MemorySize"><span class="identifier">MemorySize</span></a> <span class="identifier">size</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a> <span class="identifier">value</span>
    ) <a class="anchor" href="#processor-risc_v-internal-core-Core-default_mmio_store" id="processor-risc_v-internal-core-Core-default_mmio_store">§</a>
</pre>
</li>
<li>
<pre class="signature">
<span class="modifier">inline </span>
<a class="link" href="../../../data/optional.html#data-optional-optional"><span class="identifier">optional</span></a>&lt;<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-uint_t"><span class="identifier">uint_t</span></a>&gt;
<span class="identifier">default_external_fetch</span>(<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>, <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-imem_addr_t"><span class="identifier">imem_addr_t</span></a> <span class="identifier">addr</span>) <a class="anchor" href="#processor-risc_v-internal-core-Core-default_external_fetch" id="processor-risc_v-internal-core-Core-default_external_fetch">§</a>
</pre>
</li>
<li>
<pre class="signature">
<span class="modifier">inline </span><a class="link" href="../../../processor/risc_v/isa.html#processor-risc_v-isa-Format"><span class="identifier">Format</span></a> <span class="identifier">default_custom_decode</span>(<a class="link" href="../../../processor/risc_v/isa.html#processor-risc_v-isa-RVG"><span class="identifier">RVG</span></a> <span class="identifier">major_opcode</span>) <a class="anchor" href="#processor-risc_v-internal-core-Core-default_custom_decode" id="processor-risc_v-internal-core-Core-default_custom_decode">§</a>
</pre>
</li>
<li>
<pre class="signature">
<span class="modifier">inline </span>
<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a>
<span class="identifier">default_custom_execute</span>(
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-hart_index_t"><span class="identifier">hart_index_t</span></a> <span class="identifier">hid</span>,
    <a class="link" href="../../../processor/risc_v/isa.html#processor-risc_v-isa-RVG"><span class="identifier">RVG</span></a> <span class="identifier">major_opcode</span>,
    <a class="link" href="../../../processor/risc_v/isa.html#processor-risc_v-isa-Funct3"><span class="identifier">Funct3</span></a> <span class="identifier">minor_opcode</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a> <span class="identifier">op1</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a> <span class="identifier">op2</span>,
    <a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core"><span class="identifier">Core</span></a>::<a class="link" href="../../../processor/risc_v/internal/core.html#processor-risc_v-internal-core-Core-int_t"><span class="identifier">int_t</span></a> <span class="identifier">imm</span>,
    <a class="link" href="../../../processor/risc_v/isa.html#processor-risc_v-isa-Funct7"><span class="identifier">Funct7</span></a> <span class="identifier">funct7</span>
    ) <a class="anchor" href="#processor-risc_v-internal-core-Core-default_custom_execute" id="processor-risc_v-internal-core-Core-default_custom_execute">§</a>
</pre>
</li>
</ul>
</div>
</details>
</div>
</section>
</div>
</div>