
Circuit 1 cell sky130_fd_pr__pfet_g5v0d10v5 and Circuit 2 cell sky130_fd_pr__pfet_g5v0d10v5 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_g5v0d10v5 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_g5v0d10v5 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_g5v0d10v5    |Circuit 2: sky130_fd_pr__pfet_g5v0d10v5    
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_g5v0d10v5 and sky130_fd_pr__pfet_g5v0d10v5 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_g5v0d10v5 and Circuit 2 cell sky130_fd_pr__nfet_g5v0d10v5 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_g5v0d10v5 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_g5v0d10v5 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_g5v0d10v5    |Circuit 2: sky130_fd_pr__nfet_g5v0d10v5    
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_g5v0d10v5 and sky130_fd_pr__nfet_g5v0d10v5 are equivalent.

Circuit 1 cell sky130_fd_pr__res_xhigh_po_0p35 and Circuit 2 cell sky130_fd_pr__res_xhigh_po_0p35 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_0p35 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_0p35 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_xhigh_po_0p35 |Circuit 2: sky130_fd_pr__res_xhigh_po_0p35 
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_xhigh_po_0p35 and sky130_fd_pr__res_xhigh_po_0p35 are equivalent.

Class boot_ls_stage (0):  Merged 4 series devices.
Class boot_ls_stage (1):  Merged 11 parallel devices.
Class boot_ls_stage (1):  Merged 4 series devices.
Subcircuit summary:
Circuit 1: boot_ls_stage                   |Circuit 2: boot_ls_stage                   
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (8)           |sky130_fd_pr__pfet_g5v0d10v5 (8)           
sky130_fd_pr__nfet_g5v0d10v5 (15->4)       |sky130_fd_pr__nfet_g5v0d10v5 (15->4)       
sky130_fd_pr__res_xhigh_po_0p35 (5->1)     |sky130_fd_pr__res_xhigh_po_0p35 (5->1)     
Number of devices: 13                      |Number of devices: 13                      
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: boot_ls_stage                   |Circuit 2: boot_ls_stage                   
-------------------------------------------|-------------------------------------------
V5v0LS                                     |(no matching pin)                          
VFE                                        |(no matching pin)                          
VRE                                        |(no matching pin)                          
GND                                        |GND                                        
Vboot                                      |Vboot                                      
SET                                        |SET                                        
RESET                                      |RESET                                      
(no matching pin)                          |w_n1158_n782#                              
V5v0LS                                     |(no matching pin)                          
VFE                                        |(no matching pin)                          
VRE                                        |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists for boot_ls_stage and boot_ls_stage altered to match.
Device classes boot_ls_stage and boot_ls_stage are equivalent.
  Flattening non-matched subcircuits boot_ls_stage boot_ls_stage

Class buffer (1):  Merged 34 parallel devices.
Subcircuit summary:
Circuit 1: buffer                          |Circuit 2: buffer                          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (20->3)       |sky130_fd_pr__pfet_g5v0d10v5 (20->3)       
sky130_fd_pr__nfet_g5v0d10v5 (20->3)       |sky130_fd_pr__nfet_g5v0d10v5 (20->3)       
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: buffer                          |Circuit 2: buffer                          
-------------------------------------------|-------------------------------------------
Q                                          |Q                                          
QN                                         |QN                                         
VOUT                                       |(no matching pin)                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
VOUT                                       |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists for buffer and buffer altered to match.
Device classes buffer and buffer are equivalent.
  Flattening non-matched subcircuits buffer buffer

Subcircuit summary:
Circuit 1: nand_5v                         |Circuit 2: nand_5v                         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (2)           |sky130_fd_pr__nfet_g5v0d10v5 (2)           
sky130_fd_pr__pfet_g5v0d10v5 (2)           |sky130_fd_pr__pfet_g5v0d10v5 (2)           
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: nand_5v                         |Circuit 2: nand_5v                         
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |GND **Mismatch**                           
NAND                                       |AND **Mismatch**                           
A                                          |A                                          
B                                          |B                                          
---------------------------------------------------------------------------------------
Cell pin lists for nand_5v and nand_5v altered to match.
Device classes nand_5v and nand_5v are equivalent.
Flattening unmatched subcell pulse_generator in circuit driver_bootstrap (0)(1 instance)

Subcircuit summary:
Circuit 1: driver_bootstrap                |Circuit 2: driver_bootstrap                
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (28->11)      |sky130_fd_pr__pfet_g5v0d10v5 (28->11)      
sky130_fd_pr__nfet_g5v0d10v5 (35->7)       |sky130_fd_pr__nfet_g5v0d10v5 (35->7)       
sky130_fd_pr__res_xhigh_po_0p35 (1)        |sky130_fd_pr__res_xhigh_po_0p35 (1)        
sky130_fd_sc_hd__inv_1 (3)                 |(no matching element)                      
sky130_fd_sc_hd__inv_2 (1)                 |(no matching element)                      
sky130_fd_sc_hd__inv_8 (2)                 |(no matching element)                      
sky130_fd_sc_hd__and2_2 (2)                |(no matching element)                      
sky130_fd_pr__cap_mim_m3_2 (1)             |(no matching element)                      
nand_5v (2)                                |nand_5v (2)                                
Number of devices: 30 **Mismatch**         |Number of devices: 21 **Mismatch**         
Number of nets: 25 **Mismatch**            |Number of nets: 17 **Mismatch**            
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: driver_bootstrap                |Circuit 2: driver_bootstrap                

---------------------------------------------------------------------------------------
Net: DIN                                   |Net: (no pins)                             
  sky130_fd_sc_hd__inv_2/1 = 1             |  sky130_fd_pr__res_xhigh_po_0p35/3 = 1    
                                           |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 2   
                                           |  sky130_fd_pr__nfet_g5v0d10v5/4 = 2       
                                           |                                           
Net: GND                                   |(no matching net)                          
  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 2   |                                           
  sky130_fd_pr__nfet_g5v0d10v5/4 = 2       |                                           
  sky130_fd_pr__res_xhigh_po_0p35/3 = 1    |                                           
  sky130_fd_sc_hd__inv_1/2 = 3             |                                           
  sky130_fd_sc_hd__inv_1/3 = 3             |                                           
  sky130_fd_sc_hd__inv_2/2 = 1             |                                           
  sky130_fd_sc_hd__inv_2/3 = 1             |                                           
  sky130_fd_sc_hd__inv_8/2 = 2             |                                           
  sky130_fd_sc_hd__inv_8/3 = 2             |                                           
  sky130_fd_sc_hd__and2_2/3 = 2            |                                           
  sky130_fd_sc_hd__and2_2/4 = 2            |                                           
  sky130_fd_pr__cap_mim_m3_2/2 = 1         |                                           
                                           |                                           
Net: pulse_generator:2/net2                |(no matching net)                          
  sky130_fd_sc_hd__inv_1/1 = 1             |                                           
  sky130_fd_sc_hd__inv_2/6 = 1             |                                           
                                           |                                           
Net: pulse_generator:2/net4                |(no matching net)                          
  sky130_fd_sc_hd__inv_8/6 = 1             |                                           
  sky130_fd_sc_hd__inv_8/1 = 1             |                                           
                                           |                                           
Net: V1v8                                  |(no matching net)                          
  sky130_fd_sc_hd__inv_1/4 = 3             |                                           
  sky130_fd_sc_hd__inv_1/5 = 3             |                                           
  sky130_fd_sc_hd__inv_2/4 = 1             |                                           
  sky130_fd_sc_hd__inv_2/5 = 1             |                                           
  sky130_fd_sc_hd__inv_8/4 = 2             |                                           
  sky130_fd_sc_hd__inv_8/5 = 2             |                                           
  sky130_fd_sc_hd__and2_2/5 = 2            |                                           
  sky130_fd_sc_hd__and2_2/6 = 2            |                                           
                                           |                                           
Net: pulse_generator:2/predly              |(no matching net)                          
  sky130_fd_sc_hd__inv_1/6 = 1             |                                           
  sky130_fd_sc_hd__inv_1/1 = 1             |                                           
  sky130_fd_sc_hd__inv_8/1 = 1             |                                           
  sky130_fd_sc_hd__and2_2/2 = 1            |                                           
                                           |                                           
Net: pulse_generator:2/dly8                |(no matching net)                          
  sky130_fd_sc_hd__inv_1/1 = 1             |                                           
  sky130_fd_sc_hd__and2_2/2 = 1            |                                           
  sky130_fd_pr__cap_mim_m3_2/1 = 1         |                                           
  sky130_fd_sc_hd__inv_8/6 = 1             |                                           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: boot_ls_stage:3/net2                  |Net: w_n3969_322#                          
  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 3   |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 3   
  sky130_fd_pr__nfet_g5v0d10v5/4 = 2       |  sky130_fd_pr__nfet_g5v0d10v5/4 = 2       
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: SET                                   |Net: nand_5v_1/A                           
  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 3   |  sky130_fd_pr__pfet_g5v0d10v5/2 = 4       
  sky130_fd_pr__pfet_g5v0d10v5/2 = 4       |  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 3   
  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1   |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1   
  nand_5v/A = 1                            |  nand_5v/A = 1                            
                                           |                                           
Net: RESET                                 |Net: nand_5v_0/A                           
  sky130_fd_pr__pfet_g5v0d10v5/2 = 4       |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1   
  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 3   |  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 3   
  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1   |  sky130_fd_pr__pfet_g5v0d10v5/2 = 4       
  nand_5v/A = 1                            |  nand_5v/A = 1                            
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: driver_bootstrap                |Circuit 2: driver_bootstrap                

---------------------------------------------------------------------------------------
Instance: pulse_generator:2/sky130_fd_sc_h |(no matching instance)                     
  1 = 2                                    |                                           
  2 = 22                                   |                                           
  3 = 22                                   |                                           
  4 = 16                                   |                                           
  5 = 16                                   |                                           
  6 = 4                                    |                                           
                                           |                                           
Instance: pulse_generator:2/sky130_fd_sc_h |(no matching instance)                     
  1 = 1                                    |                                           
  2 = 22                                   |                                           
  3 = 22                                   |                                           
  4 = 16                                   |                                           
  5 = 16                                   |                                           
  6 = 2                                    |                                           
                                           |                                           
Instance: pulse_generator:2/sky130_fd_pr__ |(no matching instance)                     
  1 = 4                                    |                                           
  2 = 22                                   |                                           
---------------------------------------------------------------------------------------
Netlists do not match.

Subcircuit pins:
Circuit 1: driver_bootstrap                |Circuit 2: driver_bootstrap                
-------------------------------------------|-------------------------------------------
DIN                                        |(no pins) **Mismatch**                     
Cell pin lists are equivalent.
Device classes driver_bootstrap and driver_bootstrap are equivalent.

Final result: Netlists do not match.
