#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Mar  1 19:18:22 2025
# Process ID: 15412
# Current directory: D:/Github/tt10-multiplier_UART_SPI/vivado/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7236 D:\Github\tt10-multiplier_UART_SPI\vivado\project_1\project_1.xpr
# Log file: D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/vivado.log
# Journal file: D:/Github/tt10-multiplier_UART_SPI/vivado/project_1\vivado.jou
# Running On        :GHOST
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i5-10300H CPU @ 2.50GHz
# CPU Frequency     :2496 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :17041 MB
# Swap memory       :1073 MB
# Total Virtual     :18114 MB
# Available Virtual :9232 MB
#-----------------------------------------------------------
start_gui
oopen_project D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.xprWARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/Github/tt10-test/vivado/project_1' since last save.
IINFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.gen/sources_1'.Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
IINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/ip'.oopen_project: Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 1501.055 ; gain = 428.992update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx_tb.sv
update_compile_order -fileset sim_1
set_property top uart_rx_tx_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_rx_tx_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_rx_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj uart_rx_tx_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tx_tb
ERROR: [VRFC 10-2989] 'BAUD_RATE' is not declared [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx_tb.sv:22]
ERROR: [VRFC 10-8530] module 'uart_rx_tx_tb' is ignored due to previous errors [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx_tb.sv:3]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1540.789 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1540.789 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_rx_tx_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_rx_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj uart_rx_tx_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tx_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_rx_tx_tb_behav xil_defaultlib.uart_rx_tx_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/SOFTWARES/vivado2024/install/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_rx_tx_tb_behav xil_defaultlib.uart_rx_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <uart_rx_tx> not found while processing module instance <uut> [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx_tb.sv:21]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1540.789 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse {D:/Github/tt10-multiplier_UART_SPI/src/uart_tx.sv D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx.sv D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv}
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_rx_tx_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_rx_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj uart_rx_tx_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tx
ERROR: [VRFC 10-2989] 'BAUD_RATE' is not declared [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx.sv:33]
ERROR: [VRFC 10-2989] 'BAUD_RATE' is not declared [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx.sv:35]
ERROR: [VRFC 10-2989] 'BAUD_RATE' is not declared [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx.sv:37]
ERROR: [VRFC 10-2989] 'BAUD_RATE' is not declared [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx.sv:39]
ERROR: [VRFC 10-2989] 'BAUD_RATE' is not declared [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx.sv:45]
ERROR: [VRFC 10-2989] 'BAUD_RATE' is not declared [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx.sv:60]
ERROR: [VRFC 10-8530] module 'uart_rx_tx' is ignored due to previous errors [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_rx_tx_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_rx_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj uart_rx_tx_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
ERROR: [VRFC 10-3640] port 'baud_rate' is not defined [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv:31]
ERROR: [VRFC 10-2951] 'baud_rate' is not a constant [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv:36]
ERROR: [VRFC 10-8530] module 'uart_rx' is ignored due to previous errors [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv:20]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_rx_tx_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_rx_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj uart_rx_tx_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
ERROR: [VRFC 10-3640] port 'baud_rate' is not defined [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv:31]
ERROR: [VRFC 10-2951] 'baud_rate' is not a constant [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv:36]
ERROR: [VRFC 10-8530] module 'uart_rx' is ignored due to previous errors [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv:20]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -top i8bit_mul -part xc7k70tfbv676-1 -lint 
Command: synth_design -top i8bit_mul -part xc7k70tfbv676-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2216
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1987.992 ; gain = 410.672
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'i8bit_mul' [D:/Github/tt10-multiplier_UART_SPI/src/i8bit_mul.sv:2]
INFO: [Synth 8-6157] synthesizing module 'i4bit_mul' [D:/Github/tt10-multiplier_UART_SPI/src/i4bit_mul.sv:2]
INFO: [Synth 8-6157] synthesizing module 'i2bit_mul' [D:/Github/tt10-multiplier_UART_SPI/src/i2bit_mul.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'i2bit_mul' (1#1) [D:/Github/tt10-multiplier_UART_SPI/src/i2bit_mul.sv:4]
INFO: [Synth 8-6157] synthesizing module 'csa_1_4bit' [D:/Github/tt10-multiplier_UART_SPI/src/csa_1_4bit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'fa' [D:/Github/tt10-multiplier_UART_SPI/src/fa.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'fa' (2#1) [D:/Github/tt10-multiplier_UART_SPI/src/fa.sv:18]
INFO: [Synth 8-6157] synthesizing module 'ha' [D:/Github/tt10-multiplier_UART_SPI/src/ha.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'ha' (3#1) [D:/Github/tt10-multiplier_UART_SPI/src/ha.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'csa_1_4bit' (4#1) [D:/Github/tt10-multiplier_UART_SPI/src/csa_1_4bit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'csa_2_4bit' [D:/Github/tt10-multiplier_UART_SPI/src/csa_2_4bit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'csa_2_4bit' (5#1) [D:/Github/tt10-multiplier_UART_SPI/src/csa_2_4bit.sv:1]
WARNING: [Synth 8-689] width (4) of port connection 'ot' does not match port width (5) of module 'csa_2_4bit' [D:/Github/tt10-multiplier_UART_SPI/src/i4bit_mul.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'i4bit_mul' (6#1) [D:/Github/tt10-multiplier_UART_SPI/src/i4bit_mul.sv:2]
INFO: [Synth 8-6157] synthesizing module 'csa_1_8bit' [D:/Github/tt10-multiplier_UART_SPI/src/csa_1_8bit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'csa_1_8bit' (7#1) [D:/Github/tt10-multiplier_UART_SPI/src/csa_1_8bit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'csa_2_8bit' [D:/Github/tt10-multiplier_UART_SPI/src/csa_2_8bit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'csa_2_8bit' (8#1) [D:/Github/tt10-multiplier_UART_SPI/src/csa_2_8bit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'i8bit_mul' (9#1) [D:/Github/tt10-multiplier_UART_SPI/src/i8bit_mul.sv:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2103.953 ; gain = 526.633
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Mar  1 19:55:08 2025
| Host         : GHOST running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+----------+--------------+----------+
| Rule ID  | Severity | # Violations | # Waived |
+----------+----------+--------------+----------+
| ASSIGN-5 | WARNING  | 2            | 0        |
| ASSIGN-6 | WARNING  | 2            | 0        |
+----------+----------+--------------+----------+


WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'wc' are not set. First unset bit index is 11. 
RTL Name 'wc', Hierarchy 'csa_2_8bit', File 'csa_2_8bit.sv', Line 11.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'ws' are not set. First unset bit index is 4. 
RTL Name 'ws', Hierarchy 'csa_2_8bit', File 'csa_2_8bit.sv', Line 12.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'wc' are not read. First unread bit index is 11. 
RTL Name 'wc', Hierarchy 'csa_2_8bit', File 'csa_2_8bit.sv', Line 11.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'ws' are not read. First unread bit index is 4. 
RTL Name 'ws', Hierarchy 'csa_2_8bit', File 'csa_2_8bit.sv', Line 12.
INFO: [Synth 37-85] Total of 4 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2106.340 ; gain = 529.020
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2106.340 ; gain = 529.020
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_rx_tx_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_rx_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj uart_rx_tx_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
ERROR: [VRFC 10-3640] port 'baud_rate' is not defined [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv:31]
ERROR: [VRFC 10-2951] 'baud_rate' is not a constant [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv:36]
ERROR: [VRFC 10-8530] module 'uart_rx' is ignored due to previous errors [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv:20]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_rx_tx_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_rx_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj uart_rx_tx_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
ERROR: [VRFC 10-3640] port 'baud_rate' is not defined [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv:31]
ERROR: [VRFC 10-2951] 'baud_rate' is not a constant [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv:36]
ERROR: [VRFC 10-8530] module 'uart_rx' is ignored due to previous errors [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv:20]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_rx_tx_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_rx_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj uart_rx_tx_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
ERROR: [VRFC 10-2951] 'baud_rate' is not a constant [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv:36]
ERROR: [VRFC 10-8530] module 'uart_rx' is ignored due to previous errors [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv:20]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_rx_tx_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_rx_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj uart_rx_tx_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
ERROR: [VRFC 10-2951] 'baud_rate' is not a constant [D:/Github/tt10-multiplier_UART_SPI/src/uart_tx.sv:35]
ERROR: [VRFC 10-8530] module 'uart_tx' is ignored due to previous errors [D:/Github/tt10-multiplier_UART_SPI/src/uart_tx.sv:20]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_rx_tx_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_rx_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj uart_rx_tx_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tx_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_rx_tx_tb_behav xil_defaultlib.uart_rx_tx_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/SOFTWARES/vivado2024/install/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_rx_tx_tb_behav xil_defaultlib.uart_rx_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'clk_10ns' on this module [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx_tb.sv:26]
ERROR: [VRFC 10-8530] module 'uart_rx_tx(CLOCK_FREQ=28'b0100110001001011010000000)' is ignored due to previous errors [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx.sv:3]
ERROR: [VRFC 10-8530] module 'uart_tx(clock_freq=28'b0100110001001011010000000)' is ignored due to previous errors [D:/Github/tt10-multiplier_UART_SPI/src/uart_tx.sv:20]
ERROR: [VRFC 10-8530] module 'uart_rx(clock_freq=28'b0100110001001011010000000)' is ignored due to previous errors [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv:20]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2106.340 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_rx_tx_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_rx_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj uart_rx_tx_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tx_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk_int is not permitted, left-hand side should be reg/integer/time/genvar [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx_tb.sv:40]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk_int is not permitted, left-hand side should be reg/integer/time/genvar [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx_tb.sv:41]
ERROR: [VRFC 10-8530] module 'uart_rx_tx_tb' is ignored due to previous errors [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx_tb.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_rx_tx_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_rx_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj uart_rx_tx_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tx_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_rx_tx_tb_behav xil_defaultlib.uart_rx_tx_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/SOFTWARES/vivado2024/install/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_rx_tx_tb_behav xil_defaultlib.uart_rx_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'freq_control' [D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx_tb.sv:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx(clock_freq=28'b010011000...
Compiling module xil_defaultlib.uart_rx(clock_freq=28'b010011000...
Compiling module xil_defaultlib.uart_rx_tx(CLOCK_FREQ=28'b010011...
Compiling module xil_defaultlib.uart_rx_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_rx_tx_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2106.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_rx_tx_tb_behav -key {Behavioral:sim_1:Functional:uart_rx_tx_tb} -tclbatch {uart_rx_tx_tb.tcl} -view {D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/tb_i8bit_mul_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/tb_i8bit_mul_behav.wcfg
WARNING: Simulation object /tb_i8bit_mul/a was not found in the design.
WARNING: Simulation object /tb_i8bit_mul/b was not found in the design.
WARNING: Simulation object /tb_i8bit_mul/s was not found in the design.
source uart_rx_tx_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_rx_tx_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2114.820 ; gain = 8.480
current_wave_config {tb_i8bit_mul_behav.wcfg}
tb_i8bit_mul_behav.wcfg
add_wave {{/uart_rx_tx_tb}} 
current_wave_config {tb_i8bit_mul_behav.wcfg}
tb_i8bit_mul_behav.wcfg
add_wave {{/uart_rx_tx_tb/uut}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 350 us
save_wave_config {D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/tb_i8bit_mul_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_rx_tx_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_rx_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj uart_rx_tx_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tx_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_rx_tx_tb_behav xil_defaultlib.uart_rx_tx_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/SOFTWARES/vivado2024/install/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_rx_tx_tb_behav xil_defaultlib.uart_rx_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx(clock_freq=28'b010011000...
Compiling module xil_defaultlib.uart_rx(clock_freq=28'b010011000...
Compiling module xil_defaultlib.uart_rx_tx(CLOCK_FREQ=28'b010011...
Compiling module xil_defaultlib.uart_rx_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_rx_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_rx_tx_tb_behav -key {Behavioral:sim_1:Functional:uart_rx_tx_tb} -tclbatch {uart_rx_tx_tb.tcl} -view {D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/tb_i8bit_mul_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/tb_i8bit_mul_behav.wcfg
source uart_rx_tx_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_rx_tx_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2134.035 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 350 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar  1 22:48:55 2025...
