

================================================================
== Vitis HLS Report for 'fifo_awb_17_17_1080_1920_1_s'
================================================================
* Date:           Wed Sep  4 19:39:26 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.449 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+----------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline |
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type   |
    +---------+---------+----------+----------+---------+---------+----------+
    |  2089046|  2089148|  6.894 ms|  6.894 ms|  2089047|  2089149|  dataflow|
    +---------+---------+----------+----------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+---------------------------------------------+---------+---------+----------+----------+---------+---------+---------+
        |                                              |                                             |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
        |                   Instance                   |                    Module                   |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
        +----------------------------------------------+---------------------------------------------+---------+---------+----------+----------+---------+---------+---------+
        |AWBhistogram_17_17_1080_1920_1_1_1024_U0      |AWBhistogram_17_17_1080_1920_1_1_1024_s      |     2060|  1047498|  6.798 us|  3.457 ms|     2060|  1047498|       no|
        |AWBNormalization_17_17_1080_1920_1_1_1024_U0  |AWBNormalization_17_17_1080_1920_1_1_1024_s  |  2089046|  2089148|  6.894 ms|  6.894 ms|  2089046|  2089148|       no|
        +----------------------------------------------+---------------------------------------------+---------+---------+----------+----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      16|    -|
|FIFO             |        -|     -|      99|      67|    -|
|Instance         |       12|    17|    5579|    6534|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|       2|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       12|    17|    5680|    6635|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        4|     1|       2|       5|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |                   Instance                   |                    Module                   | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |AWBNormalization_17_17_1080_1920_1_1_1024_U0  |AWBNormalization_17_17_1080_1920_1_1_1024_s  |        0|  17|  4070|  4381|    0|
    |AWBhistogram_17_17_1080_1920_1_1_1024_U0      |AWBhistogram_17_17_1080_1920_1_1_1024_s      |       12|   0|  1509|  2153|    0|
    +----------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |Total                                         |                                             |       12|  17|  5579|  6534|    0|
    +----------------------------------------------+---------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+----+----+-----+------+-----+---------+
    |     Name     | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+----+----+-----+------+-----+---------+
    |impop_data_U  |        0|  99|   0|    -|     2|   30|       60|
    +--------------+---------+----+----+-----+------+-----+---------+
    |Total         |        0|  99|   0|    0|     2|   30|       60|
    +--------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                         Variable Name                         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------+----------+----+---+----+------------+------------+
    |AWBNormalization_17_17_1080_1920_1_1_1024_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |AWBhistogram_17_17_1080_1920_1_1_1024_U0_ap_start              |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                        |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                                               |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                                                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                                  |       and|   0|  0|   2|           1|           1|
    |ap_sync_AWBNormalization_17_17_1080_1920_1_1_1024_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_AWBhistogram_17_17_1080_1920_1_1_1024_U0_ap_ready      |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                          |          |   0|  0|  16|           8|           8|
    +---------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                Name                               | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_AWBNormalization_17_17_1080_1920_1_1_1024_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_AWBhistogram_17_17_1080_1920_1_1_1024_U0_ap_ready      |   9|          2|    1|          2|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                              |  18|          4|    2|          4|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |                                Name                               | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_AWBNormalization_17_17_1080_1920_1_1_1024_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_AWBhistogram_17_17_1080_1920_1_1_1024_U0_ap_ready      |  1|   0|    1|          0|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                              |  2|   0|    2|          0|
    +-------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------------------+-----+-----+------------+---------------------------------+--------------+
|p_read                        |   in|   11|     ap_none|                           p_read|        scalar|
|p_read_ap_vld                 |   in|    1|     ap_none|                           p_read|        scalar|
|p_read1                       |   in|   11|     ap_none|                          p_read1|        scalar|
|p_read1_ap_vld                |   in|    1|     ap_none|                          p_read1|        scalar|
|demosaic_out_data241_dout     |   in|   30|     ap_fifo|             demosaic_out_data241|       pointer|
|demosaic_out_data241_empty_n  |   in|    1|     ap_fifo|             demosaic_out_data241|       pointer|
|demosaic_out_data241_read     |  out|    1|     ap_fifo|             demosaic_out_data241|       pointer|
|p_read2                       |   in|   11|     ap_none|                          p_read2|        scalar|
|p_read2_ap_vld                |   in|    1|     ap_none|                          p_read2|        scalar|
|p_read3                       |   in|   11|     ap_none|                          p_read3|        scalar|
|p_read3_ap_vld                |   in|    1|     ap_none|                          p_read3|        scalar|
|ltm_in_data242_din            |  out|   30|     ap_fifo|                   ltm_in_data242|       pointer|
|ltm_in_data242_full_n         |   in|    1|     ap_fifo|                   ltm_in_data242|       pointer|
|ltm_in_data242_write          |  out|    1|     ap_fifo|                   ltm_in_data242|       pointer|
|hist0_0_address0              |  out|   10|   ap_memory|                          hist0_0|         array|
|hist0_0_ce0                   |  out|    1|   ap_memory|                          hist0_0|         array|
|hist0_0_d0                    |  out|   32|   ap_memory|                          hist0_0|         array|
|hist0_0_q0                    |   in|   32|   ap_memory|                          hist0_0|         array|
|hist0_0_we0                   |  out|    1|   ap_memory|                          hist0_0|         array|
|hist0_0_address1              |  out|   10|   ap_memory|                          hist0_0|         array|
|hist0_0_ce1                   |  out|    1|   ap_memory|                          hist0_0|         array|
|hist0_0_d1                    |  out|   32|   ap_memory|                          hist0_0|         array|
|hist0_0_q1                    |   in|   32|   ap_memory|                          hist0_0|         array|
|hist0_0_we1                   |  out|    1|   ap_memory|                          hist0_0|         array|
|hist0_1_address0              |  out|   10|   ap_memory|                          hist0_1|         array|
|hist0_1_ce0                   |  out|    1|   ap_memory|                          hist0_1|         array|
|hist0_1_d0                    |  out|   32|   ap_memory|                          hist0_1|         array|
|hist0_1_q0                    |   in|   32|   ap_memory|                          hist0_1|         array|
|hist0_1_we0                   |  out|    1|   ap_memory|                          hist0_1|         array|
|hist0_1_address1              |  out|   10|   ap_memory|                          hist0_1|         array|
|hist0_1_ce1                   |  out|    1|   ap_memory|                          hist0_1|         array|
|hist0_1_d1                    |  out|   32|   ap_memory|                          hist0_1|         array|
|hist0_1_q1                    |   in|   32|   ap_memory|                          hist0_1|         array|
|hist0_1_we1                   |  out|    1|   ap_memory|                          hist0_1|         array|
|hist0_2_address0              |  out|   10|   ap_memory|                          hist0_2|         array|
|hist0_2_ce0                   |  out|    1|   ap_memory|                          hist0_2|         array|
|hist0_2_d0                    |  out|   32|   ap_memory|                          hist0_2|         array|
|hist0_2_q0                    |   in|   32|   ap_memory|                          hist0_2|         array|
|hist0_2_we0                   |  out|    1|   ap_memory|                          hist0_2|         array|
|hist0_2_address1              |  out|   10|   ap_memory|                          hist0_2|         array|
|hist0_2_ce1                   |  out|    1|   ap_memory|                          hist0_2|         array|
|hist0_2_d1                    |  out|   32|   ap_memory|                          hist0_2|         array|
|hist0_2_q1                    |   in|   32|   ap_memory|                          hist0_2|         array|
|hist0_2_we1                   |  out|    1|   ap_memory|                          hist0_2|         array|
|hist1_0_address0              |  out|   10|   ap_memory|                          hist1_0|         array|
|hist1_0_ce0                   |  out|    1|   ap_memory|                          hist1_0|         array|
|hist1_0_d0                    |  out|   32|   ap_memory|                          hist1_0|         array|
|hist1_0_q0                    |   in|   32|   ap_memory|                          hist1_0|         array|
|hist1_0_we0                   |  out|    1|   ap_memory|                          hist1_0|         array|
|hist1_0_address1              |  out|   10|   ap_memory|                          hist1_0|         array|
|hist1_0_ce1                   |  out|    1|   ap_memory|                          hist1_0|         array|
|hist1_0_d1                    |  out|   32|   ap_memory|                          hist1_0|         array|
|hist1_0_q1                    |   in|   32|   ap_memory|                          hist1_0|         array|
|hist1_0_we1                   |  out|    1|   ap_memory|                          hist1_0|         array|
|hist1_1_address0              |  out|   10|   ap_memory|                          hist1_1|         array|
|hist1_1_ce0                   |  out|    1|   ap_memory|                          hist1_1|         array|
|hist1_1_d0                    |  out|   32|   ap_memory|                          hist1_1|         array|
|hist1_1_q0                    |   in|   32|   ap_memory|                          hist1_1|         array|
|hist1_1_we0                   |  out|    1|   ap_memory|                          hist1_1|         array|
|hist1_1_address1              |  out|   10|   ap_memory|                          hist1_1|         array|
|hist1_1_ce1                   |  out|    1|   ap_memory|                          hist1_1|         array|
|hist1_1_d1                    |  out|   32|   ap_memory|                          hist1_1|         array|
|hist1_1_q1                    |   in|   32|   ap_memory|                          hist1_1|         array|
|hist1_1_we1                   |  out|    1|   ap_memory|                          hist1_1|         array|
|hist1_2_address0              |  out|   10|   ap_memory|                          hist1_2|         array|
|hist1_2_ce0                   |  out|    1|   ap_memory|                          hist1_2|         array|
|hist1_2_d0                    |  out|   32|   ap_memory|                          hist1_2|         array|
|hist1_2_q0                    |   in|   32|   ap_memory|                          hist1_2|         array|
|hist1_2_we0                   |  out|    1|   ap_memory|                          hist1_2|         array|
|hist1_2_address1              |  out|   10|   ap_memory|                          hist1_2|         array|
|hist1_2_ce1                   |  out|    1|   ap_memory|                          hist1_2|         array|
|hist1_2_d1                    |  out|   32|   ap_memory|                          hist1_2|         array|
|hist1_2_q1                    |   in|   32|   ap_memory|                          hist1_2|         array|
|hist1_2_we1                   |  out|    1|   ap_memory|                          hist1_2|         array|
|thresh                        |   in|   32|     ap_none|                           thresh|        scalar|
|thresh_ap_vld                 |   in|    1|     ap_none|                           thresh|        scalar|
|ap_clk                        |   in|    1|  ap_ctrl_hs|  fifo_awb<17, 17, 1080, 1920, 1>|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  fifo_awb<17, 17, 1080, 1920, 1>|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  fifo_awb<17, 17, 1080, 1920, 1>|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  fifo_awb<17, 17, 1080, 1920, 1>|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  fifo_awb<17, 17, 1080, 1920, 1>|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  fifo_awb<17, 17, 1080, 1920, 1>|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  fifo_awb<17, 17, 1080, 1920, 1>|  return value|
+------------------------------+-----+-----+------------+---------------------------------+--------------+

