

================================================================
== Vitis HLS Report for 'prepare_input_buf_func_1'
================================================================
* Date:           Fri Jul 18 13:04:02 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.274 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    55687|    55687|  0.557 ms|  0.557 ms|  55687|  55687|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |                                                                                             |                                                                                   |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
        |                                           Instance                                          |                                       Module                                      |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
        +---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |grp_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s_fu_18  |prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s  |    31106|    31106|  0.311 ms|  0.311 ms|  31105|  31105|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s_fu_24  |prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s  |    24578|    24578|  0.246 ms|  0.246 ms|  24577|  24577|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     120|    534|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     73|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     126|    607|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+----+----+-----+-----+
    |                                           Instance                                          |                                       Module                                      | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+----+----+-----+-----+
    |grp_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s_fu_18  |prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s  |        0|   0|  60|  247|    0|
    |grp_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s_fu_24  |prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s  |        0|   0|  60|  287|    0|
    +---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                                                        |                                                                                   |        0|   0| 120|  534|    0|
    +---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  21|          5|    1|          5|
    |input_buf_address0  |  13|          3|   14|         42|
    |input_buf_ce0       |  13|          3|    1|          3|
    |input_buf_d0        |  13|          3|   16|         48|
    |input_buf_we0       |  13|          3|    1|          3|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  73|         17|   33|        101|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                                   Name                                                   | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                                 |  4|   0|    4|          0|
    |grp_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s_fu_18_ap_start_reg  |  1|   0|    1|          0|
    |grp_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s_fu_24_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                                     |  6|   0|    6|          0|
    +----------------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+--------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  prepare_input_buf_func.1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  prepare_input_buf_func.1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  prepare_input_buf_func.1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  prepare_input_buf_func.1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  prepare_input_buf_func.1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  prepare_input_buf_func.1|  return value|
|conv1_out_dout            |   in|   16|     ap_fifo|                 conv1_out|       pointer|
|conv1_out_empty_n         |   in|    1|     ap_fifo|                 conv1_out|       pointer|
|conv1_out_read            |  out|    1|     ap_fifo|                 conv1_out|       pointer|
|conv1_out_num_data_valid  |   in|   14|     ap_fifo|                 conv1_out|       pointer|
|conv1_out_fifo_cap        |   in|   14|     ap_fifo|                 conv1_out|       pointer|
|input_buf_address0        |  out|   14|   ap_memory|                 input_buf|         array|
|input_buf_ce0             |  out|    1|   ap_memory|                 input_buf|         array|
|input_buf_we0             |  out|    1|   ap_memory|                 input_buf|         array|
|input_buf_d0              |  out|   16|   ap_memory|                 input_buf|         array|
+--------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "%call_ln0 = call void @prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_, i16 %input_buf"   --->   Operation 5 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 4.12>
ST_2 : Operation 6 [1/2] (4.12ns)   --->   "%call_ln0 = call void @prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_, i16 %input_buf"   --->   Operation 6 'call' 'call_ln0' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln0 = call void @prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_, i16 %conv1_out, i16 %input_buf"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 4.12>
ST_4 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %conv1_out, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9 [1/2] (4.12ns)   --->   "%call_ln0 = call void @prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_, i16 %conv1_out, i16 %input_buf"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%ret_ln68 = ret" [cnn_layer.cpp:68]   --->   Operation 10 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln0          (call         ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
call_ln0          (call         ) [ 00000]
ret_ln68          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv1_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_buf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="grp_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="0" slack="0"/>
<pin id="20" dir="0" index="1" bw="16" slack="0"/>
<pin id="21" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="grp_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="0" slack="0"/>
<pin id="26" dir="0" index="1" bw="16" slack="0"/>
<pin id="27" dir="0" index="2" bw="16" slack="0"/>
<pin id="28" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="22"><net_src comp="4" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="2" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="29"><net_src comp="6" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="30"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="31"><net_src comp="2" pin="0"/><net_sink comp="24" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv1_out | {}
	Port: input_buf | {1 2 3 4 }
 - Input state : 
	Port: prepare_input_buf_func.1 : conv1_out | {3 4 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------------------|---------|---------|
| Operation|                                       Functional Unit                                       |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|
|   call   | grp_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s_fu_18 |    56   |   156   |
|          | grp_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s_fu_24 |    56   |   194   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                                             |   112   |   350   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   112  |   350  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |   112  |   350  |
+-----------+--------+--------+
