Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Aug 28 23:51:26 2022
| Host         : DESKTOP-LUJVCA8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_teclado_control_sets_placed.rpt
| Design       : top_module_teclado
| Device       : xc7a12ti
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             126 |           36 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+---------------+------------------+------------------+----------------+
|      Clock Signal      | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------+---------------+------------------+------------------+----------------+
|  db2/u1/clk_4Hz_reg_0  |               |                  |                1 |              2 |
|  db3/u1/clk_4Hz_reg_0  |               |                  |                1 |              2 |
|  db4/u1/clk_4Hz_reg_0  |               |                  |                1 |              2 |
|  db1/u1/clk_4Hz_reg_0  |               |                  |                1 |              2 |
|  clk_div/clk_out_reg_0 |               |                  |                2 |              7 |
|  clk_wiz/inst/clk_out1 |               |                  |                7 |              8 |
|  clk_wiz/inst/clk_out1 |               | db2/u1/clk_4Hz   |                7 |             25 |
|  clk_wiz/inst/clk_out1 |               | db3/u1/clk_4Hz   |                7 |             25 |
|  clk_wiz/inst/clk_out1 |               | db4/u1/clk_4Hz   |                7 |             25 |
|  clk_wiz/inst/clk_out1 |               | db1/u1/clk_4Hz   |                7 |             25 |
|  clk_wiz/inst/clk_out1 |               | rst_IBUF         |                8 |             26 |
+------------------------+---------------+------------------+------------------+----------------+


