Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Sep 19 10:51:41 2017
| Host         : ECE400-9SQXHH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: U_RECEIVER/U_FSM/FSM_sequential_state_reg[0]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U_RECEIVER/U_FSM/FSM_sequential_state_reg[1]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_RECEIVER/U_FSM/bit_count_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_RECEIVER/U_FSM/bit_count_reg[1]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_RECEIVER/U_FSM/bit_count_reg[2]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_RECEIVER/U_FSM/bit_count_reg[3]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U_RECEIVER/U_FSM/count_reg[0]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U_RECEIVER/U_FSM/count_reg[1]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U_RECEIVER/U_FSM/count_reg[2]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U_RECEIVER/U_FSM/count_reg[3]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U_RECEIVER/U_FSM/count_reg[4]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.603        0.000                      0                   61        0.210        0.000                      0                   61        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.603        0.000                      0                   61        0.210        0.000                      0                   61        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.890ns (23.371%)  route 2.918ns (76.629%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.707     5.309    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y109         FDRE                                         r  U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/Q
                         net (fo=19, routed)          1.319     7.147    U_RECEIVER/U_FSM/state[2]
    SLICE_X1Y111         LUT3 (Prop_lut3_I0_O)        0.124     7.271 r  U_RECEIVER/U_FSM/q[9]_i_8/O
                         net (fo=1, routed)           0.407     7.678    U_RECEIVER/U_FSM/q[9]_i_8_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.802 r  U_RECEIVER/U_FSM/q[9]_i_3/O
                         net (fo=1, routed)           0.433     8.234    U_RECEIVER/U_FSM/q[9]_i_3_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     8.358 r  U_RECEIVER/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.759     9.117    U_RECEIVER/U_BAUD_CLK/SR[0]
    SLICE_X2Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.583    15.005    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X2Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[6]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y115         FDRE (Setup_fdre_C_R)       -0.524    14.721    U_RECEIVER/U_BAUD_CLK/q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.890ns (23.371%)  route 2.918ns (76.629%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.707     5.309    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y109         FDRE                                         r  U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/Q
                         net (fo=19, routed)          1.319     7.147    U_RECEIVER/U_FSM/state[2]
    SLICE_X1Y111         LUT3 (Prop_lut3_I0_O)        0.124     7.271 r  U_RECEIVER/U_FSM/q[9]_i_8/O
                         net (fo=1, routed)           0.407     7.678    U_RECEIVER/U_FSM/q[9]_i_8_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.802 r  U_RECEIVER/U_FSM/q[9]_i_3/O
                         net (fo=1, routed)           0.433     8.234    U_RECEIVER/U_FSM/q[9]_i_3_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     8.358 r  U_RECEIVER/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.759     9.117    U_RECEIVER/U_BAUD_CLK/SR[0]
    SLICE_X2Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.583    15.005    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X2Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[7]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y115         FDRE (Setup_fdre_C_R)       -0.524    14.721    U_RECEIVER/U_BAUD_CLK/q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.890ns (23.371%)  route 2.918ns (76.629%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.707     5.309    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y109         FDRE                                         r  U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/Q
                         net (fo=19, routed)          1.319     7.147    U_RECEIVER/U_FSM/state[2]
    SLICE_X1Y111         LUT3 (Prop_lut3_I0_O)        0.124     7.271 r  U_RECEIVER/U_FSM/q[9]_i_8/O
                         net (fo=1, routed)           0.407     7.678    U_RECEIVER/U_FSM/q[9]_i_8_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.802 r  U_RECEIVER/U_FSM/q[9]_i_3/O
                         net (fo=1, routed)           0.433     8.234    U_RECEIVER/U_FSM/q[9]_i_3_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     8.358 r  U_RECEIVER/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.759     9.117    U_RECEIVER/U_BAUD_CLK/SR[0]
    SLICE_X3Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.583    15.005    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X3Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[0]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y115         FDRE (Setup_fdre_C_R)       -0.429    14.816    U_RECEIVER/U_BAUD_CLK/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.890ns (23.371%)  route 2.918ns (76.629%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.707     5.309    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y109         FDRE                                         r  U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/Q
                         net (fo=19, routed)          1.319     7.147    U_RECEIVER/U_FSM/state[2]
    SLICE_X1Y111         LUT3 (Prop_lut3_I0_O)        0.124     7.271 r  U_RECEIVER/U_FSM/q[9]_i_8/O
                         net (fo=1, routed)           0.407     7.678    U_RECEIVER/U_FSM/q[9]_i_8_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.802 r  U_RECEIVER/U_FSM/q[9]_i_3/O
                         net (fo=1, routed)           0.433     8.234    U_RECEIVER/U_FSM/q[9]_i_3_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     8.358 r  U_RECEIVER/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.759     9.117    U_RECEIVER/U_BAUD_CLK/SR[0]
    SLICE_X3Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.583    15.005    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X3Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[8]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y115         FDRE (Setup_fdre_C_R)       -0.429    14.816    U_RECEIVER/U_BAUD_CLK/q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.890ns (23.371%)  route 2.918ns (76.629%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.707     5.309    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y109         FDRE                                         r  U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/Q
                         net (fo=19, routed)          1.319     7.147    U_RECEIVER/U_FSM/state[2]
    SLICE_X1Y111         LUT3 (Prop_lut3_I0_O)        0.124     7.271 r  U_RECEIVER/U_FSM/q[9]_i_8/O
                         net (fo=1, routed)           0.407     7.678    U_RECEIVER/U_FSM/q[9]_i_8_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.802 r  U_RECEIVER/U_FSM/q[9]_i_3/O
                         net (fo=1, routed)           0.433     8.234    U_RECEIVER/U_FSM/q[9]_i_3_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     8.358 r  U_RECEIVER/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.759     9.117    U_RECEIVER/U_BAUD_CLK/SR[0]
    SLICE_X3Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.583    15.005    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X3Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[9]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y115         FDRE (Setup_fdre_C_R)       -0.429    14.816    U_RECEIVER/U_BAUD_CLK/q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.890ns (23.786%)  route 2.852ns (76.214%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.707     5.309    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y109         FDRE                                         r  U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/Q
                         net (fo=19, routed)          1.319     7.147    U_RECEIVER/U_FSM/state[2]
    SLICE_X1Y111         LUT3 (Prop_lut3_I0_O)        0.124     7.271 r  U_RECEIVER/U_FSM/q[9]_i_8/O
                         net (fo=1, routed)           0.407     7.678    U_RECEIVER/U_FSM/q[9]_i_8_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.802 r  U_RECEIVER/U_FSM/q[9]_i_3/O
                         net (fo=1, routed)           0.433     8.234    U_RECEIVER/U_FSM/q[9]_i_3_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     8.358 r  U_RECEIVER/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.693     9.051    U_RECEIVER/U_BAUD_CLK/SR[0]
    SLICE_X1Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.583    15.005    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X1Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[1]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X1Y115         FDRE (Setup_fdre_C_R)       -0.429    14.816    U_RECEIVER/U_BAUD_CLK/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.890ns (23.786%)  route 2.852ns (76.214%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.707     5.309    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y109         FDRE                                         r  U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/Q
                         net (fo=19, routed)          1.319     7.147    U_RECEIVER/U_FSM/state[2]
    SLICE_X1Y111         LUT3 (Prop_lut3_I0_O)        0.124     7.271 r  U_RECEIVER/U_FSM/q[9]_i_8/O
                         net (fo=1, routed)           0.407     7.678    U_RECEIVER/U_FSM/q[9]_i_8_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.802 r  U_RECEIVER/U_FSM/q[9]_i_3/O
                         net (fo=1, routed)           0.433     8.234    U_RECEIVER/U_FSM/q[9]_i_3_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     8.358 r  U_RECEIVER/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.693     9.051    U_RECEIVER/U_BAUD_CLK/SR[0]
    SLICE_X1Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.583    15.005    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X1Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[2]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X1Y115         FDRE (Setup_fdre_C_R)       -0.429    14.816    U_RECEIVER/U_BAUD_CLK/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.890ns (23.786%)  route 2.852ns (76.214%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.707     5.309    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y109         FDRE                                         r  U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/Q
                         net (fo=19, routed)          1.319     7.147    U_RECEIVER/U_FSM/state[2]
    SLICE_X1Y111         LUT3 (Prop_lut3_I0_O)        0.124     7.271 r  U_RECEIVER/U_FSM/q[9]_i_8/O
                         net (fo=1, routed)           0.407     7.678    U_RECEIVER/U_FSM/q[9]_i_8_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.802 r  U_RECEIVER/U_FSM/q[9]_i_3/O
                         net (fo=1, routed)           0.433     8.234    U_RECEIVER/U_FSM/q[9]_i_3_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     8.358 r  U_RECEIVER/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.693     9.051    U_RECEIVER/U_BAUD_CLK/SR[0]
    SLICE_X1Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.583    15.005    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X1Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[3]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X1Y115         FDRE (Setup_fdre_C_R)       -0.429    14.816    U_RECEIVER/U_BAUD_CLK/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.890ns (23.786%)  route 2.852ns (76.214%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.707     5.309    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y109         FDRE                                         r  U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/Q
                         net (fo=19, routed)          1.319     7.147    U_RECEIVER/U_FSM/state[2]
    SLICE_X1Y111         LUT3 (Prop_lut3_I0_O)        0.124     7.271 r  U_RECEIVER/U_FSM/q[9]_i_8/O
                         net (fo=1, routed)           0.407     7.678    U_RECEIVER/U_FSM/q[9]_i_8_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.802 r  U_RECEIVER/U_FSM/q[9]_i_3/O
                         net (fo=1, routed)           0.433     8.234    U_RECEIVER/U_FSM/q[9]_i_3_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     8.358 r  U_RECEIVER/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.693     9.051    U_RECEIVER/U_BAUD_CLK/SR[0]
    SLICE_X1Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.583    15.005    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X1Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[4]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X1Y115         FDRE (Setup_fdre_C_R)       -0.429    14.816    U_RECEIVER/U_BAUD_CLK/q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.890ns (23.786%)  route 2.852ns (76.214%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.707     5.309    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y109         FDRE                                         r  U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  U_RECEIVER/U_FSM/FSM_sequential_state_reg[2]/Q
                         net (fo=19, routed)          1.319     7.147    U_RECEIVER/U_FSM/state[2]
    SLICE_X1Y111         LUT3 (Prop_lut3_I0_O)        0.124     7.271 r  U_RECEIVER/U_FSM/q[9]_i_8/O
                         net (fo=1, routed)           0.407     7.678    U_RECEIVER/U_FSM/q[9]_i_8_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.802 r  U_RECEIVER/U_FSM/q[9]_i_3/O
                         net (fo=1, routed)           0.433     8.234    U_RECEIVER/U_FSM/q[9]_i_3_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     8.358 r  U_RECEIVER/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.693     9.051    U_RECEIVER/U_BAUD_CLK/SR[0]
    SLICE_X1Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.583    15.005    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X1Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[5]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X1Y115         FDRE (Setup_fdre_C_R)       -0.429    14.816    U_RECEIVER/U_BAUD_CLK/q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  5.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_RECEIVER/U_BAUD_CLK/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.594     1.513    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X2Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  U_RECEIVER/U_BAUD_CLK/q_reg[7]/Q
                         net (fo=4, routed)           0.105     1.783    U_RECEIVER/U_BAUD_CLK/q[7]
    SLICE_X3Y115         LUT6 (Prop_lut6_I3_O)        0.045     1.828 r  U_RECEIVER/U_BAUD_CLK/q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.828    U_RECEIVER/U_BAUD_CLK/q_0[8]
    SLICE_X3Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.865     2.030    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X3Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[8]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X3Y115         FDRE (Hold_fdre_C_D)         0.091     1.617    U_RECEIVER/U_BAUD_CLK/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_DISPCTL/U_CLKENB/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/THR_B_COUNTER/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.144%)  route 0.192ns (50.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.512    U_DISPCTL/U_CLKENB/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y113         FDRE                                         r  U_DISPCTL/U_CLKENB/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  U_DISPCTL/U_CLKENB/enb_reg/Q
                         net (fo=3, routed)           0.192     1.846    U_DISPCTL/THR_B_COUNTER/en
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.045     1.891 r  U_DISPCTL/THR_B_COUNTER/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.891    U_DISPCTL/THR_B_COUNTER/Q[0]_i_1_n_0
    SLICE_X2Y109         FDRE                                         r  U_DISPCTL/THR_B_COUNTER/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.870     2.035    U_DISPCTL/THR_B_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  U_DISPCTL/THR_B_COUNTER/Q_reg[0]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.121     1.676    U_DISPCTL/THR_B_COUNTER/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_RECEIVER/U_FSM/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_FSM/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.500%)  route 0.143ns (43.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.514    U_RECEIVER/U_FSM/CLK
    SLICE_X1Y112         FDRE                                         r  U_RECEIVER/U_FSM/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  U_RECEIVER/U_FSM/count_reg[3]/Q
                         net (fo=10, routed)          0.143     1.799    U_RECEIVER/U_FSM/count[3]
    SLICE_X0Y112         LUT6 (Prop_lut6_I4_O)        0.045     1.844 r  U_RECEIVER/U_FSM/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.844    U_RECEIVER/U_FSM/count[4]_i_2_n_0
    SLICE_X0Y112         FDRE                                         r  U_RECEIVER/U_FSM/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.867     2.032    U_RECEIVER/U_FSM/CLK
    SLICE_X0Y112         FDRE                                         r  U_RECEIVER/U_FSM/count_reg[4]/C
                         clock pessimism             -0.504     1.527    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.091     1.618    U_RECEIVER/U_FSM/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_RECEIVER/U_BAUD_CLK/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.594     1.513    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X3Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U_RECEIVER/U_BAUD_CLK/q_reg[0]/Q
                         net (fo=8, routed)           0.148     1.802    U_RECEIVER/U_BAUD_CLK/q[0]
    SLICE_X1Y115         LUT6 (Prop_lut6_I3_O)        0.045     1.847 r  U_RECEIVER/U_BAUD_CLK/q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.847    U_RECEIVER/U_BAUD_CLK/q_0[5]
    SLICE_X1Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.865     2.030    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X1Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[5]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.092     1.619    U_RECEIVER/U_BAUD_CLK/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U_RECEIVER/U_FSM/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_FSM/bit_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.153%)  route 0.134ns (41.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.515    U_RECEIVER/U_FSM/CLK
    SLICE_X3Y110         FDRE                                         r  U_RECEIVER/U_FSM/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_RECEIVER/U_FSM/bit_count_reg[1]/Q
                         net (fo=12, routed)          0.134     1.790    U_RECEIVER/U_FSM/bit_count[1]
    SLICE_X3Y110         LUT4 (Prop_lut4_I3_O)        0.045     1.835 r  U_RECEIVER/U_FSM/bit_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.835    U_RECEIVER/U_FSM/bit_count[1]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  U_RECEIVER/U_FSM/bit_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.869     2.034    U_RECEIVER/U_FSM/CLK
    SLICE_X3Y110         FDRE                                         r  U_RECEIVER/U_FSM/bit_count_reg[1]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.091     1.606    U_RECEIVER/U_FSM/bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_RECEIVER/U_FSM/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_FSM/bit_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.597     1.516    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y108         FDRE                                         r  U_RECEIVER/U_FSM/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.164     1.680 f  U_RECEIVER/U_FSM/bit_count_reg[0]/Q
                         net (fo=13, routed)          0.149     1.830    U_RECEIVER/U_FSM/bit_count[0]
    SLICE_X2Y108         LUT3 (Prop_lut3_I2_O)        0.045     1.875 r  U_RECEIVER/U_FSM/bit_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.875    U_RECEIVER/U_FSM/bit_count[0]_i_1_n_0
    SLICE_X2Y108         FDRE                                         r  U_RECEIVER/U_FSM/bit_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.870     2.035    U_RECEIVER/U_FSM/CLK
    SLICE_X2Y108         FDRE                                         r  U_RECEIVER/U_FSM/bit_count_reg[0]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.121     1.637    U_RECEIVER/U_FSM/bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U_RECEIVER/U_FSM/bit_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_FSM/bit_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.431%)  route 0.150ns (44.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.515    U_RECEIVER/U_FSM/CLK
    SLICE_X3Y111         FDRE                                         r  U_RECEIVER/U_FSM/bit_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_RECEIVER/U_FSM/bit_count_reg[3]/Q
                         net (fo=10, routed)          0.150     1.806    U_RECEIVER/U_FSM/bit_count[3]
    SLICE_X3Y111         LUT6 (Prop_lut6_I2_O)        0.045     1.851 r  U_RECEIVER/U_FSM/bit_count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.851    U_RECEIVER/U_FSM/bit_count[3]_i_2_n_0
    SLICE_X3Y111         FDRE                                         r  U_RECEIVER/U_FSM/bit_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.869     2.034    U_RECEIVER/U_FSM/CLK
    SLICE_X3Y111         FDRE                                         r  U_RECEIVER/U_FSM/bit_count_reg[3]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.092     1.607    U_RECEIVER/U_FSM/bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U_RECEIVER/U_BAUD_CLK/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_BAUD_CLK/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.594     1.513    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X1Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U_RECEIVER/U_BAUD_CLK/q_reg[2]/Q
                         net (fo=6, routed)           0.179     1.834    U_RECEIVER/U_BAUD_CLK/q[2]
    SLICE_X1Y115         LUT5 (Prop_lut5_I2_O)        0.042     1.876 r  U_RECEIVER/U_BAUD_CLK/q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.876    U_RECEIVER/U_BAUD_CLK/q_0[3]
    SLICE_X1Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.865     2.030    U_RECEIVER/U_BAUD_CLK/CLK
    SLICE_X1Y115         FDRE                                         r  U_RECEIVER/U_BAUD_CLK/q_reg[3]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.107     1.620    U_RECEIVER/U_BAUD_CLK/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 U_RECEIVER/U_FSM/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_FSM/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.848%)  route 0.166ns (47.152%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.514    U_RECEIVER/U_FSM/CLK
    SLICE_X0Y112         FDRE                                         r  U_RECEIVER/U_FSM/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  U_RECEIVER/U_FSM/count_reg[2]/Q
                         net (fo=11, routed)          0.166     1.821    U_RECEIVER/U_FSM/count[2]
    SLICE_X0Y112         LUT4 (Prop_lut4_I0_O)        0.045     1.866 r  U_RECEIVER/U_FSM/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.866    U_RECEIVER/U_FSM/count[2]_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  U_RECEIVER/U_FSM/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.867     2.032    U_RECEIVER/U_FSM/CLK
    SLICE_X0Y112         FDRE                                         r  U_RECEIVER/U_FSM/count_reg[2]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.092     1.606    U_RECEIVER/U_FSM/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_RECEIVER/U_FSM/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/U_FSM/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.765%)  route 0.167ns (47.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.515    U_RECEIVER/U_FSM/CLK
    SLICE_X0Y110         FDRE                                         r  U_RECEIVER/U_FSM/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 f  U_RECEIVER/U_FSM/count_reg[0]/Q
                         net (fo=13, routed)          0.167     1.823    U_RECEIVER/U_FSM/count[0]
    SLICE_X0Y110         LUT6 (Prop_lut6_I3_O)        0.045     1.868 r  U_RECEIVER/U_FSM/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.868    U_RECEIVER/U_FSM/count[0]_i_1_n_0
    SLICE_X0Y110         FDRE                                         r  U_RECEIVER/U_FSM/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.869     2.034    U_RECEIVER/U_FSM/CLK
    SLICE_X0Y110         FDRE                                         r  U_RECEIVER/U_FSM/count_reg[0]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.092     1.607    U_RECEIVER/U_FSM/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y109    U_DISPCTL/THR_B_COUNTER/Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y109    U_DISPCTL/THR_B_COUNTER/Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y109    U_DISPCTL/THR_B_COUNTER/Q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y113    U_DISPCTL/U_CLKENB/enb_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y112    U_DISPCTL/U_CLKENB/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y113    U_DISPCTL/U_CLKENB/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y113    U_DISPCTL/U_CLKENB/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y113    U_DISPCTL/U_CLKENB/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y114    U_DISPCTL/U_CLKENB/q_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113    U_DISPCTL/U_CLKENB/enb_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    U_DISPCTL/U_CLKENB/q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113    U_DISPCTL/U_CLKENB/q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113    U_DISPCTL/U_CLKENB/q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    U_DISPCTL/U_CLKENB/q_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113    U_DISPCTL/U_CLKENB/q_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    U_DISPCTL/U_CLKENB/q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    U_DISPCTL/U_CLKENB/q_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    U_DISPCTL/U_CLKENB/q_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    U_DISPCTL/U_CLKENB/q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    U_DISPCTL/U_CLKENB/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    U_DISPCTL/U_CLKENB/q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    U_DISPCTL/U_CLKENB/q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y112    U_DISPCTL/U_CLKENB/q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y112    U_DISPCTL/U_CLKENB/q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y112    U_DISPCTL/U_CLKENB/q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y112    U_DISPCTL/U_CLKENB/q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    U_DISPCTL/U_CLKENB/q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    U_RECEIVER/U_FSM/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    U_RECEIVER/U_FSM/count_reg[2]/C



