
*** Running vivado
    with args -log project_384.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_384.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source project_384.tcl -notrace
Command: synth_design -top project_384 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3188 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 285.828 ; gain = 73.980
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_384' [H:/ENEL 384/project_new/project_new.srcs/sources_1/new/project_384.vhd:42]
WARNING: [Synth 8-614] signal 'timer' is read in the process but is not in the sensitivity list [H:/ENEL 384/project_new/project_new.srcs/sources_1/new/project_384.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'project_384' (1#1) [H:/ENEL 384/project_new/project_new.srcs/sources_1/new/project_384.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 323.266 ; gain = 111.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 323.266 ; gain = 111.418
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [I:/ENEL 384/Project/Nexys4 DDR - Documentation and Files-20181126/Vivado_Nexys4DDR_Demo/Vivado_Nexys4DDR_Demo/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [I:/ENEL 384/Project/Nexys4 DDR - Documentation and Files-20181126/Vivado_Nexys4DDR_Demo/Vivado_Nexys4DDR_Demo/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [I:/ENEL 384/Project/Nexys4 DDR - Documentation and Files-20181126/Vivado_Nexys4DDR_Demo/Vivado_Nexys4DDR_Demo/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/project_384_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/project_384_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 633.664 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 633.664 ; gain = 421.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 633.664 ; gain = 421.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 633.664 ; gain = 421.816
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_a" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_b" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_b" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_d" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_d" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cathode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cathode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cathode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cathode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 633.664 ; gain = 421.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  14 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module project_384 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  14 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_d" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'start_button_reg[1]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[2]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[1]' (FD) to 'sig1_button_reg[2]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[2]' (FD) to 'sig1_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[3]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[4]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[5]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[6]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[7]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[8]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[9]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[10]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[11]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[12]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[13]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[14]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[15]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[16]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[17]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[18]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[19]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[20]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[21]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[22]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[23]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[24]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[25]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[26]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[27]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[28]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[29]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_button_reg[30]' (FDRE) to 'start_button_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\start_button_reg[31] )
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[3]' (FD) to 'sig1_button_reg[4]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[4]' (FD) to 'sig1_button_reg[5]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[5]' (FD) to 'sig1_button_reg[6]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[6]' (FD) to 'sig1_button_reg[7]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[7]' (FD) to 'sig1_button_reg[8]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[8]' (FD) to 'sig1_button_reg[9]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[9]' (FD) to 'sig1_button_reg[10]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[10]' (FD) to 'sig1_button_reg[11]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[11]' (FD) to 'sig1_button_reg[12]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[12]' (FD) to 'sig1_button_reg[13]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[13]' (FD) to 'sig1_button_reg[14]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[14]' (FD) to 'sig1_button_reg[15]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[15]' (FD) to 'sig1_button_reg[16]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[16]' (FD) to 'sig1_button_reg[17]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[17]' (FD) to 'sig1_button_reg[18]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[18]' (FD) to 'sig1_button_reg[19]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[19]' (FD) to 'sig1_button_reg[20]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[20]' (FD) to 'sig1_button_reg[21]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[21]' (FD) to 'sig1_button_reg[22]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[22]' (FD) to 'sig1_button_reg[23]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[23]' (FD) to 'sig1_button_reg[24]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[24]' (FD) to 'sig1_button_reg[25]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[25]' (FD) to 'sig1_button_reg[26]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[26]' (FD) to 'sig1_button_reg[27]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[27]' (FD) to 'sig1_button_reg[28]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[28]' (FD) to 'sig1_button_reg[29]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[29]' (FD) to 'sig1_button_reg[30]'
INFO: [Synth 8-3886] merging instance 'sig1_button_reg[30]' (FD) to 'sig1_button_reg[31]'
INFO: [Synth 8-3886] merging instance 'anode_reg[4]' (FD) to 'anode_reg[7]'
INFO: [Synth 8-3886] merging instance 'anode_reg[5]' (FD) to 'anode_reg[7]'
INFO: [Synth 8-3886] merging instance 'anode_reg[6]' (FD) to 'anode_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\anode_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig1_button_reg[31] )
WARNING: [Synth 8-3332] Sequential element (anode_reg[7]) is unused and will be removed from module project_384.
WARNING: [Synth 8-3332] Sequential element (start_button_reg[31]) is unused and will be removed from module project_384.
WARNING: [Synth 8-3332] Sequential element (sig1_button_reg[31]) is unused and will be removed from module project_384.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 633.664 ; gain = 421.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 633.664 ; gain = 421.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 633.664 ; gain = 421.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'cathode_reg[7]' (FDS) to 'anode_reg[2]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 633.664 ; gain = 421.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 633.664 ; gain = 421.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 633.664 ; gain = 421.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 633.664 ; gain = 421.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 633.664 ; gain = 421.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 633.664 ; gain = 421.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 633.664 ; gain = 421.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    57|
|3     |LUT1   |   160|
|4     |LUT2   |    38|
|5     |LUT3   |    39|
|6     |LUT4   |    47|
|7     |LUT5   |    18|
|8     |LUT6   |    50|
|9     |FDRE   |   334|
|10    |FDSE   |     4|
|11    |IBUF   |     3|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   768|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 633.664 ; gain = 421.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 633.664 ; gain = 111.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 633.664 ; gain = 421.816
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 633.664 ; gain = 421.816
INFO: [Common 17-1381] The checkpoint 'H:/ENEL 384/project_new/project_new.runs/synth_1/project_384.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 633.664 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 29 15:06:58 2018...
