

================================================================
== Vitis HLS Report for 'TOP_Pipeline_VITIS_LOOP_433_1'
================================================================
* Date:           Wed May 25 23:56:02 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  2.018 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.600 us|  0.600 us|   20|   20|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_433_1  |       18|       18|        12|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     8|       -|       -|    -|
|Expression       |        -|     -|       0|      41|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     735|     192|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     8|     735|     269|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_24ns_24_4_1_U801  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U802  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U803  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U804  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U805  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U806  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U807  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mul_mul_16s_16s_24_4_1_U800          |mul_mul_16s_16s_24_4_1          |       i0 * i1|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln1169_fu_329_p2  |         +|   0|  0|  13|           6|           6|
    |add_ln433_fu_276_p2   |         +|   0|  0|  12|           4|           1|
    |icmp_ln433_fu_270_p2  |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln1169_fu_291_p2  |       xor|   0|  0|   5|           4|           5|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  41|          19|          19|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|    4|          8|
    |j_fu_68                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |Q_load_1_reg_680                   |  16|   0|   16|          0|
    |Q_load_2_reg_685                   |  16|   0|   16|          0|
    |Q_load_2_reg_685_pp0_iter2_reg     |  16|   0|   16|          0|
    |Q_load_3_reg_690                   |  16|   0|   16|          0|
    |Q_load_4_reg_695                   |  16|   0|   16|          0|
    |Q_load_5_reg_700                   |  16|   0|   16|          0|
    |Q_load_6_reg_705                   |  16|   0|   16|          0|
    |Q_load_7_reg_710                   |  16|   0|   16|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |j_1_cast_reg_630                   |   4|   0|   64|         60|
    |j_fu_68                            |   4|   0|    4|          0|
    |sext_ln1245_1_cast_reg_611         |  24|   0|   24|          0|
    |sext_ln1245_2_cast_reg_606         |  24|   0|   24|          0|
    |sext_ln1245_3_cast_reg_601         |  24|   0|   24|          0|
    |sext_ln1245_4_cast_reg_596         |  24|   0|   24|          0|
    |sext_ln1245_5_cast_reg_591         |  24|   0|   24|          0|
    |sext_ln1245_6_cast_reg_586         |  24|   0|   24|          0|
    |sext_ln1245_cast_reg_616           |  24|   0|   24|          0|
    |sext_ln717_cast_reg_621            |  24|   0|   24|          0|
    |Q_load_3_reg_690                   |  64|  32|   16|          0|
    |Q_load_4_reg_695                   |  64|  32|   16|          0|
    |Q_load_5_reg_700                   |  64|  32|   16|          0|
    |Q_load_6_reg_705                   |  64|  32|   16|          0|
    |Q_load_7_reg_710                   |  64|  32|   16|          0|
    |j_1_cast_reg_630                   |  64|  32|   64|         60|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 735| 192|  555|        120|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_433_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_433_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_433_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_433_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_433_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_433_1|  return value|
|Q_address0        |  out|    6|   ap_memory|                              Q|         array|
|Q_ce0             |  out|    1|   ap_memory|                              Q|         array|
|Q_q0              |   in|   16|   ap_memory|                              Q|         array|
|Q_address1        |  out|    6|   ap_memory|                              Q|         array|
|Q_ce1             |  out|    1|   ap_memory|                              Q|         array|
|Q_q1              |   in|   16|   ap_memory|                              Q|         array|
|Q_address2        |  out|    6|   ap_memory|                              Q|         array|
|Q_ce2             |  out|    1|   ap_memory|                              Q|         array|
|Q_q2              |   in|   16|   ap_memory|                              Q|         array|
|Q_address3        |  out|    6|   ap_memory|                              Q|         array|
|Q_ce3             |  out|    1|   ap_memory|                              Q|         array|
|Q_q3              |   in|   16|   ap_memory|                              Q|         array|
|Q_address4        |  out|    6|   ap_memory|                              Q|         array|
|Q_ce4             |  out|    1|   ap_memory|                              Q|         array|
|Q_q4              |   in|   16|   ap_memory|                              Q|         array|
|Q_address5        |  out|    6|   ap_memory|                              Q|         array|
|Q_ce5             |  out|    1|   ap_memory|                              Q|         array|
|Q_q5              |   in|   16|   ap_memory|                              Q|         array|
|Q_address6        |  out|    6|   ap_memory|                              Q|         array|
|Q_ce6             |  out|    1|   ap_memory|                              Q|         array|
|Q_q6              |   in|   16|   ap_memory|                              Q|         array|
|Q_address7        |  out|    6|   ap_memory|                              Q|         array|
|Q_ce7             |  out|    1|   ap_memory|                              Q|         array|
|Q_q7              |   in|   16|   ap_memory|                              Q|         array|
|sext_ln717        |   in|   16|     ap_none|                     sext_ln717|        scalar|
|sext_ln1245       |   in|   16|     ap_none|                    sext_ln1245|        scalar|
|sext_ln1245_1     |   in|   16|     ap_none|                  sext_ln1245_1|        scalar|
|sext_ln1245_2     |   in|   16|     ap_none|                  sext_ln1245_2|        scalar|
|sext_ln1245_3     |   in|   16|     ap_none|                  sext_ln1245_3|        scalar|
|sext_ln1245_4     |   in|   16|     ap_none|                  sext_ln1245_4|        scalar|
|sext_ln1245_5     |   in|   16|     ap_none|                  sext_ln1245_5|        scalar|
|sext_ln1245_6     |   in|   16|     ap_none|                  sext_ln1245_6|        scalar|
|y_hat_V_address0  |  out|    3|   ap_memory|                        y_hat_V|         array|
|y_hat_V_ce0       |  out|    1|   ap_memory|                        y_hat_V|         array|
|y_hat_V_we0       |  out|    1|   ap_memory|                        y_hat_V|         array|
|y_hat_V_d0        |  out|   16|   ap_memory|                        y_hat_V|         array|
+------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 15 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1245_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1245_6"   --->   Operation 16 'read' 'sext_ln1245_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1245_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1245_5"   --->   Operation 17 'read' 'sext_ln1245_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1245_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1245_4"   --->   Operation 18 'read' 'sext_ln1245_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln1245_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1245_3"   --->   Operation 19 'read' 'sext_ln1245_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1245_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1245_2"   --->   Operation 20 'read' 'sext_ln1245_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1245_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1245_1"   --->   Operation 21 'read' 'sext_ln1245_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1245_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1245"   --->   Operation 22 'read' 'sext_ln1245_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln717_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln717"   --->   Operation 23 'read' 'sext_ln717_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1245_6_cast = sext i16 %sext_ln1245_6_read"   --->   Operation 24 'sext' 'sext_ln1245_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1245_5_cast = sext i16 %sext_ln1245_5_read"   --->   Operation 25 'sext' 'sext_ln1245_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1245_4_cast = sext i16 %sext_ln1245_4_read"   --->   Operation 26 'sext' 'sext_ln1245_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1245_3_cast = sext i16 %sext_ln1245_3_read"   --->   Operation 27 'sext' 'sext_ln1245_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1245_2_cast = sext i16 %sext_ln1245_2_read"   --->   Operation 28 'sext' 'sext_ln1245_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1245_1_cast = sext i16 %sext_ln1245_1_read"   --->   Operation 29 'sext' 'sext_ln1245_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1245_cast = sext i16 %sext_ln1245_read"   --->   Operation 30 'sext' 'sext_ln1245_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln717_cast = sext i16 %sext_ln717_read"   --->   Operation 31 'sext' 'sext_ln717_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%j_1 = load i4 %j" [src/QRD.cpp:433]   --->   Operation 34 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.72ns)   --->   "%icmp_ln433 = icmp_eq  i4 %j_1, i4 8" [src/QRD.cpp:433]   --->   Operation 36 'icmp' 'icmp_ln433' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%add_ln433 = add i4 %j_1, i4 1" [src/QRD.cpp:433]   --->   Operation 38 'add' 'add_ln433' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln433 = br i1 %icmp_ln433, void %.split, void %_Z11matrix_multPA8_8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS2_S5_.exit.exitStub" [src/QRD.cpp:433]   --->   Operation 39 'br' 'br_ln433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%j_1_cast = zext i4 %j_1" [src/QRD.cpp:433]   --->   Operation 40 'zext' 'j_1_cast' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1169 = zext i4 %j_1"   --->   Operation 41 'zext' 'zext_ln1169' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%Q_addr = getelementptr i16 %Q, i64 0, i64 %j_1_cast"   --->   Operation 42 'getelementptr' 'Q_addr' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.35ns)   --->   "%xor_ln1169 = xor i4 %j_1, i4 8"   --->   Operation 43 'xor' 'xor_ln1169' <Predicate = (!icmp_ln433)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1169_1 = zext i4 %xor_ln1169"   --->   Operation 44 'zext' 'zext_ln1169_1' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%Q_addr_1 = getelementptr i16 %Q, i64 0, i64 %zext_ln1169_1"   --->   Operation 45 'getelementptr' 'Q_addr_1' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 1, i4 %j_1"   --->   Operation 46 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%Q_addr_2 = getelementptr i16 %Q, i64 0, i64 %tmp_3"   --->   Operation 47 'getelementptr' 'Q_addr_2' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1169 = sext i4 %xor_ln1169"   --->   Operation 48 'sext' 'sext_ln1169' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1169_2 = zext i5 %sext_ln1169"   --->   Operation 49 'zext' 'zext_ln1169_2' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%Q_addr_3 = getelementptr i16 %Q, i64 0, i64 %zext_ln1169_2"   --->   Operation 50 'getelementptr' 'Q_addr_3' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 2, i4 %j_1"   --->   Operation 51 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%Q_addr_4 = getelementptr i16 %Q, i64 0, i64 %tmp_4"   --->   Operation 52 'getelementptr' 'Q_addr_4' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.78ns)   --->   "%add_ln1169 = add i6 %zext_ln1169, i6 40"   --->   Operation 53 'add' 'add_ln1169' <Predicate = (!icmp_ln433)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1169_3 = zext i6 %add_ln1169"   --->   Operation 54 'zext' 'zext_ln1169_3' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%Q_addr_5 = getelementptr i16 %Q, i64 0, i64 %zext_ln1169_3"   --->   Operation 55 'getelementptr' 'Q_addr_5' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 3, i4 %j_1"   --->   Operation 56 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%Q_addr_6 = getelementptr i16 %Q, i64 0, i64 %tmp_5"   --->   Operation 57 'getelementptr' 'Q_addr_6' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1169_1 = sext i4 %xor_ln1169"   --->   Operation 58 'sext' 'sext_ln1169_1' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1169_4 = zext i6 %sext_ln1169_1"   --->   Operation 59 'zext' 'zext_ln1169_4' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%Q_addr_7 = getelementptr i16 %Q, i64 0, i64 %zext_ln1169_4"   --->   Operation 60 'getelementptr' 'Q_addr_7' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (1.23ns)   --->   "%Q_load = load i6 %Q_addr"   --->   Operation 61 'load' 'Q_load' <Predicate = (!icmp_ln433)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 62 [2/2] (1.23ns)   --->   "%Q_load_1 = load i6 %Q_addr_1"   --->   Operation 62 'load' 'Q_load_1' <Predicate = (!icmp_ln433)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 63 [2/2] (1.23ns)   --->   "%Q_load_2 = load i6 %Q_addr_2"   --->   Operation 63 'load' 'Q_load_2' <Predicate = (!icmp_ln433)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 64 [2/2] (1.23ns)   --->   "%Q_load_3 = load i6 %Q_addr_3"   --->   Operation 64 'load' 'Q_load_3' <Predicate = (!icmp_ln433)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 65 [2/2] (1.23ns)   --->   "%Q_load_4 = load i6 %Q_addr_4"   --->   Operation 65 'load' 'Q_load_4' <Predicate = (!icmp_ln433)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 66 [2/2] (1.23ns)   --->   "%Q_load_5 = load i6 %Q_addr_5"   --->   Operation 66 'load' 'Q_load_5' <Predicate = (!icmp_ln433)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 67 [2/2] (1.23ns)   --->   "%Q_load_6 = load i6 %Q_addr_6"   --->   Operation 67 'load' 'Q_load_6' <Predicate = (!icmp_ln433)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 68 [2/2] (1.23ns)   --->   "%Q_load_7 = load i6 %Q_addr_7"   --->   Operation 68 'load' 'Q_load_7' <Predicate = (!icmp_ln433)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln433 = store i4 %add_ln433, i4 %j" [src/QRD.cpp:433]   --->   Operation 69 'store' 'store_ln433' <Predicate = (!icmp_ln433)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 70 [1/2] (1.23ns)   --->   "%Q_load = load i6 %Q_addr"   --->   Operation 70 'load' 'Q_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln717_1 = sext i16 %Q_load"   --->   Operation 71 'sext' 'sext_ln717_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717 = mul i24 %sext_ln717_cast, i24 %sext_ln717_1"   --->   Operation 72 'mul' 'mul_ln717' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [1/2] (1.23ns)   --->   "%Q_load_1 = load i6 %Q_addr_1"   --->   Operation 73 'load' 'Q_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 74 [1/2] (1.23ns)   --->   "%Q_load_2 = load i6 %Q_addr_2"   --->   Operation 74 'load' 'Q_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 75 [1/2] (1.23ns)   --->   "%Q_load_3 = load i6 %Q_addr_3"   --->   Operation 75 'load' 'Q_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 76 [1/2] (1.23ns)   --->   "%Q_load_4 = load i6 %Q_addr_4"   --->   Operation 76 'load' 'Q_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 77 [1/2] (1.23ns)   --->   "%Q_load_5 = load i6 %Q_addr_5"   --->   Operation 77 'load' 'Q_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 78 [1/2] (1.23ns)   --->   "%Q_load_6 = load i6 %Q_addr_6"   --->   Operation 78 'load' 'Q_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 79 [1/2] (1.23ns)   --->   "%Q_load_7 = load i6 %Q_addr_7"   --->   Operation 79 'load' 'Q_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 80 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717 = mul i24 %sext_ln717_cast, i24 %sext_ln717_1"   --->   Operation 80 'mul' 'mul_ln717' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1245_7 = sext i16 %Q_load_1"   --->   Operation 81 'sext' 'sext_ln1245_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245)   --->   "%mul_ln1245 = mul i24 %sext_ln1245_cast, i24 %sext_ln1245_7"   --->   Operation 82 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 83 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717 = mul i24 %sext_ln717_cast, i24 %sext_ln717_1"   --->   Operation 83 'mul' 'mul_ln717' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 84 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245)   --->   "%mul_ln1245 = mul i24 %sext_ln1245_cast, i24 %sext_ln1245_7"   --->   Operation 84 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1245_8 = sext i16 %Q_load_2"   --->   Operation 85 'sext' 'sext_ln1245_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_1)   --->   "%mul_ln1245_1 = mul i24 %sext_ln1245_1_cast, i24 %sext_ln1245_8"   --->   Operation 86 'mul' 'mul_ln1245_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 87 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln717 = mul i24 %sext_ln717_cast, i24 %sext_ln717_1"   --->   Operation 87 'mul' 'mul_ln717' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 88 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245)   --->   "%mul_ln1245 = mul i24 %sext_ln1245_cast, i24 %sext_ln1245_7"   --->   Operation 88 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717, i32 8, i32 23"   --->   Operation 89 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_6, i8 0"   --->   Operation 90 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245 = add i24 %shl_ln, i24 %mul_ln1245"   --->   Operation 91 'add' 'add_ln1245' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 92 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_1)   --->   "%mul_ln1245_1 = mul i24 %sext_ln1245_1_cast, i24 %sext_ln1245_8"   --->   Operation 92 'mul' 'mul_ln1245_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1245_9 = sext i16 %Q_load_3"   --->   Operation 93 'sext' 'sext_ln1245_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_2)   --->   "%mul_ln1245_2 = mul i24 %sext_ln1245_2_cast, i24 %sext_ln1245_9"   --->   Operation 94 'mul' 'mul_ln1245_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 95 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245 = add i24 %shl_ln, i24 %mul_ln1245"   --->   Operation 95 'add' 'add_ln1245' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 96 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_1)   --->   "%mul_ln1245_1 = mul i24 %sext_ln1245_1_cast, i24 %sext_ln1245_8"   --->   Operation 96 'mul' 'mul_ln1245_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245, i32 8, i32 23"   --->   Operation 97 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln737_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_7, i8 0"   --->   Operation 98 'bitconcatenate' 'shl_ln737_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_1 = add i24 %shl_ln737_1, i24 %mul_ln1245_1"   --->   Operation 99 'add' 'add_ln1245_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 100 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_2)   --->   "%mul_ln1245_2 = mul i24 %sext_ln1245_2_cast, i24 %sext_ln1245_9"   --->   Operation 100 'mul' 'mul_ln1245_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1245_10 = sext i16 %Q_load_4"   --->   Operation 101 'sext' 'sext_ln1245_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_3)   --->   "%mul_ln1245_3 = mul i24 %sext_ln1245_3_cast, i24 %sext_ln1245_10"   --->   Operation 102 'mul' 'mul_ln1245_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 103 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_1 = add i24 %shl_ln737_1, i24 %mul_ln1245_1"   --->   Operation 103 'add' 'add_ln1245_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 104 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_2)   --->   "%mul_ln1245_2 = mul i24 %sext_ln1245_2_cast, i24 %sext_ln1245_9"   --->   Operation 104 'mul' 'mul_ln1245_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_1, i32 8, i32 23"   --->   Operation 105 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln737_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0"   --->   Operation 106 'bitconcatenate' 'shl_ln737_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_2 = add i24 %shl_ln737_2, i24 %mul_ln1245_2"   --->   Operation 107 'add' 'add_ln1245_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 108 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_3)   --->   "%mul_ln1245_3 = mul i24 %sext_ln1245_3_cast, i24 %sext_ln1245_10"   --->   Operation 108 'mul' 'mul_ln1245_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1245_11 = sext i16 %Q_load_5"   --->   Operation 109 'sext' 'sext_ln1245_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_4)   --->   "%mul_ln1245_4 = mul i24 %sext_ln1245_4_cast, i24 %sext_ln1245_11"   --->   Operation 110 'mul' 'mul_ln1245_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 111 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_2 = add i24 %shl_ln737_2, i24 %mul_ln1245_2"   --->   Operation 111 'add' 'add_ln1245_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 112 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_3)   --->   "%mul_ln1245_3 = mul i24 %sext_ln1245_3_cast, i24 %sext_ln1245_10"   --->   Operation 112 'mul' 'mul_ln1245_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_2, i32 8, i32 23"   --->   Operation 113 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln737_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0"   --->   Operation 114 'bitconcatenate' 'shl_ln737_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_3 = add i24 %shl_ln737_3, i24 %mul_ln1245_3"   --->   Operation 115 'add' 'add_ln1245_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 116 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_4)   --->   "%mul_ln1245_4 = mul i24 %sext_ln1245_4_cast, i24 %sext_ln1245_11"   --->   Operation 116 'mul' 'mul_ln1245_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1245_12 = sext i16 %Q_load_6"   --->   Operation 117 'sext' 'sext_ln1245_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_5)   --->   "%mul_ln1245_5 = mul i24 %sext_ln1245_5_cast, i24 %sext_ln1245_12"   --->   Operation 118 'mul' 'mul_ln1245_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.29>
ST_9 : Operation 119 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_3 = add i24 %shl_ln737_3, i24 %mul_ln1245_3"   --->   Operation 119 'add' 'add_ln1245_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 120 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_4)   --->   "%mul_ln1245_4 = mul i24 %sext_ln1245_4_cast, i24 %sext_ln1245_11"   --->   Operation 120 'mul' 'mul_ln1245_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_3, i32 8, i32 23"   --->   Operation 121 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln737_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0"   --->   Operation 122 'bitconcatenate' 'shl_ln737_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_4 = add i24 %shl_ln737_4, i24 %mul_ln1245_4"   --->   Operation 123 'add' 'add_ln1245_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 124 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_5)   --->   "%mul_ln1245_5 = mul i24 %sext_ln1245_5_cast, i24 %sext_ln1245_12"   --->   Operation 124 'mul' 'mul_ln1245_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1245_13 = sext i16 %Q_load_7"   --->   Operation 125 'sext' 'sext_ln1245_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_6)   --->   "%mul_ln1245_6 = mul i24 %sext_ln1245_6_cast, i24 %sext_ln1245_13"   --->   Operation 126 'mul' 'mul_ln1245_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.29>
ST_10 : Operation 127 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_4 = add i24 %shl_ln737_4, i24 %mul_ln1245_4"   --->   Operation 127 'add' 'add_ln1245_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 128 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_5)   --->   "%mul_ln1245_5 = mul i24 %sext_ln1245_5_cast, i24 %sext_ln1245_12"   --->   Operation 128 'mul' 'mul_ln1245_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_4, i32 8, i32 23"   --->   Operation 129 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln737_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_1, i8 0"   --->   Operation 130 'bitconcatenate' 'shl_ln737_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_5 = add i24 %shl_ln737_5, i24 %mul_ln1245_5"   --->   Operation 131 'add' 'add_ln1245_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 132 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_6)   --->   "%mul_ln1245_6 = mul i24 %sext_ln1245_6_cast, i24 %sext_ln1245_13"   --->   Operation 132 'mul' 'mul_ln1245_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.29>
ST_11 : Operation 133 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_5 = add i24 %shl_ln737_5, i24 %mul_ln1245_5"   --->   Operation 133 'add' 'add_ln1245_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 134 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_6)   --->   "%mul_ln1245_6 = mul i24 %sext_ln1245_6_cast, i24 %sext_ln1245_13"   --->   Operation 134 'mul' 'mul_ln1245_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_5, i32 8, i32 23"   --->   Operation 135 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln737_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_2, i8 0"   --->   Operation 136 'bitconcatenate' 'shl_ln737_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_6 = add i24 %shl_ln737_6, i24 %mul_ln1245_6"   --->   Operation 137 'add' 'add_ln1245_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 144 'ret' 'ret_ln0' <Predicate = (icmp_ln433)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.32>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln430 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/QRD.cpp:430]   --->   Operation 138 'specloopname' 'specloopname_ln430' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_6 = add i24 %shl_ln737_6, i24 %mul_ln1245_6"   --->   Operation 139 'add' 'add_ln1245_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln717_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_6, i32 8, i32 23"   --->   Operation 140 'partselect' 'trunc_ln717_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%y_hat_V_addr = getelementptr i16 %y_hat_V, i64 0, i64 %j_1_cast" [src/QRD.cpp:438]   --->   Operation 141 'getelementptr' 'y_hat_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.67ns)   --->   "%store_ln438 = store i16 %trunc_ln717_7, i3 %y_hat_V_addr" [src/QRD.cpp:438]   --->   Operation 142 'store' 'store_ln438' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 143 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Q]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111111333333333]; IO mode=ap_memory:ce=0
Port [ sext_ln717]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln1245]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln1245_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln1245_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln1245_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln1245_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln1245_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln1245_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_hat_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                  (alloca           ) [ 0100000000000]
sext_ln1245_6_read (read             ) [ 0000000000000]
sext_ln1245_5_read (read             ) [ 0000000000000]
sext_ln1245_4_read (read             ) [ 0000000000000]
sext_ln1245_3_read (read             ) [ 0000000000000]
sext_ln1245_2_read (read             ) [ 0000000000000]
sext_ln1245_1_read (read             ) [ 0000000000000]
sext_ln1245_read   (read             ) [ 0000000000000]
sext_ln717_read    (read             ) [ 0000000000000]
sext_ln1245_6_cast (sext             ) [ 0111111111110]
sext_ln1245_5_cast (sext             ) [ 0111111111100]
sext_ln1245_4_cast (sext             ) [ 0111111111000]
sext_ln1245_3_cast (sext             ) [ 0111111110000]
sext_ln1245_2_cast (sext             ) [ 0111111100000]
sext_ln1245_1_cast (sext             ) [ 0111111000000]
sext_ln1245_cast   (sext             ) [ 0111110000000]
sext_ln717_cast    (sext             ) [ 0111110000000]
store_ln0          (store            ) [ 0000000000000]
br_ln0             (br               ) [ 0000000000000]
j_1                (load             ) [ 0000000000000]
specpipeline_ln0   (specpipeline     ) [ 0000000000000]
icmp_ln433         (icmp             ) [ 0111111111110]
empty              (speclooptripcount) [ 0000000000000]
add_ln433          (add              ) [ 0000000000000]
br_ln433           (br               ) [ 0000000000000]
j_1_cast           (zext             ) [ 0111111111111]
zext_ln1169        (zext             ) [ 0000000000000]
Q_addr             (getelementptr    ) [ 0110000000000]
xor_ln1169         (xor              ) [ 0000000000000]
zext_ln1169_1      (zext             ) [ 0000000000000]
Q_addr_1           (getelementptr    ) [ 0110000000000]
tmp_3              (bitconcatenate   ) [ 0000000000000]
Q_addr_2           (getelementptr    ) [ 0110000000000]
sext_ln1169        (sext             ) [ 0000000000000]
zext_ln1169_2      (zext             ) [ 0000000000000]
Q_addr_3           (getelementptr    ) [ 0110000000000]
tmp_4              (bitconcatenate   ) [ 0000000000000]
Q_addr_4           (getelementptr    ) [ 0110000000000]
add_ln1169         (add              ) [ 0000000000000]
zext_ln1169_3      (zext             ) [ 0000000000000]
Q_addr_5           (getelementptr    ) [ 0110000000000]
tmp_5              (bitconcatenate   ) [ 0000000000000]
Q_addr_6           (getelementptr    ) [ 0110000000000]
sext_ln1169_1      (sext             ) [ 0000000000000]
zext_ln1169_4      (zext             ) [ 0000000000000]
Q_addr_7           (getelementptr    ) [ 0110000000000]
store_ln433        (store            ) [ 0000000000000]
Q_load             (load             ) [ 0000000000000]
sext_ln717_1       (sext             ) [ 0101110000000]
Q_load_1           (load             ) [ 0101000000000]
Q_load_2           (load             ) [ 0101100000000]
Q_load_3           (load             ) [ 0101110000000]
Q_load_4           (load             ) [ 0101111000000]
Q_load_5           (load             ) [ 0101111100000]
Q_load_6           (load             ) [ 0101111110000]
Q_load_7           (load             ) [ 0101111111000]
sext_ln1245_7      (sext             ) [ 0100110000000]
sext_ln1245_8      (sext             ) [ 0100011000000]
mul_ln717          (mul              ) [ 0000000000000]
mul_ln1245         (mul              ) [ 0100001000000]
tmp_6              (partselect       ) [ 0000000000000]
shl_ln             (bitconcatenate   ) [ 0100001000000]
sext_ln1245_9      (sext             ) [ 0100001100000]
add_ln1245         (add              ) [ 0000000000000]
mul_ln1245_1       (mul              ) [ 0100000100000]
tmp_7              (partselect       ) [ 0000000000000]
shl_ln737_1        (bitconcatenate   ) [ 0100000100000]
sext_ln1245_10     (sext             ) [ 0100000110000]
add_ln1245_1       (add              ) [ 0000000000000]
mul_ln1245_2       (mul              ) [ 0100000010000]
tmp_8              (partselect       ) [ 0000000000000]
shl_ln737_2        (bitconcatenate   ) [ 0100000010000]
sext_ln1245_11     (sext             ) [ 0100000011000]
add_ln1245_2       (add              ) [ 0000000000000]
mul_ln1245_3       (mul              ) [ 0100000001000]
tmp_9              (partselect       ) [ 0000000000000]
shl_ln737_3        (bitconcatenate   ) [ 0100000001000]
sext_ln1245_12     (sext             ) [ 0100000001100]
add_ln1245_3       (add              ) [ 0000000000000]
mul_ln1245_4       (mul              ) [ 0100000000100]
tmp_s              (partselect       ) [ 0000000000000]
shl_ln737_4        (bitconcatenate   ) [ 0100000000100]
sext_ln1245_13     (sext             ) [ 0100000000110]
add_ln1245_4       (add              ) [ 0000000000000]
mul_ln1245_5       (mul              ) [ 0100000000010]
tmp_1              (partselect       ) [ 0000000000000]
shl_ln737_5        (bitconcatenate   ) [ 0100000000010]
add_ln1245_5       (add              ) [ 0000000000000]
mul_ln1245_6       (mul              ) [ 0100000000001]
tmp_2              (partselect       ) [ 0000000000000]
shl_ln737_6        (bitconcatenate   ) [ 0100000000001]
specloopname_ln430 (specloopname     ) [ 0000000000000]
add_ln1245_6       (add              ) [ 0000000000000]
trunc_ln717_7      (partselect       ) [ 0000000000000]
y_hat_V_addr       (getelementptr    ) [ 0000000000000]
store_ln438        (store            ) [ 0000000000000]
br_ln0             (br               ) [ 0000000000000]
ret_ln0            (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Q">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q"/><MemPortTyVec>1 1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln717">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln717"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln1245">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln1245"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln1245_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln1245_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln1245_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln1245_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sext_ln1245_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln1245_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sext_ln1245_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln1245_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sext_ln1245_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln1245_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sext_ln1245_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln1245_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="y_hat_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_hat_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i60.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="j_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sext_ln1245_6_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln1245_6_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sext_ln1245_5_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln1245_5_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sext_ln1245_4_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln1245_4_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sext_ln1245_3_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln1245_3_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sext_ln1245_2_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln1245_2_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sext_ln1245_1_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln1245_1_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sext_ln1245_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln1245_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sext_ln717_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln717_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="Q_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="Q_addr_1_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="4" slack="0"/>
<pin id="131" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="Q_addr_2_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="64" slack="0"/>
<pin id="138" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_2/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="Q_addr_3_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="5" slack="0"/>
<pin id="145" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_3/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="Q_addr_4_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="64" slack="0"/>
<pin id="152" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_4/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="Q_addr_5_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="6" slack="0"/>
<pin id="159" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_5/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="Q_addr_6_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="64" slack="0"/>
<pin id="166" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_6/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="Q_addr_7_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="6" slack="0"/>
<pin id="173" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_7/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="0"/>
<pin id="181" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="182" dir="0" index="5" bw="16" slack="0"/>
<pin id="183" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="8" bw="6" slack="0"/>
<pin id="186" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="187" dir="0" index="10" bw="0" slack="0"/>
<pin id="189" dir="0" index="12" bw="6" slack="2147483647"/>
<pin id="190" dir="0" index="13" bw="16" slack="0"/>
<pin id="191" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="16" bw="6" slack="0"/>
<pin id="194" dir="0" index="17" bw="16" slack="2147483647"/>
<pin id="195" dir="0" index="18" bw="0" slack="0"/>
<pin id="197" dir="0" index="20" bw="6" slack="2147483647"/>
<pin id="198" dir="0" index="21" bw="16" slack="2147483647"/>
<pin id="199" dir="0" index="22" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="24" bw="6" slack="2147483647"/>
<pin id="202" dir="0" index="25" bw="16" slack="2147483647"/>
<pin id="203" dir="0" index="26" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="28" bw="6" slack="2147483647"/>
<pin id="206" dir="0" index="29" bw="16" slack="2147483647"/>
<pin id="207" dir="0" index="30" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="16" slack="7"/>
<pin id="184" dir="1" index="7" bw="16" slack="6"/>
<pin id="188" dir="1" index="11" bw="16" slack="5"/>
<pin id="192" dir="1" index="15" bw="16" slack="4"/>
<pin id="196" dir="1" index="19" bw="16" slack="3"/>
<pin id="200" dir="1" index="23" bw="16" slack="2"/>
<pin id="204" dir="1" index="27" bw="16" slack="1"/>
<pin id="208" dir="1" index="31" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Q_load/1 Q_load_1/1 Q_load_2/1 Q_load_3/1 Q_load_4/1 Q_load_5/1 Q_load_6/1 Q_load_7/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="y_hat_V_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="4" slack="11"/>
<pin id="221" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_hat_V_addr/12 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln438_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln438/12 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sext_ln1245_6_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="1" index="1" bw="24" slack="8"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245_6_cast/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sext_ln1245_5_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="1" index="1" bw="24" slack="7"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245_5_cast/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sext_ln1245_4_cast_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245_4_cast/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sext_ln1245_3_cast_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245_3_cast/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sext_ln1245_2_cast_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245_2_cast/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sext_ln1245_1_cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245_1_cast/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sext_ln1245_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245_cast/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="sext_ln717_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln717_cast/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln0_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="4" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="j_1_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln433_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="0" index="1" bw="4" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln433/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln433_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln433/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="j_1_cast_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln1169_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1169/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="xor_ln1169_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="4" slack="0"/>
<pin id="294" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1169/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln1169_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1169_1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_3_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="4" slack="0"/>
<pin id="306" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sext_ln1169_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1169/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln1169_2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1169_2/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_4_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="0" index="1" bw="3" slack="0"/>
<pin id="323" dir="0" index="2" bw="4" slack="0"/>
<pin id="324" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln1169_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="0" index="1" bw="6" slack="0"/>
<pin id="332" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1169/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln1169_3_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="6" slack="0"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1169_3/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_5_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="0"/>
<pin id="342" dir="0" index="1" bw="3" slack="0"/>
<pin id="343" dir="0" index="2" bw="4" slack="0"/>
<pin id="344" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sext_ln1169_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1169_1/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln1169_4_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1169_4/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln433_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="0" index="1" bw="4" slack="0"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln433/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sext_ln717_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="0"/>
<pin id="365" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln717_1/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln1245_7_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="1"/>
<pin id="369" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245_7/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sext_ln1245_8_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="2"/>
<pin id="372" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245_8/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_6_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="0" index="1" bw="24" slack="0"/>
<pin id="376" dir="0" index="2" bw="5" slack="0"/>
<pin id="377" dir="0" index="3" bw="6" slack="0"/>
<pin id="378" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="shl_ln_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="24" slack="0"/>
<pin id="384" dir="0" index="1" bw="16" slack="0"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sext_ln1245_9_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="3"/>
<pin id="392" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245_9/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_7_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="0" index="1" bw="24" slack="0"/>
<pin id="396" dir="0" index="2" bw="5" slack="0"/>
<pin id="397" dir="0" index="3" bw="6" slack="0"/>
<pin id="398" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="shl_ln737_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="24" slack="0"/>
<pin id="404" dir="0" index="1" bw="16" slack="0"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln737_1/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="sext_ln1245_10_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="4"/>
<pin id="412" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245_10/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_8_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="16" slack="0"/>
<pin id="415" dir="0" index="1" bw="24" slack="0"/>
<pin id="416" dir="0" index="2" bw="5" slack="0"/>
<pin id="417" dir="0" index="3" bw="6" slack="0"/>
<pin id="418" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="shl_ln737_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="24" slack="0"/>
<pin id="424" dir="0" index="1" bw="16" slack="0"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln737_2/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sext_ln1245_11_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="5"/>
<pin id="432" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245_11/7 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_9_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="0"/>
<pin id="435" dir="0" index="1" bw="24" slack="0"/>
<pin id="436" dir="0" index="2" bw="5" slack="0"/>
<pin id="437" dir="0" index="3" bw="6" slack="0"/>
<pin id="438" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="442" class="1004" name="shl_ln737_3_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="24" slack="0"/>
<pin id="444" dir="0" index="1" bw="16" slack="0"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln737_3/8 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sext_ln1245_12_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="6"/>
<pin id="452" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245_12/8 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_s_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="0"/>
<pin id="455" dir="0" index="1" bw="24" slack="0"/>
<pin id="456" dir="0" index="2" bw="5" slack="0"/>
<pin id="457" dir="0" index="3" bw="6" slack="0"/>
<pin id="458" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="462" class="1004" name="shl_ln737_4_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="24" slack="0"/>
<pin id="464" dir="0" index="1" bw="16" slack="0"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln737_4/9 "/>
</bind>
</comp>

<comp id="470" class="1004" name="sext_ln1245_13_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="7"/>
<pin id="472" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245_13/9 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="0"/>
<pin id="475" dir="0" index="1" bw="24" slack="0"/>
<pin id="476" dir="0" index="2" bw="5" slack="0"/>
<pin id="477" dir="0" index="3" bw="6" slack="0"/>
<pin id="478" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="482" class="1004" name="shl_ln737_5_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="24" slack="0"/>
<pin id="484" dir="0" index="1" bw="16" slack="0"/>
<pin id="485" dir="0" index="2" bw="1" slack="0"/>
<pin id="486" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln737_5/10 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="0"/>
<pin id="492" dir="0" index="1" bw="24" slack="0"/>
<pin id="493" dir="0" index="2" bw="5" slack="0"/>
<pin id="494" dir="0" index="3" bw="6" slack="0"/>
<pin id="495" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/11 "/>
</bind>
</comp>

<comp id="499" class="1004" name="shl_ln737_6_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="24" slack="0"/>
<pin id="501" dir="0" index="1" bw="16" slack="0"/>
<pin id="502" dir="0" index="2" bw="1" slack="0"/>
<pin id="503" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln737_6/11 "/>
</bind>
</comp>

<comp id="507" class="1004" name="trunc_ln717_7_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="0"/>
<pin id="509" dir="0" index="1" bw="24" slack="0"/>
<pin id="510" dir="0" index="2" bw="5" slack="0"/>
<pin id="511" dir="0" index="3" bw="6" slack="0"/>
<pin id="512" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_7/12 "/>
</bind>
</comp>

<comp id="517" class="1007" name="grp_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="1"/>
<pin id="519" dir="0" index="1" bw="16" slack="0"/>
<pin id="520" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln717/2 "/>
</bind>
</comp>

<comp id="523" class="1007" name="grp_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="1"/>
<pin id="525" dir="0" index="1" bw="16" slack="0"/>
<pin id="526" dir="0" index="2" bw="24" slack="0"/>
<pin id="527" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1245/3 add_ln1245/5 "/>
</bind>
</comp>

<comp id="531" class="1007" name="grp_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="1"/>
<pin id="533" dir="0" index="1" bw="16" slack="0"/>
<pin id="534" dir="0" index="2" bw="24" slack="0"/>
<pin id="535" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1245_1/4 add_ln1245_1/6 "/>
</bind>
</comp>

<comp id="539" class="1007" name="grp_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="1"/>
<pin id="541" dir="0" index="1" bw="16" slack="0"/>
<pin id="542" dir="0" index="2" bw="24" slack="0"/>
<pin id="543" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1245_2/5 add_ln1245_2/7 "/>
</bind>
</comp>

<comp id="547" class="1007" name="grp_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="16" slack="1"/>
<pin id="549" dir="0" index="1" bw="16" slack="0"/>
<pin id="550" dir="0" index="2" bw="24" slack="0"/>
<pin id="551" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1245_3/6 add_ln1245_3/8 "/>
</bind>
</comp>

<comp id="555" class="1007" name="grp_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="1"/>
<pin id="557" dir="0" index="1" bw="16" slack="0"/>
<pin id="558" dir="0" index="2" bw="24" slack="0"/>
<pin id="559" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1245_4/7 add_ln1245_4/9 "/>
</bind>
</comp>

<comp id="563" class="1007" name="grp_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="16" slack="1"/>
<pin id="565" dir="0" index="1" bw="16" slack="0"/>
<pin id="566" dir="0" index="2" bw="24" slack="0"/>
<pin id="567" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1245_5/8 add_ln1245_5/10 "/>
</bind>
</comp>

<comp id="571" class="1007" name="grp_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="1"/>
<pin id="573" dir="0" index="1" bw="16" slack="0"/>
<pin id="574" dir="0" index="2" bw="24" slack="0"/>
<pin id="575" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1245_6/9 add_ln1245_6/11 "/>
</bind>
</comp>

<comp id="579" class="1005" name="j_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="4" slack="0"/>
<pin id="581" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="586" class="1005" name="sext_ln1245_6_cast_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="24" slack="8"/>
<pin id="588" dir="1" index="1" bw="24" slack="8"/>
</pin_list>
<bind>
<opset="sext_ln1245_6_cast "/>
</bind>
</comp>

<comp id="591" class="1005" name="sext_ln1245_5_cast_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="24" slack="7"/>
<pin id="593" dir="1" index="1" bw="24" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln1245_5_cast "/>
</bind>
</comp>

<comp id="596" class="1005" name="sext_ln1245_4_cast_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="24" slack="6"/>
<pin id="598" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opset="sext_ln1245_4_cast "/>
</bind>
</comp>

<comp id="601" class="1005" name="sext_ln1245_3_cast_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="24" slack="5"/>
<pin id="603" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln1245_3_cast "/>
</bind>
</comp>

<comp id="606" class="1005" name="sext_ln1245_2_cast_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="24" slack="4"/>
<pin id="608" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln1245_2_cast "/>
</bind>
</comp>

<comp id="611" class="1005" name="sext_ln1245_1_cast_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="24" slack="3"/>
<pin id="613" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln1245_1_cast "/>
</bind>
</comp>

<comp id="616" class="1005" name="sext_ln1245_cast_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="24" slack="2"/>
<pin id="618" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1245_cast "/>
</bind>
</comp>

<comp id="621" class="1005" name="sext_ln717_cast_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="24" slack="1"/>
<pin id="623" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln717_cast "/>
</bind>
</comp>

<comp id="626" class="1005" name="icmp_ln433_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="10"/>
<pin id="628" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln433 "/>
</bind>
</comp>

<comp id="630" class="1005" name="j_1_cast_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="11"/>
<pin id="632" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="j_1_cast "/>
</bind>
</comp>

<comp id="635" class="1005" name="Q_addr_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="6" slack="1"/>
<pin id="637" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr "/>
</bind>
</comp>

<comp id="640" class="1005" name="Q_addr_1_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="6" slack="1"/>
<pin id="642" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_1 "/>
</bind>
</comp>

<comp id="645" class="1005" name="Q_addr_2_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="6" slack="1"/>
<pin id="647" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_2 "/>
</bind>
</comp>

<comp id="650" class="1005" name="Q_addr_3_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="6" slack="1"/>
<pin id="652" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_3 "/>
</bind>
</comp>

<comp id="655" class="1005" name="Q_addr_4_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="6" slack="1"/>
<pin id="657" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_4 "/>
</bind>
</comp>

<comp id="660" class="1005" name="Q_addr_5_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="6" slack="1"/>
<pin id="662" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_5 "/>
</bind>
</comp>

<comp id="665" class="1005" name="Q_addr_6_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="6" slack="1"/>
<pin id="667" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_6 "/>
</bind>
</comp>

<comp id="670" class="1005" name="Q_addr_7_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="6" slack="1"/>
<pin id="672" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_7 "/>
</bind>
</comp>

<comp id="675" class="1005" name="sext_ln717_1_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="24" slack="1"/>
<pin id="677" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln717_1 "/>
</bind>
</comp>

<comp id="680" class="1005" name="Q_load_1_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="16" slack="1"/>
<pin id="682" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Q_load_1 "/>
</bind>
</comp>

<comp id="685" class="1005" name="Q_load_2_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="16" slack="2"/>
<pin id="687" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="Q_load_2 "/>
</bind>
</comp>

<comp id="690" class="1005" name="Q_load_3_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="16" slack="3"/>
<pin id="692" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="Q_load_3 "/>
</bind>
</comp>

<comp id="695" class="1005" name="Q_load_4_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="16" slack="4"/>
<pin id="697" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="Q_load_4 "/>
</bind>
</comp>

<comp id="700" class="1005" name="Q_load_5_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="16" slack="5"/>
<pin id="702" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="Q_load_5 "/>
</bind>
</comp>

<comp id="705" class="1005" name="Q_load_6_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="16" slack="6"/>
<pin id="707" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="Q_load_6 "/>
</bind>
</comp>

<comp id="710" class="1005" name="Q_load_7_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="16" slack="7"/>
<pin id="712" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="Q_load_7 "/>
</bind>
</comp>

<comp id="715" class="1005" name="sext_ln1245_7_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="24" slack="1"/>
<pin id="717" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1245_7 "/>
</bind>
</comp>

<comp id="720" class="1005" name="sext_ln1245_8_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="24" slack="1"/>
<pin id="722" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1245_8 "/>
</bind>
</comp>

<comp id="725" class="1005" name="shl_ln_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="24" slack="1"/>
<pin id="727" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="730" class="1005" name="sext_ln1245_9_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="24" slack="1"/>
<pin id="732" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1245_9 "/>
</bind>
</comp>

<comp id="735" class="1005" name="shl_ln737_1_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="24" slack="1"/>
<pin id="737" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln737_1 "/>
</bind>
</comp>

<comp id="740" class="1005" name="sext_ln1245_10_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="24" slack="1"/>
<pin id="742" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1245_10 "/>
</bind>
</comp>

<comp id="745" class="1005" name="shl_ln737_2_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="24" slack="1"/>
<pin id="747" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln737_2 "/>
</bind>
</comp>

<comp id="750" class="1005" name="sext_ln1245_11_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="24" slack="1"/>
<pin id="752" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1245_11 "/>
</bind>
</comp>

<comp id="755" class="1005" name="shl_ln737_3_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="24" slack="1"/>
<pin id="757" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln737_3 "/>
</bind>
</comp>

<comp id="760" class="1005" name="sext_ln1245_12_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="24" slack="1"/>
<pin id="762" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1245_12 "/>
</bind>
</comp>

<comp id="765" class="1005" name="shl_ln737_4_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="24" slack="1"/>
<pin id="767" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln737_4 "/>
</bind>
</comp>

<comp id="770" class="1005" name="sext_ln1245_13_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="24" slack="1"/>
<pin id="772" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1245_13 "/>
</bind>
</comp>

<comp id="775" class="1005" name="shl_ln737_5_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="24" slack="1"/>
<pin id="777" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln737_5 "/>
</bind>
</comp>

<comp id="780" class="1005" name="shl_ln737_6_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="24" slack="1"/>
<pin id="782" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln737_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="42" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="42" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="0" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="42" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="42" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="209"><net_src comp="120" pin="3"/><net_sink comp="176" pin=18"/></net>

<net id="210"><net_src comp="127" pin="3"/><net_sink comp="176" pin=16"/></net>

<net id="211"><net_src comp="134" pin="3"/><net_sink comp="176" pin=13"/></net>

<net id="212"><net_src comp="141" pin="3"/><net_sink comp="176" pin=10"/></net>

<net id="213"><net_src comp="148" pin="3"/><net_sink comp="176" pin=8"/></net>

<net id="214"><net_src comp="155" pin="3"/><net_sink comp="176" pin=5"/></net>

<net id="215"><net_src comp="162" pin="3"/><net_sink comp="176" pin=2"/></net>

<net id="216"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="222"><net_src comp="18" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="42" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="217" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="72" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="78" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="84" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="90" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="96" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="102" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="108" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="114" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="24" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="274"><net_src comp="267" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="267" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="267" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="290"><net_src comp="267" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="267" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="307"><net_src comp="44" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="46" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="267" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="310"><net_src comp="302" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="314"><net_src comp="291" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="325"><net_src comp="44" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="48" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="267" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="328"><net_src comp="320" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="333"><net_src comp="287" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="50" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="345"><net_src comp="44" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="52" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="267" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="348"><net_src comp="340" pin="3"/><net_sink comp="162" pin=2"/></net>

<net id="352"><net_src comp="291" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="362"><net_src comp="276" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="176" pin="31"/><net_sink comp="363" pin=0"/></net>

<net id="379"><net_src comp="54" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="56" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="381"><net_src comp="58" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="387"><net_src comp="60" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="373" pin="4"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="62" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="399"><net_src comp="54" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="56" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="401"><net_src comp="58" pin="0"/><net_sink comp="393" pin=3"/></net>

<net id="407"><net_src comp="60" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="393" pin="4"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="62" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="419"><net_src comp="54" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="56" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="421"><net_src comp="58" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="427"><net_src comp="60" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="413" pin="4"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="62" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="439"><net_src comp="54" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="56" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="441"><net_src comp="58" pin="0"/><net_sink comp="433" pin=3"/></net>

<net id="447"><net_src comp="60" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="433" pin="4"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="62" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="459"><net_src comp="54" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="56" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="461"><net_src comp="58" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="467"><net_src comp="60" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="453" pin="4"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="62" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="479"><net_src comp="54" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="56" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="481"><net_src comp="58" pin="0"/><net_sink comp="473" pin=3"/></net>

<net id="487"><net_src comp="60" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="473" pin="4"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="62" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="496"><net_src comp="54" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="56" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="498"><net_src comp="58" pin="0"/><net_sink comp="490" pin=3"/></net>

<net id="504"><net_src comp="60" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="490" pin="4"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="62" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="513"><net_src comp="54" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="56" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="515"><net_src comp="58" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="516"><net_src comp="507" pin="4"/><net_sink comp="224" pin=1"/></net>

<net id="521"><net_src comp="363" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="522"><net_src comp="517" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="528"><net_src comp="367" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="529"><net_src comp="382" pin="3"/><net_sink comp="523" pin=2"/></net>

<net id="530"><net_src comp="523" pin="3"/><net_sink comp="393" pin=1"/></net>

<net id="536"><net_src comp="370" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="537"><net_src comp="402" pin="3"/><net_sink comp="531" pin=2"/></net>

<net id="538"><net_src comp="531" pin="3"/><net_sink comp="413" pin=1"/></net>

<net id="544"><net_src comp="390" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="545"><net_src comp="422" pin="3"/><net_sink comp="539" pin=2"/></net>

<net id="546"><net_src comp="539" pin="3"/><net_sink comp="433" pin=1"/></net>

<net id="552"><net_src comp="410" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="553"><net_src comp="442" pin="3"/><net_sink comp="547" pin=2"/></net>

<net id="554"><net_src comp="547" pin="3"/><net_sink comp="453" pin=1"/></net>

<net id="560"><net_src comp="430" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="561"><net_src comp="462" pin="3"/><net_sink comp="555" pin=2"/></net>

<net id="562"><net_src comp="555" pin="3"/><net_sink comp="473" pin=1"/></net>

<net id="568"><net_src comp="450" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="569"><net_src comp="482" pin="3"/><net_sink comp="563" pin=2"/></net>

<net id="570"><net_src comp="563" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="576"><net_src comp="470" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="577"><net_src comp="499" pin="3"/><net_sink comp="571" pin=2"/></net>

<net id="578"><net_src comp="571" pin="3"/><net_sink comp="507" pin=1"/></net>

<net id="582"><net_src comp="68" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="585"><net_src comp="579" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="589"><net_src comp="230" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="594"><net_src comp="234" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="599"><net_src comp="238" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="604"><net_src comp="242" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="609"><net_src comp="246" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="614"><net_src comp="250" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="619"><net_src comp="254" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="624"><net_src comp="258" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="629"><net_src comp="270" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="282" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="638"><net_src comp="120" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="176" pin=18"/></net>

<net id="643"><net_src comp="127" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="176" pin=16"/></net>

<net id="648"><net_src comp="134" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="176" pin=13"/></net>

<net id="653"><net_src comp="141" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="176" pin=10"/></net>

<net id="658"><net_src comp="148" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="176" pin=8"/></net>

<net id="663"><net_src comp="155" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="176" pin=5"/></net>

<net id="668"><net_src comp="162" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="673"><net_src comp="169" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="678"><net_src comp="363" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="683"><net_src comp="176" pin="27"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="688"><net_src comp="176" pin="23"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="693"><net_src comp="176" pin="19"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="698"><net_src comp="176" pin="15"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="703"><net_src comp="176" pin="11"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="708"><net_src comp="176" pin="7"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="713"><net_src comp="176" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="718"><net_src comp="367" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="723"><net_src comp="370" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="728"><net_src comp="382" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="733"><net_src comp="390" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="738"><net_src comp="402" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="743"><net_src comp="410" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="748"><net_src comp="422" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="753"><net_src comp="430" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="758"><net_src comp="442" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="763"><net_src comp="450" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="768"><net_src comp="462" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="773"><net_src comp="470" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="778"><net_src comp="482" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="783"><net_src comp="499" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="571" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_hat_V | {12 }
 - Input state : 
	Port: TOP_Pipeline_VITIS_LOOP_433_1 : Q | {1 2 }
	Port: TOP_Pipeline_VITIS_LOOP_433_1 : sext_ln717 | {1 }
	Port: TOP_Pipeline_VITIS_LOOP_433_1 : sext_ln1245 | {1 }
	Port: TOP_Pipeline_VITIS_LOOP_433_1 : sext_ln1245_1 | {1 }
	Port: TOP_Pipeline_VITIS_LOOP_433_1 : sext_ln1245_2 | {1 }
	Port: TOP_Pipeline_VITIS_LOOP_433_1 : sext_ln1245_3 | {1 }
	Port: TOP_Pipeline_VITIS_LOOP_433_1 : sext_ln1245_4 | {1 }
	Port: TOP_Pipeline_VITIS_LOOP_433_1 : sext_ln1245_5 | {1 }
	Port: TOP_Pipeline_VITIS_LOOP_433_1 : sext_ln1245_6 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln433 : 2
		add_ln433 : 2
		br_ln433 : 3
		j_1_cast : 2
		zext_ln1169 : 2
		Q_addr : 3
		xor_ln1169 : 2
		zext_ln1169_1 : 2
		Q_addr_1 : 3
		tmp_3 : 2
		Q_addr_2 : 3
		sext_ln1169 : 2
		zext_ln1169_2 : 3
		Q_addr_3 : 4
		tmp_4 : 2
		Q_addr_4 : 3
		add_ln1169 : 3
		zext_ln1169_3 : 4
		Q_addr_5 : 5
		tmp_5 : 2
		Q_addr_6 : 3
		sext_ln1169_1 : 2
		zext_ln1169_4 : 3
		Q_addr_7 : 4
		Q_load : 4
		Q_load_1 : 4
		Q_load_2 : 4
		Q_load_3 : 5
		Q_load_4 : 4
		Q_load_5 : 6
		Q_load_6 : 4
		Q_load_7 : 5
		store_ln433 : 3
	State 2
		sext_ln717_1 : 1
		mul_ln717 : 2
	State 3
		mul_ln1245 : 1
	State 4
		mul_ln1245_1 : 1
	State 5
		tmp_6 : 1
		shl_ln : 2
		add_ln1245 : 3
		mul_ln1245_2 : 1
	State 6
		tmp_7 : 1
		shl_ln737_1 : 2
		add_ln1245_1 : 3
		mul_ln1245_3 : 1
	State 7
		tmp_8 : 1
		shl_ln737_2 : 2
		add_ln1245_2 : 3
		mul_ln1245_4 : 1
	State 8
		tmp_9 : 1
		shl_ln737_3 : 2
		add_ln1245_3 : 3
		mul_ln1245_5 : 1
	State 9
		tmp_s : 1
		shl_ln737_4 : 2
		add_ln1245_4 : 3
		mul_ln1245_6 : 1
	State 10
		tmp_1 : 1
		shl_ln737_5 : 2
		add_ln1245_5 : 3
	State 11
		tmp_2 : 1
		shl_ln737_6 : 2
		add_ln1245_6 : 3
	State 12
		trunc_ln717_7 : 1
		store_ln438 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|    add   |        add_ln433_fu_276        |    0    |    0    |    12   |
|          |        add_ln1169_fu_329       |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln433_fu_270       |    0    |    0    |    9    |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_523           |    1    |    0    |    0    |
|          |           grp_fu_531           |    1    |    0    |    0    |
|          |           grp_fu_539           |    1    |    0    |    0    |
|  muladd  |           grp_fu_547           |    1    |    0    |    0    |
|          |           grp_fu_555           |    1    |    0    |    0    |
|          |           grp_fu_563           |    1    |    0    |    0    |
|          |           grp_fu_571           |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|    xor   |        xor_ln1169_fu_291       |    0    |    0    |    4    |
|----------|--------------------------------|---------|---------|---------|
|    mul   |           grp_fu_517           |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |  sext_ln1245_6_read_read_fu_72 |    0    |    0    |    0    |
|          |  sext_ln1245_5_read_read_fu_78 |    0    |    0    |    0    |
|          |  sext_ln1245_4_read_read_fu_84 |    0    |    0    |    0    |
|   read   |  sext_ln1245_3_read_read_fu_90 |    0    |    0    |    0    |
|          |  sext_ln1245_2_read_read_fu_96 |    0    |    0    |    0    |
|          | sext_ln1245_1_read_read_fu_102 |    0    |    0    |    0    |
|          |  sext_ln1245_read_read_fu_108  |    0    |    0    |    0    |
|          |   sext_ln717_read_read_fu_114  |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |    sext_ln1245_6_cast_fu_230   |    0    |    0    |    0    |
|          |    sext_ln1245_5_cast_fu_234   |    0    |    0    |    0    |
|          |    sext_ln1245_4_cast_fu_238   |    0    |    0    |    0    |
|          |    sext_ln1245_3_cast_fu_242   |    0    |    0    |    0    |
|          |    sext_ln1245_2_cast_fu_246   |    0    |    0    |    0    |
|          |    sext_ln1245_1_cast_fu_250   |    0    |    0    |    0    |
|          |     sext_ln1245_cast_fu_254    |    0    |    0    |    0    |
|          |     sext_ln717_cast_fu_258     |    0    |    0    |    0    |
|   sext   |       sext_ln1169_fu_311       |    0    |    0    |    0    |
|          |      sext_ln1169_1_fu_349      |    0    |    0    |    0    |
|          |       sext_ln717_1_fu_363      |    0    |    0    |    0    |
|          |      sext_ln1245_7_fu_367      |    0    |    0    |    0    |
|          |      sext_ln1245_8_fu_370      |    0    |    0    |    0    |
|          |      sext_ln1245_9_fu_390      |    0    |    0    |    0    |
|          |      sext_ln1245_10_fu_410     |    0    |    0    |    0    |
|          |      sext_ln1245_11_fu_430     |    0    |    0    |    0    |
|          |      sext_ln1245_12_fu_450     |    0    |    0    |    0    |
|          |      sext_ln1245_13_fu_470     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         j_1_cast_fu_282        |    0    |    0    |    0    |
|          |       zext_ln1169_fu_287       |    0    |    0    |    0    |
|   zext   |      zext_ln1169_1_fu_297      |    0    |    0    |    0    |
|          |      zext_ln1169_2_fu_315      |    0    |    0    |    0    |
|          |      zext_ln1169_3_fu_335      |    0    |    0    |    0    |
|          |      zext_ln1169_4_fu_353      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_3_fu_302          |    0    |    0    |    0    |
|          |          tmp_4_fu_320          |    0    |    0    |    0    |
|          |          tmp_5_fu_340          |    0    |    0    |    0    |
|          |          shl_ln_fu_382         |    0    |    0    |    0    |
|bitconcatenate|       shl_ln737_1_fu_402       |    0    |    0    |    0    |
|          |       shl_ln737_2_fu_422       |    0    |    0    |    0    |
|          |       shl_ln737_3_fu_442       |    0    |    0    |    0    |
|          |       shl_ln737_4_fu_462       |    0    |    0    |    0    |
|          |       shl_ln737_5_fu_482       |    0    |    0    |    0    |
|          |       shl_ln737_6_fu_499       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_6_fu_373          |    0    |    0    |    0    |
|          |          tmp_7_fu_393          |    0    |    0    |    0    |
|          |          tmp_8_fu_413          |    0    |    0    |    0    |
|partselect|          tmp_9_fu_433          |    0    |    0    |    0    |
|          |          tmp_s_fu_453          |    0    |    0    |    0    |
|          |          tmp_1_fu_473          |    0    |    0    |    0    |
|          |          tmp_2_fu_490          |    0    |    0    |    0    |
|          |      trunc_ln717_7_fu_507      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    8    |    0    |    38   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     Q_addr_1_reg_640     |    6   |
|     Q_addr_2_reg_645     |    6   |
|     Q_addr_3_reg_650     |    6   |
|     Q_addr_4_reg_655     |    6   |
|     Q_addr_5_reg_660     |    6   |
|     Q_addr_6_reg_665     |    6   |
|     Q_addr_7_reg_670     |    6   |
|      Q_addr_reg_635      |    6   |
|     Q_load_1_reg_680     |   16   |
|     Q_load_2_reg_685     |   16   |
|     Q_load_3_reg_690     |   16   |
|     Q_load_4_reg_695     |   16   |
|     Q_load_5_reg_700     |   16   |
|     Q_load_6_reg_705     |   16   |
|     Q_load_7_reg_710     |   16   |
|    icmp_ln433_reg_626    |    1   |
|     j_1_cast_reg_630     |   64   |
|         j_reg_579        |    4   |
|  sext_ln1245_10_reg_740  |   24   |
|  sext_ln1245_11_reg_750  |   24   |
|  sext_ln1245_12_reg_760  |   24   |
|  sext_ln1245_13_reg_770  |   24   |
|sext_ln1245_1_cast_reg_611|   24   |
|sext_ln1245_2_cast_reg_606|   24   |
|sext_ln1245_3_cast_reg_601|   24   |
|sext_ln1245_4_cast_reg_596|   24   |
|sext_ln1245_5_cast_reg_591|   24   |
|sext_ln1245_6_cast_reg_586|   24   |
|   sext_ln1245_7_reg_715  |   24   |
|   sext_ln1245_8_reg_720  |   24   |
|   sext_ln1245_9_reg_730  |   24   |
| sext_ln1245_cast_reg_616 |   24   |
|   sext_ln717_1_reg_675   |   24   |
|  sext_ln717_cast_reg_621 |   24   |
|    shl_ln737_1_reg_735   |   24   |
|    shl_ln737_2_reg_745   |   24   |
|    shl_ln737_3_reg_755   |   24   |
|    shl_ln737_4_reg_765   |   24   |
|    shl_ln737_5_reg_775   |   24   |
|    shl_ln737_6_reg_780   |   24   |
|      shl_ln_reg_725      |   24   |
+--------------------------+--------+
|           Total          |   781  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_176 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_176 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_176 |  p5  |   2  |  16  |   32   ||    9    |
| grp_access_fu_176 |  p8  |   2  |   6  |   12   ||    9    |
| grp_access_fu_176 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_176 |  p13 |   2  |  16  |   32   ||    9    |
| grp_access_fu_176 |  p16 |   2  |   6  |   12   ||    9    |
| grp_access_fu_176 |  p18 |   2  |   0  |    0   ||    9    |
|     grp_fu_517    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_523    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_523    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_531    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_531    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_539    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_539    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_547    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_547    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_555    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_555    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_563    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_563    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_571    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_571    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   580  ||  9.821  ||   207   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   38   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   207  |
|  Register |    -   |    -   |   781  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    9   |   781  |   245  |
+-----------+--------+--------+--------+--------+
