<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_T_Aca_U_Ru_e5596e3e</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Ru_e5596e3e'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_T_Aca_U_Ru_e5596e3e')">rsnoc_z_H_R_T_Aca_U_Ru_e5596e3e</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod772.html#Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod772.html#inst_tag_73382"  onclick="showContent('inst_tag_73382')">config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.DtpTxClkAdapt_Switch2_Async</a></td>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73382_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73382_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73382_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod772.html#inst_tag_73385"  onclick="showContent('inst_tag_73385')">config_ss_tb.DUT.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></td>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73385_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73385_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73385_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod772.html#inst_tag_73386"  onclick="showContent('inst_tag_73386')">config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></td>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73386_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73386_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73386_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod772.html#inst_tag_73387"  onclick="showContent('inst_tag_73387')">config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpTxClkAdapt_Switch1Resp002_Async</a></td>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73387_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73387_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73387_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod772.html#inst_tag_73388"  onclick="showContent('inst_tag_73388')">config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></td>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73388_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73388_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73388_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod772.html#inst_tag_73389"  onclick="showContent('inst_tag_73389')">config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></td>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73389_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73389_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73389_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod772.html#inst_tag_73390"  onclick="showContent('inst_tag_73390')">config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></td>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73390_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73390_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73390_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod772.html#inst_tag_73391"  onclick="showContent('inst_tag_73391')">config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></td>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73391_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73391_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73391_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod772.html#inst_tag_73392"  onclick="showContent('inst_tag_73392')">config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_T_Async</a></td>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73392_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73392_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73392_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod772.html#inst_tag_73395"  onclick="showContent('inst_tag_73395')">config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpTxClkAdapt_Switch1Resp003_Async</a></td>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73395_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73395_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73395_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod772.html#inst_tag_73396"  onclick="showContent('inst_tag_73396')">config_ss_tb.DUT.flexnoc.Link_main.DtpTxClkAdapt_ddr_axi_s1_T_Async</a></td>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73396_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73396_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73396_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod772.html#inst_tag_73397"  onclick="showContent('inst_tag_73397')">config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpTxClkAdapt_fpga_axi_m1_I_Async</a></td>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73397_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73397_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73397_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod772.html#inst_tag_73383"  onclick="showContent('inst_tag_73383')">config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></td>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73383_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73383_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73383_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod772.html#inst_tag_73384"  onclick="showContent('inst_tag_73384')">config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></td>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73384_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73384_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73384_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod772.html#inst_tag_73393"  onclick="showContent('inst_tag_73393')">config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></td>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73393_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73393_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73393_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod772.html#inst_tag_73394"  onclick="showContent('inst_tag_73394')">config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></td>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73394_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73394_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73394_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_73382'>
<hr>
<a name="inst_tag_73382"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_73382" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.DtpTxClkAdapt_Switch2_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73382_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73382_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73382_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.99</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.87</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod537.html#inst_tag_38649" >fpga_axi_m1_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1049.html#inst_tag_91339" id="tag_urg_inst_91339">Rf</a></td>
<td class="s7 cl rt"> 71.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1967.html#inst_tag_243458" id="tag_urg_inst_243458">urs</a></td>
<td class="s7 cl rt"> 77.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33210" id="tag_urg_inst_33210">urs43</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33209" id="tag_urg_inst_33209">urs44</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76281" id="tag_urg_inst_76281">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76282" id="tag_urg_inst_76282">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73385'>
<hr>
<a name="inst_tag_73385"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_73385" >config_ss_tb.DUT.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73385_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73385_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73385_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.99</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.87</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod161.html#inst_tag_13336" >Switch15_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1049.html#inst_tag_91347" id="tag_urg_inst_91347">Rf</a></td>
<td class="s7 cl rt"> 71.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1967.html#inst_tag_243462" id="tag_urg_inst_243462">urs</a></td>
<td class="s7 cl rt"> 77.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33226" id="tag_urg_inst_33226">urs43</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33225" id="tag_urg_inst_33225">urs44</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76293" id="tag_urg_inst_76293">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76294" id="tag_urg_inst_76294">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73386'>
<hr>
<a name="inst_tag_73386"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_73386" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73386_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73386_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73386_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.99</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.87</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod858.html#inst_tag_75764" >fpga_ahb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1049.html#inst_tag_91349" id="tag_urg_inst_91349">Rf</a></td>
<td class="s7 cl rt"> 71.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1967.html#inst_tag_243463" id="tag_urg_inst_243463">urs</a></td>
<td class="s7 cl rt"> 77.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33230" id="tag_urg_inst_33230">urs43</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33229" id="tag_urg_inst_33229">urs44</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76296" id="tag_urg_inst_76296">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76297" id="tag_urg_inst_76297">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73387'>
<hr>
<a name="inst_tag_73387"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_73387" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpTxClkAdapt_Switch1Resp002_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73387_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73387_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73387_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.99</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.87</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod856.html#inst_tag_75739" >ddr_axi_s2_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1049.html#inst_tag_91357" id="tag_urg_inst_91357">Rf</a></td>
<td class="s7 cl rt"> 71.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1967.html#inst_tag_243467" id="tag_urg_inst_243467">urs</a></td>
<td class="s7 cl rt"> 77.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33246" id="tag_urg_inst_33246">urs43</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33245" id="tag_urg_inst_33245">urs44</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76308" id="tag_urg_inst_76308">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76309" id="tag_urg_inst_76309">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73388'>
<hr>
<a name="inst_tag_73388"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_73388" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73388_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73388_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73388_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.99</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.87</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1551.html#inst_tag_188094" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1049.html#inst_tag_91359" id="tag_urg_inst_91359">Rf</a></td>
<td class="s7 cl rt"> 71.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1967.html#inst_tag_243468" id="tag_urg_inst_243468">urs</a></td>
<td class="s7 cl rt"> 77.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33250" id="tag_urg_inst_33250">urs43</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33249" id="tag_urg_inst_33249">urs44</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76311" id="tag_urg_inst_76311">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76312" id="tag_urg_inst_76312">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73389'>
<hr>
<a name="inst_tag_73389"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_73389" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73389_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73389_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73389_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.99</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.87</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1551.html#inst_tag_188094" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1049.html#inst_tag_91360" id="tag_urg_inst_91360">Rf</a></td>
<td class="s7 cl rt"> 71.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1967.html#inst_tag_243469" id="tag_urg_inst_243469">urs</a></td>
<td class="s7 cl rt"> 77.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33252" id="tag_urg_inst_33252">urs43</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33251" id="tag_urg_inst_33251">urs44</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76313" id="tag_urg_inst_76313">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76314" id="tag_urg_inst_76314">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73390'>
<hr>
<a name="inst_tag_73390"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_73390" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73390_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73390_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73390_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.99</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.87</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1551.html#inst_tag_188094" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1049.html#inst_tag_91361" id="tag_urg_inst_91361">Rf</a></td>
<td class="s7 cl rt"> 71.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1967.html#inst_tag_243470" id="tag_urg_inst_243470">urs</a></td>
<td class="s7 cl rt"> 77.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33254" id="tag_urg_inst_33254">urs43</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33253" id="tag_urg_inst_33253">urs44</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76315" id="tag_urg_inst_76315">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76316" id="tag_urg_inst_76316">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73391'>
<hr>
<a name="inst_tag_73391"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_73391" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73391_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73391_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73391_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.99</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.87</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1551.html#inst_tag_188094" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1049.html#inst_tag_91362" id="tag_urg_inst_91362">Rf</a></td>
<td class="s7 cl rt"> 71.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1967.html#inst_tag_243471" id="tag_urg_inst_243471">urs</a></td>
<td class="s7 cl rt"> 77.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33256" id="tag_urg_inst_33256">urs43</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33255" id="tag_urg_inst_33255">urs44</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76317" id="tag_urg_inst_76317">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76318" id="tag_urg_inst_76318">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73392'>
<hr>
<a name="inst_tag_73392"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_73392" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73392_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73392_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73392_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.99</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.87</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1551.html#inst_tag_188094" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1049.html#inst_tag_91363" id="tag_urg_inst_91363">Rf</a></td>
<td class="s7 cl rt"> 71.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1967.html#inst_tag_243472" id="tag_urg_inst_243472">urs</a></td>
<td class="s7 cl rt"> 77.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33258" id="tag_urg_inst_33258">urs43</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33257" id="tag_urg_inst_33257">urs44</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76319" id="tag_urg_inst_76319">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76320" id="tag_urg_inst_76320">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73395'>
<hr>
<a name="inst_tag_73395"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy10.html#tag_urg_inst_73395" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpTxClkAdapt_Switch1Resp003_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73395_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73395_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73395_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.99</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.87</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod872.html#inst_tag_76069" >ddr_axi_s1_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1049.html#inst_tag_91370" id="tag_urg_inst_91370">Rf</a></td>
<td class="s7 cl rt"> 71.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1967.html#inst_tag_243476" id="tag_urg_inst_243476">urs</a></td>
<td class="s7 cl rt"> 77.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33272" id="tag_urg_inst_33272">urs43</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33271" id="tag_urg_inst_33271">urs44</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76330" id="tag_urg_inst_76330">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76331" id="tag_urg_inst_76331">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73396'>
<hr>
<a name="inst_tag_73396"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_73396" >config_ss_tb.DUT.flexnoc.Link_main.DtpTxClkAdapt_ddr_axi_s1_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73396_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73396_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73396_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.99</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.87</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  3.07</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.07</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod767.html#inst_tag_73377" >Link_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1049.html#inst_tag_91372" id="tag_urg_inst_91372">Rf</a></td>
<td class="s7 cl rt"> 71.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1967.html#inst_tag_243477" id="tag_urg_inst_243477">urs</a></td>
<td class="s7 cl rt"> 77.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33276" id="tag_urg_inst_33276">urs43</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33275" id="tag_urg_inst_33275">urs44</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76333" id="tag_urg_inst_76333">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76334" id="tag_urg_inst_76334">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73397'>
<hr>
<a name="inst_tag_73397"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_73397" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpTxClkAdapt_fpga_axi_m1_I_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73397_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73397_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73397_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.99</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.87</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod979.html#inst_tag_83444" >Switch1Resp002_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1049.html#inst_tag_91379" id="tag_urg_inst_91379">Rf</a></td>
<td class="s7 cl rt"> 71.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1967.html#inst_tag_243478" id="tag_urg_inst_243478">urs</a></td>
<td class="s7 cl rt"> 77.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33290" id="tag_urg_inst_33290">urs43</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33289" id="tag_urg_inst_33289">urs44</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76341" id="tag_urg_inst_76341">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76342" id="tag_urg_inst_76342">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73383'>
<hr>
<a name="inst_tag_73383"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_73383" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73383_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73383_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73383_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.21</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.77</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 12.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod601.html#inst_tag_59037" >Switch20Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1049.html#inst_tag_91340" id="tag_urg_inst_91340">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1967.html#inst_tag_243459" id="tag_urg_inst_243459">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33212" id="tag_urg_inst_33212">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33211" id="tag_urg_inst_33211">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76283" id="tag_urg_inst_76283">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76284" id="tag_urg_inst_76284">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73384'>
<hr>
<a name="inst_tag_73384"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_73384" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73384_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73384_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73384_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.21</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.77</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.93</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.93</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod368.html#inst_tag_31500" >Switch23Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1049.html#inst_tag_91342" id="tag_urg_inst_91342">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1967.html#inst_tag_243460" id="tag_urg_inst_243460">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33216" id="tag_urg_inst_33216">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33215" id="tag_urg_inst_33215">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76286" id="tag_urg_inst_76286">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76287" id="tag_urg_inst_76287">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73393'>
<hr>
<a name="inst_tag_73393"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_73393" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73393_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73393_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73393_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.21</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.77</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod51.html#inst_tag_2595" >Switch14Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1049.html#inst_tag_91366" id="tag_urg_inst_91366">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1967.html#inst_tag_243474" id="tag_urg_inst_243474">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33264" id="tag_urg_inst_33264">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33263" id="tag_urg_inst_33263">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76324" id="tag_urg_inst_76324">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76325" id="tag_urg_inst_76325">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73394'>
<hr>
<a name="inst_tag_73394"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_73394" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod772.html#inst_tag_73394_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod772.html#inst_tag_73394_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod772.html#inst_tag_73394_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.21</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.77</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 22.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod67.html#inst_tag_2880" >Switch13Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1049.html#inst_tag_91368" id="tag_urg_inst_91368">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1967.html#inst_tag_243475" id="tag_urg_inst_243475">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33268" id="tag_urg_inst_33268">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33267" id="tag_urg_inst_33267">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76327" id="tag_urg_inst_76327">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_76328" id="tag_urg_inst_76328">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Ru_e5596e3e'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod772.html" >rsnoc_z_H_R_T_Aca_U_Ru_e5596e3e</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod772.html" >rsnoc_z_H_R_T_Aca_U_Ru_e5596e3e</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod772.html" >rsnoc_z_H_R_T_Aca_U_Ru_e5596e3e</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73382'>
<a name="inst_tag_73382_Line"></a>
<b>Line Coverage for Instance : <a href="mod772.html#inst_tag_73382" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.DtpTxClkAdapt_Switch2_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73382_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod772.html#inst_tag_73382" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.DtpTxClkAdapt_Switch2_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73382_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod772.html#inst_tag_73382" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.DtpTxClkAdapt_Switch2_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73385'>
<a name="inst_tag_73385_Line"></a>
<b>Line Coverage for Instance : <a href="mod772.html#inst_tag_73385" >config_ss_tb.DUT.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73385_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod772.html#inst_tag_73385" >config_ss_tb.DUT.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73385_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod772.html#inst_tag_73385" >config_ss_tb.DUT.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73386'>
<a name="inst_tag_73386_Line"></a>
<b>Line Coverage for Instance : <a href="mod772.html#inst_tag_73386" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73386_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod772.html#inst_tag_73386" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73386_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod772.html#inst_tag_73386" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73387'>
<a name="inst_tag_73387_Line"></a>
<b>Line Coverage for Instance : <a href="mod772.html#inst_tag_73387" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73387_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod772.html#inst_tag_73387" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73387_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod772.html#inst_tag_73387" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73388'>
<a name="inst_tag_73388_Line"></a>
<b>Line Coverage for Instance : <a href="mod772.html#inst_tag_73388" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73388_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod772.html#inst_tag_73388" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73388_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod772.html#inst_tag_73388" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73389'>
<a name="inst_tag_73389_Line"></a>
<b>Line Coverage for Instance : <a href="mod772.html#inst_tag_73389" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73389_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod772.html#inst_tag_73389" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73389_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod772.html#inst_tag_73389" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73390'>
<a name="inst_tag_73390_Line"></a>
<b>Line Coverage for Instance : <a href="mod772.html#inst_tag_73390" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73390_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod772.html#inst_tag_73390" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73390_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod772.html#inst_tag_73390" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73391'>
<a name="inst_tag_73391_Line"></a>
<b>Line Coverage for Instance : <a href="mod772.html#inst_tag_73391" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73391_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod772.html#inst_tag_73391" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73391_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod772.html#inst_tag_73391" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73392'>
<a name="inst_tag_73392_Line"></a>
<b>Line Coverage for Instance : <a href="mod772.html#inst_tag_73392" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73392_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod772.html#inst_tag_73392" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73392_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod772.html#inst_tag_73392" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73395'>
<a name="inst_tag_73395_Line"></a>
<b>Line Coverage for Instance : <a href="mod772.html#inst_tag_73395" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpTxClkAdapt_Switch1Resp003_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73395_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod772.html#inst_tag_73395" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpTxClkAdapt_Switch1Resp003_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73395_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod772.html#inst_tag_73395" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpTxClkAdapt_Switch1Resp003_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73396'>
<a name="inst_tag_73396_Line"></a>
<b>Line Coverage for Instance : <a href="mod772.html#inst_tag_73396" >config_ss_tb.DUT.flexnoc.Link_main.DtpTxClkAdapt_ddr_axi_s1_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73396_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod772.html#inst_tag_73396" >config_ss_tb.DUT.flexnoc.Link_main.DtpTxClkAdapt_ddr_axi_s1_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73396_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod772.html#inst_tag_73396" >config_ss_tb.DUT.flexnoc.Link_main.DtpTxClkAdapt_ddr_axi_s1_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73397'>
<a name="inst_tag_73397_Line"></a>
<b>Line Coverage for Instance : <a href="mod772.html#inst_tag_73397" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpTxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73397_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod772.html#inst_tag_73397" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpTxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73397_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod772.html#inst_tag_73397" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpTxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73383'>
<a name="inst_tag_73383_Line"></a>
<b>Line Coverage for Instance : <a href="mod772.html#inst_tag_73383" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73383_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod772.html#inst_tag_73383" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73383_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod772.html#inst_tag_73383" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73384'>
<a name="inst_tag_73384_Line"></a>
<b>Line Coverage for Instance : <a href="mod772.html#inst_tag_73384" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73384_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod772.html#inst_tag_73384" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73384_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod772.html#inst_tag_73384" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73393'>
<a name="inst_tag_73393_Line"></a>
<b>Line Coverage for Instance : <a href="mod772.html#inst_tag_73393" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73393_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod772.html#inst_tag_73393" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73393_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod772.html#inst_tag_73393" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73394'>
<a name="inst_tag_73394_Line"></a>
<b>Line Coverage for Instance : <a href="mod772.html#inst_tag_73394" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73394_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod772.html#inst_tag_73394" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73394_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod772.html#inst_tag_73394" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_73382">
    <li>
      <a href="#inst_tag_73382_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73382_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73382_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73383">
    <li>
      <a href="#inst_tag_73383_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73383_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73383_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73384">
    <li>
      <a href="#inst_tag_73384_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73384_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73384_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73385">
    <li>
      <a href="#inst_tag_73385_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73385_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73385_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73386">
    <li>
      <a href="#inst_tag_73386_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73386_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73386_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73387">
    <li>
      <a href="#inst_tag_73387_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73387_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73387_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73388">
    <li>
      <a href="#inst_tag_73388_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73388_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73388_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73389">
    <li>
      <a href="#inst_tag_73389_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73389_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73389_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73390">
    <li>
      <a href="#inst_tag_73390_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73390_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73390_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73391">
    <li>
      <a href="#inst_tag_73391_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73391_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73391_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73392">
    <li>
      <a href="#inst_tag_73392_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73392_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73392_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73393">
    <li>
      <a href="#inst_tag_73393_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73393_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73393_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73394">
    <li>
      <a href="#inst_tag_73394_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73394_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73394_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73395">
    <li>
      <a href="#inst_tag_73395_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73395_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73395_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73396">
    <li>
      <a href="#inst_tag_73396_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73396_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73396_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73397">
    <li>
      <a href="#inst_tag_73397_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73397_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73397_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_T_Aca_U_Ru_e5596e3e">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
