
Software_River/\.vscode/settings\.json

FPGA/River_SoC_V10\.0/riscv_vhdl/examples/bootrom_tests/makefiles/_bootrom_tests-comp\.err
