-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
-- Date        : Tue May 19 10:21:01 2020
-- Host        : bergauer-X1 running 64-bit Linux Mint 19.2 Tina
-- Command     : write_vhdl -force -mode funcsim -rename_top rom_lut_muon_inv_dr_sq_6 -prefix
--               rom_lut_muon_inv_dr_sq_6_ rom_lut_muon_inv_dr_sq_6_sim_netlist.vhdl
-- Design      : rom_lut_muon_inv_dr_sq_6
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1927-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"83E1E1C73999B69583E1E1C7399934B583E1E1C7399924AD83E1E3C6319B25AA",
      INITP_01 => X"C1F0F1E39CCCDB4A81F0F1E318CC9A5A81E0F1C718CD925681E0E1C7199992D5",
      INITP_02 => X"C0F078E18C664DA5C1F070E38C66492DC1F0F0E38CC4C929C1F0F0E39CCCDB6A",
      INITP_03 => X"E0F87871C63326DAE0F87871C6736692C0F87871CE666494C0F878F1CE666CB5",
      INITP_04 => X"E07C3C38E3199B6DE07C3C38E7399369E0783C78E733324BE0F83C70C733365A",
      INITP_05 => X"F03C1E1C718CCD92F07C1E3C739CC9B6F07C3C3863999934F07C3C38E3199925",
      INITP_06 => X"F83E0F1E38C6664DF83E0F1E39CE66C9F03E1E1C31CC6CDBF03E1E1C718CCC9A",
      INITP_07 => X"FC1F078F1C633336F81F0F0F1CE73326F81F0F0E38E63364F81E0F0E38E6666D",
      INITP_08 => X"FC0F87C78E318CD9FC0F87878E31999BFC0F87870C739993FC1F07871C7319B2",
      INITP_09 => X"7E07C3E3C71CE6667E07C3C3C718C66C7E0F83C38738CCCCFE0F83C38E39CCCD",
      INITP_0A => X"3F03E1F1E38E331B3F03E1E1E38E73337F07C1E1C38C63327E07C1E1C71C6666",
      INITP_0B => X"1F81F0F870E318CC3F83F0F0F1C719CC3F83E0F0F1C739993F03E0F0E1C63199",
      INITP_0C => X"0FC0F83C3871CE731FC1F87C78F18E661F81F07878E38C661F81F07870E39CC6",
      INITP_0D => X"0FE07C1E1E38E3980FE07C3E1C38E3190FC0F83C3C78E7310FC0F83C3C71C633",
      INITP_0E => X"07F03E0F0F0E38C607F03E0F0F1C31CE07E07E1F0E1C718C07E07C1E1E1C739C",
      INITP_0F => X"03F81F07C3C70E7103F81F0787871C7303F83F07878F1C6303F03E0F870E38E7",
      INIT_00 => X"6ED23AA41181F46BE563E46AF38013A943E48933E3995415DDAC815E422E231F",
      INIT_01 => X"F7255484B5E61A4F84BBF32D68A4E22162A4E82E75BE0A57A6F74A9FF751AE0D",
      INIT_02 => X"5DC12891FD6DDF55CE4BCB50D865F58B24C3650FBD712AEAB07C4F290BF4E6DF",
      INIT_03 => X"F21F4E7EAFE013487DB4EC25609CD918589ADE236AB3FE4B99EA3D91E9429EFC",
      INIT_04 => X"4DB0157EEA58CA3FB733B236BD48D86C04A043EB974800BE824C1DF5D4BAA99F",
      INIT_05 => X"EC194877A8DA0D4175ACE41D5793D00F4F90D4195FA8F23E8DDD2F84DA338EEC",
      INIT_06 => X"3C9E036BD644B529A01B991CA22CB94CE48020C67121D692541CEAC09C806B5F",
      INIT_07 => X"E6134271A0D306396EA4DB154F8AC7054587C90E549DE63280D02175CC247FDC",
      INIT_08 => X"2B8CF158C22F9F128903800187109D2EC45EFDA14AF8AC6626EBB88A64452E1E",
      INIT_09 => X"E00D3A6B9BCBFE31679DD40C4681BEFC3A7CBF034991DB2673C21467BD156FCC",
      INIT_0A => X"197BDE45AE1A89FC71EB67E76BF37F0FA23CD97C23D0823AF7BB85552C0BF0DE",
      INIT_0B => X"DA07356494C4F62A5E95CB043E77B5F23172B5F83E85CF1966B50659AE055FBB",
      INIT_0C => X"0869CC319A0574E55AD24DCD4FD661EF821AB656FBA7570DC98A5220F4D0B39D",
      INIT_0D => X"D4012F5C8DBEEF23578DC4FC356EABE92868A9ED337AC20D59A8F84A9FF64FAA",
      INIT_0E => X"F756B91E85F05ECE42B934B233B942D061F79231D47E2DE09A591EEABC95755C",
      INIT_0F => X"CEFB285786B7E91C5085BBF32C65A2DF1E5E9FE2276EB6004C9AEA3C90E63F99",
      INIT_10 => X"E544A60A71DB48B72AA01A97169B23B040D46E0BAE5502B46B28EBB4845A371C",
      INIT_11 => X"C8F422507EB0E114487DB2EA235C99D4145394D71C62AAF33F8CDC2D81D62E88",
      INIT_12 => X"D33293F65CC531A01287007CFB7E05901FB24AE6852CD7873CF7B87E4C1FF9DB",
      INIT_13 => X"C1EE1B4977A9DA0C4075ABE21A538ECB09498ACB10569DE7327FCD1E71C61E77",
      INIT_14 => X"C11F7FE248B01B89FA6EE661DF61E670FD8F25C05F03AC5A0DC6844913E4BC9A",
      INIT_15 => X"BBE7144271A0D205386CA2D9114A85C2FF3E7EC1044A91DA2471BF0F62B60D66",
      INIT_16 => X"AF0D6CCE339A0572E255CB45C243C850DC6C019936D9802CDE945113DBA97E59",
      INIT_17 => X"B5E10E3A6A99CBFD306499D008417CB7F43374B5F93E84CC1763B10052A6FC55",
      INIT_18 => X"9DFA59BA1E85EE5AC93CB12AA626A930BB48DB740FB055FFAE631DDDA26E4018",
      INIT_19 => X"AEDA07346393C2F5285C90C7FF3872ADEA2868A9ED3177BF0955A2F14396EC43",
      INIT_1A => X"8BE745A6096FD743B122970E8908890F9926B74EE8852AD27E32E9A76A3302D7",
      INIT_1B => X"A8D4002D5C8BBBED205387BEF62E68A3E01E5C9EE1256BB2FB4693E23386DB32",
      INIT_1C => X"79D43191F459C02B98097CF36CEA6AEF77039326C05DFEA54F00B67131F7C497",
      INIT_1D => X"A1CDF9265484B4E4174B7EB5EC245E99D4135292D4185EA5ED3884D32375CA20",
      INIT_1E => X"67C11E7DDE43A9137FEF61D750CB4BCD55E06E019833D37720CE823AF9BC8656",
      INIT_1F => X"9BC6F21F4C7CABDD0F4277ACE31B538ECA084787C80C5197E02A76C31365B90E",
      INIT_20 => X"54AE0A68C92C92FB67D546BB33AD2CAE33BC48DA7008A74AF19D4E04C0814815",
      INIT_21 => X"94BFEB184574A4D4063A6EA2D9114A84C0FD3A7BBCFF448AD21B67B40354A7FD",
      INIT_22 => X"419BF653B4167BE34EBB2B9F158E0C8D119924B448DF7A1CC06B1ACE88460BD5",
      INIT_23 => X"8EB8E4113E6D9CCDFE316599D006407AB5F12F6FB0F2367CC40D58A4F34396EB",
      INIT_24 => X"2F87E23F9E0064CB35A11083F871ED6CEF75FF8D1FB550EF923AE7984F0BCD94",
      INIT_25 => X"87B1DD09376594C4F6285C90C6FD366EA9E62463A3E6296EB5FE4895E33385D9",
      INIT_26 => X"1C74CE2A88E94DB31C87F567DB52CD4BCD52DA67F78C24C16208B36217D08F54",
      INIT_27 => X"80AAD6022F5C8CBBED1F5387BBF32A649FDB185797D91C61A7EF3985D22273C7",
      INIT_28 => X"0960B91573D3359B026DDA4ABE34AD2AA92EB540CF62F89333D77E2CDE965214",
      INIT_29 => X"79A3CEFA275584B4E416497DB2E9215A94D00C4A8ACB0E5399E02A75C21162B4",
      INIT_2A => X"F64DA5005DBC1E82E953BF2EA0158E08880A9019A738CD6503A54BF6A65B15D4",
      INIT_2B => X"729CC7F3204C7CABDC0D4074A9DF164F89C4013F7EBF01458AD21A65B10050A2",
      INIT_2C => X"E33991EB47A5066AD038A41283F76EE865E66BF37E0DA038D47418C16E20D894",
      INIT_2D => X"6B95C0EB184573A2D304376A9FD40C437EB9F43171B2F3377CC30B55A1EF3E90",
      INIT_2E => X"D0257CD5318FEF51B61E88F565D84EC743C246CB56E4750BA442E48B36E69B54",
      INIT_2F => X"648EB8E4103C6B99CAFB2E6195CB013972ADE92663A4E6296DB4FB4590DD2C7D",
      INIT_30 => X"BD1168C01B78D7399D046DD948BA2EA6219F1FA52EBA4ADD7511B155FEAC5E15",
      INIT_31 => X"5D87B1DC08356392C1F224578BC0F62E67A0DD185897D81B5FA5EC3580CC1B6B",
      INIT_32 => X"AAFE53AB0561BF2083E951BC2A9B0E85FD7BFB7F04901EB046E07E20C67121D6",
      INIT_33 => X"5680AAD4002D5A89B9E91B4C80B6EC235C96D10D4A8AC90D5095DC256FBB0958",
      INIT_34 => X"97EA3F96EF4AA8076ACF36A00D7CEE64DC57D658DD65F28316AE4AEA8F37E596",
      INIT_35 => X"4F78A2CDF8255280B0E0114377ACE118508AC4FF3E7DBDFD4186CD145EAAF746",
      INIT_36 => X"83D62A80D83390EF50B41A83EF5DCE42B933B031B53CC755E77D17B557FEA858",
      INIT_37 => X"48719AC5F01C4977A7D7083A6DA0D70D457EB8F4316FAFF03377BD044D98E533",
      INIT_38 => X"70C2156BC21C78D63799FF67D13EAE21970F8B0A8D129B28B84CE48020C46C19",
      INIT_39 => X"416993BDE814416E9DCDFE306397CB023972ACE72462A0E22468ADF43C87D320",
      INIT_3A => X"5DAD0055AC0560BD1D7FE34AB4208E0074EC65E463E870FB891BB04AE98A30DB",
      INIT_3B => X"3A628BB5E00C386594C4F426588CC1F62E65A0DB165393D215589DE32B75C00E",
      INIT_3C => X"4999EB4096EE48A40364C82D96016EDF52C841BD3CBF44CD5AEB7E16B251F49D",
      INIT_3D => X"325A83ADD803305C8BBAEB1C4E82B6EC215A93CE0A4785C506498DD31A63AEFB",
      INIT_3E => X"3685D72A7FD7308CE949AC1178E24EBE2FA41C96149519A12AB94CE17B18B95F",
      INIT_3F => X"2B537CA5D0FB275482B1E1114377ABE0174E87C1FC3877B6F6397DC209529CE8",
      INIT_40 => X"2271C21469BF1873D02F90F45AC32E9C0D80F670EC6BEE73FD8919AD43DF7E21",
      INIT_41 => X"244B749DC7F21E4B79A7D708396CA0D40B417BB4EF2B69A7E82A6DB2F8408AD5",
      INIT_42 => X"0E5DADFF52A8005AB61475D73DA40E7BEB5DD249C442C347CD59E7790DA743E4",
      INIT_43 => X"1C446C95BFEA1642709ECDFE2F6195C9FF366EA7E21E5A99D91A5DA1E72E77C2",
      INIT_44 => X"FB4898E93C91E8419CF959BB1F85EE5AC839AD239B18981AA029B544D86E09A7",
      INIT_45 => X"153C648DB7E10D396594C2F325578ABEF32A6199D40F4C8AC90B4D91D61D65AF",
      INIT_46 => X"E73483D3257AD02882DF3D9E0167CE39A61587FD74EF6DEE72F88311A236CE6A",
      INIT_47 => X"0D345C85AED904305C8BB9E91A4C7EB2E61E558DC7023E7CBBFB3D80C50B539C",
      INIT_48 => X"D4206EBD0F62B80F68C42181E348AF1884F263D64CC642C043C951DD6CFE942E",
      INIT_49 => X"062D547DA6D0FB275380B0DF0F4173A7DB114880B9F4306CABEB2C6FB3F94089",
      INIT_4A => X"C00B59A8F84BA0F64FA90665C6298FF761CE3EB0259D179515991FA936C75AF1",
      INIT_4B => X"FE254C759EC7F21E4A77A6D40536689BD0053C73ACE6215E9CDB1C5EA2E72E76",
      INIT_4C => X"ACF74392E23487DD358EEA48A80A6FD63FAB198AFD74ED69E769ED75018F21B5",
      INIT_4D => X"F71D446C95BFE914416E9CCAFA2A5C90C4F92F659FD8134F8DCB0C4E91D51B63",
      INIT_4E => X"98E22E7CCB1C6FC41B74CE2B8AEC4FB51D87F464D64BC23CB93ABD43CB58E77A",
      INIT_4F => X"EF153C648DB6E00B376490C0EF205284B8EC215990CA05417EBCFC3D7FC30950",
      INIT_50 => X"85CE1966B50557AB0159B30F6DCD2F94FB64D03EAF2197118C0B8C109721AF3F",
      INIT_51 => X"E70D345C84ADD7022D5A87B6E4154677ACE0154C84BBF6316EACEB2C6EB1F63D",
      INIT_52 => X"71BA04509EEE3F92E73E97F24FAE1073D941AB1887F96EE55FDB5ADD62EB7604",
      INIT_53 => X"E0062C537CA4CEF924507DABDA0A3A6DA0D4083F75AEE8235F9CDB1B5C9FE429",
      INIT_54 => X"5DA5EF3A88D62779CE247CD63290F052B71E87F260D144B931AD2AAB2EB43EC9",
      INIT_55 => X"D8FE244B739CC5EF1A4573A0CFFF2F6194C7FC3168A0DA14508CCB0A4B8DD116",
      INIT_56 => X"4991DA2571BF0F60B40960B91471D03295FB63CD39A81A8E057EFA79FA7E0490",
      INIT_57 => X"D0F61C436A93BCE6113C6996C4F4245587BBEF245B92CB05407DB9F93A7BBE03",
      INIT_58 => X"357CC50F5AA8F7489AEE459DF753B11173D83EA71380EF63D84ECA47C649CE56",
      INIT_59 => X"C9EE143A628AB3DC07325E8CBAE918497BAEE2174C84BBF6316CA9E82869ACF0",
      INIT_5A => X"2168B0F94490DF2F80D42980D93491F051B51A82EC58C738AB2199159313951C",
      INIT_5B => X"C1E60B325981AAD3FD285480AFDD0D3E6EA2D40A3F75AEE7215C99D7175799DD",
      INIT_5C => X"0E539AE32D79C71667B90E64BC1672D03092F65DC5309D0D7EF36AE35EDE5FE3",
      INIT_5D => X"B9DE03295078A0CAF41E4A77A4D202316395C8FC31689FD8124D89C6054587C9",
      INIT_5E => X"FA3F85CD1762AFFD4D9FF2489FF853AF0E6FD2379F0874E253C53BB22DA929AA",
      INIT_5F => X"B1D6FB21476F97C0EA14406C99C7F6265787BBEF245A90C9023D78B5F43374B6",
      INIT_60 => X"E62A70B7004B97E43384D72B81D9338FED4DAF1278E14BB827970A80FA75F272",
      INIT_61 => X"A9CEF3183F668EB7E00A35618EBBEA1A4A7CAEE2164C82B9F32D68A4E22161A3",
      INIT_62 => X"D2165BA2EA337FCB1A6ABC0F64BB146FCC2A8BEE52B9228DFB6ADB51C741BB3A",
      INIT_63 => X"A1C5EA10365D85ADD6002B5783B1DF0E3E6EA0D4083D74ABE31D5793D10F4F90",
      INIT_64 => X"BE01468CD31C67B3004FA0F3479DF54FAA0867C92C92F963CF3DAE1F950D8502",
      INIT_65 => X"99BDE2072D547BA3CCF6214C77A5D302316294C7FA2F659CD40D4782BFFD3C7C",
      INIT_66 => X"AAED3176BD054F9AE73585D72A7FD62F89E644A4066BD139A40F7EF063D951CB",
      INIT_67 => X"91B5D9FF244B729AC3EC16416D99C8F6255587B9ED21568DC4FD3671ADEB2969",
      INIT_68 => X"97D91C60A6EE3781CD1B6ABB0D61B70F68C32180E144A80F79E451C031A61C94",
      INIT_69 => X"89ADD1F61B426990B9E20C37628FBBEA18497AACDF13487EB5ED26609CD91756",
      INIT_6A => X"83C4074B90D71F69B4014F9FF04398EF47A1FD5BBB1D80E64EB723900173E75E",
      INIT_6B => X"81A5C9ED13395F87AFD8012C5783B0DD0D3C6D9ED104396EA5DD154F8AC70443",
      INIT_6C => X"6FB0F2357AC007509BE63483D3267ACF2780DA3796F658BD238BF562D040B228",
      INIT_6D => X"799CC0E50A2F567DA5CDF7214C77A5D2FF306090C2F62A5F95CD053E79B5F230",
      INIT_6E => X"5B9BDD1F63A9EF3881CC1967B7085BB0065EB81370D03193F85FC8339F0D7FF2",
      INIT_6F => X"7194B8DC01264C739BC3EC16416D99C6F4235384B5E81C5086BDF42D67A3DF1D",
      INIT_70 => X"4887C80A4D92D81F68B2FE4B9AEA3C90E53C95EF4BA9096BCE339B046FDB4ABC",
      INIT_71 => X"698CAFD3F81D436A91B9E20C36618DBAE8164675A7DA0D4175ADE41C5690CB09",
      INIT_72 => X"3473B3F4377BC0074F98E3307ECD1E71C51B72CB2683E242A4086ED53FAB1887",
      INIT_73 => X"6184A7CAEF143A6087AFD7012B5580AEDB08396999CBFD31679DD20B437EB9F6",
      INIT_74 => X"205E9EDF2164A8EE367EC91461B00051A5F950A8025DBA197ADD41A70F79E553",
      INIT_75 => X"597B9EC2E60B30567DA5CDF6204A76A2CFFD2A5B8CBDEF23578DC2FA336CA7E3",
      INIT_76 => X"0D4A89C90A4D91D61D65AEF94592E23284D82E85DD3793F151B21579E048B31F",
      INIT_77 => X"517396B9DD01274C739AC2EB153F6A96C2EF1E4E7EAFE114487DB2E9215A95D0",
      INIT_78 => X"F93674B4F43679BE044B93DD2875C31364B70B61B9126DC92787E94CB11880EB",
      INIT_79 => X"496B8DB0D4F81D436990B8E009335E89B6E3114070A0D205386CA2D80F4982BD",
      INIT_7A => X"E4225F9EDE1F62A6EB3179C20C58A5F44496E93E95ED46A1FE5DBD1F82E84FB7",
      INIT_7B => X"416285A7CBEF14395F86ADD5FE28527EA9D604336292C2F6285C92C8FF3770A9",
      INIT_7C => X"D20E4B89C8094B8ED2175EA7F03B88D52575C81B71C7207AD53391F254B81D84",
      INIT_7D => X"395A7C9FC2E60A2F557BA3CBF31C47719DCAF6255384B5E6184C81B7ED255C97",
      INIT_7E => X"BEFA3674B2F23376B9FE448CD41E6AB70555A6F94DA2FA52AD0966C52687EC52",
      INIT_7F => X"30527396B9DC01254B7198C0E8113A6590BDEA184675A6D7083D71A6DB134A84",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_30\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F0F10101011111212131314",
      INIT_01 => X"050606060606060606060607070707070707070808080808080809090909090A",
      INIT_02 => X"0A0A0A0A0A0B0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F0F10101011111212121313",
      INIT_03 => X"0506060606060606060606070707070707070708080808080808090909090909",
      INIT_04 => X"0A0A0A0A0A0B0B0B0B0C0C0C0C0D0D0D0E0E0E0E0F0F10101011111112121313",
      INIT_05 => X"0506060606060606060606070707070707070708080808080808090909090909",
      INIT_06 => X"0A0A0A0A0A0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F101011111112121313",
      INIT_07 => X"0506060606060606060606070707070707070708080808080808090909090909",
      INIT_08 => X"0A0A0A0A0A0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F101010111112121313",
      INIT_09 => X"0506060606060606060606070707070707070708080808080808090909090909",
      INIT_0A => X"0A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F0F101010111112121213",
      INIT_0B => X"0506060606060606060606070707070707070707080808080808090909090909",
      INIT_0C => X"0A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0E0E0E0E0F0F101010111111121213",
      INIT_0D => X"0506060606060606060606060707070707070707080808080808080909090909",
      INIT_0E => X"090A0A0A0A0A0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F1010111111121213",
      INIT_0F => X"0505060606060606060606060707070707070707080808080808080909090909",
      INIT_10 => X"090A0A0A0A0A0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F1010101111121213",
      INIT_11 => X"0505060606060606060606060707070707070707080808080808080909090909",
      INIT_12 => X"090A0A0A0A0A0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F1010101111121212",
      INIT_13 => X"0505060606060606060606060707070707070707080808080808080909090909",
      INIT_14 => X"090A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0E0E0E0F0F0F1010101111111212",
      INIT_15 => X"0505060606060606060606060707070707070707080808080808080909090909",
      INIT_16 => X"090A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0E0E0E0E0F0F0F10101111111212",
      INIT_17 => X"0505060606060606060606060707070707070707070808080808080909090909",
      INIT_18 => X"09090A0A0A0A0A0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F10101011111212",
      INIT_19 => X"0505060606060606060606060607070707070707070808080808080809090909",
      INIT_1A => X"09090A0A0A0A0A0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F10101011111212",
      INIT_1B => X"0505060606060606060606060607070707070707070808080808080809090909",
      INIT_1C => X"09090A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0E0E0E0E0F0F10101011111112",
      INIT_1D => X"0505050606060606060606060607070707070707070808080808080809090909",
      INIT_1E => X"09090A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0E0E0E0E0F0F0F101010111112",
      INIT_1F => X"0505050606060606060606060607070707070707070808080808080809090909",
      INIT_20 => X"09090A0A0A0A0A0A0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F101010111112",
      INIT_21 => X"0505050606060606060606060607070707070707070708080808080809090909",
      INIT_22 => X"0909090A0A0A0A0A0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F101010111111",
      INIT_23 => X"0505050606060606060606060607070707070707070708080808080808090909",
      INIT_24 => X"0909090A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0E0E0E0E0F0F0F1010111111",
      INIT_25 => X"0505050606060606060606060606070707070707070708080808080808090909",
      INIT_26 => X"0909090A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F1010101111",
      INIT_27 => X"0505050606060606060606060606070707070707070708080808080808090909",
      INIT_28 => X"0909090A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F1010101111",
      INIT_29 => X"0505050506060606060606060606070707070707070708080808080808090909",
      INIT_2A => X"0909090A0A0A0A0A0A0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F0F10101111",
      INIT_2B => X"0505050506060606060606060606070707070707070708080808080808090909",
      INIT_2C => X"090909090A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0E0E0E0E0F0F0F10101011",
      INIT_2D => X"0505050506060606060606060606070707070707070707080808080808080909",
      INIT_2E => X"090909090A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F10101011",
      INIT_2F => X"0505050506060606060606060606070707070707070707080808080808080909",
      INIT_30 => X"090909090A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F0F101011",
      INIT_31 => X"0505050506060606060606060606060707070707070707080808080808080909",
      INIT_32 => X"090909090A0A0A0A0A0A0B0B0B0B0C0C0C0C0C0D0D0D0E0E0E0E0F0F0F101010",
      INIT_33 => X"0505050506060606060606060606060707070707070707080808080808080909",
      INIT_34 => X"09090909090A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F101010",
      INIT_35 => X"0505050505060606060606060606060707070707070707070808080808080809",
      INIT_36 => X"09090909090A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F0F1010",
      INIT_37 => X"0505050505060606060606060606060707070707070707070808080808080809",
      INIT_38 => X"09090909090A0A0A0A0A0A0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0E0F0F0F1010",
      INIT_39 => X"0505050505060606060606060606060707070707070707070808080808080809",
      INIT_3A => X"09090909090A0A0A0A0A0A0B0B0B0B0C0C0C0C0C0D0D0D0D0E0E0E0F0F0F1010",
      INIT_3B => X"0505050505060606060606060606060607070707070707070808080808080809",
      INIT_3C => X"0909090909090A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F0F10",
      INIT_3D => X"0505050505060606060606060606060607070707070707070808080808080808",
      INIT_3E => X"0909090909090A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0E0F0F0F10",
      INIT_3F => X"0505050505050606060606060606060607070707070707070708080808080808",
      INIT_40 => X"0909090909090A0A0A0A0A0A0B0B0B0B0C0C0C0C0C0D0D0D0D0E0E0E0F0F0F10",
      INIT_41 => X"0505050505050606060606060606060607070707070707070708080808080808",
      INIT_42 => X"0909090909090A0A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F0F",
      INIT_43 => X"0505050505050606060606060606060606070707070707070708080808080808",
      INIT_44 => X"080909090909090A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0E0F0F0F",
      INIT_45 => X"0505050505050606060606060606060606070707070707070708080808080808",
      INIT_46 => X"080909090909090A0A0A0A0A0B0B0B0B0B0C0C0C0C0C0D0D0D0D0E0E0E0F0F0F",
      INIT_47 => X"0505050505050606060606060606060606070707070707070707080808080808",
      INIT_48 => X"080909090909090A0A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0E0F0F",
      INIT_49 => X"0505050505050506060606060606060606070707070707070707080808080808",
      INIT_4A => X"08090909090909090A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0E0F0F",
      INIT_4B => X"0505050505050506060606060606060606070707070707070707080808080808",
      INIT_4C => X"08080909090909090A0A0A0A0A0B0B0B0B0B0C0C0C0C0C0D0D0D0D0E0E0E0F0F",
      INIT_4D => X"0505050505050506060606060606060606060707070707070707080808080808",
      INIT_4E => X"08080909090909090A0A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0E0F",
      INIT_4F => X"0505050505050506060606060606060606060707070707070707070808080808",
      INIT_50 => X"08080909090909090A0A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0E0F",
      INIT_51 => X"0505050505050506060606060606060606060707070707070707070808080808",
      INIT_52 => X"0808090909090909090A0A0A0A0A0B0B0B0B0B0C0C0C0C0C0D0D0D0D0E0E0E0F",
      INIT_53 => X"0505050505050505060606060606060606060707070707070707070808080808",
      INIT_54 => X"0808080909090909090A0A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E0E",
      INIT_55 => X"0505050505050505060606060606060606060607070707070707070808080808",
      INIT_56 => X"0808080909090909090A0A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D0D0E0E0E",
      INIT_57 => X"0505050505050505060606060606060606060607070707070707070708080808",
      INIT_58 => X"080808090909090909090A0A0A0A0A0B0B0B0B0B0C0C0C0C0C0D0D0D0D0E0E0E",
      INIT_59 => X"0505050505050505060606060606060606060607070707070707070708080808",
      INIT_5A => X"080808080909090909090A0A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D0E0E0E",
      INIT_5B => X"0505050505050505050606060606060606060607070707070707070708080808",
      INIT_5C => X"080808080909090909090A0A0A0A0A0A0B0B0B0B0B0C0C0C0C0C0D0D0D0D0E0E",
      INIT_5D => X"0505050505050505050606060606060606060606070707070707070708080808",
      INIT_5E => X"08080808090909090909090A0A0A0A0A0B0B0B0B0B0C0C0C0C0C0D0D0D0D0E0E",
      INIT_5F => X"0505050505050505050606060606060606060606070707070707070707080808",
      INIT_60 => X"08080808090909090909090A0A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D0D0E",
      INIT_61 => X"0505050505050505050606060606060606060606070707070707070707080808",
      INIT_62 => X"08080808080909090909090A0A0A0A0A0A0B0B0B0B0B0C0C0C0C0C0D0D0D0D0E",
      INIT_63 => X"0505050505050505050606060606060606060606070707070707070707080808",
      INIT_64 => X"0808080808090909090909090A0A0A0A0A0B0B0B0B0B0B0C0C0C0C0D0D0D0D0E",
      INIT_65 => X"0505050505050505050506060606060606060606060707070707070707070808",
      INIT_66 => X"0808080808090909090909090A0A0A0A0A0A0B0B0B0B0B0C0C0C0C0C0D0D0D0D",
      INIT_67 => X"0505050505050505050506060606060606060606060707070707070707070808",
      INIT_68 => X"0808080808080909090909090A0A0A0A0A0A0B0B0B0B0B0C0C0C0C0C0D0D0D0D",
      INIT_69 => X"0505050505050505050506060606060606060606060707070707070707070808",
      INIT_6A => X"080808080808090909090909090A0A0A0A0A0A0B0B0B0B0B0C0C0C0C0D0D0D0D",
      INIT_6B => X"0505050505050505050506060606060606060606060707070707070707070808",
      INIT_6C => X"080808080808090909090909090A0A0A0A0A0A0B0B0B0B0B0C0C0C0C0C0D0D0D",
      INIT_6D => X"0505050505050505050505060606060606060606060607070707070707070708",
      INIT_6E => X"080808080808080909090909090A0A0A0A0A0A0B0B0B0B0B0B0C0C0C0C0D0D0D",
      INIT_6F => X"0505050505050505050505060606060606060606060607070707070707070708",
      INIT_70 => X"08080808080808090909090909090A0A0A0A0A0A0B0B0B0B0B0C0C0C0C0C0D0D",
      INIT_71 => X"0505050505050505050505060606060606060606060607070707070707070708",
      INIT_72 => X"08080808080808090909090909090A0A0A0A0A0A0B0B0B0B0B0C0C0C0C0C0D0D",
      INIT_73 => X"0505050505050505050505060606060606060606060606070707070707070707",
      INIT_74 => X"08080808080808080909090909090A0A0A0A0A0A0B0B0B0B0B0B0C0C0C0C0C0D",
      INIT_75 => X"0505050505050505050505050606060606060606060606070707070707070707",
      INIT_76 => X"0808080808080808090909090909090A0A0A0A0A0A0B0B0B0B0B0C0C0C0C0C0D",
      INIT_77 => X"0505050505050505050505050606060606060606060606070707070707070707",
      INIT_78 => X"0708080808080808090909090909090A0A0A0A0A0A0B0B0B0B0B0B0C0C0C0C0C",
      INIT_79 => X"0505050505050505050505050606060606060606060606070707070707070707",
      INIT_7A => X"070808080808080808090909090909090A0A0A0A0A0A0B0B0B0B0B0C0C0C0C0C",
      INIT_7B => X"0505050505050505050505050506060606060606060606060707070707070707",
      INIT_7C => X"070808080808080808090909090909090A0A0A0A0A0A0B0B0B0B0B0B0C0C0C0C",
      INIT_7D => X"0505050505050505050505050506060606060606060606060707070707070707",
      INIT_7E => X"070708080808080808080909090909090A0A0A0A0A0A0A0B0B0B0B0B0C0C0C0C",
      INIT_7F => X"0505050505050505050505050506060606060606060606060707070707070707",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_30\,
      DOADO(4 downto 0) => douta(4 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_width;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(4 downto 0) => douta(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_6_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end rom_lut_muon_inv_dr_sq_6_blk_mem_gen_generic_cstr;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0)
    );
\ramloop[1].ram.r\: entity work.\rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(4 downto 0) => douta(13 downto 9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_6_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end rom_lut_muon_inv_dr_sq_6_blk_mem_gen_top;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_top is
begin
\valid.cstr\: entity work.rom_lut_muon_inv_dr_sq_6_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(13 downto 0) => douta(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.rom_lut_muon_inv_dr_sq_6_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(13 downto 0) => douta(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 13 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 13 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 13 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     4.598399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_6.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_6.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "yes";
end rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(13 downto 0) => douta(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_6 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of rom_lut_muon_inv_dr_sq_6 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rom_lut_muon_inv_dr_sq_6 : entity is "rom_lut_muon_inv_dr_sq_6,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_muon_inv_dr_sq_6 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of rom_lut_muon_inv_dr_sq_6 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end rom_lut_muon_inv_dr_sq_6;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_6 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.598399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rom_lut_muon_inv_dr_sq_6.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "rom_lut_muon_inv_dr_sq_6.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 14;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 14;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 14;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 14;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(13 downto 0) => B"00000000000000",
      dinb(13 downto 0) => B"00000000000000",
      douta(13 downto 0) => douta(13 downto 0),
      doutb(13 downto 0) => NLW_U0_doutb_UNCONNECTED(13 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(13 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(13 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(13 downto 0) => B"00000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
