// Seed: 851268434
module module_0 #(
    parameter id_3 = 32'd21
) (
    input logic id_0,
    output id_1,
    output logic id_2,
    input logic _id_3,
    input uwire id_4,
    output logic id_5,
    input id_6,
    output reg id_7,
    input id_8
);
  always @(posedge id_4[SystemTFIdentifier(id_3
  ) : 1'h0], id_4)
  begin
    if (id_6[1]) id_7 <= #1 1;
  end
  assign id_7 = id_8[1'h0];
endmodule
