<profile>

<section name = "Vitis HLS Report for 'winograd_Pipeline_read_d'" level="0">
<item name = "Date">Tue Sep 23 21:11:02 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">convolution_accelerator</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">virtexu</item>
<item name = "Target device">xcvu440_CIV-flgb2377-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">18, 18, 0.180 us, 0.180 us, 17, 17, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- read_d">16, 16, 2, 1, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 210, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 357, 63, -</column>
<column name="Register">-, -, 521, -, -</column>
<specialColumn name="Available SLR">1680, 960, 1688640, 844320, 0</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 100</specialColumn>
<specialColumn name="Available">5040, 2880, 5065920, 2532960, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln45_fu_274_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln49_fu_292_p2">+, 0, 0, 39, 32, 1</column>
<column name="j_3_fu_325_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_pp0_stage0_01001_grp1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln45_fu_268_p2">icmp, 0, 0, 13, 5, 6</column>
<column name="icmp_ln47_fu_286_p2">icmp, 0, 0, 39, 32, 3</column>
<column name="i_fu_307_p3">select, 0, 0, 32, 1, 32</column>
<column name="j_fu_298_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="i_1_fu_84">9, 2, 32, 64</column>
<column name="itr_1_fu_88">9, 2, 5, 10</column>
<column name="j_2_fu_80">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="d_10_fu_96">32, 0, 32, 0</column>
<column name="d_11_fu_92">32, 0, 32, 0</column>
<column name="d_1_fu_132">32, 0, 32, 0</column>
<column name="d_2_fu_128">32, 0, 32, 0</column>
<column name="d_3_fu_124">32, 0, 32, 0</column>
<column name="d_4_fu_120">32, 0, 32, 0</column>
<column name="d_5_fu_116">32, 0, 32, 0</column>
<column name="d_6_fu_112">32, 0, 32, 0</column>
<column name="d_7_fu_108">32, 0, 32, 0</column>
<column name="d_8_fu_104">32, 0, 32, 0</column>
<column name="d_9_fu_100">32, 0, 32, 0</column>
<column name="d_fu_136">32, 0, 32, 0</column>
<column name="i_1_fu_84">32, 0, 32, 0</column>
<column name="i_reg_569">32, 0, 32, 0</column>
<column name="itr_1_fu_88">5, 0, 5, 0</column>
<column name="j_2_fu_80">32, 0, 32, 0</column>
<column name="j_reg_565">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, winograd_Pipeline_read_d, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, winograd_Pipeline_read_d, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, winograd_Pipeline_read_d, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, winograd_Pipeline_read_d, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, winograd_Pipeline_read_d, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, winograd_Pipeline_read_d, return value</column>
<column name="m_axi_gmem_0_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="sext_ln45">in, 62, ap_none, sext_ln45, scalar</column>
<column name="d_load_out">out, 32, ap_vld, d_load_out, pointer</column>
<column name="d_load_out_ap_vld">out, 1, ap_vld, d_load_out, pointer</column>
<column name="d_1_load_out">out, 32, ap_vld, d_1_load_out, pointer</column>
<column name="d_1_load_out_ap_vld">out, 1, ap_vld, d_1_load_out, pointer</column>
<column name="d_2_load_out">out, 32, ap_vld, d_2_load_out, pointer</column>
<column name="d_2_load_out_ap_vld">out, 1, ap_vld, d_2_load_out, pointer</column>
<column name="d_3_load_out">out, 32, ap_vld, d_3_load_out, pointer</column>
<column name="d_3_load_out_ap_vld">out, 1, ap_vld, d_3_load_out, pointer</column>
<column name="d_4_load_out">out, 32, ap_vld, d_4_load_out, pointer</column>
<column name="d_4_load_out_ap_vld">out, 1, ap_vld, d_4_load_out, pointer</column>
<column name="d_5_load_out">out, 32, ap_vld, d_5_load_out, pointer</column>
<column name="d_5_load_out_ap_vld">out, 1, ap_vld, d_5_load_out, pointer</column>
<column name="d_6_load_out">out, 32, ap_vld, d_6_load_out, pointer</column>
<column name="d_6_load_out_ap_vld">out, 1, ap_vld, d_6_load_out, pointer</column>
<column name="d_7_load_out">out, 32, ap_vld, d_7_load_out, pointer</column>
<column name="d_7_load_out_ap_vld">out, 1, ap_vld, d_7_load_out, pointer</column>
<column name="d_8_load_out">out, 32, ap_vld, d_8_load_out, pointer</column>
<column name="d_8_load_out_ap_vld">out, 1, ap_vld, d_8_load_out, pointer</column>
<column name="d_9_load_out">out, 32, ap_vld, d_9_load_out, pointer</column>
<column name="d_9_load_out_ap_vld">out, 1, ap_vld, d_9_load_out, pointer</column>
<column name="d_10_load_out">out, 32, ap_vld, d_10_load_out, pointer</column>
<column name="d_10_load_out_ap_vld">out, 1, ap_vld, d_10_load_out, pointer</column>
<column name="d_11_load_out">out, 32, ap_vld, d_11_load_out, pointer</column>
<column name="d_11_load_out_ap_vld">out, 1, ap_vld, d_11_load_out, pointer</column>
</table>
</item>
</section>
</profile>
