#ifndef __AW_PID_2113_REG_H__
#define __AW_PID_2113_REG_H__

#define AW_PID_2113_ACF_FILE		"aw882xx_pid_2113_acf.bin"
#define AW_PID_2113_MONITOR_FILE	"aw882xx_pid_2113_monitor.bin"

/* registers list */
#define AW_PID_2113_ID_REG		(0x00)
#define AW_PID_2113_SYSST_REG		(0x01)
#define AW_PID_2113_SYSINT_REG		(0x02)
#define AW_PID_2113_SYSINTM_REG		(0x03)
#define AW_PID_2113_SYSCTRL_REG		(0x04)
#define AW_PID_2113_SYSCTRL2_REG	(0x05)
#define AW_PID_2113_I2SCTRL1_REG	(0x06)
#define AW_PID_2113_I2SCTRL2_REG	(0x07)
#define AW_PID_2113_I2SCTRL3_REG	(0x08)
#define AW_PID_2113_DACCFG1_REG		(0x09)
#define AW_PID_2113_DACCFG2_REG		(0x0A)
#define AW_PID_2113_DACCFG3_REG		(0x0B)
#define AW_PID_2113_DACCFG4_REG		(0x0C)
#define AW_PID_2113_DACCFG5_REG		(0x0D)
#define AW_PID_2113_DACCFG6_REG		(0x0E)
#define AW_PID_2113_DACCFG7_REG		(0x0F)
#define AW_PID_2113_DACCFG8_REG		(0x10)
#define AW_PID_2113_PWMCTRL1_REG	(0x11)
#define AW_PID_2113_PWMCTRL2_REG	(0x12)
#define AW_PID_2113_I2SCFG1_REG		(0x13)
#define AW_PID_2113_DBGCTRL_REG		(0x14)
#define AW_PID_2113_DACCFG9_REG		(0x15)
#define AW_PID_2113_DACCFG10_REG	(0x16)
#define AW_PID_2113_DACST_REG		(0x20)
#define AW_PID_2113_VBAT_REG		(0x21)
#define AW_PID_2113_TEMP_REG		(0x22)
#define AW_PID_2113_PVDD_REG		(0x23)
#define AW_PID_2113_ISNDAT_REG		(0x24)
#define AW_PID_2113_VSNDAT_REG		(0x25)
#define AW_PID_2113_I2SINT_REG		(0x26)
#define AW_PID_2113_I2SCAPCNT_REG	(0x27)
#define AW_PID_2113_ANASTA1_REG		(0x28)
#define AW_PID_2113_ANASTA2_REG		(0x29)
#define AW_PID_2113_ANASTA3_REG		(0x2A)
#define AW_PID_2113_TESTDET_REG		(0x2B)
#define AW_PID_2113_DSMCFG1_REG		(0x30)
#define AW_PID_2113_DSMCFG2_REG		(0x31)
#define AW_PID_2113_DSMCFG3_REG		(0x32)
#define AW_PID_2113_DSMCFG4_REG		(0x33)
#define AW_PID_2113_DSMCFG5_REG		(0x34)
#define AW_PID_2113_DSMCFG6_REG		(0x35)
#define AW_PID_2113_DSMCFG7_REG		(0x36)
#define AW_PID_2113_DSMCFG8_REG		(0x37)
#define AW_PID_2113_TESTIN_REG		(0x38)
#define AW_PID_2113_TESTOUT_REG		(0x39)
#define AW_PID_2113_SADCCTRL1_REG	(0x3A)
#define AW_PID_2113_SADCCTRL2_REG	(0x3B)
#define AW_PID_2113_SADCCTRL3_REG	(0x3C)
#define AW_PID_2113_SADCCTRL4_REG	(0x3D)
#define AW_PID_2113_SADCCTRL5_REG	(0x3E)
#define AW_PID_2113_SADCCTRL6_REG	(0x3F)
#define AW_PID_2113_SADCCTRL7_REG	(0x40)
#define AW_PID_2113_VSNTM1_REG		(0x50)
#define AW_PID_2113_VSNTM2_REG		(0x51)
#define AW_PID_2113_ISNCTRL1_REG	(0x52)
#define AW_PID_2113_ISNCTRL2_REG	(0x53)
#define AW_PID_2113_PLLCTRL1_REG	(0x54)
#define AW_PID_2113_PLLCTRL2_REG	(0x55)
#define AW_PID_2113_PLLCTRL3_REG	(0x56)
#define AW_PID_2113_CDACTRL1_REG	(0x57)
#define AW_PID_2113_CDACTRL2_REG	(0x58)
#define AW_PID_2113_DITHERCFG1_REG	(0x59)
#define AW_PID_2113_DITHERCFG2_REG	(0x5A)
#define AW_PID_2113_DITHERCFG3_REG	(0x5B)
#define AW_PID_2113_CPCTRL_REG		(0x5C)
#define AW_PID_2113_BSTCTRL1_REG	(0x60)
#define AW_PID_2113_BSTCTRL2_REG	(0x61)
#define AW_PID_2113_BSTCTRL3_REG	(0x62)
#define AW_PID_2113_BSTCTRL4_REG	(0x63)
#define AW_PID_2113_BSTCTRL5_REG	(0x64)
#define AW_PID_2113_BSTCTRL6_REG	(0x65)
#define AW_PID_2113_BSTCTRL7_REG	(0x66)
#define AW_PID_2113_BSTCTRL8_REG	(0x67)
#define AW_PID_2113_BSTCTRL9_REG	(0x68)
#define AW_PID_2113_TM_REG		(0x6F)
#define AW_PID_2113_TESTCTRL1_REG	(0x70)
#define AW_PID_2113_TESTCTRL2_REG	(0x71)
#define AW_PID_2113_EFCTRL1_REG		(0x72)
#define AW_PID_2113_EFCTRL2_REG		(0x73)
#define AW_PID_2113_EFWH_REG		(0x74)
#define AW_PID_2113_EFWM2_REG		(0x75)
#define AW_PID_2113_EFWM1_REG		(0x76)
#define AW_PID_2113_EFWL_REG		(0x77)
#define AW_PID_2113_EFRH4_REG		(0x78)
#define AW_PID_2113_EFRH3_REG		(0x79)
#define AW_PID_2113_EFRH2_REG		(0x7A)
#define AW_PID_2113_EFRH1_REG		(0x7B)
#define AW_PID_2113_EFRL4_REG		(0x7C)
#define AW_PID_2113_EFRL3_REG		(0x7D)
#define AW_PID_2113_EFRL2_REG		(0x7E)
#define AW_PID_2113_EFRL1_REG		(0x7F)

/********************************************
 * Register Access
 *******************************************/
#define AW_PID_2113_REG_MAX		(0x80)

#define AW_PID_2113_REG_NONE_ACCESS					(0)
#define AW_PID_2113_REG_RD_ACCESS					(1 << 0)
#define AW_PID_2113_REG_WR_ACCESS					(1 << 1)

const unsigned char aw_pid_2113_reg_access[AW_PID_2113_REG_MAX] = {
	[AW_PID_2113_ID_REG]	= (AW_PID_2113_REG_RD_ACCESS),
	[AW_PID_2113_SYSST_REG]	= (AW_PID_2113_REG_RD_ACCESS),
	[AW_PID_2113_SYSINT_REG]	= (AW_PID_2113_REG_RD_ACCESS),
	[AW_PID_2113_SYSINTM_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_SYSCTRL_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_SYSCTRL2_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_I2SCTRL1_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_I2SCTRL2_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_I2SCTRL3_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_DACCFG1_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_DACCFG2_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_DACCFG3_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_DACCFG4_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_DACCFG5_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_DACCFG6_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_DACCFG7_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_DACCFG8_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_PWMCTRL1_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_PWMCTRL2_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_I2SCFG1_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_DBGCTRL_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_DACCFG9_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_DACCFG10_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_DACST_REG]	= (AW_PID_2113_REG_RD_ACCESS),
	[AW_PID_2113_VBAT_REG]	= (AW_PID_2113_REG_RD_ACCESS),
	[AW_PID_2113_TEMP_REG]	= (AW_PID_2113_REG_RD_ACCESS),
	[AW_PID_2113_PVDD_REG]	= (AW_PID_2113_REG_RD_ACCESS),
	[AW_PID_2113_ISNDAT_REG]	= (AW_PID_2113_REG_RD_ACCESS),
	[AW_PID_2113_VSNDAT_REG]	= (AW_PID_2113_REG_RD_ACCESS),
	[AW_PID_2113_I2SINT_REG]	= (AW_PID_2113_REG_RD_ACCESS),
	[AW_PID_2113_I2SCAPCNT_REG]	= (AW_PID_2113_REG_RD_ACCESS),
	[AW_PID_2113_ANASTA1_REG]	= (AW_PID_2113_REG_RD_ACCESS),
	[AW_PID_2113_ANASTA2_REG]	= (AW_PID_2113_REG_RD_ACCESS),
	[AW_PID_2113_ANASTA3_REG]	= (AW_PID_2113_REG_RD_ACCESS),
	[AW_PID_2113_TESTDET_REG]	= (AW_PID_2113_REG_RD_ACCESS),
	[AW_PID_2113_DSMCFG1_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_DSMCFG2_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_DSMCFG3_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_DSMCFG4_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_DSMCFG5_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_DSMCFG6_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_DSMCFG7_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_DSMCFG8_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_TESTIN_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_TESTOUT_REG]	= (AW_PID_2113_REG_RD_ACCESS),
	[AW_PID_2113_SADCCTRL1_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_SADCCTRL2_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_SADCCTRL3_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_SADCCTRL4_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_SADCCTRL5_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_SADCCTRL6_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_SADCCTRL7_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_VSNTM1_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_VSNTM2_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_ISNCTRL1_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_ISNCTRL2_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_PLLCTRL1_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_PLLCTRL2_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_PLLCTRL3_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_CDACTRL1_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_CDACTRL2_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_DITHERCFG1_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_DITHERCFG2_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_DITHERCFG3_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_CPCTRL_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_BSTCTRL1_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_BSTCTRL2_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_BSTCTRL3_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_BSTCTRL4_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_BSTCTRL5_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_BSTCTRL6_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_BSTCTRL7_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_BSTCTRL8_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_BSTCTRL9_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_TM_REG]	= (AW_PID_2113_REG_NONE_ACCESS),
	[AW_PID_2113_TESTCTRL1_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_TESTCTRL2_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_EFCTRL1_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_EFCTRL2_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_EFWH_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_EFWM2_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_EFWM1_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_EFWL_REG]	= (AW_PID_2113_REG_RD_ACCESS | AW_PID_2113_REG_WR_ACCESS),
	[AW_PID_2113_EFRH4_REG]	= (AW_PID_2113_REG_RD_ACCESS),
	[AW_PID_2113_EFRH3_REG]	= (AW_PID_2113_REG_RD_ACCESS),
	[AW_PID_2113_EFRH2_REG]	= (AW_PID_2113_REG_RD_ACCESS),
	[AW_PID_2113_EFRH1_REG]	= (AW_PID_2113_REG_RD_ACCESS),
	[AW_PID_2113_EFRL4_REG]	= (AW_PID_2113_REG_RD_ACCESS),
	[AW_PID_2113_EFRL3_REG]	= (AW_PID_2113_REG_RD_ACCESS),
	[AW_PID_2113_EFRL2_REG]	= (AW_PID_2113_REG_RD_ACCESS),
	[AW_PID_2113_EFRL1_REG]	= (AW_PID_2113_REG_RD_ACCESS),
};

/* detail information of registers begin */
/* ID (0x00) detail */
/* IDCODE bit 15:0 (ID 0x00) */
#define AW_PID_2113_IDCODE_START_BIT	(0)
#define AW_PID_2113_IDCODE_BITS_LEN	(16)
#define AW_PID_2113_IDCODE_MASK	\
	(~(((1<<AW_PID_2113_IDCODE_BITS_LEN)-1) << AW_PID_2113_IDCODE_START_BIT))

#define AW_PID_2113_IDCODE_DEFAULT_VALUE	(0x2113)
#define AW_PID_2113_IDCODE_DEFAULT	\
	(AW_PID_2113_IDCODE_DEFAULT_VALUE << AW_PID_2113_IDCODE_START_BIT)

/* default value of ID (0x00) */
/* #define AW_PID_2113_ID_DEFAULT		(0x2113) */

/* SYSST (0x01) detail */
/* OVP2S bit 15 (SYSST 0x01) */
#define AW_PID_2113_OVP2S_START_BIT	(15)
#define AW_PID_2113_OVP2S_BITS_LEN	(1)
#define AW_PID_2113_OVP2S_MASK	\
	(~(((1<<AW_PID_2113_OVP2S_BITS_LEN)-1) << AW_PID_2113_OVP2S_START_BIT))

#define AW_PID_2113_OVP2S_NORMAL	(0)
#define AW_PID_2113_OVP2S_NORMAL_VALUE	\
	(AW_PID_2113_OVP2S_NORMAL << AW_PID_2113_OVP2S_START_BIT)

#define AW_PID_2113_OVP2S_OVP	(1)
#define AW_PID_2113_OVP2S_OVP_VALUE	\
	(AW_PID_2113_OVP2S_OVP << AW_PID_2113_OVP2S_START_BIT)

#define AW_PID_2113_OVP2S_DEFAULT_VALUE	(0)
#define AW_PID_2113_OVP2S_DEFAULT	\
	(AW_PID_2113_OVP2S_DEFAULT_VALUE << AW_PID_2113_OVP2S_START_BIT)

/* UVLS bit 14 (SYSST 0x01) */
#define AW_PID_2113_UVLS_START_BIT	(14)
#define AW_PID_2113_UVLS_BITS_LEN	(1)
#define AW_PID_2113_UVLS_MASK	\
	(~(((1<<AW_PID_2113_UVLS_BITS_LEN)-1) << AW_PID_2113_UVLS_START_BIT))

#define AW_PID_2113_UVLS_NORMAL	(0)
#define AW_PID_2113_UVLS_NORMAL_VALUE	\
	(AW_PID_2113_UVLS_NORMAL << AW_PID_2113_UVLS_START_BIT)

#define AW_PID_2113_UVLS_UVLO	(1)
#define AW_PID_2113_UVLS_UVLO_VALUE	\
	(AW_PID_2113_UVLS_UVLO << AW_PID_2113_UVLS_START_BIT)

#define AW_PID_2113_UVLS_DEFAULT_VALUE	(0)
#define AW_PID_2113_UVLS_DEFAULT	\
	(AW_PID_2113_UVLS_DEFAULT_VALUE << AW_PID_2113_UVLS_START_BIT)

/* ADPS bit 13 (SYSST 0x01) */
#define AW_PID_2113_ADPS_START_BIT	(13)
#define AW_PID_2113_ADPS_BITS_LEN	(1)
#define AW_PID_2113_ADPS_MASK	\
	(~(((1<<AW_PID_2113_ADPS_BITS_LEN)-1) << AW_PID_2113_ADPS_START_BIT))

#define AW_PID_2113_ADPS_TRANSPARENT	(0)
#define AW_PID_2113_ADPS_TRANSPARENT_VALUE	\
	(AW_PID_2113_ADPS_TRANSPARENT << AW_PID_2113_ADPS_START_BIT)

#define AW_PID_2113_ADPS_BOOST	(1)
#define AW_PID_2113_ADPS_BOOST_VALUE	\
	(AW_PID_2113_ADPS_BOOST << AW_PID_2113_ADPS_START_BIT)

#define AW_PID_2113_ADPS_DEFAULT_VALUE	(0)
#define AW_PID_2113_ADPS_DEFAULT	\
	(AW_PID_2113_ADPS_DEFAULT_VALUE << AW_PID_2113_ADPS_START_BIT)

/* DSPS bit 12 (SYSST 0x01) */
#define AW_PID_2113_DSPS_START_BIT	(12)
#define AW_PID_2113_DSPS_BITS_LEN	(1)
#define AW_PID_2113_DSPS_MASK	\
	(~(((1<<AW_PID_2113_DSPS_BITS_LEN)-1) << AW_PID_2113_DSPS_START_BIT))

#define AW_PID_2113_DSPS_NORMAL	(0)
#define AW_PID_2113_DSPS_NORMAL_VALUE	\
	(AW_PID_2113_DSPS_NORMAL << AW_PID_2113_DSPS_START_BIT)

#define AW_PID_2113_DSPS_DSP_STABLE	(1)
#define AW_PID_2113_DSPS_DSP_STABLE_VALUE	\
	(AW_PID_2113_DSPS_DSP_STABLE << AW_PID_2113_DSPS_START_BIT)

#define AW_PID_2113_DSPS_DEFAULT_VALUE	(0)
#define AW_PID_2113_DSPS_DEFAULT	\
	(AW_PID_2113_DSPS_DEFAULT_VALUE << AW_PID_2113_DSPS_START_BIT)

/* BSTOCS bit 11 (SYSST 0x01) */
#define AW_PID_2113_BSTOCS_START_BIT	(11)
#define AW_PID_2113_BSTOCS_BITS_LEN	(1)
#define AW_PID_2113_BSTOCS_MASK	\
	(~(((1<<AW_PID_2113_BSTOCS_BITS_LEN)-1) << AW_PID_2113_BSTOCS_START_BIT))

#define AW_PID_2113_BSTOCS_NORMAL	(0)
#define AW_PID_2113_BSTOCS_NORMAL_VALUE	\
	(AW_PID_2113_BSTOCS_NORMAL << AW_PID_2113_BSTOCS_START_BIT)

#define AW_PID_2113_BSTOCS_OVER_CURRENT	(1)
#define AW_PID_2113_BSTOCS_OVER_CURRENT_VALUE	\
	(AW_PID_2113_BSTOCS_OVER_CURRENT << AW_PID_2113_BSTOCS_START_BIT)

#define AW_PID_2113_BSTOCS_DEFAULT_VALUE	(0)
#define AW_PID_2113_BSTOCS_DEFAULT	\
	(AW_PID_2113_BSTOCS_DEFAULT_VALUE << AW_PID_2113_BSTOCS_START_BIT)

/* OVPS bit 10 (SYSST 0x01) */
#define AW_PID_2113_OVPS_START_BIT	(10)
#define AW_PID_2113_OVPS_BITS_LEN	(1)
#define AW_PID_2113_OVPS_MASK	\
	(~(((1<<AW_PID_2113_OVPS_BITS_LEN)-1) << AW_PID_2113_OVPS_START_BIT))

#define AW_PID_2113_OVPS_NORMAL	(0)
#define AW_PID_2113_OVPS_NORMAL_VALUE	\
	(AW_PID_2113_OVPS_NORMAL << AW_PID_2113_OVPS_START_BIT)

#define AW_PID_2113_OVPS_OVP	(1)
#define AW_PID_2113_OVPS_OVP_VALUE	\
	(AW_PID_2113_OVPS_OVP << AW_PID_2113_OVPS_START_BIT)

#define AW_PID_2113_OVPS_DEFAULT_VALUE	(0)
#define AW_PID_2113_OVPS_DEFAULT	\
	(AW_PID_2113_OVPS_DEFAULT_VALUE << AW_PID_2113_OVPS_START_BIT)

/* BSTS bit 9 (SYSST 0x01) */
#define AW_PID_2113_BSTS_START_BIT	(9)
#define AW_PID_2113_BSTS_BITS_LEN	(1)
#define AW_PID_2113_BSTS_MASK	\
	(~(((1<<AW_PID_2113_BSTS_BITS_LEN)-1) << AW_PID_2113_BSTS_START_BIT))

#define AW_PID_2113_BSTS_NOT_FINISHED	(0)
#define AW_PID_2113_BSTS_NOT_FINISHED_VALUE	\
	(AW_PID_2113_BSTS_NOT_FINISHED << AW_PID_2113_BSTS_START_BIT)

#define AW_PID_2113_BSTS_FINISHED	(1)
#define AW_PID_2113_BSTS_FINISHED_VALUE	\
	(AW_PID_2113_BSTS_FINISHED << AW_PID_2113_BSTS_START_BIT)

#define AW_PID_2113_BSTS_DEFAULT_VALUE	(0)
#define AW_PID_2113_BSTS_DEFAULT	\
	(AW_PID_2113_BSTS_DEFAULT_VALUE << AW_PID_2113_BSTS_START_BIT)

/* SWS bit 8 (SYSST 0x01) */
#define AW_PID_2113_SWS_START_BIT	(8)
#define AW_PID_2113_SWS_BITS_LEN	(1)
#define AW_PID_2113_SWS_MASK	\
	(~(((1<<AW_PID_2113_SWS_BITS_LEN)-1) << AW_PID_2113_SWS_START_BIT))

#define AW_PID_2113_SWS_NOT_SWITCHING	(0)
#define AW_PID_2113_SWS_NOT_SWITCHING_VALUE	\
	(AW_PID_2113_SWS_NOT_SWITCHING << AW_PID_2113_SWS_START_BIT)

#define AW_PID_2113_SWS_SWITCHING	(1)
#define AW_PID_2113_SWS_SWITCHING_VALUE	\
	(AW_PID_2113_SWS_SWITCHING << AW_PID_2113_SWS_START_BIT)

#define AW_PID_2113_SWS_DEFAULT_VALUE	(0)
#define AW_PID_2113_SWS_DEFAULT	\
	(AW_PID_2113_SWS_DEFAULT_VALUE << AW_PID_2113_SWS_START_BIT)

/* CLIPS bit 7 (SYSST 0x01) */
#define AW_PID_2113_CLIPS_START_BIT	(7)
#define AW_PID_2113_CLIPS_BITS_LEN	(1)
#define AW_PID_2113_CLIPS_MASK	\
	(~(((1<<AW_PID_2113_CLIPS_BITS_LEN)-1) << AW_PID_2113_CLIPS_START_BIT))

#define AW_PID_2113_CLIPS_NOT_CLIPPING	(0)
#define AW_PID_2113_CLIPS_NOT_CLIPPING_VALUE	\
	(AW_PID_2113_CLIPS_NOT_CLIPPING << AW_PID_2113_CLIPS_START_BIT)

#define AW_PID_2113_CLIPS_CLIPPING	(1)
#define AW_PID_2113_CLIPS_CLIPPING_VALUE	\
	(AW_PID_2113_CLIPS_CLIPPING << AW_PID_2113_CLIPS_START_BIT)

#define AW_PID_2113_CLIPS_DEFAULT_VALUE	(0)
#define AW_PID_2113_CLIPS_DEFAULT	\
	(AW_PID_2113_CLIPS_DEFAULT_VALUE << AW_PID_2113_CLIPS_START_BIT)

/* WDS bit 6 (SYSST 0x01) */
#define AW_PID_2113_WDS_START_BIT	(6)
#define AW_PID_2113_WDS_BITS_LEN	(1)
#define AW_PID_2113_WDS_MASK	\
	(~(((1<<AW_PID_2113_WDS_BITS_LEN)-1) << AW_PID_2113_WDS_START_BIT))

#define AW_PID_2113_WDS_NORMAL	(0)
#define AW_PID_2113_WDS_NORMAL_VALUE	\
	(AW_PID_2113_WDS_NORMAL << AW_PID_2113_WDS_START_BIT)

#define AW_PID_2113_WDS_ABNORMAL	(1)
#define AW_PID_2113_WDS_ABNORMAL_VALUE	\
	(AW_PID_2113_WDS_ABNORMAL << AW_PID_2113_WDS_START_BIT)

#define AW_PID_2113_WDS_DEFAULT_VALUE	(0)
#define AW_PID_2113_WDS_DEFAULT	\
	(AW_PID_2113_WDS_DEFAULT_VALUE << AW_PID_2113_WDS_START_BIT)

/* NOCLKS bit 5 (SYSST 0x01) */
#define AW_PID_2113_NOCLKS_START_BIT	(5)
#define AW_PID_2113_NOCLKS_BITS_LEN	(1)
#define AW_PID_2113_NOCLKS_MASK	\
	(~(((1<<AW_PID_2113_NOCLKS_BITS_LEN)-1) << AW_PID_2113_NOCLKS_START_BIT))

#define AW_PID_2113_NOCLKS_CLOCK_OK	(0)
#define AW_PID_2113_NOCLKS_CLOCK_OK_VALUE	\
	(AW_PID_2113_NOCLKS_CLOCK_OK << AW_PID_2113_NOCLKS_START_BIT)

#define AW_PID_2113_NOCLKS_NO_CLOCK	(1)
#define AW_PID_2113_NOCLKS_NO_CLOCK_VALUE	\
	(AW_PID_2113_NOCLKS_NO_CLOCK << AW_PID_2113_NOCLKS_START_BIT)

#define AW_PID_2113_NOCLKS_DEFAULT_VALUE	(0)
#define AW_PID_2113_NOCLKS_DEFAULT	\
	(AW_PID_2113_NOCLKS_DEFAULT_VALUE << AW_PID_2113_NOCLKS_START_BIT)

/* CLKS bit 4 (SYSST 0x01) */
#define AW_PID_2113_CLKS_START_BIT	(4)
#define AW_PID_2113_CLKS_BITS_LEN	(1)
#define AW_PID_2113_CLKS_MASK	\
	(~(((1<<AW_PID_2113_CLKS_BITS_LEN)-1) << AW_PID_2113_CLKS_START_BIT))

#define AW_PID_2113_CLKS_NOT_STABLE	(0)
#define AW_PID_2113_CLKS_NOT_STABLE_VALUE	\
	(AW_PID_2113_CLKS_NOT_STABLE << AW_PID_2113_CLKS_START_BIT)

#define AW_PID_2113_CLKS_STABLE	(1)
#define AW_PID_2113_CLKS_STABLE_VALUE	\
	(AW_PID_2113_CLKS_STABLE << AW_PID_2113_CLKS_START_BIT)

#define AW_PID_2113_CLKS_DEFAULT_VALUE	(0)
#define AW_PID_2113_CLKS_DEFAULT	\
	(AW_PID_2113_CLKS_DEFAULT_VALUE << AW_PID_2113_CLKS_START_BIT)

/* OCDS bit 3 (SYSST 0x01) */
#define AW_PID_2113_OCDS_START_BIT	(3)
#define AW_PID_2113_OCDS_BITS_LEN	(1)
#define AW_PID_2113_OCDS_MASK	\
	(~(((1<<AW_PID_2113_OCDS_BITS_LEN)-1) << AW_PID_2113_OCDS_START_BIT))

#define AW_PID_2113_OCDS_NORAML	(0)
#define AW_PID_2113_OCDS_NORAML_VALUE	\
	(AW_PID_2113_OCDS_NORAML << AW_PID_2113_OCDS_START_BIT)

#define AW_PID_2113_OCDS_OC	(1)
#define AW_PID_2113_OCDS_OC_VALUE	\
	(AW_PID_2113_OCDS_OC << AW_PID_2113_OCDS_START_BIT)

#define AW_PID_2113_OCDS_DEFAULT_VALUE	(0)
#define AW_PID_2113_OCDS_DEFAULT	\
	(AW_PID_2113_OCDS_DEFAULT_VALUE << AW_PID_2113_OCDS_START_BIT)

/* BOPS bit 2 (SYSST 0x01) */
#define AW_PID_2113_BOPS_START_BIT	(2)
#define AW_PID_2113_BOPS_BITS_LEN	(1)
#define AW_PID_2113_BOPS_MASK	\
	(~(((1<<AW_PID_2113_BOPS_BITS_LEN)-1) << AW_PID_2113_BOPS_START_BIT))

#define AW_PID_2113_BOPS_NOT_TRIGGERED	(0)
#define AW_PID_2113_BOPS_NOT_TRIGGERED_VALUE	\
	(AW_PID_2113_BOPS_NOT_TRIGGERED << AW_PID_2113_BOPS_START_BIT)

#define AW_PID_2113_BOPS_TRIGGERED	(1)
#define AW_PID_2113_BOPS_TRIGGERED_VALUE	\
	(AW_PID_2113_BOPS_TRIGGERED << AW_PID_2113_BOPS_START_BIT)

#define AW_PID_2113_BOPS_DEFAULT_VALUE	(0)
#define AW_PID_2113_BOPS_DEFAULT	\
	(AW_PID_2113_BOPS_DEFAULT_VALUE << AW_PID_2113_BOPS_START_BIT)

/* OTHS bit 1 (SYSST 0x01) */
#define AW_PID_2113_OTHS_START_BIT	(1)
#define AW_PID_2113_OTHS_BITS_LEN	(1)
#define AW_PID_2113_OTHS_MASK	\
	(~(((1<<AW_PID_2113_OTHS_BITS_LEN)-1) << AW_PID_2113_OTHS_START_BIT))

#define AW_PID_2113_OTHS_NORMAL	(0)
#define AW_PID_2113_OTHS_NORMAL_VALUE	\
	(AW_PID_2113_OTHS_NORMAL << AW_PID_2113_OTHS_START_BIT)

#define AW_PID_2113_OTHS_OT	(1)
#define AW_PID_2113_OTHS_OT_VALUE	\
	(AW_PID_2113_OTHS_OT << AW_PID_2113_OTHS_START_BIT)

#define AW_PID_2113_OTHS_DEFAULT_VALUE	(0)
#define AW_PID_2113_OTHS_DEFAULT	\
	(AW_PID_2113_OTHS_DEFAULT_VALUE << AW_PID_2113_OTHS_START_BIT)

/* PLLS bit 0 (SYSST 0x01) */
#define AW_PID_2113_PLLS_START_BIT	(0)
#define AW_PID_2113_PLLS_BITS_LEN	(1)
#define AW_PID_2113_PLLS_MASK	\
	(~(((1<<AW_PID_2113_PLLS_BITS_LEN)-1) << AW_PID_2113_PLLS_START_BIT))

#define AW_PID_2113_PLLS_UNLOCKED	(0)
#define AW_PID_2113_PLLS_UNLOCKED_VALUE	\
	(AW_PID_2113_PLLS_UNLOCKED << AW_PID_2113_PLLS_START_BIT)

#define AW_PID_2113_PLLS_LOCKED	(1)
#define AW_PID_2113_PLLS_LOCKED_VALUE	\
	(AW_PID_2113_PLLS_LOCKED << AW_PID_2113_PLLS_START_BIT)

#define AW_PID_2113_PLLS_DEFAULT_VALUE	(0)
#define AW_PID_2113_PLLS_DEFAULT	\
	(AW_PID_2113_PLLS_DEFAULT_VALUE << AW_PID_2113_PLLS_START_BIT)

/* default value of SYSST (0x01) */
/* #define AW_PID_2113_SYSST_DEFAULT		(0x0000) */

#define AW_PID_2113_SYSST_CHECK_MASK \
	(~(AW_PID_2113_UVLS_UVLO_VALUE | \
	AW_PID_2113_BSTOCS_OVER_CURRENT | \
	AW_PID_2113_BSTS_FINISHED_VALUE | \
	AW_PID_2113_SWS_SWITCHING_VALUE | \
	AW_PID_2113_NOCLKS_NO_CLOCK_VALUE | \
	AW_PID_2113_CLKS_STABLE_VALUE | \
	AW_PID_2113_OCDS_OC_VALUE | \
	AW_PID_2113_OTHS_OT_VALUE | \
	AW_PID_2113_PLLS_LOCKED_VALUE))

#define AW_PID_2113_SYSST_CHECK \
	(AW_PID_2113_BSTS_FINISHED_VALUE | \
	AW_PID_2113_SWS_SWITCHING_VALUE | \
	AW_PID_2113_CLKS_STABLE_VALUE | \
	AW_PID_2113_PLLS_LOCKED_VALUE)

/* SYSINT (0x02) detail */
/* OVP2I bit 15 (SYSINT 0x02) */
#define AW_PID_2113_OVP2I_START_BIT	(15)
#define AW_PID_2113_OVP2I_BITS_LEN	(1)
#define AW_PID_2113_OVP2I_MASK	\
	(~(((1<<AW_PID_2113_OVP2I_BITS_LEN)-1) << AW_PID_2113_OVP2I_START_BIT))

#define AW_PID_2113_OVP2I_DEFAULT_VALUE	(0)
#define AW_PID_2113_OVP2I_DEFAULT	\
	(AW_PID_2113_OVP2I_DEFAULT_VALUE << AW_PID_2113_OVP2I_START_BIT)

/* UVLI bit 14 (SYSINT 0x02) */
#define AW_PID_2113_UVLI_START_BIT	(14)
#define AW_PID_2113_UVLI_BITS_LEN	(1)
#define AW_PID_2113_UVLI_MASK	\
	(~(((1<<AW_PID_2113_UVLI_BITS_LEN)-1) << AW_PID_2113_UVLI_START_BIT))

#define AW_PID_2113_UVLI_DEFAULT_VALUE	(0)
#define AW_PID_2113_UVLI_DEFAULT	\
	(AW_PID_2113_UVLI_DEFAULT_VALUE << AW_PID_2113_UVLI_START_BIT)

/* ADPI bit 13 (SYSINT 0x02) */
#define AW_PID_2113_ADPI_START_BIT	(13)
#define AW_PID_2113_ADPI_BITS_LEN	(1)
#define AW_PID_2113_ADPI_MASK	\
	(~(((1<<AW_PID_2113_ADPI_BITS_LEN)-1) << AW_PID_2113_ADPI_START_BIT))

#define AW_PID_2113_ADPI_DEFAULT_VALUE	(0)
#define AW_PID_2113_ADPI_DEFAULT	\
	(AW_PID_2113_ADPI_DEFAULT_VALUE << AW_PID_2113_ADPI_START_BIT)

/* DSPI bit 12 (SYSINT 0x02) */
#define AW_PID_2113_DSPI_START_BIT	(12)
#define AW_PID_2113_DSPI_BITS_LEN	(1)
#define AW_PID_2113_DSPI_MASK	\
	(~(((1<<AW_PID_2113_DSPI_BITS_LEN)-1) << AW_PID_2113_DSPI_START_BIT))

#define AW_PID_2113_DSPI_DEFAULT_VALUE	(0)
#define AW_PID_2113_DSPI_DEFAULT	\
	(AW_PID_2113_DSPI_DEFAULT_VALUE << AW_PID_2113_DSPI_START_BIT)

/* BSTOCI bit 11 (SYSINT 0x02) */
#define AW_PID_2113_BSTOCI_START_BIT	(11)
#define AW_PID_2113_BSTOCI_BITS_LEN	(1)
#define AW_PID_2113_BSTOCI_MASK	\
	(~(((1<<AW_PID_2113_BSTOCI_BITS_LEN)-1) << AW_PID_2113_BSTOCI_START_BIT))

#define AW_PID_2113_BSTOCI_DEFAULT_VALUE	(0)
#define AW_PID_2113_BSTOCI_DEFAULT	\
	(AW_PID_2113_BSTOCI_DEFAULT_VALUE << AW_PID_2113_BSTOCI_START_BIT)

/* OVPI bit 10 (SYSINT 0x02) */
#define AW_PID_2113_OVPI_START_BIT	(10)
#define AW_PID_2113_OVPI_BITS_LEN	(1)
#define AW_PID_2113_OVPI_MASK	\
	(~(((1<<AW_PID_2113_OVPI_BITS_LEN)-1) << AW_PID_2113_OVPI_START_BIT))

#define AW_PID_2113_OVPI_DEFAULT_VALUE	(0)
#define AW_PID_2113_OVPI_DEFAULT	\
	(AW_PID_2113_OVPI_DEFAULT_VALUE << AW_PID_2113_OVPI_START_BIT)

/* BSTI bit 9 (SYSINT 0x02) */
#define AW_PID_2113_BSTI_START_BIT	(9)
#define AW_PID_2113_BSTI_BITS_LEN	(1)
#define AW_PID_2113_BSTI_MASK	\
	(~(((1<<AW_PID_2113_BSTI_BITS_LEN)-1) << AW_PID_2113_BSTI_START_BIT))

#define AW_PID_2113_BSTI_DEFAULT_VALUE	(0)
#define AW_PID_2113_BSTI_DEFAULT	\
	(AW_PID_2113_BSTI_DEFAULT_VALUE << AW_PID_2113_BSTI_START_BIT)

/* SWI bit 8 (SYSINT 0x02) */
#define AW_PID_2113_SWI_START_BIT	(8)
#define AW_PID_2113_SWI_BITS_LEN	(1)
#define AW_PID_2113_SWI_MASK	\
	(~(((1<<AW_PID_2113_SWI_BITS_LEN)-1) << AW_PID_2113_SWI_START_BIT))

#define AW_PID_2113_SWI_DEFAULT_VALUE	(0)
#define AW_PID_2113_SWI_DEFAULT	\
	(AW_PID_2113_SWI_DEFAULT_VALUE << AW_PID_2113_SWI_START_BIT)

/* CLIPI bit 7 (SYSINT 0x02) */
#define AW_PID_2113_CLIPI_START_BIT	(7)
#define AW_PID_2113_CLIPI_BITS_LEN	(1)
#define AW_PID_2113_CLIPI_MASK	\
	(~(((1<<AW_PID_2113_CLIPI_BITS_LEN)-1) << AW_PID_2113_CLIPI_START_BIT))

#define AW_PID_2113_CLIPI_DEFAULT_VALUE	(0)
#define AW_PID_2113_CLIPI_DEFAULT	\
	(AW_PID_2113_CLIPI_DEFAULT_VALUE << AW_PID_2113_CLIPI_START_BIT)

/* WDI bit 6 (SYSINT 0x02) */
#define AW_PID_2113_WDI_START_BIT	(6)
#define AW_PID_2113_WDI_BITS_LEN	(1)
#define AW_PID_2113_WDI_MASK	\
	(~(((1<<AW_PID_2113_WDI_BITS_LEN)-1) << AW_PID_2113_WDI_START_BIT))

#define AW_PID_2113_WDI_DEFAULT_VALUE	(0)
#define AW_PID_2113_WDI_DEFAULT	\
	(AW_PID_2113_WDI_DEFAULT_VALUE << AW_PID_2113_WDI_START_BIT)

/* NOCLKI bit 5 (SYSINT 0x02) */
#define AW_PID_2113_NOCLKI_START_BIT	(5)
#define AW_PID_2113_NOCLKI_BITS_LEN	(1)
#define AW_PID_2113_NOCLKI_MASK	\
	(~(((1<<AW_PID_2113_NOCLKI_BITS_LEN)-1) << AW_PID_2113_NOCLKI_START_BIT))

#define AW_PID_2113_NOCLKI_DEFAULT_VALUE	(0)
#define AW_PID_2113_NOCLKI_DEFAULT	\
	(AW_PID_2113_NOCLKI_DEFAULT_VALUE << AW_PID_2113_NOCLKI_START_BIT)

/* CLKI bit 4 (SYSINT 0x02) */
#define AW_PID_2113_CLKI_START_BIT	(4)
#define AW_PID_2113_CLKI_BITS_LEN	(1)
#define AW_PID_2113_CLKI_MASK	\
	(~(((1<<AW_PID_2113_CLKI_BITS_LEN)-1) << AW_PID_2113_CLKI_START_BIT))

#define AW_PID_2113_CLKI_DEFAULT_VALUE	(0)
#define AW_PID_2113_CLKI_DEFAULT	\
	(AW_PID_2113_CLKI_DEFAULT_VALUE << AW_PID_2113_CLKI_START_BIT)

/* OCDI bit 3 (SYSINT 0x02) */
#define AW_PID_2113_OCDI_START_BIT	(3)
#define AW_PID_2113_OCDI_BITS_LEN	(1)
#define AW_PID_2113_OCDI_MASK	\
	(~(((1<<AW_PID_2113_OCDI_BITS_LEN)-1) << AW_PID_2113_OCDI_START_BIT))

#define AW_PID_2113_OCDI_DEFAULT_VALUE	(0)
#define AW_PID_2113_OCDI_DEFAULT	\
	(AW_PID_2113_OCDI_DEFAULT_VALUE << AW_PID_2113_OCDI_START_BIT)

/* BOPI bit 2 (SYSINT 0x02) */
#define AW_PID_2113_BOPI_START_BIT	(2)
#define AW_PID_2113_BOPI_BITS_LEN	(1)
#define AW_PID_2113_BOPI_MASK	\
	(~(((1<<AW_PID_2113_BOPI_BITS_LEN)-1) << AW_PID_2113_BOPI_START_BIT))

#define AW_PID_2113_BOPI_DEFAULT_VALUE	(0)
#define AW_PID_2113_BOPI_DEFAULT	\
	(AW_PID_2113_BOPI_DEFAULT_VALUE << AW_PID_2113_BOPI_START_BIT)

/* OTHI bit 1 (SYSINT 0x02) */
#define AW_PID_2113_OTHI_START_BIT	(1)
#define AW_PID_2113_OTHI_BITS_LEN	(1)
#define AW_PID_2113_OTHI_MASK	\
	(~(((1<<AW_PID_2113_OTHI_BITS_LEN)-1) << AW_PID_2113_OTHI_START_BIT))

#define AW_PID_2113_OTHI_DEFAULT_VALUE	(0)
#define AW_PID_2113_OTHI_DEFAULT	\
	(AW_PID_2113_OTHI_DEFAULT_VALUE << AW_PID_2113_OTHI_START_BIT)

/* PLLI bit 0 (SYSINT 0x02) */
#define AW_PID_2113_PLLI_START_BIT	(0)
#define AW_PID_2113_PLLI_BITS_LEN	(1)
#define AW_PID_2113_PLLI_MASK	\
	(~(((1<<AW_PID_2113_PLLI_BITS_LEN)-1) << AW_PID_2113_PLLI_START_BIT))

#define AW_PID_2113_PLLI_DEFAULT_VALUE	(0)
#define AW_PID_2113_PLLI_DEFAULT	\
	(AW_PID_2113_PLLI_DEFAULT_VALUE << AW_PID_2113_PLLI_START_BIT)

/* default value of SYSINT (0x02) */
/* #define AW_PID_2113_SYSINT_DEFAULT		(0x0000) */

/* SYSINTM (0x03) detail */
/* OVP2M bit 15 (SYSINTM 0x03) */
#define AW_PID_2113_OVP2M_START_BIT	(15)
#define AW_PID_2113_OVP2M_BITS_LEN	(1)
#define AW_PID_2113_OVP2M_MASK	\
	(~(((1<<AW_PID_2113_OVP2M_BITS_LEN)-1) << AW_PID_2113_OVP2M_START_BIT))

#define AW_PID_2113_OVP2M_DEFAULT_VALUE	(1)
#define AW_PID_2113_OVP2M_DEFAULT	\
	(AW_PID_2113_OVP2M_DEFAULT_VALUE << AW_PID_2113_OVP2M_START_BIT)

/* UVLM bit 14 (SYSINTM 0x03) */
#define AW_PID_2113_UVLM_START_BIT	(14)
#define AW_PID_2113_UVLM_BITS_LEN	(1)
#define AW_PID_2113_UVLM_MASK	\
	(~(((1<<AW_PID_2113_UVLM_BITS_LEN)-1) << AW_PID_2113_UVLM_START_BIT))

#define AW_PID_2113_UVLM_DEFAULT_VALUE	(1)
#define AW_PID_2113_UVLM_DEFAULT	\
	(AW_PID_2113_UVLM_DEFAULT_VALUE << AW_PID_2113_UVLM_START_BIT)

/* ADPM bit 13 (SYSINTM 0x03) */
#define AW_PID_2113_ADPM_START_BIT	(13)
#define AW_PID_2113_ADPM_BITS_LEN	(1)
#define AW_PID_2113_ADPM_MASK	\
	(~(((1<<AW_PID_2113_ADPM_BITS_LEN)-1) << AW_PID_2113_ADPM_START_BIT))

#define AW_PID_2113_ADPM_DEFAULT_VALUE	(1)
#define AW_PID_2113_ADPM_DEFAULT	\
	(AW_PID_2113_ADPM_DEFAULT_VALUE << AW_PID_2113_ADPM_START_BIT)

/* DSPM bit 12 (SYSINTM 0x03) */
#define AW_PID_2113_DSPM_START_BIT	(12)
#define AW_PID_2113_DSPM_BITS_LEN	(1)
#define AW_PID_2113_DSPM_MASK	\
	(~(((1<<AW_PID_2113_DSPM_BITS_LEN)-1) << AW_PID_2113_DSPM_START_BIT))

#define AW_PID_2113_DSPM_DEFAULT_VALUE	(1)
#define AW_PID_2113_DSPM_DEFAULT	\
	(AW_PID_2113_DSPM_DEFAULT_VALUE << AW_PID_2113_DSPM_START_BIT)

/* BSTOCM bit 11 (SYSINTM 0x03) */
#define AW_PID_2113_BSTOCM_START_BIT	(11)
#define AW_PID_2113_BSTOCM_BITS_LEN	(1)
#define AW_PID_2113_BSTOCM_MASK	\
	(~(((1<<AW_PID_2113_BSTOCM_BITS_LEN)-1) << AW_PID_2113_BSTOCM_START_BIT))

#define AW_PID_2113_BSTOCM_DEFAULT_VALUE	(1)
#define AW_PID_2113_BSTOCM_DEFAULT	\
	(AW_PID_2113_BSTOCM_DEFAULT_VALUE << AW_PID_2113_BSTOCM_START_BIT)

/* OVPM bit 10 (SYSINTM 0x03) */
#define AW_PID_2113_OVPM_START_BIT	(10)
#define AW_PID_2113_OVPM_BITS_LEN	(1)
#define AW_PID_2113_OVPM_MASK	\
	(~(((1<<AW_PID_2113_OVPM_BITS_LEN)-1) << AW_PID_2113_OVPM_START_BIT))

#define AW_PID_2113_OVPM_DEFAULT_VALUE	(1)
#define AW_PID_2113_OVPM_DEFAULT	\
	(AW_PID_2113_OVPM_DEFAULT_VALUE << AW_PID_2113_OVPM_START_BIT)

/* BSTM bit 9 (SYSINTM 0x03) */
#define AW_PID_2113_BSTM_START_BIT	(9)
#define AW_PID_2113_BSTM_BITS_LEN	(1)
#define AW_PID_2113_BSTM_MASK	\
	(~(((1<<AW_PID_2113_BSTM_BITS_LEN)-1) << AW_PID_2113_BSTM_START_BIT))

#define AW_PID_2113_BSTM_DEFAULT_VALUE	(1)
#define AW_PID_2113_BSTM_DEFAULT	\
	(AW_PID_2113_BSTM_DEFAULT_VALUE << AW_PID_2113_BSTM_START_BIT)

/* SWM bit 8 (SYSINTM 0x03) */
#define AW_PID_2113_SWM_START_BIT	(8)
#define AW_PID_2113_SWM_BITS_LEN	(1)
#define AW_PID_2113_SWM_MASK	\
	(~(((1<<AW_PID_2113_SWM_BITS_LEN)-1) << AW_PID_2113_SWM_START_BIT))

#define AW_PID_2113_SWM_DEFAULT_VALUE	(1)
#define AW_PID_2113_SWM_DEFAULT	\
	(AW_PID_2113_SWM_DEFAULT_VALUE << AW_PID_2113_SWM_START_BIT)

/* CLIPM bit 7 (SYSINTM 0x03) */
#define AW_PID_2113_CLIPM_START_BIT	(7)
#define AW_PID_2113_CLIPM_BITS_LEN	(1)
#define AW_PID_2113_CLIPM_MASK	\
	(~(((1<<AW_PID_2113_CLIPM_BITS_LEN)-1) << AW_PID_2113_CLIPM_START_BIT))

#define AW_PID_2113_CLIPM_DEFAULT_VALUE	(1)
#define AW_PID_2113_CLIPM_DEFAULT	\
	(AW_PID_2113_CLIPM_DEFAULT_VALUE << AW_PID_2113_CLIPM_START_BIT)

/* WDM bit 6 (SYSINTM 0x03) */
#define AW_PID_2113_WDM_START_BIT	(6)
#define AW_PID_2113_WDM_BITS_LEN	(1)
#define AW_PID_2113_WDM_MASK	\
	(~(((1<<AW_PID_2113_WDM_BITS_LEN)-1) << AW_PID_2113_WDM_START_BIT))

#define AW_PID_2113_WDM_DEFAULT_VALUE	(1)
#define AW_PID_2113_WDM_DEFAULT	\
	(AW_PID_2113_WDM_DEFAULT_VALUE << AW_PID_2113_WDM_START_BIT)

/* NOCLKM bit 5 (SYSINTM 0x03) */
#define AW_PID_2113_NOCLKM_START_BIT	(5)
#define AW_PID_2113_NOCLKM_BITS_LEN	(1)
#define AW_PID_2113_NOCLKM_MASK	\
	(~(((1<<AW_PID_2113_NOCLKM_BITS_LEN)-1) << AW_PID_2113_NOCLKM_START_BIT))

#define AW_PID_2113_NOCLKM_DEFAULT_VALUE	(1)
#define AW_PID_2113_NOCLKM_DEFAULT	\
	(AW_PID_2113_NOCLKM_DEFAULT_VALUE << AW_PID_2113_NOCLKM_START_BIT)

/* CLKM bit 4 (SYSINTM 0x03) */
#define AW_PID_2113_CLKM_START_BIT	(4)
#define AW_PID_2113_CLKM_BITS_LEN	(1)
#define AW_PID_2113_CLKM_MASK	\
	(~(((1<<AW_PID_2113_CLKM_BITS_LEN)-1) << AW_PID_2113_CLKM_START_BIT))

#define AW_PID_2113_CLKM_DEFAULT_VALUE	(1)
#define AW_PID_2113_CLKM_DEFAULT	\
	(AW_PID_2113_CLKM_DEFAULT_VALUE << AW_PID_2113_CLKM_START_BIT)

/* OCDM bit 3 (SYSINTM 0x03) */
#define AW_PID_2113_OCDM_START_BIT	(3)
#define AW_PID_2113_OCDM_BITS_LEN	(1)
#define AW_PID_2113_OCDM_MASK	\
	(~(((1<<AW_PID_2113_OCDM_BITS_LEN)-1) << AW_PID_2113_OCDM_START_BIT))

#define AW_PID_2113_OCDM_DEFAULT_VALUE	(1)
#define AW_PID_2113_OCDM_DEFAULT	\
	(AW_PID_2113_OCDM_DEFAULT_VALUE << AW_PID_2113_OCDM_START_BIT)

/* BOPM bit 2 (SYSINTM 0x03) */
#define AW_PID_2113_BOPM_START_BIT	(2)
#define AW_PID_2113_BOPM_BITS_LEN	(1)
#define AW_PID_2113_BOPM_MASK	\
	(~(((1<<AW_PID_2113_BOPM_BITS_LEN)-1) << AW_PID_2113_BOPM_START_BIT))

#define AW_PID_2113_BOPM_DEFAULT_VALUE	(1)
#define AW_PID_2113_BOPM_DEFAULT	\
	(AW_PID_2113_BOPM_DEFAULT_VALUE << AW_PID_2113_BOPM_START_BIT)

/* OTHM bit 1 (SYSINTM 0x03) */
#define AW_PID_2113_OTHM_START_BIT	(1)
#define AW_PID_2113_OTHM_BITS_LEN	(1)
#define AW_PID_2113_OTHM_MASK	\
	(~(((1<<AW_PID_2113_OTHM_BITS_LEN)-1) << AW_PID_2113_OTHM_START_BIT))

#define AW_PID_2113_OTHM_DEFAULT_VALUE	(1)
#define AW_PID_2113_OTHM_DEFAULT	\
	(AW_PID_2113_OTHM_DEFAULT_VALUE << AW_PID_2113_OTHM_START_BIT)

/* PLLM bit 0 (SYSINTM 0x03) */
#define AW_PID_2113_PLLM_START_BIT	(0)
#define AW_PID_2113_PLLM_BITS_LEN	(1)
#define AW_PID_2113_PLLM_MASK	\
	(~(((1<<AW_PID_2113_PLLM_BITS_LEN)-1) << AW_PID_2113_PLLM_START_BIT))

#define AW_PID_2113_PLLM_DEFAULT_VALUE	(1)
#define AW_PID_2113_PLLM_DEFAULT	\
	(AW_PID_2113_PLLM_DEFAULT_VALUE << AW_PID_2113_PLLM_START_BIT)

/* default value of SYSINTM (0x03) */
#define AW_PID_2113_SYSINTM_DEFAULT		(0xFFFF)

/* SYSCTRL (0x04) detail */
/* ULS_HMUTE bit 14 (SYSCTRL 0x04) */
#define AW_PID_2113_ULS_HMUTE_START_BIT	(14)
#define AW_PID_2113_ULS_HMUTE_BITS_LEN	(1)
#define AW_PID_2113_ULS_HMUTE_MASK	\
	(~(((1<<AW_PID_2113_ULS_HMUTE_BITS_LEN)-1) << AW_PID_2113_ULS_HMUTE_START_BIT))

#define AW_PID_2113_ULS_HMUTE_DISABLE	(0)
#define AW_PID_2113_ULS_HMUTE_DISABLE_VALUE	\
	(AW_PID_2113_ULS_HMUTE_DISABLE << AW_PID_2113_ULS_HMUTE_START_BIT)

#define AW_PID_2113_ULS_HMUTE_ENABLE	(1)
#define AW_PID_2113_ULS_HMUTE_ENABLE_VALUE	\
	(AW_PID_2113_ULS_HMUTE_ENABLE << AW_PID_2113_ULS_HMUTE_START_BIT)

#define AW_PID_2113_ULS_HMUTE_DEFAULT_VALUE	(0)
#define AW_PID_2113_ULS_HMUTE_DEFAULT	\
	(AW_PID_2113_ULS_HMUTE_DEFAULT_VALUE << AW_PID_2113_ULS_HMUTE_START_BIT)

/* SPK_GAIN bit 13:12 (SYSCTRL 0x04) */
#define AW_PID_2113_SPK_GAIN_START_BIT	(12)
#define AW_PID_2113_SPK_GAIN_BITS_LEN	(2)
#define AW_PID_2113_SPK_GAIN_MASK	\
	(~(((1<<AW_PID_2113_SPK_GAIN_BITS_LEN)-1) << AW_PID_2113_SPK_GAIN_START_BIT))

#define AW_PID_2113_SPK_GAIN_4_AV	(0)
#define AW_PID_2113_SPK_GAIN_4_AV_VALUE	\
	(AW_PID_2113_SPK_GAIN_4_AV << AW_PID_2113_SPK_GAIN_START_BIT)

#define AW_PID_2113_SPK_GAIN_6_AV	(1)
#define AW_PID_2113_SPK_GAIN_6_AV_VALUE	\
	(AW_PID_2113_SPK_GAIN_6_AV << AW_PID_2113_SPK_GAIN_START_BIT)

#define AW_PID_2113_SPK_GAIN_6P8_AV	(2)
#define AW_PID_2113_SPK_GAIN_6P8_AV_VALUE	\
	(AW_PID_2113_SPK_GAIN_6P8_AV << AW_PID_2113_SPK_GAIN_START_BIT)

#define AW_PID_2113_SPK_GAIN_12_AV	(3)
#define AW_PID_2113_SPK_GAIN_12_AV_VALUE	\
	(AW_PID_2113_SPK_GAIN_12_AV << AW_PID_2113_SPK_GAIN_START_BIT)

#define AW_PID_2113_SPK_GAIN_DEFAULT_VALUE	(3)
#define AW_PID_2113_SPK_GAIN_DEFAULT	\
	(AW_PID_2113_SPK_GAIN_DEFAULT_VALUE << AW_PID_2113_SPK_GAIN_START_BIT)

/* RMSE bit 11 (SYSCTRL 0x04) */
#define AW_PID_2113_RMSE_START_BIT	(11)
#define AW_PID_2113_RMSE_BITS_LEN	(1)
#define AW_PID_2113_RMSE_MASK	\
	(~(((1<<AW_PID_2113_RMSE_BITS_LEN)-1) << AW_PID_2113_RMSE_START_BIT))

#define AW_PID_2113_RMSE_PEAK_AGC	(0)
#define AW_PID_2113_RMSE_PEAK_AGC_VALUE	\
	(AW_PID_2113_RMSE_PEAK_AGC << AW_PID_2113_RMSE_START_BIT)

#define AW_PID_2113_RMSE_RMS_AGC	(1)
#define AW_PID_2113_RMSE_RMS_AGC_VALUE	\
	(AW_PID_2113_RMSE_RMS_AGC << AW_PID_2113_RMSE_START_BIT)

#define AW_PID_2113_RMSE_DEFAULT_VALUE	(0)
#define AW_PID_2113_RMSE_DEFAULT	\
	(AW_PID_2113_RMSE_DEFAULT_VALUE << AW_PID_2113_RMSE_START_BIT)

/* HAGCE bit 10 (SYSCTRL 0x04) */
#define AW_PID_2113_HAGCE_START_BIT	(10)
#define AW_PID_2113_HAGCE_BITS_LEN	(1)
#define AW_PID_2113_HAGCE_MASK	\
	(~(((1<<AW_PID_2113_HAGCE_BITS_LEN)-1) << AW_PID_2113_HAGCE_START_BIT))

#define AW_PID_2113_HAGCE_DISABLE	(0)
#define AW_PID_2113_HAGCE_DISABLE_VALUE	\
	(AW_PID_2113_HAGCE_DISABLE << AW_PID_2113_HAGCE_START_BIT)

#define AW_PID_2113_HAGCE_ENABLE	(1)
#define AW_PID_2113_HAGCE_ENABLE_VALUE	\
	(AW_PID_2113_HAGCE_ENABLE << AW_PID_2113_HAGCE_START_BIT)

#define AW_PID_2113_HAGCE_DEFAULT_VALUE	(0)
#define AW_PID_2113_HAGCE_DEFAULT	\
	(AW_PID_2113_HAGCE_DEFAULT_VALUE << AW_PID_2113_HAGCE_START_BIT)

/* HDCCE bit 9 (SYSCTRL 0x04) */
#define AW_PID_2113_HDCCE_START_BIT	(9)
#define AW_PID_2113_HDCCE_BITS_LEN	(1)
#define AW_PID_2113_HDCCE_MASK	\
	(~(((1<<AW_PID_2113_HDCCE_BITS_LEN)-1) << AW_PID_2113_HDCCE_START_BIT))

#define AW_PID_2113_HDCCE_DISABLE	(0)
#define AW_PID_2113_HDCCE_DISABLE_VALUE	\
	(AW_PID_2113_HDCCE_DISABLE << AW_PID_2113_HDCCE_START_BIT)

#define AW_PID_2113_HDCCE_ENABLE	(1)
#define AW_PID_2113_HDCCE_ENABLE_VALUE	\
	(AW_PID_2113_HDCCE_ENABLE << AW_PID_2113_HDCCE_START_BIT)

#define AW_PID_2113_HDCCE_DEFAULT_VALUE	(1)
#define AW_PID_2113_HDCCE_DEFAULT	\
	(AW_PID_2113_HDCCE_DEFAULT_VALUE << AW_PID_2113_HDCCE_START_BIT)

/* HMUTE bit 8 (SYSCTRL 0x04) */
#define AW_PID_2113_HMUTE_START_BIT	(8)
#define AW_PID_2113_HMUTE_BITS_LEN	(1)
#define AW_PID_2113_HMUTE_MASK	\
	(~(((1<<AW_PID_2113_HMUTE_BITS_LEN)-1) << AW_PID_2113_HMUTE_START_BIT))

#define AW_PID_2113_HMUTE_DISABLE	(0)
#define AW_PID_2113_HMUTE_DISABLE_VALUE	\
	(AW_PID_2113_HMUTE_DISABLE << AW_PID_2113_HMUTE_START_BIT)

#define AW_PID_2113_HMUTE_ENABLE	(1)
#define AW_PID_2113_HMUTE_ENABLE_VALUE	\
	(AW_PID_2113_HMUTE_ENABLE << AW_PID_2113_HMUTE_START_BIT)

#define AW_PID_2113_HMUTE_DEFAULT_VALUE	(1)
#define AW_PID_2113_HMUTE_DEFAULT	\
	(AW_PID_2113_HMUTE_DEFAULT_VALUE << AW_PID_2113_HMUTE_START_BIT)

/* EN_TRAN bit 7 (SYSCTRL 0x04) */
#define AW_PID_2113_EN_TRAN_START_BIT	(7)
#define AW_PID_2113_EN_TRAN_BITS_LEN	(1)
#define AW_PID_2113_EN_TRAN_MASK	\
	(~(((1<<AW_PID_2113_EN_TRAN_BITS_LEN)-1) << AW_PID_2113_EN_TRAN_START_BIT))

#define AW_PID_2113_EN_TRAN_SPK	(0)
#define AW_PID_2113_EN_TRAN_SPK_VALUE	\
	(AW_PID_2113_EN_TRAN_SPK << AW_PID_2113_EN_TRAN_START_BIT)

#define AW_PID_2113_EN_TRAN_RCV	(1)
#define AW_PID_2113_EN_TRAN_RCV_VALUE	\
	(AW_PID_2113_EN_TRAN_RCV << AW_PID_2113_EN_TRAN_START_BIT)

#define AW_PID_2113_EN_TRAN_DEFAULT_VALUE	(0)
#define AW_PID_2113_EN_TRAN_DEFAULT	\
	(AW_PID_2113_EN_TRAN_DEFAULT_VALUE << AW_PID_2113_EN_TRAN_START_BIT)

/* I2SEN bit 6 (SYSCTRL 0x04) */
#define AW_PID_2113_I2SEN_START_BIT	(6)
#define AW_PID_2113_I2SEN_BITS_LEN	(1)
#define AW_PID_2113_I2SEN_MASK	\
	(~(((1<<AW_PID_2113_I2SEN_BITS_LEN)-1) << AW_PID_2113_I2SEN_START_BIT))

#define AW_PID_2113_I2SEN_DISABLE	(0)
#define AW_PID_2113_I2SEN_DISABLE_VALUE	\
	(AW_PID_2113_I2SEN_DISABLE << AW_PID_2113_I2SEN_START_BIT)

#define AW_PID_2113_I2SEN_ENABLE	(1)
#define AW_PID_2113_I2SEN_ENABLE_VALUE	\
	(AW_PID_2113_I2SEN_ENABLE << AW_PID_2113_I2SEN_START_BIT)

#define AW_PID_2113_I2SEN_DEFAULT_VALUE	(1)
#define AW_PID_2113_I2SEN_DEFAULT	\
	(AW_PID_2113_I2SEN_DEFAULT_VALUE << AW_PID_2113_I2SEN_START_BIT)

/* WSINV bit 5 (SYSCTRL 0x04) */
#define AW_PID_2113_WSINV_START_BIT	(5)
#define AW_PID_2113_WSINV_BITS_LEN	(1)
#define AW_PID_2113_WSINV_MASK	\
	(~(((1<<AW_PID_2113_WSINV_BITS_LEN)-1) << AW_PID_2113_WSINV_START_BIT))

#define AW_PID_2113_WSINV_NOT_SWITCH	(0)
#define AW_PID_2113_WSINV_NOT_SWITCH_VALUE	\
	(AW_PID_2113_WSINV_NOT_SWITCH << AW_PID_2113_WSINV_START_BIT)

#define AW_PID_2113_WSINV_SWITCH	(1)
#define AW_PID_2113_WSINV_SWITCH_VALUE	\
	(AW_PID_2113_WSINV_SWITCH << AW_PID_2113_WSINV_START_BIT)

#define AW_PID_2113_WSINV_DEFAULT_VALUE	(0)
#define AW_PID_2113_WSINV_DEFAULT	\
	(AW_PID_2113_WSINV_DEFAULT_VALUE << AW_PID_2113_WSINV_START_BIT)

/* BCKINV bit 4 (SYSCTRL 0x04) */
#define AW_PID_2113_BCKINV_START_BIT	(4)
#define AW_PID_2113_BCKINV_BITS_LEN	(1)
#define AW_PID_2113_BCKINV_MASK	\
	(~(((1<<AW_PID_2113_BCKINV_BITS_LEN)-1) << AW_PID_2113_BCKINV_START_BIT))

#define AW_PID_2113_BCKINV_NOT_INVERT	(0)
#define AW_PID_2113_BCKINV_NOT_INVERT_VALUE	\
	(AW_PID_2113_BCKINV_NOT_INVERT << AW_PID_2113_BCKINV_START_BIT)

#define AW_PID_2113_BCKINV_INVERTED	(1)
#define AW_PID_2113_BCKINV_INVERTED_VALUE	\
	(AW_PID_2113_BCKINV_INVERTED << AW_PID_2113_BCKINV_START_BIT)

#define AW_PID_2113_BCKINV_DEFAULT_VALUE	(0)
#define AW_PID_2113_BCKINV_DEFAULT	\
	(AW_PID_2113_BCKINV_DEFAULT_VALUE << AW_PID_2113_BCKINV_START_BIT)

/* IPLL bit 3 (SYSCTRL 0x04) */
#define AW_PID_2113_IPLL_START_BIT	(3)
#define AW_PID_2113_IPLL_BITS_LEN	(1)
#define AW_PID_2113_IPLL_MASK	\
	(~(((1<<AW_PID_2113_IPLL_BITS_LEN)-1) << AW_PID_2113_IPLL_START_BIT))

#define AW_PID_2113_IPLL_BCK	(0)
#define AW_PID_2113_IPLL_BCK_VALUE	\
	(AW_PID_2113_IPLL_BCK << AW_PID_2113_IPLL_START_BIT)

#define AW_PID_2113_IPLL_WCK	(1)
#define AW_PID_2113_IPLL_WCK_VALUE	\
	(AW_PID_2113_IPLL_WCK << AW_PID_2113_IPLL_START_BIT)

#define AW_PID_2113_IPLL_DEFAULT_VALUE	(0)
#define AW_PID_2113_IPLL_DEFAULT	\
	(AW_PID_2113_IPLL_DEFAULT_VALUE << AW_PID_2113_IPLL_START_BIT)

/* AMPPD bit 1 (SYSCTRL 0x04) */
#define AW_PID_2113_AMPPD_START_BIT	(1)
#define AW_PID_2113_AMPPD_BITS_LEN	(1)
#define AW_PID_2113_AMPPD_MASK	\
	(~(((1<<AW_PID_2113_AMPPD_BITS_LEN)-1) << AW_PID_2113_AMPPD_START_BIT))

#define AW_PID_2113_AMPPD_WORKING	(0)
#define AW_PID_2113_AMPPD_WORKING_VALUE	\
	(AW_PID_2113_AMPPD_WORKING << AW_PID_2113_AMPPD_START_BIT)

#define AW_PID_2113_AMPPD_POWER_DOWN	(1)
#define AW_PID_2113_AMPPD_POWER_DOWN_VALUE	\
	(AW_PID_2113_AMPPD_POWER_DOWN << AW_PID_2113_AMPPD_START_BIT)

#define AW_PID_2113_AMPPD_DEFAULT_VALUE	(1)
#define AW_PID_2113_AMPPD_DEFAULT	\
	(AW_PID_2113_AMPPD_DEFAULT_VALUE << AW_PID_2113_AMPPD_START_BIT)

/* PWDN bit 0 (SYSCTRL 0x04) */
#define AW_PID_2113_PWDN_START_BIT	(0)
#define AW_PID_2113_PWDN_BITS_LEN	(1)
#define AW_PID_2113_PWDN_MASK	\
	(~(((1<<AW_PID_2113_PWDN_BITS_LEN)-1) << AW_PID_2113_PWDN_START_BIT))

#define AW_PID_2113_PWDN_WORKING	(0)
#define AW_PID_2113_PWDN_WORKING_VALUE	\
	(AW_PID_2113_PWDN_WORKING << AW_PID_2113_PWDN_START_BIT)

#define AW_PID_2113_PWDN_POWER_DOWN	(1)
#define AW_PID_2113_PWDN_POWER_DOWN_VALUE	\
	(AW_PID_2113_PWDN_POWER_DOWN << AW_PID_2113_PWDN_START_BIT)

#define AW_PID_2113_PWDN_DEFAULT_VALUE	(1)
#define AW_PID_2113_PWDN_DEFAULT	\
	(AW_PID_2113_PWDN_DEFAULT_VALUE << AW_PID_2113_PWDN_START_BIT)

/* default value of SYSCTRL (0x04) */
/* #define AW_PID_2113_SYSCTRL_DEFAULT		(0x3343) */

/* SYSCTRL2 (0x05) detail */
/* ULS_MODE bit 12 (SYSCTRL2 0x05) */
#define AW_PID_2113_ULS_MODE_START_BIT	(12)
#define AW_PID_2113_ULS_MODE_BITS_LEN	(1)
#define AW_PID_2113_ULS_MODE_MASK	\
	(~(((1<<AW_PID_2113_ULS_MODE_BITS_LEN)-1) << AW_PID_2113_ULS_MODE_START_BIT))

#define AW_PID_2113_ULS_MODE_LEGACY	(0)
#define AW_PID_2113_ULS_MODE_LEGACY_VALUE	\
	(AW_PID_2113_ULS_MODE_LEGACY << AW_PID_2113_ULS_MODE_START_BIT)

#define AW_PID_2113_ULS_MODE_TDM	(1)
#define AW_PID_2113_ULS_MODE_TDM_VALUE	\
	(AW_PID_2113_ULS_MODE_TDM << AW_PID_2113_ULS_MODE_START_BIT)

#define AW_PID_2113_ULS_MODE_DEFAULT_VALUE	(0)
#define AW_PID_2113_ULS_MODE_DEFAULT	\
	(AW_PID_2113_ULS_MODE_DEFAULT_VALUE << AW_PID_2113_ULS_MODE_START_BIT)

/* INTMODE bit 11 (SYSCTRL2 0x05) */
#define AW_PID_2113_INTMODE_START_BIT	(11)
#define AW_PID_2113_INTMODE_BITS_LEN	(1)
#define AW_PID_2113_INTMODE_MASK	\
	(~(((1<<AW_PID_2113_INTMODE_BITS_LEN)-1) << AW_PID_2113_INTMODE_START_BIT))

#define AW_PID_2113_INTMODE_OPENMINUS_DRAIN	(0)
#define AW_PID_2113_INTMODE_OPENMINUS_DRAIN_VALUE	\
	(AW_PID_2113_INTMODE_OPENMINUS_DRAIN << AW_PID_2113_INTMODE_START_BIT)

#define AW_PID_2113_INTMODE_PUSHPULL	(1)
#define AW_PID_2113_INTMODE_PUSHPULL_VALUE	\
	(AW_PID_2113_INTMODE_PUSHPULL << AW_PID_2113_INTMODE_START_BIT)

#define AW_PID_2113_INTMODE_DEFAULT_VALUE	(0)
#define AW_PID_2113_INTMODE_DEFAULT	\
	(AW_PID_2113_INTMODE_DEFAULT_VALUE << AW_PID_2113_INTMODE_START_BIT)

/* INTN bit 10 (SYSCTRL2 0x05) */
#define AW_PID_2113_INTN_START_BIT	(10)
#define AW_PID_2113_INTN_BITS_LEN	(1)
#define AW_PID_2113_INTN_MASK	\
	(~(((1<<AW_PID_2113_INTN_BITS_LEN)-1) << AW_PID_2113_INTN_START_BIT))

#define AW_PID_2113_INTN_SYSINT	(0)
#define AW_PID_2113_INTN_SYSINT_VALUE	\
	(AW_PID_2113_INTN_SYSINT << AW_PID_2113_INTN_START_BIT)

#define AW_PID_2113_INTN_SYSST	(1)
#define AW_PID_2113_INTN_SYSST_VALUE	\
	(AW_PID_2113_INTN_SYSST << AW_PID_2113_INTN_START_BIT)

#define AW_PID_2113_INTN_DEFAULT_VALUE	(0)
#define AW_PID_2113_INTN_DEFAULT	\
	(AW_PID_2113_INTN_DEFAULT_VALUE << AW_PID_2113_INTN_START_BIT)

/* VOL bit 9:0 (SYSCTRL2 0x05) */
#define AW_PID_2113_VOL_START_BIT	(0)
#define AW_PID_2113_VOL_BITS_LEN	(10)
#define AW_PID_2113_VOL_MASK	\
	(~(((1<<AW_PID_2113_VOL_BITS_LEN)-1) << AW_PID_2113_VOL_START_BIT))

#define AW_PID_2113_VOL_DEFAULT_VALUE	(0)
#define AW_PID_2113_VOL_DEFAULT	\
	(AW_PID_2113_VOL_DEFAULT_VALUE << AW_PID_2113_VOL_START_BIT)

#define AW_PID_2113_MUTE_VOL	(90 * 8)
#define AW_PID_2113_VOL_STEP_DB	(6 * 8)
/* default value of SYSCTRL2 (0x05) */
/* #define AW_PID_2113_SYSCTRL2_DEFAULT		(0x0000) */

/* I2SCTRL1 (0x06) detail */
/* CFSEL bit 14:12 (I2SCTRL1 0x06) */
#define AW_PID_2113_CFSEL_START_BIT	(12)
#define AW_PID_2113_CFSEL_BITS_LEN	(3)
#define AW_PID_2113_CFSEL_MASK	\
	(~(((1<<AW_PID_2113_CFSEL_BITS_LEN)-1) << AW_PID_2113_CFSEL_START_BIT))

#define AW_PID_2113_CFSEL_HAGC	(0)
#define AW_PID_2113_CFSEL_HAGC_VALUE	\
	(AW_PID_2113_CFSEL_HAGC << AW_PID_2113_CFSEL_START_BIT)

#define AW_PID_2113_CFSEL_SAR_ADO	(1)
#define AW_PID_2113_CFSEL_SAR_ADO_VALUE	\
	(AW_PID_2113_CFSEL_SAR_ADO << AW_PID_2113_CFSEL_START_BIT)

#define AW_PID_2113_CFSEL_IVBT	(2)
#define AW_PID_2113_CFSEL_IVBT_VALUE	\
	(AW_PID_2113_CFSEL_IVBT << AW_PID_2113_CFSEL_START_BIT)

#define AW_PID_2113_CFSEL_IV_SENSE_100_MPD_LP_101_ADP_BOOST_OTHERS_RESERVED	(3)
#define AW_PID_2113_CFSEL_IV_SENSE_100_MPD_LP_101_ADP_BOOST_OTHERS_RESERVED_VALUE	\
	(AW_PID_2113_CFSEL_IV_SENSE_100_MPD_LP_101_ADP_BOOST_OTHERS_RESERVED << AW_PID_2113_CFSEL_START_BIT)

#define AW_PID_2113_CFSEL_DEFAULT_VALUE	(0)
#define AW_PID_2113_CFSEL_DEFAULT	\
	(AW_PID_2113_CFSEL_DEFAULT_VALUE << AW_PID_2113_CFSEL_START_BIT)

/* CHSEL bit 11:10 (I2SCTRL1 0x06) */
#define AW_PID_2113_CHSEL_START_BIT	(10)
#define AW_PID_2113_CHSEL_BITS_LEN	(2)
#define AW_PID_2113_CHSEL_MASK	\
	(~(((1<<AW_PID_2113_CHSEL_BITS_LEN)-1) << AW_PID_2113_CHSEL_START_BIT))

#define AW_PID_2113_CHSEL_RESERVED	(0)
#define AW_PID_2113_CHSEL_RESERVED_VALUE	\
	(AW_PID_2113_CHSEL_RESERVED << AW_PID_2113_CHSEL_START_BIT)

#define AW_PID_2113_CHSEL_LEFT	(1)
#define AW_PID_2113_CHSEL_LEFT_VALUE	\
	(AW_PID_2113_CHSEL_LEFT << AW_PID_2113_CHSEL_START_BIT)

#define AW_PID_2113_CHSEL_RIGHT	(2)
#define AW_PID_2113_CHSEL_RIGHT_VALUE	\
	(AW_PID_2113_CHSEL_RIGHT << AW_PID_2113_CHSEL_START_BIT)

#define AW_PID_2113_CHSEL_MONO	(3)
#define AW_PID_2113_CHSEL_MONO_VALUE	\
	(AW_PID_2113_CHSEL_MONO << AW_PID_2113_CHSEL_START_BIT)

#define AW_PID_2113_CHSEL_DEFAULT_VALUE	(1)
#define AW_PID_2113_CHSEL_DEFAULT	\
	(AW_PID_2113_CHSEL_DEFAULT_VALUE << AW_PID_2113_CHSEL_START_BIT)

/* I2SMD bit 9:8 (I2SCTRL1 0x06) */
#define AW_PID_2113_I2SMD_START_BIT	(8)
#define AW_PID_2113_I2SMD_BITS_LEN	(2)
#define AW_PID_2113_I2SMD_MASK	\
	(~(((1<<AW_PID_2113_I2SMD_BITS_LEN)-1) << AW_PID_2113_I2SMD_START_BIT))

#define AW_PID_2113_I2SMD_PHILIP_STANDARD	(0)
#define AW_PID_2113_I2SMD_PHILIP_STANDARD_VALUE	\
	(AW_PID_2113_I2SMD_PHILIP_STANDARD << AW_PID_2113_I2SMD_START_BIT)

#define AW_PID_2113_I2SMD_MSB_JUSTIFIED	(1)
#define AW_PID_2113_I2SMD_MSB_JUSTIFIED_VALUE	\
	(AW_PID_2113_I2SMD_MSB_JUSTIFIED << AW_PID_2113_I2SMD_START_BIT)

#define AW_PID_2113_I2SMD_LSB_JUSTIFIED	(2)
#define AW_PID_2113_I2SMD_LSB_JUSTIFIED_VALUE	\
	(AW_PID_2113_I2SMD_LSB_JUSTIFIED << AW_PID_2113_I2SMD_START_BIT)

#define AW_PID_2113_I2SMD_RESERVED	(3)
#define AW_PID_2113_I2SMD_RESERVED_VALUE	\
	(AW_PID_2113_I2SMD_RESERVED << AW_PID_2113_I2SMD_START_BIT)

#define AW_PID_2113_I2SMD_DEFAULT_VALUE	(0)
#define AW_PID_2113_I2SMD_DEFAULT	\
	(AW_PID_2113_I2SMD_DEFAULT_VALUE << AW_PID_2113_I2SMD_START_BIT)

/* I2SFS bit 7:6 (I2SCTRL1 0x06) */
#define AW_PID_2113_I2SFS_START_BIT	(6)
#define AW_PID_2113_I2SFS_BITS_LEN	(2)
#define AW_PID_2113_I2SFS_MASK	\
	(~(((1<<AW_PID_2113_I2SFS_BITS_LEN)-1) << AW_PID_2113_I2SFS_START_BIT))

#define AW_PID_2113_I2SFS_16_BITS	(0)
#define AW_PID_2113_I2SFS_16_BITS_VALUE	\
	(AW_PID_2113_I2SFS_16_BITS << AW_PID_2113_I2SFS_START_BIT)

#define AW_PID_2113_I2SFS_20_BITS	(1)
#define AW_PID_2113_I2SFS_20_BITS_VALUE	\
	(AW_PID_2113_I2SFS_20_BITS << AW_PID_2113_I2SFS_START_BIT)

#define AW_PID_2113_I2SFS_24_BITS	(2)
#define AW_PID_2113_I2SFS_24_BITS_VALUE	\
	(AW_PID_2113_I2SFS_24_BITS << AW_PID_2113_I2SFS_START_BIT)

#define AW_PID_2113_I2SFS_32_BITS	(3)
#define AW_PID_2113_I2SFS_32_BITS_VALUE	\
	(AW_PID_2113_I2SFS_32_BITS << AW_PID_2113_I2SFS_START_BIT)

#define AW_PID_2113_I2SFS_DEFAULT_VALUE	(3)
#define AW_PID_2113_I2SFS_DEFAULT	\
	(AW_PID_2113_I2SFS_DEFAULT_VALUE << AW_PID_2113_I2SFS_START_BIT)

/* I2SBCK bit 5:4 (I2SCTRL1 0x06) */
#define AW_PID_2113_I2SBCK_START_BIT	(4)
#define AW_PID_2113_I2SBCK_BITS_LEN	(2)
#define AW_PID_2113_I2SBCK_MASK	\
	(~(((1<<AW_PID_2113_I2SBCK_BITS_LEN)-1) << AW_PID_2113_I2SBCK_START_BIT))

#define AW_PID_2113_I2SBCK_32FS	(0)
#define AW_PID_2113_I2SBCK_32FS_VALUE	\
	(AW_PID_2113_I2SBCK_32FS << AW_PID_2113_I2SBCK_START_BIT)

#define AW_PID_2113_I2SBCK_48FS	(1)
#define AW_PID_2113_I2SBCK_48FS_VALUE	\
	(AW_PID_2113_I2SBCK_48FS << AW_PID_2113_I2SBCK_START_BIT)

#define AW_PID_2113_I2SBCK_64FS	(2)
#define AW_PID_2113_I2SBCK_64FS_VALUE	\
	(AW_PID_2113_I2SBCK_64FS << AW_PID_2113_I2SBCK_START_BIT)

#define AW_PID_2113_I2SBCK_RESERVED	(3)
#define AW_PID_2113_I2SBCK_RESERVED_VALUE	\
	(AW_PID_2113_I2SBCK_RESERVED << AW_PID_2113_I2SBCK_START_BIT)

#define AW_PID_2113_I2SBCK_DEFAULT_VALUE	(2)
#define AW_PID_2113_I2SBCK_DEFAULT	\
	(AW_PID_2113_I2SBCK_DEFAULT_VALUE << AW_PID_2113_I2SBCK_START_BIT)

/* I2SSR bit 3:0 (I2SCTRL1 0x06) */
#define AW_PID_2113_I2SSR_START_BIT	(0)
#define AW_PID_2113_I2SSR_BITS_LEN	(4)
#define AW_PID_2113_I2SSR_MASK	\
	(~(((1<<AW_PID_2113_I2SSR_BITS_LEN)-1) << AW_PID_2113_I2SSR_START_BIT))

#define AW_PID_2113_I2SSR_8_KHZ	(0)
#define AW_PID_2113_I2SSR_8_KHZ_VALUE	\
	(AW_PID_2113_I2SSR_8_KHZ << AW_PID_2113_I2SSR_START_BIT)

#define AW_PID_2113_I2SSR_11_KHZ	(1)
#define AW_PID_2113_I2SSR_11_KHZ_VALUE	\
	(AW_PID_2113_I2SSR_11_KHZ << AW_PID_2113_I2SSR_START_BIT)

#define AW_PID_2113_I2SSR_12_KHZ	(2)
#define AW_PID_2113_I2SSR_12_KHZ_VALUE	\
	(AW_PID_2113_I2SSR_12_KHZ << AW_PID_2113_I2SSR_START_BIT)

#define AW_PID_2113_I2SSR_16_KHZ	(3)
#define AW_PID_2113_I2SSR_16_KHZ_VALUE	\
	(AW_PID_2113_I2SSR_16_KHZ << AW_PID_2113_I2SSR_START_BIT)

#define AW_PID_2113_I2SSR_22_KHZ	(4)
#define AW_PID_2113_I2SSR_22_KHZ_VALUE	\
	(AW_PID_2113_I2SSR_22_KHZ << AW_PID_2113_I2SSR_START_BIT)

#define AW_PID_2113_I2SSR_24_KHZ	(5)
#define AW_PID_2113_I2SSR_24_KHZ_VALUE	\
	(AW_PID_2113_I2SSR_24_KHZ << AW_PID_2113_I2SSR_START_BIT)

#define AW_PID_2113_I2SSR_32_KHZ	(6)
#define AW_PID_2113_I2SSR_32_KHZ_VALUE	\
	(AW_PID_2113_I2SSR_32_KHZ << AW_PID_2113_I2SSR_START_BIT)

#define AW_PID_2113_I2SSR_44_KHZ	(7)
#define AW_PID_2113_I2SSR_44_KHZ_VALUE	\
	(AW_PID_2113_I2SSR_44_KHZ << AW_PID_2113_I2SSR_START_BIT)

#define AW_PID_2113_I2SSR_48_KHZ	(8)
#define AW_PID_2113_I2SSR_48_KHZ_VALUE	\
	(AW_PID_2113_I2SSR_48_KHZ << AW_PID_2113_I2SSR_START_BIT)

#define AW_PID_2113_I2SSR_96_KHZ	(9)
#define AW_PID_2113_I2SSR_96_KHZ_VALUE	\
	(AW_PID_2113_I2SSR_96_KHZ << AW_PID_2113_I2SSR_START_BIT)

#define AW_PID_2113_I2SSR_192_KHZ	(10)
#define AW_PID_2113_I2SSR_192_KHZ_VALUE	\
	(AW_PID_2113_I2SSR_192_KHZ << AW_PID_2113_I2SSR_START_BIT)

#define AW_PID_2113_I2SSR_DEFAULT_VALUE	(8)
#define AW_PID_2113_I2SSR_DEFAULT	\
	(AW_PID_2113_I2SSR_DEFAULT_VALUE << AW_PID_2113_I2SSR_START_BIT)

/* default value of I2SCTRL1 (0x06) */
/* #define AW_PID_2113_I2SCTRL1_DEFAULT		(0x04E8) */

/* I2SCTRL2 (0x07) detail */
/* SLOT_NUM bit 14:12 (I2SCTRL2 0x07) */
#define AW_PID_2113_SLOT_NUM_START_BIT	(12)
#define AW_PID_2113_SLOT_NUM_BITS_LEN	(3)
#define AW_PID_2113_SLOT_NUM_MASK	\
	(~(((1<<AW_PID_2113_SLOT_NUM_BITS_LEN)-1) << AW_PID_2113_SLOT_NUM_START_BIT))

#define AW_PID_2113_SLOT_NUM_I2S_MODE	(0)
#define AW_PID_2113_SLOT_NUM_I2S_MODE_VALUE	\
	(AW_PID_2113_SLOT_NUM_I2S_MODE << AW_PID_2113_SLOT_NUM_START_BIT)

#define AW_PID_2113_SLOT_NUM_TDM1S	(1)
#define AW_PID_2113_SLOT_NUM_TDM1S_VALUE	\
	(AW_PID_2113_SLOT_NUM_TDM1S << AW_PID_2113_SLOT_NUM_START_BIT)

#define AW_PID_2113_SLOT_NUM_TDM2S	(2)
#define AW_PID_2113_SLOT_NUM_TDM2S_VALUE	\
	(AW_PID_2113_SLOT_NUM_TDM2S << AW_PID_2113_SLOT_NUM_START_BIT)

#define AW_PID_2113_SLOT_NUM_TDM4S	(3)
#define AW_PID_2113_SLOT_NUM_TDM4S_VALUE	\
	(AW_PID_2113_SLOT_NUM_TDM4S << AW_PID_2113_SLOT_NUM_START_BIT)

#define AW_PID_2113_SLOT_NUM_TDM6S	(4)
#define AW_PID_2113_SLOT_NUM_TDM6S_VALUE	\
	(AW_PID_2113_SLOT_NUM_TDM6S << AW_PID_2113_SLOT_NUM_START_BIT)

#define AW_PID_2113_SLOT_NUM_TDM8S	(5)
#define AW_PID_2113_SLOT_NUM_TDM8S_VALUE	\
	(AW_PID_2113_SLOT_NUM_TDM8S << AW_PID_2113_SLOT_NUM_START_BIT)

#define AW_PID_2113_SLOT_NUM_TDM16S	(6)
#define AW_PID_2113_SLOT_NUM_TDM16S_VALUE	\
	(AW_PID_2113_SLOT_NUM_TDM16S << AW_PID_2113_SLOT_NUM_START_BIT)

/*
#define AW_PID_2113_SLOT_NUM_TDM16S	(7)
#define AW_PID_2113_SLOT_NUM_TDM16S_VALUE	\
	(AW_PID_2113_SLOT_NUM_TDM16S << AW_PID_2113_SLOT_NUM_START_BIT)
*/

#define AW_PID_2113_SLOT_NUM_DEFAULT_VALUE	(0)
#define AW_PID_2113_SLOT_NUM_DEFAULT	\
	(AW_PID_2113_SLOT_NUM_DEFAULT_VALUE << AW_PID_2113_SLOT_NUM_START_BIT)

/* I2S_TX_SLOTVLD bit 11:8 (I2SCTRL2 0x07) */
#define AW_PID_2113_I2S_TX_SLOTVLD_START_BIT	(8)
#define AW_PID_2113_I2S_TX_SLOTVLD_BITS_LEN	(4)
#define AW_PID_2113_I2S_TX_SLOTVLD_MASK	\
	(~(((1<<AW_PID_2113_I2S_TX_SLOTVLD_BITS_LEN)-1) << AW_PID_2113_I2S_TX_SLOTVLD_START_BIT))

#define AW_PID_2113_I2S_TX_SLOTVLD_SLOT_0	(0)
#define AW_PID_2113_I2S_TX_SLOTVLD_SLOT_0_VALUE	\
	(AW_PID_2113_I2S_TX_SLOTVLD_SLOT_0 << AW_PID_2113_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2113_I2S_TX_SLOTVLD_SLOT_1	(1)
#define AW_PID_2113_I2S_TX_SLOTVLD_SLOT_1_VALUE	\
	(AW_PID_2113_I2S_TX_SLOTVLD_SLOT_1 << AW_PID_2113_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2113_I2S_TX_SLOTVLD_SLOT_2	(2)
#define AW_PID_2113_I2S_TX_SLOTVLD_SLOT_2_VALUE	\
	(AW_PID_2113_I2S_TX_SLOTVLD_SLOT_2 << AW_PID_2113_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2113_I2S_TX_SLOTVLD_SLOT_3	(3)
#define AW_PID_2113_I2S_TX_SLOTVLD_SLOT_3_VALUE	\
	(AW_PID_2113_I2S_TX_SLOTVLD_SLOT_3 << AW_PID_2113_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2113_I2S_TX_SLOTVLD_SLOT_4	(4)
#define AW_PID_2113_I2S_TX_SLOTVLD_SLOT_4_VALUE	\
	(AW_PID_2113_I2S_TX_SLOTVLD_SLOT_4 << AW_PID_2113_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2113_I2S_TX_SLOTVLD_SLOT_5	(5)
#define AW_PID_2113_I2S_TX_SLOTVLD_SLOT_5_VALUE	\
	(AW_PID_2113_I2S_TX_SLOTVLD_SLOT_5 << AW_PID_2113_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2113_I2S_TX_SLOTVLD_SLOT_6	(6)
#define AW_PID_2113_I2S_TX_SLOTVLD_SLOT_6_VALUE	\
	(AW_PID_2113_I2S_TX_SLOTVLD_SLOT_6 << AW_PID_2113_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2113_I2S_TX_SLOTVLD_SLOT_15	(15)
#define AW_PID_2113_I2S_TX_SLOTVLD_SLOT_15_VALUE	\
	(AW_PID_2113_I2S_TX_SLOTVLD_SLOT_15 << AW_PID_2113_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2113_I2S_TX_SLOTVLD_DEFAULT_VALUE	(0)
#define AW_PID_2113_I2S_TX_SLOTVLD_DEFAULT	\
	(AW_PID_2113_I2S_TX_SLOTVLD_DEFAULT_VALUE << AW_PID_2113_I2S_TX_SLOTVLD_START_BIT)

/* I2S_RXR_SLOTVLD bit 7:4 (I2SCTRL2 0x07) */
#define AW_PID_2113_I2S_RXR_SLOTVLD_START_BIT	(4)
#define AW_PID_2113_I2S_RXR_SLOTVLD_BITS_LEN	(4)
#define AW_PID_2113_I2S_RXR_SLOTVLD_MASK	\
	(~(((1<<AW_PID_2113_I2S_RXR_SLOTVLD_BITS_LEN)-1) << AW_PID_2113_I2S_RXR_SLOTVLD_START_BIT))

#define AW_PID_2113_I2S_RXR_SLOTVLD_SLOT_0	(0)
#define AW_PID_2113_I2S_RXR_SLOTVLD_SLOT_0_VALUE	\
	(AW_PID_2113_I2S_RXR_SLOTVLD_SLOT_0 << AW_PID_2113_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2113_I2S_RXR_SLOTVLD_SLOT_1	(1)
#define AW_PID_2113_I2S_RXR_SLOTVLD_SLOT_1_VALUE	\
	(AW_PID_2113_I2S_RXR_SLOTVLD_SLOT_1 << AW_PID_2113_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2113_I2S_RXR_SLOTVLD_SLOT_2	(2)
#define AW_PID_2113_I2S_RXR_SLOTVLD_SLOT_2_VALUE	\
	(AW_PID_2113_I2S_RXR_SLOTVLD_SLOT_2 << AW_PID_2113_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2113_I2S_RXR_SLOTVLD_SLOT_3	(3)
#define AW_PID_2113_I2S_RXR_SLOTVLD_SLOT_3_VALUE	\
	(AW_PID_2113_I2S_RXR_SLOTVLD_SLOT_3 << AW_PID_2113_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2113_I2S_RXR_SLOTVLD_SLOT_4	(4)
#define AW_PID_2113_I2S_RXR_SLOTVLD_SLOT_4_VALUE	\
	(AW_PID_2113_I2S_RXR_SLOTVLD_SLOT_4 << AW_PID_2113_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2113_I2S_RXR_SLOTVLD_SLOT_5	(5)
#define AW_PID_2113_I2S_RXR_SLOTVLD_SLOT_5_VALUE	\
	(AW_PID_2113_I2S_RXR_SLOTVLD_SLOT_5 << AW_PID_2113_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2113_I2S_RXR_SLOTVLD_SLOT_6	(6)
#define AW_PID_2113_I2S_RXR_SLOTVLD_SLOT_6_VALUE	\
	(AW_PID_2113_I2S_RXR_SLOTVLD_SLOT_6 << AW_PID_2113_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2113_I2S_RXR_SLOTVLD_SLOT_15	(15)
#define AW_PID_2113_I2S_RXR_SLOTVLD_SLOT_15_VALUE	\
	(AW_PID_2113_I2S_RXR_SLOTVLD_SLOT_15 << AW_PID_2113_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2113_I2S_RXR_SLOTVLD_DEFAULT_VALUE	(1)
#define AW_PID_2113_I2S_RXR_SLOTVLD_DEFAULT	\
	(AW_PID_2113_I2S_RXR_SLOTVLD_DEFAULT_VALUE << AW_PID_2113_I2S_RXR_SLOTVLD_START_BIT)

/* I2S_RXL_SLOTVLD bit 3:0 (I2SCTRL2 0x07) */
#define AW_PID_2113_I2S_RXL_SLOTVLD_START_BIT	(0)
#define AW_PID_2113_I2S_RXL_SLOTVLD_BITS_LEN	(4)
#define AW_PID_2113_I2S_RXL_SLOTVLD_MASK	\
	(~(((1<<AW_PID_2113_I2S_RXL_SLOTVLD_BITS_LEN)-1) << AW_PID_2113_I2S_RXL_SLOTVLD_START_BIT))

#define AW_PID_2113_I2S_RXL_SLOTVLD_SLOT_0	(0)
#define AW_PID_2113_I2S_RXL_SLOTVLD_SLOT_0_VALUE	\
	(AW_PID_2113_I2S_RXL_SLOTVLD_SLOT_0 << AW_PID_2113_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2113_I2S_RXL_SLOTVLD_SLOT_1	(1)
#define AW_PID_2113_I2S_RXL_SLOTVLD_SLOT_1_VALUE	\
	(AW_PID_2113_I2S_RXL_SLOTVLD_SLOT_1 << AW_PID_2113_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2113_I2S_RXL_SLOTVLD_SLOT_2	(2)
#define AW_PID_2113_I2S_RXL_SLOTVLD_SLOT_2_VALUE	\
	(AW_PID_2113_I2S_RXL_SLOTVLD_SLOT_2 << AW_PID_2113_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2113_I2S_RXL_SLOTVLD_SLOT_3	(3)
#define AW_PID_2113_I2S_RXL_SLOTVLD_SLOT_3_VALUE	\
	(AW_PID_2113_I2S_RXL_SLOTVLD_SLOT_3 << AW_PID_2113_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2113_I2S_RXL_SLOTVLD_SLOT_4	(4)
#define AW_PID_2113_I2S_RXL_SLOTVLD_SLOT_4_VALUE	\
	(AW_PID_2113_I2S_RXL_SLOTVLD_SLOT_4 << AW_PID_2113_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2113_I2S_RXL_SLOTVLD_SLOT_5	(5)
#define AW_PID_2113_I2S_RXL_SLOTVLD_SLOT_5_VALUE	\
	(AW_PID_2113_I2S_RXL_SLOTVLD_SLOT_5 << AW_PID_2113_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2113_I2S_RXL_SLOTVLD_SLOT_6	(6)
#define AW_PID_2113_I2S_RXL_SLOTVLD_SLOT_6_VALUE	\
	(AW_PID_2113_I2S_RXL_SLOTVLD_SLOT_6 << AW_PID_2113_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2113_I2S_RXL_SLOTVLD_SLOT_15	(15)
#define AW_PID_2113_I2S_RXL_SLOTVLD_SLOT_15_VALUE	\
	(AW_PID_2113_I2S_RXL_SLOTVLD_SLOT_15 << AW_PID_2113_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2113_I2S_RXL_SLOTVLD_DEFAULT_VALUE	(0)
#define AW_PID_2113_I2S_RXL_SLOTVLD_DEFAULT	\
	(AW_PID_2113_I2S_RXL_SLOTVLD_DEFAULT_VALUE << AW_PID_2113_I2S_RXL_SLOTVLD_START_BIT)

/* default value of I2SCTRL2 (0x07) */
/* #define AW_PID_2113_I2SCTRL2_DEFAULT		(0x0010) */

/* I2SCTRL3 (0x08) detail */
/* FSYNC_TYPE bit 7 (I2SCTRL3 0x08) */
#define AW_PID_2113_FSYNC_TYPE_START_BIT	(7)
#define AW_PID_2113_FSYNC_TYPE_BITS_LEN	(1)
#define AW_PID_2113_FSYNC_TYPE_MASK	\
	(~(((1<<AW_PID_2113_FSYNC_TYPE_BITS_LEN)-1) << AW_PID_2113_FSYNC_TYPE_START_BIT))

#define AW_PID_2113_FSYNC_TYPE_ONEMINUS_SLOT	(0)
#define AW_PID_2113_FSYNC_TYPE_ONEMINUS_SLOT_VALUE	\
	(AW_PID_2113_FSYNC_TYPE_ONEMINUS_SLOT << AW_PID_2113_FSYNC_TYPE_START_BIT)

#define AW_PID_2113_FSYNC_TYPE_ONEMINUS_BCK	(1)
#define AW_PID_2113_FSYNC_TYPE_ONEMINUS_BCK_VALUE	\
	(AW_PID_2113_FSYNC_TYPE_ONEMINUS_BCK << AW_PID_2113_FSYNC_TYPE_START_BIT)

#define AW_PID_2113_FSYNC_TYPE_DEFAULT_VALUE	(0)
#define AW_PID_2113_FSYNC_TYPE_DEFAULT	\
	(AW_PID_2113_FSYNC_TYPE_DEFAULT_VALUE << AW_PID_2113_FSYNC_TYPE_START_BIT)

/* I2STXEN bit 6 (I2SCTRL3 0x08) */
#define AW_PID_2113_I2STXEN_START_BIT	(6)
#define AW_PID_2113_I2STXEN_BITS_LEN	(1)
#define AW_PID_2113_I2STXEN_MASK	\
	(~(((1<<AW_PID_2113_I2STXEN_BITS_LEN)-1) << AW_PID_2113_I2STXEN_START_BIT))

#define AW_PID_2113_I2STXEN_DISABLE	(0)
#define AW_PID_2113_I2STXEN_DISABLE_VALUE	\
	(AW_PID_2113_I2STXEN_DISABLE << AW_PID_2113_I2STXEN_START_BIT)

#define AW_PID_2113_I2STXEN_ENABLE	(1)
#define AW_PID_2113_I2STXEN_ENABLE_VALUE	\
	(AW_PID_2113_I2STXEN_ENABLE << AW_PID_2113_I2STXEN_START_BIT)

#define AW_PID_2113_I2STXEN_DEFAULT_VALUE	(1)
#define AW_PID_2113_I2STXEN_DEFAULT	\
	(AW_PID_2113_I2STXEN_DEFAULT_VALUE << AW_PID_2113_I2STXEN_START_BIT)

/* DRVSTREN bit 5 (I2SCTRL3 0x08) */
#define AW_PID_2113_DRVSTREN_START_BIT	(5)
#define AW_PID_2113_DRVSTREN_BITS_LEN	(1)
#define AW_PID_2113_DRVSTREN_MASK	\
	(~(((1<<AW_PID_2113_DRVSTREN_BITS_LEN)-1) << AW_PID_2113_DRVSTREN_START_BIT))

#define AW_PID_2113_DRVSTREN_4MA	(0)
#define AW_PID_2113_DRVSTREN_4MA_VALUE	\
	(AW_PID_2113_DRVSTREN_4MA << AW_PID_2113_DRVSTREN_START_BIT)

#define AW_PID_2113_DRVSTREN_12MA	(1)
#define AW_PID_2113_DRVSTREN_12MA_VALUE	\
	(AW_PID_2113_DRVSTREN_12MA << AW_PID_2113_DRVSTREN_START_BIT)

#define AW_PID_2113_DRVSTREN_DEFAULT_VALUE	(1)
#define AW_PID_2113_DRVSTREN_DEFAULT	\
	(AW_PID_2113_DRVSTREN_DEFAULT_VALUE << AW_PID_2113_DRVSTREN_START_BIT)

/* I2SRXEN bit 4 (I2SCTRL3 0x08) */
#define AW_PID_2113_I2SRXEN_START_BIT	(4)
#define AW_PID_2113_I2SRXEN_BITS_LEN	(1)
#define AW_PID_2113_I2SRXEN_MASK	\
	(~(((1<<AW_PID_2113_I2SRXEN_BITS_LEN)-1) << AW_PID_2113_I2SRXEN_START_BIT))

#define AW_PID_2113_I2SRXEN_DISABLE	(0)
#define AW_PID_2113_I2SRXEN_DISABLE_VALUE	\
	(AW_PID_2113_I2SRXEN_DISABLE << AW_PID_2113_I2SRXEN_START_BIT)

#define AW_PID_2113_I2SRXEN_ENABLE	(1)
#define AW_PID_2113_I2SRXEN_ENABLE_VALUE	\
	(AW_PID_2113_I2SRXEN_ENABLE << AW_PID_2113_I2SRXEN_START_BIT)

#define AW_PID_2113_I2SRXEN_DEFAULT_VALUE	(1)
#define AW_PID_2113_I2SRXEN_DEFAULT	\
	(AW_PID_2113_I2SRXEN_DEFAULT_VALUE << AW_PID_2113_I2SRXEN_START_BIT)

/* IV2CH bit 3 (I2SCTRL3 0x08) */
#define AW_PID_2113_IV2CH_START_BIT	(3)
#define AW_PID_2113_IV2CH_BITS_LEN	(1)
#define AW_PID_2113_IV2CH_MASK	\
	(~(((1<<AW_PID_2113_IV2CH_BITS_LEN)-1) << AW_PID_2113_IV2CH_START_BIT))

#define AW_PID_2113_IV2CH_LEGACY	(0)
#define AW_PID_2113_IV2CH_LEGACY_VALUE	\
	(AW_PID_2113_IV2CH_LEGACY << AW_PID_2113_IV2CH_START_BIT)

#define AW_PID_2113_IV2CH_SPECIAL	(1)
#define AW_PID_2113_IV2CH_SPECIAL_VALUE	\
	(AW_PID_2113_IV2CH_SPECIAL << AW_PID_2113_IV2CH_START_BIT)

#define AW_PID_2113_IV2CH_DEFAULT_VALUE	(0)
#define AW_PID_2113_IV2CH_DEFAULT	\
	(AW_PID_2113_IV2CH_DEFAULT_VALUE << AW_PID_2113_IV2CH_START_BIT)

/* I2SDOSEL bit 2 (I2SCTRL3 0x08) */
#define AW_PID_2113_I2SDOSEL_START_BIT	(2)
#define AW_PID_2113_I2SDOSEL_BITS_LEN	(1)
#define AW_PID_2113_I2SDOSEL_MASK	\
	(~(((1<<AW_PID_2113_I2SDOSEL_BITS_LEN)-1) << AW_PID_2113_I2SDOSEL_START_BIT))

#define AW_PID_2113_I2SDOSEL_ZEROS	(0)
#define AW_PID_2113_I2SDOSEL_ZEROS_VALUE	\
	(AW_PID_2113_I2SDOSEL_ZEROS << AW_PID_2113_I2SDOSEL_START_BIT)

#define AW_PID_2113_I2SDOSEL_TXDATA	(1)
#define AW_PID_2113_I2SDOSEL_TXDATA_VALUE	\
	(AW_PID_2113_I2SDOSEL_TXDATA << AW_PID_2113_I2SDOSEL_START_BIT)

#define AW_PID_2113_I2SDOSEL_DEFAULT_VALUE	(1)
#define AW_PID_2113_I2SDOSEL_DEFAULT	\
	(AW_PID_2113_I2SDOSEL_DEFAULT_VALUE << AW_PID_2113_I2SDOSEL_START_BIT)

/* DOHZ bit 1 (I2SCTRL3 0x08) */
#define AW_PID_2113_DOHZ_START_BIT	(1)
#define AW_PID_2113_DOHZ_BITS_LEN	(1)
#define AW_PID_2113_DOHZ_MASK	\
	(~(((1<<AW_PID_2113_DOHZ_BITS_LEN)-1) << AW_PID_2113_DOHZ_START_BIT))

#define AW_PID_2113_DOHZ_ALL	(0)
#define AW_PID_2113_DOHZ_ALL_VALUE	\
	(AW_PID_2113_DOHZ_ALL << AW_PID_2113_DOHZ_START_BIT)

#define AW_PID_2113_DOHZ_HIZ	(1)
#define AW_PID_2113_DOHZ_HIZ_VALUE	\
	(AW_PID_2113_DOHZ_HIZ << AW_PID_2113_DOHZ_START_BIT)

#define AW_PID_2113_DOHZ_DEFAULT_VALUE	(1)
#define AW_PID_2113_DOHZ_DEFAULT	\
	(AW_PID_2113_DOHZ_DEFAULT_VALUE << AW_PID_2113_DOHZ_START_BIT)

/* I2SCHS bit 0 (I2SCTRL3 0x08) */
#define AW_PID_2113_I2SCHS_START_BIT	(0)
#define AW_PID_2113_I2SCHS_BITS_LEN	(1)
#define AW_PID_2113_I2SCHS_MASK	\
	(~(((1<<AW_PID_2113_I2SCHS_BITS_LEN)-1) << AW_PID_2113_I2SCHS_START_BIT))

#define AW_PID_2113_I2SCHS_LEFT	(0)
#define AW_PID_2113_I2SCHS_LEFT_VALUE	\
	(AW_PID_2113_I2SCHS_LEFT << AW_PID_2113_I2SCHS_START_BIT)

#define AW_PID_2113_I2SCHS_RIGHT	(1)
#define AW_PID_2113_I2SCHS_RIGHT_VALUE	\
	(AW_PID_2113_I2SCHS_RIGHT << AW_PID_2113_I2SCHS_START_BIT)

#define AW_PID_2113_I2SCHS_DEFAULT_VALUE	(0)
#define AW_PID_2113_I2SCHS_DEFAULT	\
	(AW_PID_2113_I2SCHS_DEFAULT_VALUE << AW_PID_2113_I2SCHS_START_BIT)

/* default value of I2SCTRL3 (0x08) */
/* #define AW_PID_2113_I2SCTRL3_DEFAULT		(0x0076) */

/* DACCFG1 (0x09) detail */
/* RVTH bit 15:8 (DACCFG1 0x09) */
#define AW_PID_2113_RVTH_START_BIT	(8)
#define AW_PID_2113_RVTH_BITS_LEN	(8)
#define AW_PID_2113_RVTH_MASK	\
	(~(((1<<AW_PID_2113_RVTH_BITS_LEN)-1) << AW_PID_2113_RVTH_START_BIT))

#define AW_PID_2113_RVTH_DEFAULT_VALUE	(0x39)
#define AW_PID_2113_RVTH_DEFAULT	\
	(AW_PID_2113_RVTH_DEFAULT_VALUE << AW_PID_2113_RVTH_START_BIT)

/* AVTH bit 7:0 (DACCFG1 0x09) */
#define AW_PID_2113_AVTH_START_BIT	(0)
#define AW_PID_2113_AVTH_BITS_LEN	(8)
#define AW_PID_2113_AVTH_MASK	\
	(~(((1<<AW_PID_2113_AVTH_BITS_LEN)-1) << AW_PID_2113_AVTH_START_BIT))

#define AW_PID_2113_AVTH_DEFAULT_VALUE	(0x40)
#define AW_PID_2113_AVTH_DEFAULT	\
	(AW_PID_2113_AVTH_DEFAULT_VALUE << AW_PID_2113_AVTH_START_BIT)

/* default value of DACCFG1 (0x09) */
/* #define AW_PID_2113_DACCFG1_DEFAULT		(0x3940) */

/* DACCFG2 (0x0A) detail */
/* ATTH bit 15:0 (DACCFG2 0x0A) */
#define AW_PID_2113_ATTH_START_BIT	(0)
#define AW_PID_2113_ATTH_BITS_LEN	(16)
#define AW_PID_2113_ATTH_MASK	\
	(~(((1<<AW_PID_2113_ATTH_BITS_LEN)-1) << AW_PID_2113_ATTH_START_BIT))

#define AW_PID_2113_ATTH_RESERVED	(0)
#define AW_PID_2113_ATTH_RESERVED_VALUE	\
	(AW_PID_2113_ATTH_RESERVED << AW_PID_2113_ATTH_START_BIT)

#define AW_PID_2113_ATTH_DEFAULT_VALUE	(0x0030)
#define AW_PID_2113_ATTH_DEFAULT	\
	(AW_PID_2113_ATTH_DEFAULT_VALUE << AW_PID_2113_ATTH_START_BIT)

/* default value of DACCFG2 (0x0A) */
/* #define AW_PID_2113_DACCFG2_DEFAULT		(0x0030) */

/* DACCFG3 (0x0B) detail */
/* RTTH bit 15:0 (DACCFG3 0x0B) */
#define AW_PID_2113_RTTH_START_BIT	(0)
#define AW_PID_2113_RTTH_BITS_LEN	(16)
#define AW_PID_2113_RTTH_MASK	\
	(~(((1<<AW_PID_2113_RTTH_BITS_LEN)-1) << AW_PID_2113_RTTH_START_BIT))

#define AW_PID_2113_RTTH_RESERVED	(0)
#define AW_PID_2113_RTTH_RESERVED_VALUE	\
	(AW_PID_2113_RTTH_RESERVED << AW_PID_2113_RTTH_START_BIT)

#define AW_PID_2113_RTTH_DEFAULT_VALUE	(0x01E0)
#define AW_PID_2113_RTTH_DEFAULT	\
	(AW_PID_2113_RTTH_DEFAULT_VALUE << AW_PID_2113_RTTH_START_BIT)

/* default value of DACCFG3 (0x0B) */
/* #define AW_PID_2113_DACCFG3_DEFAULT		(0x01E0) */

/* DACCFG4 (0x0C) detail */
/* IIC_GEN_ADDR bit 15:9 (DACCFG4 0x0C) */
#define AW_PID_2113_IIC_GEN_ADDR_START_BIT	(9)
#define AW_PID_2113_IIC_GEN_ADDR_BITS_LEN	(7)
#define AW_PID_2113_IIC_GEN_ADDR_MASK	\
	(~(((1<<AW_PID_2113_IIC_GEN_ADDR_BITS_LEN)-1) << AW_PID_2113_IIC_GEN_ADDR_START_BIT))

#define AW_PID_2113_IIC_GEN_ADDR_DEFAULT_VALUE	(0x0E)
#define AW_PID_2113_IIC_GEN_ADDR_DEFAULT	\
	(AW_PID_2113_IIC_GEN_ADDR_DEFAULT_VALUE << AW_PID_2113_IIC_GEN_ADDR_START_BIT)

/* IIC_GEN_EN bit 8 (DACCFG4 0x0C) */
#define AW_PID_2113_IIC_GEN_EN_START_BIT	(8)
#define AW_PID_2113_IIC_GEN_EN_BITS_LEN	(1)
#define AW_PID_2113_IIC_GEN_EN_MASK	\
	(~(((1<<AW_PID_2113_IIC_GEN_EN_BITS_LEN)-1) << AW_PID_2113_IIC_GEN_EN_START_BIT))

#define AW_PID_2113_IIC_GEN_EN_DISABLE	(0)
#define AW_PID_2113_IIC_GEN_EN_DISABLE_VALUE	\
	(AW_PID_2113_IIC_GEN_EN_DISABLE << AW_PID_2113_IIC_GEN_EN_START_BIT)

#define AW_PID_2113_IIC_GEN_EN_ENABLE	(1)
#define AW_PID_2113_IIC_GEN_EN_ENABLE_VALUE	\
	(AW_PID_2113_IIC_GEN_EN_ENABLE << AW_PID_2113_IIC_GEN_EN_START_BIT)

#define AW_PID_2113_IIC_GEN_EN_DEFAULT_VALUE	(0)
#define AW_PID_2113_IIC_GEN_EN_DEFAULT	\
	(AW_PID_2113_IIC_GEN_EN_DEFAULT_VALUE << AW_PID_2113_IIC_GEN_EN_START_BIT)

/* HOLDTH bit 7:0 (DACCFG4 0x0C) */
#define AW_PID_2113_HOLDTH_START_BIT	(0)
#define AW_PID_2113_HOLDTH_BITS_LEN	(8)
#define AW_PID_2113_HOLDTH_MASK	\
	(~(((1<<AW_PID_2113_HOLDTH_BITS_LEN)-1) << AW_PID_2113_HOLDTH_START_BIT))

#define AW_PID_2113_HOLDTH_RESERVED	(0)
#define AW_PID_2113_HOLDTH_RESERVED_VALUE	\
	(AW_PID_2113_HOLDTH_RESERVED << AW_PID_2113_HOLDTH_START_BIT)

#define AW_PID_2113_HOLDTH_DEFAULT_VALUE	(0x64)
#define AW_PID_2113_HOLDTH_DEFAULT	\
	(AW_PID_2113_HOLDTH_DEFAULT_VALUE << AW_PID_2113_HOLDTH_START_BIT)

/* default value of DACCFG4 (0x0C) */
/* #define AW_PID_2113_DACCFG4_DEFAULT		(0x1C64) */

/* DACCFG5 (0x0D) detail */
/* INIT_GAIN bit 14:8 (DACCFG5 0x0D) */
#define AW_PID_2113_INIT_GAIN_START_BIT	(8)
#define AW_PID_2113_INIT_GAIN_BITS_LEN	(7)
#define AW_PID_2113_INIT_GAIN_MASK	\
	(~(((1<<AW_PID_2113_INIT_GAIN_BITS_LEN)-1) << AW_PID_2113_INIT_GAIN_START_BIT))

#define AW_PID_2113_INIT_GAIN_DEFAULT_VALUE	(0)
#define AW_PID_2113_INIT_GAIN_DEFAULT	\
	(AW_PID_2113_INIT_GAIN_DEFAULT_VALUE << AW_PID_2113_INIT_GAIN_START_BIT)

/* MPD_CHSEL bit 7:6 (DACCFG5 0x0D) */
#define AW_PID_2113_MPD_CHSEL_START_BIT	(6)
#define AW_PID_2113_MPD_CHSEL_BITS_LEN	(2)
#define AW_PID_2113_MPD_CHSEL_MASK	\
	(~(((1<<AW_PID_2113_MPD_CHSEL_BITS_LEN)-1) << AW_PID_2113_MPD_CHSEL_START_BIT))

#define AW_PID_2113_MPD_CHSEL_INTERP_OUT	(0)
#define AW_PID_2113_MPD_CHSEL_INTERP_OUT_VALUE	\
	(AW_PID_2113_MPD_CHSEL_INTERP_OUT << AW_PID_2113_MPD_CHSEL_START_BIT)

#define AW_PID_2113_MPD_CHSEL_HAGC_DOUTMPD_HDCCE__0__HDCC_OUTMPD_HDCCE__1	(1)
#define AW_PID_2113_MPD_CHSEL_HAGC_DOUTMPD_HDCCE__0__HDCC_OUTMPD_HDCCE__1_VALUE	\
	(AW_PID_2113_MPD_CHSEL_HAGC_DOUTMPD_HDCCE__0__HDCC_OUTMPD_HDCCE__1 << AW_PID_2113_MPD_CHSEL_START_BIT)

#define AW_PID_2113_MPD_CHSEL_ULS_HDCC_OUTMPD_HDCCE__1	(2)
#define AW_PID_2113_MPD_CHSEL_ULS_HDCC_OUTMPD_HDCCE__1_VALUE	\
	(AW_PID_2113_MPD_CHSEL_ULS_HDCC_OUTMPD_HDCCE__1 << AW_PID_2113_MPD_CHSEL_START_BIT)

#define AW_PID_2113_MPD_CHSEL_ULS_HAGC_OUT	(3)
#define AW_PID_2113_MPD_CHSEL_ULS_HAGC_OUT_VALUE	\
	(AW_PID_2113_MPD_CHSEL_ULS_HAGC_OUT << AW_PID_2113_MPD_CHSEL_START_BIT)

#define AW_PID_2113_MPD_CHSEL_DEFAULT_VALUE	(0)
#define AW_PID_2113_MPD_CHSEL_DEFAULT	\
	(AW_PID_2113_MPD_CHSEL_DEFAULT_VALUE << AW_PID_2113_MPD_CHSEL_START_BIT)

/* MAX_AGC_LEV bit 5:0 (DACCFG5 0x0D) */
#define AW_PID_2113_MAX_AGC_LEV_START_BIT	(0)
#define AW_PID_2113_MAX_AGC_LEV_BITS_LEN	(6)
#define AW_PID_2113_MAX_AGC_LEV_MASK	\
	(~(((1<<AW_PID_2113_MAX_AGC_LEV_BITS_LEN)-1) << AW_PID_2113_MAX_AGC_LEV_START_BIT))

#define AW_PID_2113_MAX_AGC_LEV_0	(0)
#define AW_PID_2113_MAX_AGC_LEV_0_VALUE	\
	(AW_PID_2113_MAX_AGC_LEV_0 << AW_PID_2113_MAX_AGC_LEV_START_BIT)

#define AW_PID_2113_MAX_AGC_LEV_1	(1)
#define AW_PID_2113_MAX_AGC_LEV_1_VALUE	\
	(AW_PID_2113_MAX_AGC_LEV_1 << AW_PID_2113_MAX_AGC_LEV_START_BIT)

#define AW_PID_2113_MAX_AGC_LEV_46	(46)
#define AW_PID_2113_MAX_AGC_LEV_46_VALUE	\
	(AW_PID_2113_MAX_AGC_LEV_46 << AW_PID_2113_MAX_AGC_LEV_START_BIT)

#define AW_PID_2113_MAX_AGC_LEV_DEFAULT_VALUE	(0x1B)
#define AW_PID_2113_MAX_AGC_LEV_DEFAULT	\
	(AW_PID_2113_MAX_AGC_LEV_DEFAULT_VALUE << AW_PID_2113_MAX_AGC_LEV_START_BIT)

/* default value of DACCFG5 (0x0D) */
/* #define AW_PID_2113_DACCFG5_DEFAULT		(0x001B) */

/* DACCFG6 (0x0E) detail */
/* HDCC_DBG bit 15 (DACCFG6 0x0E) */
#define AW_PID_2113_HDCC_DBG_START_BIT	(15)
#define AW_PID_2113_HDCC_DBG_BITS_LEN	(1)
#define AW_PID_2113_HDCC_DBG_MASK	\
	(~(((1<<AW_PID_2113_HDCC_DBG_BITS_LEN)-1) << AW_PID_2113_HDCC_DBG_START_BIT))

#define AW_PID_2113_HDCC_DBG_AUTOCONFIG	(0)
#define AW_PID_2113_HDCC_DBG_AUTOCONFIG_VALUE	\
	(AW_PID_2113_HDCC_DBG_AUTOCONFIG << AW_PID_2113_HDCC_DBG_START_BIT)

#define AW_PID_2113_HDCC_DBG_ALPHA_HDCC	(1)
#define AW_PID_2113_HDCC_DBG_ALPHA_HDCC_VALUE	\
	(AW_PID_2113_HDCC_DBG_ALPHA_HDCC << AW_PID_2113_HDCC_DBG_START_BIT)

#define AW_PID_2113_HDCC_DBG_DEFAULT_VALUE	(0)
#define AW_PID_2113_HDCC_DBG_DEFAULT	\
	(AW_PID_2113_HDCC_DBG_DEFAULT_VALUE << AW_PID_2113_HDCC_DBG_START_BIT)

/* ALPHA_HDCC bit 14:12 (DACCFG6 0x0E) */
#define AW_PID_2113_ALPHA_HDCC_START_BIT	(12)
#define AW_PID_2113_ALPHA_HDCC_BITS_LEN	(3)
#define AW_PID_2113_ALPHA_HDCC_MASK	\
	(~(((1<<AW_PID_2113_ALPHA_HDCC_BITS_LEN)-1) << AW_PID_2113_ALPHA_HDCC_START_BIT))

#define AW_PID_2113_ALPHA_HDCC_DEFAULT_VALUE	(4)
#define AW_PID_2113_ALPHA_HDCC_DEFAULT	\
	(AW_PID_2113_ALPHA_HDCC_DEFAULT_VALUE << AW_PID_2113_ALPHA_HDCC_START_BIT)

/* RMS_DS bit 11:8 (DACCFG6 0x0E) */
#define AW_PID_2113_RMS_DS_START_BIT	(8)
#define AW_PID_2113_RMS_DS_BITS_LEN	(4)
#define AW_PID_2113_RMS_DS_MASK	\
	(~(((1<<AW_PID_2113_RMS_DS_BITS_LEN)-1) << AW_PID_2113_RMS_DS_START_BIT))

#define AW_PID_2113_RMS_DS_DEFAULT_VALUE	(0xA)
#define AW_PID_2113_RMS_DS_DEFAULT	\
	(AW_PID_2113_RMS_DS_DEFAULT_VALUE << AW_PID_2113_RMS_DS_START_BIT)

/* MPD_ATH bit 7:5 (DACCFG6 0x0E) */
#define AW_PID_2113_MPD_ATH_START_BIT	(5)
#define AW_PID_2113_MPD_ATH_BITS_LEN	(3)
#define AW_PID_2113_MPD_ATH_MASK	\
	(~(((1<<AW_PID_2113_MPD_ATH_BITS_LEN)-1) << AW_PID_2113_MPD_ATH_START_BIT))

#define AW_PID_2113_MPD_ATH_MINUS_45DB	(0)
#define AW_PID_2113_MPD_ATH_MINUS_45DB_VALUE	\
	(AW_PID_2113_MPD_ATH_MINUS_45DB << AW_PID_2113_MPD_ATH_START_BIT)

#define AW_PID_2113_MPD_ATH_MINUS_51DB	(1)
#define AW_PID_2113_MPD_ATH_MINUS_51DB_VALUE	\
	(AW_PID_2113_MPD_ATH_MINUS_51DB << AW_PID_2113_MPD_ATH_START_BIT)

#define AW_PID_2113_MPD_ATH_MINUS_54DB	(2)
#define AW_PID_2113_MPD_ATH_MINUS_54DB_VALUE	\
	(AW_PID_2113_MPD_ATH_MINUS_54DB << AW_PID_2113_MPD_ATH_START_BIT)

#define AW_PID_2113_MPD_ATH_MINUS_57DB	(3)
#define AW_PID_2113_MPD_ATH_MINUS_57DB_VALUE	\
	(AW_PID_2113_MPD_ATH_MINUS_57DB << AW_PID_2113_MPD_ATH_START_BIT)

#define AW_PID_2113_MPD_ATH_MINUS_59DB	(4)
#define AW_PID_2113_MPD_ATH_MINUS_59DB_VALUE	\
	(AW_PID_2113_MPD_ATH_MINUS_59DB << AW_PID_2113_MPD_ATH_START_BIT)

#define AW_PID_2113_MPD_ATH_MINUS_62DB	(5)
#define AW_PID_2113_MPD_ATH_MINUS_62DB_VALUE	\
	(AW_PID_2113_MPD_ATH_MINUS_62DB << AW_PID_2113_MPD_ATH_START_BIT)

#define AW_PID_2113_MPD_ATH_MINUS_66DB	(6)
#define AW_PID_2113_MPD_ATH_MINUS_66DB_VALUE	\
	(AW_PID_2113_MPD_ATH_MINUS_66DB << AW_PID_2113_MPD_ATH_START_BIT)

#define AW_PID_2113_MPD_ATH_MINUS_100DB	(7)
#define AW_PID_2113_MPD_ATH_MINUS_100DB_VALUE	\
	(AW_PID_2113_MPD_ATH_MINUS_100DB << AW_PID_2113_MPD_ATH_START_BIT)

#define AW_PID_2113_MPD_ATH_DEFAULT_VALUE	(5)
#define AW_PID_2113_MPD_ATH_DEFAULT	\
	(AW_PID_2113_MPD_ATH_DEFAULT_VALUE << AW_PID_2113_MPD_ATH_START_BIT)

/* MPD_TTH bit 4:3 (DACCFG6 0x0E) */
#define AW_PID_2113_MPD_TTH_START_BIT	(3)
#define AW_PID_2113_MPD_TTH_BITS_LEN	(2)
#define AW_PID_2113_MPD_TTH_MASK	\
	(~(((1<<AW_PID_2113_MPD_TTH_BITS_LEN)-1) << AW_PID_2113_MPD_TTH_START_BIT))

#define AW_PID_2113_MPD_TTH_0P09S	(0)
#define AW_PID_2113_MPD_TTH_0P09S_VALUE	\
	(AW_PID_2113_MPD_TTH_0P09S << AW_PID_2113_MPD_TTH_START_BIT)

#define AW_PID_2113_MPD_TTH_0P18S	(1)
#define AW_PID_2113_MPD_TTH_0P18S_VALUE	\
	(AW_PID_2113_MPD_TTH_0P18S << AW_PID_2113_MPD_TTH_START_BIT)

#define AW_PID_2113_MPD_TTH_0P36S	(2)
#define AW_PID_2113_MPD_TTH_0P36S_VALUE	\
	(AW_PID_2113_MPD_TTH_0P36S << AW_PID_2113_MPD_TTH_START_BIT)

#define AW_PID_2113_MPD_TTH_0P70S	(3)
#define AW_PID_2113_MPD_TTH_0P70S_VALUE	\
	(AW_PID_2113_MPD_TTH_0P70S << AW_PID_2113_MPD_TTH_START_BIT)

#define AW_PID_2113_MPD_TTH_DEFAULT_VALUE	(3)
#define AW_PID_2113_MPD_TTH_DEFAULT	\
	(AW_PID_2113_MPD_TTH_DEFAULT_VALUE << AW_PID_2113_MPD_TTH_START_BIT)

/* MPD_RTH bit 2:0 (DACCFG6 0x0E) */
#define AW_PID_2113_MPD_RTH_START_BIT	(0)
#define AW_PID_2113_MPD_RTH_BITS_LEN	(3)
#define AW_PID_2113_MPD_RTH_MASK	\
	(~(((1<<AW_PID_2113_MPD_RTH_BITS_LEN)-1) << AW_PID_2113_MPD_RTH_START_BIT))

#define AW_PID_2113_MPD_RTH_MINUS_45DB	(0)
#define AW_PID_2113_MPD_RTH_MINUS_45DB_VALUE	\
	(AW_PID_2113_MPD_RTH_MINUS_45DB << AW_PID_2113_MPD_RTH_START_BIT)

#define AW_PID_2113_MPD_RTH_MINUS_51DB	(1)
#define AW_PID_2113_MPD_RTH_MINUS_51DB_VALUE	\
	(AW_PID_2113_MPD_RTH_MINUS_51DB << AW_PID_2113_MPD_RTH_START_BIT)

#define AW_PID_2113_MPD_RTH_MINUS_54DB	(2)
#define AW_PID_2113_MPD_RTH_MINUS_54DB_VALUE	\
	(AW_PID_2113_MPD_RTH_MINUS_54DB << AW_PID_2113_MPD_RTH_START_BIT)

#define AW_PID_2113_MPD_RTH_MINUS_57DB	(3)
#define AW_PID_2113_MPD_RTH_MINUS_57DB_VALUE	\
	(AW_PID_2113_MPD_RTH_MINUS_57DB << AW_PID_2113_MPD_RTH_START_BIT)

#define AW_PID_2113_MPD_RTH_MINUS_59DB	(4)
#define AW_PID_2113_MPD_RTH_MINUS_59DB_VALUE	\
	(AW_PID_2113_MPD_RTH_MINUS_59DB << AW_PID_2113_MPD_RTH_START_BIT)

#define AW_PID_2113_MPD_RTH_MINUS_62DB	(5)
#define AW_PID_2113_MPD_RTH_MINUS_62DB_VALUE	\
	(AW_PID_2113_MPD_RTH_MINUS_62DB << AW_PID_2113_MPD_RTH_START_BIT)

#define AW_PID_2113_MPD_RTH_MINUS_66DB	(6)
#define AW_PID_2113_MPD_RTH_MINUS_66DB_VALUE	\
	(AW_PID_2113_MPD_RTH_MINUS_66DB << AW_PID_2113_MPD_RTH_START_BIT)

#define AW_PID_2113_MPD_RTH_MINUS_100DB	(7)
#define AW_PID_2113_MPD_RTH_MINUS_100DB_VALUE	\
	(AW_PID_2113_MPD_RTH_MINUS_100DB << AW_PID_2113_MPD_RTH_START_BIT)

#define AW_PID_2113_MPD_RTH_DEFAULT_VALUE	(3)
#define AW_PID_2113_MPD_RTH_DEFAULT	\
	(AW_PID_2113_MPD_RTH_DEFAULT_VALUE << AW_PID_2113_MPD_RTH_START_BIT)

/* default value of DACCFG6 (0x0E) */
/* #define AW_PID_2113_DACCFG6_DEFAULT		(0x4ABB) */

/* DACCFG7 (0x0F) detail */
/* MPD_HDCCE bit 15 (DACCFG7 0x0F) */
#define AW_PID_2113_MPD_HDCCE_START_BIT	(15)
#define AW_PID_2113_MPD_HDCCE_BITS_LEN	(1)
#define AW_PID_2113_MPD_HDCCE_MASK	\
	(~(((1<<AW_PID_2113_MPD_HDCCE_BITS_LEN)-1) << AW_PID_2113_MPD_HDCCE_START_BIT))

#define AW_PID_2113_MPD_HDCCE_DISABLE	(0)
#define AW_PID_2113_MPD_HDCCE_DISABLE_VALUE	\
	(AW_PID_2113_MPD_HDCCE_DISABLE << AW_PID_2113_MPD_HDCCE_START_BIT)

#define AW_PID_2113_MPD_HDCCE_ENABLE	(1)
#define AW_PID_2113_MPD_HDCCE_ENABLE_VALUE	\
	(AW_PID_2113_MPD_HDCCE_ENABLE << AW_PID_2113_MPD_HDCCE_START_BIT)

#define AW_PID_2113_MPD_HDCCE_DEFAULT_VALUE	(0)
#define AW_PID_2113_MPD_HDCCE_DEFAULT	\
	(AW_PID_2113_MPD_HDCCE_DEFAULT_VALUE << AW_PID_2113_MPD_HDCCE_START_BIT)

/* MPD_DSMO_ZCNT bit 14:11 (DACCFG7 0x0F) */
#define AW_PID_2113_MPD_DSMO_ZCNT_START_BIT	(11)
#define AW_PID_2113_MPD_DSMO_ZCNT_BITS_LEN	(4)
#define AW_PID_2113_MPD_DSMO_ZCNT_MASK	\
	(~(((1<<AW_PID_2113_MPD_DSMO_ZCNT_BITS_LEN)-1) << AW_PID_2113_MPD_DSMO_ZCNT_START_BIT))

#define AW_PID_2113_MPD_DSMO_ZCNT_DEFAULT_VALUE	(9)
#define AW_PID_2113_MPD_DSMO_ZCNT_DEFAULT	\
	(AW_PID_2113_MPD_DSMO_ZCNT_DEFAULT_VALUE << AW_PID_2113_MPD_DSMO_ZCNT_START_BIT)

/* DSM_MPD_BYP bit 10 (DACCFG7 0x0F) */
#define AW_PID_2113_DSM_MPD_BYP_START_BIT	(10)
#define AW_PID_2113_DSM_MPD_BYP_BITS_LEN	(1)
#define AW_PID_2113_DSM_MPD_BYP_MASK	\
	(~(((1<<AW_PID_2113_DSM_MPD_BYP_BITS_LEN)-1) << AW_PID_2113_DSM_MPD_BYP_START_BIT))

#define AW_PID_2113_DSM_MPD_BYP_WORK	(0)
#define AW_PID_2113_DSM_MPD_BYP_WORK_VALUE	\
	(AW_PID_2113_DSM_MPD_BYP_WORK << AW_PID_2113_DSM_MPD_BYP_START_BIT)

#define AW_PID_2113_DSM_MPD_BYP_BYPASS	(1)
#define AW_PID_2113_DSM_MPD_BYP_BYPASS_VALUE	\
	(AW_PID_2113_DSM_MPD_BYP_BYPASS << AW_PID_2113_DSM_MPD_BYP_START_BIT)

#define AW_PID_2113_DSM_MPD_BYP_DEFAULT_VALUE	(1)
#define AW_PID_2113_DSM_MPD_BYP_DEFAULT	\
	(AW_PID_2113_DSM_MPD_BYP_DEFAULT_VALUE << AW_PID_2113_DSM_MPD_BYP_START_BIT)

/* EN_MPD bit 9 (DACCFG7 0x0F) */
#define AW_PID_2113_EN_MPD_START_BIT	(9)
#define AW_PID_2113_EN_MPD_BITS_LEN	(1)
#define AW_PID_2113_EN_MPD_MASK	\
	(~(((1<<AW_PID_2113_EN_MPD_BITS_LEN)-1) << AW_PID_2113_EN_MPD_START_BIT))

#define AW_PID_2113_EN_MPD_DISABLE	(0)
#define AW_PID_2113_EN_MPD_DISABLE_VALUE	\
	(AW_PID_2113_EN_MPD_DISABLE << AW_PID_2113_EN_MPD_START_BIT)

#define AW_PID_2113_EN_MPD_ENABLE	(1)
#define AW_PID_2113_EN_MPD_ENABLE_VALUE	\
	(AW_PID_2113_EN_MPD_ENABLE << AW_PID_2113_EN_MPD_START_BIT)

#define AW_PID_2113_EN_MPD_DEFAULT_VALUE	(1)
#define AW_PID_2113_EN_MPD_DEFAULT	\
	(AW_PID_2113_EN_MPD_DEFAULT_VALUE << AW_PID_2113_EN_MPD_START_BIT)

/* ULM_EN bit 8 (DACCFG7 0x0F) */
#define AW_PID_2113_ULM_EN_START_BIT	(8)
#define AW_PID_2113_ULM_EN_BITS_LEN	(1)
#define AW_PID_2113_ULM_EN_MASK	\
	(~(((1<<AW_PID_2113_ULM_EN_BITS_LEN)-1) << AW_PID_2113_ULM_EN_START_BIT))

#define AW_PID_2113_ULM_EN_DISABLE	(0)
#define AW_PID_2113_ULM_EN_DISABLE_VALUE	\
	(AW_PID_2113_ULM_EN_DISABLE << AW_PID_2113_ULM_EN_START_BIT)

#define AW_PID_2113_ULM_EN_ENABLE	(1)
#define AW_PID_2113_ULM_EN_ENABLE_VALUE	\
	(AW_PID_2113_ULM_EN_ENABLE << AW_PID_2113_ULM_EN_START_BIT)

#define AW_PID_2113_ULM_EN_DEFAULT_VALUE	(0)
#define AW_PID_2113_ULM_EN_DEFAULT	\
	(AW_PID_2113_ULM_EN_DEFAULT_VALUE << AW_PID_2113_ULM_EN_START_BIT)

/* ULM_ATH bit 7:5 (DACCFG7 0x0F) */
#define AW_PID_2113_ULM_ATH_START_BIT	(5)
#define AW_PID_2113_ULM_ATH_BITS_LEN	(3)
#define AW_PID_2113_ULM_ATH_MASK	\
	(~(((1<<AW_PID_2113_ULM_ATH_BITS_LEN)-1) << AW_PID_2113_ULM_ATH_START_BIT))

#define AW_PID_2113_ULM_ATH_MINUS_45DB	(0)
#define AW_PID_2113_ULM_ATH_MINUS_45DB_VALUE	\
	(AW_PID_2113_ULM_ATH_MINUS_45DB << AW_PID_2113_ULM_ATH_START_BIT)

#define AW_PID_2113_ULM_ATH_MINUS_51DB	(1)
#define AW_PID_2113_ULM_ATH_MINUS_51DB_VALUE	\
	(AW_PID_2113_ULM_ATH_MINUS_51DB << AW_PID_2113_ULM_ATH_START_BIT)

#define AW_PID_2113_ULM_ATH_MINUS_54DB	(2)
#define AW_PID_2113_ULM_ATH_MINUS_54DB_VALUE	\
	(AW_PID_2113_ULM_ATH_MINUS_54DB << AW_PID_2113_ULM_ATH_START_BIT)

#define AW_PID_2113_ULM_ATH_MINUS_57DB	(3)
#define AW_PID_2113_ULM_ATH_MINUS_57DB_VALUE	\
	(AW_PID_2113_ULM_ATH_MINUS_57DB << AW_PID_2113_ULM_ATH_START_BIT)

#define AW_PID_2113_ULM_ATH_MINUS_59DB	(4)
#define AW_PID_2113_ULM_ATH_MINUS_59DB_VALUE	\
	(AW_PID_2113_ULM_ATH_MINUS_59DB << AW_PID_2113_ULM_ATH_START_BIT)

#define AW_PID_2113_ULM_ATH_MINUS_62DB	(5)
#define AW_PID_2113_ULM_ATH_MINUS_62DB_VALUE	\
	(AW_PID_2113_ULM_ATH_MINUS_62DB << AW_PID_2113_ULM_ATH_START_BIT)

#define AW_PID_2113_ULM_ATH_MINUS_66DB	(6)
#define AW_PID_2113_ULM_ATH_MINUS_66DB_VALUE	\
	(AW_PID_2113_ULM_ATH_MINUS_66DB << AW_PID_2113_ULM_ATH_START_BIT)

#define AW_PID_2113_ULM_ATH_MINUS_100DB	(7)
#define AW_PID_2113_ULM_ATH_MINUS_100DB_VALUE	\
	(AW_PID_2113_ULM_ATH_MINUS_100DB << AW_PID_2113_ULM_ATH_START_BIT)

#define AW_PID_2113_ULM_ATH_DEFAULT_VALUE	(5)
#define AW_PID_2113_ULM_ATH_DEFAULT	\
	(AW_PID_2113_ULM_ATH_DEFAULT_VALUE << AW_PID_2113_ULM_ATH_START_BIT)

/* ULM_TTH bit 4:3 (DACCFG7 0x0F) */
#define AW_PID_2113_ULM_TTH_START_BIT	(3)
#define AW_PID_2113_ULM_TTH_BITS_LEN	(2)
#define AW_PID_2113_ULM_TTH_MASK	\
	(~(((1<<AW_PID_2113_ULM_TTH_BITS_LEN)-1) << AW_PID_2113_ULM_TTH_START_BIT))

#define AW_PID_2113_ULM_TTH_0P18S	(0)
#define AW_PID_2113_ULM_TTH_0P18S_VALUE	\
	(AW_PID_2113_ULM_TTH_0P18S << AW_PID_2113_ULM_TTH_START_BIT)

#define AW_PID_2113_ULM_TTH_0P36S	(1)
#define AW_PID_2113_ULM_TTH_0P36S_VALUE	\
	(AW_PID_2113_ULM_TTH_0P36S << AW_PID_2113_ULM_TTH_START_BIT)

#define AW_PID_2113_ULM_TTH_0P72S	(2)
#define AW_PID_2113_ULM_TTH_0P72S_VALUE	\
	(AW_PID_2113_ULM_TTH_0P72S << AW_PID_2113_ULM_TTH_START_BIT)

#define AW_PID_2113_ULM_TTH_1P40S	(3)
#define AW_PID_2113_ULM_TTH_1P40S_VALUE	\
	(AW_PID_2113_ULM_TTH_1P40S << AW_PID_2113_ULM_TTH_START_BIT)

#define AW_PID_2113_ULM_TTH_DEFAULT_VALUE	(3)
#define AW_PID_2113_ULM_TTH_DEFAULT	\
	(AW_PID_2113_ULM_TTH_DEFAULT_VALUE << AW_PID_2113_ULM_TTH_START_BIT)

/* ULM_RTH bit 2:0 (DACCFG7 0x0F) */
#define AW_PID_2113_ULM_RTH_START_BIT	(0)
#define AW_PID_2113_ULM_RTH_BITS_LEN	(3)
#define AW_PID_2113_ULM_RTH_MASK	\
	(~(((1<<AW_PID_2113_ULM_RTH_BITS_LEN)-1) << AW_PID_2113_ULM_RTH_START_BIT))

#define AW_PID_2113_ULM_RTH_MINUS_45DB	(0)
#define AW_PID_2113_ULM_RTH_MINUS_45DB_VALUE	\
	(AW_PID_2113_ULM_RTH_MINUS_45DB << AW_PID_2113_ULM_RTH_START_BIT)

#define AW_PID_2113_ULM_RTH_MINUS_51DB	(1)
#define AW_PID_2113_ULM_RTH_MINUS_51DB_VALUE	\
	(AW_PID_2113_ULM_RTH_MINUS_51DB << AW_PID_2113_ULM_RTH_START_BIT)

#define AW_PID_2113_ULM_RTH_MINUS_54DB	(2)
#define AW_PID_2113_ULM_RTH_MINUS_54DB_VALUE	\
	(AW_PID_2113_ULM_RTH_MINUS_54DB << AW_PID_2113_ULM_RTH_START_BIT)

#define AW_PID_2113_ULM_RTH_MINUS_57DB	(3)
#define AW_PID_2113_ULM_RTH_MINUS_57DB_VALUE	\
	(AW_PID_2113_ULM_RTH_MINUS_57DB << AW_PID_2113_ULM_RTH_START_BIT)

#define AW_PID_2113_ULM_RTH_MINUS_59DB	(4)
#define AW_PID_2113_ULM_RTH_MINUS_59DB_VALUE	\
	(AW_PID_2113_ULM_RTH_MINUS_59DB << AW_PID_2113_ULM_RTH_START_BIT)

#define AW_PID_2113_ULM_RTH_MINUS_62DB	(5)
#define AW_PID_2113_ULM_RTH_MINUS_62DB_VALUE	\
	(AW_PID_2113_ULM_RTH_MINUS_62DB << AW_PID_2113_ULM_RTH_START_BIT)

#define AW_PID_2113_ULM_RTH_MINUS_66DB	(6)
#define AW_PID_2113_ULM_RTH_MINUS_66DB_VALUE	\
	(AW_PID_2113_ULM_RTH_MINUS_66DB << AW_PID_2113_ULM_RTH_START_BIT)

#define AW_PID_2113_ULM_RTH_MINUS_100DB	(7)
#define AW_PID_2113_ULM_RTH_MINUS_100DB_VALUE	\
	(AW_PID_2113_ULM_RTH_MINUS_100DB << AW_PID_2113_ULM_RTH_START_BIT)

#define AW_PID_2113_ULM_RTH_DEFAULT_VALUE	(3)
#define AW_PID_2113_ULM_RTH_DEFAULT	\
	(AW_PID_2113_ULM_RTH_DEFAULT_VALUE << AW_PID_2113_ULM_RTH_START_BIT)

/* default value of DACCFG7 (0x0F) */
/* #define AW_PID_2113_DACCFG7_DEFAULT		(0x4EBB) */

/* DACCFG8 (0x10) detail */
/* DSM_OSR bit 15 (DACCFG8 0x10) */
#define AW_PID_2113_DSM_OSR_START_BIT	(15)
#define AW_PID_2113_DSM_OSR_BITS_LEN	(1)
#define AW_PID_2113_DSM_OSR_MASK	\
	(~(((1<<AW_PID_2113_DSM_OSR_BITS_LEN)-1) << AW_PID_2113_DSM_OSR_START_BIT))

#define AW_PID_2113_DSM_OSR_8	(0)
#define AW_PID_2113_DSM_OSR_8_VALUE	\
	(AW_PID_2113_DSM_OSR_8 << AW_PID_2113_DSM_OSR_START_BIT)

#define AW_PID_2113_DSM_OSR_16	(1)
#define AW_PID_2113_DSM_OSR_16_VALUE	\
	(AW_PID_2113_DSM_OSR_16 << AW_PID_2113_DSM_OSR_START_BIT)

#define AW_PID_2113_DSM_OSR_DEFAULT_VALUE	(0)
#define AW_PID_2113_DSM_OSR_DEFAULT	\
	(AW_PID_2113_DSM_OSR_DEFAULT_VALUE << AW_PID_2113_DSM_OSR_START_BIT)

/* DSME bit 14 (DACCFG8 0x10) */
#define AW_PID_2113_DSME_START_BIT	(14)
#define AW_PID_2113_DSME_BITS_LEN	(1)
#define AW_PID_2113_DSME_MASK	\
	(~(((1<<AW_PID_2113_DSME_BITS_LEN)-1) << AW_PID_2113_DSME_START_BIT))

#define AW_PID_2113_DSME_DISABLE	(0)
#define AW_PID_2113_DSME_DISABLE_VALUE	\
	(AW_PID_2113_DSME_DISABLE << AW_PID_2113_DSME_START_BIT)

#define AW_PID_2113_DSME_ENABLE	(1)
#define AW_PID_2113_DSME_ENABLE_VALUE	\
	(AW_PID_2113_DSME_ENABLE << AW_PID_2113_DSME_START_BIT)

#define AW_PID_2113_DSME_DEFAULT_VALUE	(1)
#define AW_PID_2113_DSME_DEFAULT	\
	(AW_PID_2113_DSME_DEFAULT_VALUE << AW_PID_2113_DSME_START_BIT)

/* DSM_TEST bit 13 (DACCFG8 0x10) */
#define AW_PID_2113_DSM_TEST_START_BIT	(13)
#define AW_PID_2113_DSM_TEST_BITS_LEN	(1)
#define AW_PID_2113_DSM_TEST_MASK	\
	(~(((1<<AW_PID_2113_DSM_TEST_BITS_LEN)-1) << AW_PID_2113_DSM_TEST_START_BIT))

#define AW_PID_2113_DSM_TEST_DISABLE	(0)
#define AW_PID_2113_DSM_TEST_DISABLE_VALUE	\
	(AW_PID_2113_DSM_TEST_DISABLE << AW_PID_2113_DSM_TEST_START_BIT)

#define AW_PID_2113_DSM_TEST_ENABLE	(1)
#define AW_PID_2113_DSM_TEST_ENABLE_VALUE	\
	(AW_PID_2113_DSM_TEST_ENABLE << AW_PID_2113_DSM_TEST_START_BIT)

#define AW_PID_2113_DSM_TEST_DEFAULT_VALUE	(0)
#define AW_PID_2113_DSM_TEST_DEFAULT	\
	(AW_PID_2113_DSM_TEST_DEFAULT_VALUE << AW_PID_2113_DSM_TEST_START_BIT)

/* SET_GAIN_DEC bit 12:8 (DACCFG8 0x10) */
#define AW_PID_2113_SET_GAIN_DEC_START_BIT	(8)
#define AW_PID_2113_SET_GAIN_DEC_BITS_LEN	(5)
#define AW_PID_2113_SET_GAIN_DEC_MASK	\
	(~(((1<<AW_PID_2113_SET_GAIN_DEC_BITS_LEN)-1) << AW_PID_2113_SET_GAIN_DEC_START_BIT))

#define AW_PID_2113_SET_GAIN_DEC_DEFAULT_VALUE	(0x10)
#define AW_PID_2113_SET_GAIN_DEC_DEFAULT	\
	(AW_PID_2113_SET_GAIN_DEC_DEFAULT_VALUE << AW_PID_2113_SET_GAIN_DEC_START_BIT)

/* SPKGAIN_IDLY bit 7:4 (DACCFG8 0x10) */
#define AW_PID_2113_SPKGAIN_IDLY_START_BIT	(4)
#define AW_PID_2113_SPKGAIN_IDLY_BITS_LEN	(4)
#define AW_PID_2113_SPKGAIN_IDLY_MASK	\
	(~(((1<<AW_PID_2113_SPKGAIN_IDLY_BITS_LEN)-1) << AW_PID_2113_SPKGAIN_IDLY_START_BIT))

#define AW_PID_2113_SPKGAIN_IDLY_DEFAULT_VALUE	(0)
#define AW_PID_2113_SPKGAIN_IDLY_DEFAULT	\
	(AW_PID_2113_SPKGAIN_IDLY_DEFAULT_VALUE << AW_PID_2113_SPKGAIN_IDLY_START_BIT)

/* DSMZTH bit 3:0 (DACCFG8 0x10) */
#define AW_PID_2113_DSMZTH_START_BIT	(0)
#define AW_PID_2113_DSMZTH_BITS_LEN	(4)
#define AW_PID_2113_DSMZTH_MASK	\
	(~(((1<<AW_PID_2113_DSMZTH_BITS_LEN)-1) << AW_PID_2113_DSMZTH_START_BIT))

#define AW_PID_2113_DSMZTH_NO_RESET	(0)
#define AW_PID_2113_DSMZTH_NO_RESET_VALUE	\
	(AW_PID_2113_DSMZTH_NO_RESET << AW_PID_2113_DSMZTH_START_BIT)

#define AW_PID_2113_DSMZTH_1P33MS	(1)
#define AW_PID_2113_DSMZTH_1P33MS_VALUE	\
	(AW_PID_2113_DSMZTH_1P33MS << AW_PID_2113_DSMZTH_START_BIT)

#define AW_PID_2113_DSMZTH_2P67MS	(2)
#define AW_PID_2113_DSMZTH_2P67MS_VALUE	\
	(AW_PID_2113_DSMZTH_2P67MS << AW_PID_2113_DSMZTH_START_BIT)

#define AW_PID_2113_DSMZTH_5P33MS	(3)
#define AW_PID_2113_DSMZTH_5P33MS_VALUE	\
	(AW_PID_2113_DSMZTH_5P33MS << AW_PID_2113_DSMZTH_START_BIT)

#define AW_PID_2113_DSMZTH_10P67MS	(4)
#define AW_PID_2113_DSMZTH_10P67MS_VALUE	\
	(AW_PID_2113_DSMZTH_10P67MS << AW_PID_2113_DSMZTH_START_BIT)

#define AW_PID_2113_DSMZTH_21P33MS	(5)
#define AW_PID_2113_DSMZTH_21P33MS_VALUE	\
	(AW_PID_2113_DSMZTH_21P33MS << AW_PID_2113_DSMZTH_START_BIT)

#define AW_PID_2113_DSMZTH_42P67MS	(6)
#define AW_PID_2113_DSMZTH_42P67MS_VALUE	\
	(AW_PID_2113_DSMZTH_42P67MS << AW_PID_2113_DSMZTH_START_BIT)

#define AW_PID_2113_DSMZTH_85P33MS	(7)
#define AW_PID_2113_DSMZTH_85P33MS_VALUE	\
	(AW_PID_2113_DSMZTH_85P33MS << AW_PID_2113_DSMZTH_START_BIT)

#define AW_PID_2113_DSMZTH_170P7MS	(8)
#define AW_PID_2113_DSMZTH_170P7MS_VALUE	\
	(AW_PID_2113_DSMZTH_170P7MS << AW_PID_2113_DSMZTH_START_BIT)

#define AW_PID_2113_DSMZTH_341P3MS	(9)
#define AW_PID_2113_DSMZTH_341P3MS_VALUE	\
	(AW_PID_2113_DSMZTH_341P3MS << AW_PID_2113_DSMZTH_START_BIT)

#define AW_PID_2113_DSMZTH_682P7MS	(10)
#define AW_PID_2113_DSMZTH_682P7MS_VALUE	\
	(AW_PID_2113_DSMZTH_682P7MS << AW_PID_2113_DSMZTH_START_BIT)

#define AW_PID_2113_DSMZTH_1P37S	(11)
#define AW_PID_2113_DSMZTH_1P37S_VALUE	\
	(AW_PID_2113_DSMZTH_1P37S << AW_PID_2113_DSMZTH_START_BIT)

#define AW_PID_2113_DSMZTH_DEFAULT_VALUE	(0)
#define AW_PID_2113_DSMZTH_DEFAULT	\
	(AW_PID_2113_DSMZTH_DEFAULT_VALUE << AW_PID_2113_DSMZTH_START_BIT)

/* default value of DACCFG8 (0x10) */
/* #define AW_PID_2113_DACCFG8_DEFAULT		(0x5000) */

/* PWMCTRL1 (0x11) detail */
/* PWMPSC bit 15:11 (PWMCTRL1 0x11) */
#define AW_PID_2113_PWMPSC_START_BIT	(11)
#define AW_PID_2113_PWMPSC_BITS_LEN	(5)
#define AW_PID_2113_PWMPSC_MASK	\
	(~(((1<<AW_PID_2113_PWMPSC_BITS_LEN)-1) << AW_PID_2113_PWMPSC_START_BIT))

#define AW_PID_2113_PWMPSC_DEFAULT_VALUE	(15)
#define AW_PID_2113_PWMPSC_DEFAULT	\
	(AW_PID_2113_PWMPSC_DEFAULT_VALUE << AW_PID_2113_PWMPSC_START_BIT)

/* PWMSH bit 10 (PWMCTRL1 0x11) */
#define AW_PID_2113_PWMSH_START_BIT	(10)
#define AW_PID_2113_PWMSH_BITS_LEN	(1)
#define AW_PID_2113_PWMSH_MASK	\
	(~(((1<<AW_PID_2113_PWMSH_BITS_LEN)-1) << AW_PID_2113_PWMSH_START_BIT))

#define AW_PID_2113_PWMSH_SAWTOOTH	(0)
#define AW_PID_2113_PWMSH_SAWTOOTH_VALUE	\
	(AW_PID_2113_PWMSH_SAWTOOTH << AW_PID_2113_PWMSH_START_BIT)

#define AW_PID_2113_PWMSH_TRIANGLE	(1)
#define AW_PID_2113_PWMSH_TRIANGLE_VALUE	\
	(AW_PID_2113_PWMSH_TRIANGLE << AW_PID_2113_PWMSH_START_BIT)

#define AW_PID_2113_PWMSH_DEFAULT_VALUE	(1)
#define AW_PID_2113_PWMSH_DEFAULT	\
	(AW_PID_2113_PWMSH_DEFAULT_VALUE << AW_PID_2113_PWMSH_START_BIT)

/* PWMRE bit 9 (PWMCTRL1 0x11) */
#define AW_PID_2113_PWMRE_START_BIT	(9)
#define AW_PID_2113_PWMRE_BITS_LEN	(1)
#define AW_PID_2113_PWMRE_MASK	\
	(~(((1<<AW_PID_2113_PWMRE_BITS_LEN)-1) << AW_PID_2113_PWMRE_START_BIT))

#define AW_PID_2113_PWMRE_7BIT	(0)
#define AW_PID_2113_PWMRE_7BIT_VALUE	\
	(AW_PID_2113_PWMRE_7BIT << AW_PID_2113_PWMRE_START_BIT)

#define AW_PID_2113_PWMRE_8BIT	(1)
#define AW_PID_2113_PWMRE_8BIT_VALUE	\
	(AW_PID_2113_PWMRE_8BIT << AW_PID_2113_PWMRE_START_BIT)

#define AW_PID_2113_PWMRE_DEFAULT_VALUE	(1)
#define AW_PID_2113_PWMRE_DEFAULT	\
	(AW_PID_2113_PWMRE_DEFAULT_VALUE << AW_PID_2113_PWMRE_START_BIT)

/* PWM_DEM bit 8 (PWMCTRL1 0x11) */
#define AW_PID_2113_PWM_DEM_START_BIT	(8)
#define AW_PID_2113_PWM_DEM_BITS_LEN	(1)
#define AW_PID_2113_PWM_DEM_MASK	\
	(~(((1<<AW_PID_2113_PWM_DEM_BITS_LEN)-1) << AW_PID_2113_PWM_DEM_START_BIT))

#define AW_PID_2113_PWM_DEM_DISABLE	(0)
#define AW_PID_2113_PWM_DEM_DISABLE_VALUE	\
	(AW_PID_2113_PWM_DEM_DISABLE << AW_PID_2113_PWM_DEM_START_BIT)

#define AW_PID_2113_PWM_DEM_ENABLE	(1)
#define AW_PID_2113_PWM_DEM_ENABLE_VALUE	\
	(AW_PID_2113_PWM_DEM_ENABLE << AW_PID_2113_PWM_DEM_START_BIT)

#define AW_PID_2113_PWM_DEM_DEFAULT_VALUE	(1)
#define AW_PID_2113_PWM_DEM_DEFAULT	\
	(AW_PID_2113_PWM_DEM_DEFAULT_VALUE << AW_PID_2113_PWM_DEM_START_BIT)

/* PWMDELA bit 7:4 (PWMCTRL1 0x11) */
#define AW_PID_2113_PWMDELA_START_BIT	(4)
#define AW_PID_2113_PWMDELA_BITS_LEN	(4)
#define AW_PID_2113_PWMDELA_MASK	\
	(~(((1<<AW_PID_2113_PWMDELA_BITS_LEN)-1) << AW_PID_2113_PWMDELA_START_BIT))

#define AW_PID_2113_PWMDELA_DEFAULT_VALUE	(0)
#define AW_PID_2113_PWMDELA_DEFAULT	\
	(AW_PID_2113_PWMDELA_DEFAULT_VALUE << AW_PID_2113_PWMDELA_START_BIT)

/* PWMDELB bit 3:0 (PWMCTRL1 0x11) */
#define AW_PID_2113_PWMDELB_START_BIT	(0)
#define AW_PID_2113_PWMDELB_BITS_LEN	(4)
#define AW_PID_2113_PWMDELB_MASK	\
	(~(((1<<AW_PID_2113_PWMDELB_BITS_LEN)-1) << AW_PID_2113_PWMDELB_START_BIT))

#define AW_PID_2113_PWMDELB_DEFAULT_VALUE	(0)
#define AW_PID_2113_PWMDELB_DEFAULT	\
	(AW_PID_2113_PWMDELB_DEFAULT_VALUE << AW_PID_2113_PWMDELB_START_BIT)

/* default value of PWMCTRL1 (0x11) */
/* #define AW_PID_2113_PWMCTRL1_DEFAULT		(0x7F00) */

/* PWMCTRL2 (0x12) detail */
/* SPKGAIN_FDLY bit 15:8 (PWMCTRL2 0x12) */
#define AW_PID_2113_SPKGAIN_FDLY_START_BIT	(8)
#define AW_PID_2113_SPKGAIN_FDLY_BITS_LEN	(8)
#define AW_PID_2113_SPKGAIN_FDLY_MASK	\
	(~(((1<<AW_PID_2113_SPKGAIN_FDLY_BITS_LEN)-1) << AW_PID_2113_SPKGAIN_FDLY_START_BIT))

#define AW_PID_2113_SPKGAIN_FDLY_DEFAULT_VALUE	(0)
#define AW_PID_2113_SPKGAIN_FDLY_DEFAULT	\
	(AW_PID_2113_SPKGAIN_FDLY_DEFAULT_VALUE << AW_PID_2113_SPKGAIN_FDLY_START_BIT)

/* PWM_ADJUST bit 7 (PWMCTRL2 0x12) */
#define AW_PID_2113_PWM_ADJUST_START_BIT	(7)
#define AW_PID_2113_PWM_ADJUST_BITS_LEN	(1)
#define AW_PID_2113_PWM_ADJUST_MASK	\
	(~(((1<<AW_PID_2113_PWM_ADJUST_BITS_LEN)-1) << AW_PID_2113_PWM_ADJUST_START_BIT))

#define AW_PID_2113_PWM_ADJUST_DISABLE	(0)
#define AW_PID_2113_PWM_ADJUST_DISABLE_VALUE	\
	(AW_PID_2113_PWM_ADJUST_DISABLE << AW_PID_2113_PWM_ADJUST_START_BIT)

#define AW_PID_2113_PWM_ADJUST_ENABLE	(1)
#define AW_PID_2113_PWM_ADJUST_ENABLE_VALUE	\
	(AW_PID_2113_PWM_ADJUST_ENABLE << AW_PID_2113_PWM_ADJUST_START_BIT)

#define AW_PID_2113_PWM_ADJUST_DEFAULT_VALUE	(0)
#define AW_PID_2113_PWM_ADJUST_DEFAULT	\
	(AW_PID_2113_PWM_ADJUST_DEFAULT_VALUE << AW_PID_2113_PWM_ADJUST_START_BIT)

/* PWM_OFE bit 6 (PWMCTRL2 0x12) */
#define AW_PID_2113_PWM_OFE_START_BIT	(6)
#define AW_PID_2113_PWM_OFE_BITS_LEN	(1)
#define AW_PID_2113_PWM_OFE_MASK	\
	(~(((1<<AW_PID_2113_PWM_OFE_BITS_LEN)-1) << AW_PID_2113_PWM_OFE_START_BIT))

#define AW_PID_2113_PWM_OFE_DISABLE	(0)
#define AW_PID_2113_PWM_OFE_DISABLE_VALUE	\
	(AW_PID_2113_PWM_OFE_DISABLE << AW_PID_2113_PWM_OFE_START_BIT)

#define AW_PID_2113_PWM_OFE_ENABLE	(1)
#define AW_PID_2113_PWM_OFE_ENABLE_VALUE	\
	(AW_PID_2113_PWM_OFE_ENABLE << AW_PID_2113_PWM_OFE_START_BIT)

#define AW_PID_2113_PWM_OFE_DEFAULT_VALUE	(0)
#define AW_PID_2113_PWM_OFE_DEFAULT	\
	(AW_PID_2113_PWM_OFE_DEFAULT_VALUE << AW_PID_2113_PWM_OFE_START_BIT)

/* SPKGAIN_DLY_BYP bit 5 (PWMCTRL2 0x12) */
#define AW_PID_2113_SPKGAIN_DLY_BYP_START_BIT	(5)
#define AW_PID_2113_SPKGAIN_DLY_BYP_BITS_LEN	(1)
#define AW_PID_2113_SPKGAIN_DLY_BYP_MASK	\
	(~(((1<<AW_PID_2113_SPKGAIN_DLY_BYP_BITS_LEN)-1) << AW_PID_2113_SPKGAIN_DLY_BYP_START_BIT))

#define AW_PID_2113_SPKGAIN_DLY_BYP_DEFAULT_VALUE	(1)
#define AW_PID_2113_SPKGAIN_DLY_BYP_DEFAULT	\
	(AW_PID_2113_SPKGAIN_DLY_BYP_DEFAULT_VALUE << AW_PID_2113_SPKGAIN_DLY_BYP_START_BIT)

/* DEM_DLY bit 4:0 (PWMCTRL2 0x12) */
#define AW_PID_2113_DEM_DLY_START_BIT	(0)
#define AW_PID_2113_DEM_DLY_BITS_LEN	(5)
#define AW_PID_2113_DEM_DLY_MASK	\
	(~(((1<<AW_PID_2113_DEM_DLY_BITS_LEN)-1) << AW_PID_2113_DEM_DLY_START_BIT))

#define AW_PID_2113_DEM_DLY_DEFAULT_VALUE	(0)
#define AW_PID_2113_DEM_DLY_DEFAULT	\
	(AW_PID_2113_DEM_DLY_DEFAULT_VALUE << AW_PID_2113_DEM_DLY_START_BIT)

/* default value of PWMCTRL2 (0x12) */
/* #define AW_PID_2113_PWMCTRL2_DEFAULT		(0x0020) */

/* I2SCFG1 (0x13) detail */
/* RX_FLS bit 15 (I2SCFG1 0x13) */
#define AW_PID_2113_RX_FLS_START_BIT	(15)
#define AW_PID_2113_RX_FLS_BITS_LEN	(1)
#define AW_PID_2113_RX_FLS_MASK	\
	(~(((1<<AW_PID_2113_RX_FLS_BITS_LEN)-1) << AW_PID_2113_RX_FLS_START_BIT))

#define AW_PID_2113_RX_FLS_NORMAL	(0)
#define AW_PID_2113_RX_FLS_NORMAL_VALUE	\
	(AW_PID_2113_RX_FLS_NORMAL << AW_PID_2113_RX_FLS_START_BIT)

#define AW_PID_2113_RX_FLS_FLUSH	(1)
#define AW_PID_2113_RX_FLS_FLUSH_VALUE	\
	(AW_PID_2113_RX_FLS_FLUSH << AW_PID_2113_RX_FLS_START_BIT)

#define AW_PID_2113_RX_FLS_DEFAULT_VALUE	(0)
#define AW_PID_2113_RX_FLS_DEFAULT	\
	(AW_PID_2113_RX_FLS_DEFAULT_VALUE << AW_PID_2113_RX_FLS_START_BIT)

/* RX_THRS bit 13:12 (I2SCFG1 0x13) */
#define AW_PID_2113_RX_THRS_START_BIT	(12)
#define AW_PID_2113_RX_THRS_BITS_LEN	(2)
#define AW_PID_2113_RX_THRS_MASK	\
	(~(((1<<AW_PID_2113_RX_THRS_BITS_LEN)-1) << AW_PID_2113_RX_THRS_START_BIT))

#define AW_PID_2113_RX_THRS_0	(0)
#define AW_PID_2113_RX_THRS_0_VALUE	\
	(AW_PID_2113_RX_THRS_0 << AW_PID_2113_RX_THRS_START_BIT)

#define AW_PID_2113_RX_THRS_1	(1)
#define AW_PID_2113_RX_THRS_1_VALUE	\
	(AW_PID_2113_RX_THRS_1 << AW_PID_2113_RX_THRS_START_BIT)

#define AW_PID_2113_RX_THRS_2	(2)
#define AW_PID_2113_RX_THRS_2_VALUE	\
	(AW_PID_2113_RX_THRS_2 << AW_PID_2113_RX_THRS_START_BIT)

#define AW_PID_2113_RX_THRS_3	(3)
#define AW_PID_2113_RX_THRS_3_VALUE	\
	(AW_PID_2113_RX_THRS_3 << AW_PID_2113_RX_THRS_START_BIT)

#define AW_PID_2113_RX_THRS_DEFAULT_VALUE	(2)
#define AW_PID_2113_RX_THRS_DEFAULT	\
	(AW_PID_2113_RX_THRS_DEFAULT_VALUE << AW_PID_2113_RX_THRS_START_BIT)

/* TX_FLS bit 11 (I2SCFG1 0x13) */
#define AW_PID_2113_TX_FLS_START_BIT	(11)
#define AW_PID_2113_TX_FLS_BITS_LEN	(1)
#define AW_PID_2113_TX_FLS_MASK	\
	(~(((1<<AW_PID_2113_TX_FLS_BITS_LEN)-1) << AW_PID_2113_TX_FLS_START_BIT))

#define AW_PID_2113_TX_FLS_NORMAL	(0)
#define AW_PID_2113_TX_FLS_NORMAL_VALUE	\
	(AW_PID_2113_TX_FLS_NORMAL << AW_PID_2113_TX_FLS_START_BIT)

#define AW_PID_2113_TX_FLS_FLUSH	(1)
#define AW_PID_2113_TX_FLS_FLUSH_VALUE	\
	(AW_PID_2113_TX_FLS_FLUSH << AW_PID_2113_TX_FLS_START_BIT)

#define AW_PID_2113_TX_FLS_DEFAULT_VALUE	(0)
#define AW_PID_2113_TX_FLS_DEFAULT	\
	(AW_PID_2113_TX_FLS_DEFAULT_VALUE << AW_PID_2113_TX_FLS_START_BIT)

/* TX_THRS bit 9:8 (I2SCFG1 0x13) */
#define AW_PID_2113_TX_THRS_START_BIT	(8)
#define AW_PID_2113_TX_THRS_BITS_LEN	(2)
#define AW_PID_2113_TX_THRS_MASK	\
	(~(((1<<AW_PID_2113_TX_THRS_BITS_LEN)-1) << AW_PID_2113_TX_THRS_START_BIT))

#define AW_PID_2113_TX_THRS_0	(0)
#define AW_PID_2113_TX_THRS_0_VALUE	\
	(AW_PID_2113_TX_THRS_0 << AW_PID_2113_TX_THRS_START_BIT)

#define AW_PID_2113_TX_THRS_1	(1)
#define AW_PID_2113_TX_THRS_1_VALUE	\
	(AW_PID_2113_TX_THRS_1 << AW_PID_2113_TX_THRS_START_BIT)

#define AW_PID_2113_TX_THRS_2	(2)
#define AW_PID_2113_TX_THRS_2_VALUE	\
	(AW_PID_2113_TX_THRS_2 << AW_PID_2113_TX_THRS_START_BIT)

#define AW_PID_2113_TX_THRS_3	(3)
#define AW_PID_2113_TX_THRS_3_VALUE	\
	(AW_PID_2113_TX_THRS_3 << AW_PID_2113_TX_THRS_START_BIT)

#define AW_PID_2113_TX_THRS_DEFAULT_VALUE	(1)
#define AW_PID_2113_TX_THRS_DEFAULT	\
	(AW_PID_2113_TX_THRS_DEFAULT_VALUE << AW_PID_2113_TX_THRS_START_BIT)

/* LPBK bit 5:4 (I2SCFG1 0x13) */
#define AW_PID_2113_LPBK_START_BIT	(4)
#define AW_PID_2113_LPBK_BITS_LEN	(2)
#define AW_PID_2113_LPBK_MASK	\
	(~(((1<<AW_PID_2113_LPBK_BITS_LEN)-1) << AW_PID_2113_LPBK_START_BIT))

#define AW_PID_2113_LPBK_DISABLE	(0)
#define AW_PID_2113_LPBK_DISABLE_VALUE	\
	(AW_PID_2113_LPBK_DISABLE << AW_PID_2113_LPBK_START_BIT)

#define AW_PID_2113_LPBK_FARMINUS_BACK	(1)
#define AW_PID_2113_LPBK_FARMINUS_BACK_VALUE	\
	(AW_PID_2113_LPBK_FARMINUS_BACK << AW_PID_2113_LPBK_START_BIT)

#define AW_PID_2113_LPBK_NEARMINUS_BACK	(2)
#define AW_PID_2113_LPBK_NEARMINUS_BACK_VALUE	\
	(AW_PID_2113_LPBK_NEARMINUS_BACK << AW_PID_2113_LPBK_START_BIT)

#define AW_PID_2113_LPBK_RESERVED	(3)
#define AW_PID_2113_LPBK_RESERVED_VALUE	\
	(AW_PID_2113_LPBK_RESERVED << AW_PID_2113_LPBK_START_BIT)

#define AW_PID_2113_LPBK_DEFAULT_VALUE	(0)
#define AW_PID_2113_LPBK_DEFAULT	\
	(AW_PID_2113_LPBK_DEFAULT_VALUE << AW_PID_2113_LPBK_START_BIT)

/* INPLEV bit 2 (I2SCFG1 0x13) */
#define AW_PID_2113_INPLEV_START_BIT	(2)
#define AW_PID_2113_INPLEV_BITS_LEN	(1)
#define AW_PID_2113_INPLEV_MASK	\
	(~(((1<<AW_PID_2113_INPLEV_BITS_LEN)-1) << AW_PID_2113_INPLEV_START_BIT))

#define AW_PID_2113_INPLEV_NOT_ATTENUATED	(0)
#define AW_PID_2113_INPLEV_NOT_ATTENUATED_VALUE	\
	(AW_PID_2113_INPLEV_NOT_ATTENUATED << AW_PID_2113_INPLEV_START_BIT)

#define AW_PID_2113_INPLEV_ATTENUATED	(1)
#define AW_PID_2113_INPLEV_ATTENUATED_VALUE	\
	(AW_PID_2113_INPLEV_ATTENUATED << AW_PID_2113_INPLEV_START_BIT)

#define AW_PID_2113_INPLEV_DEFAULT_VALUE	(0)
#define AW_PID_2113_INPLEV_DEFAULT	\
	(AW_PID_2113_INPLEV_DEFAULT_VALUE << AW_PID_2113_INPLEV_START_BIT)

/* TX_EDGE bit 1 (I2SCFG1 0x13) */
#define AW_PID_2113_TX_EDGE_START_BIT	(1)
#define AW_PID_2113_TX_EDGE_BITS_LEN	(1)
#define AW_PID_2113_TX_EDGE_MASK	\
	(~(((1<<AW_PID_2113_TX_EDGE_BITS_LEN)-1) << AW_PID_2113_TX_EDGE_START_BIT))

#define AW_PID_2113_TX_EDGE_NEGEDGE	(0)
#define AW_PID_2113_TX_EDGE_NEGEDGE_VALUE	\
	(AW_PID_2113_TX_EDGE_NEGEDGE << AW_PID_2113_TX_EDGE_START_BIT)

#define AW_PID_2113_TX_EDGE_POSEDGE	(1)
#define AW_PID_2113_TX_EDGE_POSEDGE_VALUE	\
	(AW_PID_2113_TX_EDGE_POSEDGE << AW_PID_2113_TX_EDGE_START_BIT)

#define AW_PID_2113_TX_EDGE_DEFAULT_VALUE	(0)
#define AW_PID_2113_TX_EDGE_DEFAULT	\
	(AW_PID_2113_TX_EDGE_DEFAULT_VALUE << AW_PID_2113_TX_EDGE_START_BIT)

/* VDSEL bit 0 (I2SCFG1 0x13) */
#define AW_PID_2113_VDSEL_START_BIT	(0)
#define AW_PID_2113_VDSEL_BITS_LEN	(1)
#define AW_PID_2113_VDSEL_MASK	\
	(~(((1<<AW_PID_2113_VDSEL_BITS_LEN)-1) << AW_PID_2113_VDSEL_START_BIT))

#define AW_PID_2113_VDSEL_DAC	(0)
#define AW_PID_2113_VDSEL_DAC_VALUE	\
	(AW_PID_2113_VDSEL_DAC << AW_PID_2113_VDSEL_START_BIT)

#define AW_PID_2113_VDSEL_VSENSE	(1)
#define AW_PID_2113_VDSEL_VSENSE_VALUE	\
	(AW_PID_2113_VDSEL_VSENSE << AW_PID_2113_VDSEL_START_BIT)

#define AW_PID_2113_VDSEL_DEFAULT_VALUE	(1)
#define AW_PID_2113_VDSEL_DEFAULT	\
	(AW_PID_2113_VDSEL_DEFAULT_VALUE << AW_PID_2113_VDSEL_START_BIT)

/* default value of I2SCFG1 (0x13) */
/* #define AW_PID_2113_I2SCFG1_DEFAULT		(0x2101) */

/* DBGCTRL (0x14) detail */
/* LDO_STANDBY bit 15 (DBGCTRL 0x14) */
#define AW_PID_2113_LDO_STANDBY_START_BIT	(15)
#define AW_PID_2113_LDO_STANDBY_BITS_LEN	(1)
#define AW_PID_2113_LDO_STANDBY_MASK	\
	(~(((1<<AW_PID_2113_LDO_STANDBY_BITS_LEN)-1) << AW_PID_2113_LDO_STANDBY_START_BIT))

#define AW_PID_2113_LDO_STANDBY_DEFAULT_VALUE	(1)
#define AW_PID_2113_LDO_STANDBY_DEFAULT	\
	(AW_PID_2113_LDO_STANDBY_DEFAULT_VALUE << AW_PID_2113_LDO_STANDBY_START_BIT)

/* DITHER_EN bit 14 (DBGCTRL 0x14) */
#define AW_PID_2113_DITHER_EN_START_BIT	(14)
#define AW_PID_2113_DITHER_EN_BITS_LEN	(1)
#define AW_PID_2113_DITHER_EN_MASK	\
	(~(((1<<AW_PID_2113_DITHER_EN_BITS_LEN)-1) << AW_PID_2113_DITHER_EN_START_BIT))

#define AW_PID_2113_DITHER_EN_DISABLE	(0)
#define AW_PID_2113_DITHER_EN_DISABLE_VALUE	\
	(AW_PID_2113_DITHER_EN_DISABLE << AW_PID_2113_DITHER_EN_START_BIT)

#define AW_PID_2113_DITHER_EN_ENABLE	(1)
#define AW_PID_2113_DITHER_EN_ENABLE_VALUE	\
	(AW_PID_2113_DITHER_EN_ENABLE << AW_PID_2113_DITHER_EN_START_BIT)

#define AW_PID_2113_DITHER_EN_DEFAULT_VALUE	(0)
#define AW_PID_2113_DITHER_EN_DEFAULT	\
	(AW_PID_2113_DITHER_EN_DEFAULT_VALUE << AW_PID_2113_DITHER_EN_START_BIT)

/* PWM_TRI_EN bit 13 (DBGCTRL 0x14) */
#define AW_PID_2113_PWM_TRI_EN_START_BIT	(13)
#define AW_PID_2113_PWM_TRI_EN_BITS_LEN	(1)
#define AW_PID_2113_PWM_TRI_EN_MASK	\
	(~(((1<<AW_PID_2113_PWM_TRI_EN_BITS_LEN)-1) << AW_PID_2113_PWM_TRI_EN_START_BIT))

#define AW_PID_2113_PWM_TRI_EN_DISABLE	(0)
#define AW_PID_2113_PWM_TRI_EN_DISABLE_VALUE	\
	(AW_PID_2113_PWM_TRI_EN_DISABLE << AW_PID_2113_PWM_TRI_EN_START_BIT)

#define AW_PID_2113_PWM_TRI_EN_ENABLE	(1)
#define AW_PID_2113_PWM_TRI_EN_ENABLE_VALUE	\
	(AW_PID_2113_PWM_TRI_EN_ENABLE << AW_PID_2113_PWM_TRI_EN_START_BIT)

#define AW_PID_2113_PWM_TRI_EN_DEFAULT_VALUE	(1)
#define AW_PID_2113_PWM_TRI_EN_DEFAULT	\
	(AW_PID_2113_PWM_TRI_EN_DEFAULT_VALUE << AW_PID_2113_PWM_TRI_EN_START_BIT)

/* VCALB_BYP bit 12 (DBGCTRL 0x14) */
#define AW_PID_2113_VCALB_BYP_START_BIT	(12)
#define AW_PID_2113_VCALB_BYP_BITS_LEN	(1)
#define AW_PID_2113_VCALB_BYP_MASK	\
	(~(((1<<AW_PID_2113_VCALB_BYP_BITS_LEN)-1) << AW_PID_2113_VCALB_BYP_START_BIT))

#define AW_PID_2113_VCALB_BYP_CALIBRATED	(0)
#define AW_PID_2113_VCALB_BYP_CALIBRATED_VALUE	\
	(AW_PID_2113_VCALB_BYP_CALIBRATED << AW_PID_2113_VCALB_BYP_START_BIT)

#define AW_PID_2113_VCALB_BYP_BYPASS	(1)
#define AW_PID_2113_VCALB_BYP_BYPASS_VALUE	\
	(AW_PID_2113_VCALB_BYP_BYPASS << AW_PID_2113_VCALB_BYP_START_BIT)

#define AW_PID_2113_VCALB_BYP_DEFAULT_VALUE	(0)
#define AW_PID_2113_VCALB_BYP_DEFAULT	\
	(AW_PID_2113_VCALB_BYP_DEFAULT_VALUE << AW_PID_2113_VCALB_BYP_START_BIT)

/* DISNCKRST bit 11 (DBGCTRL 0x14) */
#define AW_PID_2113_DISNCKRST_START_BIT	(11)
#define AW_PID_2113_DISNCKRST_BITS_LEN	(1)
#define AW_PID_2113_DISNCKRST_MASK	\
	(~(((1<<AW_PID_2113_DISNCKRST_BITS_LEN)-1) << AW_PID_2113_DISNCKRST_START_BIT))

#define AW_PID_2113_DISNCKRST_AUTO_RESET	(0)
#define AW_PID_2113_DISNCKRST_AUTO_RESET_VALUE	\
	(AW_PID_2113_DISNCKRST_AUTO_RESET << AW_PID_2113_DISNCKRST_START_BIT)

#define AW_PID_2113_DISNCKRST_NO_RESET	(1)
#define AW_PID_2113_DISNCKRST_NO_RESET_VALUE	\
	(AW_PID_2113_DISNCKRST_NO_RESET << AW_PID_2113_DISNCKRST_START_BIT)

#define AW_PID_2113_DISNCKRST_DEFAULT_VALUE	(0)
#define AW_PID_2113_DISNCKRST_DEFAULT	\
	(AW_PID_2113_DISNCKRST_DEFAULT_VALUE << AW_PID_2113_DISNCKRST_START_BIT)

/* DISPLLRST bit 10 (DBGCTRL 0x14) */
#define AW_PID_2113_DISPLLRST_START_BIT	(10)
#define AW_PID_2113_DISPLLRST_BITS_LEN	(1)
#define AW_PID_2113_DISPLLRST_MASK	\
	(~(((1<<AW_PID_2113_DISPLLRST_BITS_LEN)-1) << AW_PID_2113_DISPLLRST_START_BIT))

#define AW_PID_2113_DISPLLRST_AUTO_RESET	(0)
#define AW_PID_2113_DISPLLRST_AUTO_RESET_VALUE	\
	(AW_PID_2113_DISPLLRST_AUTO_RESET << AW_PID_2113_DISPLLRST_START_BIT)

#define AW_PID_2113_DISPLLRST_NO_RESET	(1)
#define AW_PID_2113_DISPLLRST_NO_RESET_VALUE	\
	(AW_PID_2113_DISPLLRST_NO_RESET << AW_PID_2113_DISPLLRST_START_BIT)

#define AW_PID_2113_DISPLLRST_DEFAULT_VALUE	(0)
#define AW_PID_2113_DISPLLRST_DEFAULT	\
	(AW_PID_2113_DISPLLRST_DEFAULT_VALUE << AW_PID_2113_DISPLLRST_START_BIT)

/* CLKMD bit 9 (DBGCTRL 0x14) */
#define AW_PID_2113_CLKMD_START_BIT	(9)
#define AW_PID_2113_CLKMD_BITS_LEN	(1)
#define AW_PID_2113_CLKMD_MASK	\
	(~(((1<<AW_PID_2113_CLKMD_BITS_LEN)-1) << AW_PID_2113_CLKMD_START_BIT))

#define AW_PID_2113_CLKMD_98MHZ	(0)
#define AW_PID_2113_CLKMD_98MHZ_VALUE	\
	(AW_PID_2113_CLKMD_98MHZ << AW_PID_2113_CLKMD_START_BIT)

#define AW_PID_2113_CLKMD_49MHZ	(1)
#define AW_PID_2113_CLKMD_49MHZ_VALUE	\
	(AW_PID_2113_CLKMD_49MHZ << AW_PID_2113_CLKMD_START_BIT)

#define AW_PID_2113_CLKMD_DEFAULT_VALUE	(0)
#define AW_PID_2113_CLKMD_DEFAULT	\
	(AW_PID_2113_CLKMD_DEFAULT_VALUE << AW_PID_2113_CLKMD_START_BIT)

/* NAMUTE bit 8 (DBGCTRL 0x14) */
#define AW_PID_2113_NAMUTE_START_BIT	(8)
#define AW_PID_2113_NAMUTE_BITS_LEN	(1)
#define AW_PID_2113_NAMUTE_MASK	\
	(~(((1<<AW_PID_2113_NAMUTE_BITS_LEN)-1) << AW_PID_2113_NAMUTE_START_BIT))

#define AW_PID_2113_NAMUTE_AUTO_MUTE	(0)
#define AW_PID_2113_NAMUTE_AUTO_MUTE_VALUE	\
	(AW_PID_2113_NAMUTE_AUTO_MUTE << AW_PID_2113_NAMUTE_START_BIT)

#define AW_PID_2113_NAMUTE_NO_MUTE	(1)
#define AW_PID_2113_NAMUTE_NO_MUTE_VALUE	\
	(AW_PID_2113_NAMUTE_NO_MUTE << AW_PID_2113_NAMUTE_START_BIT)

#define AW_PID_2113_NAMUTE_DEFAULT_VALUE	(0)
#define AW_PID_2113_NAMUTE_DEFAULT	\
	(AW_PID_2113_NAMUTE_DEFAULT_VALUE << AW_PID_2113_NAMUTE_START_BIT)

/* BSTPD bit 7 (DBGCTRL 0x14) */
#define AW_PID_2113_BSTPD_START_BIT	(7)
#define AW_PID_2113_BSTPD_BITS_LEN	(1)
#define AW_PID_2113_BSTPD_MASK	\
	(~(((1<<AW_PID_2113_BSTPD_BITS_LEN)-1) << AW_PID_2113_BSTPD_START_BIT))

#define AW_PID_2113_BSTPD_WORKING	(0)
#define AW_PID_2113_BSTPD_WORKING_VALUE	\
	(AW_PID_2113_BSTPD_WORKING << AW_PID_2113_BSTPD_START_BIT)

#define AW_PID_2113_BSTPD_POWER_DOWN	(1)
#define AW_PID_2113_BSTPD_POWER_DOWN_VALUE	\
	(AW_PID_2113_BSTPD_POWER_DOWN << AW_PID_2113_BSTPD_START_BIT)

#define AW_PID_2113_BSTPD_DEFAULT_VALUE	(0)
#define AW_PID_2113_BSTPD_DEFAULT	\
	(AW_PID_2113_BSTPD_DEFAULT_VALUE << AW_PID_2113_BSTPD_START_BIT)

/* CDAPD bit 6 (DBGCTRL 0x14) */
#define AW_PID_2113_CDAPD_START_BIT	(6)
#define AW_PID_2113_CDAPD_BITS_LEN	(1)
#define AW_PID_2113_CDAPD_MASK	\
	(~(((1<<AW_PID_2113_CDAPD_BITS_LEN)-1) << AW_PID_2113_CDAPD_START_BIT))

#define AW_PID_2113_CDAPD_WORKING	(0)
#define AW_PID_2113_CDAPD_WORKING_VALUE	\
	(AW_PID_2113_CDAPD_WORKING << AW_PID_2113_CDAPD_START_BIT)

#define AW_PID_2113_CDAPD_POWER_DOWN	(1)
#define AW_PID_2113_CDAPD_POWER_DOWN_VALUE	\
	(AW_PID_2113_CDAPD_POWER_DOWN << AW_PID_2113_CDAPD_START_BIT)

#define AW_PID_2113_CDAPD_DEFAULT_VALUE	(0)
#define AW_PID_2113_CDAPD_DEFAULT	\
	(AW_PID_2113_CDAPD_DEFAULT_VALUE << AW_PID_2113_CDAPD_START_BIT)

/* I2SRST bit 5 (DBGCTRL 0x14) */
#define AW_PID_2113_I2SRST_START_BIT	(5)
#define AW_PID_2113_I2SRST_BITS_LEN	(1)
#define AW_PID_2113_I2SRST_MASK	\
	(~(((1<<AW_PID_2113_I2SRST_BITS_LEN)-1) << AW_PID_2113_I2SRST_START_BIT))

#define AW_PID_2113_I2SRST_WORKING	(0)
#define AW_PID_2113_I2SRST_WORKING_VALUE	\
	(AW_PID_2113_I2SRST_WORKING << AW_PID_2113_I2SRST_START_BIT)

#define AW_PID_2113_I2SRST_RESET	(1)
#define AW_PID_2113_I2SRST_RESET_VALUE	\
	(AW_PID_2113_I2SRST_RESET << AW_PID_2113_I2SRST_START_BIT)

#define AW_PID_2113_I2SRST_DEFAULT_VALUE	(0)
#define AW_PID_2113_I2SRST_DEFAULT	\
	(AW_PID_2113_I2SRST_DEFAULT_VALUE << AW_PID_2113_I2SRST_START_BIT)

/* SYSRST bit 4 (DBGCTRL 0x14) */
#define AW_PID_2113_SYSRST_START_BIT	(4)
#define AW_PID_2113_SYSRST_BITS_LEN	(1)
#define AW_PID_2113_SYSRST_MASK	\
	(~(((1<<AW_PID_2113_SYSRST_BITS_LEN)-1) << AW_PID_2113_SYSRST_START_BIT))

#define AW_PID_2113_SYSRST_WORKING	(0)
#define AW_PID_2113_SYSRST_WORKING_VALUE	\
	(AW_PID_2113_SYSRST_WORKING << AW_PID_2113_SYSRST_START_BIT)

#define AW_PID_2113_SYSRST_RESET	(1)
#define AW_PID_2113_SYSRST_RESET_VALUE	\
	(AW_PID_2113_SYSRST_RESET << AW_PID_2113_SYSRST_START_BIT)

#define AW_PID_2113_SYSRST_DEFAULT_VALUE	(0)
#define AW_PID_2113_SYSRST_DEFAULT	\
	(AW_PID_2113_SYSRST_DEFAULT_VALUE << AW_PID_2113_SYSRST_START_BIT)

/* EF_DBMD bit 3 (DBGCTRL 0x14) */
#define AW_PID_2113_EF_DBMD_START_BIT	(3)
#define AW_PID_2113_EF_DBMD_BITS_LEN	(1)
#define AW_PID_2113_EF_DBMD_MASK	\
	(~(((1<<AW_PID_2113_EF_DBMD_BITS_LEN)-1) << AW_PID_2113_EF_DBMD_START_BIT))

#define AW_PID_2113_EF_DBMD_DEFAULT_VALUE	(0)
#define AW_PID_2113_EF_DBMD_DEFAULT	\
	(AW_PID_2113_EF_DBMD_DEFAULT_VALUE << AW_PID_2113_EF_DBMD_START_BIT)

/* PWM_SRC bit 2 (DBGCTRL 0x14) */
#define AW_PID_2113_PWM_SRC_START_BIT	(2)
#define AW_PID_2113_PWM_SRC_BITS_LEN	(1)
#define AW_PID_2113_PWM_SRC_MASK	\
	(~(((1<<AW_PID_2113_PWM_SRC_BITS_LEN)-1) << AW_PID_2113_PWM_SRC_START_BIT))

#define AW_PID_2113_PWM_SRC_EFUSE_WL	(0)
#define AW_PID_2113_PWM_SRC_EFUSE_WL_VALUE	\
	(AW_PID_2113_PWM_SRC_EFUSE_WL << AW_PID_2113_PWM_SRC_START_BIT)

#define AW_PID_2113_PWM_SRC_I2S_PORTS	(1)
#define AW_PID_2113_PWM_SRC_I2S_PORTS_VALUE	\
	(AW_PID_2113_PWM_SRC_I2S_PORTS << AW_PID_2113_PWM_SRC_START_BIT)

#define AW_PID_2113_PWM_SRC_DEFAULT_VALUE	(0)
#define AW_PID_2113_PWM_SRC_DEFAULT	\
	(AW_PID_2113_PWM_SRC_DEFAULT_VALUE << AW_PID_2113_PWM_SRC_START_BIT)

/* DSPFCE bit 1 (DBGCTRL 0x14) */
#define AW_PID_2113_DSPFCE_START_BIT	(1)
#define AW_PID_2113_DSPFCE_BITS_LEN	(1)
#define AW_PID_2113_DSPFCE_MASK	\
	(~(((1<<AW_PID_2113_DSPFCE_BITS_LEN)-1) << AW_PID_2113_DSPFCE_START_BIT))

#define AW_PID_2113_DSPFCE_DISABLE	(0)
#define AW_PID_2113_DSPFCE_DISABLE_VALUE	\
	(AW_PID_2113_DSPFCE_DISABLE << AW_PID_2113_DSPFCE_START_BIT)

#define AW_PID_2113_DSPFCE_ENABLE	(1)
#define AW_PID_2113_DSPFCE_ENABLE_VALUE	\
	(AW_PID_2113_DSPFCE_ENABLE << AW_PID_2113_DSPFCE_START_BIT)

#define AW_PID_2113_DSPFCE_DEFAULT_VALUE	(1)
#define AW_PID_2113_DSPFCE_DEFAULT	\
	(AW_PID_2113_DSPFCE_DEFAULT_VALUE << AW_PID_2113_DSPFCE_START_BIT)

/* SYSCE bit 0 (DBGCTRL 0x14) */
#define AW_PID_2113_SYSCE_START_BIT	(0)
#define AW_PID_2113_SYSCE_BITS_LEN	(1)
#define AW_PID_2113_SYSCE_MASK	\
	(~(((1<<AW_PID_2113_SYSCE_BITS_LEN)-1) << AW_PID_2113_SYSCE_START_BIT))

#define AW_PID_2113_SYSCE_DISABLE	(0)
#define AW_PID_2113_SYSCE_DISABLE_VALUE	\
	(AW_PID_2113_SYSCE_DISABLE << AW_PID_2113_SYSCE_START_BIT)

#define AW_PID_2113_SYSCE_ENBALE	(1)
#define AW_PID_2113_SYSCE_ENBALE_VALUE	\
	(AW_PID_2113_SYSCE_ENBALE << AW_PID_2113_SYSCE_START_BIT)

#define AW_PID_2113_SYSCE_DEFAULT_VALUE	(1)
#define AW_PID_2113_SYSCE_DEFAULT	\
	(AW_PID_2113_SYSCE_DEFAULT_VALUE << AW_PID_2113_SYSCE_START_BIT)

/* default value of DBGCTRL (0x14) */
/* #define AW_PID_2113_DBGCTRL_DEFAULT		(0xA003) */

/* DACCFG9 (0x15) detail */
/* ZERO_THD bit 15:8 (DACCFG9 0x15) */
#define AW_PID_2113_ZERO_THD_START_BIT	(8)
#define AW_PID_2113_ZERO_THD_BITS_LEN	(8)
#define AW_PID_2113_ZERO_THD_MASK	\
	(~(((1<<AW_PID_2113_ZERO_THD_BITS_LEN)-1) << AW_PID_2113_ZERO_THD_START_BIT))

#define AW_PID_2113_ZERO_THD_MINUS_78DB	(255)
#define AW_PID_2113_ZERO_THD_MINUS_78DB_VALUE	\
	(AW_PID_2113_ZERO_THD_MINUS_78DB << AW_PID_2113_ZERO_THD_START_BIT)

#define AW_PID_2113_ZERO_THD_DEFAULT_VALUE	(10)
#define AW_PID_2113_ZERO_THD_DEFAULT	\
	(AW_PID_2113_ZERO_THD_DEFAULT_VALUE << AW_PID_2113_ZERO_THD_START_BIT)

/* MPD_TIMEOUT_ZERO bit 7:4 (DACCFG9 0x15) */
#define AW_PID_2113_MPD_TIMEOUT_ZERO_START_BIT	(4)
#define AW_PID_2113_MPD_TIMEOUT_ZERO_BITS_LEN	(4)
#define AW_PID_2113_MPD_TIMEOUT_ZERO_MASK	\
	(~(((1<<AW_PID_2113_MPD_TIMEOUT_ZERO_BITS_LEN)-1) << AW_PID_2113_MPD_TIMEOUT_ZERO_START_BIT))

#define AW_PID_2113_MPD_TIMEOUT_ZERO_DEFAULT_VALUE	(4)
#define AW_PID_2113_MPD_TIMEOUT_ZERO_DEFAULT	\
	(AW_PID_2113_MPD_TIMEOUT_ZERO_DEFAULT_VALUE << AW_PID_2113_MPD_TIMEOUT_ZERO_START_BIT)

/* MPD_ZERO_TTH bit 3:1 (DACCFG9 0x15) */
#define AW_PID_2113_MPD_ZERO_TTH_START_BIT	(1)
#define AW_PID_2113_MPD_ZERO_TTH_BITS_LEN	(3)
#define AW_PID_2113_MPD_ZERO_TTH_MASK	\
	(~(((1<<AW_PID_2113_MPD_ZERO_TTH_BITS_LEN)-1) << AW_PID_2113_MPD_ZERO_TTH_START_BIT))

#define AW_PID_2113_MPD_ZERO_TTH_50MS	(0)
#define AW_PID_2113_MPD_ZERO_TTH_50MS_VALUE	\
	(AW_PID_2113_MPD_ZERO_TTH_50MS << AW_PID_2113_MPD_ZERO_TTH_START_BIT)

#define AW_PID_2113_MPD_ZERO_TTH_100MS	(1)
#define AW_PID_2113_MPD_ZERO_TTH_100MS_VALUE	\
	(AW_PID_2113_MPD_ZERO_TTH_100MS << AW_PID_2113_MPD_ZERO_TTH_START_BIT)

#define AW_PID_2113_MPD_ZERO_TTH_150MS	(2)
#define AW_PID_2113_MPD_ZERO_TTH_150MS_VALUE	\
	(AW_PID_2113_MPD_ZERO_TTH_150MS << AW_PID_2113_MPD_ZERO_TTH_START_BIT)

#define AW_PID_2113_MPD_ZERO_TTH_200MS	(3)
#define AW_PID_2113_MPD_ZERO_TTH_200MS_VALUE	\
	(AW_PID_2113_MPD_ZERO_TTH_200MS << AW_PID_2113_MPD_ZERO_TTH_START_BIT)

#define AW_PID_2113_MPD_ZERO_TTH_250MS	(4)
#define AW_PID_2113_MPD_ZERO_TTH_250MS_VALUE	\
	(AW_PID_2113_MPD_ZERO_TTH_250MS << AW_PID_2113_MPD_ZERO_TTH_START_BIT)

#define AW_PID_2113_MPD_ZERO_TTH_300MS	(5)
#define AW_PID_2113_MPD_ZERO_TTH_300MS_VALUE	\
	(AW_PID_2113_MPD_ZERO_TTH_300MS << AW_PID_2113_MPD_ZERO_TTH_START_BIT)

#define AW_PID_2113_MPD_ZERO_TTH_350MS	(6)
#define AW_PID_2113_MPD_ZERO_TTH_350MS_VALUE	\
	(AW_PID_2113_MPD_ZERO_TTH_350MS << AW_PID_2113_MPD_ZERO_TTH_START_BIT)

#define AW_PID_2113_MPD_ZERO_TTH_400MS	(7)
#define AW_PID_2113_MPD_ZERO_TTH_400MS_VALUE	\
	(AW_PID_2113_MPD_ZERO_TTH_400MS << AW_PID_2113_MPD_ZERO_TTH_START_BIT)

#define AW_PID_2113_MPD_ZERO_TTH_DEFAULT_VALUE	(1)
#define AW_PID_2113_MPD_ZERO_TTH_DEFAULT	\
	(AW_PID_2113_MPD_ZERO_TTH_DEFAULT_VALUE << AW_PID_2113_MPD_ZERO_TTH_START_BIT)

/* MPD_TIME_OUT_BYP bit 0 (DACCFG9 0x15) */
#define AW_PID_2113_MPD_TIME_OUT_BYP_START_BIT	(0)
#define AW_PID_2113_MPD_TIME_OUT_BYP_BITS_LEN	(1)
#define AW_PID_2113_MPD_TIME_OUT_BYP_MASK	\
	(~(((1<<AW_PID_2113_MPD_TIME_OUT_BYP_BITS_LEN)-1) << AW_PID_2113_MPD_TIME_OUT_BYP_START_BIT))

#define AW_PID_2113_MPD_TIME_OUT_BYP_ENABLE_MPT_TIME_OUT	(0)
#define AW_PID_2113_MPD_TIME_OUT_BYP_ENABLE_MPT_TIME_OUT_VALUE	\
	(AW_PID_2113_MPD_TIME_OUT_BYP_ENABLE_MPT_TIME_OUT << AW_PID_2113_MPD_TIME_OUT_BYP_START_BIT)

#define AW_PID_2113_MPD_TIME_OUT_BYP_BYPASS_MPD_TIME_OUT	(1)
#define AW_PID_2113_MPD_TIME_OUT_BYP_BYPASS_MPD_TIME_OUT_VALUE	\
	(AW_PID_2113_MPD_TIME_OUT_BYP_BYPASS_MPD_TIME_OUT << AW_PID_2113_MPD_TIME_OUT_BYP_START_BIT)

#define AW_PID_2113_MPD_TIME_OUT_BYP_DEFAULT_VALUE	(1)
#define AW_PID_2113_MPD_TIME_OUT_BYP_DEFAULT	\
	(AW_PID_2113_MPD_TIME_OUT_BYP_DEFAULT_VALUE << AW_PID_2113_MPD_TIME_OUT_BYP_START_BIT)

/* default value of DACCFG9 (0x15) */
/* #define AW_PID_2113_DACCFG9_DEFAULT		(0x0A43) */

/* DACCFG10 (0x16) detail */
/* ZERO_RST_ZCNT bit 3:0 (DACCFG10 0x16) */
#define AW_PID_2113_ZERO_RST_ZCNT_START_BIT	(0)
#define AW_PID_2113_ZERO_RST_ZCNT_BITS_LEN	(4)
#define AW_PID_2113_ZERO_RST_ZCNT_MASK	\
	(~(((1<<AW_PID_2113_ZERO_RST_ZCNT_BITS_LEN)-1) << AW_PID_2113_ZERO_RST_ZCNT_START_BIT))

#define AW_PID_2113_ZERO_RST_ZCNT_DEFAULT_VALUE	(10)
#define AW_PID_2113_ZERO_RST_ZCNT_DEFAULT	\
	(AW_PID_2113_ZERO_RST_ZCNT_DEFAULT_VALUE << AW_PID_2113_ZERO_RST_ZCNT_START_BIT)

/* default value of DACCFG10 (0x16) */
/* #define AW_PID_2113_DACCFG10_DEFAULT		(0x000A) */

/* DACST (0x20) detail */
/* BST_IPEAK_ST bit 15:12 (DACST 0x20) */
#define AW_PID_2113_BST_IPEAK_ST_START_BIT	(12)
#define AW_PID_2113_BST_IPEAK_ST_BITS_LEN	(4)
#define AW_PID_2113_BST_IPEAK_ST_MASK	\
	(~(((1<<AW_PID_2113_BST_IPEAK_ST_BITS_LEN)-1) << AW_PID_2113_BST_IPEAK_ST_START_BIT))

#define AW_PID_2113_BST_IPEAK_ST_DEFAULT_VALUE	(0)
#define AW_PID_2113_BST_IPEAK_ST_DEFAULT	\
	(AW_PID_2113_BST_IPEAK_ST_DEFAULT_VALUE << AW_PID_2113_BST_IPEAK_ST_START_BIT)

/* SPK_GAIN_ST bit 9:8 (DACST 0x20) */
#define AW_PID_2113_SPK_GAIN_ST_START_BIT	(8)
#define AW_PID_2113_SPK_GAIN_ST_BITS_LEN	(2)
#define AW_PID_2113_SPK_GAIN_ST_MASK	\
	(~(((1<<AW_PID_2113_SPK_GAIN_ST_BITS_LEN)-1) << AW_PID_2113_SPK_GAIN_ST_START_BIT))

#define AW_PID_2113_SPK_GAIN_ST_4_AV	(0)
#define AW_PID_2113_SPK_GAIN_ST_4_AV_VALUE	\
	(AW_PID_2113_SPK_GAIN_ST_4_AV << AW_PID_2113_SPK_GAIN_ST_START_BIT)

#define AW_PID_2113_SPK_GAIN_ST_6P0_AV	(1)
#define AW_PID_2113_SPK_GAIN_ST_6P0_AV_VALUE	\
	(AW_PID_2113_SPK_GAIN_ST_6P0_AV << AW_PID_2113_SPK_GAIN_ST_START_BIT)

#define AW_PID_2113_SPK_GAIN_ST_6P8P0_AV	(2)
#define AW_PID_2113_SPK_GAIN_ST_6P8P0_AV_VALUE	\
	(AW_PID_2113_SPK_GAIN_ST_6P8P0_AV << AW_PID_2113_SPK_GAIN_ST_START_BIT)

#define AW_PID_2113_SPK_GAIN_ST_12P0_AV	(3)
#define AW_PID_2113_SPK_GAIN_ST_12P0_AV_VALUE	\
	(AW_PID_2113_SPK_GAIN_ST_12P0_AV << AW_PID_2113_SPK_GAIN_ST_START_BIT)

#define AW_PID_2113_SPK_GAIN_ST_DEFAULT_VALUE	(3)
#define AW_PID_2113_SPK_GAIN_ST_DEFAULT	\
	(AW_PID_2113_SPK_GAIN_ST_DEFAULT_VALUE << AW_PID_2113_SPK_GAIN_ST_START_BIT)

/* ZERO_RST_SYNC bit 7 (DACST 0x20) */
#define AW_PID_2113_ZERO_RST_SYNC_START_BIT	(7)
#define AW_PID_2113_ZERO_RST_SYNC_BITS_LEN	(1)
#define AW_PID_2113_ZERO_RST_SYNC_MASK	\
	(~(((1<<AW_PID_2113_ZERO_RST_SYNC_BITS_LEN)-1) << AW_PID_2113_ZERO_RST_SYNC_START_BIT))

#define AW_PID_2113_ZERO_RST_SYNC_DEFAULT_VALUE	(0)
#define AW_PID_2113_ZERO_RST_SYNC_DEFAULT	\
	(AW_PID_2113_ZERO_RST_SYNC_DEFAULT_VALUE << AW_PID_2113_ZERO_RST_SYNC_START_BIT)

/* BSTVOUT_ST bit 6:0 (DACST 0x20) */
#define AW_PID_2113_BSTVOUT_ST_START_BIT	(0)
#define AW_PID_2113_BSTVOUT_ST_BITS_LEN	(7)
#define AW_PID_2113_BSTVOUT_ST_MASK	\
	(~(((1<<AW_PID_2113_BSTVOUT_ST_BITS_LEN)-1) << AW_PID_2113_BSTVOUT_ST_START_BIT))

#define AW_PID_2113_BSTVOUT_ST_3P25V	(0)
#define AW_PID_2113_BSTVOUT_ST_3P25V_VALUE	\
	(AW_PID_2113_BSTVOUT_ST_3P25V << AW_PID_2113_BSTVOUT_ST_START_BIT)

#define AW_PID_2113_BSTVOUT_ST_3P50V	(1)
#define AW_PID_2113_BSTVOUT_ST_3P50V_VALUE	\
	(AW_PID_2113_BSTVOUT_ST_3P50V << AW_PID_2113_BSTVOUT_ST_START_BIT)

#define AW_PID_2113_BSTVOUT_ST_3P75V	(2)
#define AW_PID_2113_BSTVOUT_ST_3P75V_VALUE	\
	(AW_PID_2113_BSTVOUT_ST_3P75V << AW_PID_2113_BSTVOUT_ST_START_BIT)

#define AW_PID_2113_BSTVOUT_ST_7P00V	(15)
#define AW_PID_2113_BSTVOUT_ST_7P00V_VALUE	\
	(AW_PID_2113_BSTVOUT_ST_7P00V << AW_PID_2113_BSTVOUT_ST_START_BIT)

#define AW_PID_2113_BSTVOUT_ST_DEFAULT_VALUE	(0)
#define AW_PID_2113_BSTVOUT_ST_DEFAULT	\
	(AW_PID_2113_BSTVOUT_ST_DEFAULT_VALUE << AW_PID_2113_BSTVOUT_ST_START_BIT)

/* default value of DACST (0x20) */
/* #define AW_PID_2113_DACST_DEFAULT		(0x0300) */

/* VBAT (0x21) detail */
/* VBAT_DET bit 9:0 (VBAT 0x21) */
#define AW_PID_2113_VBAT_DET_START_BIT	(0)
#define AW_PID_2113_VBAT_DET_BITS_LEN	(10)
#define AW_PID_2113_VBAT_DET_MASK	\
	(~(((1<<AW_PID_2113_VBAT_DET_BITS_LEN)-1) << AW_PID_2113_VBAT_DET_START_BIT))

#define AW_PID_2113_VBAT_DET_DEFAULT_VALUE	(0x263)
#define AW_PID_2113_VBAT_DET_DEFAULT	\
	(AW_PID_2113_VBAT_DET_DEFAULT_VALUE << AW_PID_2113_VBAT_DET_START_BIT)

/* default value of VBAT (0x21) */
/* #define AW_PID_2113_VBAT_DEFAULT		(0x0263) */

/* TEMP (0x22) detail */
/* TEMP_DET bit 9:0 (TEMP 0x22) */
#define AW_PID_2113_TEMP_DET_START_BIT	(0)
#define AW_PID_2113_TEMP_DET_BITS_LEN	(10)
#define AW_PID_2113_TEMP_DET_MASK	\
	(~(((1<<AW_PID_2113_TEMP_DET_BITS_LEN)-1) << AW_PID_2113_TEMP_DET_START_BIT))

#define AW_PID_2113_TEMP_DET_MINUS_40_	(0x3D8)
#define AW_PID_2113_TEMP_DET_MINUS_40__VALUE	\
	(AW_PID_2113_TEMP_DET_MINUS_40_ << AW_PID_2113_TEMP_DET_START_BIT)

#define AW_PID_2113_TEMP_DET_0_	(0x00)
#define AW_PID_2113_TEMP_DET_0__VALUE	\
	(AW_PID_2113_TEMP_DET_0_ << AW_PID_2113_TEMP_DET_START_BIT)

#define AW_PID_2113_TEMP_DET_1_	(0x01)
#define AW_PID_2113_TEMP_DET_1__VALUE	\
	(AW_PID_2113_TEMP_DET_1_ << AW_PID_2113_TEMP_DET_START_BIT)

#define AW_PID_2113_TEMP_DET_25_	(0x19)
#define AW_PID_2113_TEMP_DET_25__VALUE	\
	(AW_PID_2113_TEMP_DET_25_ << AW_PID_2113_TEMP_DET_START_BIT)

#define AW_PID_2113_TEMP_DET_55_	(0x37)
#define AW_PID_2113_TEMP_DET_55__VALUE	\
	(AW_PID_2113_TEMP_DET_55_ << AW_PID_2113_TEMP_DET_START_BIT)

#define AW_PID_2113_TEMP_DET_DEFAULT_VALUE	(0x019)
#define AW_PID_2113_TEMP_DET_DEFAULT	\
	(AW_PID_2113_TEMP_DET_DEFAULT_VALUE << AW_PID_2113_TEMP_DET_START_BIT)

/* default value of TEMP (0x22) */
/* #define AW_PID_2113_TEMP_DEFAULT		(0x0019) */

/* PVDD (0x23) detail */
/* PVDD_DET bit 9:0 (PVDD 0x23) */
#define AW_PID_2113_PVDD_DET_START_BIT	(0)
#define AW_PID_2113_PVDD_DET_BITS_LEN	(10)
#define AW_PID_2113_PVDD_DET_MASK	\
	(~(((1<<AW_PID_2113_PVDD_DET_BITS_LEN)-1) << AW_PID_2113_PVDD_DET_START_BIT))

#define AW_PID_2113_PVDD_DET_DEFAULT_VALUE	(0x263)
#define AW_PID_2113_PVDD_DET_DEFAULT	\
	(AW_PID_2113_PVDD_DET_DEFAULT_VALUE << AW_PID_2113_PVDD_DET_START_BIT)

/* default value of PVDD (0x23) */
/* #define AW_PID_2113_PVDD_DEFAULT		(0x0263) */

/* ISNDAT (0x24) detail */
/* ISENSE_DATA bit 15:0 (ISNDAT 0x24) */
#define AW_PID_2113_ISENSE_DATA_START_BIT	(0)
#define AW_PID_2113_ISENSE_DATA_BITS_LEN	(16)
#define AW_PID_2113_ISENSE_DATA_MASK	\
	(~(((1<<AW_PID_2113_ISENSE_DATA_BITS_LEN)-1) << AW_PID_2113_ISENSE_DATA_START_BIT))

#define AW_PID_2113_ISENSE_DATA_DEFAULT_VALUE	(0)
#define AW_PID_2113_ISENSE_DATA_DEFAULT	\
	(AW_PID_2113_ISENSE_DATA_DEFAULT_VALUE << AW_PID_2113_ISENSE_DATA_START_BIT)

/* default value of ISNDAT (0x24) */
/* #define AW_PID_2113_ISNDAT_DEFAULT		(0x0000) */

/* VSNDAT (0x25) detail */
/* VSENSE_DATA bit 15:0 (VSNDAT 0x25) */
#define AW_PID_2113_VSENSE_DATA_START_BIT	(0)
#define AW_PID_2113_VSENSE_DATA_BITS_LEN	(16)
#define AW_PID_2113_VSENSE_DATA_MASK	\
	(~(((1<<AW_PID_2113_VSENSE_DATA_BITS_LEN)-1) << AW_PID_2113_VSENSE_DATA_START_BIT))

#define AW_PID_2113_VSENSE_DATA_DEFAULT_VALUE	(0)
#define AW_PID_2113_VSENSE_DATA_DEFAULT	\
	(AW_PID_2113_VSENSE_DATA_DEFAULT_VALUE << AW_PID_2113_VSENSE_DATA_START_BIT)

/* default value of VSNDAT (0x25) */
/* #define AW_PID_2113_VSNDAT_DEFAULT		(0x0000) */

/* I2SINT (0x26) detail */
/* DPSTAT bit 2 (I2SINT 0x26) */
#define AW_PID_2113_DPSTAT_START_BIT	(2)
#define AW_PID_2113_DPSTAT_BITS_LEN	(1)
#define AW_PID_2113_DPSTAT_MASK	\
	(~(((1<<AW_PID_2113_DPSTAT_BITS_LEN)-1) << AW_PID_2113_DPSTAT_START_BIT))

#define AW_PID_2113_DPSTAT_NOTMINUS_READY	(0)
#define AW_PID_2113_DPSTAT_NOTMINUS_READY_VALUE	\
	(AW_PID_2113_DPSTAT_NOTMINUS_READY << AW_PID_2113_DPSTAT_START_BIT)

#define AW_PID_2113_DPSTAT_READY	(1)
#define AW_PID_2113_DPSTAT_READY_VALUE	\
	(AW_PID_2113_DPSTAT_READY << AW_PID_2113_DPSTAT_START_BIT)

#define AW_PID_2113_DPSTAT_DEFAULT_VALUE	(0)
#define AW_PID_2113_DPSTAT_DEFAULT	\
	(AW_PID_2113_DPSTAT_DEFAULT_VALUE << AW_PID_2113_DPSTAT_START_BIT)

/* I2SROVS bit 1 (I2SINT 0x26) */
#define AW_PID_2113_I2SROVS_START_BIT	(1)
#define AW_PID_2113_I2SROVS_BITS_LEN	(1)
#define AW_PID_2113_I2SROVS_MASK	\
	(~(((1<<AW_PID_2113_I2SROVS_BITS_LEN)-1) << AW_PID_2113_I2SROVS_START_BIT))

#define AW_PID_2113_I2SROVS_DEFAULT_VALUE	(0)
#define AW_PID_2113_I2SROVS_DEFAULT	\
	(AW_PID_2113_I2SROVS_DEFAULT_VALUE << AW_PID_2113_I2SROVS_START_BIT)

/* I2STOVS bit 0 (I2SINT 0x26) */
#define AW_PID_2113_I2STOVS_START_BIT	(0)
#define AW_PID_2113_I2STOVS_BITS_LEN	(1)
#define AW_PID_2113_I2STOVS_MASK	\
	(~(((1<<AW_PID_2113_I2STOVS_BITS_LEN)-1) << AW_PID_2113_I2STOVS_START_BIT))

#define AW_PID_2113_I2STOVS_DEFAULT_VALUE	(0)
#define AW_PID_2113_I2STOVS_DEFAULT	\
	(AW_PID_2113_I2STOVS_DEFAULT_VALUE << AW_PID_2113_I2STOVS_START_BIT)

/* default value of I2SINT (0x26) */
/* #define AW_PID_2113_I2SINT_DEFAULT		(0x0000) */

/* I2SCAPCNT (0x27) detail */
/* CAP_BCK_CNT bit 15:7 (I2SCAPCNT 0x27) */
#define AW_PID_2113_CAP_BCK_CNT_START_BIT	(7)
#define AW_PID_2113_CAP_BCK_CNT_BITS_LEN	(9)
#define AW_PID_2113_CAP_BCK_CNT_MASK	\
	(~(((1<<AW_PID_2113_CAP_BCK_CNT_BITS_LEN)-1) << AW_PID_2113_CAP_BCK_CNT_START_BIT))

#define AW_PID_2113_CAP_BCK_CNT_DEFAULT_VALUE	(0)
#define AW_PID_2113_CAP_BCK_CNT_DEFAULT	\
	(AW_PID_2113_CAP_BCK_CNT_DEFAULT_VALUE << AW_PID_2113_CAP_BCK_CNT_START_BIT)

/* CAP_WCK_CNT bit 5:0 (I2SCAPCNT 0x27) */
#define AW_PID_2113_CAP_WCK_CNT_START_BIT	(0)
#define AW_PID_2113_CAP_WCK_CNT_BITS_LEN	(6)
#define AW_PID_2113_CAP_WCK_CNT_MASK	\
	(~(((1<<AW_PID_2113_CAP_WCK_CNT_BITS_LEN)-1) << AW_PID_2113_CAP_WCK_CNT_START_BIT))

#define AW_PID_2113_CAP_WCK_CNT_DEFAULT_VALUE	(0)
#define AW_PID_2113_CAP_WCK_CNT_DEFAULT	\
	(AW_PID_2113_CAP_WCK_CNT_DEFAULT_VALUE << AW_PID_2113_CAP_WCK_CNT_START_BIT)

/* default value of I2SCAPCNT (0x27) */
/* #define AW_PID_2113_I2SCAPCNT_DEFAULT		(0x0000) */

/* ANASTA1 (0x28) detail */
/* TESTENCRY bit 15 (ANASTA1 0x28) */
#define AW_PID_2113_TESTENCRY_START_BIT	(15)
#define AW_PID_2113_TESTENCRY_BITS_LEN	(1)
#define AW_PID_2113_TESTENCRY_MASK	\
	(~(((1<<AW_PID_2113_TESTENCRY_BITS_LEN)-1) << AW_PID_2113_TESTENCRY_START_BIT))

#define AW_PID_2113_TESTENCRY_DEFAULT_VALUE	(0)
#define AW_PID_2113_TESTENCRY_DEFAULT	\
	(AW_PID_2113_TESTENCRY_DEFAULT_VALUE << AW_PID_2113_TESTENCRY_START_BIT)

/* ADSELVBAT bit 14 (ANASTA1 0x28) */
#define AW_PID_2113_ADSELVBAT_START_BIT	(14)
#define AW_PID_2113_ADSELVBAT_BITS_LEN	(1)
#define AW_PID_2113_ADSELVBAT_MASK	\
	(~(((1<<AW_PID_2113_ADSELVBAT_BITS_LEN)-1) << AW_PID_2113_ADSELVBAT_START_BIT))

#define AW_PID_2113_ADSELVBAT_DEFAULT_VALUE	(0)
#define AW_PID_2113_ADSELVBAT_DEFAULT	\
	(AW_PID_2113_ADSELVBAT_DEFAULT_VALUE << AW_PID_2113_ADSELVBAT_START_BIT)

/* ADSELPVDD bit 13 (ANASTA1 0x28) */
#define AW_PID_2113_ADSELPVDD_START_BIT	(13)
#define AW_PID_2113_ADSELPVDD_BITS_LEN	(1)
#define AW_PID_2113_ADSELPVDD_MASK	\
	(~(((1<<AW_PID_2113_ADSELPVDD_BITS_LEN)-1) << AW_PID_2113_ADSELPVDD_START_BIT))

#define AW_PID_2113_ADSELPVDD_DEFAULT_VALUE	(0)
#define AW_PID_2113_ADSELPVDD_DEFAULT	\
	(AW_PID_2113_ADSELPVDD_DEFAULT_VALUE << AW_PID_2113_ADSELPVDD_START_BIT)

/* ADSELVTSEN bit 12 (ANASTA1 0x28) */
#define AW_PID_2113_ADSELVTSEN_START_BIT	(12)
#define AW_PID_2113_ADSELVTSEN_BITS_LEN	(1)
#define AW_PID_2113_ADSELVTSEN_MASK	\
	(~(((1<<AW_PID_2113_ADSELVTSEN_BITS_LEN)-1) << AW_PID_2113_ADSELVTSEN_START_BIT))

#define AW_PID_2113_ADSELVTSEN_DEFAULT_VALUE	(0)
#define AW_PID_2113_ADSELVTSEN_DEFAULT	\
	(AW_PID_2113_ADSELVTSEN_DEFAULT_VALUE << AW_PID_2113_ADSELVTSEN_START_BIT)

/* PLLCP2SEL bit 11:8 (ANASTA1 0x28) */
#define AW_PID_2113_PLLCP2SEL_START_BIT	(8)
#define AW_PID_2113_PLLCP2SEL_BITS_LEN	(4)
#define AW_PID_2113_PLLCP2SEL_MASK	\
	(~(((1<<AW_PID_2113_PLLCP2SEL_BITS_LEN)-1) << AW_PID_2113_PLLCP2SEL_START_BIT))

#define AW_PID_2113_PLLCP2SEL_DEFAULT_VALUE	(0)
#define AW_PID_2113_PLLCP2SEL_DEFAULT	\
	(AW_PID_2113_PLLCP2SEL_DEFAULT_VALUE << AW_PID_2113_PLLCP2SEL_START_BIT)

/* PLLDIVFB bit 7:5 (ANASTA1 0x28) */
#define AW_PID_2113_PLLDIVFB_START_BIT	(5)
#define AW_PID_2113_PLLDIVFB_BITS_LEN	(3)
#define AW_PID_2113_PLLDIVFB_MASK	\
	(~(((1<<AW_PID_2113_PLLDIVFB_BITS_LEN)-1) << AW_PID_2113_PLLDIVFB_START_BIT))

#define AW_PID_2113_PLLDIVFB_DEFAULT_VALUE	(0)
#define AW_PID_2113_PLLDIVFB_DEFAULT	\
	(AW_PID_2113_PLLDIVFB_DEFAULT_VALUE << AW_PID_2113_PLLDIVFB_START_BIT)

/* PLLCP1SEL bit 4:0 (ANASTA1 0x28) */
#define AW_PID_2113_PLLCP1SEL_START_BIT	(0)
#define AW_PID_2113_PLLCP1SEL_BITS_LEN	(5)
#define AW_PID_2113_PLLCP1SEL_MASK	\
	(~(((1<<AW_PID_2113_PLLCP1SEL_BITS_LEN)-1) << AW_PID_2113_PLLCP1SEL_START_BIT))

#define AW_PID_2113_PLLCP1SEL_DEFAULT_VALUE	(0)
#define AW_PID_2113_PLLCP1SEL_DEFAULT	\
	(AW_PID_2113_PLLCP1SEL_DEFAULT_VALUE << AW_PID_2113_PLLCP1SEL_START_BIT)

/* default value of ANASTA1 (0x28) */
/* #define AW_PID_2113_ANASTA1_DEFAULT		(0x0000) */

/* ANASTA2 (0x29) detail */
/* PLLPD bit 15 (ANASTA2 0x29) */
#define AW_PID_2113_PLLPD_START_BIT	(15)
#define AW_PID_2113_PLLPD_BITS_LEN	(1)
#define AW_PID_2113_PLLPD_MASK	\
	(~(((1<<AW_PID_2113_PLLPD_BITS_LEN)-1) << AW_PID_2113_PLLPD_START_BIT))

#define AW_PID_2113_PLLPD_DEFAULT_VALUE	(0)
#define AW_PID_2113_PLLPD_DEFAULT	\
	(AW_PID_2113_PLLPD_DEFAULT_VALUE << AW_PID_2113_PLLPD_START_BIT)

/* PLLDIVIN bit 14:8 (ANASTA2 0x29) */
#define AW_PID_2113_PLLDIVIN_START_BIT	(8)
#define AW_PID_2113_PLLDIVIN_BITS_LEN	(7)
#define AW_PID_2113_PLLDIVIN_MASK	\
	(~(((1<<AW_PID_2113_PLLDIVIN_BITS_LEN)-1) << AW_PID_2113_PLLDIVIN_START_BIT))

#define AW_PID_2113_PLLDIVIN_DEFAULT_VALUE	(0)
#define AW_PID_2113_PLLDIVIN_DEFAULT	\
	(AW_PID_2113_PLLDIVIN_DEFAULT_VALUE << AW_PID_2113_PLLDIVIN_START_BIT)

/* PLLRSEL bit 7:0 (ANASTA2 0x29) */
#define AW_PID_2113_PLLRSEL_START_BIT	(0)
#define AW_PID_2113_PLLRSEL_BITS_LEN	(8)
#define AW_PID_2113_PLLRSEL_MASK	\
	(~(((1<<AW_PID_2113_PLLRSEL_BITS_LEN)-1) << AW_PID_2113_PLLRSEL_START_BIT))

#define AW_PID_2113_PLLRSEL_DEFAULT_VALUE	(0)
#define AW_PID_2113_PLLRSEL_DEFAULT	\
	(AW_PID_2113_PLLRSEL_DEFAULT_VALUE << AW_PID_2113_PLLRSEL_START_BIT)

/* default value of ANASTA2 (0x29) */
/* #define AW_PID_2113_ANASTA2_DEFAULT		(0x0000) */

/* ANASTA3 (0x2A) detail */
/* SCANCLKTMOUT bit 15 (ANASTA3 0x2A) */
#define AW_PID_2113_SCANCLKTMOUT_START_BIT	(15)
#define AW_PID_2113_SCANCLKTMOUT_BITS_LEN	(1)
#define AW_PID_2113_SCANCLKTMOUT_MASK	\
	(~(((1<<AW_PID_2113_SCANCLKTMOUT_BITS_LEN)-1) << AW_PID_2113_SCANCLKTMOUT_START_BIT))

#define AW_PID_2113_SCANCLKTMOUT_DEFAULT_VALUE	(0)
#define AW_PID_2113_SCANCLKTMOUT_DEFAULT	\
	(AW_PID_2113_SCANCLKTMOUT_DEFAULT_VALUE << AW_PID_2113_SCANCLKTMOUT_START_BIT)

/* SCANRSTTMOUT bit 14 (ANASTA3 0x2A) */
#define AW_PID_2113_SCANRSTTMOUT_START_BIT	(14)
#define AW_PID_2113_SCANRSTTMOUT_BITS_LEN	(1)
#define AW_PID_2113_SCANRSTTMOUT_MASK	\
	(~(((1<<AW_PID_2113_SCANRSTTMOUT_BITS_LEN)-1) << AW_PID_2113_SCANRSTTMOUT_START_BIT))

#define AW_PID_2113_SCANRSTTMOUT_DEFAULT_VALUE	(0)
#define AW_PID_2113_SCANRSTTMOUT_DEFAULT	\
	(AW_PID_2113_SCANRSTTMOUT_DEFAULT_VALUE << AW_PID_2113_SCANRSTTMOUT_START_BIT)

/* BSTVOUTTRIM bit 13:9 (ANASTA3 0x2A) */
#define AW_PID_2113_BSTVOUTTRIM_START_BIT	(9)
#define AW_PID_2113_BSTVOUTTRIM_BITS_LEN	(5)
#define AW_PID_2113_BSTVOUTTRIM_MASK	\
	(~(((1<<AW_PID_2113_BSTVOUTTRIM_BITS_LEN)-1) << AW_PID_2113_BSTVOUTTRIM_START_BIT))

#define AW_PID_2113_BSTVOUTTRIM_DEFAULT_VALUE	(0)
#define AW_PID_2113_BSTVOUTTRIM_DEFAULT	\
	(AW_PID_2113_BSTVOUTTRIM_DEFAULT_VALUE << AW_PID_2113_BSTVOUTTRIM_START_BIT)

/* BSTIPEAKTRIM bit 8:5 (ANASTA3 0x2A) */
#define AW_PID_2113_BSTIPEAKTRIM_START_BIT	(5)
#define AW_PID_2113_BSTIPEAKTRIM_BITS_LEN	(4)
#define AW_PID_2113_BSTIPEAKTRIM_MASK	\
	(~(((1<<AW_PID_2113_BSTIPEAKTRIM_BITS_LEN)-1) << AW_PID_2113_BSTIPEAKTRIM_START_BIT))

#define AW_PID_2113_BSTIPEAKTRIM_DEFAULT_VALUE	(0)
#define AW_PID_2113_BSTIPEAKTRIM_DEFAULT	\
	(AW_PID_2113_BSTIPEAKTRIM_DEFAULT_VALUE << AW_PID_2113_BSTIPEAKTRIM_START_BIT)

/* BSTBURSTPEAK bit 4:2 (ANASTA3 0x2A) */
#define AW_PID_2113_BSTBURSTPEAK_START_BIT	(2)
#define AW_PID_2113_BSTBURSTPEAK_BITS_LEN	(3)
#define AW_PID_2113_BSTBURSTPEAK_MASK	\
	(~(((1<<AW_PID_2113_BSTBURSTPEAK_BITS_LEN)-1) << AW_PID_2113_BSTBURSTPEAK_START_BIT))

#define AW_PID_2113_BSTBURSTPEAK_DEFAULT_VALUE	(0)
#define AW_PID_2113_BSTBURSTPEAK_DEFAULT	\
	(AW_PID_2113_BSTBURSTPEAK_DEFAULT_VALUE << AW_PID_2113_BSTBURSTPEAK_START_BIT)

/* BSTFORCEBOOST bit 1 (ANASTA3 0x2A) */
#define AW_PID_2113_BSTFORCEBOOST_START_BIT	(1)
#define AW_PID_2113_BSTFORCEBOOST_BITS_LEN	(1)
#define AW_PID_2113_BSTFORCEBOOST_MASK	\
	(~(((1<<AW_PID_2113_BSTFORCEBOOST_BITS_LEN)-1) << AW_PID_2113_BSTFORCEBOOST_START_BIT))

#define AW_PID_2113_BSTFORCEBOOST_DEFAULT_VALUE	(0)
#define AW_PID_2113_BSTFORCEBOOST_DEFAULT	\
	(AW_PID_2113_BSTFORCEBOOST_DEFAULT_VALUE << AW_PID_2113_BSTFORCEBOOST_START_BIT)

/* SARADCFS bit 0 (ANASTA3 0x2A) */
#define AW_PID_2113_SARADCFS_START_BIT	(0)
#define AW_PID_2113_SARADCFS_BITS_LEN	(1)
#define AW_PID_2113_SARADCFS_MASK	\
	(~(((1<<AW_PID_2113_SARADCFS_BITS_LEN)-1) << AW_PID_2113_SARADCFS_START_BIT))

#define AW_PID_2113_SARADCFS_DEFAULT_VALUE	(0)
#define AW_PID_2113_SARADCFS_DEFAULT	\
	(AW_PID_2113_SARADCFS_DEFAULT_VALUE << AW_PID_2113_SARADCFS_START_BIT)

/* default value of ANASTA3 (0x2A) */
/* #define AW_PID_2113_ANASTA3_DEFAULT		(0x0000) */

/* TESTDET (0x2B) detail */
/* TEST_DET bit 9:0 (TESTDET 0x2B) */
#define AW_PID_2113_TEST_DET_START_BIT	(0)
#define AW_PID_2113_TEST_DET_BITS_LEN	(10)
#define AW_PID_2113_TEST_DET_MASK	\
	(~(((1<<AW_PID_2113_TEST_DET_BITS_LEN)-1) << AW_PID_2113_TEST_DET_START_BIT))

#define AW_PID_2113_TEST_DET_DEFAULT_VALUE	(0)
#define AW_PID_2113_TEST_DET_DEFAULT	\
	(AW_PID_2113_TEST_DET_DEFAULT_VALUE << AW_PID_2113_TEST_DET_START_BIT)

/* default value of TESTDET (0x2B) */
/* #define AW_PID_2113_TESTDET_DEFAULT		(0x0000) */

/* DSMCFG1 (0x30) detail */
/* DSM_PAR1 bit 15:0 (DSMCFG1 0x30) */
#define AW_PID_2113_DSM_PAR1_START_BIT	(0)
#define AW_PID_2113_DSM_PAR1_BITS_LEN	(16)
#define AW_PID_2113_DSM_PAR1_MASK	\
	(~(((1<<AW_PID_2113_DSM_PAR1_BITS_LEN)-1) << AW_PID_2113_DSM_PAR1_START_BIT))

#define AW_PID_2113_DSM_PAR1_DEFAULT_VALUE	(17932)
#define AW_PID_2113_DSM_PAR1_DEFAULT	\
	(AW_PID_2113_DSM_PAR1_DEFAULT_VALUE << AW_PID_2113_DSM_PAR1_START_BIT)

/* default value of DSMCFG1 (0x30) */
/* #define AW_PID_2113_DSMCFG1_DEFAULT		(0x460C) */

/* DSMCFG2 (0x31) detail */
/* DSM_PAR2 bit 15:0 (DSMCFG2 0x31) */
#define AW_PID_2113_DSM_PAR2_START_BIT	(0)
#define AW_PID_2113_DSM_PAR2_BITS_LEN	(16)
#define AW_PID_2113_DSM_PAR2_MASK	\
	(~(((1<<AW_PID_2113_DSM_PAR2_BITS_LEN)-1) << AW_PID_2113_DSM_PAR2_START_BIT))

#define AW_PID_2113_DSM_PAR2_DEFAULT_VALUE	(51593)
#define AW_PID_2113_DSM_PAR2_DEFAULT	\
	(AW_PID_2113_DSM_PAR2_DEFAULT_VALUE << AW_PID_2113_DSM_PAR2_START_BIT)

/* default value of DSMCFG2 (0x31) */
/* #define AW_PID_2113_DSMCFG2_DEFAULT		(0xC989) */

/* DSMCFG3 (0x32) detail */
/* DSM_PAR3 bit 15:0 (DSMCFG3 0x32) */
#define AW_PID_2113_DSM_PAR3_START_BIT	(0)
#define AW_PID_2113_DSM_PAR3_BITS_LEN	(16)
#define AW_PID_2113_DSM_PAR3_MASK	\
	(~(((1<<AW_PID_2113_DSM_PAR3_BITS_LEN)-1) << AW_PID_2113_DSM_PAR3_START_BIT))

#define AW_PID_2113_DSM_PAR3_DEFAULT_VALUE	(13633)
#define AW_PID_2113_DSM_PAR3_DEFAULT	\
	(AW_PID_2113_DSM_PAR3_DEFAULT_VALUE << AW_PID_2113_DSM_PAR3_START_BIT)

/* default value of DSMCFG3 (0x32) */
/* #define AW_PID_2113_DSMCFG3_DEFAULT		(0x3541) */

/* DSMCFG4 (0x33) detail */
/* DSM_PAR4 bit 15:0 (DSMCFG4 0x33) */
#define AW_PID_2113_DSM_PAR4_START_BIT	(0)
#define AW_PID_2113_DSM_PAR4_BITS_LEN	(16)
#define AW_PID_2113_DSM_PAR4_MASK	\
	(~(((1<<AW_PID_2113_DSM_PAR4_BITS_LEN)-1) << AW_PID_2113_DSM_PAR4_START_BIT))

#define AW_PID_2113_DSM_PAR4_DEFAULT_VALUE	(19896)
#define AW_PID_2113_DSM_PAR4_DEFAULT	\
	(AW_PID_2113_DSM_PAR4_DEFAULT_VALUE << AW_PID_2113_DSM_PAR4_START_BIT)

/* default value of DSMCFG4 (0x33) */
/* #define AW_PID_2113_DSMCFG4_DEFAULT		(0x4DB8) */

/* DSMCFG5 (0x34) detail */
/* DSM_PAR5 bit 15:0 (DSMCFG5 0x34) */
#define AW_PID_2113_DSM_PAR5_START_BIT	(0)
#define AW_PID_2113_DSM_PAR5_BITS_LEN	(16)
#define AW_PID_2113_DSM_PAR5_MASK	\
	(~(((1<<AW_PID_2113_DSM_PAR5_BITS_LEN)-1) << AW_PID_2113_DSM_PAR5_START_BIT))

#define AW_PID_2113_DSM_PAR5_DEFAULT_VALUE	(55033)
#define AW_PID_2113_DSM_PAR5_DEFAULT	\
	(AW_PID_2113_DSM_PAR5_DEFAULT_VALUE << AW_PID_2113_DSM_PAR5_START_BIT)

/* default value of DSMCFG5 (0x34) */
/* #define AW_PID_2113_DSMCFG5_DEFAULT		(0xD6F9) */

/* DSMCFG6 (0x35) detail */
/* DSM_PAR6 bit 15:0 (DSMCFG6 0x35) */
#define AW_PID_2113_DSM_PAR6_START_BIT	(0)
#define AW_PID_2113_DSM_PAR6_BITS_LEN	(16)
#define AW_PID_2113_DSM_PAR6_MASK	\
	(~(((1<<AW_PID_2113_DSM_PAR6_BITS_LEN)-1) << AW_PID_2113_DSM_PAR6_START_BIT))

#define AW_PID_2113_DSM_PAR6_DEFAULT_VALUE	(31438)
#define AW_PID_2113_DSM_PAR6_DEFAULT	\
	(AW_PID_2113_DSM_PAR6_DEFAULT_VALUE << AW_PID_2113_DSM_PAR6_START_BIT)

/* default value of DSMCFG6 (0x35) */
/* #define AW_PID_2113_DSMCFG6_DEFAULT		(0x7ACE) */

/* DSMCFG7 (0x36) detail */
/* DSM_PAR7 bit 15:0 (DSMCFG7 0x36) */
#define AW_PID_2113_DSM_PAR7_START_BIT	(0)
#define AW_PID_2113_DSM_PAR7_BITS_LEN	(16)
#define AW_PID_2113_DSM_PAR7_MASK	\
	(~(((1<<AW_PID_2113_DSM_PAR7_BITS_LEN)-1) << AW_PID_2113_DSM_PAR7_START_BIT))

#define AW_PID_2113_DSM_PAR7_DEFAULT_VALUE	(60540)
#define AW_PID_2113_DSM_PAR7_DEFAULT	\
	(AW_PID_2113_DSM_PAR7_DEFAULT_VALUE << AW_PID_2113_DSM_PAR7_START_BIT)

/* default value of DSMCFG7 (0x36) */
/* #define AW_PID_2113_DSMCFG7_DEFAULT		(0xEC7C) */

/* DSMCFG8 (0x37) detail */
/* MPD_CZ_THD bit 15:12 (DSMCFG8 0x37) */
#define AW_PID_2113_MPD_CZ_THD_START_BIT	(12)
#define AW_PID_2113_MPD_CZ_THD_BITS_LEN	(4)
#define AW_PID_2113_MPD_CZ_THD_MASK	\
	(~(((1<<AW_PID_2113_MPD_CZ_THD_BITS_LEN)-1) << AW_PID_2113_MPD_CZ_THD_START_BIT))

#define AW_PID_2113_MPD_CZ_THD_MINUS_114DB	(0)
#define AW_PID_2113_MPD_CZ_THD_MINUS_114DB_VALUE	\
	(AW_PID_2113_MPD_CZ_THD_MINUS_114DB << AW_PID_2113_MPD_CZ_THD_START_BIT)

#define AW_PID_2113_MPD_CZ_THD_MINUS_108DB	(1)
#define AW_PID_2113_MPD_CZ_THD_MINUS_108DB_VALUE	\
	(AW_PID_2113_MPD_CZ_THD_MINUS_108DB << AW_PID_2113_MPD_CZ_THD_START_BIT)

#define AW_PID_2113_MPD_CZ_THD_MINUS_102DB	(2)
#define AW_PID_2113_MPD_CZ_THD_MINUS_102DB_VALUE	\
	(AW_PID_2113_MPD_CZ_THD_MINUS_102DB << AW_PID_2113_MPD_CZ_THD_START_BIT)

#define AW_PID_2113_MPD_CZ_THD_MINUS_96DB	(3)
#define AW_PID_2113_MPD_CZ_THD_MINUS_96DB_VALUE	\
	(AW_PID_2113_MPD_CZ_THD_MINUS_96DB << AW_PID_2113_MPD_CZ_THD_START_BIT)

#define AW_PID_2113_MPD_CZ_THD_MINUS_90DB	(4)
#define AW_PID_2113_MPD_CZ_THD_MINUS_90DB_VALUE	\
	(AW_PID_2113_MPD_CZ_THD_MINUS_90DB << AW_PID_2113_MPD_CZ_THD_START_BIT)

#define AW_PID_2113_MPD_CZ_THD_MINUS_84DB	(5)
#define AW_PID_2113_MPD_CZ_THD_MINUS_84DB_VALUE	\
	(AW_PID_2113_MPD_CZ_THD_MINUS_84DB << AW_PID_2113_MPD_CZ_THD_START_BIT)

#define AW_PID_2113_MPD_CZ_THD_MINUS_78DB	(6)
#define AW_PID_2113_MPD_CZ_THD_MINUS_78DB_VALUE	\
	(AW_PID_2113_MPD_CZ_THD_MINUS_78DB << AW_PID_2113_MPD_CZ_THD_START_BIT)

#define AW_PID_2113_MPD_CZ_THD_MINUS_72DB	(7)
#define AW_PID_2113_MPD_CZ_THD_MINUS_72DB_VALUE	\
	(AW_PID_2113_MPD_CZ_THD_MINUS_72DB << AW_PID_2113_MPD_CZ_THD_START_BIT)

#define AW_PID_2113_MPD_CZ_THD_MINUS_66DB	(8)
#define AW_PID_2113_MPD_CZ_THD_MINUS_66DB_VALUE	\
	(AW_PID_2113_MPD_CZ_THD_MINUS_66DB << AW_PID_2113_MPD_CZ_THD_START_BIT)

#define AW_PID_2113_MPD_CZ_THD_MINUS_60DB	(9)
#define AW_PID_2113_MPD_CZ_THD_MINUS_60DB_VALUE	\
	(AW_PID_2113_MPD_CZ_THD_MINUS_60DB << AW_PID_2113_MPD_CZ_THD_START_BIT)

#define AW_PID_2113_MPD_CZ_THD_MINUS_54DB	(10)
#define AW_PID_2113_MPD_CZ_THD_MINUS_54DB_VALUE	\
	(AW_PID_2113_MPD_CZ_THD_MINUS_54DB << AW_PID_2113_MPD_CZ_THD_START_BIT)

#define AW_PID_2113_MPD_CZ_THD_MINUS_48DB	(11)
#define AW_PID_2113_MPD_CZ_THD_MINUS_48DB_VALUE	\
	(AW_PID_2113_MPD_CZ_THD_MINUS_48DB << AW_PID_2113_MPD_CZ_THD_START_BIT)

#define AW_PID_2113_MPD_CZ_THD_MINUS_42DB	(12)
#define AW_PID_2113_MPD_CZ_THD_MINUS_42DB_VALUE	\
	(AW_PID_2113_MPD_CZ_THD_MINUS_42DB << AW_PID_2113_MPD_CZ_THD_START_BIT)

#define AW_PID_2113_MPD_CZ_THD_MINUS_36DB	(13)
#define AW_PID_2113_MPD_CZ_THD_MINUS_36DB_VALUE	\
	(AW_PID_2113_MPD_CZ_THD_MINUS_36DB << AW_PID_2113_MPD_CZ_THD_START_BIT)

#define AW_PID_2113_MPD_CZ_THD_MINUS_30DB	(14)
#define AW_PID_2113_MPD_CZ_THD_MINUS_30DB_VALUE	\
	(AW_PID_2113_MPD_CZ_THD_MINUS_30DB << AW_PID_2113_MPD_CZ_THD_START_BIT)

#define AW_PID_2113_MPD_CZ_THD_MINUS_24DB	(15)
#define AW_PID_2113_MPD_CZ_THD_MINUS_24DB_VALUE	\
	(AW_PID_2113_MPD_CZ_THD_MINUS_24DB << AW_PID_2113_MPD_CZ_THD_START_BIT)

#define AW_PID_2113_MPD_CZ_THD_DEFAULT_VALUE	(15)
#define AW_PID_2113_MPD_CZ_THD_DEFAULT	\
	(AW_PID_2113_MPD_CZ_THD_DEFAULT_VALUE << AW_PID_2113_MPD_CZ_THD_START_BIT)

/* MPD_DSMO_ZCNT_EXT bit 11:8 (DSMCFG8 0x37) */
#define AW_PID_2113_MPD_DSMO_ZCNT_EXT_START_BIT	(8)
#define AW_PID_2113_MPD_DSMO_ZCNT_EXT_BITS_LEN	(4)
#define AW_PID_2113_MPD_DSMO_ZCNT_EXT_MASK	\
	(~(((1<<AW_PID_2113_MPD_DSMO_ZCNT_EXT_BITS_LEN)-1) << AW_PID_2113_MPD_DSMO_ZCNT_EXT_START_BIT))

#define AW_PID_2113_MPD_DSMO_ZCNT_EXT_DEFAULT_VALUE	(1)
#define AW_PID_2113_MPD_DSMO_ZCNT_EXT_DEFAULT	\
	(AW_PID_2113_MPD_DSMO_ZCNT_EXT_DEFAULT_VALUE << AW_PID_2113_MPD_DSMO_ZCNT_EXT_START_BIT)

/* DSM_X2_SEL bit 7 (DSMCFG8 0x37) */
#define AW_PID_2113_DSM_X2_SEL_START_BIT	(7)
#define AW_PID_2113_DSM_X2_SEL_BITS_LEN	(1)
#define AW_PID_2113_DSM_X2_SEL_MASK	\
	(~(((1<<AW_PID_2113_DSM_X2_SEL_BITS_LEN)-1) << AW_PID_2113_DSM_X2_SEL_START_BIT))

#define AW_PID_2113_DSM_X2_SEL_DIN_QUANT_TMP_DOUBLE	(0)
#define AW_PID_2113_DSM_X2_SEL_DIN_QUANT_TMP_DOUBLE_VALUE	\
	(AW_PID_2113_DSM_X2_SEL_DIN_QUANT_TMP_DOUBLE << AW_PID_2113_DSM_X2_SEL_START_BIT)

#define AW_PID_2113_DSM_X2_SEL_DSM_GAINED_DOUBLE	(1)
#define AW_PID_2113_DSM_X2_SEL_DSM_GAINED_DOUBLE_VALUE	\
	(AW_PID_2113_DSM_X2_SEL_DSM_GAINED_DOUBLE << AW_PID_2113_DSM_X2_SEL_START_BIT)

#define AW_PID_2113_DSM_X2_SEL_DEFAULT_VALUE	(0)
#define AW_PID_2113_DSM_X2_SEL_DEFAULT	\
	(AW_PID_2113_DSM_X2_SEL_DEFAULT_VALUE << AW_PID_2113_DSM_X2_SEL_START_BIT)

/* DSM_G1 bit 5:0 (DSMCFG8 0x37) */
#define AW_PID_2113_DSM_G1_START_BIT	(0)
#define AW_PID_2113_DSM_G1_BITS_LEN	(6)
#define AW_PID_2113_DSM_G1_MASK	\
	(~(((1<<AW_PID_2113_DSM_G1_BITS_LEN)-1) << AW_PID_2113_DSM_G1_START_BIT))

#define AW_PID_2113_DSM_G1_DEFAULT_VALUE	(12)
#define AW_PID_2113_DSM_G1_DEFAULT	\
	(AW_PID_2113_DSM_G1_DEFAULT_VALUE << AW_PID_2113_DSM_G1_START_BIT)

/* default value of DSMCFG8 (0x37) */
/* #define AW_PID_2113_DSMCFG8_DEFAULT		(0xF10C) */

/* TESTIN (0x38) detail */
/* TEST_IN bit 15:0 (TESTIN 0x38) */
#define AW_PID_2113_TEST_IN_START_BIT	(0)
#define AW_PID_2113_TEST_IN_BITS_LEN	(16)
#define AW_PID_2113_TEST_IN_MASK	\
	(~(((1<<AW_PID_2113_TEST_IN_BITS_LEN)-1) << AW_PID_2113_TEST_IN_START_BIT))

#define AW_PID_2113_TEST_IN_DEFAULT_VALUE	(0)
#define AW_PID_2113_TEST_IN_DEFAULT	\
	(AW_PID_2113_TEST_IN_DEFAULT_VALUE << AW_PID_2113_TEST_IN_START_BIT)

/* default value of TESTIN (0x38) */
/* #define AW_PID_2113_TESTIN_DEFAULT		(0x0000) */

/* TESTOUT (0x39) detail */
/* TEST_OUT bit 15:0 (TESTOUT 0x39) */
#define AW_PID_2113_TEST_OUT_START_BIT	(0)
#define AW_PID_2113_TEST_OUT_BITS_LEN	(16)
#define AW_PID_2113_TEST_OUT_MASK	\
	(~(((1<<AW_PID_2113_TEST_OUT_BITS_LEN)-1) << AW_PID_2113_TEST_OUT_START_BIT))

#define AW_PID_2113_TEST_OUT_DEFAULT_VALUE	(0x8005)
#define AW_PID_2113_TEST_OUT_DEFAULT	\
	(AW_PID_2113_TEST_OUT_DEFAULT_VALUE << AW_PID_2113_TEST_OUT_START_BIT)

/* default value of TESTOUT (0x39) */
/* #define AW_PID_2113_TESTOUT_DEFAULT		(0x8005) */

/* SADCCTRL1 (0x3A) detail */
/* TEMP_SEL bit 15 (SADCCTRL1 0x3A) */
#define AW_PID_2113_TEMP_SEL_START_BIT	(15)
#define AW_PID_2113_TEMP_SEL_BITS_LEN	(1)
#define AW_PID_2113_TEMP_SEL_MASK	\
	(~(((1<<AW_PID_2113_TEMP_SEL_BITS_LEN)-1) << AW_PID_2113_TEMP_SEL_START_BIT))

#define AW_PID_2113_TEMP_SEL_SLOPE0P5	(0)
#define AW_PID_2113_TEMP_SEL_SLOPE0P5_VALUE	\
	(AW_PID_2113_TEMP_SEL_SLOPE0P5 << AW_PID_2113_TEMP_SEL_START_BIT)

#define AW_PID_2113_TEMP_SEL_SLOPE0P7185	(1)
#define AW_PID_2113_TEMP_SEL_SLOPE0P7185_VALUE	\
	(AW_PID_2113_TEMP_SEL_SLOPE0P7185 << AW_PID_2113_TEMP_SEL_START_BIT)

#define AW_PID_2113_TEMP_SEL_DEFAULT_VALUE	(0)
#define AW_PID_2113_TEMP_SEL_DEFAULT	\
	(AW_PID_2113_TEMP_SEL_DEFAULT_VALUE << AW_PID_2113_TEMP_SEL_START_BIT)

/* VOL_STEP3 bit 14:12 (SADCCTRL1 0x3A) */
#define AW_PID_2113_VOL_STEP3_START_BIT	(12)
#define AW_PID_2113_VOL_STEP3_BITS_LEN	(3)
#define AW_PID_2113_VOL_STEP3_MASK	\
	(~(((1<<AW_PID_2113_VOL_STEP3_BITS_LEN)-1) << AW_PID_2113_VOL_STEP3_START_BIT))

#define AW_PID_2113_VOL_STEP3_0P125DB	(0)
#define AW_PID_2113_VOL_STEP3_0P125DB_VALUE	\
	(AW_PID_2113_VOL_STEP3_0P125DB << AW_PID_2113_VOL_STEP3_START_BIT)

#define AW_PID_2113_VOL_STEP3_0P250DB	(1)
#define AW_PID_2113_VOL_STEP3_0P250DB_VALUE	\
	(AW_PID_2113_VOL_STEP3_0P250DB << AW_PID_2113_VOL_STEP3_START_BIT)

#define AW_PID_2113_VOL_STEP3_0P375DB	(2)
#define AW_PID_2113_VOL_STEP3_0P375DB_VALUE	\
	(AW_PID_2113_VOL_STEP3_0P375DB << AW_PID_2113_VOL_STEP3_START_BIT)

#define AW_PID_2113_VOL_STEP3_0P5DB	(3)
#define AW_PID_2113_VOL_STEP3_0P5DB_VALUE	\
	(AW_PID_2113_VOL_STEP3_0P5DB << AW_PID_2113_VOL_STEP3_START_BIT)

#define AW_PID_2113_VOL_STEP3_0P625DB	(4)
#define AW_PID_2113_VOL_STEP3_0P625DB_VALUE	\
	(AW_PID_2113_VOL_STEP3_0P625DB << AW_PID_2113_VOL_STEP3_START_BIT)

#define AW_PID_2113_VOL_STEP3_0P75DB	(5)
#define AW_PID_2113_VOL_STEP3_0P75DB_VALUE	\
	(AW_PID_2113_VOL_STEP3_0P75DB << AW_PID_2113_VOL_STEP3_START_BIT)

#define AW_PID_2113_VOL_STEP3_0P875DB	(6)
#define AW_PID_2113_VOL_STEP3_0P875DB_VALUE	\
	(AW_PID_2113_VOL_STEP3_0P875DB << AW_PID_2113_VOL_STEP3_START_BIT)

#define AW_PID_2113_VOL_STEP3_1P0DB	(7)
#define AW_PID_2113_VOL_STEP3_1P0DB_VALUE	\
	(AW_PID_2113_VOL_STEP3_1P0DB << AW_PID_2113_VOL_STEP3_START_BIT)

#define AW_PID_2113_VOL_STEP3_DEFAULT_VALUE	(0)
#define AW_PID_2113_VOL_STEP3_DEFAULT	\
	(AW_PID_2113_VOL_STEP3_DEFAULT_VALUE << AW_PID_2113_VOL_STEP3_START_BIT)

/* EN_TSENSE bit 11 (SADCCTRL1 0x3A) */
#define AW_PID_2113_EN_TSENSE_START_BIT	(11)
#define AW_PID_2113_EN_TSENSE_BITS_LEN	(1)
#define AW_PID_2113_EN_TSENSE_MASK	\
	(~(((1<<AW_PID_2113_EN_TSENSE_BITS_LEN)-1) << AW_PID_2113_EN_TSENSE_START_BIT))

#define AW_PID_2113_EN_TSENSE_DISABLE	(0)
#define AW_PID_2113_EN_TSENSE_DISABLE_VALUE	\
	(AW_PID_2113_EN_TSENSE_DISABLE << AW_PID_2113_EN_TSENSE_START_BIT)

#define AW_PID_2113_EN_TSENSE_ENABLE	(1)
#define AW_PID_2113_EN_TSENSE_ENABLE_VALUE	\
	(AW_PID_2113_EN_TSENSE_ENABLE << AW_PID_2113_EN_TSENSE_START_BIT)

#define AW_PID_2113_EN_TSENSE_DEFAULT_VALUE	(1)
#define AW_PID_2113_EN_TSENSE_DEFAULT	\
	(AW_PID_2113_EN_TSENSE_DEFAULT_VALUE << AW_PID_2113_EN_TSENSE_START_BIT)

/* TEMP_VAREN bit 10 (SADCCTRL1 0x3A) */
#define AW_PID_2113_TEMP_VAREN_START_BIT	(10)
#define AW_PID_2113_TEMP_VAREN_BITS_LEN	(1)
#define AW_PID_2113_TEMP_VAREN_MASK	\
	(~(((1<<AW_PID_2113_TEMP_VAREN_BITS_LEN)-1) << AW_PID_2113_TEMP_VAREN_START_BIT))

#define AW_PID_2113_TEMP_VAREN_DISABLE	(0)
#define AW_PID_2113_TEMP_VAREN_DISABLE_VALUE	\
	(AW_PID_2113_TEMP_VAREN_DISABLE << AW_PID_2113_TEMP_VAREN_START_BIT)

#define AW_PID_2113_TEMP_VAREN_ENABLE	(1)
#define AW_PID_2113_TEMP_VAREN_ENABLE_VALUE	\
	(AW_PID_2113_TEMP_VAREN_ENABLE << AW_PID_2113_TEMP_VAREN_START_BIT)

#define AW_PID_2113_TEMP_VAREN_DEFAULT_VALUE	(0)
#define AW_PID_2113_TEMP_VAREN_DEFAULT	\
	(AW_PID_2113_TEMP_VAREN_DEFAULT_VALUE << AW_PID_2113_TEMP_VAREN_START_BIT)

/* TEMP_VAR bit 9:8 (SADCCTRL1 0x3A) */
#define AW_PID_2113_TEMP_VAR_START_BIT	(8)
#define AW_PID_2113_TEMP_VAR_BITS_LEN	(2)
#define AW_PID_2113_TEMP_VAR_MASK	\
	(~(((1<<AW_PID_2113_TEMP_VAR_BITS_LEN)-1) << AW_PID_2113_TEMP_VAR_START_BIT))

#define AW_PID_2113_TEMP_VAR_2	(0)
#define AW_PID_2113_TEMP_VAR_2_VALUE	\
	(AW_PID_2113_TEMP_VAR_2 << AW_PID_2113_TEMP_VAR_START_BIT)

#define AW_PID_2113_TEMP_VAR_4	(1)
#define AW_PID_2113_TEMP_VAR_4_VALUE	\
	(AW_PID_2113_TEMP_VAR_4 << AW_PID_2113_TEMP_VAR_START_BIT)

#define AW_PID_2113_TEMP_VAR_8	(2)
#define AW_PID_2113_TEMP_VAR_8_VALUE	\
	(AW_PID_2113_TEMP_VAR_8 << AW_PID_2113_TEMP_VAR_START_BIT)

#define AW_PID_2113_TEMP_VAR_16	(3)
#define AW_PID_2113_TEMP_VAR_16_VALUE	\
	(AW_PID_2113_TEMP_VAR_16 << AW_PID_2113_TEMP_VAR_START_BIT)

#define AW_PID_2113_TEMP_VAR_DEFAULT_VALUE	(0)
#define AW_PID_2113_TEMP_VAR_DEFAULT	\
	(AW_PID_2113_TEMP_VAR_DEFAULT_VALUE << AW_PID_2113_TEMP_VAR_START_BIT)

/* SADC_EN bit 7 (SADCCTRL1 0x3A) */
#define AW_PID_2113_SADC_EN_START_BIT	(7)
#define AW_PID_2113_SADC_EN_BITS_LEN	(1)
#define AW_PID_2113_SADC_EN_MASK	\
	(~(((1<<AW_PID_2113_SADC_EN_BITS_LEN)-1) << AW_PID_2113_SADC_EN_START_BIT))

#define AW_PID_2113_SADC_EN_DISABLE	(0)
#define AW_PID_2113_SADC_EN_DISABLE_VALUE	\
	(AW_PID_2113_SADC_EN_DISABLE << AW_PID_2113_SADC_EN_START_BIT)

#define AW_PID_2113_SADC_EN_ENABLE	(1)
#define AW_PID_2113_SADC_EN_ENABLE_VALUE	\
	(AW_PID_2113_SADC_EN_ENABLE << AW_PID_2113_SADC_EN_START_BIT)

#define AW_PID_2113_SADC_EN_DEFAULT_VALUE	(1)
#define AW_PID_2113_SADC_EN_DEFAULT	\
	(AW_PID_2113_SADC_EN_DEFAULT_VALUE << AW_PID_2113_SADC_EN_START_BIT)

/* ADO_SLMD bit 6 (SADCCTRL1 0x3A) */
#define AW_PID_2113_ADO_SLMD_START_BIT	(6)
#define AW_PID_2113_ADO_SLMD_BITS_LEN	(1)
#define AW_PID_2113_ADO_SLMD_MASK	\
	(~(((1<<AW_PID_2113_ADO_SLMD_BITS_LEN)-1) << AW_PID_2113_ADO_SLMD_START_BIT))

#define AW_PID_2113_ADO_SLMD_32	(0)
#define AW_PID_2113_ADO_SLMD_32_VALUE	\
	(AW_PID_2113_ADO_SLMD_32 << AW_PID_2113_ADO_SLMD_START_BIT)

#define AW_PID_2113_ADO_SLMD_64	(1)
#define AW_PID_2113_ADO_SLMD_64_VALUE	\
	(AW_PID_2113_ADO_SLMD_64 << AW_PID_2113_ADO_SLMD_START_BIT)

#define AW_PID_2113_ADO_SLMD_DEFAULT_VALUE	(0)
#define AW_PID_2113_ADO_SLMD_DEFAULT	\
	(AW_PID_2113_ADO_SLMD_DEFAULT_VALUE << AW_PID_2113_ADO_SLMD_START_BIT)

/* SADC_MDSEL bit 5 (SADCCTRL1 0x3A) */
#define AW_PID_2113_SADC_MDSEL_START_BIT	(5)
#define AW_PID_2113_SADC_MDSEL_BITS_LEN	(1)
#define AW_PID_2113_SADC_MDSEL_MASK	\
	(~(((1<<AW_PID_2113_SADC_MDSEL_BITS_LEN)-1) << AW_PID_2113_SADC_MDSEL_START_BIT))

#define AW_PID_2113_SADC_MDSEL_AVERAGE	(0)
#define AW_PID_2113_SADC_MDSEL_AVERAGE_VALUE	\
	(AW_PID_2113_SADC_MDSEL_AVERAGE << AW_PID_2113_SADC_MDSEL_START_BIT)

#define AW_PID_2113_SADC_MDSEL_REALTIME	(1)
#define AW_PID_2113_SADC_MDSEL_REALTIME_VALUE	\
	(AW_PID_2113_SADC_MDSEL_REALTIME << AW_PID_2113_SADC_MDSEL_START_BIT)

#define AW_PID_2113_SADC_MDSEL_DEFAULT_VALUE	(0)
#define AW_PID_2113_SADC_MDSEL_DEFAULT	\
	(AW_PID_2113_SADC_MDSEL_DEFAULT_VALUE << AW_PID_2113_SADC_MDSEL_START_BIT)

/* SADC_CLKSEL bit 4 (SADCCTRL1 0x3A) */
#define AW_PID_2113_SADC_CLKSEL_START_BIT	(4)
#define AW_PID_2113_SADC_CLKSEL_BITS_LEN	(1)
#define AW_PID_2113_SADC_CLKSEL_MASK	\
	(~(((1<<AW_PID_2113_SADC_CLKSEL_BITS_LEN)-1) << AW_PID_2113_SADC_CLKSEL_START_BIT))

#define AW_PID_2113_SADC_CLKSEL_64FS	(0)
#define AW_PID_2113_SADC_CLKSEL_64FS_VALUE	\
	(AW_PID_2113_SADC_CLKSEL_64FS << AW_PID_2113_SADC_CLKSEL_START_BIT)

#define AW_PID_2113_SADC_CLKSEL_128FS	(1)
#define AW_PID_2113_SADC_CLKSEL_128FS_VALUE	\
	(AW_PID_2113_SADC_CLKSEL_128FS << AW_PID_2113_SADC_CLKSEL_START_BIT)

#define AW_PID_2113_SADC_CLKSEL_DEFAULT_VALUE	(0)
#define AW_PID_2113_SADC_CLKSEL_DEFAULT	\
	(AW_PID_2113_SADC_CLKSEL_DEFAULT_VALUE << AW_PID_2113_SADC_CLKSEL_START_BIT)

/* CHOP_MDLY bit 3:2 (SADCCTRL1 0x3A) */
#define AW_PID_2113_CHOP_MDLY_START_BIT	(2)
#define AW_PID_2113_CHOP_MDLY_BITS_LEN	(2)
#define AW_PID_2113_CHOP_MDLY_MASK	\
	(~(((1<<AW_PID_2113_CHOP_MDLY_BITS_LEN)-1) << AW_PID_2113_CHOP_MDLY_START_BIT))

#define AW_PID_2113_CHOP_MDLY_DEFAULT_VALUE	(1)
#define AW_PID_2113_CHOP_MDLY_DEFAULT	\
	(AW_PID_2113_CHOP_MDLY_DEFAULT_VALUE << AW_PID_2113_CHOP_MDLY_START_BIT)

/* CHOP_LDLY bit 1:0 (SADCCTRL1 0x3A) */
#define AW_PID_2113_CHOP_LDLY_START_BIT	(0)
#define AW_PID_2113_CHOP_LDLY_BITS_LEN	(2)
#define AW_PID_2113_CHOP_LDLY_MASK	\
	(~(((1<<AW_PID_2113_CHOP_LDLY_BITS_LEN)-1) << AW_PID_2113_CHOP_LDLY_START_BIT))

#define AW_PID_2113_CHOP_LDLY_2	(0)
#define AW_PID_2113_CHOP_LDLY_2_VALUE	\
	(AW_PID_2113_CHOP_LDLY_2 << AW_PID_2113_CHOP_LDLY_START_BIT)

#define AW_PID_2113_CHOP_LDLY_8	(1)
#define AW_PID_2113_CHOP_LDLY_8_VALUE	\
	(AW_PID_2113_CHOP_LDLY_8 << AW_PID_2113_CHOP_LDLY_START_BIT)

#define AW_PID_2113_CHOP_LDLY_32	(2)
#define AW_PID_2113_CHOP_LDLY_32_VALUE	\
	(AW_PID_2113_CHOP_LDLY_32 << AW_PID_2113_CHOP_LDLY_START_BIT)

#define AW_PID_2113_CHOP_LDLY_128	(3)
#define AW_PID_2113_CHOP_LDLY_128_VALUE	\
	(AW_PID_2113_CHOP_LDLY_128 << AW_PID_2113_CHOP_LDLY_START_BIT)

#define AW_PID_2113_CHOP_LDLY_DEFAULT_VALUE	(0)
#define AW_PID_2113_CHOP_LDLY_DEFAULT	\
	(AW_PID_2113_CHOP_LDLY_DEFAULT_VALUE << AW_PID_2113_CHOP_LDLY_START_BIT)

/* default value of SADCCTRL1 (0x3A) */
/* #define AW_PID_2113_SADCCTRL1_DEFAULT		(0x0884) */

/* SADCCTRL2 (0x3B) detail */
/* VOL_STEP bit 13:12 (SADCCTRL2 0x3B) */
#define AW_PID_2113_VOL_STEP_START_BIT	(12)
#define AW_PID_2113_VOL_STEP_BITS_LEN	(2)
#define AW_PID_2113_VOL_STEP_MASK	\
	(~(((1<<AW_PID_2113_VOL_STEP_BITS_LEN)-1) << AW_PID_2113_VOL_STEP_START_BIT))

#define AW_PID_2113_VOL_STEP_0P5DB	(0)
#define AW_PID_2113_VOL_STEP_0P5DB_VALUE	\
	(AW_PID_2113_VOL_STEP_0P5DB << AW_PID_2113_VOL_STEP_START_BIT)

#define AW_PID_2113_VOL_STEP_1P0DB	(1)
#define AW_PID_2113_VOL_STEP_1P0DB_VALUE	\
	(AW_PID_2113_VOL_STEP_1P0DB << AW_PID_2113_VOL_STEP_START_BIT)

#define AW_PID_2113_VOL_STEP_1P5DB	(2)
#define AW_PID_2113_VOL_STEP_1P5DB_VALUE	\
	(AW_PID_2113_VOL_STEP_1P5DB << AW_PID_2113_VOL_STEP_START_BIT)

#define AW_PID_2113_VOL_STEP_2P0DB	(3)
#define AW_PID_2113_VOL_STEP_2P0DB_VALUE	\
	(AW_PID_2113_VOL_STEP_2P0DB << AW_PID_2113_VOL_STEP_START_BIT)

#define AW_PID_2113_VOL_STEP_DEFAULT_VALUE	(0)
#define AW_PID_2113_VOL_STEP_DEFAULT	\
	(AW_PID_2113_VOL_STEP_DEFAULT_VALUE << AW_PID_2113_VOL_STEP_START_BIT)

/* ALPHA_PVDD bit 11:8 (SADCCTRL2 0x3B) */
#define AW_PID_2113_ALPHA_PVDD_START_BIT	(8)
#define AW_PID_2113_ALPHA_PVDD_BITS_LEN	(4)
#define AW_PID_2113_ALPHA_PVDD_MASK	\
	(~(((1<<AW_PID_2113_ALPHA_PVDD_BITS_LEN)-1) << AW_PID_2113_ALPHA_PVDD_START_BIT))

#define AW_PID_2113_ALPHA_PVDD_DEFAULT_VALUE	(3)
#define AW_PID_2113_ALPHA_PVDD_DEFAULT	\
	(AW_PID_2113_ALPHA_PVDD_DEFAULT_VALUE << AW_PID_2113_ALPHA_PVDD_START_BIT)

/* ALPHA_TEMP bit 7:4 (SADCCTRL2 0x3B) */
#define AW_PID_2113_ALPHA_TEMP_START_BIT	(4)
#define AW_PID_2113_ALPHA_TEMP_BITS_LEN	(4)
#define AW_PID_2113_ALPHA_TEMP_MASK	\
	(~(((1<<AW_PID_2113_ALPHA_TEMP_BITS_LEN)-1) << AW_PID_2113_ALPHA_TEMP_START_BIT))

#define AW_PID_2113_ALPHA_TEMP_DEFAULT_VALUE	(3)
#define AW_PID_2113_ALPHA_TEMP_DEFAULT	\
	(AW_PID_2113_ALPHA_TEMP_DEFAULT_VALUE << AW_PID_2113_ALPHA_TEMP_START_BIT)

/* ALPHA_VBAT bit 3:0 (SADCCTRL2 0x3B) */
#define AW_PID_2113_ALPHA_VBAT_START_BIT	(0)
#define AW_PID_2113_ALPHA_VBAT_BITS_LEN	(4)
#define AW_PID_2113_ALPHA_VBAT_MASK	\
	(~(((1<<AW_PID_2113_ALPHA_VBAT_BITS_LEN)-1) << AW_PID_2113_ALPHA_VBAT_START_BIT))

#define AW_PID_2113_ALPHA_VBAT_DEFAULT_VALUE	(3)
#define AW_PID_2113_ALPHA_VBAT_DEFAULT	\
	(AW_PID_2113_ALPHA_VBAT_DEFAULT_VALUE << AW_PID_2113_ALPHA_VBAT_START_BIT)

/* default value of SADCCTRL2 (0x3B) */
/* #define AW_PID_2113_SADCCTRL2_DEFAULT		(0x0333) */

/* SADCCTRL3 (0x3C) detail */
/* BOP_VOLEN bit 15 (SADCCTRL3 0x3C) */
#define AW_PID_2113_BOP_VOLEN_START_BIT	(15)
#define AW_PID_2113_BOP_VOLEN_BITS_LEN	(1)
#define AW_PID_2113_BOP_VOLEN_MASK	\
	(~(((1<<AW_PID_2113_BOP_VOLEN_BITS_LEN)-1) << AW_PID_2113_BOP_VOLEN_START_BIT))

#define AW_PID_2113_BOP_VOLEN_DISABLE	(0)
#define AW_PID_2113_BOP_VOLEN_DISABLE_VALUE	\
	(AW_PID_2113_BOP_VOLEN_DISABLE << AW_PID_2113_BOP_VOLEN_START_BIT)

#define AW_PID_2113_BOP_VOLEN_ENABLE	(1)
#define AW_PID_2113_BOP_VOLEN_ENABLE_VALUE	\
	(AW_PID_2113_BOP_VOLEN_ENABLE << AW_PID_2113_BOP_VOLEN_START_BIT)

#define AW_PID_2113_BOP_VOLEN_DEFAULT_VALUE	(0)
#define AW_PID_2113_BOP_VOLEN_DEFAULT	\
	(AW_PID_2113_BOP_VOLEN_DEFAULT_VALUE << AW_PID_2113_BOP_VOLEN_START_BIT)

/* VOL_CZBYP bit 14 (SADCCTRL3 0x3C) */
#define AW_PID_2113_VOL_CZBYP_START_BIT	(14)
#define AW_PID_2113_VOL_CZBYP_BITS_LEN	(1)
#define AW_PID_2113_VOL_CZBYP_MASK	\
	(~(((1<<AW_PID_2113_VOL_CZBYP_BITS_LEN)-1) << AW_PID_2113_VOL_CZBYP_START_BIT))

#define AW_PID_2113_VOL_CZBYP_CHANGE_VOL_NEAR_ZERO	(0)
#define AW_PID_2113_VOL_CZBYP_CHANGE_VOL_NEAR_ZERO_VALUE	\
	(AW_PID_2113_VOL_CZBYP_CHANGE_VOL_NEAR_ZERO << AW_PID_2113_VOL_CZBYP_START_BIT)

#define AW_PID_2113_VOL_CZBYP_CHANGE_VOL_AT_POEDGE_CLK	(1)
#define AW_PID_2113_VOL_CZBYP_CHANGE_VOL_AT_POEDGE_CLK_VALUE	\
	(AW_PID_2113_VOL_CZBYP_CHANGE_VOL_AT_POEDGE_CLK << AW_PID_2113_VOL_CZBYP_START_BIT)

#define AW_PID_2113_VOL_CZBYP_DEFAULT_VALUE	(0)
#define AW_PID_2113_VOL_CZBYP_DEFAULT	\
	(AW_PID_2113_VOL_CZBYP_DEFAULT_VALUE << AW_PID_2113_VOL_CZBYP_START_BIT)

/* SADC_FAST bit 13 (SADCCTRL3 0x3C) */
#define AW_PID_2113_SADC_FAST_START_BIT	(13)
#define AW_PID_2113_SADC_FAST_BITS_LEN	(1)
#define AW_PID_2113_SADC_FAST_MASK	\
	(~(((1<<AW_PID_2113_SADC_FAST_BITS_LEN)-1) << AW_PID_2113_SADC_FAST_START_BIT))

#define AW_PID_2113_SADC_FAST_DEFAULT_VALUE	(1)
#define AW_PID_2113_SADC_FAST_DEFAULT	\
	(AW_PID_2113_SADC_FAST_DEFAULT_VALUE << AW_PID_2113_SADC_FAST_START_BIT)

/* BAT_HYST bit 12:10 (SADCCTRL3 0x3C) */
#define AW_PID_2113_BAT_HYST_START_BIT	(10)
#define AW_PID_2113_BAT_HYST_BITS_LEN	(3)
#define AW_PID_2113_BAT_HYST_MASK	\
	(~(((1<<AW_PID_2113_BAT_HYST_BITS_LEN)-1) << AW_PID_2113_BAT_HYST_START_BIT))

#define AW_PID_2113_BAT_HYST_50_MV	(0)
#define AW_PID_2113_BAT_HYST_50_MV_VALUE	\
	(AW_PID_2113_BAT_HYST_50_MV << AW_PID_2113_BAT_HYST_START_BIT)

#define AW_PID_2113_BAT_HYST_100_MV	(1)
#define AW_PID_2113_BAT_HYST_100_MV_VALUE	\
	(AW_PID_2113_BAT_HYST_100_MV << AW_PID_2113_BAT_HYST_START_BIT)

#define AW_PID_2113_BAT_HYST_150_MV	(2)
#define AW_PID_2113_BAT_HYST_150_MV_VALUE	\
	(AW_PID_2113_BAT_HYST_150_MV << AW_PID_2113_BAT_HYST_START_BIT)

#define AW_PID_2113_BAT_HYST_200_MV	(3)
#define AW_PID_2113_BAT_HYST_200_MV_VALUE	\
	(AW_PID_2113_BAT_HYST_200_MV << AW_PID_2113_BAT_HYST_START_BIT)

#define AW_PID_2113_BAT_HYST_250_MV	(4)
#define AW_PID_2113_BAT_HYST_250_MV_VALUE	\
	(AW_PID_2113_BAT_HYST_250_MV << AW_PID_2113_BAT_HYST_START_BIT)

#define AW_PID_2113_BAT_HYST_300_MV	(5)
#define AW_PID_2113_BAT_HYST_300_MV_VALUE	\
	(AW_PID_2113_BAT_HYST_300_MV << AW_PID_2113_BAT_HYST_START_BIT)

#define AW_PID_2113_BAT_HYST_400_MV	(6)
#define AW_PID_2113_BAT_HYST_400_MV_VALUE	\
	(AW_PID_2113_BAT_HYST_400_MV << AW_PID_2113_BAT_HYST_START_BIT)

#define AW_PID_2113_BAT_HYST_500_MV	(7)
#define AW_PID_2113_BAT_HYST_500_MV_VALUE	\
	(AW_PID_2113_BAT_HYST_500_MV << AW_PID_2113_BAT_HYST_START_BIT)

#define AW_PID_2113_BAT_HYST_DEFAULT_VALUE	(3)
#define AW_PID_2113_BAT_HYST_DEFAULT	\
	(AW_PID_2113_BAT_HYST_DEFAULT_VALUE << AW_PID_2113_BAT_HYST_START_BIT)

/* BAT_SFGD bit 9:6 (SADCCTRL3 0x3C) */
#define AW_PID_2113_BAT_SFGD_START_BIT	(6)
#define AW_PID_2113_BAT_SFGD_BITS_LEN	(4)
#define AW_PID_2113_BAT_SFGD_MASK	\
	(~(((1<<AW_PID_2113_BAT_SFGD_BITS_LEN)-1) << AW_PID_2113_BAT_SFGD_START_BIT))

#define AW_PID_2113_BAT_SFGD_2P5V	(0)
#define AW_PID_2113_BAT_SFGD_2P5V_VALUE	\
	(AW_PID_2113_BAT_SFGD_2P5V << AW_PID_2113_BAT_SFGD_START_BIT)

#define AW_PID_2113_BAT_SFGD_2P6V	(1)
#define AW_PID_2113_BAT_SFGD_2P6V_VALUE	\
	(AW_PID_2113_BAT_SFGD_2P6V << AW_PID_2113_BAT_SFGD_START_BIT)

#define AW_PID_2113_BAT_SFGD_2P7V	(2)
#define AW_PID_2113_BAT_SFGD_2P7V_VALUE	\
	(AW_PID_2113_BAT_SFGD_2P7V << AW_PID_2113_BAT_SFGD_START_BIT)

#define AW_PID_2113_BAT_SFGD_2P8V	(3)
#define AW_PID_2113_BAT_SFGD_2P8V_VALUE	\
	(AW_PID_2113_BAT_SFGD_2P8V << AW_PID_2113_BAT_SFGD_START_BIT)

#define AW_PID_2113_BAT_SFGD_2P9V	(4)
#define AW_PID_2113_BAT_SFGD_2P9V_VALUE	\
	(AW_PID_2113_BAT_SFGD_2P9V << AW_PID_2113_BAT_SFGD_START_BIT)

#define AW_PID_2113_BAT_SFGD_3P0V	(5)
#define AW_PID_2113_BAT_SFGD_3P0V_VALUE	\
	(AW_PID_2113_BAT_SFGD_3P0V << AW_PID_2113_BAT_SFGD_START_BIT)

#define AW_PID_2113_BAT_SFGD_3P1V	(6)
#define AW_PID_2113_BAT_SFGD_3P1V_VALUE	\
	(AW_PID_2113_BAT_SFGD_3P1V << AW_PID_2113_BAT_SFGD_START_BIT)

#define AW_PID_2113_BAT_SFGD_3P2V	(7)
#define AW_PID_2113_BAT_SFGD_3P2V_VALUE	\
	(AW_PID_2113_BAT_SFGD_3P2V << AW_PID_2113_BAT_SFGD_START_BIT)

#define AW_PID_2113_BAT_SFGD_3P4V	(9)
#define AW_PID_2113_BAT_SFGD_3P4V_VALUE	\
	(AW_PID_2113_BAT_SFGD_3P4V << AW_PID_2113_BAT_SFGD_START_BIT)

#define AW_PID_2113_BAT_SFGD_3P5V	(10)
#define AW_PID_2113_BAT_SFGD_3P5V_VALUE	\
	(AW_PID_2113_BAT_SFGD_3P5V << AW_PID_2113_BAT_SFGD_START_BIT)

#define AW_PID_2113_BAT_SFGD_3P6V	(11)
#define AW_PID_2113_BAT_SFGD_3P6V_VALUE	\
	(AW_PID_2113_BAT_SFGD_3P6V << AW_PID_2113_BAT_SFGD_START_BIT)

#define AW_PID_2113_BAT_SFGD_3P7V	(12)
#define AW_PID_2113_BAT_SFGD_3P7V_VALUE	\
	(AW_PID_2113_BAT_SFGD_3P7V << AW_PID_2113_BAT_SFGD_START_BIT)

#define AW_PID_2113_BAT_SFGD_3P8V	(13)
#define AW_PID_2113_BAT_SFGD_3P8V_VALUE	\
	(AW_PID_2113_BAT_SFGD_3P8V << AW_PID_2113_BAT_SFGD_START_BIT)

#define AW_PID_2113_BAT_SFGD_3P9V	(14)
#define AW_PID_2113_BAT_SFGD_3P9V_VALUE	\
	(AW_PID_2113_BAT_SFGD_3P9V << AW_PID_2113_BAT_SFGD_START_BIT)

/*
#define AW_PID_2113_BAT_SFGD_3P9V	(15)
#define AW_PID_2113_BAT_SFGD_3P9V_VALUE	\
	(AW_PID_2113_BAT_SFGD_3P9V << AW_PID_2113_BAT_SFGD_START_BIT)
*/

#define AW_PID_2113_BAT_SFGD_DEFAULT_VALUE	(11)
#define AW_PID_2113_BAT_SFGD_DEFAULT	\
	(AW_PID_2113_BAT_SFGD_DEFAULT_VALUE << AW_PID_2113_BAT_SFGD_START_BIT)

/* BOP_EN bit 5 (SADCCTRL3 0x3C) */
#define AW_PID_2113_BOP_EN_START_BIT	(5)
#define AW_PID_2113_BOP_EN_BITS_LEN	(1)
#define AW_PID_2113_BOP_EN_MASK	\
	(~(((1<<AW_PID_2113_BOP_EN_BITS_LEN)-1) << AW_PID_2113_BOP_EN_START_BIT))

#define AW_PID_2113_BOP_EN_DISABLE	(0)
#define AW_PID_2113_BOP_EN_DISABLE_VALUE	\
	(AW_PID_2113_BOP_EN_DISABLE << AW_PID_2113_BOP_EN_START_BIT)

#define AW_PID_2113_BOP_EN_ENABLE	(1)
#define AW_PID_2113_BOP_EN_ENABLE_VALUE	\
	(AW_PID_2113_BOP_EN_ENABLE << AW_PID_2113_BOP_EN_START_BIT)

#define AW_PID_2113_BOP_EN_DEFAULT_VALUE	(0)
#define AW_PID_2113_BOP_EN_DEFAULT	\
	(AW_PID_2113_BOP_EN_DEFAULT_VALUE << AW_PID_2113_BOP_EN_START_BIT)

/* BOP_MAXLEV bit 4:0 (SADCCTRL3 0x3C) */
#define AW_PID_2113_BOP_MAXLEV_START_BIT	(0)
#define AW_PID_2113_BOP_MAXLEV_BITS_LEN	(5)
#define AW_PID_2113_BOP_MAXLEV_MASK	\
	(~(((1<<AW_PID_2113_BOP_MAXLEV_BITS_LEN)-1) << AW_PID_2113_BOP_MAXLEV_START_BIT))

#define AW_PID_2113_BOP_MAXLEV_DEFAULT_VALUE	(18)
#define AW_PID_2113_BOP_MAXLEV_DEFAULT	\
	(AW_PID_2113_BOP_MAXLEV_DEFAULT_VALUE << AW_PID_2113_BOP_MAXLEV_START_BIT)

/* default value of SADCCTRL3 (0x3C) */
/* #define AW_PID_2113_SADCCTRL3_DEFAULT		(0x2ED2) */

/* SADCCTRL4 (0x3D) detail */
/* IPEAK_LBEN bit 15 (SADCCTRL4 0x3D) */
#define AW_PID_2113_IPEAK_LBEN_START_BIT	(15)
#define AW_PID_2113_IPEAK_LBEN_BITS_LEN	(1)
#define AW_PID_2113_IPEAK_LBEN_MASK	\
	(~(((1<<AW_PID_2113_IPEAK_LBEN_BITS_LEN)-1) << AW_PID_2113_IPEAK_LBEN_START_BIT))

#define AW_PID_2113_IPEAK_LBEN_DISABLE	(0)
#define AW_PID_2113_IPEAK_LBEN_DISABLE_VALUE	\
	(AW_PID_2113_IPEAK_LBEN_DISABLE << AW_PID_2113_IPEAK_LBEN_START_BIT)

#define AW_PID_2113_IPEAK_LBEN_ENABLE	(1)
#define AW_PID_2113_IPEAK_LBEN_ENABLE_VALUE	\
	(AW_PID_2113_IPEAK_LBEN_ENABLE << AW_PID_2113_IPEAK_LBEN_START_BIT)

#define AW_PID_2113_IPEAK_LBEN_DEFAULT_VALUE	(0)
#define AW_PID_2113_IPEAK_LBEN_DEFAULT	\
	(AW_PID_2113_IPEAK_LBEN_DEFAULT_VALUE << AW_PID_2113_IPEAK_LBEN_START_BIT)

/* IPEAK_LB bit 14:12 (SADCCTRL4 0x3D) */
#define AW_PID_2113_IPEAK_LB_START_BIT	(12)
#define AW_PID_2113_IPEAK_LB_BITS_LEN	(3)
#define AW_PID_2113_IPEAK_LB_MASK	\
	(~(((1<<AW_PID_2113_IPEAK_LB_BITS_LEN)-1) << AW_PID_2113_IPEAK_LB_START_BIT))

#define AW_PID_2113_IPEAK_LB_1P50A	(0)
#define AW_PID_2113_IPEAK_LB_1P50A_VALUE	\
	(AW_PID_2113_IPEAK_LB_1P50A << AW_PID_2113_IPEAK_LB_START_BIT)

#define AW_PID_2113_IPEAK_LB_1P75A	(1)
#define AW_PID_2113_IPEAK_LB_1P75A_VALUE	\
	(AW_PID_2113_IPEAK_LB_1P75A << AW_PID_2113_IPEAK_LB_START_BIT)

#define AW_PID_2113_IPEAK_LB_2P00A	(2)
#define AW_PID_2113_IPEAK_LB_2P00A_VALUE	\
	(AW_PID_2113_IPEAK_LB_2P00A << AW_PID_2113_IPEAK_LB_START_BIT)

#define AW_PID_2113_IPEAK_LB_2P25A	(3)
#define AW_PID_2113_IPEAK_LB_2P25A_VALUE	\
	(AW_PID_2113_IPEAK_LB_2P25A << AW_PID_2113_IPEAK_LB_START_BIT)

#define AW_PID_2113_IPEAK_LB_2P50A	(4)
#define AW_PID_2113_IPEAK_LB_2P50A_VALUE	\
	(AW_PID_2113_IPEAK_LB_2P50A << AW_PID_2113_IPEAK_LB_START_BIT)

#define AW_PID_2113_IPEAK_LB_2P75A	(5)
#define AW_PID_2113_IPEAK_LB_2P75A_VALUE	\
	(AW_PID_2113_IPEAK_LB_2P75A << AW_PID_2113_IPEAK_LB_START_BIT)

#define AW_PID_2113_IPEAK_LB_3P00A	(6)
#define AW_PID_2113_IPEAK_LB_3P00A_VALUE	\
	(AW_PID_2113_IPEAK_LB_3P00A << AW_PID_2113_IPEAK_LB_START_BIT)

#define AW_PID_2113_IPEAK_LB_3P25A	(7)
#define AW_PID_2113_IPEAK_LB_3P25A_VALUE	\
	(AW_PID_2113_IPEAK_LB_3P25A << AW_PID_2113_IPEAK_LB_START_BIT)

#define AW_PID_2113_IPEAK_LB_DEFAULT_VALUE	(0)
#define AW_PID_2113_IPEAK_LB_DEFAULT	\
	(AW_PID_2113_IPEAK_LB_DEFAULT_VALUE << AW_PID_2113_IPEAK_LB_START_BIT)

/* VBAT_HTH bit 11:8 (SADCCTRL4 0x3D) */
#define AW_PID_2113_VBAT_HTH_START_BIT	(8)
#define AW_PID_2113_VBAT_HTH_BITS_LEN	(4)
#define AW_PID_2113_VBAT_HTH_MASK	\
	(~(((1<<AW_PID_2113_VBAT_HTH_BITS_LEN)-1) << AW_PID_2113_VBAT_HTH_START_BIT))

#define AW_PID_2113_VBAT_HTH_DEFAULT_VALUE	(8)
#define AW_PID_2113_VBAT_HTH_DEFAULT	\
	(AW_PID_2113_VBAT_HTH_DEFAULT_VALUE << AW_PID_2113_VBAT_HTH_START_BIT)

/* VBAT_RTH bit 7:4 (SADCCTRL4 0x3D) */
#define AW_PID_2113_VBAT_RTH_START_BIT	(4)
#define AW_PID_2113_VBAT_RTH_BITS_LEN	(4)
#define AW_PID_2113_VBAT_RTH_MASK	\
	(~(((1<<AW_PID_2113_VBAT_RTH_BITS_LEN)-1) << AW_PID_2113_VBAT_RTH_START_BIT))

#define AW_PID_2113_VBAT_RTH_DEFAULT_VALUE	(10)
#define AW_PID_2113_VBAT_RTH_DEFAULT	\
	(AW_PID_2113_VBAT_RTH_DEFAULT_VALUE << AW_PID_2113_VBAT_RTH_START_BIT)

/* VBAT_ATH bit 3:0 (SADCCTRL4 0x3D) */
#define AW_PID_2113_VBAT_ATH_START_BIT	(0)
#define AW_PID_2113_VBAT_ATH_BITS_LEN	(4)
#define AW_PID_2113_VBAT_ATH_MASK	\
	(~(((1<<AW_PID_2113_VBAT_ATH_BITS_LEN)-1) << AW_PID_2113_VBAT_ATH_START_BIT))

#define AW_PID_2113_VBAT_ATH_DEFAULT_VALUE	(3)
#define AW_PID_2113_VBAT_ATH_DEFAULT	\
	(AW_PID_2113_VBAT_ATH_DEFAULT_VALUE << AW_PID_2113_VBAT_ATH_START_BIT)

/* default value of SADCCTRL4 (0x3D) */
/* #define AW_PID_2113_SADCCTRL4_DEFAULT		(0x08A3) */

/* SADCCTRL5 (0x3E) detail */
/* VOL_STEP2 bit 14:12 (SADCCTRL5 0x3E) */
#define AW_PID_2113_VOL_STEP2_START_BIT	(12)
#define AW_PID_2113_VOL_STEP2_BITS_LEN	(3)
#define AW_PID_2113_VOL_STEP2_MASK	\
	(~(((1<<AW_PID_2113_VOL_STEP2_BITS_LEN)-1) << AW_PID_2113_VOL_STEP2_START_BIT))

#define AW_PID_2113_VOL_STEP2_0P125DB	(0)
#define AW_PID_2113_VOL_STEP2_0P125DB_VALUE	\
	(AW_PID_2113_VOL_STEP2_0P125DB << AW_PID_2113_VOL_STEP2_START_BIT)

#define AW_PID_2113_VOL_STEP2_0P250DB	(1)
#define AW_PID_2113_VOL_STEP2_0P250DB_VALUE	\
	(AW_PID_2113_VOL_STEP2_0P250DB << AW_PID_2113_VOL_STEP2_START_BIT)

#define AW_PID_2113_VOL_STEP2_0P375DB	(2)
#define AW_PID_2113_VOL_STEP2_0P375DB_VALUE	\
	(AW_PID_2113_VOL_STEP2_0P375DB << AW_PID_2113_VOL_STEP2_START_BIT)

#define AW_PID_2113_VOL_STEP2_0P5DB	(3)
#define AW_PID_2113_VOL_STEP2_0P5DB_VALUE	\
	(AW_PID_2113_VOL_STEP2_0P5DB << AW_PID_2113_VOL_STEP2_START_BIT)

#define AW_PID_2113_VOL_STEP2_0P625DB	(4)
#define AW_PID_2113_VOL_STEP2_0P625DB_VALUE	\
	(AW_PID_2113_VOL_STEP2_0P625DB << AW_PID_2113_VOL_STEP2_START_BIT)

#define AW_PID_2113_VOL_STEP2_0P75DB	(5)
#define AW_PID_2113_VOL_STEP2_0P75DB_VALUE	\
	(AW_PID_2113_VOL_STEP2_0P75DB << AW_PID_2113_VOL_STEP2_START_BIT)

#define AW_PID_2113_VOL_STEP2_0P875DB	(6)
#define AW_PID_2113_VOL_STEP2_0P875DB_VALUE	\
	(AW_PID_2113_VOL_STEP2_0P875DB << AW_PID_2113_VOL_STEP2_START_BIT)

#define AW_PID_2113_VOL_STEP2_1P0DB	(7)
#define AW_PID_2113_VOL_STEP2_1P0DB_VALUE	\
	(AW_PID_2113_VOL_STEP2_1P0DB << AW_PID_2113_VOL_STEP2_START_BIT)

#define AW_PID_2113_VOL_STEP2_DEFAULT_VALUE	(0)
#define AW_PID_2113_VOL_STEP2_DEFAULT	\
	(AW_PID_2113_VOL_STEP2_DEFAULT_VALUE << AW_PID_2113_VOL_STEP2_START_BIT)

/* VOL_STEP1 bit 11:9 (SADCCTRL5 0x3E) */
#define AW_PID_2113_VOL_STEP1_START_BIT	(9)
#define AW_PID_2113_VOL_STEP1_BITS_LEN	(3)
#define AW_PID_2113_VOL_STEP1_MASK	\
	(~(((1<<AW_PID_2113_VOL_STEP1_BITS_LEN)-1) << AW_PID_2113_VOL_STEP1_START_BIT))

#define AW_PID_2113_VOL_STEP1_0P125DB	(0)
#define AW_PID_2113_VOL_STEP1_0P125DB_VALUE	\
	(AW_PID_2113_VOL_STEP1_0P125DB << AW_PID_2113_VOL_STEP1_START_BIT)

#define AW_PID_2113_VOL_STEP1_0P250DB	(1)
#define AW_PID_2113_VOL_STEP1_0P250DB_VALUE	\
	(AW_PID_2113_VOL_STEP1_0P250DB << AW_PID_2113_VOL_STEP1_START_BIT)

#define AW_PID_2113_VOL_STEP1_0P375DB	(2)
#define AW_PID_2113_VOL_STEP1_0P375DB_VALUE	\
	(AW_PID_2113_VOL_STEP1_0P375DB << AW_PID_2113_VOL_STEP1_START_BIT)

#define AW_PID_2113_VOL_STEP1_0P5DB	(3)
#define AW_PID_2113_VOL_STEP1_0P5DB_VALUE	\
	(AW_PID_2113_VOL_STEP1_0P5DB << AW_PID_2113_VOL_STEP1_START_BIT)

#define AW_PID_2113_VOL_STEP1_0P625DB	(4)
#define AW_PID_2113_VOL_STEP1_0P625DB_VALUE	\
	(AW_PID_2113_VOL_STEP1_0P625DB << AW_PID_2113_VOL_STEP1_START_BIT)

#define AW_PID_2113_VOL_STEP1_0P75DB	(5)
#define AW_PID_2113_VOL_STEP1_0P75DB_VALUE	\
	(AW_PID_2113_VOL_STEP1_0P75DB << AW_PID_2113_VOL_STEP1_START_BIT)

#define AW_PID_2113_VOL_STEP1_0P875DB	(6)
#define AW_PID_2113_VOL_STEP1_0P875DB_VALUE	\
	(AW_PID_2113_VOL_STEP1_0P875DB << AW_PID_2113_VOL_STEP1_START_BIT)

#define AW_PID_2113_VOL_STEP1_1P0DB	(7)
#define AW_PID_2113_VOL_STEP1_1P0DB_VALUE	\
	(AW_PID_2113_VOL_STEP1_1P0DB << AW_PID_2113_VOL_STEP1_START_BIT)

#define AW_PID_2113_VOL_STEP1_DEFAULT_VALUE	(0)
#define AW_PID_2113_VOL_STEP1_DEFAULT	\
	(AW_PID_2113_VOL_STEP1_DEFAULT_VALUE << AW_PID_2113_VOL_STEP1_START_BIT)

/* BAT_SFGD3 bit 8:6 (SADCCTRL5 0x3E) */
#define AW_PID_2113_BAT_SFGD3_START_BIT	(6)
#define AW_PID_2113_BAT_SFGD3_BITS_LEN	(3)
#define AW_PID_2113_BAT_SFGD3_MASK	\
	(~(((1<<AW_PID_2113_BAT_SFGD3_BITS_LEN)-1) << AW_PID_2113_BAT_SFGD3_START_BIT))

#define AW_PID_2113_BAT_SFGD3_2P6V	(0)
#define AW_PID_2113_BAT_SFGD3_2P6V_VALUE	\
	(AW_PID_2113_BAT_SFGD3_2P6V << AW_PID_2113_BAT_SFGD3_START_BIT)

#define AW_PID_2113_BAT_SFGD3_2P7V	(1)
#define AW_PID_2113_BAT_SFGD3_2P7V_VALUE	\
	(AW_PID_2113_BAT_SFGD3_2P7V << AW_PID_2113_BAT_SFGD3_START_BIT)

#define AW_PID_2113_BAT_SFGD3_2P8V	(2)
#define AW_PID_2113_BAT_SFGD3_2P8V_VALUE	\
	(AW_PID_2113_BAT_SFGD3_2P8V << AW_PID_2113_BAT_SFGD3_START_BIT)

#define AW_PID_2113_BAT_SFGD3_2P9V	(3)
#define AW_PID_2113_BAT_SFGD3_2P9V_VALUE	\
	(AW_PID_2113_BAT_SFGD3_2P9V << AW_PID_2113_BAT_SFGD3_START_BIT)

#define AW_PID_2113_BAT_SFGD3_3P0V	(4)
#define AW_PID_2113_BAT_SFGD3_3P0V_VALUE	\
	(AW_PID_2113_BAT_SFGD3_3P0V << AW_PID_2113_BAT_SFGD3_START_BIT)

#define AW_PID_2113_BAT_SFGD3_3P1V	(5)
#define AW_PID_2113_BAT_SFGD3_3P1V_VALUE	\
	(AW_PID_2113_BAT_SFGD3_3P1V << AW_PID_2113_BAT_SFGD3_START_BIT)

#define AW_PID_2113_BAT_SFGD3_3P2V	(6)
#define AW_PID_2113_BAT_SFGD3_3P2V_VALUE	\
	(AW_PID_2113_BAT_SFGD3_3P2V << AW_PID_2113_BAT_SFGD3_START_BIT)

#define AW_PID_2113_BAT_SFGD3_3P3V	(7)
#define AW_PID_2113_BAT_SFGD3_3P3V_VALUE	\
	(AW_PID_2113_BAT_SFGD3_3P3V << AW_PID_2113_BAT_SFGD3_START_BIT)

#define AW_PID_2113_BAT_SFGD3_DEFAULT_VALUE	(4)
#define AW_PID_2113_BAT_SFGD3_DEFAULT	\
	(AW_PID_2113_BAT_SFGD3_DEFAULT_VALUE << AW_PID_2113_BAT_SFGD3_START_BIT)

/* BAT_SFGD2 bit 5:3 (SADCCTRL5 0x3E) */
#define AW_PID_2113_BAT_SFGD2_START_BIT	(3)
#define AW_PID_2113_BAT_SFGD2_BITS_LEN	(3)
#define AW_PID_2113_BAT_SFGD2_MASK	\
	(~(((1<<AW_PID_2113_BAT_SFGD2_BITS_LEN)-1) << AW_PID_2113_BAT_SFGD2_START_BIT))

#define AW_PID_2113_BAT_SFGD2_3P0V	(0)
#define AW_PID_2113_BAT_SFGD2_3P0V_VALUE	\
	(AW_PID_2113_BAT_SFGD2_3P0V << AW_PID_2113_BAT_SFGD2_START_BIT)

#define AW_PID_2113_BAT_SFGD2_3P1V	(1)
#define AW_PID_2113_BAT_SFGD2_3P1V_VALUE	\
	(AW_PID_2113_BAT_SFGD2_3P1V << AW_PID_2113_BAT_SFGD2_START_BIT)

#define AW_PID_2113_BAT_SFGD2_3P2V	(2)
#define AW_PID_2113_BAT_SFGD2_3P2V_VALUE	\
	(AW_PID_2113_BAT_SFGD2_3P2V << AW_PID_2113_BAT_SFGD2_START_BIT)

#define AW_PID_2113_BAT_SFGD2_3P3V	(3)
#define AW_PID_2113_BAT_SFGD2_3P3V_VALUE	\
	(AW_PID_2113_BAT_SFGD2_3P3V << AW_PID_2113_BAT_SFGD2_START_BIT)

#define AW_PID_2113_BAT_SFGD2_3P4V	(4)
#define AW_PID_2113_BAT_SFGD2_3P4V_VALUE	\
	(AW_PID_2113_BAT_SFGD2_3P4V << AW_PID_2113_BAT_SFGD2_START_BIT)

#define AW_PID_2113_BAT_SFGD2_3P5V	(5)
#define AW_PID_2113_BAT_SFGD2_3P5V_VALUE	\
	(AW_PID_2113_BAT_SFGD2_3P5V << AW_PID_2113_BAT_SFGD2_START_BIT)

#define AW_PID_2113_BAT_SFGD2_3P6V	(6)
#define AW_PID_2113_BAT_SFGD2_3P6V_VALUE	\
	(AW_PID_2113_BAT_SFGD2_3P6V << AW_PID_2113_BAT_SFGD2_START_BIT)

#define AW_PID_2113_BAT_SFGD2_3P7V	(7)
#define AW_PID_2113_BAT_SFGD2_3P7V_VALUE	\
	(AW_PID_2113_BAT_SFGD2_3P7V << AW_PID_2113_BAT_SFGD2_START_BIT)

#define AW_PID_2113_BAT_SFGD2_DEFAULT_VALUE	(4)
#define AW_PID_2113_BAT_SFGD2_DEFAULT	\
	(AW_PID_2113_BAT_SFGD2_DEFAULT_VALUE << AW_PID_2113_BAT_SFGD2_START_BIT)

/* BAT_SFGD1 bit 2:0 (SADCCTRL5 0x3E) */
#define AW_PID_2113_BAT_SFGD1_START_BIT	(0)
#define AW_PID_2113_BAT_SFGD1_BITS_LEN	(3)
#define AW_PID_2113_BAT_SFGD1_MASK	\
	(~(((1<<AW_PID_2113_BAT_SFGD1_BITS_LEN)-1) << AW_PID_2113_BAT_SFGD1_START_BIT))

#define AW_PID_2113_BAT_SFGD1_3P2V	(0)
#define AW_PID_2113_BAT_SFGD1_3P2V_VALUE	\
	(AW_PID_2113_BAT_SFGD1_3P2V << AW_PID_2113_BAT_SFGD1_START_BIT)

#define AW_PID_2113_BAT_SFGD1_3P3V	(1)
#define AW_PID_2113_BAT_SFGD1_3P3V_VALUE	\
	(AW_PID_2113_BAT_SFGD1_3P3V << AW_PID_2113_BAT_SFGD1_START_BIT)

#define AW_PID_2113_BAT_SFGD1_3P4V	(2)
#define AW_PID_2113_BAT_SFGD1_3P4V_VALUE	\
	(AW_PID_2113_BAT_SFGD1_3P4V << AW_PID_2113_BAT_SFGD1_START_BIT)

#define AW_PID_2113_BAT_SFGD1_3P5V	(3)
#define AW_PID_2113_BAT_SFGD1_3P5V_VALUE	\
	(AW_PID_2113_BAT_SFGD1_3P5V << AW_PID_2113_BAT_SFGD1_START_BIT)

#define AW_PID_2113_BAT_SFGD1_3P6V	(4)
#define AW_PID_2113_BAT_SFGD1_3P6V_VALUE	\
	(AW_PID_2113_BAT_SFGD1_3P6V << AW_PID_2113_BAT_SFGD1_START_BIT)

#define AW_PID_2113_BAT_SFGD1_3P7V	(5)
#define AW_PID_2113_BAT_SFGD1_3P7V_VALUE	\
	(AW_PID_2113_BAT_SFGD1_3P7V << AW_PID_2113_BAT_SFGD1_START_BIT)

#define AW_PID_2113_BAT_SFGD1_3P8V	(6)
#define AW_PID_2113_BAT_SFGD1_3P8V_VALUE	\
	(AW_PID_2113_BAT_SFGD1_3P8V << AW_PID_2113_BAT_SFGD1_START_BIT)

#define AW_PID_2113_BAT_SFGD1_3P9V	(7)
#define AW_PID_2113_BAT_SFGD1_3P9V_VALUE	\
	(AW_PID_2113_BAT_SFGD1_3P9V << AW_PID_2113_BAT_SFGD1_START_BIT)

#define AW_PID_2113_BAT_SFGD1_DEFAULT_VALUE	(5)
#define AW_PID_2113_BAT_SFGD1_DEFAULT	\
	(AW_PID_2113_BAT_SFGD1_DEFAULT_VALUE << AW_PID_2113_BAT_SFGD1_START_BIT)

/* default value of SADCCTRL5 (0x3E) */
/* #define AW_PID_2113_SADCCTRL5_DEFAULT		(0x0125) */

/* SADCCTRL6 (0x3F) detail */
/* BOP_MAXLEV2 bit 13:7 (SADCCTRL6 0x3F) */
#define AW_PID_2113_BOP_MAXLEV2_START_BIT	(7)
#define AW_PID_2113_BOP_MAXLEV2_BITS_LEN	(7)
#define AW_PID_2113_BOP_MAXLEV2_MASK	\
	(~(((1<<AW_PID_2113_BOP_MAXLEV2_BITS_LEN)-1) << AW_PID_2113_BOP_MAXLEV2_START_BIT))

#define AW_PID_2113_BOP_MAXLEV2_DEFAULT_VALUE	(7)
#define AW_PID_2113_BOP_MAXLEV2_DEFAULT	\
	(AW_PID_2113_BOP_MAXLEV2_DEFAULT_VALUE << AW_PID_2113_BOP_MAXLEV2_START_BIT)

/* BOP_MAXLEV1 bit 6:0 (SADCCTRL6 0x3F) */
#define AW_PID_2113_BOP_MAXLEV1_START_BIT	(0)
#define AW_PID_2113_BOP_MAXLEV1_BITS_LEN	(7)
#define AW_PID_2113_BOP_MAXLEV1_MASK	\
	(~(((1<<AW_PID_2113_BOP_MAXLEV1_BITS_LEN)-1) << AW_PID_2113_BOP_MAXLEV1_START_BIT))

#define AW_PID_2113_BOP_MAXLEV1_DEFAULT_VALUE	(3)
#define AW_PID_2113_BOP_MAXLEV1_DEFAULT	\
	(AW_PID_2113_BOP_MAXLEV1_DEFAULT_VALUE << AW_PID_2113_BOP_MAXLEV1_START_BIT)

/* default value of SADCCTRL6 (0x3F) */
/* #define AW_PID_2113_SADCCTRL6_DEFAULT		(0x0383) */

/* SADCCTRL7 (0x40) detail */
/* IPEAK_MAXLEV3 bit 15:13 (SADCCTRL7 0x40) */
#define AW_PID_2113_IPEAK_MAXLEV3_START_BIT	(13)
#define AW_PID_2113_IPEAK_MAXLEV3_BITS_LEN	(3)
#define AW_PID_2113_IPEAK_MAXLEV3_MASK	\
	(~(((1<<AW_PID_2113_IPEAK_MAXLEV3_BITS_LEN)-1) << AW_PID_2113_IPEAK_MAXLEV3_START_BIT))

#define AW_PID_2113_IPEAK_MAXLEV3_DEFAULT_VALUE	(7)
#define AW_PID_2113_IPEAK_MAXLEV3_DEFAULT	\
	(AW_PID_2113_IPEAK_MAXLEV3_DEFAULT_VALUE << AW_PID_2113_IPEAK_MAXLEV3_START_BIT)

/* IPEAK_MAXLEV2 bit 12:10 (SADCCTRL7 0x40) */
#define AW_PID_2113_IPEAK_MAXLEV2_START_BIT	(10)
#define AW_PID_2113_IPEAK_MAXLEV2_BITS_LEN	(3)
#define AW_PID_2113_IPEAK_MAXLEV2_MASK	\
	(~(((1<<AW_PID_2113_IPEAK_MAXLEV2_BITS_LEN)-1) << AW_PID_2113_IPEAK_MAXLEV2_START_BIT))

#define AW_PID_2113_IPEAK_MAXLEV2_DEFAULT_VALUE	(7)
#define AW_PID_2113_IPEAK_MAXLEV2_DEFAULT	\
	(AW_PID_2113_IPEAK_MAXLEV2_DEFAULT_VALUE << AW_PID_2113_IPEAK_MAXLEV2_START_BIT)

/* IPEAK_MAXLEV1 bit 9:7 (SADCCTRL7 0x40) */
#define AW_PID_2113_IPEAK_MAXLEV1_START_BIT	(7)
#define AW_PID_2113_IPEAK_MAXLEV1_BITS_LEN	(3)
#define AW_PID_2113_IPEAK_MAXLEV1_MASK	\
	(~(((1<<AW_PID_2113_IPEAK_MAXLEV1_BITS_LEN)-1) << AW_PID_2113_IPEAK_MAXLEV1_START_BIT))

#define AW_PID_2113_IPEAK_MAXLEV1_DEFAULT_VALUE	(7)
#define AW_PID_2113_IPEAK_MAXLEV1_DEFAULT	\
	(AW_PID_2113_IPEAK_MAXLEV1_DEFAULT_VALUE << AW_PID_2113_IPEAK_MAXLEV1_START_BIT)

/* BOP_MAXLEV3 bit 6:0 (SADCCTRL7 0x40) */
#define AW_PID_2113_BOP_MAXLEV3_START_BIT	(0)
#define AW_PID_2113_BOP_MAXLEV3_BITS_LEN	(7)
#define AW_PID_2113_BOP_MAXLEV3_MASK	\
	(~(((1<<AW_PID_2113_BOP_MAXLEV3_BITS_LEN)-1) << AW_PID_2113_BOP_MAXLEV3_START_BIT))

#define AW_PID_2113_BOP_MAXLEV3_DEFAULT_VALUE	(127)
#define AW_PID_2113_BOP_MAXLEV3_DEFAULT	\
	(AW_PID_2113_BOP_MAXLEV3_DEFAULT_VALUE << AW_PID_2113_BOP_MAXLEV3_START_BIT)

/* default value of SADCCTRL7 (0x40) */
/* #define AW_PID_2113_SADCCTRL7_DEFAULT		(0xFFFF) */

/* VSNTM1 (0x50) detail */
/* VCAL_COEF bit 15:0 (VSNTM1 0x50) */
#define AW_PID_2113_VCAL_COEF_START_BIT	(0)
#define AW_PID_2113_VCAL_COEF_BITS_LEN	(16)
#define AW_PID_2113_VCAL_COEF_MASK	\
	(~(((1<<AW_PID_2113_VCAL_COEF_BITS_LEN)-1) << AW_PID_2113_VCAL_COEF_START_BIT))

#define AW_PID_2113_VCAL_COEF_DEFAULT_VALUE	(0x2000)
#define AW_PID_2113_VCAL_COEF_DEFAULT	\
	(AW_PID_2113_VCAL_COEF_DEFAULT_VALUE << AW_PID_2113_VCAL_COEF_START_BIT)

/* default value of VSNTM1 (0x50) */
/* #define AW_PID_2113_VSNTM1_DEFAULT		(0x2000) */

/* VSNTM2 (0x51) detail */
/* TEMP0 bit 15:9 (VSNTM2 0x51) */
#define AW_PID_2113_TEMP0_START_BIT	(9)
#define AW_PID_2113_TEMP0_BITS_LEN	(7)
#define AW_PID_2113_TEMP0_MASK	\
	(~(((1<<AW_PID_2113_TEMP0_BITS_LEN)-1) << AW_PID_2113_TEMP0_START_BIT))

#define AW_PID_2113_TEMP0_DEFAULT_VALUE	(0)
#define AW_PID_2113_TEMP0_DEFAULT	\
	(AW_PID_2113_TEMP0_DEFAULT_VALUE << AW_PID_2113_TEMP0_START_BIT)

/* ALPHA bit 8:0 (VSNTM2 0x51) */
#define AW_PID_2113_ALPHA_START_BIT	(0)
#define AW_PID_2113_ALPHA_BITS_LEN	(9)
#define AW_PID_2113_ALPHA_MASK	\
	(~(((1<<AW_PID_2113_ALPHA_BITS_LEN)-1) << AW_PID_2113_ALPHA_START_BIT))

#define AW_PID_2113_ALPHA_DEFAULT_VALUE	(0xDB)
#define AW_PID_2113_ALPHA_DEFAULT	\
	(AW_PID_2113_ALPHA_DEFAULT_VALUE << AW_PID_2113_ALPHA_START_BIT)

/* default value of VSNTM2 (0x51) */
/* #define AW_PID_2113_VSNTM2_DEFAULT		(0x00DB) */

/* ISNCTRL1 (0x52) detail */
/* FLT_FRCE bit 15 (ISNCTRL1 0x52) */
#define AW_PID_2113_FLT_FRCE_START_BIT	(15)
#define AW_PID_2113_FLT_FRCE_BITS_LEN	(1)
#define AW_PID_2113_FLT_FRCE_MASK	\
	(~(((1<<AW_PID_2113_FLT_FRCE_BITS_LEN)-1) << AW_PID_2113_FLT_FRCE_START_BIT))

#define AW_PID_2113_FLT_FRCE_POP	(0)
#define AW_PID_2113_FLT_FRCE_POP_VALUE	\
	(AW_PID_2113_FLT_FRCE_POP << AW_PID_2113_FLT_FRCE_START_BIT)

#define AW_PID_2113_FLT_FRCE_FORCE	(1)
#define AW_PID_2113_FLT_FRCE_FORCE_VALUE	\
	(AW_PID_2113_FLT_FRCE_FORCE << AW_PID_2113_FLT_FRCE_START_BIT)

#define AW_PID_2113_FLT_FRCE_DEFAULT_VALUE	(0)
#define AW_PID_2113_FLT_FRCE_DEFAULT	\
	(AW_PID_2113_FLT_FRCE_DEFAULT_VALUE << AW_PID_2113_FLT_FRCE_START_BIT)

/* FRAC_IDLY bit 14:8 (ISNCTRL1 0x52) */
#define AW_PID_2113_FRAC_IDLY_START_BIT	(8)
#define AW_PID_2113_FRAC_IDLY_BITS_LEN	(7)
#define AW_PID_2113_FRAC_IDLY_MASK	\
	(~(((1<<AW_PID_2113_FRAC_IDLY_BITS_LEN)-1) << AW_PID_2113_FRAC_IDLY_START_BIT))

#define AW_PID_2113_FRAC_IDLY_DEFAULT_VALUE	(0)
#define AW_PID_2113_FRAC_IDLY_DEFAULT	\
	(AW_PID_2113_FRAC_IDLY_DEFAULT_VALUE << AW_PID_2113_FRAC_IDLY_START_BIT)

/* EN_ISENSE bit 7 (ISNCTRL1 0x52) */
#define AW_PID_2113_EN_ISENSE_START_BIT	(7)
#define AW_PID_2113_EN_ISENSE_BITS_LEN	(1)
#define AW_PID_2113_EN_ISENSE_MASK	\
	(~(((1<<AW_PID_2113_EN_ISENSE_BITS_LEN)-1) << AW_PID_2113_EN_ISENSE_START_BIT))

#define AW_PID_2113_EN_ISENSE_DISABLE	(0)
#define AW_PID_2113_EN_ISENSE_DISABLE_VALUE	\
	(AW_PID_2113_EN_ISENSE_DISABLE << AW_PID_2113_EN_ISENSE_START_BIT)

#define AW_PID_2113_EN_ISENSE_ENABLE	(1)
#define AW_PID_2113_EN_ISENSE_ENABLE_VALUE	\
	(AW_PID_2113_EN_ISENSE_ENABLE << AW_PID_2113_EN_ISENSE_START_BIT)

#define AW_PID_2113_EN_ISENSE_DEFAULT_VALUE	(1)
#define AW_PID_2113_EN_ISENSE_DEFAULT	\
	(AW_PID_2113_EN_ISENSE_DEFAULT_VALUE << AW_PID_2113_EN_ISENSE_START_BIT)

/* ISN_HDCCE bit 6 (ISNCTRL1 0x52) */
#define AW_PID_2113_ISN_HDCCE_START_BIT	(6)
#define AW_PID_2113_ISN_HDCCE_BITS_LEN	(1)
#define AW_PID_2113_ISN_HDCCE_MASK	\
	(~(((1<<AW_PID_2113_ISN_HDCCE_BITS_LEN)-1) << AW_PID_2113_ISN_HDCCE_START_BIT))

#define AW_PID_2113_ISN_HDCCE_DISABLE	(0)
#define AW_PID_2113_ISN_HDCCE_DISABLE_VALUE	\
	(AW_PID_2113_ISN_HDCCE_DISABLE << AW_PID_2113_ISN_HDCCE_START_BIT)

#define AW_PID_2113_ISN_HDCCE_ENABLE	(1)
#define AW_PID_2113_ISN_HDCCE_ENABLE_VALUE	\
	(AW_PID_2113_ISN_HDCCE_ENABLE << AW_PID_2113_ISN_HDCCE_START_BIT)

#define AW_PID_2113_ISN_HDCCE_DEFAULT_VALUE	(1)
#define AW_PID_2113_ISN_HDCCE_DEFAULT	\
	(AW_PID_2113_ISN_HDCCE_DEFAULT_VALUE << AW_PID_2113_ISN_HDCCE_START_BIT)

/* SD_G bit 5 (ISNCTRL1 0x52) */
#define AW_PID_2113_SD_G_START_BIT	(5)
#define AW_PID_2113_SD_G_BITS_LEN	(1)
#define AW_PID_2113_SD_G_MASK	\
	(~(((1<<AW_PID_2113_SD_G_BITS_LEN)-1) << AW_PID_2113_SD_G_START_BIT))

#define AW_PID_2113_SD_G_DISABLE	(0)
#define AW_PID_2113_SD_G_DISABLE_VALUE	\
	(AW_PID_2113_SD_G_DISABLE << AW_PID_2113_SD_G_START_BIT)

#define AW_PID_2113_SD_G_ENABLE	(1)
#define AW_PID_2113_SD_G_ENABLE_VALUE	\
	(AW_PID_2113_SD_G_ENABLE << AW_PID_2113_SD_G_START_BIT)

#define AW_PID_2113_SD_G_DEFAULT_VALUE	(1)
#define AW_PID_2113_SD_G_DEFAULT	\
	(AW_PID_2113_SD_G_DEFAULT_VALUE << AW_PID_2113_SD_G_START_BIT)

/* ISN_OINV_EN bit 4 (ISNCTRL1 0x52) */
#define AW_PID_2113_ISN_OINV_EN_START_BIT	(4)
#define AW_PID_2113_ISN_OINV_EN_BITS_LEN	(1)
#define AW_PID_2113_ISN_OINV_EN_MASK	\
	(~(((1<<AW_PID_2113_ISN_OINV_EN_BITS_LEN)-1) << AW_PID_2113_ISN_OINV_EN_START_BIT))

#define AW_PID_2113_ISN_OINV_EN_NORMAL	(0)
#define AW_PID_2113_ISN_OINV_EN_NORMAL_VALUE	\
	(AW_PID_2113_ISN_OINV_EN_NORMAL << AW_PID_2113_ISN_OINV_EN_START_BIT)

#define AW_PID_2113_ISN_OINV_EN_INVERTED	(1)
#define AW_PID_2113_ISN_OINV_EN_INVERTED_VALUE	\
	(AW_PID_2113_ISN_OINV_EN_INVERTED << AW_PID_2113_ISN_OINV_EN_START_BIT)

#define AW_PID_2113_ISN_OINV_EN_DEFAULT_VALUE	(0)
#define AW_PID_2113_ISN_OINV_EN_DEFAULT	\
	(AW_PID_2113_ISN_OINV_EN_DEFAULT_VALUE << AW_PID_2113_ISN_OINV_EN_START_BIT)

/* ISN_SDM_VCM bit 3:2 (ISNCTRL1 0x52) */
#define AW_PID_2113_ISN_SDM_VCM_START_BIT	(2)
#define AW_PID_2113_ISN_SDM_VCM_BITS_LEN	(2)
#define AW_PID_2113_ISN_SDM_VCM_MASK	\
	(~(((1<<AW_PID_2113_ISN_SDM_VCM_BITS_LEN)-1) << AW_PID_2113_ISN_SDM_VCM_START_BIT))

#define AW_PID_2113_ISN_SDM_VCM_849MV	(0)
#define AW_PID_2113_ISN_SDM_VCM_849MV_VALUE	\
	(AW_PID_2113_ISN_SDM_VCM_849MV << AW_PID_2113_ISN_SDM_VCM_START_BIT)

#define AW_PID_2113_ISN_SDM_VCM_930MV	(1)
#define AW_PID_2113_ISN_SDM_VCM_930MV_VALUE	\
	(AW_PID_2113_ISN_SDM_VCM_930MV << AW_PID_2113_ISN_SDM_VCM_START_BIT)

#define AW_PID_2113_ISN_SDM_VCM_1P007V_DEFAULT	(2)
#define AW_PID_2113_ISN_SDM_VCM_1P007V_DEFAULT_VALUE	\
	(AW_PID_2113_ISN_SDM_VCM_1P007V_DEFAULT << AW_PID_2113_ISN_SDM_VCM_START_BIT)

#define AW_PID_2113_ISN_SDM_VCM_1P078V	(3)
#define AW_PID_2113_ISN_SDM_VCM_1P078V_VALUE	\
	(AW_PID_2113_ISN_SDM_VCM_1P078V << AW_PID_2113_ISN_SDM_VCM_START_BIT)

#define AW_PID_2113_ISN_SDM_VCM_DEFAULT_VALUE	(2)
#define AW_PID_2113_ISN_SDM_VCM_DEFAULT	\
	(AW_PID_2113_ISN_SDM_VCM_DEFAULT_VALUE << AW_PID_2113_ISN_SDM_VCM_START_BIT)

/* CLK_CTRL bit 1:0 (ISNCTRL1 0x52) */
#define AW_PID_2113_CLK_CTRL_START_BIT	(0)
#define AW_PID_2113_CLK_CTRL_BITS_LEN	(2)
#define AW_PID_2113_CLK_CTRL_MASK	\
	(~(((1<<AW_PID_2113_CLK_CTRL_BITS_LEN)-1) << AW_PID_2113_CLK_CTRL_START_BIT))

#define AW_PID_2113_CLK_CTRL_4P186NS	(0)
#define AW_PID_2113_CLK_CTRL_4P186NS_VALUE	\
	(AW_PID_2113_CLK_CTRL_4P186NS << AW_PID_2113_CLK_CTRL_START_BIT)

#define AW_PID_2113_CLK_CTRL_10P744NS	(1)
#define AW_PID_2113_CLK_CTRL_10P744NS_VALUE	\
	(AW_PID_2113_CLK_CTRL_10P744NS << AW_PID_2113_CLK_CTRL_START_BIT)

#define AW_PID_2113_CLK_CTRL_4P969NS	(2)
#define AW_PID_2113_CLK_CTRL_4P969NS_VALUE	\
	(AW_PID_2113_CLK_CTRL_4P969NS << AW_PID_2113_CLK_CTRL_START_BIT)

#define AW_PID_2113_CLK_CTRL_20P857NS	(3)
#define AW_PID_2113_CLK_CTRL_20P857NS_VALUE	\
	(AW_PID_2113_CLK_CTRL_20P857NS << AW_PID_2113_CLK_CTRL_START_BIT)

#define AW_PID_2113_CLK_CTRL_DEFAULT_VALUE	(0)
#define AW_PID_2113_CLK_CTRL_DEFAULT	\
	(AW_PID_2113_CLK_CTRL_DEFAULT_VALUE << AW_PID_2113_CLK_CTRL_START_BIT)

/* default value of ISNCTRL1 (0x52) */
/* #define AW_PID_2113_ISNCTRL1_DEFAULT		(0x00E8) */

/* ISNCTRL2 (0x53) detail */
/* SET_OC_CAP bit 15 (ISNCTRL2 0x53) */
#define AW_PID_2113_SET_OC_CAP_START_BIT	(15)
#define AW_PID_2113_SET_OC_CAP_BITS_LEN	(1)
#define AW_PID_2113_SET_OC_CAP_MASK	\
	(~(((1<<AW_PID_2113_SET_OC_CAP_BITS_LEN)-1) << AW_PID_2113_SET_OC_CAP_START_BIT))

#define AW_PID_2113_SET_OC_CAP_DISABLE	(0)
#define AW_PID_2113_SET_OC_CAP_DISABLE_VALUE	\
	(AW_PID_2113_SET_OC_CAP_DISABLE << AW_PID_2113_SET_OC_CAP_START_BIT)

#define AW_PID_2113_SET_OC_CAP_ENABLE	(1)
#define AW_PID_2113_SET_OC_CAP_ENABLE_VALUE	\
	(AW_PID_2113_SET_OC_CAP_ENABLE << AW_PID_2113_SET_OC_CAP_START_BIT)

#define AW_PID_2113_SET_OC_CAP_DEFAULT_VALUE	(1)
#define AW_PID_2113_SET_OC_CAP_DEFAULT	\
	(AW_PID_2113_SET_OC_CAP_DEFAULT_VALUE << AW_PID_2113_SET_OC_CAP_START_BIT)

/* EN_ISN_LDO_BYPASS bit 5 (ISNCTRL2 0x53) */
#define AW_PID_2113_EN_ISN_LDO_BYPASS_START_BIT	(5)
#define AW_PID_2113_EN_ISN_LDO_BYPASS_BITS_LEN	(1)
#define AW_PID_2113_EN_ISN_LDO_BYPASS_MASK	\
	(~(((1<<AW_PID_2113_EN_ISN_LDO_BYPASS_BITS_LEN)-1) << AW_PID_2113_EN_ISN_LDO_BYPASS_START_BIT))

#define AW_PID_2113_EN_ISN_LDO_BYPASS_DISABLE	(0)
#define AW_PID_2113_EN_ISN_LDO_BYPASS_DISABLE_VALUE	\
	(AW_PID_2113_EN_ISN_LDO_BYPASS_DISABLE << AW_PID_2113_EN_ISN_LDO_BYPASS_START_BIT)

#define AW_PID_2113_EN_ISN_LDO_BYPASS_ENABLE	(1)
#define AW_PID_2113_EN_ISN_LDO_BYPASS_ENABLE_VALUE	\
	(AW_PID_2113_EN_ISN_LDO_BYPASS_ENABLE << AW_PID_2113_EN_ISN_LDO_BYPASS_START_BIT)

#define AW_PID_2113_EN_ISN_LDO_BYPASS_DEFAULT_VALUE	(0)
#define AW_PID_2113_EN_ISN_LDO_BYPASS_DEFAULT	\
	(AW_PID_2113_EN_ISN_LDO_BYPASS_DEFAULT_VALUE << AW_PID_2113_EN_ISN_LDO_BYPASS_START_BIT)

/* SEL_VCO_IBIAS bit 4 (ISNCTRL2 0x53) */
#define AW_PID_2113_SEL_VCO_IBIAS_START_BIT	(4)
#define AW_PID_2113_SEL_VCO_IBIAS_BITS_LEN	(1)
#define AW_PID_2113_SEL_VCO_IBIAS_MASK	\
	(~(((1<<AW_PID_2113_SEL_VCO_IBIAS_BITS_LEN)-1) << AW_PID_2113_SEL_VCO_IBIAS_START_BIT))

#define AW_PID_2113_SEL_VCO_IBIAS_DISABLE	(0)
#define AW_PID_2113_SEL_VCO_IBIAS_DISABLE_VALUE	\
	(AW_PID_2113_SEL_VCO_IBIAS_DISABLE << AW_PID_2113_SEL_VCO_IBIAS_START_BIT)

#define AW_PID_2113_SEL_VCO_IBIAS_ENABLE	(1)
#define AW_PID_2113_SEL_VCO_IBIAS_ENABLE_VALUE	\
	(AW_PID_2113_SEL_VCO_IBIAS_ENABLE << AW_PID_2113_SEL_VCO_IBIAS_START_BIT)

#define AW_PID_2113_SEL_VCO_IBIAS_DEFAULT_VALUE	(0)
#define AW_PID_2113_SEL_VCO_IBIAS_DEFAULT	\
	(AW_PID_2113_SEL_VCO_IBIAS_DEFAULT_VALUE << AW_PID_2113_SEL_VCO_IBIAS_START_BIT)

/* EN_VCO_IBIAS bit 3 (ISNCTRL2 0x53) */
#define AW_PID_2113_EN_VCO_IBIAS_START_BIT	(3)
#define AW_PID_2113_EN_VCO_IBIAS_BITS_LEN	(1)
#define AW_PID_2113_EN_VCO_IBIAS_MASK	\
	(~(((1<<AW_PID_2113_EN_VCO_IBIAS_BITS_LEN)-1) << AW_PID_2113_EN_VCO_IBIAS_START_BIT))

#define AW_PID_2113_EN_VCO_IBIAS_DISABLE	(0)
#define AW_PID_2113_EN_VCO_IBIAS_DISABLE_VALUE	\
	(AW_PID_2113_EN_VCO_IBIAS_DISABLE << AW_PID_2113_EN_VCO_IBIAS_START_BIT)

#define AW_PID_2113_EN_VCO_IBIAS_ENABLE	(1)
#define AW_PID_2113_EN_VCO_IBIAS_ENABLE_VALUE	\
	(AW_PID_2113_EN_VCO_IBIAS_ENABLE << AW_PID_2113_EN_VCO_IBIAS_START_BIT)

#define AW_PID_2113_EN_VCO_IBIAS_DEFAULT_VALUE	(0)
#define AW_PID_2113_EN_VCO_IBIAS_DEFAULT	\
	(AW_PID_2113_EN_VCO_IBIAS_DEFAULT_VALUE << AW_PID_2113_EN_VCO_IBIAS_START_BIT)

/* ISN_SDMCAP_SEL bit 2 (ISNCTRL2 0x53) */
#define AW_PID_2113_ISN_SDMCAP_SEL_START_BIT	(2)
#define AW_PID_2113_ISN_SDMCAP_SEL_BITS_LEN	(1)
#define AW_PID_2113_ISN_SDMCAP_SEL_MASK	\
	(~(((1<<AW_PID_2113_ISN_SDMCAP_SEL_BITS_LEN)-1) << AW_PID_2113_ISN_SDMCAP_SEL_START_BIT))

#define AW_PID_2113_ISN_SDMCAP_SEL_DEFAULT_VALUE	(0)
#define AW_PID_2113_ISN_SDMCAP_SEL_DEFAULT	\
	(AW_PID_2113_ISN_SDMCAP_SEL_DEFAULT_VALUE << AW_PID_2113_ISN_SDMCAP_SEL_START_BIT)

/* ISN_VLDO_SEL bit 1 (ISNCTRL2 0x53) */
#define AW_PID_2113_ISN_VLDO_SEL_START_BIT	(1)
#define AW_PID_2113_ISN_VLDO_SEL_BITS_LEN	(1)
#define AW_PID_2113_ISN_VLDO_SEL_MASK	\
	(~(((1<<AW_PID_2113_ISN_VLDO_SEL_BITS_LEN)-1) << AW_PID_2113_ISN_VLDO_SEL_START_BIT))

#define AW_PID_2113_ISN_VLDO_SEL_DEFAULT_VALUE	(0)
#define AW_PID_2113_ISN_VLDO_SEL_DEFAULT	\
	(AW_PID_2113_ISN_VLDO_SEL_DEFAULT_VALUE << AW_PID_2113_ISN_VLDO_SEL_START_BIT)

/* ISN_EN_BACKUP bit 0 (ISNCTRL2 0x53) */
#define AW_PID_2113_ISN_EN_BACKUP_START_BIT	(0)
#define AW_PID_2113_ISN_EN_BACKUP_BITS_LEN	(1)
#define AW_PID_2113_ISN_EN_BACKUP_MASK	\
	(~(((1<<AW_PID_2113_ISN_EN_BACKUP_BITS_LEN)-1) << AW_PID_2113_ISN_EN_BACKUP_START_BIT))

#define AW_PID_2113_ISN_EN_BACKUP_DISABLE	(0)
#define AW_PID_2113_ISN_EN_BACKUP_DISABLE_VALUE	\
	(AW_PID_2113_ISN_EN_BACKUP_DISABLE << AW_PID_2113_ISN_EN_BACKUP_START_BIT)

#define AW_PID_2113_ISN_EN_BACKUP_ENABLE	(1)
#define AW_PID_2113_ISN_EN_BACKUP_ENABLE_VALUE	\
	(AW_PID_2113_ISN_EN_BACKUP_ENABLE << AW_PID_2113_ISN_EN_BACKUP_START_BIT)

#define AW_PID_2113_ISN_EN_BACKUP_DEFAULT_VALUE	(0)
#define AW_PID_2113_ISN_EN_BACKUP_DEFAULT	\
	(AW_PID_2113_ISN_EN_BACKUP_DEFAULT_VALUE << AW_PID_2113_ISN_EN_BACKUP_START_BIT)

/* default value of ISNCTRL2 (0x53) */
/* #define AW_PID_2113_ISNCTRL2_DEFAULT		(0x8000) */

/* PLLCTRL1 (0x54) detail */
/* FLT_FRC bit 15 (PLLCTRL1 0x54) */
#define AW_PID_2113_FLT_FRC_START_BIT	(15)
#define AW_PID_2113_FLT_FRC_BITS_LEN	(1)
#define AW_PID_2113_FLT_FRC_MASK	\
	(~(((1<<AW_PID_2113_FLT_FRC_BITS_LEN)-1) << AW_PID_2113_FLT_FRC_START_BIT))

#define AW_PID_2113_FLT_FRC_OFF	(0)
#define AW_PID_2113_FLT_FRC_OFF_VALUE	\
	(AW_PID_2113_FLT_FRC_OFF << AW_PID_2113_FLT_FRC_START_BIT)

#define AW_PID_2113_FLT_FRC_ON	(1)
#define AW_PID_2113_FLT_FRC_ON_VALUE	\
	(AW_PID_2113_FLT_FRC_ON << AW_PID_2113_FLT_FRC_START_BIT)

#define AW_PID_2113_FLT_FRC_DEFAULT_VALUE	(0)
#define AW_PID_2113_FLT_FRC_DEFAULT	\
	(AW_PID_2113_FLT_FRC_DEFAULT_VALUE << AW_PID_2113_FLT_FRC_START_BIT)

/* PLL_PAR_SEL bit 14 (PLLCTRL1 0x54) */
#define AW_PID_2113_PLL_PAR_SEL_START_BIT	(14)
#define AW_PID_2113_PLL_PAR_SEL_BITS_LEN	(1)
#define AW_PID_2113_PLL_PAR_SEL_MASK	\
	(~(((1<<AW_PID_2113_PLL_PAR_SEL_BITS_LEN)-1) << AW_PID_2113_PLL_PAR_SEL_START_BIT))

#define AW_PID_2113_PLL_PAR_SEL_1921	(0)
#define AW_PID_2113_PLL_PAR_SEL_1921_VALUE	\
	(AW_PID_2113_PLL_PAR_SEL_1921 << AW_PID_2113_PLL_PAR_SEL_START_BIT)

#define AW_PID_2113_PLL_PAR_SEL_1852	(1)
#define AW_PID_2113_PLL_PAR_SEL_1852_VALUE	\
	(AW_PID_2113_PLL_PAR_SEL_1852 << AW_PID_2113_PLL_PAR_SEL_START_BIT)

#define AW_PID_2113_PLL_PAR_SEL_DEFAULT_VALUE	(0)
#define AW_PID_2113_PLL_PAR_SEL_DEFAULT	\
	(AW_PID_2113_PLL_PAR_SEL_DEFAULT_VALUE << AW_PID_2113_PLL_PAR_SEL_START_BIT)

/* PLL_PFD_DLY bit 13:12 (PLLCTRL1 0x54) */
#define AW_PID_2113_PLL_PFD_DLY_START_BIT	(12)
#define AW_PID_2113_PLL_PFD_DLY_BITS_LEN	(2)
#define AW_PID_2113_PLL_PFD_DLY_MASK	\
	(~(((1<<AW_PID_2113_PLL_PFD_DLY_BITS_LEN)-1) << AW_PID_2113_PLL_PFD_DLY_START_BIT))

#define AW_PID_2113_PLL_PFD_DLY_DEFAULT_VALUE	(1)
#define AW_PID_2113_PLL_PFD_DLY_DEFAULT	\
	(AW_PID_2113_PLL_PFD_DLY_DEFAULT_VALUE << AW_PID_2113_PLL_PFD_DLY_START_BIT)

/* PLL_CP2_SEL bit 11:8 (PLLCTRL1 0x54) */
#define AW_PID_2113_PLL_CP2_SEL_START_BIT	(8)
#define AW_PID_2113_PLL_CP2_SEL_BITS_LEN	(4)
#define AW_PID_2113_PLL_CP2_SEL_MASK	\
	(~(((1<<AW_PID_2113_PLL_CP2_SEL_BITS_LEN)-1) << AW_PID_2113_PLL_CP2_SEL_START_BIT))

#define AW_PID_2113_PLL_CP2_SEL_0NA	(0)
#define AW_PID_2113_PLL_CP2_SEL_0NA_VALUE	\
	(AW_PID_2113_PLL_CP2_SEL_0NA << AW_PID_2113_PLL_CP2_SEL_START_BIT)

#define AW_PID_2113_PLL_CP2_SEL_40NA	(1)
#define AW_PID_2113_PLL_CP2_SEL_40NA_VALUE	\
	(AW_PID_2113_PLL_CP2_SEL_40NA << AW_PID_2113_PLL_CP2_SEL_START_BIT)

#define AW_PID_2113_PLL_CP2_SEL_80NA	(2)
#define AW_PID_2113_PLL_CP2_SEL_80NA_VALUE	\
	(AW_PID_2113_PLL_CP2_SEL_80NA << AW_PID_2113_PLL_CP2_SEL_START_BIT)

#define AW_PID_2113_PLL_CP2_SEL_120NA	(3)
#define AW_PID_2113_PLL_CP2_SEL_120NA_VALUE	\
	(AW_PID_2113_PLL_CP2_SEL_120NA << AW_PID_2113_PLL_CP2_SEL_START_BIT)

#define AW_PID_2113_PLL_CP2_SEL_160NA	(4)
#define AW_PID_2113_PLL_CP2_SEL_160NA_VALUE	\
	(AW_PID_2113_PLL_CP2_SEL_160NA << AW_PID_2113_PLL_CP2_SEL_START_BIT)

#define AW_PID_2113_PLL_CP2_SEL_600NA	(15)
#define AW_PID_2113_PLL_CP2_SEL_600NA_VALUE	\
	(AW_PID_2113_PLL_CP2_SEL_600NA << AW_PID_2113_PLL_CP2_SEL_START_BIT)

#define AW_PID_2113_PLL_CP2_SEL_DEFAULT_VALUE	(0x7)
#define AW_PID_2113_PLL_CP2_SEL_DEFAULT	\
	(AW_PID_2113_PLL_CP2_SEL_DEFAULT_VALUE << AW_PID_2113_PLL_CP2_SEL_START_BIT)

/* CCO_MUX bit 6 (PLLCTRL1 0x54) */
#define AW_PID_2113_CCO_MUX_START_BIT	(6)
#define AW_PID_2113_CCO_MUX_BITS_LEN	(1)
#define AW_PID_2113_CCO_MUX_MASK	\
	(~(((1<<AW_PID_2113_CCO_MUX_BITS_LEN)-1) << AW_PID_2113_CCO_MUX_START_BIT))

#define AW_PID_2113_CCO_MUX_DIVIDED	(0)
#define AW_PID_2113_CCO_MUX_DIVIDED_VALUE	\
	(AW_PID_2113_CCO_MUX_DIVIDED << AW_PID_2113_CCO_MUX_START_BIT)

#define AW_PID_2113_CCO_MUX_BYPASS	(1)
#define AW_PID_2113_CCO_MUX_BYPASS_VALUE	\
	(AW_PID_2113_CCO_MUX_BYPASS << AW_PID_2113_CCO_MUX_START_BIT)

#define AW_PID_2113_CCO_MUX_DEFAULT_VALUE	(0)
#define AW_PID_2113_CCO_MUX_DEFAULT	\
	(AW_PID_2113_CCO_MUX_DEFAULT_VALUE << AW_PID_2113_CCO_MUX_START_BIT)

/* PLLDBG bit 5 (PLLCTRL1 0x54) */
#define AW_PID_2113_PLLDBG_START_BIT	(5)
#define AW_PID_2113_PLLDBG_BITS_LEN	(1)
#define AW_PID_2113_PLLDBG_MASK	\
	(~(((1<<AW_PID_2113_PLLDBG_BITS_LEN)-1) << AW_PID_2113_PLLDBG_START_BIT))

#define AW_PID_2113_PLLDBG_DEFAULT_VALUE	(0)
#define AW_PID_2113_PLLDBG_DEFAULT	\
	(AW_PID_2113_PLLDBG_DEFAULT_VALUE << AW_PID_2113_PLLDBG_START_BIT)

/* PLL_CP1_SEL bit 4:0 (PLLCTRL1 0x54) */
#define AW_PID_2113_PLL_CP1_SEL_START_BIT	(0)
#define AW_PID_2113_PLL_CP1_SEL_BITS_LEN	(5)
#define AW_PID_2113_PLL_CP1_SEL_MASK	\
	(~(((1<<AW_PID_2113_PLL_CP1_SEL_BITS_LEN)-1) << AW_PID_2113_PLL_CP1_SEL_START_BIT))

#define AW_PID_2113_PLL_CP1_SEL_0UA	(0)
#define AW_PID_2113_PLL_CP1_SEL_0UA_VALUE	\
	(AW_PID_2113_PLL_CP1_SEL_0UA << AW_PID_2113_PLL_CP1_SEL_START_BIT)

#define AW_PID_2113_PLL_CP1_SEL_40UA	(1)
#define AW_PID_2113_PLL_CP1_SEL_40UA_VALUE	\
	(AW_PID_2113_PLL_CP1_SEL_40UA << AW_PID_2113_PLL_CP1_SEL_START_BIT)

#define AW_PID_2113_PLL_CP1_SEL_80UA	(2)
#define AW_PID_2113_PLL_CP1_SEL_80UA_VALUE	\
	(AW_PID_2113_PLL_CP1_SEL_80UA << AW_PID_2113_PLL_CP1_SEL_START_BIT)

#define AW_PID_2113_PLL_CP1_SEL_120UA	(3)
#define AW_PID_2113_PLL_CP1_SEL_120UA_VALUE	\
	(AW_PID_2113_PLL_CP1_SEL_120UA << AW_PID_2113_PLL_CP1_SEL_START_BIT)

#define AW_PID_2113_PLL_CP1_SEL_160UA	(4)
#define AW_PID_2113_PLL_CP1_SEL_160UA_VALUE	\
	(AW_PID_2113_PLL_CP1_SEL_160UA << AW_PID_2113_PLL_CP1_SEL_START_BIT)

#define AW_PID_2113_PLL_CP1_SEL_1240UA	(31)
#define AW_PID_2113_PLL_CP1_SEL_1240UA_VALUE	\
	(AW_PID_2113_PLL_CP1_SEL_1240UA << AW_PID_2113_PLL_CP1_SEL_START_BIT)

#define AW_PID_2113_PLL_CP1_SEL_DEFAULT_VALUE	(0x8)
#define AW_PID_2113_PLL_CP1_SEL_DEFAULT	\
	(AW_PID_2113_PLL_CP1_SEL_DEFAULT_VALUE << AW_PID_2113_PLL_CP1_SEL_START_BIT)

/* default value of PLLCTRL1 (0x54) */
/* #define AW_PID_2113_PLLCTRL1_DEFAULT		(0x1708) */

/* PLLCTRL2 (0x55) detail */
/* PLL_GM_SEL bit 15 (PLLCTRL2 0x55) */
#define AW_PID_2113_PLL_GM_SEL_START_BIT	(15)
#define AW_PID_2113_PLL_GM_SEL_BITS_LEN	(1)
#define AW_PID_2113_PLL_GM_SEL_MASK	\
	(~(((1<<AW_PID_2113_PLL_GM_SEL_BITS_LEN)-1) << AW_PID_2113_PLL_GM_SEL_START_BIT))

#define AW_PID_2113_PLL_GM_SEL_SMALL	(0)
#define AW_PID_2113_PLL_GM_SEL_SMALL_VALUE	\
	(AW_PID_2113_PLL_GM_SEL_SMALL << AW_PID_2113_PLL_GM_SEL_START_BIT)

#define AW_PID_2113_PLL_GM_SEL_LARGE	(1)
#define AW_PID_2113_PLL_GM_SEL_LARGE_VALUE	\
	(AW_PID_2113_PLL_GM_SEL_LARGE << AW_PID_2113_PLL_GM_SEL_START_BIT)

#define AW_PID_2113_PLL_GM_SEL_DEFAULT_VALUE	(0)
#define AW_PID_2113_PLL_GM_SEL_DEFAULT	\
	(AW_PID_2113_PLL_GM_SEL_DEFAULT_VALUE << AW_PID_2113_PLL_GM_SEL_START_BIT)

/* PLL_DIV_IN bit 14:8 (PLLCTRL2 0x55) */
#define AW_PID_2113_PLL_DIV_IN_START_BIT	(8)
#define AW_PID_2113_PLL_DIV_IN_BITS_LEN	(7)
#define AW_PID_2113_PLL_DIV_IN_MASK	\
	(~(((1<<AW_PID_2113_PLL_DIV_IN_BITS_LEN)-1) << AW_PID_2113_PLL_DIV_IN_START_BIT))

#define AW_PID_2113_PLL_DIV_IN_RESERVED	(0)
#define AW_PID_2113_PLL_DIV_IN_RESERVED_VALUE	\
	(AW_PID_2113_PLL_DIV_IN_RESERVED << AW_PID_2113_PLL_DIV_IN_START_BIT)

#define AW_PID_2113_PLL_DIV_IN_1	(1)
#define AW_PID_2113_PLL_DIV_IN_1_VALUE	\
	(AW_PID_2113_PLL_DIV_IN_1 << AW_PID_2113_PLL_DIV_IN_START_BIT)

#define AW_PID_2113_PLL_DIV_IN_2	(2)
#define AW_PID_2113_PLL_DIV_IN_2_VALUE	\
	(AW_PID_2113_PLL_DIV_IN_2 << AW_PID_2113_PLL_DIV_IN_START_BIT)

#define AW_PID_2113_PLL_DIV_IN_3	(3)
#define AW_PID_2113_PLL_DIV_IN_3_VALUE	\
	(AW_PID_2113_PLL_DIV_IN_3 << AW_PID_2113_PLL_DIV_IN_START_BIT)

#define AW_PID_2113_PLL_DIV_IN_4	(4)
#define AW_PID_2113_PLL_DIV_IN_4_VALUE	\
	(AW_PID_2113_PLL_DIV_IN_4 << AW_PID_2113_PLL_DIV_IN_START_BIT)

#define AW_PID_2113_PLL_DIV_IN_5	(5)
#define AW_PID_2113_PLL_DIV_IN_5_VALUE	\
	(AW_PID_2113_PLL_DIV_IN_5 << AW_PID_2113_PLL_DIV_IN_START_BIT)

#define AW_PID_2113_PLL_DIV_IN_31	(31)
#define AW_PID_2113_PLL_DIV_IN_31_VALUE	\
	(AW_PID_2113_PLL_DIV_IN_31 << AW_PID_2113_PLL_DIV_IN_START_BIT)

#define AW_PID_2113_PLL_DIV_IN_DEFAULT_VALUE	(2)
#define AW_PID_2113_PLL_DIV_IN_DEFAULT	\
	(AW_PID_2113_PLL_DIV_IN_DEFAULT_VALUE << AW_PID_2113_PLL_DIV_IN_START_BIT)

/* PLL_RSEL bit 7:0 (PLLCTRL2 0x55) */
#define AW_PID_2113_PLL_RSEL_START_BIT	(0)
#define AW_PID_2113_PLL_RSEL_BITS_LEN	(8)
#define AW_PID_2113_PLL_RSEL_MASK	\
	(~(((1<<AW_PID_2113_PLL_RSEL_BITS_LEN)-1) << AW_PID_2113_PLL_RSEL_START_BIT))

#define AW_PID_2113_PLL_RSEL_0_KOHM	(0)
#define AW_PID_2113_PLL_RSEL_0_KOHM_VALUE	\
	(AW_PID_2113_PLL_RSEL_0_KOHM << AW_PID_2113_PLL_RSEL_START_BIT)

#define AW_PID_2113_PLL_RSEL_2_KOHM	(1)
#define AW_PID_2113_PLL_RSEL_2_KOHM_VALUE	\
	(AW_PID_2113_PLL_RSEL_2_KOHM << AW_PID_2113_PLL_RSEL_START_BIT)

#define AW_PID_2113_PLL_RSEL_510_KOHM	(255)
#define AW_PID_2113_PLL_RSEL_510_KOHM_VALUE	\
	(AW_PID_2113_PLL_RSEL_510_KOHM << AW_PID_2113_PLL_RSEL_START_BIT)

#define AW_PID_2113_PLL_RSEL_DEFAULT_VALUE	(0x2)
#define AW_PID_2113_PLL_RSEL_DEFAULT	\
	(AW_PID_2113_PLL_RSEL_DEFAULT_VALUE << AW_PID_2113_PLL_RSEL_START_BIT)

/* default value of PLLCTRL2 (0x55) */
/* #define AW_PID_2113_PLLCTRL2_DEFAULT		(0x0202) */

/* PLLCTRL3 (0x56) detail */
/* PLL_RZEROS bit 14:12 (PLLCTRL3 0x56) */
#define AW_PID_2113_PLL_RZEROS_START_BIT	(12)
#define AW_PID_2113_PLL_RZEROS_BITS_LEN	(3)
#define AW_PID_2113_PLL_RZEROS_MASK	\
	(~(((1<<AW_PID_2113_PLL_RZEROS_BITS_LEN)-1) << AW_PID_2113_PLL_RZEROS_START_BIT))

#define AW_PID_2113_PLL_RZEROS_0	(0)
#define AW_PID_2113_PLL_RZEROS_0_VALUE	\
	(AW_PID_2113_PLL_RZEROS_0 << AW_PID_2113_PLL_RZEROS_START_BIT)

#define AW_PID_2113_PLL_RZEROS_1	(1)
#define AW_PID_2113_PLL_RZEROS_1_VALUE	\
	(AW_PID_2113_PLL_RZEROS_1 << AW_PID_2113_PLL_RZEROS_START_BIT)

#define AW_PID_2113_PLL_RZEROS_2	(2)
#define AW_PID_2113_PLL_RZEROS_2_VALUE	\
	(AW_PID_2113_PLL_RZEROS_2 << AW_PID_2113_PLL_RZEROS_START_BIT)

#define AW_PID_2113_PLL_RZEROS_3	(3)
#define AW_PID_2113_PLL_RZEROS_3_VALUE	\
	(AW_PID_2113_PLL_RZEROS_3 << AW_PID_2113_PLL_RZEROS_START_BIT)

#define AW_PID_2113_PLL_RZEROS_4	(4)
#define AW_PID_2113_PLL_RZEROS_4_VALUE	\
	(AW_PID_2113_PLL_RZEROS_4 << AW_PID_2113_PLL_RZEROS_START_BIT)

#define AW_PID_2113_PLL_RZEROS_5	(5)
#define AW_PID_2113_PLL_RZEROS_5_VALUE	\
	(AW_PID_2113_PLL_RZEROS_5 << AW_PID_2113_PLL_RZEROS_START_BIT)

#define AW_PID_2113_PLL_RZEROS_6	(6)
#define AW_PID_2113_PLL_RZEROS_6_VALUE	\
	(AW_PID_2113_PLL_RZEROS_6 << AW_PID_2113_PLL_RZEROS_START_BIT)

#define AW_PID_2113_PLL_RZEROS_7	(7)
#define AW_PID_2113_PLL_RZEROS_7_VALUE	\
	(AW_PID_2113_PLL_RZEROS_7 << AW_PID_2113_PLL_RZEROS_START_BIT)

#define AW_PID_2113_PLL_RZEROS_DEFAULT_VALUE	(3)
#define AW_PID_2113_PLL_RZEROS_DEFAULT	\
	(AW_PID_2113_PLL_RZEROS_DEFAULT_VALUE << AW_PID_2113_PLL_RZEROS_START_BIT)

/* PDPLL bit 11 (PLLCTRL3 0x56) */
#define AW_PID_2113_PDPLL_START_BIT	(11)
#define AW_PID_2113_PDPLL_BITS_LEN	(1)
#define AW_PID_2113_PDPLL_MASK	\
	(~(((1<<AW_PID_2113_PDPLL_BITS_LEN)-1) << AW_PID_2113_PDPLL_START_BIT))

#define AW_PID_2113_PDPLL_DISABLE	(0)
#define AW_PID_2113_PDPLL_DISABLE_VALUE	\
	(AW_PID_2113_PDPLL_DISABLE << AW_PID_2113_PDPLL_START_BIT)

#define AW_PID_2113_PDPLL_ENABLE	(1)
#define AW_PID_2113_PDPLL_ENABLE_VALUE	\
	(AW_PID_2113_PDPLL_ENABLE << AW_PID_2113_PDPLL_START_BIT)

#define AW_PID_2113_PDPLL_DEFAULT_VALUE	(1)
#define AW_PID_2113_PDPLL_DEFAULT	\
	(AW_PID_2113_PDPLL_DEFAULT_VALUE << AW_PID_2113_PDPLL_START_BIT)

/* PLL_DIV_FB bit 10:8 (PLLCTRL3 0x56) */
#define AW_PID_2113_PLL_DIV_FB_START_BIT	(8)
#define AW_PID_2113_PLL_DIV_FB_BITS_LEN	(3)
#define AW_PID_2113_PLL_DIV_FB_MASK	\
	(~(((1<<AW_PID_2113_PLL_DIV_FB_BITS_LEN)-1) << AW_PID_2113_PLL_DIV_FB_START_BIT))

#define AW_PID_2113_PLL_DIV_FB_64	(0)
#define AW_PID_2113_PLL_DIV_FB_64_VALUE	\
	(AW_PID_2113_PLL_DIV_FB_64 << AW_PID_2113_PLL_DIV_FB_START_BIT)

#define AW_PID_2113_PLL_DIV_FB_128	(1)
#define AW_PID_2113_PLL_DIV_FB_128_VALUE	\
	(AW_PID_2113_PLL_DIV_FB_128 << AW_PID_2113_PLL_DIV_FB_START_BIT)

#define AW_PID_2113_PLL_DIV_FB_256	(2)
#define AW_PID_2113_PLL_DIV_FB_256_VALUE	\
	(AW_PID_2113_PLL_DIV_FB_256 << AW_PID_2113_PLL_DIV_FB_START_BIT)

#define AW_PID_2113_PLL_DIV_FB_512	(3)
#define AW_PID_2113_PLL_DIV_FB_512_VALUE	\
	(AW_PID_2113_PLL_DIV_FB_512 << AW_PID_2113_PLL_DIV_FB_START_BIT)

#define AW_PID_2113_PLL_DIV_FB_1024	(4)
#define AW_PID_2113_PLL_DIV_FB_1024_VALUE	\
	(AW_PID_2113_PLL_DIV_FB_1024 << AW_PID_2113_PLL_DIV_FB_START_BIT)

#define AW_PID_2113_PLL_DIV_FB_2048	(5)
#define AW_PID_2113_PLL_DIV_FB_2048_VALUE	\
	(AW_PID_2113_PLL_DIV_FB_2048 << AW_PID_2113_PLL_DIV_FB_START_BIT)

#define AW_PID_2113_PLL_DIV_FB_4096	(6)
#define AW_PID_2113_PLL_DIV_FB_4096_VALUE	\
	(AW_PID_2113_PLL_DIV_FB_4096 << AW_PID_2113_PLL_DIV_FB_START_BIT)

#define AW_PID_2113_PLL_DIV_FB_8192	(7)
#define AW_PID_2113_PLL_DIV_FB_8192_VALUE	\
	(AW_PID_2113_PLL_DIV_FB_8192 << AW_PID_2113_PLL_DIV_FB_START_BIT)

#define AW_PID_2113_PLL_DIV_FB_DEFAULT_VALUE	(0)
#define AW_PID_2113_PLL_DIV_FB_DEFAULT	\
	(AW_PID_2113_PLL_DIV_FB_DEFAULT_VALUE << AW_PID_2113_PLL_DIV_FB_START_BIT)

/* PLL_DFT bit 6 (PLLCTRL3 0x56) */
#define AW_PID_2113_PLL_DFT_START_BIT	(6)
#define AW_PID_2113_PLL_DFT_BITS_LEN	(1)
#define AW_PID_2113_PLL_DFT_MASK	\
	(~(((1<<AW_PID_2113_PLL_DFT_BITS_LEN)-1) << AW_PID_2113_PLL_DFT_START_BIT))

#define AW_PID_2113_PLL_DFT_DISABLE	(0)
#define AW_PID_2113_PLL_DFT_DISABLE_VALUE	\
	(AW_PID_2113_PLL_DFT_DISABLE << AW_PID_2113_PLL_DFT_START_BIT)

#define AW_PID_2113_PLL_DFT_ENABLE	(1)
#define AW_PID_2113_PLL_DFT_ENABLE_VALUE	\
	(AW_PID_2113_PLL_DFT_ENABLE << AW_PID_2113_PLL_DFT_START_BIT)

#define AW_PID_2113_PLL_DFT_DEFAULT_VALUE	(0)
#define AW_PID_2113_PLL_DFT_DEFAULT	\
	(AW_PID_2113_PLL_DFT_DEFAULT_VALUE << AW_PID_2113_PLL_DFT_START_BIT)

/* PLL_IDFT bit 5:0 (PLLCTRL3 0x56) */
#define AW_PID_2113_PLL_IDFT_START_BIT	(0)
#define AW_PID_2113_PLL_IDFT_BITS_LEN	(6)
#define AW_PID_2113_PLL_IDFT_MASK	\
	(~(((1<<AW_PID_2113_PLL_IDFT_BITS_LEN)-1) << AW_PID_2113_PLL_IDFT_START_BIT))

#define AW_PID_2113_PLL_IDFT_0UA	(63)
#define AW_PID_2113_PLL_IDFT_0UA_VALUE	\
	(AW_PID_2113_PLL_IDFT_0UA << AW_PID_2113_PLL_IDFT_START_BIT)

#define AW_PID_2113_PLL_IDFT_20UA	(62)
#define AW_PID_2113_PLL_IDFT_20UA_VALUE	\
	(AW_PID_2113_PLL_IDFT_20UA << AW_PID_2113_PLL_IDFT_START_BIT)

#define AW_PID_2113_PLL_IDFT_40UA	(61)
#define AW_PID_2113_PLL_IDFT_40UA_VALUE	\
	(AW_PID_2113_PLL_IDFT_40UA << AW_PID_2113_PLL_IDFT_START_BIT)

#define AW_PID_2113_PLL_IDFT_60UA	(60)
#define AW_PID_2113_PLL_IDFT_60UA_VALUE	\
	(AW_PID_2113_PLL_IDFT_60UA << AW_PID_2113_PLL_IDFT_START_BIT)

#define AW_PID_2113_PLL_IDFT_80UA	(59)
#define AW_PID_2113_PLL_IDFT_80UA_VALUE	\
	(AW_PID_2113_PLL_IDFT_80UA << AW_PID_2113_PLL_IDFT_START_BIT)

#define AW_PID_2113_PLL_IDFT_100UA	(58)
#define AW_PID_2113_PLL_IDFT_100UA_VALUE	\
	(AW_PID_2113_PLL_IDFT_100UA << AW_PID_2113_PLL_IDFT_START_BIT)

#define AW_PID_2113_PLL_IDFT_120UA	(57)
#define AW_PID_2113_PLL_IDFT_120UA_VALUE	\
	(AW_PID_2113_PLL_IDFT_120UA << AW_PID_2113_PLL_IDFT_START_BIT)

#define AW_PID_2113_PLL_IDFT_140UA	(56)
#define AW_PID_2113_PLL_IDFT_140UA_VALUE	\
	(AW_PID_2113_PLL_IDFT_140UA << AW_PID_2113_PLL_IDFT_START_BIT)

#define AW_PID_2113_PLL_IDFT_DEFAULT_VALUE	(0)
#define AW_PID_2113_PLL_IDFT_DEFAULT	\
	(AW_PID_2113_PLL_IDFT_DEFAULT_VALUE << AW_PID_2113_PLL_IDFT_START_BIT)

/* default value of PLLCTRL3 (0x56) */
/* #define AW_PID_2113_PLLCTRL3_DEFAULT		(0x3800) */

/* CDACTRL1 (0x57) detail */
/* ADP_GAIN bit 15 (CDACTRL1 0x57) */
#define AW_PID_2113_ADP_GAIN_START_BIT	(15)
#define AW_PID_2113_ADP_GAIN_BITS_LEN	(1)
#define AW_PID_2113_ADP_GAIN_MASK	\
	(~(((1<<AW_PID_2113_ADP_GAIN_BITS_LEN)-1) << AW_PID_2113_ADP_GAIN_START_BIT))

#define AW_PID_2113_ADP_GAIN_REG	(0)
#define AW_PID_2113_ADP_GAIN_REG_VALUE	\
	(AW_PID_2113_ADP_GAIN_REG << AW_PID_2113_ADP_GAIN_START_BIT)

#define AW_PID_2113_ADP_GAIN_GEN	(1)
#define AW_PID_2113_ADP_GAIN_GEN_VALUE	\
	(AW_PID_2113_ADP_GAIN_GEN << AW_PID_2113_ADP_GAIN_START_BIT)

#define AW_PID_2113_ADP_GAIN_DEFAULT_VALUE	(1)
#define AW_PID_2113_ADP_GAIN_DEFAULT	\
	(AW_PID_2113_ADP_GAIN_DEFAULT_VALUE << AW_PID_2113_ADP_GAIN_START_BIT)

/* LN_DLYB bit 14 (CDACTRL1 0x57) */
#define AW_PID_2113_LN_DLYB_START_BIT	(14)
#define AW_PID_2113_LN_DLYB_BITS_LEN	(1)
#define AW_PID_2113_LN_DLYB_MASK	\
	(~(((1<<AW_PID_2113_LN_DLYB_BITS_LEN)-1) << AW_PID_2113_LN_DLYB_START_BIT))

#define AW_PID_2113_LN_DLYB_1P2NS	(0)
#define AW_PID_2113_LN_DLYB_1P2NS_VALUE	\
	(AW_PID_2113_LN_DLYB_1P2NS << AW_PID_2113_LN_DLYB_START_BIT)

#define AW_PID_2113_LN_DLYB_2P5NS	(1)
#define AW_PID_2113_LN_DLYB_2P5NS_VALUE	\
	(AW_PID_2113_LN_DLYB_2P5NS << AW_PID_2113_LN_DLYB_START_BIT)

#define AW_PID_2113_LN_DLYB_DEFAULT_VALUE	(0)
#define AW_PID_2113_LN_DLYB_DEFAULT	\
	(AW_PID_2113_LN_DLYB_DEFAULT_VALUE << AW_PID_2113_LN_DLYB_START_BIT)

/* DDT_GTDR bit 13:12 (CDACTRL1 0x57) */
#define AW_PID_2113_DDT_GTDR_START_BIT	(12)
#define AW_PID_2113_DDT_GTDR_BITS_LEN	(2)
#define AW_PID_2113_DDT_GTDR_MASK	\
	(~(((1<<AW_PID_2113_DDT_GTDR_BITS_LEN)-1) << AW_PID_2113_DDT_GTDR_START_BIT))

#define AW_PID_2113_DDT_GTDR_14NS	(0)
#define AW_PID_2113_DDT_GTDR_14NS_VALUE	\
	(AW_PID_2113_DDT_GTDR_14NS << AW_PID_2113_DDT_GTDR_START_BIT)

#define AW_PID_2113_DDT_GTDR_17NS	(1)
#define AW_PID_2113_DDT_GTDR_17NS_VALUE	\
	(AW_PID_2113_DDT_GTDR_17NS << AW_PID_2113_DDT_GTDR_START_BIT)

#define AW_PID_2113_DDT_GTDR_DEFAULT_VALUE	(0)
#define AW_PID_2113_DDT_GTDR_DEFAULT	\
	(AW_PID_2113_DDT_GTDR_DEFAULT_VALUE << AW_PID_2113_DDT_GTDR_START_BIT)

/* VCOM_FLT_RC bit 11 (CDACTRL1 0x57) */
#define AW_PID_2113_VCOM_FLT_RC_START_BIT	(11)
#define AW_PID_2113_VCOM_FLT_RC_BITS_LEN	(1)
#define AW_PID_2113_VCOM_FLT_RC_MASK	\
	(~(((1<<AW_PID_2113_VCOM_FLT_RC_BITS_LEN)-1) << AW_PID_2113_VCOM_FLT_RC_START_BIT))

#define AW_PID_2113_VCOM_FLT_RC_3_KHZ	(0)
#define AW_PID_2113_VCOM_FLT_RC_3_KHZ_VALUE	\
	(AW_PID_2113_VCOM_FLT_RC_3_KHZ << AW_PID_2113_VCOM_FLT_RC_START_BIT)

#define AW_PID_2113_VCOM_FLT_RC_10_KHZ	(1)
#define AW_PID_2113_VCOM_FLT_RC_10_KHZ_VALUE	\
	(AW_PID_2113_VCOM_FLT_RC_10_KHZ << AW_PID_2113_VCOM_FLT_RC_START_BIT)

#define AW_PID_2113_VCOM_FLT_RC_DEFAULT_VALUE	(0)
#define AW_PID_2113_VCOM_FLT_RC_DEFAULT	\
	(AW_PID_2113_VCOM_FLT_RC_DEFAULT_VALUE << AW_PID_2113_VCOM_FLT_RC_START_BIT)

/* AMP_OPD bit 10 (CDACTRL1 0x57) */
#define AW_PID_2113_AMP_OPD_START_BIT	(10)
#define AW_PID_2113_AMP_OPD_BITS_LEN	(1)
#define AW_PID_2113_AMP_OPD_MASK	\
	(~(((1<<AW_PID_2113_AMP_OPD_BITS_LEN)-1) << AW_PID_2113_AMP_OPD_START_BIT))

#define AW_PID_2113_AMP_OPD_DISABLE	(0)
#define AW_PID_2113_AMP_OPD_DISABLE_VALUE	\
	(AW_PID_2113_AMP_OPD_DISABLE << AW_PID_2113_AMP_OPD_START_BIT)

#define AW_PID_2113_AMP_OPD_ENABLE	(1)
#define AW_PID_2113_AMP_OPD_ENABLE_VALUE	\
	(AW_PID_2113_AMP_OPD_ENABLE << AW_PID_2113_AMP_OPD_START_BIT)

#define AW_PID_2113_AMP_OPD_DEFAULT_VALUE	(1)
#define AW_PID_2113_AMP_OPD_DEFAULT	\
	(AW_PID_2113_AMP_OPD_DEFAULT_VALUE << AW_PID_2113_AMP_OPD_START_BIT)

/* AMP_POPT bit 9:8 (CDACTRL1 0x57) */
#define AW_PID_2113_AMP_POPT_START_BIT	(8)
#define AW_PID_2113_AMP_POPT_BITS_LEN	(2)
#define AW_PID_2113_AMP_POPT_MASK	\
	(~(((1<<AW_PID_2113_AMP_POPT_BITS_LEN)-1) << AW_PID_2113_AMP_POPT_START_BIT))

#define AW_PID_2113_AMP_POPT_0P4MS	(0)
#define AW_PID_2113_AMP_POPT_0P4MS_VALUE	\
	(AW_PID_2113_AMP_POPT_0P4MS << AW_PID_2113_AMP_POPT_START_BIT)

#define AW_PID_2113_AMP_POPT_1P6MS	(1)
#define AW_PID_2113_AMP_POPT_1P6MS_VALUE	\
	(AW_PID_2113_AMP_POPT_1P6MS << AW_PID_2113_AMP_POPT_START_BIT)

#define AW_PID_2113_AMP_POPT_6P4MS	(2)
#define AW_PID_2113_AMP_POPT_6P4MS_VALUE	\
	(AW_PID_2113_AMP_POPT_6P4MS << AW_PID_2113_AMP_POPT_START_BIT)

#define AW_PID_2113_AMP_POPT_12P8MS	(3)
#define AW_PID_2113_AMP_POPT_12P8MS_VALUE	\
	(AW_PID_2113_AMP_POPT_12P8MS << AW_PID_2113_AMP_POPT_START_BIT)

#define AW_PID_2113_AMP_POPT_DEFAULT_VALUE	(0)
#define AW_PID_2113_AMP_POPT_DEFAULT	\
	(AW_PID_2113_AMP_POPT_DEFAULT_VALUE << AW_PID_2113_AMP_POPT_START_BIT)

/* T_OCP bit 7 (CDACTRL1 0x57) */
#define AW_PID_2113_T_OCP_START_BIT	(7)
#define AW_PID_2113_T_OCP_BITS_LEN	(1)
#define AW_PID_2113_T_OCP_MASK	\
	(~(((1<<AW_PID_2113_T_OCP_BITS_LEN)-1) << AW_PID_2113_T_OCP_START_BIT))

#define AW_PID_2113_T_OCP_0MS	(0)
#define AW_PID_2113_T_OCP_0MS_VALUE	\
	(AW_PID_2113_T_OCP_0MS << AW_PID_2113_T_OCP_START_BIT)

#define AW_PID_2113_T_OCP_200MS	(1)
#define AW_PID_2113_T_OCP_200MS_VALUE	\
	(AW_PID_2113_T_OCP_200MS << AW_PID_2113_T_OCP_START_BIT)

#define AW_PID_2113_T_OCP_DEFAULT_VALUE	(0)
#define AW_PID_2113_T_OCP_DEFAULT	\
	(AW_PID_2113_T_OCP_DEFAULT_VALUE << AW_PID_2113_T_OCP_START_BIT)

/* CDA_SEL_RES bit 6 (CDACTRL1 0x57) */
#define AW_PID_2113_CDA_SEL_RES_START_BIT	(6)
#define AW_PID_2113_CDA_SEL_RES_BITS_LEN	(1)
#define AW_PID_2113_CDA_SEL_RES_MASK	\
	(~(((1<<AW_PID_2113_CDA_SEL_RES_BITS_LEN)-1) << AW_PID_2113_CDA_SEL_RES_START_BIT))

#define AW_PID_2113_CDA_SEL_RES_DEFAULT_VALUE	(1)
#define AW_PID_2113_CDA_SEL_RES_DEFAULT	\
	(AW_PID_2113_CDA_SEL_RES_DEFAULT_VALUE << AW_PID_2113_CDA_SEL_RES_START_BIT)

/* AMP_R2 bit 5:3 (CDACTRL1 0x57) */
#define AW_PID_2113_AMP_R2_START_BIT	(3)
#define AW_PID_2113_AMP_R2_BITS_LEN	(3)
#define AW_PID_2113_AMP_R2_MASK	\
	(~(((1<<AW_PID_2113_AMP_R2_BITS_LEN)-1) << AW_PID_2113_AMP_R2_START_BIT))

#define AW_PID_2113_AMP_R2_140KHZ	(0)
#define AW_PID_2113_AMP_R2_140KHZ_VALUE	\
	(AW_PID_2113_AMP_R2_140KHZ << AW_PID_2113_AMP_R2_START_BIT)

#define AW_PID_2113_AMP_R2_120KHZ	(1)
#define AW_PID_2113_AMP_R2_120KHZ_VALUE	\
	(AW_PID_2113_AMP_R2_120KHZ << AW_PID_2113_AMP_R2_START_BIT)

#define AW_PID_2113_AMP_R2_80KHZ	(2)
#define AW_PID_2113_AMP_R2_80KHZ_VALUE	\
	(AW_PID_2113_AMP_R2_80KHZ << AW_PID_2113_AMP_R2_START_BIT)

#define AW_PID_2113_AMP_R2_60KHZ	(3)
#define AW_PID_2113_AMP_R2_60KHZ_VALUE	\
	(AW_PID_2113_AMP_R2_60KHZ << AW_PID_2113_AMP_R2_START_BIT)

#define AW_PID_2113_AMP_R2_40KHZ	(4)
#define AW_PID_2113_AMP_R2_40KHZ_VALUE	\
	(AW_PID_2113_AMP_R2_40KHZ << AW_PID_2113_AMP_R2_START_BIT)

#define AW_PID_2113_AMP_R2_30KHZ	(5)
#define AW_PID_2113_AMP_R2_30KHZ_VALUE	\
	(AW_PID_2113_AMP_R2_30KHZ << AW_PID_2113_AMP_R2_START_BIT)

#define AW_PID_2113_AMP_R2_20KHZ	(6)
#define AW_PID_2113_AMP_R2_20KHZ_VALUE	\
	(AW_PID_2113_AMP_R2_20KHZ << AW_PID_2113_AMP_R2_START_BIT)

#define AW_PID_2113_AMP_R2_15KHZ	(7)
#define AW_PID_2113_AMP_R2_15KHZ_VALUE	\
	(AW_PID_2113_AMP_R2_15KHZ << AW_PID_2113_AMP_R2_START_BIT)

#define AW_PID_2113_AMP_R2_DEFAULT_VALUE	(1)
#define AW_PID_2113_AMP_R2_DEFAULT	\
	(AW_PID_2113_AMP_R2_DEFAULT_VALUE << AW_PID_2113_AMP_R2_START_BIT)

/* HN_DLYB bit 2 (CDACTRL1 0x57) */
#define AW_PID_2113_HN_DLYB_START_BIT	(2)
#define AW_PID_2113_HN_DLYB_BITS_LEN	(1)
#define AW_PID_2113_HN_DLYB_MASK	\
	(~(((1<<AW_PID_2113_HN_DLYB_BITS_LEN)-1) << AW_PID_2113_HN_DLYB_START_BIT))

#define AW_PID_2113_HN_DLYB_1P2NS	(0)
#define AW_PID_2113_HN_DLYB_1P2NS_VALUE	\
	(AW_PID_2113_HN_DLYB_1P2NS << AW_PID_2113_HN_DLYB_START_BIT)

#define AW_PID_2113_HN_DLYB_2P5NS	(1)
#define AW_PID_2113_HN_DLYB_2P5NS_VALUE	\
	(AW_PID_2113_HN_DLYB_2P5NS << AW_PID_2113_HN_DLYB_START_BIT)

#define AW_PID_2113_HN_DLYB_DEFAULT_VALUE	(0)
#define AW_PID_2113_HN_DLYB_DEFAULT	\
	(AW_PID_2113_HN_DLYB_DEFAULT_VALUE << AW_PID_2113_HN_DLYB_START_BIT)

/* CLASSD_LDO bit 1 (CDACTRL1 0x57) */
#define AW_PID_2113_CLASSD_LDO_START_BIT	(1)
#define AW_PID_2113_CLASSD_LDO_BITS_LEN	(1)
#define AW_PID_2113_CLASSD_LDO_MASK	\
	(~(((1<<AW_PID_2113_CLASSD_LDO_BITS_LEN)-1) << AW_PID_2113_CLASSD_LDO_START_BIT))

#define AW_PID_2113_CLASSD_LDO_4P4V	(0)
#define AW_PID_2113_CLASSD_LDO_4P4V_VALUE	\
	(AW_PID_2113_CLASSD_LDO_4P4V << AW_PID_2113_CLASSD_LDO_START_BIT)

#define AW_PID_2113_CLASSD_LDO_4P8V	(1)
#define AW_PID_2113_CLASSD_LDO_4P8V_VALUE	\
	(AW_PID_2113_CLASSD_LDO_4P8V << AW_PID_2113_CLASSD_LDO_START_BIT)

#define AW_PID_2113_CLASSD_LDO_DEFAULT_VALUE	(0)
#define AW_PID_2113_CLASSD_LDO_DEFAULT	\
	(AW_PID_2113_CLASSD_LDO_DEFAULT_VALUE << AW_PID_2113_CLASSD_LDO_START_BIT)

/* CDA_HN_DEG bit 0 (CDACTRL1 0x57) */
#define AW_PID_2113_CDA_HN_DEG_START_BIT	(0)
#define AW_PID_2113_CDA_HN_DEG_BITS_LEN	(1)
#define AW_PID_2113_CDA_HN_DEG_MASK	\
	(~(((1<<AW_PID_2113_CDA_HN_DEG_BITS_LEN)-1) << AW_PID_2113_CDA_HN_DEG_START_BIT))

#define AW_PID_2113_CDA_HN_DEG_DISABLE	(0)
#define AW_PID_2113_CDA_HN_DEG_DISABLE_VALUE	\
	(AW_PID_2113_CDA_HN_DEG_DISABLE << AW_PID_2113_CDA_HN_DEG_START_BIT)

#define AW_PID_2113_CDA_HN_DEG_ENABLE	(1)
#define AW_PID_2113_CDA_HN_DEG_ENABLE_VALUE	\
	(AW_PID_2113_CDA_HN_DEG_ENABLE << AW_PID_2113_CDA_HN_DEG_START_BIT)

#define AW_PID_2113_CDA_HN_DEG_DEFAULT_VALUE	(1)
#define AW_PID_2113_CDA_HN_DEG_DEFAULT	\
	(AW_PID_2113_CDA_HN_DEG_DEFAULT_VALUE << AW_PID_2113_CDA_HN_DEG_START_BIT)

/* default value of CDACTRL1 (0x57) */
/* #define AW_PID_2113_CDACTRL1_DEFAULT		(0x8449) */

/* CDACTRL2 (0x58) detail */
/* EN_PDCDAOUT bit 15 (CDACTRL2 0x58) */
#define AW_PID_2113_EN_PDCDAOUT_START_BIT	(15)
#define AW_PID_2113_EN_PDCDAOUT_BITS_LEN	(1)
#define AW_PID_2113_EN_PDCDAOUT_MASK	\
	(~(((1<<AW_PID_2113_EN_PDCDAOUT_BITS_LEN)-1) << AW_PID_2113_EN_PDCDAOUT_START_BIT))

#define AW_PID_2113_EN_PDCDAOUT_DISABLE	(0)
#define AW_PID_2113_EN_PDCDAOUT_DISABLE_VALUE	\
	(AW_PID_2113_EN_PDCDAOUT_DISABLE << AW_PID_2113_EN_PDCDAOUT_START_BIT)

#define AW_PID_2113_EN_PDCDAOUT_ENABLE	(1)
#define AW_PID_2113_EN_PDCDAOUT_ENABLE_VALUE	\
	(AW_PID_2113_EN_PDCDAOUT_ENABLE << AW_PID_2113_EN_PDCDAOUT_START_BIT)

#define AW_PID_2113_EN_PDCDAOUT_DEFAULT_VALUE	(0)
#define AW_PID_2113_EN_PDCDAOUT_DEFAULT	\
	(AW_PID_2113_EN_PDCDAOUT_DEFAULT_VALUE << AW_PID_2113_EN_PDCDAOUT_START_BIT)

/* CDA_LSDEG bit 14 (CDACTRL2 0x58) */
#define AW_PID_2113_CDA_LSDEG_START_BIT	(14)
#define AW_PID_2113_CDA_LSDEG_BITS_LEN	(1)
#define AW_PID_2113_CDA_LSDEG_MASK	\
	(~(((1<<AW_PID_2113_CDA_LSDEG_BITS_LEN)-1) << AW_PID_2113_CDA_LSDEG_START_BIT))

#define AW_PID_2113_CDA_LSDEG_3P5NS	(0)
#define AW_PID_2113_CDA_LSDEG_3P5NS_VALUE	\
	(AW_PID_2113_CDA_LSDEG_3P5NS << AW_PID_2113_CDA_LSDEG_START_BIT)

#define AW_PID_2113_CDA_LSDEG_6P5NS	(1)
#define AW_PID_2113_CDA_LSDEG_6P5NS_VALUE	\
	(AW_PID_2113_CDA_LSDEG_6P5NS << AW_PID_2113_CDA_LSDEG_START_BIT)

#define AW_PID_2113_CDA_LSDEG_DEFAULT_VALUE	(1)
#define AW_PID_2113_CDA_LSDEG_DEFAULT	\
	(AW_PID_2113_CDA_LSDEG_DEFAULT_VALUE << AW_PID_2113_CDA_LSDEG_START_BIT)

/* BYP_PWMSYNC bit 13 (CDACTRL2 0x58) */
#define AW_PID_2113_BYP_PWMSYNC_START_BIT	(13)
#define AW_PID_2113_BYP_PWMSYNC_BITS_LEN	(1)
#define AW_PID_2113_BYP_PWMSYNC_MASK	\
	(~(((1<<AW_PID_2113_BYP_PWMSYNC_BITS_LEN)-1) << AW_PID_2113_BYP_PWMSYNC_START_BIT))

#define AW_PID_2113_BYP_PWMSYNC_DISABLE	(0)
#define AW_PID_2113_BYP_PWMSYNC_DISABLE_VALUE	\
	(AW_PID_2113_BYP_PWMSYNC_DISABLE << AW_PID_2113_BYP_PWMSYNC_START_BIT)

#define AW_PID_2113_BYP_PWMSYNC_ENABLE	(1)
#define AW_PID_2113_BYP_PWMSYNC_ENABLE_VALUE	\
	(AW_PID_2113_BYP_PWMSYNC_ENABLE << AW_PID_2113_BYP_PWMSYNC_START_BIT)

#define AW_PID_2113_BYP_PWMSYNC_DEFAULT_VALUE	(0)
#define AW_PID_2113_BYP_PWMSYNC_DEFAULT	\
	(AW_PID_2113_BYP_PWMSYNC_DEFAULT_VALUE << AW_PID_2113_BYP_PWMSYNC_START_BIT)

/* PWM_SYN_INV bit 12 (CDACTRL2 0x58) */
#define AW_PID_2113_PWM_SYN_INV_START_BIT	(12)
#define AW_PID_2113_PWM_SYN_INV_BITS_LEN	(1)
#define AW_PID_2113_PWM_SYN_INV_MASK	\
	(~(((1<<AW_PID_2113_PWM_SYN_INV_BITS_LEN)-1) << AW_PID_2113_PWM_SYN_INV_START_BIT))

#define AW_PID_2113_PWM_SYN_INV_DISABLE	(0)
#define AW_PID_2113_PWM_SYN_INV_DISABLE_VALUE	\
	(AW_PID_2113_PWM_SYN_INV_DISABLE << AW_PID_2113_PWM_SYN_INV_START_BIT)

#define AW_PID_2113_PWM_SYN_INV_ENABLE	(1)
#define AW_PID_2113_PWM_SYN_INV_ENABLE_VALUE	\
	(AW_PID_2113_PWM_SYN_INV_ENABLE << AW_PID_2113_PWM_SYN_INV_START_BIT)

#define AW_PID_2113_PWM_SYN_INV_DEFAULT_VALUE	(0)
#define AW_PID_2113_PWM_SYN_INV_DEFAULT	\
	(AW_PID_2113_PWM_SYN_INV_DEFAULT_VALUE << AW_PID_2113_PWM_SYN_INV_START_BIT)

/* COMP_CUR bit 11 (CDACTRL2 0x58) */
#define AW_PID_2113_COMP_CUR_START_BIT	(11)
#define AW_PID_2113_COMP_CUR_BITS_LEN	(1)
#define AW_PID_2113_COMP_CUR_MASK	\
	(~(((1<<AW_PID_2113_COMP_CUR_BITS_LEN)-1) << AW_PID_2113_COMP_CUR_START_BIT))

#define AW_PID_2113_COMP_CUR_5UA	(0)
#define AW_PID_2113_COMP_CUR_5UA_VALUE	\
	(AW_PID_2113_COMP_CUR_5UA << AW_PID_2113_COMP_CUR_START_BIT)

#define AW_PID_2113_COMP_CUR_10UA	(1)
#define AW_PID_2113_COMP_CUR_10UA_VALUE	\
	(AW_PID_2113_COMP_CUR_10UA << AW_PID_2113_COMP_CUR_START_BIT)

#define AW_PID_2113_COMP_CUR_DEFAULT_VALUE	(0)
#define AW_PID_2113_COMP_CUR_DEFAULT	\
	(AW_PID_2113_COMP_CUR_DEFAULT_VALUE << AW_PID_2113_COMP_CUR_START_BIT)

/* PDUVL bit 10 (CDACTRL2 0x58) */
#define AW_PID_2113_PDUVL_START_BIT	(10)
#define AW_PID_2113_PDUVL_BITS_LEN	(1)
#define AW_PID_2113_PDUVL_MASK	\
	(~(((1<<AW_PID_2113_PDUVL_BITS_LEN)-1) << AW_PID_2113_PDUVL_START_BIT))

#define AW_PID_2113_PDUVL_NORMAL_WORKING	(0)
#define AW_PID_2113_PDUVL_NORMAL_WORKING_VALUE	\
	(AW_PID_2113_PDUVL_NORMAL_WORKING << AW_PID_2113_PDUVL_START_BIT)

#define AW_PID_2113_PDUVL_POWER_DOWN	(1)
#define AW_PID_2113_PDUVL_POWER_DOWN_VALUE	\
	(AW_PID_2113_PDUVL_POWER_DOWN << AW_PID_2113_PDUVL_START_BIT)

#define AW_PID_2113_PDUVL_DEFAULT_VALUE	(0)
#define AW_PID_2113_PDUVL_DEFAULT	\
	(AW_PID_2113_PDUVL_DEFAULT_VALUE << AW_PID_2113_PDUVL_START_BIT)

/* SET_UVLO_VDD bit 9:8 (CDACTRL2 0x58) */
#define AW_PID_2113_SET_UVLO_VDD_START_BIT	(8)
#define AW_PID_2113_SET_UVLO_VDD_BITS_LEN	(2)
#define AW_PID_2113_SET_UVLO_VDD_MASK	\
	(~(((1<<AW_PID_2113_SET_UVLO_VDD_BITS_LEN)-1) << AW_PID_2113_SET_UVLO_VDD_START_BIT))

#define AW_PID_2113_SET_UVLO_VDD_2P5V2P3V	(0)
#define AW_PID_2113_SET_UVLO_VDD_2P5V2P3V_VALUE	\
	(AW_PID_2113_SET_UVLO_VDD_2P5V2P3V << AW_PID_2113_SET_UVLO_VDD_START_BIT)

#define AW_PID_2113_SET_UVLO_VDD_2P6V2P4V	(1)
#define AW_PID_2113_SET_UVLO_VDD_2P6V2P4V_VALUE	\
	(AW_PID_2113_SET_UVLO_VDD_2P6V2P4V << AW_PID_2113_SET_UVLO_VDD_START_BIT)

#define AW_PID_2113_SET_UVLO_VDD_2P7V2P5V	(2)
#define AW_PID_2113_SET_UVLO_VDD_2P7V2P5V_VALUE	\
	(AW_PID_2113_SET_UVLO_VDD_2P7V2P5V << AW_PID_2113_SET_UVLO_VDD_START_BIT)

#define AW_PID_2113_SET_UVLO_VDD_2P8V2P6V	(3)
#define AW_PID_2113_SET_UVLO_VDD_2P8V2P6V_VALUE	\
	(AW_PID_2113_SET_UVLO_VDD_2P8V2P6V << AW_PID_2113_SET_UVLO_VDD_START_BIT)

#define AW_PID_2113_SET_UVLO_VDD_DEFAULT_VALUE	(1)
#define AW_PID_2113_SET_UVLO_VDD_DEFAULT	\
	(AW_PID_2113_SET_UVLO_VDD_DEFAULT_VALUE << AW_PID_2113_SET_UVLO_VDD_START_BIT)

/* CDA_EDGE bit 7 (CDACTRL2 0x58) */
#define AW_PID_2113_CDA_EDGE_START_BIT	(7)
#define AW_PID_2113_CDA_EDGE_BITS_LEN	(1)
#define AW_PID_2113_CDA_EDGE_MASK	\
	(~(((1<<AW_PID_2113_CDA_EDGE_BITS_LEN)-1) << AW_PID_2113_CDA_EDGE_START_BIT))

#define AW_PID_2113_CDA_EDGE_DEFAULT_VALUE	(1)
#define AW_PID_2113_CDA_EDGE_DEFAULT	\
	(AW_PID_2113_CDA_EDGE_DEFAULT_VALUE << AW_PID_2113_CDA_EDGE_START_BIT)

/* CDA_EDGE_SD bit 6 (CDACTRL2 0x58) */
#define AW_PID_2113_CDA_EDGE_SD_START_BIT	(6)
#define AW_PID_2113_CDA_EDGE_SD_BITS_LEN	(1)
#define AW_PID_2113_CDA_EDGE_SD_MASK	\
	(~(((1<<AW_PID_2113_CDA_EDGE_SD_BITS_LEN)-1) << AW_PID_2113_CDA_EDGE_SD_START_BIT))

#define AW_PID_2113_CDA_EDGE_SD_FAST	(0)
#define AW_PID_2113_CDA_EDGE_SD_FAST_VALUE	\
	(AW_PID_2113_CDA_EDGE_SD_FAST << AW_PID_2113_CDA_EDGE_SD_START_BIT)

#define AW_PID_2113_CDA_EDGE_SD_SLOW	(1)
#define AW_PID_2113_CDA_EDGE_SD_SLOW_VALUE	\
	(AW_PID_2113_CDA_EDGE_SD_SLOW << AW_PID_2113_CDA_EDGE_SD_START_BIT)

#define AW_PID_2113_CDA_EDGE_SD_DEFAULT_VALUE	(1)
#define AW_PID_2113_CDA_EDGE_SD_DEFAULT	\
	(AW_PID_2113_CDA_EDGE_SD_DEFAULT_VALUE << AW_PID_2113_CDA_EDGE_SD_START_BIT)

/* OCSWD bit 5 (CDACTRL2 0x58) */
#define AW_PID_2113_OCSWD_START_BIT	(5)
#define AW_PID_2113_OCSWD_BITS_LEN	(1)
#define AW_PID_2113_OCSWD_MASK	\
	(~(((1<<AW_PID_2113_OCSWD_BITS_LEN)-1) << AW_PID_2113_OCSWD_START_BIT))

#define AW_PID_2113_OCSWD_GATEDRIVER	(0)
#define AW_PID_2113_OCSWD_GATEDRIVER_VALUE	\
	(AW_PID_2113_OCSWD_GATEDRIVER << AW_PID_2113_OCSWD_START_BIT)

#define AW_PID_2113_OCSWD_PULLMINUS_DOWN_TRANSISTOR	(1)
#define AW_PID_2113_OCSWD_PULLMINUS_DOWN_TRANSISTOR_VALUE	\
	(AW_PID_2113_OCSWD_PULLMINUS_DOWN_TRANSISTOR << AW_PID_2113_OCSWD_START_BIT)

#define AW_PID_2113_OCSWD_DEFAULT_VALUE	(0)
#define AW_PID_2113_OCSWD_DEFAULT	\
	(AW_PID_2113_OCSWD_DEFAULT_VALUE << AW_PID_2113_OCSWD_START_BIT)

/* SET_OC_DT bit 4:3 (CDACTRL2 0x58) */
#define AW_PID_2113_SET_OC_DT_START_BIT	(3)
#define AW_PID_2113_SET_OC_DT_BITS_LEN	(2)
#define AW_PID_2113_SET_OC_DT_MASK	\
	(~(((1<<AW_PID_2113_SET_OC_DT_BITS_LEN)-1) << AW_PID_2113_SET_OC_DT_START_BIT))

#define AW_PID_2113_SET_OC_DT_13NS	(0)
#define AW_PID_2113_SET_OC_DT_13NS_VALUE	\
	(AW_PID_2113_SET_OC_DT_13NS << AW_PID_2113_SET_OC_DT_START_BIT)

#define AW_PID_2113_SET_OC_DT_70NS	(1)
#define AW_PID_2113_SET_OC_DT_70NS_VALUE	\
	(AW_PID_2113_SET_OC_DT_70NS << AW_PID_2113_SET_OC_DT_START_BIT)

#define AW_PID_2113_SET_OC_DT_120NS	(2)
#define AW_PID_2113_SET_OC_DT_120NS_VALUE	\
	(AW_PID_2113_SET_OC_DT_120NS << AW_PID_2113_SET_OC_DT_START_BIT)

#define AW_PID_2113_SET_OC_DT_170NS	(3)
#define AW_PID_2113_SET_OC_DT_170NS_VALUE	\
	(AW_PID_2113_SET_OC_DT_170NS << AW_PID_2113_SET_OC_DT_START_BIT)

#define AW_PID_2113_SET_OC_DT_DEFAULT_VALUE	(1)
#define AW_PID_2113_SET_OC_DT_DEFAULT	\
	(AW_PID_2113_SET_OC_DT_DEFAULT_VALUE << AW_PID_2113_SET_OC_DT_START_BIT)

/* AMP1_CUR bit 2 (CDACTRL2 0x58) */
#define AW_PID_2113_AMP1_CUR_START_BIT	(2)
#define AW_PID_2113_AMP1_CUR_BITS_LEN	(1)
#define AW_PID_2113_AMP1_CUR_MASK	\
	(~(((1<<AW_PID_2113_AMP1_CUR_BITS_LEN)-1) << AW_PID_2113_AMP1_CUR_START_BIT))

#define AW_PID_2113_AMP1_CUR_5UA	(0)
#define AW_PID_2113_AMP1_CUR_5UA_VALUE	\
	(AW_PID_2113_AMP1_CUR_5UA << AW_PID_2113_AMP1_CUR_START_BIT)

#define AW_PID_2113_AMP1_CUR_10UA	(1)
#define AW_PID_2113_AMP1_CUR_10UA_VALUE	\
	(AW_PID_2113_AMP1_CUR_10UA << AW_PID_2113_AMP1_CUR_START_BIT)

#define AW_PID_2113_AMP1_CUR_DEFAULT_VALUE	(0)
#define AW_PID_2113_AMP1_CUR_DEFAULT	\
	(AW_PID_2113_AMP1_CUR_DEFAULT_VALUE << AW_PID_2113_AMP1_CUR_START_BIT)

/* SET_IOC bit 1:0 (CDACTRL2 0x58) */
#define AW_PID_2113_SET_IOC_START_BIT	(0)
#define AW_PID_2113_SET_IOC_BITS_LEN	(2)
#define AW_PID_2113_SET_IOC_MASK	\
	(~(((1<<AW_PID_2113_SET_IOC_BITS_LEN)-1) << AW_PID_2113_SET_IOC_START_BIT))

#define AW_PID_2113_SET_IOC_2P6A	(0)
#define AW_PID_2113_SET_IOC_2P6A_VALUE	\
	(AW_PID_2113_SET_IOC_2P6A << AW_PID_2113_SET_IOC_START_BIT)

#define AW_PID_2113_SET_IOC_2P8A	(1)
#define AW_PID_2113_SET_IOC_2P8A_VALUE	\
	(AW_PID_2113_SET_IOC_2P8A << AW_PID_2113_SET_IOC_START_BIT)

#define AW_PID_2113_SET_IOC_3P0A	(2)
#define AW_PID_2113_SET_IOC_3P0A_VALUE	\
	(AW_PID_2113_SET_IOC_3P0A << AW_PID_2113_SET_IOC_START_BIT)

#define AW_PID_2113_SET_IOC_3P2A	(3)
#define AW_PID_2113_SET_IOC_3P2A_VALUE	\
	(AW_PID_2113_SET_IOC_3P2A << AW_PID_2113_SET_IOC_START_BIT)

#define AW_PID_2113_SET_IOC_DEFAULT_VALUE	(1)
#define AW_PID_2113_SET_IOC_DEFAULT	\
	(AW_PID_2113_SET_IOC_DEFAULT_VALUE << AW_PID_2113_SET_IOC_START_BIT)

/* default value of CDACTRL2 (0x58) */
/* #define AW_PID_2113_CDACTRL2_DEFAULT		(0x41C9) */

/* DITHERCFG1 (0x59) detail */
/* RAND_SEED_H bit 8:0 (DITHERCFG1 0x59) */
#define AW_PID_2113_RAND_SEED_H_START_BIT	(0)
#define AW_PID_2113_RAND_SEED_H_BITS_LEN	(9)
#define AW_PID_2113_RAND_SEED_H_MASK	\
	(~(((1<<AW_PID_2113_RAND_SEED_H_BITS_LEN)-1) << AW_PID_2113_RAND_SEED_H_START_BIT))

#define AW_PID_2113_RAND_SEED_H_DEFAULT_VALUE	(0)
#define AW_PID_2113_RAND_SEED_H_DEFAULT	\
	(AW_PID_2113_RAND_SEED_H_DEFAULT_VALUE << AW_PID_2113_RAND_SEED_H_START_BIT)

/* default value of DITHERCFG1 (0x59) */
/* #define AW_PID_2113_DITHERCFG1_DEFAULT		(0x0000) */

/* DITHERCFG2 (0x5A) detail */
/* RAND_SEED_L bit 15:0 (DITHERCFG2 0x5A) */
#define AW_PID_2113_RAND_SEED_L_START_BIT	(0)
#define AW_PID_2113_RAND_SEED_L_BITS_LEN	(16)
#define AW_PID_2113_RAND_SEED_L_MASK	\
	(~(((1<<AW_PID_2113_RAND_SEED_L_BITS_LEN)-1) << AW_PID_2113_RAND_SEED_L_START_BIT))

#define AW_PID_2113_RAND_SEED_L_DEFAULT_VALUE	(0)
#define AW_PID_2113_RAND_SEED_L_DEFAULT	\
	(AW_PID_2113_RAND_SEED_L_DEFAULT_VALUE << AW_PID_2113_RAND_SEED_L_START_BIT)

/* default value of DITHERCFG2 (0x5A) */
/* #define AW_PID_2113_DITHERCFG2_DEFAULT		(0x0000) */

/* DITHERCFG3 (0x5B) detail */
/* RAND_VOL bit 15:12 (DITHERCFG3 0x5B) */
#define AW_PID_2113_RAND_VOL_START_BIT	(12)
#define AW_PID_2113_RAND_VOL_BITS_LEN	(4)
#define AW_PID_2113_RAND_VOL_MASK	\
	(~(((1<<AW_PID_2113_RAND_VOL_BITS_LEN)-1) << AW_PID_2113_RAND_VOL_START_BIT))

#define AW_PID_2113_RAND_VOL_DEFAULT_VALUE	(0)
#define AW_PID_2113_RAND_VOL_DEFAULT	\
	(AW_PID_2113_RAND_VOL_DEFAULT_VALUE << AW_PID_2113_RAND_VOL_START_BIT)

/* DITHER_MODE bit 10:8 (DITHERCFG3 0x5B) */
#define AW_PID_2113_DITHER_MODE_START_BIT	(8)
#define AW_PID_2113_DITHER_MODE_BITS_LEN	(3)
#define AW_PID_2113_DITHER_MODE_MASK	\
	(~(((1<<AW_PID_2113_DITHER_MODE_BITS_LEN)-1) << AW_PID_2113_DITHER_MODE_START_BIT))

#define AW_PID_2113_DITHER_MODE_DC	(1)
#define AW_PID_2113_DITHER_MODE_DC_VALUE	\
	(AW_PID_2113_DITHER_MODE_DC << AW_PID_2113_DITHER_MODE_START_BIT)

#define AW_PID_2113_DITHER_MODE_SINE	(2)
#define AW_PID_2113_DITHER_MODE_SINE_VALUE	\
	(AW_PID_2113_DITHER_MODE_SINE << AW_PID_2113_DITHER_MODE_START_BIT)

#define AW_PID_2113_DITHER_MODE_RAND	(4)
#define AW_PID_2113_DITHER_MODE_RAND_VALUE	\
	(AW_PID_2113_DITHER_MODE_RAND << AW_PID_2113_DITHER_MODE_START_BIT)

#define AW_PID_2113_DITHER_MODE_DCSINE	(3)
#define AW_PID_2113_DITHER_MODE_DCSINE_VALUE	\
	(AW_PID_2113_DITHER_MODE_DCSINE << AW_PID_2113_DITHER_MODE_START_BIT)

#define AW_PID_2113_DITHER_MODE_DCRAND	(5)
#define AW_PID_2113_DITHER_MODE_DCRAND_VALUE	\
	(AW_PID_2113_DITHER_MODE_DCRAND << AW_PID_2113_DITHER_MODE_START_BIT)

#define AW_PID_2113_DITHER_MODE_SINERAND	(6)
#define AW_PID_2113_DITHER_MODE_SINERAND_VALUE	\
	(AW_PID_2113_DITHER_MODE_SINERAND << AW_PID_2113_DITHER_MODE_START_BIT)

#define AW_PID_2113_DITHER_MODE_DCSINERAND	(7)
#define AW_PID_2113_DITHER_MODE_DCSINERAND_VALUE	\
	(AW_PID_2113_DITHER_MODE_DCSINERAND << AW_PID_2113_DITHER_MODE_START_BIT)

#define AW_PID_2113_DITHER_MODE_DEFAULT_VALUE	(2)
#define AW_PID_2113_DITHER_MODE_DEFAULT	\
	(AW_PID_2113_DITHER_MODE_DEFAULT_VALUE << AW_PID_2113_DITHER_MODE_START_BIT)

/* DITHER_SITE bit 7:6 (DITHERCFG3 0x5B) */
#define AW_PID_2113_DITHER_SITE_START_BIT	(6)
#define AW_PID_2113_DITHER_SITE_BITS_LEN	(2)
#define AW_PID_2113_DITHER_SITE_MASK	\
	(~(((1<<AW_PID_2113_DITHER_SITE_BITS_LEN)-1) << AW_PID_2113_DITHER_SITE_START_BIT))

#define AW_PID_2113_DITHER_SITE_NONE	(0)
#define AW_PID_2113_DITHER_SITE_NONE_VALUE	\
	(AW_PID_2113_DITHER_SITE_NONE << AW_PID_2113_DITHER_SITE_START_BIT)

#define AW_PID_2113_DITHER_SITE_WITH_DSM_DIN	(1)
#define AW_PID_2113_DITHER_SITE_WITH_DSM_DIN_VALUE	\
	(AW_PID_2113_DITHER_SITE_WITH_DSM_DIN << AW_PID_2113_DITHER_SITE_START_BIT)

#define AW_PID_2113_DITHER_SITE_WITH_DSM_QUANT	(2)
#define AW_PID_2113_DITHER_SITE_WITH_DSM_QUANT_VALUE	\
	(AW_PID_2113_DITHER_SITE_WITH_DSM_QUANT << AW_PID_2113_DITHER_SITE_START_BIT)

#define AW_PID_2113_DITHER_SITE_BOTH_WITH_DSM_DIN_AND_QUANT	(3)
#define AW_PID_2113_DITHER_SITE_BOTH_WITH_DSM_DIN_AND_QUANT_VALUE	\
	(AW_PID_2113_DITHER_SITE_BOTH_WITH_DSM_DIN_AND_QUANT << AW_PID_2113_DITHER_SITE_START_BIT)

#define AW_PID_2113_DITHER_SITE_DEFAULT_VALUE	(3)
#define AW_PID_2113_DITHER_SITE_DEFAULT	\
	(AW_PID_2113_DITHER_SITE_DEFAULT_VALUE << AW_PID_2113_DITHER_SITE_START_BIT)

/* SIN_FREQ bit 5:4 (DITHERCFG3 0x5B) */
#define AW_PID_2113_SIN_FREQ_START_BIT	(4)
#define AW_PID_2113_SIN_FREQ_BITS_LEN	(2)
#define AW_PID_2113_SIN_FREQ_MASK	\
	(~(((1<<AW_PID_2113_SIN_FREQ_BITS_LEN)-1) << AW_PID_2113_SIN_FREQ_START_BIT))

#define AW_PID_2113_SIN_FREQ_48K	(0)
#define AW_PID_2113_SIN_FREQ_48K_VALUE	\
	(AW_PID_2113_SIN_FREQ_48K << AW_PID_2113_SIN_FREQ_START_BIT)

#define AW_PID_2113_SIN_FREQ_96K	(1)
#define AW_PID_2113_SIN_FREQ_96K_VALUE	\
	(AW_PID_2113_SIN_FREQ_96K << AW_PID_2113_SIN_FREQ_START_BIT)

#define AW_PID_2113_SIN_FREQ_192K	(2)
#define AW_PID_2113_SIN_FREQ_192K_VALUE	\
	(AW_PID_2113_SIN_FREQ_192K << AW_PID_2113_SIN_FREQ_START_BIT)

#define AW_PID_2113_SIN_FREQ_DEFAULT_VALUE	(0)
#define AW_PID_2113_SIN_FREQ_DEFAULT	\
	(AW_PID_2113_SIN_FREQ_DEFAULT_VALUE << AW_PID_2113_SIN_FREQ_START_BIT)

/* SIN_VOL bit 3:0 (DITHERCFG3 0x5B) */
#define AW_PID_2113_SIN_VOL_START_BIT	(0)
#define AW_PID_2113_SIN_VOL_BITS_LEN	(4)
#define AW_PID_2113_SIN_VOL_MASK	\
	(~(((1<<AW_PID_2113_SIN_VOL_BITS_LEN)-1) << AW_PID_2113_SIN_VOL_START_BIT))

#define AW_PID_2113_SIN_VOL_DEFAULT_VALUE	(0)
#define AW_PID_2113_SIN_VOL_DEFAULT	\
	(AW_PID_2113_SIN_VOL_DEFAULT_VALUE << AW_PID_2113_SIN_VOL_START_BIT)

/* default value of DITHERCFG3 (0x5B) */
/* #define AW_PID_2113_DITHERCFG3_DEFAULT		(0x02C0) */

/* CPCTRL (0x5C) detail */
/* CP_CLKS bit 7:6 (CPCTRL 0x5C) */
#define AW_PID_2113_CP_CLKS_START_BIT	(6)
#define AW_PID_2113_CP_CLKS_BITS_LEN	(2)
#define AW_PID_2113_CP_CLKS_MASK	\
	(~(((1<<AW_PID_2113_CP_CLKS_BITS_LEN)-1) << AW_PID_2113_CP_CLKS_START_BIT))

#define AW_PID_2113_CP_CLKS_4P8MHZ	(0)
#define AW_PID_2113_CP_CLKS_4P8MHZ_VALUE	\
	(AW_PID_2113_CP_CLKS_4P8MHZ << AW_PID_2113_CP_CLKS_START_BIT)

#define AW_PID_2113_CP_CLKS_6P4MHZ	(1)
#define AW_PID_2113_CP_CLKS_6P4MHZ_VALUE	\
	(AW_PID_2113_CP_CLKS_6P4MHZ << AW_PID_2113_CP_CLKS_START_BIT)

#define AW_PID_2113_CP_CLKS_8P0MHZ	(2)
#define AW_PID_2113_CP_CLKS_8P0MHZ_VALUE	\
	(AW_PID_2113_CP_CLKS_8P0MHZ << AW_PID_2113_CP_CLKS_START_BIT)

#define AW_PID_2113_CP_CLKS_9P6MHZ	(3)
#define AW_PID_2113_CP_CLKS_9P6MHZ_VALUE	\
	(AW_PID_2113_CP_CLKS_9P6MHZ << AW_PID_2113_CP_CLKS_START_BIT)

#define AW_PID_2113_CP_CLKS_DEFAULT_VALUE	(1)
#define AW_PID_2113_CP_CLKS_DEFAULT	\
	(AW_PID_2113_CP_CLKS_DEFAULT_VALUE << AW_PID_2113_CP_CLKS_START_BIT)

/* CPOK_TM bit 5 (CPCTRL 0x5C) */
#define AW_PID_2113_CPOK_TM_START_BIT	(5)
#define AW_PID_2113_CPOK_TM_BITS_LEN	(1)
#define AW_PID_2113_CPOK_TM_MASK	\
	(~(((1<<AW_PID_2113_CPOK_TM_BITS_LEN)-1) << AW_PID_2113_CPOK_TM_START_BIT))

#define AW_PID_2113_CPOK_TM_1MS	(0)
#define AW_PID_2113_CPOK_TM_1MS_VALUE	\
	(AW_PID_2113_CPOK_TM_1MS << AW_PID_2113_CPOK_TM_START_BIT)

#define AW_PID_2113_CPOK_TM_0P8MS	(1)
#define AW_PID_2113_CPOK_TM_0P8MS_VALUE	\
	(AW_PID_2113_CPOK_TM_0P8MS << AW_PID_2113_CPOK_TM_START_BIT)

#define AW_PID_2113_CPOK_TM_DEFAULT_VALUE	(0)
#define AW_PID_2113_CPOK_TM_DEFAULT	\
	(AW_PID_2113_CPOK_TM_DEFAULT_VALUE << AW_PID_2113_CPOK_TM_START_BIT)

/* CP_LDO bit 4:3 (CPCTRL 0x5C) */
#define AW_PID_2113_CP_LDO_START_BIT	(3)
#define AW_PID_2113_CP_LDO_BITS_LEN	(2)
#define AW_PID_2113_CP_LDO_MASK	\
	(~(((1<<AW_PID_2113_CP_LDO_BITS_LEN)-1) << AW_PID_2113_CP_LDO_START_BIT))

#define AW_PID_2113_CP_LDO_4P0V	(0)
#define AW_PID_2113_CP_LDO_4P0V_VALUE	\
	(AW_PID_2113_CP_LDO_4P0V << AW_PID_2113_CP_LDO_START_BIT)

#define AW_PID_2113_CP_LDO_4P5V	(1)
#define AW_PID_2113_CP_LDO_4P5V_VALUE	\
	(AW_PID_2113_CP_LDO_4P5V << AW_PID_2113_CP_LDO_START_BIT)

#define AW_PID_2113_CP_LDO_5P0V	(2)
#define AW_PID_2113_CP_LDO_5P0V_VALUE	\
	(AW_PID_2113_CP_LDO_5P0V << AW_PID_2113_CP_LDO_START_BIT)

#define AW_PID_2113_CP_LDO_5P2V	(3)
#define AW_PID_2113_CP_LDO_5P2V_VALUE	\
	(AW_PID_2113_CP_LDO_5P2V << AW_PID_2113_CP_LDO_START_BIT)

#define AW_PID_2113_CP_LDO_DEFAULT_VALUE	(1)
#define AW_PID_2113_CP_LDO_DEFAULT	\
	(AW_PID_2113_CP_LDO_DEFAULT_VALUE << AW_PID_2113_CP_LDO_START_BIT)

/* DDT_CP bit 2 (CPCTRL 0x5C) */
#define AW_PID_2113_DDT_CP_START_BIT	(2)
#define AW_PID_2113_DDT_CP_BITS_LEN	(1)
#define AW_PID_2113_DDT_CP_MASK	\
	(~(((1<<AW_PID_2113_DDT_CP_BITS_LEN)-1) << AW_PID_2113_DDT_CP_START_BIT))

#define AW_PID_2113_DDT_CP_0NS	(0)
#define AW_PID_2113_DDT_CP_0NS_VALUE	\
	(AW_PID_2113_DDT_CP_0NS << AW_PID_2113_DDT_CP_START_BIT)

#define AW_PID_2113_DDT_CP_10NS	(1)
#define AW_PID_2113_DDT_CP_10NS_VALUE	\
	(AW_PID_2113_DDT_CP_10NS << AW_PID_2113_DDT_CP_START_BIT)

#define AW_PID_2113_DDT_CP_DEFAULT_VALUE	(0)
#define AW_PID_2113_DDT_CP_DEFAULT	\
	(AW_PID_2113_DDT_CP_DEFAULT_VALUE << AW_PID_2113_DDT_CP_START_BIT)

/* VOS_CP bit 1:0 (CPCTRL 0x5C) */
#define AW_PID_2113_VOS_CP_START_BIT	(0)
#define AW_PID_2113_VOS_CP_BITS_LEN	(2)
#define AW_PID_2113_VOS_CP_MASK	\
	(~(((1<<AW_PID_2113_VOS_CP_BITS_LEN)-1) << AW_PID_2113_VOS_CP_START_BIT))

#define AW_PID_2113_VOS_CP_0MV	(0)
#define AW_PID_2113_VOS_CP_0MV_VALUE	\
	(AW_PID_2113_VOS_CP_0MV << AW_PID_2113_VOS_CP_START_BIT)

#define AW_PID_2113_VOS_CP_50MV	(1)
#define AW_PID_2113_VOS_CP_50MV_VALUE	\
	(AW_PID_2113_VOS_CP_50MV << AW_PID_2113_VOS_CP_START_BIT)

#define AW_PID_2113_VOS_CP_100MV	(2)
#define AW_PID_2113_VOS_CP_100MV_VALUE	\
	(AW_PID_2113_VOS_CP_100MV << AW_PID_2113_VOS_CP_START_BIT)

#define AW_PID_2113_VOS_CP_150MV	(3)
#define AW_PID_2113_VOS_CP_150MV_VALUE	\
	(AW_PID_2113_VOS_CP_150MV << AW_PID_2113_VOS_CP_START_BIT)

#define AW_PID_2113_VOS_CP_DEFAULT_VALUE	(1)
#define AW_PID_2113_VOS_CP_DEFAULT	\
	(AW_PID_2113_VOS_CP_DEFAULT_VALUE << AW_PID_2113_VOS_CP_START_BIT)

/* default value of CPCTRL (0x5C) */
/* #define AW_PID_2113_CPCTRL_DEFAULT		(0x0049) */

/* BSTCTRL1 (0x60) detail */
/* BST_RTH bit 13:8 (BSTCTRL1 0x60) */
#define AW_PID_2113_BST_RTH_START_BIT	(8)
#define AW_PID_2113_BST_RTH_BITS_LEN	(6)
#define AW_PID_2113_BST_RTH_MASK	\
	(~(((1<<AW_PID_2113_BST_RTH_BITS_LEN)-1) << AW_PID_2113_BST_RTH_START_BIT))

#define AW_PID_2113_BST_RTH_DEFAULT_VALUE	(4)
#define AW_PID_2113_BST_RTH_DEFAULT	\
	(AW_PID_2113_BST_RTH_DEFAULT_VALUE << AW_PID_2113_BST_RTH_START_BIT)

/* BST_MODE bit 7:6 (BSTCTRL1 0x60) */
#define AW_PID_2113_BST_MODE_START_BIT	(6)
#define AW_PID_2113_BST_MODE_BITS_LEN	(2)
#define AW_PID_2113_BST_MODE_MASK	\
	(~(((1<<AW_PID_2113_BST_MODE_BITS_LEN)-1) << AW_PID_2113_BST_MODE_START_BIT))

#define AW_PID_2113_BST_MODE_TRANSPARENT	(0)
#define AW_PID_2113_BST_MODE_TRANSPARENT_VALUE	\
	(AW_PID_2113_BST_MODE_TRANSPARENT << AW_PID_2113_BST_MODE_START_BIT)

#define AW_PID_2113_BST_MODE_FORCE_BOOST	(1)
#define AW_PID_2113_BST_MODE_FORCE_BOOST_VALUE	\
	(AW_PID_2113_BST_MODE_FORCE_BOOST << AW_PID_2113_BST_MODE_START_BIT)

#define AW_PID_2113_BST_MODE_CLASS_G	(2)
#define AW_PID_2113_BST_MODE_CLASS_G_VALUE	\
	(AW_PID_2113_BST_MODE_CLASS_G << AW_PID_2113_BST_MODE_START_BIT)

#define AW_PID_2113_BST_MODE_CLASS_H	(3)
#define AW_PID_2113_BST_MODE_CLASS_H_VALUE	\
	(AW_PID_2113_BST_MODE_CLASS_H << AW_PID_2113_BST_MODE_START_BIT)

#define AW_PID_2113_BST_MODE_DEFAULT_VALUE	(0x3)
#define AW_PID_2113_BST_MODE_DEFAULT	\
	(AW_PID_2113_BST_MODE_DEFAULT_VALUE << AW_PID_2113_BST_MODE_START_BIT)

/* BST_ATH bit 5:0 (BSTCTRL1 0x60) */
#define AW_PID_2113_BST_ATH_START_BIT	(0)
#define AW_PID_2113_BST_ATH_BITS_LEN	(6)
#define AW_PID_2113_BST_ATH_MASK	\
	(~(((1<<AW_PID_2113_BST_ATH_BITS_LEN)-1) << AW_PID_2113_BST_ATH_START_BIT))

#define AW_PID_2113_BST_ATH_DEFAULT_VALUE	(2)
#define AW_PID_2113_BST_ATH_DEFAULT	\
	(AW_PID_2113_BST_ATH_DEFAULT_VALUE << AW_PID_2113_BST_ATH_START_BIT)

/* default value of BSTCTRL1 (0x60) */
/* #define AW_PID_2113_BSTCTRL1_DEFAULT		(0x04C2) */

/* BSTCTRL2 (0x61) detail */
/* BST_IPEAK bit 15:12 (BSTCTRL2 0x61) */
#define AW_PID_2113_BST_IPEAK_START_BIT	(12)
#define AW_PID_2113_BST_IPEAK_BITS_LEN	(4)
#define AW_PID_2113_BST_IPEAK_MASK	\
	(~(((1<<AW_PID_2113_BST_IPEAK_BITS_LEN)-1) << AW_PID_2113_BST_IPEAK_START_BIT))

#define AW_PID_2113_BST_IPEAK_1P5A	(0)
#define AW_PID_2113_BST_IPEAK_1P5A_VALUE	\
	(AW_PID_2113_BST_IPEAK_1P5A << AW_PID_2113_BST_IPEAK_START_BIT)

#define AW_PID_2113_BST_IPEAK_1P75A	(1)
#define AW_PID_2113_BST_IPEAK_1P75A_VALUE	\
	(AW_PID_2113_BST_IPEAK_1P75A << AW_PID_2113_BST_IPEAK_START_BIT)

#define AW_PID_2113_BST_IPEAK_2P0A	(2)
#define AW_PID_2113_BST_IPEAK_2P0A_VALUE	\
	(AW_PID_2113_BST_IPEAK_2P0A << AW_PID_2113_BST_IPEAK_START_BIT)

#define AW_PID_2113_BST_IPEAK_2P25A	(3)
#define AW_PID_2113_BST_IPEAK_2P25A_VALUE	\
	(AW_PID_2113_BST_IPEAK_2P25A << AW_PID_2113_BST_IPEAK_START_BIT)

#define AW_PID_2113_BST_IPEAK_2P5A	(4)
#define AW_PID_2113_BST_IPEAK_2P5A_VALUE	\
	(AW_PID_2113_BST_IPEAK_2P5A << AW_PID_2113_BST_IPEAK_START_BIT)

#define AW_PID_2113_BST_IPEAK_2P75A	(5)
#define AW_PID_2113_BST_IPEAK_2P75A_VALUE	\
	(AW_PID_2113_BST_IPEAK_2P75A << AW_PID_2113_BST_IPEAK_START_BIT)

#define AW_PID_2113_BST_IPEAK_3P0A	(6)
#define AW_PID_2113_BST_IPEAK_3P0A_VALUE	\
	(AW_PID_2113_BST_IPEAK_3P0A << AW_PID_2113_BST_IPEAK_START_BIT)

#define AW_PID_2113_BST_IPEAK_3P25A	(7)
#define AW_PID_2113_BST_IPEAK_3P25A_VALUE	\
	(AW_PID_2113_BST_IPEAK_3P25A << AW_PID_2113_BST_IPEAK_START_BIT)

#define AW_PID_2113_BST_IPEAK_3P5A	(8)
#define AW_PID_2113_BST_IPEAK_3P5A_VALUE	\
	(AW_PID_2113_BST_IPEAK_3P5A << AW_PID_2113_BST_IPEAK_START_BIT)

#define AW_PID_2113_BST_IPEAK_3P75A	(9)
#define AW_PID_2113_BST_IPEAK_3P75A_VALUE	\
	(AW_PID_2113_BST_IPEAK_3P75A << AW_PID_2113_BST_IPEAK_START_BIT)

#define AW_PID_2113_BST_IPEAK_4A	(10)
#define AW_PID_2113_BST_IPEAK_4A_VALUE	\
	(AW_PID_2113_BST_IPEAK_4A << AW_PID_2113_BST_IPEAK_START_BIT)

#define AW_PID_2113_BST_IPEAK_4P25A	(11)
#define AW_PID_2113_BST_IPEAK_4P25A_VALUE	\
	(AW_PID_2113_BST_IPEAK_4P25A << AW_PID_2113_BST_IPEAK_START_BIT)

#define AW_PID_2113_BST_IPEAK_4P50A	(12)
#define AW_PID_2113_BST_IPEAK_4P50A_VALUE	\
	(AW_PID_2113_BST_IPEAK_4P50A << AW_PID_2113_BST_IPEAK_START_BIT)

#define AW_PID_2113_BST_IPEAK_DEFAULT_VALUE	(9)
#define AW_PID_2113_BST_IPEAK_DEFAULT	\
	(AW_PID_2113_BST_IPEAK_DEFAULT_VALUE << AW_PID_2113_BST_IPEAK_START_BIT)

/* BST_TDEG bit 11:8 (BSTCTRL2 0x61) */
#define AW_PID_2113_BST_TDEG_START_BIT	(8)
#define AW_PID_2113_BST_TDEG_BITS_LEN	(4)
#define AW_PID_2113_BST_TDEG_MASK	\
	(~(((1<<AW_PID_2113_BST_TDEG_BITS_LEN)-1) << AW_PID_2113_BST_TDEG_START_BIT))

#define AW_PID_2113_BST_TDEG_0P50_MS	(0)
#define AW_PID_2113_BST_TDEG_0P50_MS_VALUE	\
	(AW_PID_2113_BST_TDEG_0P50_MS << AW_PID_2113_BST_TDEG_START_BIT)

#define AW_PID_2113_BST_TDEG_1P00_MS	(1)
#define AW_PID_2113_BST_TDEG_1P00_MS_VALUE	\
	(AW_PID_2113_BST_TDEG_1P00_MS << AW_PID_2113_BST_TDEG_START_BIT)

#define AW_PID_2113_BST_TDEG_2P00_MS	(2)
#define AW_PID_2113_BST_TDEG_2P00_MS_VALUE	\
	(AW_PID_2113_BST_TDEG_2P00_MS << AW_PID_2113_BST_TDEG_START_BIT)

#define AW_PID_2113_BST_TDEG_4P00_MS	(3)
#define AW_PID_2113_BST_TDEG_4P00_MS_VALUE	\
	(AW_PID_2113_BST_TDEG_4P00_MS << AW_PID_2113_BST_TDEG_START_BIT)

#define AW_PID_2113_BST_TDEG_8P00_MS	(4)
#define AW_PID_2113_BST_TDEG_8P00_MS_VALUE	\
	(AW_PID_2113_BST_TDEG_8P00_MS << AW_PID_2113_BST_TDEG_START_BIT)

#define AW_PID_2113_BST_TDEG_10P7_MS	(5)
#define AW_PID_2113_BST_TDEG_10P7_MS_VALUE	\
	(AW_PID_2113_BST_TDEG_10P7_MS << AW_PID_2113_BST_TDEG_START_BIT)

#define AW_PID_2113_BST_TDEG_13P3_MS	(6)
#define AW_PID_2113_BST_TDEG_13P3_MS_VALUE	\
	(AW_PID_2113_BST_TDEG_13P3_MS << AW_PID_2113_BST_TDEG_START_BIT)

#define AW_PID_2113_BST_TDEG_16P0_MS	(7)
#define AW_PID_2113_BST_TDEG_16P0_MS_VALUE	\
	(AW_PID_2113_BST_TDEG_16P0_MS << AW_PID_2113_BST_TDEG_START_BIT)

#define AW_PID_2113_BST_TDEG_18P6_MS	(8)
#define AW_PID_2113_BST_TDEG_18P6_MS_VALUE	\
	(AW_PID_2113_BST_TDEG_18P6_MS << AW_PID_2113_BST_TDEG_START_BIT)

#define AW_PID_2113_BST_TDEG_21P3_MS	(9)
#define AW_PID_2113_BST_TDEG_21P3_MS_VALUE	\
	(AW_PID_2113_BST_TDEG_21P3_MS << AW_PID_2113_BST_TDEG_START_BIT)

#define AW_PID_2113_BST_TDEG_24P0_MS	(10)
#define AW_PID_2113_BST_TDEG_24P0_MS_VALUE	\
	(AW_PID_2113_BST_TDEG_24P0_MS << AW_PID_2113_BST_TDEG_START_BIT)

#define AW_PID_2113_BST_TDEG_32P0_MS	(11)
#define AW_PID_2113_BST_TDEG_32P0_MS_VALUE	\
	(AW_PID_2113_BST_TDEG_32P0_MS << AW_PID_2113_BST_TDEG_START_BIT)

#define AW_PID_2113_BST_TDEG_64P0_MS	(12)
#define AW_PID_2113_BST_TDEG_64P0_MS_VALUE	\
	(AW_PID_2113_BST_TDEG_64P0_MS << AW_PID_2113_BST_TDEG_START_BIT)

#define AW_PID_2113_BST_TDEG_128_MS	(13)
#define AW_PID_2113_BST_TDEG_128_MS_VALUE	\
	(AW_PID_2113_BST_TDEG_128_MS << AW_PID_2113_BST_TDEG_START_BIT)

#define AW_PID_2113_BST_TDEG_256_MS	(14)
#define AW_PID_2113_BST_TDEG_256_MS_VALUE	\
	(AW_PID_2113_BST_TDEG_256_MS << AW_PID_2113_BST_TDEG_START_BIT)

#define AW_PID_2113_BST_TDEG_1024MS	(15)
#define AW_PID_2113_BST_TDEG_1024MS_VALUE	\
	(AW_PID_2113_BST_TDEG_1024MS << AW_PID_2113_BST_TDEG_START_BIT)

#define AW_PID_2113_BST_TDEG_DEFAULT_VALUE	(11)
#define AW_PID_2113_BST_TDEG_DEFAULT	\
	(AW_PID_2113_BST_TDEG_DEFAULT_VALUE << AW_PID_2113_BST_TDEG_START_BIT)

/* VOUT_VREFSET bit 6:0 (BSTCTRL2 0x61) */
#define AW_PID_2113_VOUT_VREFSET_START_BIT	(0)
#define AW_PID_2113_VOUT_VREFSET_BITS_LEN	(7)
#define AW_PID_2113_VOUT_VREFSET_MASK	\
	(~(((1<<AW_PID_2113_VOUT_VREFSET_BITS_LEN)-1) << AW_PID_2113_VOUT_VREFSET_START_BIT))

#define AW_PID_2113_VOUT_VREFSET_3P5V	(0)
#define AW_PID_2113_VOUT_VREFSET_3P5V_VALUE	\
	(AW_PID_2113_VOUT_VREFSET_3P5V << AW_PID_2113_VOUT_VREFSET_START_BIT)

#define AW_PID_2113_VOUT_VREFSET_3P5625V	(1)
#define AW_PID_2113_VOUT_VREFSET_3P5625V_VALUE	\
	(AW_PID_2113_VOUT_VREFSET_3P5625V << AW_PID_2113_VOUT_VREFSET_START_BIT)

#define AW_PID_2113_VOUT_VREFSET_3P625V	(2)
#define AW_PID_2113_VOUT_VREFSET_3P625V_VALUE	\
	(AW_PID_2113_VOUT_VREFSET_3P625V << AW_PID_2113_VOUT_VREFSET_START_BIT)

#define AW_PID_2113_VOUT_VREFSET_3P6875V	(3)
#define AW_PID_2113_VOUT_VREFSET_3P6875V_VALUE	\
	(AW_PID_2113_VOUT_VREFSET_3P6875V << AW_PID_2113_VOUT_VREFSET_START_BIT)

#define AW_PID_2113_VOUT_VREFSET_3P75V	(4)
#define AW_PID_2113_VOUT_VREFSET_3P75V_VALUE	\
	(AW_PID_2113_VOUT_VREFSET_3P75V << AW_PID_2113_VOUT_VREFSET_START_BIT)

#define AW_PID_2113_VOUT_VREFSET_3P8125V	(5)
#define AW_PID_2113_VOUT_VREFSET_3P8125V_VALUE	\
	(AW_PID_2113_VOUT_VREFSET_3P8125V << AW_PID_2113_VOUT_VREFSET_START_BIT)

#define AW_PID_2113_VOUT_VREFSET_11P4375V	(127)
#define AW_PID_2113_VOUT_VREFSET_11P4375V_VALUE	\
	(AW_PID_2113_VOUT_VREFSET_11P4375V << AW_PID_2113_VOUT_VREFSET_START_BIT)

#define AW_PID_2113_VOUT_VREFSET_DEFAULT_VALUE	(0x58)
#define AW_PID_2113_VOUT_VREFSET_DEFAULT	\
	(AW_PID_2113_VOUT_VREFSET_DEFAULT_VALUE << AW_PID_2113_VOUT_VREFSET_START_BIT)

/* default value of BSTCTRL2 (0x61) */
/* #define AW_PID_2113_BSTCTRL2_DEFAULT		(0x9B58) */

/* BSTCTRL3 (0x62) detail */
/* LINADP_EN bit 15 (BSTCTRL3 0x62) */
#define AW_PID_2113_LINADP_EN_START_BIT	(15)
#define AW_PID_2113_LINADP_EN_BITS_LEN	(1)
#define AW_PID_2113_LINADP_EN_MASK	\
	(~(((1<<AW_PID_2113_LINADP_EN_BITS_LEN)-1) << AW_PID_2113_LINADP_EN_START_BIT))

#define AW_PID_2113_LINADP_EN_DISABLE	(0)
#define AW_PID_2113_LINADP_EN_DISABLE_VALUE	\
	(AW_PID_2113_LINADP_EN_DISABLE << AW_PID_2113_LINADP_EN_START_BIT)

#define AW_PID_2113_LINADP_EN_ENABLE	(1)
#define AW_PID_2113_LINADP_EN_ENABLE_VALUE	\
	(AW_PID_2113_LINADP_EN_ENABLE << AW_PID_2113_LINADP_EN_START_BIT)

#define AW_PID_2113_LINADP_EN_DEFAULT_VALUE	(0)
#define AW_PID_2113_LINADP_EN_DEFAULT	\
	(AW_PID_2113_LINADP_EN_DEFAULT_VALUE << AW_PID_2113_LINADP_EN_START_BIT)

/* ADP_FS bit 14 (BSTCTRL3 0x62) */
#define AW_PID_2113_ADP_FS_START_BIT	(14)
#define AW_PID_2113_ADP_FS_BITS_LEN	(1)
#define AW_PID_2113_ADP_FS_MASK	\
	(~(((1<<AW_PID_2113_ADP_FS_BITS_LEN)-1) << AW_PID_2113_ADP_FS_START_BIT))

#define AW_PID_2113_ADP_FS_96_KHZ	(0)
#define AW_PID_2113_ADP_FS_96_KHZ_VALUE	\
	(AW_PID_2113_ADP_FS_96_KHZ << AW_PID_2113_ADP_FS_START_BIT)

#define AW_PID_2113_ADP_FS_48_KHZ	(1)
#define AW_PID_2113_ADP_FS_48_KHZ_VALUE	\
	(AW_PID_2113_ADP_FS_48_KHZ << AW_PID_2113_ADP_FS_START_BIT)

#define AW_PID_2113_ADP_FS_DEFAULT_VALUE	(1)
#define AW_PID_2113_ADP_FS_DEFAULT	\
	(AW_PID_2113_ADP_FS_DEFAULT_VALUE << AW_PID_2113_ADP_FS_START_BIT)

/* BST_MIN_MD bit 13 (BSTCTRL3 0x62) */
#define AW_PID_2113_BST_MIN_MD_START_BIT	(13)
#define AW_PID_2113_BST_MIN_MD_BITS_LEN	(1)
#define AW_PID_2113_BST_MIN_MD_MASK	\
	(~(((1<<AW_PID_2113_BST_MIN_MD_BITS_LEN)-1) << AW_PID_2113_BST_MIN_MD_START_BIT))

#define AW_PID_2113_BST_MIN_MD_VBAT__V1ST	(0)
#define AW_PID_2113_BST_MIN_MD_VBAT__V1ST_VALUE	\
	(AW_PID_2113_BST_MIN_MD_VBAT__V1ST << AW_PID_2113_BST_MIN_MD_START_BIT)

#define AW_PID_2113_BST_MIN_MD_V1ST	(1)
#define AW_PID_2113_BST_MIN_MD_V1ST_VALUE	\
	(AW_PID_2113_BST_MIN_MD_V1ST << AW_PID_2113_BST_MIN_MD_START_BIT)

#define AW_PID_2113_BST_MIN_MD_DEFAULT_VALUE	(0)
#define AW_PID_2113_BST_MIN_MD_DEFAULT	\
	(AW_PID_2113_BST_MIN_MD_DEFAULT_VALUE << AW_PID_2113_BST_MIN_MD_START_BIT)

/* FORCE_PWM bit 12 (BSTCTRL3 0x62) */
#define AW_PID_2113_FORCE_PWM_START_BIT	(12)
#define AW_PID_2113_FORCE_PWM_BITS_LEN	(1)
#define AW_PID_2113_FORCE_PWM_MASK	\
	(~(((1<<AW_PID_2113_FORCE_PWM_BITS_LEN)-1) << AW_PID_2113_FORCE_PWM_START_BIT))

#define AW_PID_2113_FORCE_PWM_BURST	(0)
#define AW_PID_2113_FORCE_PWM_BURST_VALUE	\
	(AW_PID_2113_FORCE_PWM_BURST << AW_PID_2113_FORCE_PWM_START_BIT)

#define AW_PID_2113_FORCE_PWM_FORCEMINUS_PWM	(1)
#define AW_PID_2113_FORCE_PWM_FORCEMINUS_PWM_VALUE	\
	(AW_PID_2113_FORCE_PWM_FORCEMINUS_PWM << AW_PID_2113_FORCE_PWM_START_BIT)

#define AW_PID_2113_FORCE_PWM_DEFAULT_VALUE	(0)
#define AW_PID_2113_FORCE_PWM_DEFAULT	\
	(AW_PID_2113_FORCE_PWM_DEFAULT_VALUE << AW_PID_2113_FORCE_PWM_START_BIT)

/* BST_TDEG2 bit 11:8 (BSTCTRL3 0x62) */
#define AW_PID_2113_BST_TDEG2_START_BIT	(8)
#define AW_PID_2113_BST_TDEG2_BITS_LEN	(4)
#define AW_PID_2113_BST_TDEG2_MASK	\
	(~(((1<<AW_PID_2113_BST_TDEG2_BITS_LEN)-1) << AW_PID_2113_BST_TDEG2_START_BIT))

#define AW_PID_2113_BST_TDEG2_0P04_MS	(0)
#define AW_PID_2113_BST_TDEG2_0P04_MS_VALUE	\
	(AW_PID_2113_BST_TDEG2_0P04_MS << AW_PID_2113_BST_TDEG2_START_BIT)

#define AW_PID_2113_BST_TDEG2_0P06_MS	(1)
#define AW_PID_2113_BST_TDEG2_0P06_MS_VALUE	\
	(AW_PID_2113_BST_TDEG2_0P06_MS << AW_PID_2113_BST_TDEG2_START_BIT)

#define AW_PID_2113_BST_TDEG2_0P10_MS	(2)
#define AW_PID_2113_BST_TDEG2_0P10_MS_VALUE	\
	(AW_PID_2113_BST_TDEG2_0P10_MS << AW_PID_2113_BST_TDEG2_START_BIT)

#define AW_PID_2113_BST_TDEG2_0P20_MS	(3)
#define AW_PID_2113_BST_TDEG2_0P20_MS_VALUE	\
	(AW_PID_2113_BST_TDEG2_0P20_MS << AW_PID_2113_BST_TDEG2_START_BIT)

#define AW_PID_2113_BST_TDEG2_0P35_MS	(4)
#define AW_PID_2113_BST_TDEG2_0P35_MS_VALUE	\
	(AW_PID_2113_BST_TDEG2_0P35_MS << AW_PID_2113_BST_TDEG2_START_BIT)

#define AW_PID_2113_BST_TDEG2_0P52_MS	(5)
#define AW_PID_2113_BST_TDEG2_0P52_MS_VALUE	\
	(AW_PID_2113_BST_TDEG2_0P52_MS << AW_PID_2113_BST_TDEG2_START_BIT)

#define AW_PID_2113_BST_TDEG2_0P65_MS	(6)
#define AW_PID_2113_BST_TDEG2_0P65_MS_VALUE	\
	(AW_PID_2113_BST_TDEG2_0P65_MS << AW_PID_2113_BST_TDEG2_START_BIT)

#define AW_PID_2113_BST_TDEG2_0P70_MS	(7)
#define AW_PID_2113_BST_TDEG2_0P70_MS_VALUE	\
	(AW_PID_2113_BST_TDEG2_0P70_MS << AW_PID_2113_BST_TDEG2_START_BIT)

#define AW_PID_2113_BST_TDEG2_0P85_MS	(8)
#define AW_PID_2113_BST_TDEG2_0P85_MS_VALUE	\
	(AW_PID_2113_BST_TDEG2_0P85_MS << AW_PID_2113_BST_TDEG2_START_BIT)

#define AW_PID_2113_BST_TDEG2_1P00_MS	(9)
#define AW_PID_2113_BST_TDEG2_1P00_MS_VALUE	\
	(AW_PID_2113_BST_TDEG2_1P00_MS << AW_PID_2113_BST_TDEG2_START_BIT)

#define AW_PID_2113_BST_TDEG2_1P33_MS	(10)
#define AW_PID_2113_BST_TDEG2_1P33_MS_VALUE	\
	(AW_PID_2113_BST_TDEG2_1P33_MS << AW_PID_2113_BST_TDEG2_START_BIT)

#define AW_PID_2113_BST_TDEG2_2P67_MS	(11)
#define AW_PID_2113_BST_TDEG2_2P67_MS_VALUE	\
	(AW_PID_2113_BST_TDEG2_2P67_MS << AW_PID_2113_BST_TDEG2_START_BIT)

#define AW_PID_2113_BST_TDEG2_5P34_MS	(12)
#define AW_PID_2113_BST_TDEG2_5P34_MS_VALUE	\
	(AW_PID_2113_BST_TDEG2_5P34_MS << AW_PID_2113_BST_TDEG2_START_BIT)

#define AW_PID_2113_BST_TDEG2_10P7_MS	(13)
#define AW_PID_2113_BST_TDEG2_10P7_MS_VALUE	\
	(AW_PID_2113_BST_TDEG2_10P7_MS << AW_PID_2113_BST_TDEG2_START_BIT)

#define AW_PID_2113_BST_TDEG2_42P8_MS	(14)
#define AW_PID_2113_BST_TDEG2_42P8_MS_VALUE	\
	(AW_PID_2113_BST_TDEG2_42P8_MS << AW_PID_2113_BST_TDEG2_START_BIT)

#define AW_PID_2113_BST_TDEG2_170_MS	(15)
#define AW_PID_2113_BST_TDEG2_170_MS_VALUE	\
	(AW_PID_2113_BST_TDEG2_170_MS << AW_PID_2113_BST_TDEG2_START_BIT)

#define AW_PID_2113_BST_TDEG2_DEFAULT_VALUE	(9)
#define AW_PID_2113_BST_TDEG2_DEFAULT	\
	(AW_PID_2113_BST_TDEG2_DEFAULT_VALUE << AW_PID_2113_BST_TDEG2_START_BIT)

/* BST_FIRST_VSTEP bit 7:3 (BSTCTRL3 0x62) */
#define AW_PID_2113_BST_FIRST_VSTEP_START_BIT	(3)
#define AW_PID_2113_BST_FIRST_VSTEP_BITS_LEN	(5)
#define AW_PID_2113_BST_FIRST_VSTEP_MASK	\
	(~(((1<<AW_PID_2113_BST_FIRST_VSTEP_BITS_LEN)-1) << AW_PID_2113_BST_FIRST_VSTEP_START_BIT))

#define AW_PID_2113_BST_FIRST_VSTEP_DEFAULT_VALUE	(2)
#define AW_PID_2113_BST_FIRST_VSTEP_DEFAULT	\
	(AW_PID_2113_BST_FIRST_VSTEP_DEFAULT_VALUE << AW_PID_2113_BST_FIRST_VSTEP_START_BIT)

/* BST_PHS_EN bit 2 (BSTCTRL3 0x62) */
#define AW_PID_2113_BST_PHS_EN_START_BIT	(2)
#define AW_PID_2113_BST_PHS_EN_BITS_LEN	(1)
#define AW_PID_2113_BST_PHS_EN_MASK	\
	(~(((1<<AW_PID_2113_BST_PHS_EN_BITS_LEN)-1) << AW_PID_2113_BST_PHS_EN_START_BIT))

#define AW_PID_2113_BST_PHS_EN_DISABLE	(0)
#define AW_PID_2113_BST_PHS_EN_DISABLE_VALUE	\
	(AW_PID_2113_BST_PHS_EN_DISABLE << AW_PID_2113_BST_PHS_EN_START_BIT)

#define AW_PID_2113_BST_PHS_EN_ENABLE	(1)
#define AW_PID_2113_BST_PHS_EN_ENABLE_VALUE	\
	(AW_PID_2113_BST_PHS_EN_ENABLE << AW_PID_2113_BST_PHS_EN_START_BIT)

#define AW_PID_2113_BST_PHS_EN_DEFAULT_VALUE	(0)
#define AW_PID_2113_BST_PHS_EN_DEFAULT	\
	(AW_PID_2113_BST_PHS_EN_DEFAULT_VALUE << AW_PID_2113_BST_PHS_EN_START_BIT)

/* BST_CLK_PHASE bit 1:0 (BSTCTRL3 0x62) */
#define AW_PID_2113_BST_CLK_PHASE_START_BIT	(0)
#define AW_PID_2113_BST_CLK_PHASE_BITS_LEN	(2)
#define AW_PID_2113_BST_CLK_PHASE_MASK	\
	(~(((1<<AW_PID_2113_BST_CLK_PHASE_BITS_LEN)-1) << AW_PID_2113_BST_CLK_PHASE_START_BIT))

#define AW_PID_2113_BST_CLK_PHASE_3_	(0)
#define AW_PID_2113_BST_CLK_PHASE_3__VALUE	\
	(AW_PID_2113_BST_CLK_PHASE_3_ << AW_PID_2113_BST_CLK_PHASE_START_BIT)

#define AW_PID_2113_BST_CLK_PHASE_71_	(1)
#define AW_PID_2113_BST_CLK_PHASE_71__VALUE	\
	(AW_PID_2113_BST_CLK_PHASE_71_ << AW_PID_2113_BST_CLK_PHASE_START_BIT)

#define AW_PID_2113_BST_CLK_PHASE_140_	(2)
#define AW_PID_2113_BST_CLK_PHASE_140__VALUE	\
	(AW_PID_2113_BST_CLK_PHASE_140_ << AW_PID_2113_BST_CLK_PHASE_START_BIT)

#define AW_PID_2113_BST_CLK_PHASE_208_	(3)
#define AW_PID_2113_BST_CLK_PHASE_208__VALUE	\
	(AW_PID_2113_BST_CLK_PHASE_208_ << AW_PID_2113_BST_CLK_PHASE_START_BIT)

#define AW_PID_2113_BST_CLK_PHASE_DEFAULT_VALUE	(0)
#define AW_PID_2113_BST_CLK_PHASE_DEFAULT	\
	(AW_PID_2113_BST_CLK_PHASE_DEFAULT_VALUE << AW_PID_2113_BST_CLK_PHASE_START_BIT)

/* default value of BSTCTRL3 (0x62) */
/* #define AW_PID_2113_BSTCTRL3_DEFAULT		(0x4910) */

/* BSTCTRL4 (0x63) detail */
/* BURST_OUT_DLY bit 15:14 (BSTCTRL4 0x63) */
#define AW_PID_2113_BURST_OUT_DLY_START_BIT	(14)
#define AW_PID_2113_BURST_OUT_DLY_BITS_LEN	(2)
#define AW_PID_2113_BURST_OUT_DLY_MASK	\
	(~(((1<<AW_PID_2113_BURST_OUT_DLY_BITS_LEN)-1) << AW_PID_2113_BURST_OUT_DLY_START_BIT))

#define AW_PID_2113_BURST_OUT_DLY_7P25US	(0)
#define AW_PID_2113_BURST_OUT_DLY_7P25US_VALUE	\
	(AW_PID_2113_BURST_OUT_DLY_7P25US << AW_PID_2113_BURST_OUT_DLY_START_BIT)

#define AW_PID_2113_BURST_OUT_DLY_14US	(1)
#define AW_PID_2113_BURST_OUT_DLY_14US_VALUE	\
	(AW_PID_2113_BURST_OUT_DLY_14US << AW_PID_2113_BURST_OUT_DLY_START_BIT)

#define AW_PID_2113_BURST_OUT_DLY_3P7US	(2)
#define AW_PID_2113_BURST_OUT_DLY_3P7US_VALUE	\
	(AW_PID_2113_BURST_OUT_DLY_3P7US << AW_PID_2113_BURST_OUT_DLY_START_BIT)

#define AW_PID_2113_BURST_OUT_DLY_5P0US	(3)
#define AW_PID_2113_BURST_OUT_DLY_5P0US_VALUE	\
	(AW_PID_2113_BURST_OUT_DLY_5P0US << AW_PID_2113_BURST_OUT_DLY_START_BIT)

#define AW_PID_2113_BURST_OUT_DLY_DEFAULT_VALUE	(1)
#define AW_PID_2113_BURST_OUT_DLY_DEFAULT	\
	(AW_PID_2113_BURST_OUT_DLY_DEFAULT_VALUE << AW_PID_2113_BURST_OUT_DLY_START_BIT)

/* BURST_IN_DLY bit 13:12 (BSTCTRL4 0x63) */
#define AW_PID_2113_BURST_IN_DLY_START_BIT	(12)
#define AW_PID_2113_BURST_IN_DLY_BITS_LEN	(2)
#define AW_PID_2113_BURST_IN_DLY_MASK	\
	(~(((1<<AW_PID_2113_BURST_IN_DLY_BITS_LEN)-1) << AW_PID_2113_BURST_IN_DLY_START_BIT))

#define AW_PID_2113_BURST_IN_DLY_3US	(0)
#define AW_PID_2113_BURST_IN_DLY_3US_VALUE	\
	(AW_PID_2113_BURST_IN_DLY_3US << AW_PID_2113_BURST_IN_DLY_START_BIT)

#define AW_PID_2113_BURST_IN_DLY_4US	(1)
#define AW_PID_2113_BURST_IN_DLY_4US_VALUE	\
	(AW_PID_2113_BURST_IN_DLY_4US << AW_PID_2113_BURST_IN_DLY_START_BIT)

#define AW_PID_2113_BURST_IN_DLY_6US	(2)
#define AW_PID_2113_BURST_IN_DLY_6US_VALUE	\
	(AW_PID_2113_BURST_IN_DLY_6US << AW_PID_2113_BURST_IN_DLY_START_BIT)

#define AW_PID_2113_BURST_IN_DLY_12US	(3)
#define AW_PID_2113_BURST_IN_DLY_12US_VALUE	\
	(AW_PID_2113_BURST_IN_DLY_12US << AW_PID_2113_BURST_IN_DLY_START_BIT)

#define AW_PID_2113_BURST_IN_DLY_DEFAULT_VALUE	(3)
#define AW_PID_2113_BURST_IN_DLY_DEFAULT	\
	(AW_PID_2113_BURST_IN_DLY_DEFAULT_VALUE << AW_PID_2113_BURST_IN_DLY_START_BIT)

/* INTP_PPDBG bit 11 (BSTCTRL4 0x63) */
#define AW_PID_2113_INTP_PPDBG_START_BIT	(11)
#define AW_PID_2113_INTP_PPDBG_BITS_LEN	(1)
#define AW_PID_2113_INTP_PPDBG_MASK	\
	(~(((1<<AW_PID_2113_INTP_PPDBG_BITS_LEN)-1) << AW_PID_2113_INTP_PPDBG_START_BIT))

#define AW_PID_2113_INTP_PPDBG_DISABLE	(0)
#define AW_PID_2113_INTP_PPDBG_DISABLE_VALUE	\
	(AW_PID_2113_INTP_PPDBG_DISABLE << AW_PID_2113_INTP_PPDBG_START_BIT)

#define AW_PID_2113_INTP_PPDBG_ENABLE	(1)
#define AW_PID_2113_INTP_PPDBG_ENABLE_VALUE	\
	(AW_PID_2113_INTP_PPDBG_ENABLE << AW_PID_2113_INTP_PPDBG_START_BIT)

#define AW_PID_2113_INTP_PPDBG_DEFAULT_VALUE	(0)
#define AW_PID_2113_INTP_PPDBG_DEFAULT	\
	(AW_PID_2113_INTP_PPDBG_DEFAULT_VALUE << AW_PID_2113_INTP_PPDBG_START_BIT)

/* INTP_PPDLY bit 10:8 (BSTCTRL4 0x63) */
#define AW_PID_2113_INTP_PPDLY_START_BIT	(8)
#define AW_PID_2113_INTP_PPDLY_BITS_LEN	(3)
#define AW_PID_2113_INTP_PPDLY_MASK	\
	(~(((1<<AW_PID_2113_INTP_PPDLY_BITS_LEN)-1) << AW_PID_2113_INTP_PPDLY_START_BIT))

#define AW_PID_2113_INTP_PPDLY_0	(0)
#define AW_PID_2113_INTP_PPDLY_0_VALUE	\
	(AW_PID_2113_INTP_PPDLY_0 << AW_PID_2113_INTP_PPDLY_START_BIT)

#define AW_PID_2113_INTP_PPDLY_4	(1)
#define AW_PID_2113_INTP_PPDLY_4_VALUE	\
	(AW_PID_2113_INTP_PPDLY_4 << AW_PID_2113_INTP_PPDLY_START_BIT)

#define AW_PID_2113_INTP_PPDLY_28	(7)
#define AW_PID_2113_INTP_PPDLY_28_VALUE	\
	(AW_PID_2113_INTP_PPDLY_28 << AW_PID_2113_INTP_PPDLY_START_BIT)

#define AW_PID_2113_INTP_PPDLY_DEFAULT_VALUE	(0)
#define AW_PID_2113_INTP_PPDLY_DEFAULT	\
	(AW_PID_2113_INTP_PPDLY_DEFAULT_VALUE << AW_PID_2113_INTP_PPDLY_START_BIT)

/* HYSTROOM bit 7:4 (BSTCTRL4 0x63) */
#define AW_PID_2113_HYSTROOM_START_BIT	(4)
#define AW_PID_2113_HYSTROOM_BITS_LEN	(4)
#define AW_PID_2113_HYSTROOM_MASK	\
	(~(((1<<AW_PID_2113_HYSTROOM_BITS_LEN)-1) << AW_PID_2113_HYSTROOM_START_BIT))

#define AW_PID_2113_HYSTROOM_0P00V	(0)
#define AW_PID_2113_HYSTROOM_0P00V_VALUE	\
	(AW_PID_2113_HYSTROOM_0P00V << AW_PID_2113_HYSTROOM_START_BIT)

#define AW_PID_2113_HYSTROOM_0P25V	(1)
#define AW_PID_2113_HYSTROOM_0P25V_VALUE	\
	(AW_PID_2113_HYSTROOM_0P25V << AW_PID_2113_HYSTROOM_START_BIT)

#define AW_PID_2113_HYSTROOM_0P50V	(2)
#define AW_PID_2113_HYSTROOM_0P50V_VALUE	\
	(AW_PID_2113_HYSTROOM_0P50V << AW_PID_2113_HYSTROOM_START_BIT)

#define AW_PID_2113_HYSTROOM_3P75V	(15)
#define AW_PID_2113_HYSTROOM_3P75V_VALUE	\
	(AW_PID_2113_HYSTROOM_3P75V << AW_PID_2113_HYSTROOM_START_BIT)

#define AW_PID_2113_HYSTROOM_DEFAULT_VALUE	(0x4)
#define AW_PID_2113_HYSTROOM_DEFAULT	\
	(AW_PID_2113_HYSTROOM_DEFAULT_VALUE << AW_PID_2113_HYSTROOM_START_BIT)

/* HEADROOM bit 3:0 (BSTCTRL4 0x63) */
#define AW_PID_2113_HEADROOM_START_BIT	(0)
#define AW_PID_2113_HEADROOM_BITS_LEN	(4)
#define AW_PID_2113_HEADROOM_MASK	\
	(~(((1<<AW_PID_2113_HEADROOM_BITS_LEN)-1) << AW_PID_2113_HEADROOM_START_BIT))

#define AW_PID_2113_HEADROOM_0P00V	(0)
#define AW_PID_2113_HEADROOM_0P00V_VALUE	\
	(AW_PID_2113_HEADROOM_0P00V << AW_PID_2113_HEADROOM_START_BIT)

#define AW_PID_2113_HEADROOM_0P25V	(1)
#define AW_PID_2113_HEADROOM_0P25V_VALUE	\
	(AW_PID_2113_HEADROOM_0P25V << AW_PID_2113_HEADROOM_START_BIT)

#define AW_PID_2113_HEADROOM_0P50V	(2)
#define AW_PID_2113_HEADROOM_0P50V_VALUE	\
	(AW_PID_2113_HEADROOM_0P50V << AW_PID_2113_HEADROOM_START_BIT)

#define AW_PID_2113_HEADROOM_3P75V	(15)
#define AW_PID_2113_HEADROOM_3P75V_VALUE	\
	(AW_PID_2113_HEADROOM_3P75V << AW_PID_2113_HEADROOM_START_BIT)

#define AW_PID_2113_HEADROOM_DEFAULT_VALUE	(0x7)
#define AW_PID_2113_HEADROOM_DEFAULT	\
	(AW_PID_2113_HEADROOM_DEFAULT_VALUE << AW_PID_2113_HEADROOM_START_BIT)

/* default value of BSTCTRL4 (0x63) */
/* #define AW_PID_2113_BSTCTRL4_DEFAULT		(0x7047) */

/* BSTCTRL5 (0x64) detail */
/* EA_CUR bit 15 (BSTCTRL5 0x64) */
#define AW_PID_2113_EA_CUR_START_BIT	(15)
#define AW_PID_2113_EA_CUR_BITS_LEN	(1)
#define AW_PID_2113_EA_CUR_MASK	\
	(~(((1<<AW_PID_2113_EA_CUR_BITS_LEN)-1) << AW_PID_2113_EA_CUR_START_BIT))

#define AW_PID_2113_EA_CUR_1UA	(0)
#define AW_PID_2113_EA_CUR_1UA_VALUE	\
	(AW_PID_2113_EA_CUR_1UA << AW_PID_2113_EA_CUR_START_BIT)

#define AW_PID_2113_EA_CUR_4UA	(1)
#define AW_PID_2113_EA_CUR_4UA_VALUE	\
	(AW_PID_2113_EA_CUR_4UA << AW_PID_2113_EA_CUR_START_BIT)

#define AW_PID_2113_EA_CUR_DEFAULT_VALUE	(0)
#define AW_PID_2113_EA_CUR_DEFAULT	\
	(AW_PID_2113_EA_CUR_DEFAULT_VALUE << AW_PID_2113_EA_CUR_START_BIT)

/* OVP_DEGLITCH bit 14 (BSTCTRL5 0x64) */
#define AW_PID_2113_OVP_DEGLITCH_START_BIT	(14)
#define AW_PID_2113_OVP_DEGLITCH_BITS_LEN	(1)
#define AW_PID_2113_OVP_DEGLITCH_MASK	\
	(~(((1<<AW_PID_2113_OVP_DEGLITCH_BITS_LEN)-1) << AW_PID_2113_OVP_DEGLITCH_START_BIT))

#define AW_PID_2113_OVP_DEGLITCH_DISABLE	(0)
#define AW_PID_2113_OVP_DEGLITCH_DISABLE_VALUE	\
	(AW_PID_2113_OVP_DEGLITCH_DISABLE << AW_PID_2113_OVP_DEGLITCH_START_BIT)

#define AW_PID_2113_OVP_DEGLITCH_ENABLE	(1)
#define AW_PID_2113_OVP_DEGLITCH_ENABLE_VALUE	\
	(AW_PID_2113_OVP_DEGLITCH_ENABLE << AW_PID_2113_OVP_DEGLITCH_START_BIT)

#define AW_PID_2113_OVP_DEGLITCH_DEFAULT_VALUE	(0)
#define AW_PID_2113_OVP_DEGLITCH_DEFAULT	\
	(AW_PID_2113_OVP_DEGLITCH_DEFAULT_VALUE << AW_PID_2113_OVP_DEGLITCH_START_BIT)

/* OVP2_VTH bit 13:12 (BSTCTRL5 0x64) */
#define AW_PID_2113_OVP2_VTH_START_BIT	(12)
#define AW_PID_2113_OVP2_VTH_BITS_LEN	(2)
#define AW_PID_2113_OVP2_VTH_MASK	\
	(~(((1<<AW_PID_2113_OVP2_VTH_BITS_LEN)-1) << AW_PID_2113_OVP2_VTH_START_BIT))

#define AW_PID_2113_OVP2_VTH_9P0V4OHM_13P5V8OHM	(0)
#define AW_PID_2113_OVP2_VTH_9P0V4OHM_13P5V8OHM_VALUE	\
	(AW_PID_2113_OVP2_VTH_9P0V4OHM_13P5V8OHM << AW_PID_2113_OVP2_VTH_START_BIT)

#define AW_PID_2113_OVP2_VTH_9P5V4OHM_14P0V8OHM	(1)
#define AW_PID_2113_OVP2_VTH_9P5V4OHM_14P0V8OHM_VALUE	\
	(AW_PID_2113_OVP2_VTH_9P5V4OHM_14P0V8OHM << AW_PID_2113_OVP2_VTH_START_BIT)

#define AW_PID_2113_OVP2_VTH_10P0V4OHM_14P5V8OHM	(2)
#define AW_PID_2113_OVP2_VTH_10P0V4OHM_14P5V8OHM_VALUE	\
	(AW_PID_2113_OVP2_VTH_10P0V4OHM_14P5V8OHM << AW_PID_2113_OVP2_VTH_START_BIT)

#define AW_PID_2113_OVP2_VTH_10P5V4OHM_15P0V8OHM	(3)
#define AW_PID_2113_OVP2_VTH_10P5V4OHM_15P0V8OHM_VALUE	\
	(AW_PID_2113_OVP2_VTH_10P5V4OHM_15P0V8OHM << AW_PID_2113_OVP2_VTH_START_BIT)

#define AW_PID_2113_OVP2_VTH_DEFAULT_VALUE	(0)
#define AW_PID_2113_OVP2_VTH_DEFAULT	\
	(AW_PID_2113_OVP2_VTH_DEFAULT_VALUE << AW_PID_2113_OVP2_VTH_START_BIT)

/* OVP2_ITH bit 11:10 (BSTCTRL5 0x64) */
#define AW_PID_2113_OVP2_ITH_START_BIT	(10)
#define AW_PID_2113_OVP2_ITH_BITS_LEN	(2)
#define AW_PID_2113_OVP2_ITH_MASK	\
	(~(((1<<AW_PID_2113_OVP2_ITH_BITS_LEN)-1) << AW_PID_2113_OVP2_ITH_START_BIT))

#define AW_PID_2113_OVP2_ITH_24MA	(0)
#define AW_PID_2113_OVP2_ITH_24MA_VALUE	\
	(AW_PID_2113_OVP2_ITH_24MA << AW_PID_2113_OVP2_ITH_START_BIT)

#define AW_PID_2113_OVP2_ITH_30MA	(1)
#define AW_PID_2113_OVP2_ITH_30MA_VALUE	\
	(AW_PID_2113_OVP2_ITH_30MA << AW_PID_2113_OVP2_ITH_START_BIT)

#define AW_PID_2113_OVP2_ITH_DEFAULT_VALUE	(0)
#define AW_PID_2113_OVP2_ITH_DEFAULT	\
	(AW_PID_2113_OVP2_ITH_DEFAULT_VALUE << AW_PID_2113_OVP2_ITH_START_BIT)

/* GD_DELAY bit 9:8 (BSTCTRL5 0x64) */
#define AW_PID_2113_GD_DELAY_START_BIT	(8)
#define AW_PID_2113_GD_DELAY_BITS_LEN	(2)
#define AW_PID_2113_GD_DELAY_MASK	\
	(~(((1<<AW_PID_2113_GD_DELAY_BITS_LEN)-1) << AW_PID_2113_GD_DELAY_START_BIT))

#define AW_PID_2113_GD_DELAY_10NS	(0)
#define AW_PID_2113_GD_DELAY_10NS_VALUE	\
	(AW_PID_2113_GD_DELAY_10NS << AW_PID_2113_GD_DELAY_START_BIT)

#define AW_PID_2113_GD_DELAY_7NS	(1)
#define AW_PID_2113_GD_DELAY_7NS_VALUE	\
	(AW_PID_2113_GD_DELAY_7NS << AW_PID_2113_GD_DELAY_START_BIT)

#define AW_PID_2113_GD_DELAY_DEFAULT_VALUE	(0)
#define AW_PID_2113_GD_DELAY_DEFAULT	\
	(AW_PID_2113_GD_DELAY_DEFAULT_VALUE << AW_PID_2113_GD_DELAY_START_BIT)

/* BST_SLOPE bit 7:6 (BSTCTRL5 0x64) */
#define AW_PID_2113_BST_SLOPE_START_BIT	(6)
#define AW_PID_2113_BST_SLOPE_BITS_LEN	(2)
#define AW_PID_2113_BST_SLOPE_MASK	\
	(~(((1<<AW_PID_2113_BST_SLOPE_BITS_LEN)-1) << AW_PID_2113_BST_SLOPE_START_BIT))

#define AW_PID_2113_BST_SLOPE_1P00ISLOPE	(0)
#define AW_PID_2113_BST_SLOPE_1P00ISLOPE_VALUE	\
	(AW_PID_2113_BST_SLOPE_1P00ISLOPE << AW_PID_2113_BST_SLOPE_START_BIT)

#define AW_PID_2113_BST_SLOPE_1P25ISLOPE	(1)
#define AW_PID_2113_BST_SLOPE_1P25ISLOPE_VALUE	\
	(AW_PID_2113_BST_SLOPE_1P25ISLOPE << AW_PID_2113_BST_SLOPE_START_BIT)

#define AW_PID_2113_BST_SLOPE_1P50ISLOPE	(2)
#define AW_PID_2113_BST_SLOPE_1P50ISLOPE_VALUE	\
	(AW_PID_2113_BST_SLOPE_1P50ISLOPE << AW_PID_2113_BST_SLOPE_START_BIT)

#define AW_PID_2113_BST_SLOPE_1P75ISLOPE	(3)
#define AW_PID_2113_BST_SLOPE_1P75ISLOPE_VALUE	\
	(AW_PID_2113_BST_SLOPE_1P75ISLOPE << AW_PID_2113_BST_SLOPE_START_BIT)

#define AW_PID_2113_BST_SLOPE_DEFAULT_VALUE	(0)
#define AW_PID_2113_BST_SLOPE_DEFAULT	\
	(AW_PID_2113_BST_SLOPE_DEFAULT_VALUE << AW_PID_2113_BST_SLOPE_START_BIT)

/* SKIP_EN bit 5 (BSTCTRL5 0x64) */
#define AW_PID_2113_SKIP_EN_START_BIT	(5)
#define AW_PID_2113_SKIP_EN_BITS_LEN	(1)
#define AW_PID_2113_SKIP_EN_MASK	\
	(~(((1<<AW_PID_2113_SKIP_EN_BITS_LEN)-1) << AW_PID_2113_SKIP_EN_START_BIT))

#define AW_PID_2113_SKIP_EN_SKIP	(0)
#define AW_PID_2113_SKIP_EN_SKIP_VALUE	\
	(AW_PID_2113_SKIP_EN_SKIP << AW_PID_2113_SKIP_EN_START_BIT)

#define AW_PID_2113_SKIP_EN_NOMINUS_SKIP	(1)
#define AW_PID_2113_SKIP_EN_NOMINUS_SKIP_VALUE	\
	(AW_PID_2113_SKIP_EN_NOMINUS_SKIP << AW_PID_2113_SKIP_EN_START_BIT)

#define AW_PID_2113_SKIP_EN_DEFAULT_VALUE	(0)
#define AW_PID_2113_SKIP_EN_DEFAULT	\
	(AW_PID_2113_SKIP_EN_DEFAULT_VALUE << AW_PID_2113_SKIP_EN_START_BIT)

/* EN_DLY bit 4:3 (BSTCTRL5 0x64) */
#define AW_PID_2113_EN_DLY_START_BIT	(3)
#define AW_PID_2113_EN_DLY_BITS_LEN	(2)
#define AW_PID_2113_EN_DLY_MASK	\
	(~(((1<<AW_PID_2113_EN_DLY_BITS_LEN)-1) << AW_PID_2113_EN_DLY_START_BIT))

#define AW_PID_2113_EN_DLY_8NS	(0)
#define AW_PID_2113_EN_DLY_8NS_VALUE	\
	(AW_PID_2113_EN_DLY_8NS << AW_PID_2113_EN_DLY_START_BIT)

#define AW_PID_2113_EN_DLY_80NS	(1)
#define AW_PID_2113_EN_DLY_80NS_VALUE	\
	(AW_PID_2113_EN_DLY_80NS << AW_PID_2113_EN_DLY_START_BIT)

#define AW_PID_2113_EN_DLY_130NS	(2)
#define AW_PID_2113_EN_DLY_130NS_VALUE	\
	(AW_PID_2113_EN_DLY_130NS << AW_PID_2113_EN_DLY_START_BIT)

#define AW_PID_2113_EN_DLY_200NS	(3)
#define AW_PID_2113_EN_DLY_200NS_VALUE	\
	(AW_PID_2113_EN_DLY_200NS << AW_PID_2113_EN_DLY_START_BIT)

#define AW_PID_2113_EN_DLY_DEFAULT_VALUE	(2)
#define AW_PID_2113_EN_DLY_DEFAULT	\
	(AW_PID_2113_EN_DLY_DEFAULT_VALUE << AW_PID_2113_EN_DLY_START_BIT)

/* BST_OS_WIDTH bit 2:0 (BSTCTRL5 0x64) */
#define AW_PID_2113_BST_OS_WIDTH_START_BIT	(0)
#define AW_PID_2113_BST_OS_WIDTH_BITS_LEN	(3)
#define AW_PID_2113_BST_OS_WIDTH_MASK	\
	(~(((1<<AW_PID_2113_BST_OS_WIDTH_BITS_LEN)-1) << AW_PID_2113_BST_OS_WIDTH_START_BIT))

#define AW_PID_2113_BST_OS_WIDTH_10NS	(0)
#define AW_PID_2113_BST_OS_WIDTH_10NS_VALUE	\
	(AW_PID_2113_BST_OS_WIDTH_10NS << AW_PID_2113_BST_OS_WIDTH_START_BIT)

#define AW_PID_2113_BST_OS_WIDTH_20NS	(1)
#define AW_PID_2113_BST_OS_WIDTH_20NS_VALUE	\
	(AW_PID_2113_BST_OS_WIDTH_20NS << AW_PID_2113_BST_OS_WIDTH_START_BIT)

#define AW_PID_2113_BST_OS_WIDTH_30NS	(2)
#define AW_PID_2113_BST_OS_WIDTH_30NS_VALUE	\
	(AW_PID_2113_BST_OS_WIDTH_30NS << AW_PID_2113_BST_OS_WIDTH_START_BIT)

#define AW_PID_2113_BST_OS_WIDTH_40NS	(3)
#define AW_PID_2113_BST_OS_WIDTH_40NS_VALUE	\
	(AW_PID_2113_BST_OS_WIDTH_40NS << AW_PID_2113_BST_OS_WIDTH_START_BIT)

#define AW_PID_2113_BST_OS_WIDTH_50NS	(4)
#define AW_PID_2113_BST_OS_WIDTH_50NS_VALUE	\
	(AW_PID_2113_BST_OS_WIDTH_50NS << AW_PID_2113_BST_OS_WIDTH_START_BIT)

#define AW_PID_2113_BST_OS_WIDTH_60NS	(5)
#define AW_PID_2113_BST_OS_WIDTH_60NS_VALUE	\
	(AW_PID_2113_BST_OS_WIDTH_60NS << AW_PID_2113_BST_OS_WIDTH_START_BIT)

#define AW_PID_2113_BST_OS_WIDTH_DEFAULT_VALUE	(4)
#define AW_PID_2113_BST_OS_WIDTH_DEFAULT	\
	(AW_PID_2113_BST_OS_WIDTH_DEFAULT_VALUE << AW_PID_2113_BST_OS_WIDTH_START_BIT)

/* default value of BSTCTRL5 (0x64) */
/* #define AW_PID_2113_BSTCTRL5_DEFAULT		(0x0014) */

/* BSTCTRL6 (0x65) detail */
/* BST_CLKS bit 15:14 (BSTCTRL6 0x65) */
#define AW_PID_2113_BST_CLKS_START_BIT	(14)
#define AW_PID_2113_BST_CLKS_BITS_LEN	(2)
#define AW_PID_2113_BST_CLKS_MASK	\
	(~(((1<<AW_PID_2113_BST_CLKS_BITS_LEN)-1) << AW_PID_2113_BST_CLKS_START_BIT))

#define AW_PID_2113_BST_CLKS_1P6MHZ	(0)
#define AW_PID_2113_BST_CLKS_1P6MHZ_VALUE	\
	(AW_PID_2113_BST_CLKS_1P6MHZ << AW_PID_2113_BST_CLKS_START_BIT)

#define AW_PID_2113_BST_CLKS_2P0MHZ	(1)
#define AW_PID_2113_BST_CLKS_2P0MHZ_VALUE	\
	(AW_PID_2113_BST_CLKS_2P0MHZ << AW_PID_2113_BST_CLKS_START_BIT)

#define AW_PID_2113_BST_CLKS_2P5MHZ	(2)
#define AW_PID_2113_BST_CLKS_2P5MHZ_VALUE	\
	(AW_PID_2113_BST_CLKS_2P5MHZ << AW_PID_2113_BST_CLKS_START_BIT)

#define AW_PID_2113_BST_CLKS_3P0MHZ	(3)
#define AW_PID_2113_BST_CLKS_3P0MHZ_VALUE	\
	(AW_PID_2113_BST_CLKS_3P0MHZ << AW_PID_2113_BST_CLKS_START_BIT)

#define AW_PID_2113_BST_CLKS_DEFAULT_VALUE	(1)
#define AW_PID_2113_BST_CLKS_DEFAULT	\
	(AW_PID_2113_BST_CLKS_DEFAULT_VALUE << AW_PID_2113_BST_CLKS_START_BIT)

/* SOFT_MODE bit 13 (BSTCTRL6 0x65) */
#define AW_PID_2113_SOFT_MODE_START_BIT	(13)
#define AW_PID_2113_SOFT_MODE_BITS_LEN	(1)
#define AW_PID_2113_SOFT_MODE_MASK	\
	(~(((1<<AW_PID_2113_SOFT_MODE_BITS_LEN)-1) << AW_PID_2113_SOFT_MODE_START_BIT))

#define AW_PID_2113_SOFT_MODE_BURST	(0)
#define AW_PID_2113_SOFT_MODE_BURST_VALUE	\
	(AW_PID_2113_SOFT_MODE_BURST << AW_PID_2113_SOFT_MODE_START_BIT)

#define AW_PID_2113_SOFT_MODE_IMINUS_LIMIT	(1)
#define AW_PID_2113_SOFT_MODE_IMINUS_LIMIT_VALUE	\
	(AW_PID_2113_SOFT_MODE_IMINUS_LIMIT << AW_PID_2113_SOFT_MODE_START_BIT)

#define AW_PID_2113_SOFT_MODE_DEFAULT_VALUE	(0)
#define AW_PID_2113_SOFT_MODE_DEFAULT	\
	(AW_PID_2113_SOFT_MODE_DEFAULT_VALUE << AW_PID_2113_SOFT_MODE_START_BIT)

/* BURST_SS_IPEAK bit 12:10 (BSTCTRL6 0x65) */
#define AW_PID_2113_BURST_SS_IPEAK_START_BIT	(10)
#define AW_PID_2113_BURST_SS_IPEAK_BITS_LEN	(3)
#define AW_PID_2113_BURST_SS_IPEAK_MASK	\
	(~(((1<<AW_PID_2113_BURST_SS_IPEAK_BITS_LEN)-1) << AW_PID_2113_BURST_SS_IPEAK_START_BIT))

#define AW_PID_2113_BURST_SS_IPEAK_10MA	(0)
#define AW_PID_2113_BURST_SS_IPEAK_10MA_VALUE	\
	(AW_PID_2113_BURST_SS_IPEAK_10MA << AW_PID_2113_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2113_BURST_SS_IPEAK_20MA	(1)
#define AW_PID_2113_BURST_SS_IPEAK_20MA_VALUE	\
	(AW_PID_2113_BURST_SS_IPEAK_20MA << AW_PID_2113_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2113_BURST_SS_IPEAK_30MA	(2)
#define AW_PID_2113_BURST_SS_IPEAK_30MA_VALUE	\
	(AW_PID_2113_BURST_SS_IPEAK_30MA << AW_PID_2113_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2113_BURST_SS_IPEAK_50MA	(3)
#define AW_PID_2113_BURST_SS_IPEAK_50MA_VALUE	\
	(AW_PID_2113_BURST_SS_IPEAK_50MA << AW_PID_2113_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2113_BURST_SS_IPEAK_70MA	(4)
#define AW_PID_2113_BURST_SS_IPEAK_70MA_VALUE	\
	(AW_PID_2113_BURST_SS_IPEAK_70MA << AW_PID_2113_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2113_BURST_SS_IPEAK_100MA	(5)
#define AW_PID_2113_BURST_SS_IPEAK_100MA_VALUE	\
	(AW_PID_2113_BURST_SS_IPEAK_100MA << AW_PID_2113_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2113_BURST_SS_IPEAK_130MA	(6)
#define AW_PID_2113_BURST_SS_IPEAK_130MA_VALUE	\
	(AW_PID_2113_BURST_SS_IPEAK_130MA << AW_PID_2113_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2113_BURST_SS_IPEAK_160MA	(7)
#define AW_PID_2113_BURST_SS_IPEAK_160MA_VALUE	\
	(AW_PID_2113_BURST_SS_IPEAK_160MA << AW_PID_2113_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2113_BURST_SS_IPEAK_DEFAULT_VALUE	(7)
#define AW_PID_2113_BURST_SS_IPEAK_DEFAULT	\
	(AW_PID_2113_BURST_SS_IPEAK_DEFAULT_VALUE << AW_PID_2113_BURST_SS_IPEAK_START_BIT)

/* NCD_ITH bit 9:8 (BSTCTRL6 0x65) */
#define AW_PID_2113_NCD_ITH_START_BIT	(8)
#define AW_PID_2113_NCD_ITH_BITS_LEN	(2)
#define AW_PID_2113_NCD_ITH_MASK	\
	(~(((1<<AW_PID_2113_NCD_ITH_BITS_LEN)-1) << AW_PID_2113_NCD_ITH_START_BIT))

#define AW_PID_2113_NCD_ITH_150MA	(0)
#define AW_PID_2113_NCD_ITH_150MA_VALUE	\
	(AW_PID_2113_NCD_ITH_150MA << AW_PID_2113_NCD_ITH_START_BIT)

#define AW_PID_2113_NCD_ITH_200MA	(1)
#define AW_PID_2113_NCD_ITH_200MA_VALUE	\
	(AW_PID_2113_NCD_ITH_200MA << AW_PID_2113_NCD_ITH_START_BIT)

#define AW_PID_2113_NCD_ITH_DEFAULT_VALUE	(0)
#define AW_PID_2113_NCD_ITH_DEFAULT	\
	(AW_PID_2113_NCD_ITH_DEFAULT_VALUE << AW_PID_2113_NCD_ITH_START_BIT)

/* BURST_DBG bit 7 (BSTCTRL6 0x65) */
#define AW_PID_2113_BURST_DBG_START_BIT	(7)
#define AW_PID_2113_BURST_DBG_BITS_LEN	(1)
#define AW_PID_2113_BURST_DBG_MASK	\
	(~(((1<<AW_PID_2113_BURST_DBG_BITS_LEN)-1) << AW_PID_2113_BURST_DBG_START_BIT))

#define AW_PID_2113_BURST_DBG_DECODED	(0)
#define AW_PID_2113_BURST_DBG_DECODED_VALUE	\
	(AW_PID_2113_BURST_DBG_DECODED << AW_PID_2113_BURST_DBG_START_BIT)

#define AW_PID_2113_BURST_DBG_IICMINUS_REG	(1)
#define AW_PID_2113_BURST_DBG_IICMINUS_REG_VALUE	\
	(AW_PID_2113_BURST_DBG_IICMINUS_REG << AW_PID_2113_BURST_DBG_START_BIT)

#define AW_PID_2113_BURST_DBG_DEFAULT_VALUE	(1)
#define AW_PID_2113_BURST_DBG_DEFAULT	\
	(AW_PID_2113_BURST_DBG_DEFAULT_VALUE << AW_PID_2113_BURST_DBG_START_BIT)

/* BURST_PEAK bit 6:4 (BSTCTRL6 0x65) */
#define AW_PID_2113_BURST_PEAK_START_BIT	(4)
#define AW_PID_2113_BURST_PEAK_BITS_LEN	(3)
#define AW_PID_2113_BURST_PEAK_MASK	\
	(~(((1<<AW_PID_2113_BURST_PEAK_BITS_LEN)-1) << AW_PID_2113_BURST_PEAK_START_BIT))

#define AW_PID_2113_BURST_PEAK_10MA	(0)
#define AW_PID_2113_BURST_PEAK_10MA_VALUE	\
	(AW_PID_2113_BURST_PEAK_10MA << AW_PID_2113_BURST_PEAK_START_BIT)

#define AW_PID_2113_BURST_PEAK_20MA	(1)
#define AW_PID_2113_BURST_PEAK_20MA_VALUE	\
	(AW_PID_2113_BURST_PEAK_20MA << AW_PID_2113_BURST_PEAK_START_BIT)

#define AW_PID_2113_BURST_PEAK_30MA	(2)
#define AW_PID_2113_BURST_PEAK_30MA_VALUE	\
	(AW_PID_2113_BURST_PEAK_30MA << AW_PID_2113_BURST_PEAK_START_BIT)

#define AW_PID_2113_BURST_PEAK_50MA	(3)
#define AW_PID_2113_BURST_PEAK_50MA_VALUE	\
	(AW_PID_2113_BURST_PEAK_50MA << AW_PID_2113_BURST_PEAK_START_BIT)

#define AW_PID_2113_BURST_PEAK_70MA	(4)
#define AW_PID_2113_BURST_PEAK_70MA_VALUE	\
	(AW_PID_2113_BURST_PEAK_70MA << AW_PID_2113_BURST_PEAK_START_BIT)

#define AW_PID_2113_BURST_PEAK_100MA	(5)
#define AW_PID_2113_BURST_PEAK_100MA_VALUE	\
	(AW_PID_2113_BURST_PEAK_100MA << AW_PID_2113_BURST_PEAK_START_BIT)

#define AW_PID_2113_BURST_PEAK_130MA	(6)
#define AW_PID_2113_BURST_PEAK_130MA_VALUE	\
	(AW_PID_2113_BURST_PEAK_130MA << AW_PID_2113_BURST_PEAK_START_BIT)

#define AW_PID_2113_BURST_PEAK_160MA	(7)
#define AW_PID_2113_BURST_PEAK_160MA_VALUE	\
	(AW_PID_2113_BURST_PEAK_160MA << AW_PID_2113_BURST_PEAK_START_BIT)

#define AW_PID_2113_BURST_PEAK_DEFAULT_VALUE	(2)
#define AW_PID_2113_BURST_PEAK_DEFAULT	\
	(AW_PID_2113_BURST_PEAK_DEFAULT_VALUE << AW_PID_2113_BURST_PEAK_START_BIT)

/* BST_LOOPC bit 3:2 (BSTCTRL6 0x65) */
#define AW_PID_2113_BST_LOOPC_START_BIT	(2)
#define AW_PID_2113_BST_LOOPC_BITS_LEN	(2)
#define AW_PID_2113_BST_LOOPC_MASK	\
	(~(((1<<AW_PID_2113_BST_LOOPC_BITS_LEN)-1) << AW_PID_2113_BST_LOOPC_START_BIT))

#define AW_PID_2113_BST_LOOPC_33P6PF	(0)
#define AW_PID_2113_BST_LOOPC_33P6PF_VALUE	\
	(AW_PID_2113_BST_LOOPC_33P6PF << AW_PID_2113_BST_LOOPC_START_BIT)

#define AW_PID_2113_BST_LOOPC_44P8PF	(1)
#define AW_PID_2113_BST_LOOPC_44P8PF_VALUE	\
	(AW_PID_2113_BST_LOOPC_44P8PF << AW_PID_2113_BST_LOOPC_START_BIT)

#define AW_PID_2113_BST_LOOPC_56P0PF	(2)
#define AW_PID_2113_BST_LOOPC_56P0PF_VALUE	\
	(AW_PID_2113_BST_LOOPC_56P0PF << AW_PID_2113_BST_LOOPC_START_BIT)

#define AW_PID_2113_BST_LOOPC_67P2PF	(3)
#define AW_PID_2113_BST_LOOPC_67P2PF_VALUE	\
	(AW_PID_2113_BST_LOOPC_67P2PF << AW_PID_2113_BST_LOOPC_START_BIT)

#define AW_PID_2113_BST_LOOPC_DEFAULT_VALUE	(0)
#define AW_PID_2113_BST_LOOPC_DEFAULT	\
	(AW_PID_2113_BST_LOOPC_DEFAULT_VALUE << AW_PID_2113_BST_LOOPC_START_BIT)

/* BST_LOOPR bit 1:0 (BSTCTRL6 0x65) */
#define AW_PID_2113_BST_LOOPR_START_BIT	(0)
#define AW_PID_2113_BST_LOOPR_BITS_LEN	(2)
#define AW_PID_2113_BST_LOOPR_MASK	\
	(~(((1<<AW_PID_2113_BST_LOOPR_BITS_LEN)-1) << AW_PID_2113_BST_LOOPR_START_BIT))

#define AW_PID_2113_BST_LOOPR_700K	(0)
#define AW_PID_2113_BST_LOOPR_700K_VALUE	\
	(AW_PID_2113_BST_LOOPR_700K << AW_PID_2113_BST_LOOPR_START_BIT)

#define AW_PID_2113_BST_LOOPR_520K	(1)
#define AW_PID_2113_BST_LOOPR_520K_VALUE	\
	(AW_PID_2113_BST_LOOPR_520K << AW_PID_2113_BST_LOOPR_START_BIT)

#define AW_PID_2113_BST_LOOPR_340K	(2)
#define AW_PID_2113_BST_LOOPR_340K_VALUE	\
	(AW_PID_2113_BST_LOOPR_340K << AW_PID_2113_BST_LOOPR_START_BIT)

#define AW_PID_2113_BST_LOOPR_160K	(3)
#define AW_PID_2113_BST_LOOPR_160K_VALUE	\
	(AW_PID_2113_BST_LOOPR_160K << AW_PID_2113_BST_LOOPR_START_BIT)

#define AW_PID_2113_BST_LOOPR_DEFAULT_VALUE	(2)
#define AW_PID_2113_BST_LOOPR_DEFAULT	\
	(AW_PID_2113_BST_LOOPR_DEFAULT_VALUE << AW_PID_2113_BST_LOOPR_START_BIT)

/* default value of BSTCTRL6 (0x65) */
/* #define AW_PID_2113_BSTCTRL6_DEFAULT		(0x5CA2) */

/* BSTCTRL7 (0x66) detail */
/* RSQN_DLY bit 15:14 (BSTCTRL7 0x66) */
#define AW_PID_2113_RSQN_DLY_START_BIT	(14)
#define AW_PID_2113_RSQN_DLY_BITS_LEN	(2)
#define AW_PID_2113_RSQN_DLY_MASK	\
	(~(((1<<AW_PID_2113_RSQN_DLY_BITS_LEN)-1) << AW_PID_2113_RSQN_DLY_START_BIT))

#define AW_PID_2113_RSQN_DLY_15NS	(0)
#define AW_PID_2113_RSQN_DLY_15NS_VALUE	\
	(AW_PID_2113_RSQN_DLY_15NS << AW_PID_2113_RSQN_DLY_START_BIT)

#define AW_PID_2113_RSQN_DLY_25NS	(1)
#define AW_PID_2113_RSQN_DLY_25NS_VALUE	\
	(AW_PID_2113_RSQN_DLY_25NS << AW_PID_2113_RSQN_DLY_START_BIT)

#define AW_PID_2113_RSQN_DLY_35NS	(2)
#define AW_PID_2113_RSQN_DLY_35NS_VALUE	\
	(AW_PID_2113_RSQN_DLY_35NS << AW_PID_2113_RSQN_DLY_START_BIT)

#define AW_PID_2113_RSQN_DLY_45NS	(3)
#define AW_PID_2113_RSQN_DLY_45NS_VALUE	\
	(AW_PID_2113_RSQN_DLY_45NS << AW_PID_2113_RSQN_DLY_START_BIT)

#define AW_PID_2113_RSQN_DLY_DEFAULT_VALUE	(2)
#define AW_PID_2113_RSQN_DLY_DEFAULT	\
	(AW_PID_2113_RSQN_DLY_DEFAULT_VALUE << AW_PID_2113_RSQN_DLY_START_BIT)

/* SOFT_DLY bit 13:12 (BSTCTRL7 0x66) */
#define AW_PID_2113_SOFT_DLY_START_BIT	(12)
#define AW_PID_2113_SOFT_DLY_BITS_LEN	(2)
#define AW_PID_2113_SOFT_DLY_MASK	\
	(~(((1<<AW_PID_2113_SOFT_DLY_BITS_LEN)-1) << AW_PID_2113_SOFT_DLY_START_BIT))

#define AW_PID_2113_SOFT_DLY_1P28MS	(0)
#define AW_PID_2113_SOFT_DLY_1P28MS_VALUE	\
	(AW_PID_2113_SOFT_DLY_1P28MS << AW_PID_2113_SOFT_DLY_START_BIT)

#define AW_PID_2113_SOFT_DLY_2P56MS	(1)
#define AW_PID_2113_SOFT_DLY_2P56MS_VALUE	\
	(AW_PID_2113_SOFT_DLY_2P56MS << AW_PID_2113_SOFT_DLY_START_BIT)

#define AW_PID_2113_SOFT_DLY_5P12MS	(2)
#define AW_PID_2113_SOFT_DLY_5P12MS_VALUE	\
	(AW_PID_2113_SOFT_DLY_5P12MS << AW_PID_2113_SOFT_DLY_START_BIT)

#define AW_PID_2113_SOFT_DLY_10P24MS	(3)
#define AW_PID_2113_SOFT_DLY_10P24MS_VALUE	\
	(AW_PID_2113_SOFT_DLY_10P24MS << AW_PID_2113_SOFT_DLY_START_BIT)

#define AW_PID_2113_SOFT_DLY_DEFAULT_VALUE	(0)
#define AW_PID_2113_SOFT_DLY_DEFAULT	\
	(AW_PID_2113_SOFT_DLY_DEFAULT_VALUE << AW_PID_2113_SOFT_DLY_START_BIT)

/* KICK_ITH bit 11:10 (BSTCTRL7 0x66) */
#define AW_PID_2113_KICK_ITH_START_BIT	(10)
#define AW_PID_2113_KICK_ITH_BITS_LEN	(2)
#define AW_PID_2113_KICK_ITH_MASK	\
	(~(((1<<AW_PID_2113_KICK_ITH_BITS_LEN)-1) << AW_PID_2113_KICK_ITH_START_BIT))

#define AW_PID_2113_KICK_ITH_28MA	(0)
#define AW_PID_2113_KICK_ITH_28MA_VALUE	\
	(AW_PID_2113_KICK_ITH_28MA << AW_PID_2113_KICK_ITH_START_BIT)

#define AW_PID_2113_KICK_ITH_56MA	(1)
#define AW_PID_2113_KICK_ITH_56MA_VALUE	\
	(AW_PID_2113_KICK_ITH_56MA << AW_PID_2113_KICK_ITH_START_BIT)

#define AW_PID_2113_KICK_ITH_84MA	(2)
#define AW_PID_2113_KICK_ITH_84MA_VALUE	\
	(AW_PID_2113_KICK_ITH_84MA << AW_PID_2113_KICK_ITH_START_BIT)

#define AW_PID_2113_KICK_ITH_112MA	(3)
#define AW_PID_2113_KICK_ITH_112MA_VALUE	\
	(AW_PID_2113_KICK_ITH_112MA << AW_PID_2113_KICK_ITH_START_BIT)

#define AW_PID_2113_KICK_ITH_DEFAULT_VALUE	(0)
#define AW_PID_2113_KICK_ITH_DEFAULT	\
	(AW_PID_2113_KICK_ITH_DEFAULT_VALUE << AW_PID_2113_KICK_ITH_START_BIT)

/* LMD_VTH bit 9:8 (BSTCTRL7 0x66) */
#define AW_PID_2113_LMD_VTH_START_BIT	(8)
#define AW_PID_2113_LMD_VTH_BITS_LEN	(2)
#define AW_PID_2113_LMD_VTH_MASK	\
	(~(((1<<AW_PID_2113_LMD_VTH_BITS_LEN)-1) << AW_PID_2113_LMD_VTH_START_BIT))

#define AW_PID_2113_LMD_VTH_1P1V	(0)
#define AW_PID_2113_LMD_VTH_1P1V_VALUE	\
	(AW_PID_2113_LMD_VTH_1P1V << AW_PID_2113_LMD_VTH_START_BIT)

#define AW_PID_2113_LMD_VTH_1P5V	(1)
#define AW_PID_2113_LMD_VTH_1P5V_VALUE	\
	(AW_PID_2113_LMD_VTH_1P5V << AW_PID_2113_LMD_VTH_START_BIT)

#define AW_PID_2113_LMD_VTH_1P9V	(2)
#define AW_PID_2113_LMD_VTH_1P9V_VALUE	\
	(AW_PID_2113_LMD_VTH_1P9V << AW_PID_2113_LMD_VTH_START_BIT)

#define AW_PID_2113_LMD_VTH_2P3V	(3)
#define AW_PID_2113_LMD_VTH_2P3V_VALUE	\
	(AW_PID_2113_LMD_VTH_2P3V << AW_PID_2113_LMD_VTH_START_BIT)

#define AW_PID_2113_LMD_VTH_DEFAULT_VALUE	(0)
#define AW_PID_2113_LMD_VTH_DEFAULT	\
	(AW_PID_2113_LMD_VTH_DEFAULT_VALUE << AW_PID_2113_LMD_VTH_START_BIT)

/* BST_SRC bit 7 (BSTCTRL7 0x66) */
#define AW_PID_2113_BST_SRC_START_BIT	(7)
#define AW_PID_2113_BST_SRC_BITS_LEN	(1)
#define AW_PID_2113_BST_SRC_MASK	\
	(~(((1<<AW_PID_2113_BST_SRC_BITS_LEN)-1) << AW_PID_2113_BST_SRC_START_BIT))

#define AW_PID_2113_BST_SRC_3NS	(0)
#define AW_PID_2113_BST_SRC_3NS_VALUE	\
	(AW_PID_2113_BST_SRC_3NS << AW_PID_2113_BST_SRC_START_BIT)

#define AW_PID_2113_BST_SRC_9NS	(1)
#define AW_PID_2113_BST_SRC_9NS_VALUE	\
	(AW_PID_2113_BST_SRC_9NS << AW_PID_2113_BST_SRC_START_BIT)

#define AW_PID_2113_BST_SRC_DEFAULT_VALUE	(0)
#define AW_PID_2113_BST_SRC_DEFAULT	\
	(AW_PID_2113_BST_SRC_DEFAULT_VALUE << AW_PID_2113_BST_SRC_START_BIT)

/* PWM_SHORT bit 6 (BSTCTRL7 0x66) */
#define AW_PID_2113_PWM_SHORT_START_BIT	(6)
#define AW_PID_2113_PWM_SHORT_BITS_LEN	(1)
#define AW_PID_2113_PWM_SHORT_MASK	\
	(~(((1<<AW_PID_2113_PWM_SHORT_BITS_LEN)-1) << AW_PID_2113_PWM_SHORT_START_BIT))

#define AW_PID_2113_PWM_SHORT_VDD	(0)
#define AW_PID_2113_PWM_SHORT_VDD_VALUE	\
	(AW_PID_2113_PWM_SHORT_VDD << AW_PID_2113_PWM_SHORT_START_BIT)

#define AW_PID_2113_PWM_SHORT_VDDMINUS_VTH	(1)
#define AW_PID_2113_PWM_SHORT_VDDMINUS_VTH_VALUE	\
	(AW_PID_2113_PWM_SHORT_VDDMINUS_VTH << AW_PID_2113_PWM_SHORT_START_BIT)

#define AW_PID_2113_PWM_SHORT_DEFAULT_VALUE	(1)
#define AW_PID_2113_PWM_SHORT_DEFAULT	\
	(AW_PID_2113_PWM_SHORT_DEFAULT_VALUE << AW_PID_2113_PWM_SHORT_START_BIT)

/* BST_COMPMAX bit 5:4 (BSTCTRL7 0x66) */
#define AW_PID_2113_BST_COMPMAX_START_BIT	(4)
#define AW_PID_2113_BST_COMPMAX_BITS_LEN	(2)
#define AW_PID_2113_BST_COMPMAX_MASK	\
	(~(((1<<AW_PID_2113_BST_COMPMAX_BITS_LEN)-1) << AW_PID_2113_BST_COMPMAX_START_BIT))

#define AW_PID_2113_BST_COMPMAX_2P2V	(0)
#define AW_PID_2113_BST_COMPMAX_2P2V_VALUE	\
	(AW_PID_2113_BST_COMPMAX_2P2V << AW_PID_2113_BST_COMPMAX_START_BIT)

#define AW_PID_2113_BST_COMPMAX_2P4V	(1)
#define AW_PID_2113_BST_COMPMAX_2P4V_VALUE	\
	(AW_PID_2113_BST_COMPMAX_2P4V << AW_PID_2113_BST_COMPMAX_START_BIT)

#define AW_PID_2113_BST_COMPMAX_2P6V	(2)
#define AW_PID_2113_BST_COMPMAX_2P6V_VALUE	\
	(AW_PID_2113_BST_COMPMAX_2P6V << AW_PID_2113_BST_COMPMAX_START_BIT)

#define AW_PID_2113_BST_COMPMAX_2P8V	(3)
#define AW_PID_2113_BST_COMPMAX_2P8V_VALUE	\
	(AW_PID_2113_BST_COMPMAX_2P8V << AW_PID_2113_BST_COMPMAX_START_BIT)

#define AW_PID_2113_BST_COMPMAX_DEFAULT_VALUE	(3)
#define AW_PID_2113_BST_COMPMAX_DEFAULT	\
	(AW_PID_2113_BST_COMPMAX_DEFAULT_VALUE << AW_PID_2113_BST_COMPMAX_START_BIT)

/* EN_RSQN_DLY bit 3 (BSTCTRL7 0x66) */
#define AW_PID_2113_EN_RSQN_DLY_START_BIT	(3)
#define AW_PID_2113_EN_RSQN_DLY_BITS_LEN	(1)
#define AW_PID_2113_EN_RSQN_DLY_MASK	\
	(~(((1<<AW_PID_2113_EN_RSQN_DLY_BITS_LEN)-1) << AW_PID_2113_EN_RSQN_DLY_START_BIT))

#define AW_PID_2113_EN_RSQN_DLY_DISABLE	(0)
#define AW_PID_2113_EN_RSQN_DLY_DISABLE_VALUE	\
	(AW_PID_2113_EN_RSQN_DLY_DISABLE << AW_PID_2113_EN_RSQN_DLY_START_BIT)

#define AW_PID_2113_EN_RSQN_DLY_ENABLE	(1)
#define AW_PID_2113_EN_RSQN_DLY_ENABLE_VALUE	\
	(AW_PID_2113_EN_RSQN_DLY_ENABLE << AW_PID_2113_EN_RSQN_DLY_START_BIT)

#define AW_PID_2113_EN_RSQN_DLY_DEFAULT_VALUE	(1)
#define AW_PID_2113_EN_RSQN_DLY_DEFAULT	\
	(AW_PID_2113_EN_RSQN_DLY_DEFAULT_VALUE << AW_PID_2113_EN_RSQN_DLY_START_BIT)

/* BST_BACK_ADPT_R400K_EN bit 2 (BSTCTRL7 0x66) */
#define AW_PID_2113_BST_BACK_ADPT_R400K_EN_START_BIT	(2)
#define AW_PID_2113_BST_BACK_ADPT_R400K_EN_BITS_LEN	(1)
#define AW_PID_2113_BST_BACK_ADPT_R400K_EN_MASK	\
	(~(((1<<AW_PID_2113_BST_BACK_ADPT_R400K_EN_BITS_LEN)-1) << AW_PID_2113_BST_BACK_ADPT_R400K_EN_START_BIT))

#define AW_PID_2113_BST_BACK_ADPT_R400K_EN_DEFAULT_VALUE	(0)
#define AW_PID_2113_BST_BACK_ADPT_R400K_EN_DEFAULT	\
	(AW_PID_2113_BST_BACK_ADPT_R400K_EN_DEFAULT_VALUE << AW_PID_2113_BST_BACK_ADPT_R400K_EN_START_BIT)

/* BST_OFFTIME_D25_EN bit 1 (BSTCTRL7 0x66) */
#define AW_PID_2113_BST_OFFTIME_D25_EN_START_BIT	(1)
#define AW_PID_2113_BST_OFFTIME_D25_EN_BITS_LEN	(1)
#define AW_PID_2113_BST_OFFTIME_D25_EN_MASK	\
	(~(((1<<AW_PID_2113_BST_OFFTIME_D25_EN_BITS_LEN)-1) << AW_PID_2113_BST_OFFTIME_D25_EN_START_BIT))

#define AW_PID_2113_BST_OFFTIME_D25_EN_DEFAULT_VALUE	(0)
#define AW_PID_2113_BST_OFFTIME_D25_EN_DEFAULT	\
	(AW_PID_2113_BST_OFFTIME_D25_EN_DEFAULT_VALUE << AW_PID_2113_BST_OFFTIME_D25_EN_START_BIT)

/* SLOPE_LIMIT bit 0 (BSTCTRL7 0x66) */
#define AW_PID_2113_SLOPE_LIMIT_START_BIT	(0)
#define AW_PID_2113_SLOPE_LIMIT_BITS_LEN	(1)
#define AW_PID_2113_SLOPE_LIMIT_MASK	\
	(~(((1<<AW_PID_2113_SLOPE_LIMIT_BITS_LEN)-1) << AW_PID_2113_SLOPE_LIMIT_START_BIT))

#define AW_PID_2113_SLOPE_LIMIT_0P75ISLOPE	(0)
#define AW_PID_2113_SLOPE_LIMIT_0P75ISLOPE_VALUE	\
	(AW_PID_2113_SLOPE_LIMIT_0P75ISLOPE << AW_PID_2113_SLOPE_LIMIT_START_BIT)

#define AW_PID_2113_SLOPE_LIMIT_1P00ISLOPE	(1)
#define AW_PID_2113_SLOPE_LIMIT_1P00ISLOPE_VALUE	\
	(AW_PID_2113_SLOPE_LIMIT_1P00ISLOPE << AW_PID_2113_SLOPE_LIMIT_START_BIT)

#define AW_PID_2113_SLOPE_LIMIT_DEFAULT_VALUE	(0)
#define AW_PID_2113_SLOPE_LIMIT_DEFAULT	\
	(AW_PID_2113_SLOPE_LIMIT_DEFAULT_VALUE << AW_PID_2113_SLOPE_LIMIT_START_BIT)

/* default value of BSTCTRL7 (0x66) */
/* #define AW_PID_2113_BSTCTRL7_DEFAULT		(0x8078) */

/* BSTCTRL8 (0x67) detail */
/* BST_LMT_ST bit 15 (BSTCTRL8 0x67) */
#define AW_PID_2113_BST_LMT_ST_START_BIT	(15)
#define AW_PID_2113_BST_LMT_ST_BITS_LEN	(1)
#define AW_PID_2113_BST_LMT_ST_MASK	\
	(~(((1<<AW_PID_2113_BST_LMT_ST_BITS_LEN)-1) << AW_PID_2113_BST_LMT_ST_START_BIT))

#define AW_PID_2113_BST_LMT_ST_SS_FINISH	(0)
#define AW_PID_2113_BST_LMT_ST_SS_FINISH_VALUE	\
	(AW_PID_2113_BST_LMT_ST_SS_FINISH << AW_PID_2113_BST_LMT_ST_START_BIT)

#define AW_PID_2113_BST_LMT_ST_NORMAL	(1)
#define AW_PID_2113_BST_LMT_ST_NORMAL_VALUE	\
	(AW_PID_2113_BST_LMT_ST_NORMAL << AW_PID_2113_BST_LMT_ST_START_BIT)

#define AW_PID_2113_BST_LMT_ST_DEFAULT_VALUE	(0)
#define AW_PID_2113_BST_LMT_ST_DEFAULT	\
	(AW_PID_2113_BST_LMT_ST_DEFAULT_VALUE << AW_PID_2113_BST_LMT_ST_START_BIT)

/* BST_OVPTH_DBG bit 14 (BSTCTRL8 0x67) */
#define AW_PID_2113_BST_OVPTH_DBG_START_BIT	(14)
#define AW_PID_2113_BST_OVPTH_DBG_BITS_LEN	(1)
#define AW_PID_2113_BST_OVPTH_DBG_MASK	\
	(~(((1<<AW_PID_2113_BST_OVPTH_DBG_BITS_LEN)-1) << AW_PID_2113_BST_OVPTH_DBG_START_BIT))

#define AW_PID_2113_BST_OVPTH_DBG_DISABLE	(0)
#define AW_PID_2113_BST_OVPTH_DBG_DISABLE_VALUE	\
	(AW_PID_2113_BST_OVPTH_DBG_DISABLE << AW_PID_2113_BST_OVPTH_DBG_START_BIT)

#define AW_PID_2113_BST_OVPTH_DBG_ENABLE	(1)
#define AW_PID_2113_BST_OVPTH_DBG_ENABLE_VALUE	\
	(AW_PID_2113_BST_OVPTH_DBG_ENABLE << AW_PID_2113_BST_OVPTH_DBG_START_BIT)

#define AW_PID_2113_BST_OVPTH_DBG_DEFAULT_VALUE	(1)
#define AW_PID_2113_BST_OVPTH_DBG_DEFAULT	\
	(AW_PID_2113_BST_OVPTH_DBG_DEFAULT_VALUE << AW_PID_2113_BST_OVPTH_DBG_START_BIT)

/* BST_DFPWM bit 13:12 (BSTCTRL8 0x67) */
#define AW_PID_2113_BST_DFPWM_START_BIT	(12)
#define AW_PID_2113_BST_DFPWM_BITS_LEN	(2)
#define AW_PID_2113_BST_DFPWM_MASK	\
	(~(((1<<AW_PID_2113_BST_DFPWM_BITS_LEN)-1) << AW_PID_2113_BST_DFPWM_START_BIT))

#define AW_PID_2113_BST_DFPWM_40US	(0)
#define AW_PID_2113_BST_DFPWM_40US_VALUE	\
	(AW_PID_2113_BST_DFPWM_40US << AW_PID_2113_BST_DFPWM_START_BIT)

#define AW_PID_2113_BST_DFPWM_80US	(1)
#define AW_PID_2113_BST_DFPWM_80US_VALUE	\
	(AW_PID_2113_BST_DFPWM_80US << AW_PID_2113_BST_DFPWM_START_BIT)

#define AW_PID_2113_BST_DFPWM_160US	(2)
#define AW_PID_2113_BST_DFPWM_160US_VALUE	\
	(AW_PID_2113_BST_DFPWM_160US << AW_PID_2113_BST_DFPWM_START_BIT)

#define AW_PID_2113_BST_DFPWM_320US	(3)
#define AW_PID_2113_BST_DFPWM_320US_VALUE	\
	(AW_PID_2113_BST_DFPWM_320US << AW_PID_2113_BST_DFPWM_START_BIT)

#define AW_PID_2113_BST_DFPWM_DEFAULT_VALUE	(1)
#define AW_PID_2113_BST_DFPWM_DEFAULT	\
	(AW_PID_2113_BST_DFPWM_DEFAULT_VALUE << AW_PID_2113_BST_DFPWM_START_BIT)

/* BST_NGD_DLY bit 11 (BSTCTRL8 0x67) */
#define AW_PID_2113_BST_NGD_DLY_START_BIT	(11)
#define AW_PID_2113_BST_NGD_DLY_BITS_LEN	(1)
#define AW_PID_2113_BST_NGD_DLY_MASK	\
	(~(((1<<AW_PID_2113_BST_NGD_DLY_BITS_LEN)-1) << AW_PID_2113_BST_NGD_DLY_START_BIT))

#define AW_PID_2113_BST_NGD_DLY_3NS	(0)
#define AW_PID_2113_BST_NGD_DLY_3NS_VALUE	\
	(AW_PID_2113_BST_NGD_DLY_3NS << AW_PID_2113_BST_NGD_DLY_START_BIT)

#define AW_PID_2113_BST_NGD_DLY_6NS	(1)
#define AW_PID_2113_BST_NGD_DLY_6NS_VALUE	\
	(AW_PID_2113_BST_NGD_DLY_6NS << AW_PID_2113_BST_NGD_DLY_START_BIT)

#define AW_PID_2113_BST_NGD_DLY_DEFAULT_VALUE	(0)
#define AW_PID_2113_BST_NGD_DLY_DEFAULT	\
	(AW_PID_2113_BST_NGD_DLY_DEFAULT_VALUE << AW_PID_2113_BST_NGD_DLY_START_BIT)

/* BST_PGD_DLY bit 10 (BSTCTRL8 0x67) */
#define AW_PID_2113_BST_PGD_DLY_START_BIT	(10)
#define AW_PID_2113_BST_PGD_DLY_BITS_LEN	(1)
#define AW_PID_2113_BST_PGD_DLY_MASK	\
	(~(((1<<AW_PID_2113_BST_PGD_DLY_BITS_LEN)-1) << AW_PID_2113_BST_PGD_DLY_START_BIT))

#define AW_PID_2113_BST_PGD_DLY_3NS	(0)
#define AW_PID_2113_BST_PGD_DLY_3NS_VALUE	\
	(AW_PID_2113_BST_PGD_DLY_3NS << AW_PID_2113_BST_PGD_DLY_START_BIT)

#define AW_PID_2113_BST_PGD_DLY_6NS	(1)
#define AW_PID_2113_BST_PGD_DLY_6NS_VALUE	\
	(AW_PID_2113_BST_PGD_DLY_6NS << AW_PID_2113_BST_PGD_DLY_START_BIT)

#define AW_PID_2113_BST_PGD_DLY_DEFAULT_VALUE	(0)
#define AW_PID_2113_BST_PGD_DLY_DEFAULT	\
	(AW_PID_2113_BST_PGD_DLY_DEFAULT_VALUE << AW_PID_2113_BST_PGD_DLY_START_BIT)

/* IPEAK_ADJ bit 9 (BSTCTRL8 0x67) */
#define AW_PID_2113_IPEAK_ADJ_START_BIT	(9)
#define AW_PID_2113_IPEAK_ADJ_BITS_LEN	(1)
#define AW_PID_2113_IPEAK_ADJ_MASK	\
	(~(((1<<AW_PID_2113_IPEAK_ADJ_BITS_LEN)-1) << AW_PID_2113_IPEAK_ADJ_START_BIT))

#define AW_PID_2113_IPEAK_ADJ_IPEAK	(0)
#define AW_PID_2113_IPEAK_ADJ_IPEAK_VALUE	\
	(AW_PID_2113_IPEAK_ADJ_IPEAK << AW_PID_2113_IPEAK_ADJ_START_BIT)

#define AW_PID_2113_IPEAK_ADJ_IPEAK0P5A	(1)
#define AW_PID_2113_IPEAK_ADJ_IPEAK0P5A_VALUE	\
	(AW_PID_2113_IPEAK_ADJ_IPEAK0P5A << AW_PID_2113_IPEAK_ADJ_START_BIT)

#define AW_PID_2113_IPEAK_ADJ_DEFAULT_VALUE	(0)
#define AW_PID_2113_IPEAK_ADJ_DEFAULT	\
	(AW_PID_2113_IPEAK_ADJ_DEFAULT_VALUE << AW_PID_2113_IPEAK_ADJ_START_BIT)

/* BST_PKCAP_EN bit 8 (BSTCTRL8 0x67) */
#define AW_PID_2113_BST_PKCAP_EN_START_BIT	(8)
#define AW_PID_2113_BST_PKCAP_EN_BITS_LEN	(1)
#define AW_PID_2113_BST_PKCAP_EN_MASK	\
	(~(((1<<AW_PID_2113_BST_PKCAP_EN_BITS_LEN)-1) << AW_PID_2113_BST_PKCAP_EN_START_BIT))

#define AW_PID_2113_BST_PKCAP_EN_DISABLE	(0)
#define AW_PID_2113_BST_PKCAP_EN_DISABLE_VALUE	\
	(AW_PID_2113_BST_PKCAP_EN_DISABLE << AW_PID_2113_BST_PKCAP_EN_START_BIT)

#define AW_PID_2113_BST_PKCAP_EN_ENABLE	(1)
#define AW_PID_2113_BST_PKCAP_EN_ENABLE_VALUE	\
	(AW_PID_2113_BST_PKCAP_EN_ENABLE << AW_PID_2113_BST_PKCAP_EN_START_BIT)

#define AW_PID_2113_BST_PKCAP_EN_DEFAULT_VALUE	(0)
#define AW_PID_2113_BST_PKCAP_EN_DEFAULT	\
	(AW_PID_2113_BST_PKCAP_EN_DEFAULT_VALUE << AW_PID_2113_BST_PKCAP_EN_START_BIT)

/* LOW_CLAMP bit 7 (BSTCTRL8 0x67) */
#define AW_PID_2113_LOW_CLAMP_START_BIT	(7)
#define AW_PID_2113_LOW_CLAMP_BITS_LEN	(1)
#define AW_PID_2113_LOW_CLAMP_MASK	\
	(~(((1<<AW_PID_2113_LOW_CLAMP_BITS_LEN)-1) << AW_PID_2113_LOW_CLAMP_START_BIT))

#define AW_PID_2113_LOW_CLAMP_NOTMINUS_USED	(0)
#define AW_PID_2113_LOW_CLAMP_NOTMINUS_USED_VALUE	\
	(AW_PID_2113_LOW_CLAMP_NOTMINUS_USED << AW_PID_2113_LOW_CLAMP_START_BIT)

#define AW_PID_2113_LOW_CLAMP_USED	(1)
#define AW_PID_2113_LOW_CLAMP_USED_VALUE	\
	(AW_PID_2113_LOW_CLAMP_USED << AW_PID_2113_LOW_CLAMP_START_BIT)

#define AW_PID_2113_LOW_CLAMP_DEFAULT_VALUE	(1)
#define AW_PID_2113_LOW_CLAMP_DEFAULT	\
	(AW_PID_2113_LOW_CLAMP_DEFAULT_VALUE << AW_PID_2113_LOW_CLAMP_START_BIT)

/* BST_GTDR_DDT bit 6 (BSTCTRL8 0x67) */
#define AW_PID_2113_BST_GTDR_DDT_START_BIT	(6)
#define AW_PID_2113_BST_GTDR_DDT_BITS_LEN	(1)
#define AW_PID_2113_BST_GTDR_DDT_MASK	\
	(~(((1<<AW_PID_2113_BST_GTDR_DDT_BITS_LEN)-1) << AW_PID_2113_BST_GTDR_DDT_START_BIT))

#define AW_PID_2113_BST_GTDR_DDT_3NS	(0)
#define AW_PID_2113_BST_GTDR_DDT_3NS_VALUE	\
	(AW_PID_2113_BST_GTDR_DDT_3NS << AW_PID_2113_BST_GTDR_DDT_START_BIT)

#define AW_PID_2113_BST_GTDR_DDT_9NS	(1)
#define AW_PID_2113_BST_GTDR_DDT_9NS_VALUE	\
	(AW_PID_2113_BST_GTDR_DDT_9NS << AW_PID_2113_BST_GTDR_DDT_START_BIT)

#define AW_PID_2113_BST_GTDR_DDT_DEFAULT_VALUE	(0)
#define AW_PID_2113_BST_GTDR_DDT_DEFAULT	\
	(AW_PID_2113_BST_GTDR_DDT_DEFAULT_VALUE << AW_PID_2113_BST_GTDR_DDT_START_BIT)

/* OVP2_EN bit 5 (BSTCTRL8 0x67) */
#define AW_PID_2113_OVP2_EN_START_BIT	(5)
#define AW_PID_2113_OVP2_EN_BITS_LEN	(1)
#define AW_PID_2113_OVP2_EN_MASK	\
	(~(((1<<AW_PID_2113_OVP2_EN_BITS_LEN)-1) << AW_PID_2113_OVP2_EN_START_BIT))

#define AW_PID_2113_OVP2_EN_DISABLE	(0)
#define AW_PID_2113_OVP2_EN_DISABLE_VALUE	\
	(AW_PID_2113_OVP2_EN_DISABLE << AW_PID_2113_OVP2_EN_START_BIT)

#define AW_PID_2113_OVP2_EN_ENABLE	(1)
#define AW_PID_2113_OVP2_EN_ENABLE_VALUE	\
	(AW_PID_2113_OVP2_EN_ENABLE << AW_PID_2113_OVP2_EN_START_BIT)

#define AW_PID_2113_OVP2_EN_DEFAULT_VALUE	(0)
#define AW_PID_2113_OVP2_EN_DEFAULT	\
	(AW_PID_2113_OVP2_EN_DEFAULT_VALUE << AW_PID_2113_OVP2_EN_START_BIT)

/* HEAVY_EN bit 4 (BSTCTRL8 0x67) */
#define AW_PID_2113_HEAVY_EN_START_BIT	(4)
#define AW_PID_2113_HEAVY_EN_BITS_LEN	(1)
#define AW_PID_2113_HEAVY_EN_MASK	\
	(~(((1<<AW_PID_2113_HEAVY_EN_BITS_LEN)-1) << AW_PID_2113_HEAVY_EN_START_BIT))

#define AW_PID_2113_HEAVY_EN_8OHM	(0)
#define AW_PID_2113_HEAVY_EN_8OHM_VALUE	\
	(AW_PID_2113_HEAVY_EN_8OHM << AW_PID_2113_HEAVY_EN_START_BIT)

#define AW_PID_2113_HEAVY_EN_4OHM	(1)
#define AW_PID_2113_HEAVY_EN_4OHM_VALUE	\
	(AW_PID_2113_HEAVY_EN_4OHM << AW_PID_2113_HEAVY_EN_START_BIT)

#define AW_PID_2113_HEAVY_EN_DEFAULT_VALUE	(0)
#define AW_PID_2113_HEAVY_EN_DEFAULT	\
	(AW_PID_2113_HEAVY_EN_DEFAULT_VALUE << AW_PID_2113_HEAVY_EN_START_BIT)

/* BURST_SSMODE bit 3 (BSTCTRL8 0x67) */
#define AW_PID_2113_BURST_SSMODE_START_BIT	(3)
#define AW_PID_2113_BURST_SSMODE_BITS_LEN	(1)
#define AW_PID_2113_BURST_SSMODE_MASK	\
	(~(((1<<AW_PID_2113_BURST_SSMODE_BITS_LEN)-1) << AW_PID_2113_BURST_SSMODE_START_BIT))

#define AW_PID_2113_BURST_SSMODE_FAST	(0)
#define AW_PID_2113_BURST_SSMODE_FAST_VALUE	\
	(AW_PID_2113_BURST_SSMODE_FAST << AW_PID_2113_BURST_SSMODE_START_BIT)

#define AW_PID_2113_BURST_SSMODE_SLOW	(1)
#define AW_PID_2113_BURST_SSMODE_SLOW_VALUE	\
	(AW_PID_2113_BURST_SSMODE_SLOW << AW_PID_2113_BURST_SSMODE_START_BIT)

#define AW_PID_2113_BURST_SSMODE_DEFAULT_VALUE	(0)
#define AW_PID_2113_BURST_SSMODE_DEFAULT	\
	(AW_PID_2113_BURST_SSMODE_DEFAULT_VALUE << AW_PID_2113_BURST_SSMODE_START_BIT)

/* BURST_SS_DBG bit 2 (BSTCTRL8 0x67) */
#define AW_PID_2113_BURST_SS_DBG_START_BIT	(2)
#define AW_PID_2113_BURST_SS_DBG_BITS_LEN	(1)
#define AW_PID_2113_BURST_SS_DBG_MASK	\
	(~(((1<<AW_PID_2113_BURST_SS_DBG_BITS_LEN)-1) << AW_PID_2113_BURST_SS_DBG_START_BIT))

#define AW_PID_2113_BURST_SS_DBG_DECODED	(0)
#define AW_PID_2113_BURST_SS_DBG_DECODED_VALUE	\
	(AW_PID_2113_BURST_SS_DBG_DECODED << AW_PID_2113_BURST_SS_DBG_START_BIT)

#define AW_PID_2113_BURST_SS_DBG_IICMINUS_REG	(1)
#define AW_PID_2113_BURST_SS_DBG_IICMINUS_REG_VALUE	\
	(AW_PID_2113_BURST_SS_DBG_IICMINUS_REG << AW_PID_2113_BURST_SS_DBG_START_BIT)

#define AW_PID_2113_BURST_SS_DBG_DEFAULT_VALUE	(1)
#define AW_PID_2113_BURST_SS_DBG_DEFAULT	\
	(AW_PID_2113_BURST_SS_DBG_DEFAULT_VALUE << AW_PID_2113_BURST_SS_DBG_START_BIT)

/* LIMIT_SPMD bit 1:0 (BSTCTRL8 0x67) */
#define AW_PID_2113_LIMIT_SPMD_START_BIT	(0)
#define AW_PID_2113_LIMIT_SPMD_BITS_LEN	(2)
#define AW_PID_2113_LIMIT_SPMD_MASK	\
	(~(((1<<AW_PID_2113_LIMIT_SPMD_BITS_LEN)-1) << AW_PID_2113_LIMIT_SPMD_START_BIT))

#define AW_PID_2113_LIMIT_SPMD_4MINUS_LEVELS	(0)
#define AW_PID_2113_LIMIT_SPMD_4MINUS_LEVELS_VALUE	\
	(AW_PID_2113_LIMIT_SPMD_4MINUS_LEVELS << AW_PID_2113_LIMIT_SPMD_START_BIT)

#define AW_PID_2113_LIMIT_SPMD_2MINUS_LEVELS	(1)
#define AW_PID_2113_LIMIT_SPMD_2MINUS_LEVELS_VALUE	\
	(AW_PID_2113_LIMIT_SPMD_2MINUS_LEVELS << AW_PID_2113_LIMIT_SPMD_START_BIT)

#define AW_PID_2113_LIMIT_SPMD_BACK	(2)
#define AW_PID_2113_LIMIT_SPMD_BACK_VALUE	\
	(AW_PID_2113_LIMIT_SPMD_BACK << AW_PID_2113_LIMIT_SPMD_START_BIT)

#define AW_PID_2113_LIMIT_SPMD_DEFAULT_VALUE	(0)
#define AW_PID_2113_LIMIT_SPMD_DEFAULT	\
	(AW_PID_2113_LIMIT_SPMD_DEFAULT_VALUE << AW_PID_2113_LIMIT_SPMD_START_BIT)

/* default value of BSTCTRL8 (0x67) */
/* #define AW_PID_2113_BSTCTRL8_DEFAULT		(0x5084) */

/* BSTCTRL9 (0x68) detail */
/* BST_BURST bit 9:7 (BSTCTRL9 0x68) */
#define AW_PID_2113_BST_BURST_START_BIT	(7)
#define AW_PID_2113_BST_BURST_BITS_LEN	(3)
#define AW_PID_2113_BST_BURST_MASK	\
	(~(((1<<AW_PID_2113_BST_BURST_BITS_LEN)-1) << AW_PID_2113_BST_BURST_START_BIT))

#define AW_PID_2113_BST_BURST_10MA	(0)
#define AW_PID_2113_BST_BURST_10MA_VALUE	\
	(AW_PID_2113_BST_BURST_10MA << AW_PID_2113_BST_BURST_START_BIT)

#define AW_PID_2113_BST_BURST_20MA	(1)
#define AW_PID_2113_BST_BURST_20MA_VALUE	\
	(AW_PID_2113_BST_BURST_20MA << AW_PID_2113_BST_BURST_START_BIT)

#define AW_PID_2113_BST_BURST_30MA	(2)
#define AW_PID_2113_BST_BURST_30MA_VALUE	\
	(AW_PID_2113_BST_BURST_30MA << AW_PID_2113_BST_BURST_START_BIT)

#define AW_PID_2113_BST_BURST_50MA	(3)
#define AW_PID_2113_BST_BURST_50MA_VALUE	\
	(AW_PID_2113_BST_BURST_50MA << AW_PID_2113_BST_BURST_START_BIT)

#define AW_PID_2113_BST_BURST_70MA	(4)
#define AW_PID_2113_BST_BURST_70MA_VALUE	\
	(AW_PID_2113_BST_BURST_70MA << AW_PID_2113_BST_BURST_START_BIT)

#define AW_PID_2113_BST_BURST_100MA	(5)
#define AW_PID_2113_BST_BURST_100MA_VALUE	\
	(AW_PID_2113_BST_BURST_100MA << AW_PID_2113_BST_BURST_START_BIT)

#define AW_PID_2113_BST_BURST_130MA	(6)
#define AW_PID_2113_BST_BURST_130MA_VALUE	\
	(AW_PID_2113_BST_BURST_130MA << AW_PID_2113_BST_BURST_START_BIT)

#define AW_PID_2113_BST_BURST_160MA	(7)
#define AW_PID_2113_BST_BURST_160MA_VALUE	\
	(AW_PID_2113_BST_BURST_160MA << AW_PID_2113_BST_BURST_START_BIT)

#define AW_PID_2113_BST_BURST_DEFAULT_VALUE	(2)
#define AW_PID_2113_BST_BURST_DEFAULT	\
	(AW_PID_2113_BST_BURST_DEFAULT_VALUE << AW_PID_2113_BST_BURST_START_BIT)

/* BST_LNDRV_DLY bit 6 (BSTCTRL9 0x68) */
#define AW_PID_2113_BST_LNDRV_DLY_START_BIT	(6)
#define AW_PID_2113_BST_LNDRV_DLY_BITS_LEN	(1)
#define AW_PID_2113_BST_LNDRV_DLY_MASK	\
	(~(((1<<AW_PID_2113_BST_LNDRV_DLY_BITS_LEN)-1) << AW_PID_2113_BST_LNDRV_DLY_START_BIT))

#define AW_PID_2113_BST_LNDRV_DLY_USED	(0)
#define AW_PID_2113_BST_LNDRV_DLY_USED_VALUE	\
	(AW_PID_2113_BST_LNDRV_DLY_USED << AW_PID_2113_BST_LNDRV_DLY_START_BIT)

#define AW_PID_2113_BST_LNDRV_DLY_NOTUSED	(1)
#define AW_PID_2113_BST_LNDRV_DLY_NOTUSED_VALUE	\
	(AW_PID_2113_BST_LNDRV_DLY_NOTUSED << AW_PID_2113_BST_LNDRV_DLY_START_BIT)

#define AW_PID_2113_BST_LNDRV_DLY_DEFAULT_VALUE	(0)
#define AW_PID_2113_BST_LNDRV_DLY_DEFAULT	\
	(AW_PID_2113_BST_LNDRV_DLY_DEFAULT_VALUE << AW_PID_2113_BST_LNDRV_DLY_START_BIT)

/* BST_SCP_VTH bit 5 (BSTCTRL9 0x68) */
#define AW_PID_2113_BST_SCP_VTH_START_BIT	(5)
#define AW_PID_2113_BST_SCP_VTH_BITS_LEN	(1)
#define AW_PID_2113_BST_SCP_VTH_MASK	\
	(~(((1<<AW_PID_2113_BST_SCP_VTH_BITS_LEN)-1) << AW_PID_2113_BST_SCP_VTH_START_BIT))

#define AW_PID_2113_BST_SCP_VTH_	(0)
#define AW_PID_2113_BST_SCP_VTH__VALUE	\
	(AW_PID_2113_BST_SCP_VTH_ << AW_PID_2113_BST_SCP_VTH_START_BIT)

/*
#define AW_PID_2113_BST_SCP_VTH_	(1)
#define AW_PID_2113_BST_SCP_VTH__VALUE	\
	(AW_PID_2113_BST_SCP_VTH_ << AW_PID_2113_BST_SCP_VTH_START_BIT)
*/

#define AW_PID_2113_BST_SCP_VTH_DEFAULT_VALUE	(0)
#define AW_PID_2113_BST_SCP_VTH_DEFAULT	\
	(AW_PID_2113_BST_SCP_VTH_DEFAULT_VALUE << AW_PID_2113_BST_SCP_VTH_START_BIT)

/* BST_FORCE bit 4 (BSTCTRL9 0x68) */
#define AW_PID_2113_BST_FORCE_START_BIT	(4)
#define AW_PID_2113_BST_FORCE_BITS_LEN	(1)
#define AW_PID_2113_BST_FORCE_MASK	\
	(~(((1<<AW_PID_2113_BST_FORCE_BITS_LEN)-1) << AW_PID_2113_BST_FORCE_START_BIT))

#define AW_PID_2113_BST_FORCE_DISABLE	(0)
#define AW_PID_2113_BST_FORCE_DISABLE_VALUE	\
	(AW_PID_2113_BST_FORCE_DISABLE << AW_PID_2113_BST_FORCE_START_BIT)

#define AW_PID_2113_BST_FORCE_ENABLE	(1)
#define AW_PID_2113_BST_FORCE_ENABLE_VALUE	\
	(AW_PID_2113_BST_FORCE_ENABLE << AW_PID_2113_BST_FORCE_START_BIT)

#define AW_PID_2113_BST_FORCE_DEFAULT_VALUE	(0)
#define AW_PID_2113_BST_FORCE_DEFAULT	\
	(AW_PID_2113_BST_FORCE_DEFAULT_VALUE << AW_PID_2113_BST_FORCE_START_BIT)

/* OT_SEL bit 3 (BSTCTRL9 0x68) */
#define AW_PID_2113_OT_SEL_START_BIT	(3)
#define AW_PID_2113_OT_SEL_BITS_LEN	(1)
#define AW_PID_2113_OT_SEL_MASK	\
	(~(((1<<AW_PID_2113_OT_SEL_BITS_LEN)-1) << AW_PID_2113_OT_SEL_START_BIT))

#define AW_PID_2113_OT_SEL_160	(0)
#define AW_PID_2113_OT_SEL_160_VALUE	\
	(AW_PID_2113_OT_SEL_160 << AW_PID_2113_OT_SEL_START_BIT)

#define AW_PID_2113_OT_SEL_150	(1)
#define AW_PID_2113_OT_SEL_150_VALUE	\
	(AW_PID_2113_OT_SEL_150 << AW_PID_2113_OT_SEL_START_BIT)

#define AW_PID_2113_OT_SEL_DEFAULT_VALUE	(0)
#define AW_PID_2113_OT_SEL_DEFAULT	\
	(AW_PID_2113_OT_SEL_DEFAULT_VALUE << AW_PID_2113_OT_SEL_START_BIT)

/* BST_OFFTIME_EN bit 2 (BSTCTRL9 0x68) */
#define AW_PID_2113_BST_OFFTIME_EN_START_BIT	(2)
#define AW_PID_2113_BST_OFFTIME_EN_BITS_LEN	(1)
#define AW_PID_2113_BST_OFFTIME_EN_MASK	\
	(~(((1<<AW_PID_2113_BST_OFFTIME_EN_BITS_LEN)-1) << AW_PID_2113_BST_OFFTIME_EN_START_BIT))

#define AW_PID_2113_BST_OFFTIME_EN_DEFAULT_VALUE	(0)
#define AW_PID_2113_BST_OFFTIME_EN_DEFAULT	\
	(AW_PID_2113_BST_OFFTIME_EN_DEFAULT_VALUE << AW_PID_2113_BST_OFFTIME_EN_START_BIT)

/* BST_OFFTIME bit 1:0 (BSTCTRL9 0x68) */
#define AW_PID_2113_BST_OFFTIME_START_BIT	(0)
#define AW_PID_2113_BST_OFFTIME_BITS_LEN	(2)
#define AW_PID_2113_BST_OFFTIME_MASK	\
	(~(((1<<AW_PID_2113_BST_OFFTIME_BITS_LEN)-1) << AW_PID_2113_BST_OFFTIME_START_BIT))

#define AW_PID_2113_BST_OFFTIME_125NS	(0)
#define AW_PID_2113_BST_OFFTIME_125NS_VALUE	\
	(AW_PID_2113_BST_OFFTIME_125NS << AW_PID_2113_BST_OFFTIME_START_BIT)

#define AW_PID_2113_BST_OFFTIME_100NS	(1)
#define AW_PID_2113_BST_OFFTIME_100NS_VALUE	\
	(AW_PID_2113_BST_OFFTIME_100NS << AW_PID_2113_BST_OFFTIME_START_BIT)

#define AW_PID_2113_BST_OFFTIME_80NS	(2)
#define AW_PID_2113_BST_OFFTIME_80NS_VALUE	\
	(AW_PID_2113_BST_OFFTIME_80NS << AW_PID_2113_BST_OFFTIME_START_BIT)

#define AW_PID_2113_BST_OFFTIME_75NS	(3)
#define AW_PID_2113_BST_OFFTIME_75NS_VALUE	\
	(AW_PID_2113_BST_OFFTIME_75NS << AW_PID_2113_BST_OFFTIME_START_BIT)

#define AW_PID_2113_BST_OFFTIME_DEFAULT_VALUE	(0)
#define AW_PID_2113_BST_OFFTIME_DEFAULT	\
	(AW_PID_2113_BST_OFFTIME_DEFAULT_VALUE << AW_PID_2113_BST_OFFTIME_START_BIT)

/* default value of BSTCTRL9 (0x68) */
/* #define AW_PID_2113_BSTCTRL9_DEFAULT		(0x0100) */

/* TM (0x6F) detail */
/* SCANEN bit 1 (TM 0x6F) */
#define AW_PID_2113_SCANEN_START_BIT	(1)
#define AW_PID_2113_SCANEN_BITS_LEN	(1)
#define AW_PID_2113_SCANEN_MASK	\
	(~(((1<<AW_PID_2113_SCANEN_BITS_LEN)-1) << AW_PID_2113_SCANEN_START_BIT))

#define AW_PID_2113_SCANEN_DEFAULT_VALUE	(0)
#define AW_PID_2113_SCANEN_DEFAULT	\
	(AW_PID_2113_SCANEN_DEFAULT_VALUE << AW_PID_2113_SCANEN_START_BIT)

/* TEST_ENCRY bit 0 (TM 0x6F) */
#define AW_PID_2113_TEST_ENCRY_START_BIT	(0)
#define AW_PID_2113_TEST_ENCRY_BITS_LEN	(1)
#define AW_PID_2113_TEST_ENCRY_MASK	\
	(~(((1<<AW_PID_2113_TEST_ENCRY_BITS_LEN)-1) << AW_PID_2113_TEST_ENCRY_START_BIT))

#define AW_PID_2113_TEST_ENCRY_DEFAULT_VALUE	(0)
#define AW_PID_2113_TEST_ENCRY_DEFAULT	\
	(AW_PID_2113_TEST_ENCRY_DEFAULT_VALUE << AW_PID_2113_TEST_ENCRY_START_BIT)

/* default value of TM (0x6F) */
/* #define AW_PID_2113_TM_DEFAULT		(0x0000) */

/* TESTCTRL1 (0x70) detail */
/* EN_INTN_ANA bit 9 (TESTCTRL1 0x70) */
#define AW_PID_2113_EN_INTN_ANA_START_BIT	(9)
#define AW_PID_2113_EN_INTN_ANA_BITS_LEN	(1)
#define AW_PID_2113_EN_INTN_ANA_MASK	\
	(~(((1<<AW_PID_2113_EN_INTN_ANA_BITS_LEN)-1) << AW_PID_2113_EN_INTN_ANA_START_BIT))

#define AW_PID_2113_EN_INTN_ANA_DISABLE	(0)
#define AW_PID_2113_EN_INTN_ANA_DISABLE_VALUE	\
	(AW_PID_2113_EN_INTN_ANA_DISABLE << AW_PID_2113_EN_INTN_ANA_START_BIT)

#define AW_PID_2113_EN_INTN_ANA_ENABLE	(1)
#define AW_PID_2113_EN_INTN_ANA_ENABLE_VALUE	\
	(AW_PID_2113_EN_INTN_ANA_ENABLE << AW_PID_2113_EN_INTN_ANA_START_BIT)

#define AW_PID_2113_EN_INTN_ANA_DEFAULT_VALUE	(0)
#define AW_PID_2113_EN_INTN_ANA_DEFAULT	\
	(AW_PID_2113_EN_INTN_ANA_DEFAULT_VALUE << AW_PID_2113_EN_INTN_ANA_START_BIT)

/* EF_TRIM_SRC bit 8 (TESTCTRL1 0x70) */
#define AW_PID_2113_EF_TRIM_SRC_START_BIT	(8)
#define AW_PID_2113_EF_TRIM_SRC_BITS_LEN	(1)
#define AW_PID_2113_EF_TRIM_SRC_MASK	\
	(~(((1<<AW_PID_2113_EF_TRIM_SRC_BITS_LEN)-1) << AW_PID_2113_EF_TRIM_SRC_START_BIT))

#define AW_PID_2113_EF_TRIM_SRC_EFUSE	(0)
#define AW_PID_2113_EF_TRIM_SRC_EFUSE_VALUE	\
	(AW_PID_2113_EF_TRIM_SRC_EFUSE << AW_PID_2113_EF_TRIM_SRC_START_BIT)

#define AW_PID_2113_EF_TRIM_SRC_I2C	(1)
#define AW_PID_2113_EF_TRIM_SRC_I2C_VALUE	\
	(AW_PID_2113_EF_TRIM_SRC_I2C << AW_PID_2113_EF_TRIM_SRC_START_BIT)

#define AW_PID_2113_EF_TRIM_SRC_DEFAULT_VALUE	(0)
#define AW_PID_2113_EF_TRIM_SRC_DEFAULT	\
	(AW_PID_2113_EF_TRIM_SRC_DEFAULT_VALUE << AW_PID_2113_EF_TRIM_SRC_START_BIT)

/* PWM_FRCE bit 7 (TESTCTRL1 0x70) */
#define AW_PID_2113_PWM_FRCE_START_BIT	(7)
#define AW_PID_2113_PWM_FRCE_BITS_LEN	(1)
#define AW_PID_2113_PWM_FRCE_MASK	\
	(~(((1<<AW_PID_2113_PWM_FRCE_BITS_LEN)-1) << AW_PID_2113_PWM_FRCE_START_BIT))

#define AW_PID_2113_PWM_FRCE_NORMAL	(0)
#define AW_PID_2113_PWM_FRCE_NORMAL_VALUE	\
	(AW_PID_2113_PWM_FRCE_NORMAL << AW_PID_2113_PWM_FRCE_START_BIT)

#define AW_PID_2113_PWM_FRCE_FORCED	(1)
#define AW_PID_2113_PWM_FRCE_FORCED_VALUE	\
	(AW_PID_2113_PWM_FRCE_FORCED << AW_PID_2113_PWM_FRCE_START_BIT)

#define AW_PID_2113_PWM_FRCE_DEFAULT_VALUE	(0)
#define AW_PID_2113_PWM_FRCE_DEFAULT	\
	(AW_PID_2113_PWM_FRCE_DEFAULT_VALUE << AW_PID_2113_PWM_FRCE_START_BIT)

/* PWM_FRC bit 6:5 (TESTCTRL1 0x70) */
#define AW_PID_2113_PWM_FRC_START_BIT	(5)
#define AW_PID_2113_PWM_FRC_BITS_LEN	(2)
#define AW_PID_2113_PWM_FRC_MASK	\
	(~(((1<<AW_PID_2113_PWM_FRC_BITS_LEN)-1) << AW_PID_2113_PWM_FRC_START_BIT))

#define AW_PID_2113_PWM_FRC_DEFAULT_VALUE	(0)
#define AW_PID_2113_PWM_FRC_DEFAULT	\
	(AW_PID_2113_PWM_FRC_DEFAULT_VALUE << AW_PID_2113_PWM_FRC_START_BIT)

/* SADC_TEST bit 4 (TESTCTRL1 0x70) */
#define AW_PID_2113_SADC_TEST_START_BIT	(4)
#define AW_PID_2113_SADC_TEST_BITS_LEN	(1)
#define AW_PID_2113_SADC_TEST_MASK	\
	(~(((1<<AW_PID_2113_SADC_TEST_BITS_LEN)-1) << AW_PID_2113_SADC_TEST_START_BIT))

#define AW_PID_2113_SADC_TEST_DISABLE	(0)
#define AW_PID_2113_SADC_TEST_DISABLE_VALUE	\
	(AW_PID_2113_SADC_TEST_DISABLE << AW_PID_2113_SADC_TEST_START_BIT)

#define AW_PID_2113_SADC_TEST_ENABLE	(1)
#define AW_PID_2113_SADC_TEST_ENABLE_VALUE	\
	(AW_PID_2113_SADC_TEST_ENABLE << AW_PID_2113_SADC_TEST_START_BIT)

#define AW_PID_2113_SADC_TEST_DEFAULT_VALUE	(0)
#define AW_PID_2113_SADC_TEST_DEFAULT	\
	(AW_PID_2113_SADC_TEST_DEFAULT_VALUE << AW_PID_2113_SADC_TEST_START_BIT)

/* EN_AD_ANA bit 3 (TESTCTRL1 0x70) */
#define AW_PID_2113_EN_AD_ANA_START_BIT	(3)
#define AW_PID_2113_EN_AD_ANA_BITS_LEN	(1)
#define AW_PID_2113_EN_AD_ANA_MASK	\
	(~(((1<<AW_PID_2113_EN_AD_ANA_BITS_LEN)-1) << AW_PID_2113_EN_AD_ANA_START_BIT))

#define AW_PID_2113_EN_AD_ANA_DISABLE	(0)
#define AW_PID_2113_EN_AD_ANA_DISABLE_VALUE	\
	(AW_PID_2113_EN_AD_ANA_DISABLE << AW_PID_2113_EN_AD_ANA_START_BIT)

#define AW_PID_2113_EN_AD_ANA_ENABLE	(1)
#define AW_PID_2113_EN_AD_ANA_ENABLE_VALUE	\
	(AW_PID_2113_EN_AD_ANA_ENABLE << AW_PID_2113_EN_AD_ANA_START_BIT)

#define AW_PID_2113_EN_AD_ANA_DEFAULT_VALUE	(0)
#define AW_PID_2113_EN_AD_ANA_DEFAULT	\
	(AW_PID_2113_EN_AD_ANA_DEFAULT_VALUE << AW_PID_2113_EN_AD_ANA_START_BIT)

/* EN_SDO bit 2 (TESTCTRL1 0x70) */
#define AW_PID_2113_EN_SDO_START_BIT	(2)
#define AW_PID_2113_EN_SDO_BITS_LEN	(1)
#define AW_PID_2113_EN_SDO_MASK	\
	(~(((1<<AW_PID_2113_EN_SDO_BITS_LEN)-1) << AW_PID_2113_EN_SDO_START_BIT))

#define AW_PID_2113_EN_SDO_I2S	(0)
#define AW_PID_2113_EN_SDO_I2S_VALUE	\
	(AW_PID_2113_EN_SDO_I2S << AW_PID_2113_EN_SDO_START_BIT)

#define AW_PID_2113_EN_SDO_TEST	(1)
#define AW_PID_2113_EN_SDO_TEST_VALUE	\
	(AW_PID_2113_EN_SDO_TEST << AW_PID_2113_EN_SDO_START_BIT)

#define AW_PID_2113_EN_SDO_DEFAULT_VALUE	(0)
#define AW_PID_2113_EN_SDO_DEFAULT	\
	(AW_PID_2113_EN_SDO_DEFAULT_VALUE << AW_PID_2113_EN_SDO_START_BIT)

/* EN_INTN bit 1 (TESTCTRL1 0x70) */
#define AW_PID_2113_EN_INTN_START_BIT	(1)
#define AW_PID_2113_EN_INTN_BITS_LEN	(1)
#define AW_PID_2113_EN_INTN_MASK	\
	(~(((1<<AW_PID_2113_EN_INTN_BITS_LEN)-1) << AW_PID_2113_EN_INTN_START_BIT))

#define AW_PID_2113_EN_INTN_DISABLE	(0)
#define AW_PID_2113_EN_INTN_DISABLE_VALUE	\
	(AW_PID_2113_EN_INTN_DISABLE << AW_PID_2113_EN_INTN_START_BIT)

#define AW_PID_2113_EN_INTN_ENABLE	(1)
#define AW_PID_2113_EN_INTN_ENABLE_VALUE	\
	(AW_PID_2113_EN_INTN_ENABLE << AW_PID_2113_EN_INTN_START_BIT)

#define AW_PID_2113_EN_INTN_DEFAULT_VALUE	(0)
#define AW_PID_2113_EN_INTN_DEFAULT	\
	(AW_PID_2113_EN_INTN_DEFAULT_VALUE << AW_PID_2113_EN_INTN_START_BIT)

/* EN_SDA_TEST bit 0 (TESTCTRL1 0x70) */
#define AW_PID_2113_EN_SDA_TEST_START_BIT	(0)
#define AW_PID_2113_EN_SDA_TEST_BITS_LEN	(1)
#define AW_PID_2113_EN_SDA_TEST_MASK	\
	(~(((1<<AW_PID_2113_EN_SDA_TEST_BITS_LEN)-1) << AW_PID_2113_EN_SDA_TEST_START_BIT))

#define AW_PID_2113_EN_SDA_TEST_DEFAULT_VALUE	(0)
#define AW_PID_2113_EN_SDA_TEST_DEFAULT	\
	(AW_PID_2113_EN_SDA_TEST_DEFAULT_VALUE << AW_PID_2113_EN_SDA_TEST_START_BIT)

/* default value of TESTCTRL1 (0x70) */
/* #define AW_PID_2113_TESTCTRL1_DEFAULT		(0x0000) */

/* TESTCTRL2 (0x71) detail */
/* EN_TEST_ANA bit 14 (TESTCTRL2 0x71) */
#define AW_PID_2113_EN_TEST_ANA_START_BIT	(14)
#define AW_PID_2113_EN_TEST_ANA_BITS_LEN	(1)
#define AW_PID_2113_EN_TEST_ANA_MASK	\
	(~(((1<<AW_PID_2113_EN_TEST_ANA_BITS_LEN)-1) << AW_PID_2113_EN_TEST_ANA_START_BIT))

#define AW_PID_2113_EN_TEST_ANA_DISABLE	(0)
#define AW_PID_2113_EN_TEST_ANA_DISABLE_VALUE	\
	(AW_PID_2113_EN_TEST_ANA_DISABLE << AW_PID_2113_EN_TEST_ANA_START_BIT)

#define AW_PID_2113_EN_TEST_ANA_ENABLE	(1)
#define AW_PID_2113_EN_TEST_ANA_ENABLE_VALUE	\
	(AW_PID_2113_EN_TEST_ANA_ENABLE << AW_PID_2113_EN_TEST_ANA_START_BIT)

#define AW_PID_2113_EN_TEST_ANA_DEFAULT_VALUE	(0)
#define AW_PID_2113_EN_TEST_ANA_DEFAULT	\
	(AW_PID_2113_EN_TEST_ANA_DEFAULT_VALUE << AW_PID_2113_EN_TEST_ANA_START_BIT)

/* TEST_ANA bit 13:8 (TESTCTRL2 0x71) */
#define AW_PID_2113_TEST_ANA_START_BIT	(8)
#define AW_PID_2113_TEST_ANA_BITS_LEN	(6)
#define AW_PID_2113_TEST_ANA_MASK	\
	(~(((1<<AW_PID_2113_TEST_ANA_BITS_LEN)-1) << AW_PID_2113_TEST_ANA_START_BIT))

#define AW_PID_2113_TEST_ANA_0	(0)
#define AW_PID_2113_TEST_ANA_0_VALUE	\
	(AW_PID_2113_TEST_ANA_0 << AW_PID_2113_TEST_ANA_START_BIT)

#define AW_PID_2113_TEST_ANA_1	(1)
#define AW_PID_2113_TEST_ANA_1_VALUE	\
	(AW_PID_2113_TEST_ANA_1 << AW_PID_2113_TEST_ANA_START_BIT)

#define AW_PID_2113_TEST_ANA_63	(63)
#define AW_PID_2113_TEST_ANA_63_VALUE	\
	(AW_PID_2113_TEST_ANA_63 << AW_PID_2113_TEST_ANA_START_BIT)

#define AW_PID_2113_TEST_ANA_DEFAULT_VALUE	(0)
#define AW_PID_2113_TEST_ANA_DEFAULT	\
	(AW_PID_2113_TEST_ANA_DEFAULT_VALUE << AW_PID_2113_TEST_ANA_START_BIT)

/* PWM_DBG bit 7 (TESTCTRL2 0x71) */
#define AW_PID_2113_PWM_DBG_START_BIT	(7)
#define AW_PID_2113_PWM_DBG_BITS_LEN	(1)
#define AW_PID_2113_PWM_DBG_MASK	\
	(~(((1<<AW_PID_2113_PWM_DBG_BITS_LEN)-1) << AW_PID_2113_PWM_DBG_START_BIT))

#define AW_PID_2113_PWM_DBG_DISABLE	(0)
#define AW_PID_2113_PWM_DBG_DISABLE_VALUE	\
	(AW_PID_2113_PWM_DBG_DISABLE << AW_PID_2113_PWM_DBG_START_BIT)

#define AW_PID_2113_PWM_DBG_ENABLE	(1)
#define AW_PID_2113_PWM_DBG_ENABLE_VALUE	\
	(AW_PID_2113_PWM_DBG_ENABLE << AW_PID_2113_PWM_DBG_START_BIT)

#define AW_PID_2113_PWM_DBG_DEFAULT_VALUE	(0)
#define AW_PID_2113_PWM_DBG_DEFAULT	\
	(AW_PID_2113_PWM_DBG_DEFAULT_VALUE << AW_PID_2113_PWM_DBG_START_BIT)

/* PLL_DFO_SEL bit 6 (TESTCTRL2 0x71) */
#define AW_PID_2113_PLL_DFO_SEL_START_BIT	(6)
#define AW_PID_2113_PLL_DFO_SEL_BITS_LEN	(1)
#define AW_PID_2113_PLL_DFO_SEL_MASK	\
	(~(((1<<AW_PID_2113_PLL_DFO_SEL_BITS_LEN)-1) << AW_PID_2113_PLL_DFO_SEL_START_BIT))

#define AW_PID_2113_PLL_DFO_SEL_32	(0)
#define AW_PID_2113_PLL_DFO_SEL_32_VALUE	\
	(AW_PID_2113_PLL_DFO_SEL_32 << AW_PID_2113_PLL_DFO_SEL_START_BIT)

#define AW_PID_2113_PLL_DFO_SEL_8	(1)
#define AW_PID_2113_PLL_DFO_SEL_8_VALUE	\
	(AW_PID_2113_PLL_DFO_SEL_8 << AW_PID_2113_PLL_DFO_SEL_START_BIT)

#define AW_PID_2113_PLL_DFO_SEL_DEFAULT_VALUE	(1)
#define AW_PID_2113_PLL_DFO_SEL_DEFAULT	\
	(AW_PID_2113_PLL_DFO_SEL_DEFAULT_VALUE << AW_PID_2113_PLL_DFO_SEL_START_BIT)

/* PA_FORCE bit 5 (TESTCTRL2 0x71) */
#define AW_PID_2113_PA_FORCE_START_BIT	(5)
#define AW_PID_2113_PA_FORCE_BITS_LEN	(1)
#define AW_PID_2113_PA_FORCE_MASK	\
	(~(((1<<AW_PID_2113_PA_FORCE_BITS_LEN)-1) << AW_PID_2113_PA_FORCE_START_BIT))

#define AW_PID_2113_PA_FORCE_DISABLE	(0)
#define AW_PID_2113_PA_FORCE_DISABLE_VALUE	\
	(AW_PID_2113_PA_FORCE_DISABLE << AW_PID_2113_PA_FORCE_START_BIT)

#define AW_PID_2113_PA_FORCE_ENABLE	(1)
#define AW_PID_2113_PA_FORCE_ENABLE_VALUE	\
	(AW_PID_2113_PA_FORCE_ENABLE << AW_PID_2113_PA_FORCE_START_BIT)

#define AW_PID_2113_PA_FORCE_DEFAULT_VALUE	(0)
#define AW_PID_2113_PA_FORCE_DEFAULT	\
	(AW_PID_2113_PA_FORCE_DEFAULT_VALUE << AW_PID_2113_PA_FORCE_START_BIT)

/* TEST_A_MUX bit 3 (TESTCTRL2 0x71) */
#define AW_PID_2113_TEST_A_MUX_START_BIT	(3)
#define AW_PID_2113_TEST_A_MUX_BITS_LEN	(1)
#define AW_PID_2113_TEST_A_MUX_MASK	\
	(~(((1<<AW_PID_2113_TEST_A_MUX_BITS_LEN)-1) << AW_PID_2113_TEST_A_MUX_START_BIT))

#define AW_PID_2113_TEST_A_MUX_NORMAL	(0)
#define AW_PID_2113_TEST_A_MUX_NORMAL_VALUE	\
	(AW_PID_2113_TEST_A_MUX_NORMAL << AW_PID_2113_TEST_A_MUX_START_BIT)

#define AW_PID_2113_TEST_A_MUX_BYPASS_ANA	(1)
#define AW_PID_2113_TEST_A_MUX_BYPASS_ANA_VALUE	\
	(AW_PID_2113_TEST_A_MUX_BYPASS_ANA << AW_PID_2113_TEST_A_MUX_START_BIT)

#define AW_PID_2113_TEST_A_MUX_DEFAULT_VALUE	(0)
#define AW_PID_2113_TEST_A_MUX_DEFAULT	\
	(AW_PID_2113_TEST_A_MUX_DEFAULT_VALUE << AW_PID_2113_TEST_A_MUX_START_BIT)

/* TEST_D_MUX bit 2 (TESTCTRL2 0x71) */
#define AW_PID_2113_TEST_D_MUX_START_BIT	(2)
#define AW_PID_2113_TEST_D_MUX_BITS_LEN	(1)
#define AW_PID_2113_TEST_D_MUX_MASK	\
	(~(((1<<AW_PID_2113_TEST_D_MUX_BITS_LEN)-1) << AW_PID_2113_TEST_D_MUX_START_BIT))

#define AW_PID_2113_TEST_D_MUX_NORMAL	(0)
#define AW_PID_2113_TEST_D_MUX_NORMAL_VALUE	\
	(AW_PID_2113_TEST_D_MUX_NORMAL << AW_PID_2113_TEST_D_MUX_START_BIT)

#define AW_PID_2113_TEST_D_MUX_BYPASS_ANA	(1)
#define AW_PID_2113_TEST_D_MUX_BYPASS_ANA_VALUE	\
	(AW_PID_2113_TEST_D_MUX_BYPASS_ANA << AW_PID_2113_TEST_D_MUX_START_BIT)

#define AW_PID_2113_TEST_D_MUX_DEFAULT_VALUE	(0)
#define AW_PID_2113_TEST_D_MUX_DEFAULT	\
	(AW_PID_2113_TEST_D_MUX_DEFAULT_VALUE << AW_PID_2113_TEST_D_MUX_START_BIT)

/* default value of TESTCTRL2 (0x71) */
/* #define AW_PID_2113_TESTCTRL2_DEFAULT		(0x0040) */

/* EFCTRL1 (0x72) detail */
/* WR_WIDTH bit 15:8 (EFCTRL1 0x72) */
#define AW_PID_2113_WR_WIDTH_START_BIT	(8)
#define AW_PID_2113_WR_WIDTH_BITS_LEN	(8)
#define AW_PID_2113_WR_WIDTH_MASK	\
	(~(((1<<AW_PID_2113_WR_WIDTH_BITS_LEN)-1) << AW_PID_2113_WR_WIDTH_START_BIT))

#define AW_PID_2113_WR_WIDTH_0	(0)
#define AW_PID_2113_WR_WIDTH_0_VALUE	\
	(AW_PID_2113_WR_WIDTH_0 << AW_PID_2113_WR_WIDTH_START_BIT)

#define AW_PID_2113_WR_WIDTH_1	(1)
#define AW_PID_2113_WR_WIDTH_1_VALUE	\
	(AW_PID_2113_WR_WIDTH_1 << AW_PID_2113_WR_WIDTH_START_BIT)

#define AW_PID_2113_WR_WIDTH_255	(255)
#define AW_PID_2113_WR_WIDTH_255_VALUE	\
	(AW_PID_2113_WR_WIDTH_255 << AW_PID_2113_WR_WIDTH_START_BIT)

#define AW_PID_2113_WR_WIDTH_DEFAULT_VALUE	(0x3C)
#define AW_PID_2113_WR_WIDTH_DEFAULT	\
	(AW_PID_2113_WR_WIDTH_DEFAULT_VALUE << AW_PID_2113_WR_WIDTH_START_BIT)

/* RD_WIDTH bit 7:0 (EFCTRL1 0x72) */
#define AW_PID_2113_RD_WIDTH_START_BIT	(0)
#define AW_PID_2113_RD_WIDTH_BITS_LEN	(8)
#define AW_PID_2113_RD_WIDTH_MASK	\
	(~(((1<<AW_PID_2113_RD_WIDTH_BITS_LEN)-1) << AW_PID_2113_RD_WIDTH_START_BIT))

#define AW_PID_2113_RD_WIDTH_0	(0)
#define AW_PID_2113_RD_WIDTH_0_VALUE	\
	(AW_PID_2113_RD_WIDTH_0 << AW_PID_2113_RD_WIDTH_START_BIT)

#define AW_PID_2113_RD_WIDTH_1	(1)
#define AW_PID_2113_RD_WIDTH_1_VALUE	\
	(AW_PID_2113_RD_WIDTH_1 << AW_PID_2113_RD_WIDTH_START_BIT)

#define AW_PID_2113_RD_WIDTH_255	(255)
#define AW_PID_2113_RD_WIDTH_255_VALUE	\
	(AW_PID_2113_RD_WIDTH_255 << AW_PID_2113_RD_WIDTH_START_BIT)

#define AW_PID_2113_RD_WIDTH_DEFAULT_VALUE	(0x04)
#define AW_PID_2113_RD_WIDTH_DEFAULT	\
	(AW_PID_2113_RD_WIDTH_DEFAULT_VALUE << AW_PID_2113_RD_WIDTH_START_BIT)

/* default value of EFCTRL1 (0x72) */
/* #define AW_PID_2113_EFCTRL1_DEFAULT		(0x3C04) */

/* EFCTRL2 (0x73) detail */
/* EF_RMD bit 12 (EFCTRL2 0x73) */
#define AW_PID_2113_EF_RMD_START_BIT	(12)
#define AW_PID_2113_EF_RMD_BITS_LEN	(1)
#define AW_PID_2113_EF_RMD_MASK	\
	(~(((1<<AW_PID_2113_EF_RMD_BITS_LEN)-1) << AW_PID_2113_EF_RMD_START_BIT))

#define AW_PID_2113_EF_RMD_NORMAL	(0)
#define AW_PID_2113_EF_RMD_NORMAL_VALUE	\
	(AW_PID_2113_EF_RMD_NORMAL << AW_PID_2113_EF_RMD_START_BIT)

#define AW_PID_2113_EF_RMD_MARGIN	(1)
#define AW_PID_2113_EF_RMD_MARGIN_VALUE	\
	(AW_PID_2113_EF_RMD_MARGIN << AW_PID_2113_EF_RMD_START_BIT)

#define AW_PID_2113_EF_RMD_DEFAULT_VALUE	(0)
#define AW_PID_2113_EF_RMD_DEFAULT	\
	(AW_PID_2113_EF_RMD_DEFAULT_VALUE << AW_PID_2113_EF_RMD_START_BIT)

/* EFRST bit 11 (EFCTRL2 0x73) */
#define AW_PID_2113_EFRST_START_BIT	(11)
#define AW_PID_2113_EFRST_BITS_LEN	(1)
#define AW_PID_2113_EFRST_MASK	\
	(~(((1<<AW_PID_2113_EFRST_BITS_LEN)-1) << AW_PID_2113_EFRST_START_BIT))

#define AW_PID_2113_EFRST_DISABLE	(0)
#define AW_PID_2113_EFRST_DISABLE_VALUE	\
	(AW_PID_2113_EFRST_DISABLE << AW_PID_2113_EFRST_START_BIT)

#define AW_PID_2113_EFRST_ENABLE	(1)
#define AW_PID_2113_EFRST_ENABLE_VALUE	\
	(AW_PID_2113_EFRST_ENABLE << AW_PID_2113_EFRST_START_BIT)

#define AW_PID_2113_EFRST_DEFAULT_VALUE	(0)
#define AW_PID_2113_EFRST_DEFAULT	\
	(AW_PID_2113_EFRST_DEFAULT_VALUE << AW_PID_2113_EFRST_START_BIT)

/* OSC_EN bit 10 (EFCTRL2 0x73) */
#define AW_PID_2113_OSC_EN_START_BIT	(10)
#define AW_PID_2113_OSC_EN_BITS_LEN	(1)
#define AW_PID_2113_OSC_EN_MASK	\
	(~(((1<<AW_PID_2113_OSC_EN_BITS_LEN)-1) << AW_PID_2113_OSC_EN_START_BIT))

#define AW_PID_2113_OSC_EN_DISABLE	(0)
#define AW_PID_2113_OSC_EN_DISABLE_VALUE	\
	(AW_PID_2113_OSC_EN_DISABLE << AW_PID_2113_OSC_EN_START_BIT)

#define AW_PID_2113_OSC_EN_ENABLE	(1)
#define AW_PID_2113_OSC_EN_ENABLE_VALUE	\
	(AW_PID_2113_OSC_EN_ENABLE << AW_PID_2113_OSC_EN_START_BIT)

#define AW_PID_2113_OSC_EN_DEFAULT_VALUE	(0)
#define AW_PID_2113_OSC_EN_DEFAULT	\
	(AW_PID_2113_OSC_EN_DEFAULT_VALUE << AW_PID_2113_OSC_EN_START_BIT)

/* EF_WR bit 9 (EFCTRL2 0x73) */
#define AW_PID_2113_EF_WR_START_BIT	(9)
#define AW_PID_2113_EF_WR_BITS_LEN	(1)
#define AW_PID_2113_EF_WR_MASK	\
	(~(((1<<AW_PID_2113_EF_WR_BITS_LEN)-1) << AW_PID_2113_EF_WR_START_BIT))

#define AW_PID_2113_EF_WR_READ	(0)
#define AW_PID_2113_EF_WR_READ_VALUE	\
	(AW_PID_2113_EF_WR_READ << AW_PID_2113_EF_WR_START_BIT)

#define AW_PID_2113_EF_WR_WRITE	(1)
#define AW_PID_2113_EF_WR_WRITE_VALUE	\
	(AW_PID_2113_EF_WR_WRITE << AW_PID_2113_EF_WR_START_BIT)

#define AW_PID_2113_EF_WR_DEFAULT_VALUE	(0)
#define AW_PID_2113_EF_WR_DEFAULT	\
	(AW_PID_2113_EF_WR_DEFAULT_VALUE << AW_PID_2113_EF_WR_START_BIT)

/* EF_START bit 8 (EFCTRL2 0x73) */
#define AW_PID_2113_EF_START_START_BIT	(8)
#define AW_PID_2113_EF_START_BITS_LEN	(1)
#define AW_PID_2113_EF_START_MASK	\
	(~(((1<<AW_PID_2113_EF_START_BITS_LEN)-1) << AW_PID_2113_EF_START_START_BIT))

#define AW_PID_2113_EF_START_STANDBY	(0)
#define AW_PID_2113_EF_START_STANDBY_VALUE	\
	(AW_PID_2113_EF_START_STANDBY << AW_PID_2113_EF_START_START_BIT)

#define AW_PID_2113_EF_START_START	(1)
#define AW_PID_2113_EF_START_START_VALUE	\
	(AW_PID_2113_EF_START_START << AW_PID_2113_EF_START_START_BIT)

#define AW_PID_2113_EF_START_DEFAULT_VALUE	(0)
#define AW_PID_2113_EF_START_DEFAULT	\
	(AW_PID_2113_EF_START_DEFAULT_VALUE << AW_PID_2113_EF_START_START_BIT)

/* EF_DLY bit 7:0 (EFCTRL2 0x73) */
#define AW_PID_2113_EF_DLY_START_BIT	(0)
#define AW_PID_2113_EF_DLY_BITS_LEN	(8)
#define AW_PID_2113_EF_DLY_MASK	\
	(~(((1<<AW_PID_2113_EF_DLY_BITS_LEN)-1) << AW_PID_2113_EF_DLY_START_BIT))

#define AW_PID_2113_EF_DLY_0	(0)
#define AW_PID_2113_EF_DLY_0_VALUE	\
	(AW_PID_2113_EF_DLY_0 << AW_PID_2113_EF_DLY_START_BIT)

#define AW_PID_2113_EF_DLY_1	(1)
#define AW_PID_2113_EF_DLY_1_VALUE	\
	(AW_PID_2113_EF_DLY_1 << AW_PID_2113_EF_DLY_START_BIT)

#define AW_PID_2113_EF_DLY_255	(255)
#define AW_PID_2113_EF_DLY_255_VALUE	\
	(AW_PID_2113_EF_DLY_255 << AW_PID_2113_EF_DLY_START_BIT)

#define AW_PID_2113_EF_DLY_DEFAULT_VALUE	(0x40)
#define AW_PID_2113_EF_DLY_DEFAULT	\
	(AW_PID_2113_EF_DLY_DEFAULT_VALUE << AW_PID_2113_EF_DLY_START_BIT)

/* default value of EFCTRL2 (0x73) */
/* #define AW_PID_2113_EFCTRL2_DEFAULT		(0x0040) */

/* EFWH (0x74) detail */
/* LOCK_TRIM bit 15 (EFWH 0x74) */
#define AW_PID_2113_LOCK_TRIM_START_BIT	(15)
#define AW_PID_2113_LOCK_TRIM_BITS_LEN	(1)
#define AW_PID_2113_LOCK_TRIM_MASK	\
	(~(((1<<AW_PID_2113_LOCK_TRIM_BITS_LEN)-1) << AW_PID_2113_LOCK_TRIM_START_BIT))

#define AW_PID_2113_LOCK_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2113_LOCK_TRIM_DEFAULT	\
	(AW_PID_2113_LOCK_TRIM_DEFAULT_VALUE << AW_PID_2113_LOCK_TRIM_START_BIT)

/* ISN_GESLP_TRIM bit 9:0 (EFWH 0x74) */
#define AW_PID_2113_ISN_GESLP_TRIM_START_BIT	(0)
#define AW_PID_2113_ISN_GESLP_TRIM_BITS_LEN	(10)
#define AW_PID_2113_ISN_GESLP_TRIM_MASK	\
	(~(((1<<AW_PID_2113_ISN_GESLP_TRIM_BITS_LEN)-1) << AW_PID_2113_ISN_GESLP_TRIM_START_BIT))

#define AW_PID_2113_ISN_GESLP_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2113_ISN_GESLP_TRIM_DEFAULT	\
	(AW_PID_2113_ISN_GESLP_TRIM_DEFAULT_VALUE << AW_PID_2113_ISN_GESLP_TRIM_START_BIT)

/* default value of EFWH (0x74) */
/* #define AW_PID_2113_EFWH_DEFAULT		(0x0000) */

/* EFWM2 (0x75) detail */
/* TEM3 bit 15 (EFWM2 0x75) */
#define AW_PID_2113_TEM3_START_BIT	(15)
#define AW_PID_2113_TEM3_BITS_LEN	(1)
#define AW_PID_2113_TEM3_MASK	\
	(~(((1<<AW_PID_2113_TEM3_BITS_LEN)-1) << AW_PID_2113_TEM3_START_BIT))

#define AW_PID_2113_TEM3_DEFAULT_VALUE	(0)
#define AW_PID_2113_TEM3_DEFAULT	\
	(AW_PID_2113_TEM3_DEFAULT_VALUE << AW_PID_2113_TEM3_START_BIT)

/* VSN_GESLP_TRIM bit 9:0 (EFWM2 0x75) */
#define AW_PID_2113_VSN_GESLP_TRIM_START_BIT	(0)
#define AW_PID_2113_VSN_GESLP_TRIM_BITS_LEN	(10)
#define AW_PID_2113_VSN_GESLP_TRIM_MASK	\
	(~(((1<<AW_PID_2113_VSN_GESLP_TRIM_BITS_LEN)-1) << AW_PID_2113_VSN_GESLP_TRIM_START_BIT))

#define AW_PID_2113_VSN_GESLP_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2113_VSN_GESLP_TRIM_DEFAULT	\
	(AW_PID_2113_VSN_GESLP_TRIM_DEFAULT_VALUE << AW_PID_2113_VSN_GESLP_TRIM_START_BIT)

/* default value of EFWM2 (0x75) */
/* #define AW_PID_2113_EFWM2_DEFAULT		(0x0000) */

/* EFWM1 (0x76) detail */
/* TEM4 bit 15:12 (EFWM1 0x76) */
#define AW_PID_2113_TEM4_START_BIT	(12)
#define AW_PID_2113_TEM4_BITS_LEN	(4)
#define AW_PID_2113_TEM4_MASK	\
	(~(((1<<AW_PID_2113_TEM4_BITS_LEN)-1) << AW_PID_2113_TEM4_START_BIT))

#define AW_PID_2113_TEM4_DEFAULT_VALUE	(0)
#define AW_PID_2113_TEM4_DEFAULT	\
	(AW_PID_2113_TEM4_DEFAULT_VALUE << AW_PID_2113_TEM4_START_BIT)

/* LDO_ADJ bit 11:9 (EFWM1 0x76) */
#define AW_PID_2113_LDO_ADJ_START_BIT	(9)
#define AW_PID_2113_LDO_ADJ_BITS_LEN	(3)
#define AW_PID_2113_LDO_ADJ_MASK	\
	(~(((1<<AW_PID_2113_LDO_ADJ_BITS_LEN)-1) << AW_PID_2113_LDO_ADJ_START_BIT))

#define AW_PID_2113_LDO_ADJ_DEFAULT_VALUE	(0)
#define AW_PID_2113_LDO_ADJ_DEFAULT	\
	(AW_PID_2113_LDO_ADJ_DEFAULT_VALUE << AW_PID_2113_LDO_ADJ_START_BIT)

/* VBAT_TRIM bit 8:4 (EFWM1 0x76) */
#define AW_PID_2113_VBAT_TRIM_START_BIT	(4)
#define AW_PID_2113_VBAT_TRIM_BITS_LEN	(5)
#define AW_PID_2113_VBAT_TRIM_MASK	\
	(~(((1<<AW_PID_2113_VBAT_TRIM_BITS_LEN)-1) << AW_PID_2113_VBAT_TRIM_START_BIT))

#define AW_PID_2113_VBAT_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2113_VBAT_TRIM_DEFAULT	\
	(AW_PID_2113_VBAT_TRIM_DEFAULT_VALUE << AW_PID_2113_VBAT_TRIM_START_BIT)

/* BST_IPEAK_TRIM bit 3:0 (EFWM1 0x76) */
#define AW_PID_2113_BST_IPEAK_TRIM_START_BIT	(0)
#define AW_PID_2113_BST_IPEAK_TRIM_BITS_LEN	(4)
#define AW_PID_2113_BST_IPEAK_TRIM_MASK	\
	(~(((1<<AW_PID_2113_BST_IPEAK_TRIM_BITS_LEN)-1) << AW_PID_2113_BST_IPEAK_TRIM_START_BIT))

#define AW_PID_2113_BST_IPEAK_TRIM_0P0A	(0)
#define AW_PID_2113_BST_IPEAK_TRIM_0P0A_VALUE	\
	(AW_PID_2113_BST_IPEAK_TRIM_0P0A << AW_PID_2113_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2113_BST_IPEAK_TRIM_0P2A	(1)
#define AW_PID_2113_BST_IPEAK_TRIM_0P2A_VALUE	\
	(AW_PID_2113_BST_IPEAK_TRIM_0P2A << AW_PID_2113_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2113_BST_IPEAK_TRIM_0P4A	(2)
#define AW_PID_2113_BST_IPEAK_TRIM_0P4A_VALUE	\
	(AW_PID_2113_BST_IPEAK_TRIM_0P4A << AW_PID_2113_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2113_BST_IPEAK_TRIM_0P6A	(3)
#define AW_PID_2113_BST_IPEAK_TRIM_0P6A_VALUE	\
	(AW_PID_2113_BST_IPEAK_TRIM_0P6A << AW_PID_2113_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2113_BST_IPEAK_TRIM_0P8A	(4)
#define AW_PID_2113_BST_IPEAK_TRIM_0P8A_VALUE	\
	(AW_PID_2113_BST_IPEAK_TRIM_0P8A << AW_PID_2113_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2113_BST_IPEAK_TRIM_1P0A	(5)
#define AW_PID_2113_BST_IPEAK_TRIM_1P0A_VALUE	\
	(AW_PID_2113_BST_IPEAK_TRIM_1P0A << AW_PID_2113_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2113_BST_IPEAK_TRIM_1P2A	(6)
#define AW_PID_2113_BST_IPEAK_TRIM_1P2A_VALUE	\
	(AW_PID_2113_BST_IPEAK_TRIM_1P2A << AW_PID_2113_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2113_BST_IPEAK_TRIM_1P4A	(7)
#define AW_PID_2113_BST_IPEAK_TRIM_1P4A_VALUE	\
	(AW_PID_2113_BST_IPEAK_TRIM_1P4A << AW_PID_2113_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2113_BST_IPEAK_TRIM_MINUS_1P6A	(8)
#define AW_PID_2113_BST_IPEAK_TRIM_MINUS_1P6A_VALUE	\
	(AW_PID_2113_BST_IPEAK_TRIM_MINUS_1P6A << AW_PID_2113_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2113_BST_IPEAK_TRIM_MINUS_1P4A	(9)
#define AW_PID_2113_BST_IPEAK_TRIM_MINUS_1P4A_VALUE	\
	(AW_PID_2113_BST_IPEAK_TRIM_MINUS_1P4A << AW_PID_2113_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2113_BST_IPEAK_TRIM_MINUS_1P2A	(10)
#define AW_PID_2113_BST_IPEAK_TRIM_MINUS_1P2A_VALUE	\
	(AW_PID_2113_BST_IPEAK_TRIM_MINUS_1P2A << AW_PID_2113_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2113_BST_IPEAK_TRIM_MINUS_1P0A	(11)
#define AW_PID_2113_BST_IPEAK_TRIM_MINUS_1P0A_VALUE	\
	(AW_PID_2113_BST_IPEAK_TRIM_MINUS_1P0A << AW_PID_2113_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2113_BST_IPEAK_TRIM_MINUS_0P8A	(12)
#define AW_PID_2113_BST_IPEAK_TRIM_MINUS_0P8A_VALUE	\
	(AW_PID_2113_BST_IPEAK_TRIM_MINUS_0P8A << AW_PID_2113_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2113_BST_IPEAK_TRIM_MINUS_0P6A	(13)
#define AW_PID_2113_BST_IPEAK_TRIM_MINUS_0P6A_VALUE	\
	(AW_PID_2113_BST_IPEAK_TRIM_MINUS_0P6A << AW_PID_2113_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2113_BST_IPEAK_TRIM_MINUS_0P4A	(14)
#define AW_PID_2113_BST_IPEAK_TRIM_MINUS_0P4A_VALUE	\
	(AW_PID_2113_BST_IPEAK_TRIM_MINUS_0P4A << AW_PID_2113_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2113_BST_IPEAK_TRIM_MINUS_0P2A	(15)
#define AW_PID_2113_BST_IPEAK_TRIM_MINUS_0P2A_VALUE	\
	(AW_PID_2113_BST_IPEAK_TRIM_MINUS_0P2A << AW_PID_2113_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2113_BST_IPEAK_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2113_BST_IPEAK_TRIM_DEFAULT	\
	(AW_PID_2113_BST_IPEAK_TRIM_DEFAULT_VALUE << AW_PID_2113_BST_IPEAK_TRIM_START_BIT)

/* default value of EFWM1 (0x76) */
/* #define AW_PID_2113_EFWM1_DEFAULT		(0x0000) */

/* EFWL (0x77) detail */
/* BSTVOUT_TRIM bit 14:10 (EFWL 0x77) */
#define AW_PID_2113_BSTVOUT_TRIM_START_BIT	(10)
#define AW_PID_2113_BSTVOUT_TRIM_BITS_LEN	(5)
#define AW_PID_2113_BSTVOUT_TRIM_MASK	\
	(~(((1<<AW_PID_2113_BSTVOUT_TRIM_BITS_LEN)-1) << AW_PID_2113_BSTVOUT_TRIM_START_BIT))

#define AW_PID_2113_BSTVOUT_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2113_BSTVOUT_TRIM_DEFAULT	\
	(AW_PID_2113_BSTVOUT_TRIM_DEFAULT_VALUE << AW_PID_2113_BSTVOUT_TRIM_START_BIT)

/* TEMP_TRIM bit 9:3 (EFWL 0x77) */
#define AW_PID_2113_TEMP_TRIM_START_BIT	(3)
#define AW_PID_2113_TEMP_TRIM_BITS_LEN	(7)
#define AW_PID_2113_TEMP_TRIM_MASK	\
	(~(((1<<AW_PID_2113_TEMP_TRIM_BITS_LEN)-1) << AW_PID_2113_TEMP_TRIM_START_BIT))

#define AW_PID_2113_TEMP_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2113_TEMP_TRIM_DEFAULT	\
	(AW_PID_2113_TEMP_TRIM_DEFAULT_VALUE << AW_PID_2113_TEMP_TRIM_START_BIT)

/* VERSION_TRIM bit 2:0 (EFWL 0x77) */
#define AW_PID_2113_VERSION_TRIM_START_BIT	(0)
#define AW_PID_2113_VERSION_TRIM_BITS_LEN	(3)
#define AW_PID_2113_VERSION_TRIM_MASK	\
	(~(((1<<AW_PID_2113_VERSION_TRIM_BITS_LEN)-1) << AW_PID_2113_VERSION_TRIM_START_BIT))

#define AW_PID_2113_VERSION_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2113_VERSION_TRIM_DEFAULT	\
	(AW_PID_2113_VERSION_TRIM_DEFAULT_VALUE << AW_PID_2113_VERSION_TRIM_START_BIT)

/* default value of EFWL (0x77) */
/* #define AW_PID_2113_EFWL_DEFAULT		(0x0000) */

/* EFRH4 (0x78) detail */
/* EF_LOCK_H bit 15 (EFRH4 0x78) */
#define AW_PID_2113_EF_LOCK_H_START_BIT	(15)
#define AW_PID_2113_EF_LOCK_H_BITS_LEN	(1)
#define AW_PID_2113_EF_LOCK_H_MASK	\
	(~(((1<<AW_PID_2113_EF_LOCK_H_BITS_LEN)-1) << AW_PID_2113_EF_LOCK_H_START_BIT))

#define AW_PID_2113_EF_LOCK_H_UNLOCKED	(0)
#define AW_PID_2113_EF_LOCK_H_UNLOCKED_VALUE	\
	(AW_PID_2113_EF_LOCK_H_UNLOCKED << AW_PID_2113_EF_LOCK_H_START_BIT)

#define AW_PID_2113_EF_LOCK_H_LOCKED	(1)
#define AW_PID_2113_EF_LOCK_H_LOCKED_VALUE	\
	(AW_PID_2113_EF_LOCK_H_LOCKED << AW_PID_2113_EF_LOCK_H_START_BIT)

#define AW_PID_2113_EF_LOCK_H_DEFAULT_VALUE	(0)
#define AW_PID_2113_EF_LOCK_H_DEFAULT	\
	(AW_PID_2113_EF_LOCK_H_DEFAULT_VALUE << AW_PID_2113_EF_LOCK_H_START_BIT)

/* EF_ISN_GESLP_H bit 9:0 (EFRH4 0x78) */
#define AW_PID_2113_EF_ISN_GESLP_H_START_BIT	(0)
#define AW_PID_2113_EF_ISN_GESLP_H_BITS_LEN	(10)
#define AW_PID_2113_EF_ISN_GESLP_H_MASK	\
	(~(((1<<AW_PID_2113_EF_ISN_GESLP_H_BITS_LEN)-1) << AW_PID_2113_EF_ISN_GESLP_H_START_BIT))

#define AW_PID_2113_EF_ISN_GESLP_H_DEFAULT_VALUE	(0)
#define AW_PID_2113_EF_ISN_GESLP_H_DEFAULT	\
	(AW_PID_2113_EF_ISN_GESLP_H_DEFAULT_VALUE << AW_PID_2113_EF_ISN_GESLP_H_START_BIT)

/* default value of EFRH4 (0x78) */
/* #define AW_PID_2113_EFRH4_DEFAULT		(0x0000) */

/* EFRH3 (0x79) detail */
/* TEM3_H bit 15 (EFRH3 0x79) */
#define AW_PID_2113_TEM3_H_START_BIT	(15)
#define AW_PID_2113_TEM3_H_BITS_LEN	(1)
#define AW_PID_2113_TEM3_H_MASK	\
	(~(((1<<AW_PID_2113_TEM3_H_BITS_LEN)-1) << AW_PID_2113_TEM3_H_START_BIT))

#define AW_PID_2113_TEM3_H_DEFAULT_VALUE	(0)
#define AW_PID_2113_TEM3_H_DEFAULT	\
	(AW_PID_2113_TEM3_H_DEFAULT_VALUE << AW_PID_2113_TEM3_H_START_BIT)

/* EF_VSN_GESLP_H bit 9:0 (EFRH3 0x79) */
#define AW_PID_2113_EF_VSN_GESLP_H_START_BIT	(0)
#define AW_PID_2113_EF_VSN_GESLP_H_BITS_LEN	(10)
#define AW_PID_2113_EF_VSN_GESLP_H_MASK	\
	(~(((1<<AW_PID_2113_EF_VSN_GESLP_H_BITS_LEN)-1) << AW_PID_2113_EF_VSN_GESLP_H_START_BIT))

#define AW_PID_2113_EF_VSN_GESLP_H_DEFAULT_VALUE	(0)
#define AW_PID_2113_EF_VSN_GESLP_H_DEFAULT	\
	(AW_PID_2113_EF_VSN_GESLP_H_DEFAULT_VALUE << AW_PID_2113_EF_VSN_GESLP_H_START_BIT)

/* default value of EFRH3 (0x79) */
/* #define AW_PID_2113_EFRH3_DEFAULT		(0x0000) */

/* EFRH2 (0x7A) detail */
/* TEM4_H bit 15:12 (EFRH2 0x7A) */
#define AW_PID_2113_TEM4_H_START_BIT	(12)
#define AW_PID_2113_TEM4_H_BITS_LEN	(4)
#define AW_PID_2113_TEM4_H_MASK	\
	(~(((1<<AW_PID_2113_TEM4_H_BITS_LEN)-1) << AW_PID_2113_TEM4_H_START_BIT))

#define AW_PID_2113_TEM4_H_DEFAULT_VALUE	(0)
#define AW_PID_2113_TEM4_H_DEFAULT	\
	(AW_PID_2113_TEM4_H_DEFAULT_VALUE << AW_PID_2113_TEM4_H_START_BIT)

/* EF_LDO_ADJ_H bit 11:9 (EFRH2 0x7A) */
#define AW_PID_2113_EF_LDO_ADJ_H_START_BIT	(9)
#define AW_PID_2113_EF_LDO_ADJ_H_BITS_LEN	(3)
#define AW_PID_2113_EF_LDO_ADJ_H_MASK	\
	(~(((1<<AW_PID_2113_EF_LDO_ADJ_H_BITS_LEN)-1) << AW_PID_2113_EF_LDO_ADJ_H_START_BIT))

#define AW_PID_2113_EF_LDO_ADJ_H_DEFAULT_VALUE	(0)
#define AW_PID_2113_EF_LDO_ADJ_H_DEFAULT	\
	(AW_PID_2113_EF_LDO_ADJ_H_DEFAULT_VALUE << AW_PID_2113_EF_LDO_ADJ_H_START_BIT)

/* EF_VBAT_H bit 8:4 (EFRH2 0x7A) */
#define AW_PID_2113_EF_VBAT_H_START_BIT	(4)
#define AW_PID_2113_EF_VBAT_H_BITS_LEN	(5)
#define AW_PID_2113_EF_VBAT_H_MASK	\
	(~(((1<<AW_PID_2113_EF_VBAT_H_BITS_LEN)-1) << AW_PID_2113_EF_VBAT_H_START_BIT))

#define AW_PID_2113_EF_VBAT_H_DEFAULT_VALUE	(0)
#define AW_PID_2113_EF_VBAT_H_DEFAULT	\
	(AW_PID_2113_EF_VBAT_H_DEFAULT_VALUE << AW_PID_2113_EF_VBAT_H_START_BIT)

/* EF_BST_IPEAK_H bit 3:0 (EFRH2 0x7A) */
#define AW_PID_2113_EF_BST_IPEAK_H_START_BIT	(0)
#define AW_PID_2113_EF_BST_IPEAK_H_BITS_LEN	(4)
#define AW_PID_2113_EF_BST_IPEAK_H_MASK	\
	(~(((1<<AW_PID_2113_EF_BST_IPEAK_H_BITS_LEN)-1) << AW_PID_2113_EF_BST_IPEAK_H_START_BIT))

#define AW_PID_2113_EF_BST_IPEAK_H_0P0A	(0)
#define AW_PID_2113_EF_BST_IPEAK_H_0P0A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_H_0P0A << AW_PID_2113_EF_BST_IPEAK_H_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_H_0P2A	(1)
#define AW_PID_2113_EF_BST_IPEAK_H_0P2A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_H_0P2A << AW_PID_2113_EF_BST_IPEAK_H_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_H_0P4A	(2)
#define AW_PID_2113_EF_BST_IPEAK_H_0P4A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_H_0P4A << AW_PID_2113_EF_BST_IPEAK_H_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_H_0P6A	(3)
#define AW_PID_2113_EF_BST_IPEAK_H_0P6A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_H_0P6A << AW_PID_2113_EF_BST_IPEAK_H_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_H_0P8A	(4)
#define AW_PID_2113_EF_BST_IPEAK_H_0P8A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_H_0P8A << AW_PID_2113_EF_BST_IPEAK_H_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_H_1P0A	(5)
#define AW_PID_2113_EF_BST_IPEAK_H_1P0A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_H_1P0A << AW_PID_2113_EF_BST_IPEAK_H_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_H_1P2A	(6)
#define AW_PID_2113_EF_BST_IPEAK_H_1P2A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_H_1P2A << AW_PID_2113_EF_BST_IPEAK_H_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_H_1P4A	(7)
#define AW_PID_2113_EF_BST_IPEAK_H_1P4A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_H_1P4A << AW_PID_2113_EF_BST_IPEAK_H_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_H_MINUS_1P6A	(8)
#define AW_PID_2113_EF_BST_IPEAK_H_MINUS_1P6A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_H_MINUS_1P6A << AW_PID_2113_EF_BST_IPEAK_H_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_H_MINUS_1P4A	(9)
#define AW_PID_2113_EF_BST_IPEAK_H_MINUS_1P4A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_H_MINUS_1P4A << AW_PID_2113_EF_BST_IPEAK_H_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_H_MINUS_1P2A	(10)
#define AW_PID_2113_EF_BST_IPEAK_H_MINUS_1P2A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_H_MINUS_1P2A << AW_PID_2113_EF_BST_IPEAK_H_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_H_MINUS_1P0A	(11)
#define AW_PID_2113_EF_BST_IPEAK_H_MINUS_1P0A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_H_MINUS_1P0A << AW_PID_2113_EF_BST_IPEAK_H_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_H_MINUS_0P8A	(12)
#define AW_PID_2113_EF_BST_IPEAK_H_MINUS_0P8A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_H_MINUS_0P8A << AW_PID_2113_EF_BST_IPEAK_H_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_H_MINUS_0P6A	(13)
#define AW_PID_2113_EF_BST_IPEAK_H_MINUS_0P6A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_H_MINUS_0P6A << AW_PID_2113_EF_BST_IPEAK_H_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_H_MINUS_0P4A	(14)
#define AW_PID_2113_EF_BST_IPEAK_H_MINUS_0P4A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_H_MINUS_0P4A << AW_PID_2113_EF_BST_IPEAK_H_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_H_MINUS_0P2A	(15)
#define AW_PID_2113_EF_BST_IPEAK_H_MINUS_0P2A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_H_MINUS_0P2A << AW_PID_2113_EF_BST_IPEAK_H_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_H_DEFAULT_VALUE	(0)
#define AW_PID_2113_EF_BST_IPEAK_H_DEFAULT	\
	(AW_PID_2113_EF_BST_IPEAK_H_DEFAULT_VALUE << AW_PID_2113_EF_BST_IPEAK_H_START_BIT)

/* default value of EFRH2 (0x7A) */
/* #define AW_PID_2113_EFRH2_DEFAULT		(0x0000) */

/* EFRH1 (0x7B) detail */
/* EF_BSTVOUT_H bit 14:10 (EFRH1 0x7B) */
#define AW_PID_2113_EF_BSTVOUT_H_START_BIT	(10)
#define AW_PID_2113_EF_BSTVOUT_H_BITS_LEN	(5)
#define AW_PID_2113_EF_BSTVOUT_H_MASK	\
	(~(((1<<AW_PID_2113_EF_BSTVOUT_H_BITS_LEN)-1) << AW_PID_2113_EF_BSTVOUT_H_START_BIT))

#define AW_PID_2113_EF_BSTVOUT_H_DEFAULT_VALUE	(0)
#define AW_PID_2113_EF_BSTVOUT_H_DEFAULT	\
	(AW_PID_2113_EF_BSTVOUT_H_DEFAULT_VALUE << AW_PID_2113_EF_BSTVOUT_H_START_BIT)

/* EF_TEMP_H bit 9:3 (EFRH1 0x7B) */
#define AW_PID_2113_EF_TEMP_H_START_BIT	(3)
#define AW_PID_2113_EF_TEMP_H_BITS_LEN	(7)
#define AW_PID_2113_EF_TEMP_H_MASK	\
	(~(((1<<AW_PID_2113_EF_TEMP_H_BITS_LEN)-1) << AW_PID_2113_EF_TEMP_H_START_BIT))

#define AW_PID_2113_EF_TEMP_H_DEFAULT_VALUE	(0)
#define AW_PID_2113_EF_TEMP_H_DEFAULT	\
	(AW_PID_2113_EF_TEMP_H_DEFAULT_VALUE << AW_PID_2113_EF_TEMP_H_START_BIT)

/* EF_VERSION_H bit 2:0 (EFRH1 0x7B) */
#define AW_PID_2113_EF_VERSION_H_START_BIT	(0)
#define AW_PID_2113_EF_VERSION_H_BITS_LEN	(3)
#define AW_PID_2113_EF_VERSION_H_MASK	\
	(~(((1<<AW_PID_2113_EF_VERSION_H_BITS_LEN)-1) << AW_PID_2113_EF_VERSION_H_START_BIT))

#define AW_PID_2113_EF_VERSION_H_DEFAULT_VALUE	(0)
#define AW_PID_2113_EF_VERSION_H_DEFAULT	\
	(AW_PID_2113_EF_VERSION_H_DEFAULT_VALUE << AW_PID_2113_EF_VERSION_H_START_BIT)

/* default value of EFRH1 (0x7B) */
/* #define AW_PID_2113_EFRH1_DEFAULT		(0x0000) */

/* EFRL4 (0x7C) detail */
/* EF_LOCK_L bit 15 (EFRL4 0x7C) */
#define AW_PID_2113_EF_LOCK_L_START_BIT	(15)
#define AW_PID_2113_EF_LOCK_L_BITS_LEN	(1)
#define AW_PID_2113_EF_LOCK_L_MASK	\
	(~(((1<<AW_PID_2113_EF_LOCK_L_BITS_LEN)-1) << AW_PID_2113_EF_LOCK_L_START_BIT))

#define AW_PID_2113_EF_LOCK_L_UNLOCKED	(0)
#define AW_PID_2113_EF_LOCK_L_UNLOCKED_VALUE	\
	(AW_PID_2113_EF_LOCK_L_UNLOCKED << AW_PID_2113_EF_LOCK_L_START_BIT)

#define AW_PID_2113_EF_LOCK_L_LOCKED	(1)
#define AW_PID_2113_EF_LOCK_L_LOCKED_VALUE	\
	(AW_PID_2113_EF_LOCK_L_LOCKED << AW_PID_2113_EF_LOCK_L_START_BIT)

#define AW_PID_2113_EF_LOCK_L_DEFAULT_VALUE	(0)
#define AW_PID_2113_EF_LOCK_L_DEFAULT	\
	(AW_PID_2113_EF_LOCK_L_DEFAULT_VALUE << AW_PID_2113_EF_LOCK_L_START_BIT)

/* EF_ISN_GESLP_L bit 9:0 (EFRL4 0x7C) */
#define AW_PID_2113_EF_ISN_GESLP_L_START_BIT	(0)
#define AW_PID_2113_EF_ISN_GESLP_L_BITS_LEN	(10)
#define AW_PID_2113_EF_ISN_GESLP_L_MASK	\
	(~(((1<<AW_PID_2113_EF_ISN_GESLP_L_BITS_LEN)-1) << AW_PID_2113_EF_ISN_GESLP_L_START_BIT))

#define AW_PID_2113_EF_ISN_GESLP_L_DEFAULT_VALUE	(0)
#define AW_PID_2113_EF_ISN_GESLP_L_DEFAULT	\
	(AW_PID_2113_EF_ISN_GESLP_L_DEFAULT_VALUE << AW_PID_2113_EF_ISN_GESLP_L_START_BIT)

/* default value of EFRL4 (0x7C) */
/* #define AW_PID_2113_EFRL4_DEFAULT		(0x0000) */

/* EFRL3 (0x7D) detail */
/* TEM3_L bit 15 (EFRL3 0x7D) */
#define AW_PID_2113_TEM3_L_START_BIT	(15)
#define AW_PID_2113_TEM3_L_BITS_LEN	(1)
#define AW_PID_2113_TEM3_L_MASK	\
	(~(((1<<AW_PID_2113_TEM3_L_BITS_LEN)-1) << AW_PID_2113_TEM3_L_START_BIT))

#define AW_PID_2113_TEM3_L_DEFAULT_VALUE	(0)
#define AW_PID_2113_TEM3_L_DEFAULT	\
	(AW_PID_2113_TEM3_L_DEFAULT_VALUE << AW_PID_2113_TEM3_L_START_BIT)

/* EF_VSN_GESLP_L bit 9:0 (EFRL3 0x7D) */
#define AW_PID_2113_EF_VSN_GESLP_L_START_BIT	(0)
#define AW_PID_2113_EF_VSN_GESLP_L_BITS_LEN	(10)
#define AW_PID_2113_EF_VSN_GESLP_L_MASK	\
	(~(((1<<AW_PID_2113_EF_VSN_GESLP_L_BITS_LEN)-1) << AW_PID_2113_EF_VSN_GESLP_L_START_BIT))

#define AW_PID_2113_EF_VSN_GESLP_L_DEFAULT_VALUE	(0)
#define AW_PID_2113_EF_VSN_GESLP_L_DEFAULT	\
	(AW_PID_2113_EF_VSN_GESLP_L_DEFAULT_VALUE << AW_PID_2113_EF_VSN_GESLP_L_START_BIT)

/* default value of EFRL3 (0x7D) */
/* #define AW_PID_2113_EFRL3_DEFAULT		(0x0000) */

/* EFRL2 (0x7E) detail */
/* TEM4_L bit 15:12 (EFRL2 0x7E) */
#define AW_PID_2113_TEM4_L_START_BIT	(12)
#define AW_PID_2113_TEM4_L_BITS_LEN	(4)
#define AW_PID_2113_TEM4_L_MASK	\
	(~(((1<<AW_PID_2113_TEM4_L_BITS_LEN)-1) << AW_PID_2113_TEM4_L_START_BIT))

#define AW_PID_2113_TEM4_L_DEFAULT_VALUE	(0)
#define AW_PID_2113_TEM4_L_DEFAULT	\
	(AW_PID_2113_TEM4_L_DEFAULT_VALUE << AW_PID_2113_TEM4_L_START_BIT)

/* EF_LDO_ADJ_L bit 11:9 (EFRL2 0x7E) */
#define AW_PID_2113_EF_LDO_ADJ_L_START_BIT	(9)
#define AW_PID_2113_EF_LDO_ADJ_L_BITS_LEN	(3)
#define AW_PID_2113_EF_LDO_ADJ_L_MASK	\
	(~(((1<<AW_PID_2113_EF_LDO_ADJ_L_BITS_LEN)-1) << AW_PID_2113_EF_LDO_ADJ_L_START_BIT))

#define AW_PID_2113_EF_LDO_ADJ_L_DEFAULT_VALUE	(0)
#define AW_PID_2113_EF_LDO_ADJ_L_DEFAULT	\
	(AW_PID_2113_EF_LDO_ADJ_L_DEFAULT_VALUE << AW_PID_2113_EF_LDO_ADJ_L_START_BIT)

/* EF_VBAT_L bit 8:4 (EFRL2 0x7E) */
#define AW_PID_2113_EF_VBAT_L_START_BIT	(4)
#define AW_PID_2113_EF_VBAT_L_BITS_LEN	(5)
#define AW_PID_2113_EF_VBAT_L_MASK	\
	(~(((1<<AW_PID_2113_EF_VBAT_L_BITS_LEN)-1) << AW_PID_2113_EF_VBAT_L_START_BIT))

#define AW_PID_2113_EF_VBAT_L_DEFAULT_VALUE	(0)
#define AW_PID_2113_EF_VBAT_L_DEFAULT	\
	(AW_PID_2113_EF_VBAT_L_DEFAULT_VALUE << AW_PID_2113_EF_VBAT_L_START_BIT)

/* EF_BST_IPEAK_L bit 3:0 (EFRL2 0x7E) */
#define AW_PID_2113_EF_BST_IPEAK_L_START_BIT	(0)
#define AW_PID_2113_EF_BST_IPEAK_L_BITS_LEN	(4)
#define AW_PID_2113_EF_BST_IPEAK_L_MASK	\
	(~(((1<<AW_PID_2113_EF_BST_IPEAK_L_BITS_LEN)-1) << AW_PID_2113_EF_BST_IPEAK_L_START_BIT))

#define AW_PID_2113_EF_BST_IPEAK_L_0P0A	(0)
#define AW_PID_2113_EF_BST_IPEAK_L_0P0A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_L_0P0A << AW_PID_2113_EF_BST_IPEAK_L_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_L_0P2A	(1)
#define AW_PID_2113_EF_BST_IPEAK_L_0P2A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_L_0P2A << AW_PID_2113_EF_BST_IPEAK_L_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_L_0P4A	(2)
#define AW_PID_2113_EF_BST_IPEAK_L_0P4A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_L_0P4A << AW_PID_2113_EF_BST_IPEAK_L_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_L_0P6A	(3)
#define AW_PID_2113_EF_BST_IPEAK_L_0P6A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_L_0P6A << AW_PID_2113_EF_BST_IPEAK_L_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_L_0P8A	(4)
#define AW_PID_2113_EF_BST_IPEAK_L_0P8A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_L_0P8A << AW_PID_2113_EF_BST_IPEAK_L_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_L_1P0A	(5)
#define AW_PID_2113_EF_BST_IPEAK_L_1P0A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_L_1P0A << AW_PID_2113_EF_BST_IPEAK_L_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_L_1P2A	(6)
#define AW_PID_2113_EF_BST_IPEAK_L_1P2A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_L_1P2A << AW_PID_2113_EF_BST_IPEAK_L_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_L_1P4A	(7)
#define AW_PID_2113_EF_BST_IPEAK_L_1P4A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_L_1P4A << AW_PID_2113_EF_BST_IPEAK_L_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_L_MINUS_1P6A	(8)
#define AW_PID_2113_EF_BST_IPEAK_L_MINUS_1P6A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_L_MINUS_1P6A << AW_PID_2113_EF_BST_IPEAK_L_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_L_MINUS_1P4A	(9)
#define AW_PID_2113_EF_BST_IPEAK_L_MINUS_1P4A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_L_MINUS_1P4A << AW_PID_2113_EF_BST_IPEAK_L_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_L_MINUS_1P2A	(10)
#define AW_PID_2113_EF_BST_IPEAK_L_MINUS_1P2A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_L_MINUS_1P2A << AW_PID_2113_EF_BST_IPEAK_L_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_L_MINUS_1P0A	(11)
#define AW_PID_2113_EF_BST_IPEAK_L_MINUS_1P0A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_L_MINUS_1P0A << AW_PID_2113_EF_BST_IPEAK_L_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_L_MINUS_0P8A	(12)
#define AW_PID_2113_EF_BST_IPEAK_L_MINUS_0P8A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_L_MINUS_0P8A << AW_PID_2113_EF_BST_IPEAK_L_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_L_MINUS_0P6A	(13)
#define AW_PID_2113_EF_BST_IPEAK_L_MINUS_0P6A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_L_MINUS_0P6A << AW_PID_2113_EF_BST_IPEAK_L_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_L_MINUS_0P4A	(14)
#define AW_PID_2113_EF_BST_IPEAK_L_MINUS_0P4A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_L_MINUS_0P4A << AW_PID_2113_EF_BST_IPEAK_L_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_L_MINUS_0P2A	(15)
#define AW_PID_2113_EF_BST_IPEAK_L_MINUS_0P2A_VALUE	\
	(AW_PID_2113_EF_BST_IPEAK_L_MINUS_0P2A << AW_PID_2113_EF_BST_IPEAK_L_START_BIT)

#define AW_PID_2113_EF_BST_IPEAK_L_DEFAULT_VALUE	(0)
#define AW_PID_2113_EF_BST_IPEAK_L_DEFAULT	\
	(AW_PID_2113_EF_BST_IPEAK_L_DEFAULT_VALUE << AW_PID_2113_EF_BST_IPEAK_L_START_BIT)

/* default value of EFRL2 (0x7E) */
/* #define AW_PID_2113_EFRL2_DEFAULT		(0x0000) */

/* EFRL1 (0x7F) detail */
/* EF_BSTVOUT_L bit 14:10 (EFRL1 0x7F) */
#define AW_PID_2113_EF_BSTVOUT_L_START_BIT	(10)
#define AW_PID_2113_EF_BSTVOUT_L_BITS_LEN	(5)
#define AW_PID_2113_EF_BSTVOUT_L_MASK	\
	(~(((1<<AW_PID_2113_EF_BSTVOUT_L_BITS_LEN)-1) << AW_PID_2113_EF_BSTVOUT_L_START_BIT))

#define AW_PID_2113_EF_BSTVOUT_L_DEFAULT_VALUE	(0)
#define AW_PID_2113_EF_BSTVOUT_L_DEFAULT	\
	(AW_PID_2113_EF_BSTVOUT_L_DEFAULT_VALUE << AW_PID_2113_EF_BSTVOUT_L_START_BIT)

/* EF_TEMP_L bit 9:3 (EFRL1 0x7F) */
#define AW_PID_2113_EF_TEMP_L_START_BIT	(3)
#define AW_PID_2113_EF_TEMP_L_BITS_LEN	(7)
#define AW_PID_2113_EF_TEMP_L_MASK	\
	(~(((1<<AW_PID_2113_EF_TEMP_L_BITS_LEN)-1) << AW_PID_2113_EF_TEMP_L_START_BIT))

#define AW_PID_2113_EF_TEMP_L_DEFAULT_VALUE	(0)
#define AW_PID_2113_EF_TEMP_L_DEFAULT	\
	(AW_PID_2113_EF_TEMP_L_DEFAULT_VALUE << AW_PID_2113_EF_TEMP_L_START_BIT)

/* EF_VERSION_L bit 2:0 (EFRL1 0x7F) */
#define AW_PID_2113_EF_VERSION_L_START_BIT	(0)
#define AW_PID_2113_EF_VERSION_L_BITS_LEN	(3)
#define AW_PID_2113_EF_VERSION_L_MASK	\
	(~(((1<<AW_PID_2113_EF_VERSION_L_BITS_LEN)-1) << AW_PID_2113_EF_VERSION_L_START_BIT))

#define AW_PID_2113_EF_VERSION_L_DEFAULT_VALUE	(0)
#define AW_PID_2113_EF_VERSION_L_DEFAULT	\
	(AW_PID_2113_EF_VERSION_L_DEFAULT_VALUE << AW_PID_2113_EF_VERSION_L_START_BIT)

/* default value of EFRL1 (0x7F) */
/* #define AW_PID_2113_EFRL1_DEFAULT		(0x0000) */

/* detail information of registers end */
/********************************************
 * Volume Coefficient
 *******************************************/
#define AW_PID_2113_VOL_STEP		(6 * 8)
/********************************************
 * Vcalb
 *******************************************/
#define AW_PID_2113_EF_VSN_GESLP_SIGN_MASK	(~0x0200)
#define AW_PID_2113_EF_VSN_GESLP_NEG		(~0xfc00)

#define AW_PID_2113_EF_ISN_GESLP_SIGN_MASK	(~0x0200)
#define AW_PID_2113_EF_ISN_GESLP_NEG		(~0xfc00)

#define AW_PID_2113_CABL_BASE_VALUE		(1000)
#define AW_PID_2113_ICABLK_FACTOR		(1)
#define AW_PID_2113_VCABLK_FACTOR		(1)

#define AW_PID_2113_VCAL_FACTOR			(1<<13)

#define AW_PID_2113_ICALK_SHIFT			(0)
#define AW_PID_2113_ICALKL_SHIFT		(0)
#define AW_PID_2113_VCALK_SHIFT			(0)
#define AW_PID_2113_VCALKL_SHIFT		(0)

#define AW_PID_2113_MONITOR_VBAT_RANGE		(6025)
#define AW_PID_2113_MONITOR_INT_10BIT		(1023)
#define AW_PID_2113_MONITOR_TEMP_SIGN_MASK	(~(1<<9))
#define AW_PID_2113_MONITOR_TEMP_NEG_MASK	(0xFC00)

#define AW_PID_2113_TEMH_MASK			(0x83ff)
#define AW_PID_2113_TEML_MASK			(0x83ff)
#define AW_PID_2113_DEFAULT_CFG1		(0x5800)
#define AW_PID_2113_DEFAULT_CFG2		(0x6800)
#define AW_PID_2113_FRCPWM_CFG			(0x0000)

#endif  /* #ifndef  __AW_PID_2113_REG_H__ */
