<html><head><meta content="text/html; charset=UTF-8" http-equiv="content-type"><style type="text/css">@import url('https://themes.googleusercontent.com/fonts/css?kit=Lx1xfUTR4qFjwg0Z_pb902yWOW57Glq29V3__n4AGA7eUTbR4W0XOgE2iH4kL8Gh');ol.lst-kix_oybcxg7h3gb2-7.start{counter-reset:lst-ctn-kix_oybcxg7h3gb2-7 0}ol.lst-kix_oybcxg7h3gb2-7{list-style-type:none}ol.lst-kix_oybcxg7h3gb2-6{list-style-type:none}ol.lst-kix_oybcxg7h3gb2-5{list-style-type:none}ol.lst-kix_oybcxg7h3gb2-0.start{counter-reset:lst-ctn-kix_oybcxg7h3gb2-0 0}ol.lst-kix_oybcxg7h3gb2-4{list-style-type:none}ol.lst-kix_oybcxg7h3gb2-3{list-style-type:none}.lst-kix_oybcxg7h3gb2-8>li{counter-increment:lst-ctn-kix_oybcxg7h3gb2-8}ol.lst-kix_oybcxg7h3gb2-2{list-style-type:none}ol.lst-kix_oybcxg7h3gb2-1{list-style-type:none}ol.lst-kix_oybcxg7h3gb2-0{list-style-type:none}ol.lst-kix_oybcxg7h3gb2-4.start{counter-reset:lst-ctn-kix_oybcxg7h3gb2-4 0}.lst-kix_y1t5r8mm7dhk-1>li:before{content:"\0025cb  "}.lst-kix_oybcxg7h3gb2-1>li{counter-increment:lst-ctn-kix_oybcxg7h3gb2-1}.lst-kix_y1t5r8mm7dhk-2>li:before{content:"\0025a0  "}.lst-kix_y1t5r8mm7dhk-3>li:before{content:"\0025cf  "}ol.lst-kix_oybcxg7h3gb2-3.start{counter-reset:lst-ctn-kix_oybcxg7h3gb2-3 0}ol.lst-kix_oybcxg7h3gb2-8{list-style-type:none}.lst-kix_y1t5r8mm7dhk-4>li:before{content:"\0025cb  "}.lst-kix_y1t5r8mm7dhk-5>li:before{content:"\0025a0  "}.lst-kix_oybcxg7h3gb2-7>li{counter-increment:lst-ctn-kix_oybcxg7h3gb2-7}ol.lst-kix_oybcxg7h3gb2-1.start{counter-reset:lst-ctn-kix_oybcxg7h3gb2-1 0}.lst-kix_oybcxg7h3gb2-6>li{counter-increment:lst-ctn-kix_oybcxg7h3gb2-6}.lst-kix_oybcxg7h3gb2-3>li{counter-increment:lst-ctn-kix_oybcxg7h3gb2-3}.lst-kix_y1t5r8mm7dhk-8>li:before{content:"\0025a0  "}.lst-kix_y1t5r8mm7dhk-6>li:before{content:"\0025cf  "}.lst-kix_y1t5r8mm7dhk-7>li:before{content:"\0025cb  "}.lst-kix_oybcxg7h3gb2-1>li:before{content:"" counter(lst-ctn-kix_oybcxg7h3gb2-1,lower-latin) ". "}.lst-kix_oybcxg7h3gb2-2>li:before{content:"" counter(lst-ctn-kix_oybcxg7h3gb2-2,lower-roman) ". "}.lst-kix_oybcxg7h3gb2-3>li:before{content:"" counter(lst-ctn-kix_oybcxg7h3gb2-3,decimal) ". "}.lst-kix_oybcxg7h3gb2-0>li{counter-increment:lst-ctn-kix_oybcxg7h3gb2-0}.lst-kix_oybcxg7h3gb2-5>li:before{content:"" counter(lst-ctn-kix_oybcxg7h3gb2-5,lower-roman) ". "}.lst-kix_oybcxg7h3gb2-4>li:before{content:"" counter(lst-ctn-kix_oybcxg7h3gb2-4,lower-latin) ". "}.lst-kix_oybcxg7h3gb2-6>li:before{content:"" counter(lst-ctn-kix_oybcxg7h3gb2-6,decimal) ". "}.lst-kix_oybcxg7h3gb2-8>li:before{content:"" counter(lst-ctn-kix_oybcxg7h3gb2-8,lower-roman) ". "}.lst-kix_oybcxg7h3gb2-7>li:before{content:"" counter(lst-ctn-kix_oybcxg7h3gb2-7,lower-latin) ". "}.lst-kix_oybcxg7h3gb2-5>li{counter-increment:lst-ctn-kix_oybcxg7h3gb2-5}ul.lst-kix_y1t5r8mm7dhk-1{list-style-type:none}ul.lst-kix_y1t5r8mm7dhk-0{list-style-type:none}ul.lst-kix_y1t5r8mm7dhk-3{list-style-type:none}ul.lst-kix_y1t5r8mm7dhk-2{list-style-type:none}ul.lst-kix_y1t5r8mm7dhk-5{list-style-type:none}ul.lst-kix_y1t5r8mm7dhk-4{list-style-type:none}ul.lst-kix_y1t5r8mm7dhk-7{list-style-type:none}ul.lst-kix_y1t5r8mm7dhk-6{list-style-type:none}ul.lst-kix_y1t5r8mm7dhk-8{list-style-type:none}.lst-kix_oybcxg7h3gb2-0>li:before{content:"" counter(lst-ctn-kix_oybcxg7h3gb2-0,decimal) ". "}.lst-kix_oybcxg7h3gb2-4>li{counter-increment:lst-ctn-kix_oybcxg7h3gb2-4}ol.lst-kix_oybcxg7h3gb2-6.start{counter-reset:lst-ctn-kix_oybcxg7h3gb2-6 0}ol.lst-kix_oybcxg7h3gb2-8.start{counter-reset:lst-ctn-kix_oybcxg7h3gb2-8 0}li.li-bullet-0:before{margin-left:-18pt;white-space:nowrap;display:inline-block;min-width:18pt}.lst-kix_y1t5r8mm7dhk-0>li:before{content:"\0025cf  "}ol.lst-kix_oybcxg7h3gb2-5.start{counter-reset:lst-ctn-kix_oybcxg7h3gb2-5 0}.lst-kix_oybcxg7h3gb2-2>li{counter-increment:lst-ctn-kix_oybcxg7h3gb2-2}ol.lst-kix_oybcxg7h3gb2-2.start{counter-reset:lst-ctn-kix_oybcxg7h3gb2-2 0}ol{margin:0;padding:0}table td,table th{padding:0}.c23{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:75.8pt;border-top-color:#000000;border-bottom-style:solid}.c4{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:63pt;border-top-color:#000000;border-bottom-style:solid}.c18{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:72pt;border-top-color:#000000;border-bottom-style:solid}.c21{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:101.2pt;border-top-color:#000000;border-bottom-style:solid}.c22{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:69pt;border-top-color:#000000;border-bottom-style:solid}.c7{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:66pt;border-top-color:#000000;border-bottom-style:solid}.c19{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:71.2pt;border-top-color:#000000;border-bottom-style:solid}.c9{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:176.2pt;border-top-color:#000000;border-bottom-style:solid}.c2{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:190.5pt;border-top-color:#000000;border-bottom-style:solid}.c1{color:#000000;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:12pt;font-family:"Helvetica Neue";font-style:normal}.c15{color:#000000;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:24pt;font-family:"Times New Roman";font-style:normal}.c20{color:#000000;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:11pt;font-family:"Arial";font-style:normal}.c24{color:#000000;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:10pt;font-family:"Helvetica Neue";font-style:normal}.c16{color:#000000;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:12pt;font-family:"Times New Roman";font-style:normal}.c5{color:#000000;font-weight:700;text-decoration:none;vertical-align:baseline;font-size:12pt;font-family:"Helvetica Neue";font-style:normal}.c13{color:#000000;font-weight:700;text-decoration:none;vertical-align:baseline;font-size:16pt;font-family:"Helvetica Neue";font-style:normal}.c10{padding-top:0pt;padding-bottom:0pt;line-height:1.15;orphans:2;widows:2;text-align:center}.c0{padding-top:0pt;padding-bottom:0pt;line-height:1.15;orphans:2;widows:2;text-align:left}.c28{color:#000000;text-decoration:none;vertical-align:baseline;font-style:normal}.c27{border-spacing:0;border-collapse:collapse;margin-right:auto}.c3{padding-top:0pt;padding-bottom:0pt;line-height:1.0;text-align:left}.c6{font-size:12pt;font-family:"Helvetica Neue";font-weight:700}.c12{font-size:12pt;font-family:"Helvetica Neue";font-weight:400}.c25{background-color:#ffffff;max-width:468pt;padding:72pt 72pt 72pt 72pt}.c14{font-size:14pt;font-family:"Helvetica Neue";font-weight:400}.c17{margin-left:36pt;padding-left:0pt}.c26{padding:0;margin:0}.c8{height:0pt}.c11{height:11pt}.title{padding-top:0pt;color:#000000;font-size:26pt;padding-bottom:3pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}.subtitle{padding-top:0pt;color:#666666;font-size:15pt;padding-bottom:16pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}li{color:#000000;font-size:11pt;font-family:"Arial"}p{margin:0;color:#000000;font-size:11pt;font-family:"Arial"}h1{padding-top:20pt;color:#000000;font-size:20pt;padding-bottom:6pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h2{padding-top:18pt;color:#000000;font-size:16pt;padding-bottom:6pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h3{padding-top:16pt;color:#434343;font-size:14pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h4{padding-top:14pt;color:#666666;font-size:12pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h5{padding-top:12pt;color:#666666;font-size:11pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h6{padding-top:12pt;color:#666666;font-size:11pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;font-style:italic;orphans:2;widows:2;text-align:left}</style></head><body class="c25"><div><p class="c0 c11"><span class="c20"></span></p></div><p class="c0"><span class="c13">A. Overview</span></p><p class="c10"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 624.00px; height: 334.67px;"><img alt="" src="assets/images/image47.png" style="width: 624.00px; height: 334.67px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c0 c11"><span class="c5"></span></p><ul class="c26 lst-kix_y1t5r8mm7dhk-0 start"><li class="c0 c17 li-bullet-0"><span class="c1">The first stage (M1 to M4) is a differential pair with a PMOS active load and an NMOS input. The current for both branches is biased using M5 and M8.</span></li><li class="c0 c17 li-bullet-0"><span class="c1">The second stage (M6 to M7) is a PMOS common source amplifier. The PMOS is biased using the first stage&rsquo;s active load and the current is biased using M7 and M8.</span></li><li class="c0 c17 li-bullet-0"><span class="c1">The biasing stage is a current mirror using a diode connected transistor (M8) and an ideal current source</span></li><li class="c0 c17 li-bullet-0"><span class="c1">The compensation capacitor is there for pole/zero placement and stability. This should have a nulling resistor to cancel out the zero that is formed from this fork in the signal path. However, for reasons told later, it is not needed. </span></li></ul><p class="c0 c11"><span class="c15"></span></p><p class="c0 c11"><span class="c15"></span></p><p class="c0 c11"><span class="c15"></span></p><p class="c0 c11"><span class="c15"></span></p><p class="c0 c11"><span class="c15"></span></p><p class="c0"><span class="c13">B. Design</span></p><p class="c0"><span class="c5">1. High Level Design Approach</span></p><p class="c0"><span class="c1">- First, I chose a topology that would use low power and give high speed while being easy to analyze for debugging. This topology was ultimately the two stage design with a simple differential pair as first stage and common source amplifier for second stage. The only problem with this topology is achieving a high gain and good output swing. Other topologies were too hard to bias with the low VDD (cascode), uses too much power (gain-boosted cascode or folded-cascode), or can&rsquo;t supply enough output current within an output swing (simple differential pair).</span></p><p class="c0"><span class="c1">- Next, I determined how I would like to split the total error. Based on that I could ultimately determine specs such as phase margin, unity gain frequency, and DC gain for each stage to reduce our error.</span></p><p class="c0"><span class="c1">- Lastly, I decided that to further optimize for power and settling time, I would use the MATLAB lookup tables and iterate through parameters (Cc, GM_ID1, GM_ID2) which pass specs. In the end, I chose a design that attempts to meet the specs and errors, while using up a reasonable area. &nbsp; &nbsp;</span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c5">2. Overview of Design Method</span></p><p class="c0"><span class="c1">First, we determine the settling time of the LCD screen. This is 180 ns.</span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c6">Pixels per second </span><span class="c1">= (60 frames / second) * (272 * 340 pixels / frame)</span></p><p class="c0"><span class="c6">Required Settling Time</span><span class="c1">&nbsp;= 1 / (Pixels per second) = 180.219 ns </span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c1">Next, we must determine the settling error and the dynamic error of our system. These equations are:</span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c6">Static Error </span><span class="c12">= </span><img src="assets/images/image1.png"><span class="c12">, </span><span class="c6">Dynamic Error</span><span class="c12">&nbsp;= </span><img src="assets/images/image2.png"></p><p class="c0"><img src="assets/images/image3.png"><span class="c12">&nbsp;is feedback factor, </span><img src="assets/images/image4.png"><span class="c12">is open loop DC gain, </span><img src="assets/images/image5.png"><span class="c12">is unity gain frequency, </span><img src="assets/images/image6.png"><span class="c1">&nbsp;is settling time)</span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c1">In my solution, the optimal way to split the error was to give more error to the static error and less error for dynamic. The error was split as: static error = 0.19%, dynamic error = 0.1%. This means:</span></p><p class="c0"><img src="assets/images/image7.png"><span class="c12">&nbsp;or </span><img src="assets/images/image8.png"></p><p class="c0"><img src="assets/images/image9.png"><span class="c12">or </span><img src="assets/images/image10.png"></p><p class="c0"><span class="c1">Next, we find the poles and zeros of the loop gain so that we can determine phase margin. </span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c6">Unity Gain Frequency:</span><span class="c12">&nbsp;</span><img src="assets/images/image11.png"></p><p class="c0"><span class="c6">Poles: </span><img><img src="assets/images/image12.png"><span class="c14">, </span><img src="assets/images/image13.png"></p><p class="c0"><span class="c6">Zeros: &nbsp; </span><img src="assets/images/image14.png"><span class="c14">, </span><span class="c12">or with nulling resistor, </span><img src="assets/images/image15.png"></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c1">The phase margin is:</span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><img src="assets/images/image16.png"></p><p class="c0"><img src="assets/images/image17.png"></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c12">We could cancel out the second pole of the system with the zero formed from compensation using a nulling resistor, so that it would give us a better phase margin should we need it. However, during simulation the loop gain achieves the required unity gain frequency with the zero not canceled (</span><img src="assets/images/image18.png"><span class="c1">). </span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c1">We choose the poles to be, through the GM/ID method:</span></p><p class="c0"><img src="assets/images/image19.png"><span class="c14">,</span><img src="assets/images/image20.png"><span class="c14">&nbsp;</span></p><p class="c0"><span class="c1">Thus the phase margin is around 70 degrees given the chosen GM/ID for each transistor.</span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c6">Phase Margin</span><span class="c1">&nbsp;= 70 degrees</span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c1">From this we have:</span></p><p class="c0"><img src="assets/images/image21.png"><span class="c12">, or </span><img src="assets/images/image22.png"></p><p class="c0"><img src="assets/images/image23.png"><span class="c12">, or </span><img src="assets/images/image24.png"></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c1">Next we need to find the bias currents which came down to choosing a bias which won&rsquo;t slew. The bias current of M6 would limit our max slope, our min slope is limited by current through M2. &nbsp;Thus we have:</span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c6">Output Max Slope</span><span class="c12">&nbsp;= &nbsp;</span><img src="assets/images/image25.png"></p><p class="c0"><img src="assets/images/image26.png"><span class="c12">, or </span><img src="assets/images/image27.png"></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c6">Output Min Slope</span><span class="c12">&nbsp;= </span><img src="assets/images/image28.png"></p><p class="c0"><img src="assets/images/image29.png"><span class="c12">, or </span><img src="assets/images/image30.png"></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c1">We choose ID6 = 250 uA and ID2 = 6 uA.</span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c1">The total power being used based on these calculations is thus:</span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c6">Total Power</span><span class="c12">&nbsp;= </span><img src="assets/images/image31.png"><span class="c12">&nbsp;= </span><img src="assets/images/image32.png"><span class="c1">&nbsp; </span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c12">To obtain the output swing, we require that our second stage has a GM/ID greater than 10. ( </span><img src="assets/images/image33.png"><span class="c1">&nbsp;)</span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c6">Output Swing = </span><img src="assets/images/image34.png"></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c1">Lastly, using the GM/ID method, we need to find the widths, lengths, and biasing for each transistor. We loop through GM/ID of the first and second stage and the compensation capacitor values in order to find the optimal solution.</span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c1">The length is chosen to be where the transit frequency of transistors on the signal path is greater than the unity gain frequency. This length is also chosen to increase the output resistance of each transistor, because this topology is limited by two output resistances in parallel. To get more gain, we would have to use up more area with this topology. The bias and the widths are then determined by lookup tables, first going through the second stage, then sizing the first stage based on the bias of the second stage. </span></p><hr style="page-break-before:always;display:none;"><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c13">C. Transistor Biasing</span></p><p class="c0 c11"><span class="c13"></span></p><a id="t.43f766bf0b46a26a45fdddac85c248cea108be6a"></a><a id="t.0"></a><table class="c27"><tbody><tr class="c8"><td class="c22" colspan="1" rowspan="1"><p class="c3"><span class="c5">Transistor</span></p></td><td class="c4" colspan="1" rowspan="1"><p class="c3"><span class="c5">Width</span></p></td><td class="c7" colspan="1" rowspan="1"><p class="c3"><span class="c5">Length</span></p></td><td class="c7" colspan="1" rowspan="1"><p class="c3"><span class="c5">Bias Current</span></p></td><td class="c18" colspan="1" rowspan="1"><p class="c3"><span class="c5">VGS</span></p></td><td class="c19" colspan="1" rowspan="1"><p class="c3"><span class="c5">GM</span></p></td><td class="c23" colspan="1" rowspan="1"><p class="c3"><span class="c5">GDS</span></p></td></tr><tr class="c8"><td class="c22" colspan="1" rowspan="1"><p class="c3"><span class="c5">M1</span></p></td><td class="c4" colspan="1" rowspan="1"><p class="c3"><span class="c1">25 um</span></p></td><td class="c7" colspan="1" rowspan="1"><p class="c3"><span class="c1">2.5 um</span></p></td><td class="c7" colspan="1" rowspan="1"><p class="c3"><span class="c1">6.25 uA</span></p></td><td class="c18" colspan="1" rowspan="1"><p class="c3"><span class="c1">567.74 mV</span></p></td><td class="c19" colspan="1" rowspan="1"><p class="c3"><span class="c1">110.85 mS</span></p></td><td class="c23" colspan="1" rowspan="1"><p class="c3"><span class="c1">1.42 uS</span></p></td></tr><tr class="c8"><td class="c22" colspan="1" rowspan="1"><p class="c3"><span class="c5">M2</span></p></td><td class="c4" colspan="1" rowspan="1"><p class="c3"><span class="c1">25 um</span></p></td><td class="c7" colspan="1" rowspan="1"><p class="c3"><span class="c1">2.5 um</span></p></td><td class="c7" colspan="1" rowspan="1"><p class="c3"><span class="c1">6.25 uA</span></p></td><td class="c18" colspan="1" rowspan="1"><p class="c3"><span class="c1">567.74 mV</span></p></td><td class="c19" colspan="1" rowspan="1"><p class="c3"><span class="c1">111.1 mS</span></p></td><td class="c23" colspan="1" rowspan="1"><p class="c3"><span class="c1">1.412 uS</span></p></td></tr><tr class="c8"><td class="c22" colspan="1" rowspan="1"><p class="c3"><span class="c5">M3</span></p></td><td class="c4" colspan="1" rowspan="1"><p class="c3"><span class="c1">5 um</span></p></td><td class="c7" colspan="1" rowspan="1"><p class="c3"><span class="c1">2.5 um</span></p></td><td class="c7" colspan="1" rowspan="1"><p class="c3"><span class="c1">6.24 uA</span></p></td><td class="c18" colspan="1" rowspan="1"><p class="c3"><span class="c1">445 mV</span></p></td><td class="c19" colspan="1" rowspan="1"><p class="c3"><span class="c1">68.9 uS</span></p></td><td class="c23" colspan="1" rowspan="1"><p class="c3"><span class="c1">1.04 uS</span></p></td></tr><tr class="c8"><td class="c22" colspan="1" rowspan="1"><p class="c3"><span class="c5">M4</span></p></td><td class="c4" colspan="1" rowspan="1"><p class="c3"><span class="c1">5 um</span></p></td><td class="c7" colspan="1" rowspan="1"><p class="c3"><span class="c1">2.5 um</span></p></td><td class="c7" colspan="1" rowspan="1"><p class="c3"><span class="c1">6.24 uA</span></p></td><td class="c18" colspan="1" rowspan="1"><p class="c3"><span class="c1">445 mV</span></p></td><td class="c19" colspan="1" rowspan="1"><p class="c3"><span class="c1">68.9 uS</span></p></td><td class="c23" colspan="1" rowspan="1"><p class="c3"><span class="c1">1.03 uS</span></p></td></tr><tr class="c8"><td class="c22" colspan="1" rowspan="1"><p class="c3"><span class="c5">M5</span></p></td><td class="c4" colspan="1" rowspan="1"><p class="c3"><span class="c1">10 um</span></p></td><td class="c7" colspan="1" rowspan="1"><p class="c3"><span class="c1">2.5 um</span></p></td><td class="c7" colspan="1" rowspan="1"><p class="c3"><span class="c1">12.5 uA</span></p></td><td class="c18" colspan="1" rowspan="1"><p class="c3"><span class="c1">556 mV</span></p></td><td class="c19" colspan="1" rowspan="1"><p class="c3"><span class="c1">145.02 mS</span></p></td><td class="c23" colspan="1" rowspan="1"><p class="c3"><span class="c1">2.96 uS</span></p></td></tr><tr class="c8"><td class="c22" colspan="1" rowspan="1"><p class="c3"><span class="c5">M6</span></p></td><td class="c4" colspan="1" rowspan="1"><p class="c3"><span class="c1">220 um</span></p></td><td class="c7" colspan="1" rowspan="1"><p class="c3"><span class="c1">2.5 um</span></p></td><td class="c7" colspan="1" rowspan="1"><p class="c3"><span class="c1">248.5 uA</span></p></td><td class="c18" colspan="1" rowspan="1"><p class="c3"><span class="c1">554.43 mV</span></p></td><td class="c19" colspan="1" rowspan="1"><p class="c3"><span class="c1">2.93 mS</span></p></td><td class="c23" colspan="1" rowspan="1"><p class="c3"><span class="c1">37.5806 uS</span></p></td></tr><tr class="c8"><td class="c22" colspan="1" rowspan="1"><p class="c3"><span class="c5">M7</span></p></td><td class="c4" colspan="1" rowspan="1"><p class="c3"><span class="c1">210 um</span></p></td><td class="c7" colspan="1" rowspan="1"><p class="c3"><span class="c1">2.5 um</span></p></td><td class="c7" colspan="1" rowspan="1"><p class="c3"><span class="c1">248.5 uA</span></p></td><td class="c18" colspan="1" rowspan="1"><p class="c3"><span class="c1">556 mV</span></p></td><td class="c19" colspan="1" rowspan="1"><p class="c3"><span class="c1">2.89 mS</span></p></td><td class="c23" colspan="1" rowspan="1"><p class="c3"><span class="c1">34.0511 uS</span></p></td></tr><tr class="c8"><td class="c22" colspan="1" rowspan="1"><p class="c3"><span class="c5">M8</span></p></td><td class="c4" colspan="1" rowspan="1"><p class="c3"><span class="c1">20 um</span></p></td><td class="c7" colspan="1" rowspan="1"><p class="c3"><span class="c1">2.5 um</span></p></td><td class="c7" colspan="1" rowspan="1"><p class="c3"><span class="c1">23.7 uA</span></p></td><td class="c18" colspan="1" rowspan="1"><p class="c3"><span class="c1">556 mV</span></p></td><td class="c19" colspan="1" rowspan="1"><p class="c3"><span class="c1">280 mS</span></p></td><td class="c23" colspan="1" rowspan="1"><p class="c3"><span class="c1">4.694 uS</span></p></td></tr></tbody></table><p class="c0 c11"><span class="c1"></span></p><p class="c0 c11"><span class="c1"></span></p><hr style="page-break-before:always;display:none;"><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c13">D. Discussion of Simulation</span></p><p class="c0"><span class="c5">1. Open Loop Gain, Phase Margin, and Unity Gain Frequency</span></p><p class="c0"><span class="c5">Measured Values</span></p><p class="c0"><span class="c6">DC Gain </span><span class="c1">= 1,600 (V/V) or 64.1 dB</span></p><p class="c0"><span class="c6">Phase Margin </span><span class="c1">= 74 degrees</span></p><p class="c0"><span class="c6">Unity Gain Frequency</span><span class="c1">&nbsp;= 5 MHz</span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c5">Measurement Method</span></p><p class="c0"><span class="c12">We measured this by breaking the feedback loop and finding the return ratio. The return ratio is the DC open loop gain times the feedback factor. &nbsp;</span></p><p class="c10"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 243.33px; height: 182.50px;"><img alt="" src="assets/images/image38.png" style="width: 243.33px; height: 182.50px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c0"><span class="c5">Bode Plot</span></p><p class="c10"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 624.00px; height: 249.33px;"><img alt="" src="assets/images/image39.png" style="width: 624.00px; height: 249.33px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c0"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 624.00px; height: 250.67px;"><img alt="" src="assets/images/image43.png" style="width: 624.00px; height: 250.67px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0"><span class="c5">2. Settling Time</span></p><p class="c0"><span class="c5">Measured Values</span></p><p class="c0"><span class="c6">Settling Time </span><span class="c1">= max ( Rise Settling Time, Fall Settling Time ) = 630 ns </span></p><p class="c0"><span class="c6">Total Error at Settling Time </span><span class="c1">= 0.2%</span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0"><span class="c5">Measurement Method</span></p><p class="c0"><span class="c1">Using the testbench provided, we apply a step input with average amplitude 350 mV for 1.4 output and average amplitude 5 mV for output 20 mV. We then plot the error as well and find the time where the total error is equal to 0.2%. This will give us the settling time.</span></p><p class="c0 c11"><span class="c1"></span></p><p class="c10"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 259.50px; height: 195.97px;"><img alt="" src="assets/images/image35.png" style="width: 259.50px; height: 195.97px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0"><span class="c5">Step Up 1.4 V Output/Error</span></p><p class="c0"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 624.00px; height: 249.33px;"><img alt="" src="assets/images/image48.png" style="width: 624.00px; height: 249.33px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 624.00px; height: 249.33px;"><img alt="" src="assets/images/image37.png" style="width: 624.00px; height: 249.33px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c0"><span class="c6">Step Down 1.4 V Output/Error</span><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 624.00px; height: 249.33px;"><img alt="" src="assets/images/image41.png" style="width: 624.00px; height: 249.33px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 624.00px; height: 248.00px;"><img alt="" src="assets/images/image44.png" style="width: 624.00px; height: 248.00px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0"><span class="c5">Step Up 20 mV Output</span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 624.00px; height: 249.33px;"><img alt="" src="assets/images/image45.png" style="width: 624.00px; height: 249.33px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0"><span class="c5">Step Down 20 mV Output</span></p><p class="c0"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 624.00px; height: 249.33px;"><img alt="" src="assets/images/image49.png" style="width: 624.00px; height: 249.33px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c5">Discussion of Settling Time and Loop Gain</span></p><p class="c0"><span class="c1">Overall, I wasn&rsquo;t really satisfied with the settling time. It would be great if it was closer to the spec, however it is just too far. The main issue seems to be that there is too much dynamic error because my measured unity frequency gain is too low. Some of my attempts included trying to add a source follower stage because maybe it was just an issue with driving the load. In another attempt, I tried changing the compensation capacitor value so that I could raise the unity gain frequency. I think ultimately what I would have to do is resize the input transistor, however the look up tables kept giving NMOS widths that were on the order of millimeters, which doesn&rsquo;t seem optimal for area.</span></p><p class="c0"><span class="c1">What I learned here is that using up more area could possibly give me a higher gm value which would then increase the unity gain frequency. </span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c1">I think an even better approach might be to place the non dominant poles above the target unity gain frequency, however this approach takes too much power for this specific topology (raising the poles increases gm =&gt; need more current).</span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0"><span class="c5">3. Power</span></p><p class="c0"><span class="c6">Measured Power: </span><span class="c1">0.512 mW</span></p><p class="c0"><span class="c5">Measurement Method</span></p><p class="c0"><span class="c1">Run DC analysis and find the simulated bias currents. Multiply these currents by the VDD. This is the static power. </span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c5">4. Output Swing</span></p><p class="c0"><span class="c6">Measured Output Swing: </span><span class="c1">1.4572 Vpp</span></p><p class="c0"><span class="c5">Measurement Method</span></p><p class="c0"><span class="c1">Run DC analysis and find the overdrive voltage of each transistor at the output. </span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c5">Discussion of Power and Output Swing</span></p><p class="c0"><span class="c1">These specs were met. To improve the power, I would try different biasing techniques or maybe try using the VDDL and then level shift the input to a stage using VDDH. To improve the output swing, I would add a source follower, but that would use more area and more current to drive the second stage and the source follower.</span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c5">5. Common Mode Rejection Ratio</span></p><p class="c0"><span class="c6">Measured CMRR: </span><span class="c1">63.632 dB</span></p><p class="c0"><span class="c5">Measurement Method </span></p><p class="c0"><span class="c1">Tie each input of the op amp to an input signal, measure the gain at the output. Divide the gain by the differential mode gain.</span></p><p class="c10"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 232.75px; height: 122.68px;"><img alt="" src="assets/images/image36.png" style="width: 232.75px; height: 122.68px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c0"><span class="c5">Common Mode Gain</span></p><p class="c0"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 624.00px; height: 250.67px;"><img alt="" src="assets/images/image46.png" style="width: 624.00px; height: 250.67px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0"><span class="c5">6. Power Supply Rejection Ratio</span></p><p class="c0"><span class="c6">Measured PSRR: </span><span class="c1">74.6418 dB</span></p><p class="c0"><span class="c5">Measurement Method</span></p><p class="c0"><span class="c1">Tie the power supply of the op amp to an input signal, measure the gain at the output. Divide the power supply gain by the differential mode gain.</span></p><p class="c10"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 258.06px; height: 161.56px;"><img alt="" src="assets/images/image42.png" style="width: 258.06px; height: 161.56px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c5">Power Supply Gain</span></p><p class="c0"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 624.00px; height: 248.00px;"><img alt="" src="assets/images/image40.png" style="width: 624.00px; height: 248.00px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c0"><span class="c5">Discussion of PSRR and CMRR</span></p><p class="c0"><span class="c1">These specs were met. Maybe to improve the PSRR, I would try to increase the impedance between the supply and the output, or possibly just add a regulator so variations in the power supply don&rsquo;t impact performance. To improve CMRR, I would try to match impedances and biases more, especially in my active load, as mismatch could increase common mode gain.</span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0"><span class="c5">7. Figure of Merit</span></p><p class="c0"><span class="c5">Using all of this the figure of merit is:</span></p><p class="c0 c11"><span class="c5"></span></p><p class="c0"><span class="c1">Figure of Merit = (10^-9) / (Settling Time * Power Consumption) = (10^-9) / (630ns * 0.512 mW) </span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c6">Figure of Merit</span><span class="c1">&nbsp;= 3.1</span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0 c11"><span class="c13"></span></p><p class="c0"><span class="c13">E. Performance Summary</span></p><p class="c0 c11"><span class="c1"></span></p><a id="t.a397c35a76aeb5bc0d5c693f3a0957e1512b8b1a"></a><a id="t.1"></a><table class="c27"><tbody><tr class="c8"><td class="c9" colspan="1" rowspan="1"><p class="c3"><span class="c5">Parameter</span></p></td><td class="c21" colspan="1" rowspan="1"><p class="c3"><span class="c5">Spec</span></p></td><td class="c2" colspan="1" rowspan="1"><p class="c3"><span class="c5">Simulation</span></p></td></tr><tr class="c8"><td class="c9" colspan="1" rowspan="1"><p class="c3"><span class="c1">Settling TIme</span></p></td><td class="c21" colspan="1" rowspan="1"><p class="c3"><span class="c1">&lt;= 180 ns</span></p></td><td class="c2" colspan="1" rowspan="1"><p class="c3"><span class="c1">630 ns</span></p></td></tr><tr class="c8"><td class="c9" colspan="1" rowspan="1"><p class="c3"><span class="c1">Power Consumption</span></p></td><td class="c21" colspan="1" rowspan="1"><p class="c3"><span class="c1">&lt;= 0.75 mW</span></p></td><td class="c2" colspan="1" rowspan="1"><p class="c3"><span class="c1">0.512 mW</span></p></td></tr><tr class="c8"><td class="c9" colspan="1" rowspan="1"><p class="c3"><span class="c1">Total Error</span></p></td><td class="c21" colspan="1" rowspan="1"><p class="c3"><span class="c1">&lt;= 0.2%</span></p></td><td class="c2" colspan="1" rowspan="1"><p class="c3"><span class="c1">&lt;=0.2% at settling time</span></p></td></tr><tr class="c8"><td class="c9" colspan="1" rowspan="1"><p class="c3"><span class="c1">Output Swing</span></p></td><td class="c21" colspan="1" rowspan="1"><p class="c3"><span class="c1">&gt;= 1.4 Vpp</span></p></td><td class="c2" colspan="1" rowspan="1"><p class="c0"><span class="c1">1.4572 Vpp</span></p></td></tr><tr class="c8"><td class="c9" colspan="1" rowspan="1"><p class="c3"><span class="c1">CMRR DC</span></p></td><td class="c21" colspan="1" rowspan="1"><p class="c3"><span class="c1">&gt;= 60 dB</span></p></td><td class="c2" colspan="1" rowspan="1"><p class="c0"><span class="c1">63.632 dB</span></p></td></tr><tr class="c8"><td class="c9" colspan="1" rowspan="1"><p class="c3"><span class="c1">PSRR DC</span></p></td><td class="c21" colspan="1" rowspan="1"><p class="c3"><span class="c1">&gt;= 50 dB</span></p></td><td class="c2" colspan="1" rowspan="1"><p class="c0"><span class="c1">74.6418 dB</span></p></td></tr><tr class="c8"><td class="c9" colspan="1" rowspan="1"><p class="c3"><span class="c1">Phase Margin</span></p></td><td class="c21" colspan="1" rowspan="1"><p class="c3"><span class="c1">&gt;= 45 degrees</span></p></td><td class="c2" colspan="1" rowspan="1"><p class="c0"><span class="c1">74 degrees</span></p></td></tr><tr class="c8"><td class="c9" colspan="1" rowspan="1"><p class="c3"><span class="c1">Figure of Merit</span></p></td><td class="c21" colspan="1" rowspan="1"><p class="c3"><span class="c1">maximize</span></p></td><td class="c2" colspan="1" rowspan="1"><p class="c3"><span class="c1">3.1002</span></p></td></tr><tr class="c8"><td class="c9" colspan="1" rowspan="1"><p class="c3"><span class="c1">Maximum Current Mirror Ratio</span></p></td><td class="c21" colspan="1" rowspan="1"><p class="c3"><span class="c1">&lt;= 20</span></p></td><td class="c2" colspan="1" rowspan="1"><p class="c3"><span class="c1">10.54</span></p></td></tr><tr class="c8"><td class="c9" colspan="1" rowspan="1"><p class="c3"><span class="c1">Maximum total Capacitance</span></p></td><td class="c21" colspan="1" rowspan="1"><p class="c3"><span class="c1">&lt;= 25pF</span></p></td><td class="c2" colspan="1" rowspan="1"><p class="c3"><span class="c1">0 F</span></p></td></tr></tbody></table><hr style="page-break-before:always;display:none;"><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c13">F. Conclusion</span></p><p class="c0"><span class="c1">In this project, I designed an op amp to meet most specs by thinking about different topologies and tradeoffs. Ultimately, the op amp chosen was a two stage op amp with internal compensation, which uses low power and can load another circuit fast. Even if it did not meet the settling spec, I think it was fun trying to debug the circuit and trying to use different techniques to get it to work.</span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c1">I think I struggled a bit with this project even though I learned a lot. What I learned was how each component of the op amp, such as swing, phase margin, pole placement, and biasing, interact with one another. It was rewarding to find a solution after working out the equations on paper. However, one of my problems was that the widths and lengths found on paper did not really match the simulation. I think it was a hassle to redo calculations because the simulated bias points were different from the hand calculations. Due to this, designing the amplifier was very tedious and probably hindered in getting most specs. In addition to the lookup tables, there should be a datasheet for each transistor, so hand calculations can be simpler.</span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0"><span class="c1">Overall, I found this project to be useful in building up concepts learned in class and reinforcing how there are tradeoffs to each design.</span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0 c11"><span class="c1"></span></p><p class="c0 c11"><span class="c1"></span></p><p class="c10 c11"><span class="c16"></span></p><div><p class="c0 c11"><span class="c20"></span></p></div></body></html>
