Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 64a5cfd133b549d895d82bdc9f66d079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_0 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_18 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_12 -L xlconcat_v2_1_1 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_12 -L lib_srl_fifo_v1_0_2 -L axi_master_burst_v2_0_7 -L axi_tft_v2_0_21 -L xlconstant_v1_1_5 -L smartconnect_v1_0 -L interrupt_control_v3_1_4 -L axi_iic_v2_0_21 -L lib_bmg_v1_0_11 -L axi_datamover_v5_1_20 -L axi_vdma_v6_3_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'vga_vsync' on this module [C:/Users/lilin/Documents/ECE532/ECE532_CNN_0212_1/CNN_0212/CNN_0212.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:155]
ERROR: [VRFC 10-3180] cannot find port 'vga_red' on this module [C:/Users/lilin/Documents/ECE532/ECE532_CNN_0212_1/CNN_0212/CNN_0212.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:154]
ERROR: [VRFC 10-3180] cannot find port 'vga_hsync' on this module [C:/Users/lilin/Documents/ECE532/ECE532_CNN_0212_1/CNN_0212/CNN_0212.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:153]
ERROR: [VRFC 10-3180] cannot find port 'vga_green' on this module [C:/Users/lilin/Documents/ECE532/ECE532_CNN_0212_1/CNN_0212/CNN_0212.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:152]
ERROR: [VRFC 10-3180] cannot find port 'vga_blue' on this module [C:/Users/lilin/Documents/ECE532/ECE532_CNN_0212_1/CNN_0212/CNN_0212.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:151]
ERROR: [VRFC 10-3180] cannot find port 'OV5640_XCLK' on this module [C:/Users/lilin/Documents/ECE532/ECE532_CNN_0212_1/CNN_0212/CNN_0212.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:148]
ERROR: [VRFC 10-3180] cannot find port 'OV5640_VSYNC' on this module [C:/Users/lilin/Documents/ECE532/ECE532_CNN_0212_1/CNN_0212/CNN_0212.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:147]
ERROR: [VRFC 10-3180] cannot find port 'OV5640_RESET' on this module [C:/Users/lilin/Documents/ECE532/ECE532_CNN_0212_1/CNN_0212/CNN_0212.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:146]
ERROR: [VRFC 10-3180] cannot find port 'OV5640_PWDN' on this module [C:/Users/lilin/Documents/ECE532/ECE532_CNN_0212_1/CNN_0212/CNN_0212.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:145]
ERROR: [VRFC 10-3180] cannot find port 'OV5640_PCLK' on this module [C:/Users/lilin/Documents/ECE532/ECE532_CNN_0212_1/CNN_0212/CNN_0212.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:144]
ERROR: [VRFC 10-3180] cannot find port 'OV5640_HREF' on this module [C:/Users/lilin/Documents/ECE532/ECE532_CNN_0212_1/CNN_0212/CNN_0212.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:143]
ERROR: [VRFC 10-3180] cannot find port 'OV5640_D' on this module [C:/Users/lilin/Documents/ECE532/ECE532_CNN_0212_1/CNN_0212/CNN_0212.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:142]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
