# Reading D:/Software/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do task1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Software/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Jiarong\ Qian/Documents/Course\ Materials/au2019/EE\ 371/lab2 {C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2/ram32x4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:13 on Oct 13,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2" C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2/ram32x4.v 
# -- Compiling module ram32x4
# 
# Top level modules:
# 	ram32x4
# End time: 10:03:14 on Oct 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jiarong\ Qian/Documents/Course\ Materials/au2019/EE\ 371/lab2 {C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2/task1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:14 on Oct 13,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2" C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2/task1.sv 
# -- Compiling module task1
# -- Compiling module task1_testbench
# 
# Top level modules:
# 	task1_testbench
# End time: 10:03:14 on Oct 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.task1_testbench
# vsim work.task1_testbench 
# Start time: 10:03:19 on Oct 13,2019
# Loading sv_std.std
# Loading work.task1_testbench
# Loading work.task1
# Loading work.ram32x4
# ** Error: (vsim-3033) C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2/ram32x4.v(63): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /task1_testbench/t1/ram File: C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2/ram32x4.v
#         Searched libraries:
#             C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2/simulation/modelsim/rtl_work
# Error loading design
# End time: 10:03:19 on Oct 13,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.task1_testbench -Lf altera_mf_ver
# vsim work.task1_testbench -Lf altera_mf_ver 
# Start time: 10:03:47 on Oct 13,2019
# Loading sv_std.std
# Loading work.task1_testbench
# Loading work.task1
# Loading work.ram32x4
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position end  sim:/task1_testbench/address
add wave -position end  sim:/task1_testbench/data
add wave -position end  sim:/task1_testbench/q
add wave -position 2  sim:/task1_testbench/wren
add wave -position end  sim:/task1_testbench/clock
run -all
# ** Note: $stop    : C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2/task1.sv(32)
#    Time: 650 ps  Iteration: 1  Instance: /task1_testbench
# Break in Module task1_testbench at C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2/task1.sv line 32
# End time: 10:05:17 on Oct 13,2019, Elapsed time: 0:01:30
# Errors: 0, Warnings: 0
