Analysis & Synthesis report for p2_02
Sat Nov 25 18:34:22 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |main_module|game_option_change:change_game|game_reg
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Port Connectivity Checks: "matriz_controller:matrix"
 13. Port Connectivity Checks: "main_controller:controller"
 14. Port Connectivity Checks: "game_selection:select_game_option"
 15. Port Connectivity Checks: "game_option_change:change_game"
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-----------------------------+------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sat Nov 25 18:34:22 2023          ;
; Quartus Prime Version       ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name               ; p2_02                                          ;
; Top-level Entity Name       ; main_module                                    ;
; Family                      ; MAX II                                         ;
; Total logic elements        ; 0                                              ;
; Total pins                  ; 13                                             ;
; Total virtual pins          ; 0                                              ;
; UFM blocks                  ; 0 / 1 ( 0 % )                                  ;
+-----------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EPM240T100C5       ;                    ;
; Top-level entity name                                            ; main_module        ; p2_02              ;
; Family name                                                      ; MAX II             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                        ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                          ; Library ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------+---------+
; clk.v                            ; yes             ; User Verilog HDL File  ; D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/clk.v                ;         ;
; main_module.v                    ; yes             ; User Verilog HDL File  ; D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v        ;         ;
; matriz_controller.v              ; yes             ; User Verilog HDL File  ; D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/matriz_controller.v  ;         ;
; debouncer_button.v               ; yes             ; User Verilog HDL File  ; D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/debouncer_button.v   ;         ;
; game_selection.v                 ; yes             ; User Verilog HDL File  ; D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/game_selection.v     ;         ;
; game_option_change.v             ; yes             ; User Verilog HDL File  ; D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/game_option_change.v ;         ;
; main_controller.v                ; yes             ; User Verilog HDL File  ; D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v    ;         ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 0     ;
;     -- Combinational with no register       ; 0     ;
;     -- Register only                        ; 0     ;
;     -- Combinational with a register        ; 0     ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- 2 input functions                    ; 0     ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
; I/O pins                                    ; 13    ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; |main_module               ; 0 (0)       ; 0            ; 0          ; 13   ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main_module        ; main_module ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |main_module|game_option_change:change_game|game_reg                          ;
+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; game_reg.0000 ; game_reg.1000 ; game_reg.0100 ; game_reg.0010 ; game_reg.0001 ;
+---------------+---------------+---------------+---------------+---------------+---------------+
; game_reg.0000 ; 0             ; 0             ; 0             ; 0             ; 0             ;
; game_reg.0001 ; 1             ; 0             ; 0             ; 0             ; 1             ;
; game_reg.0010 ; 1             ; 0             ; 0             ; 1             ; 0             ;
; game_reg.0100 ; 1             ; 0             ; 1             ; 0             ; 0             ;
; game_reg.1000 ; 1             ; 1             ; 0             ; 0             ; 0             ;
+---------------+---------------+---------------+---------------+---------------+---------------+


+--------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                         ;
+----------------------------------------------+---------------------------------------------+
; Register name                                ; Reason for Removal                          ;
+----------------------------------------------+---------------------------------------------+
; debouncer_button:btn_change_game|state[2]    ; Stuck at GND due to stuck port clock_enable ;
; debouncer_button:btn_change_game|debouncer   ; Lost fanout                                 ;
; debouncer_button:btn_change_game|state[0,1]  ; Lost fanout                                 ;
; clk:clock_divider|out                        ; Lost fanout                                 ;
; clk:clock_divider|count[0..15]               ; Lost fanout                                 ;
; game_option_change:change_game|game_reg.0001 ; Lost fanout                                 ;
; game_option_change:change_game|game_reg.0010 ; Lost fanout                                 ;
; game_option_change:change_game|game_reg.0100 ; Lost fanout                                 ;
; game_option_change:change_game|game_reg.1000 ; Lost fanout                                 ;
; game_option_change:change_game|game_reg.0000 ; Lost fanout                                 ;
; Total Number of Removed Registers = 26       ;                                             ;
+----------------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                         ;
+--------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------+
; Register name                              ; Reason for Removal             ; Registers Removed due to This Register                                                ;
+--------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------+
; debouncer_button:btn_change_game|debouncer ; Lost Fanouts                   ; clk:clock_divider|out, clk:clock_divider|count[15], clk:clock_divider|count[14],      ;
;                                            ;                                ; clk:clock_divider|count[13], clk:clock_divider|count[12],                             ;
;                                            ;                                ; clk:clock_divider|count[11], clk:clock_divider|count[10], clk:clock_divider|count[9], ;
;                                            ;                                ; clk:clock_divider|count[8], clk:clock_divider|count[7]                                ;
; debouncer_button:btn_change_game|state[2]  ; Stuck at GND                   ; debouncer_button:btn_change_game|state[0],                                            ;
;                                            ; due to stuck port clock_enable ; debouncer_button:btn_change_game|state[1]                                             ;
+--------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matriz_controller:matrix"                                                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; col1    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "col1[6..1]" will be connected to GND. ;
; col2    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "col2[6..1]" will be connected to GND. ;
; col3    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "col3[6..1]" will be connected to GND. ;
; col4    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "col4[6..1]" will be connected to GND. ;
; col5    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "col5[6..1]" will be connected to GND. ;
; columns ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (1 bits) it drives; bit(s) "columns[4..1]" have no fanouts                   ;
; columns ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; lines   ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "lines[6..1]" have no fanouts                     ;
; lines   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_controller:controller"                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; col1_in  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "col1_in[6..1]" will be connected to GND. ;
; col2_in  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "col2_in[6..1]" will be connected to GND. ;
; col3_in  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "col3_in[6..1]" will be connected to GND. ;
; col4_in  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "col4_in[6..1]" will be connected to GND. ;
; col5_in  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "col5_in[6..1]" will be connected to GND. ;
; col1_out ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "col1_out[6..1]" have no fanouts                     ;
; col2_out ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "col2_out[6..1]" have no fanouts                     ;
; col3_out ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "col3_out[6..1]" have no fanouts                     ;
; col4_out ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "col4_out[6..1]" have no fanouts                     ;
; col5_out ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "col5_out[6..1]" have no fanouts                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_selection:select_game_option"                                                                                                                                           ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                      ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; game_selected_option ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "game_selected_option[3..1]" will be connected to GND. ;
; col1_out             ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "col1_out[6..1]" have no fanouts                                  ;
; col2_out             ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "col2_out[6..1]" have no fanouts                                  ;
; col3_out             ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "col3_out[6..1]" have no fanouts                                  ;
; col4_out             ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "col4_out[6..1]" have no fanouts                                  ;
; col5_out             ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "col5_out[6..1]" have no fanouts                                  ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_option_change:change_game"                                                                                                       ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                        ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; game_option ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "game_option[3..1]" have no fanouts ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Sat Nov 25 18:34:11 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off p2_02 -c p2_02
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file clk.v
    Info (12023): Found entity 1: clk File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main_module.v
    Info (12023): Found entity 1: main_module File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matriz_controller.v
    Info (12023): Found entity 1: matriz_controller File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/matriz_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debouncer_button.v
    Info (12023): Found entity 1: debouncer_button File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/debouncer_button.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file game_selection.v
    Info (12023): Found entity 1: game_selection File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/game_selection.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file game_option_change.v
    Info (12023): Found entity 1: game_option_change File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/game_option_change.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file main_controller.v
    Info (12023): Found entity 1: main_controller File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at main_module.v(52): created implicit net for "game_selected_wire" File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v Line: 52
Warning (10236): Verilog HDL Implicit Net warning at main_module.v(94): created implicit net for "columns" File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v Line: 94
Warning (10236): Verilog HDL Implicit Net warning at main_module.v(95): created implicit net for "lines" File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v Line: 95
Info (12127): Elaborating entity "main_module" for the top level hierarchy
Info (12128): Elaborating entity "clk" for hierarchy "clk:clock_divider" File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v Line: 21
Info (12128): Elaborating entity "debouncer_button" for hierarchy "debouncer_button:btn_change_game" File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v Line: 28
Info (12128): Elaborating entity "game_option_change" for hierarchy "game_option_change:change_game" File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v Line: 54
Info (12128): Elaborating entity "game_selection" for hierarchy "game_selection:select_game_option" File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v Line: 64
Warning (10036): Verilog HDL or VHDL warning at game_selection.v(10): object "game_selected" assigned a value but never read File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/game_selection.v Line: 10
Warning (10646): Verilog HDL Event Control warning at game_selection.v(17): posedge or negedge of vector "game_selected_option" depends solely on its least-significant bit File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/game_selection.v Line: 17
Info (10264): Verilog HDL Case Statement information at game_selection.v(18): all case item expressions in this case statement are onehot File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/game_selection.v Line: 18
Info (12128): Elaborating entity "main_controller" for hierarchy "main_controller:controller" File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v Line: 84
Warning (10230): Verilog HDL assignment warning at main_controller.v(20): truncated value with size 2 to match size of target (1) File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v Line: 20
Warning (10230): Verilog HDL assignment warning at main_controller.v(24): truncated value with size 2 to match size of target (1) File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v Line: 24
Warning (10230): Verilog HDL assignment warning at main_controller.v(26): truncated value with size 2 to match size of target (1) File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v Line: 26
Warning (10230): Verilog HDL assignment warning at main_controller.v(28): truncated value with size 2 to match size of target (1) File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v Line: 28
Warning (10235): Verilog HDL Always Construct warning at main_controller.v(33): variable "col1_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v Line: 33
Warning (10235): Verilog HDL Always Construct warning at main_controller.v(34): variable "col2_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v Line: 34
Warning (10235): Verilog HDL Always Construct warning at main_controller.v(35): variable "col3_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v Line: 35
Warning (10235): Verilog HDL Always Construct warning at main_controller.v(36): variable "col4_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v Line: 36
Warning (10235): Verilog HDL Always Construct warning at main_controller.v(37): variable "col5_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v Line: 37
Info (12128): Elaborating entity "matriz_controller" for hierarchy "matriz_controller:matrix" File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v Line: 96
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17049): 25 registers lost all their fanouts during netlist optimizations.
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "onOff" File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v Line: 2
    Warning (15610): No output dependent on input pin "status" File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v Line: 3
    Warning (15610): No output dependent on input pin "attack_button" File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v Line: 4
    Warning (15610): No output dependent on input pin "save_game_button" File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v Line: 6
    Warning (15610): No output dependent on input pin "reset_game_button" File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v Line: 7
    Warning (15610): No output dependent on input pin "columns_attack[0]" File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v Line: 9
    Warning (15610): No output dependent on input pin "columns_attack[1]" File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v Line: 9
    Warning (15610): No output dependent on input pin "columns_attack[2]" File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v Line: 9
    Warning (15610): No output dependent on input pin "rows_attack[0]" File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v Line: 11
    Warning (15610): No output dependent on input pin "rows_attack[1]" File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v Line: 11
    Warning (15610): No output dependent on input pin "rows_attack[2]" File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v Line: 11
    Warning (15610): No output dependent on input pin "change_game_button" File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v Line: 5
    Warning (15610): No output dependent on input pin "clock" File: D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v Line: 8
Info (21057): Implemented 13 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 4711 megabytes
    Info: Processing ended: Sat Nov 25 18:34:22 2023
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:12


