(edif Adder_1bit_M
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2021 4 23 16 2 3)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure Adder_1bit_M.ngc Adder_1bit_M.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library Adder_1bit_M_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell Adder_1bit_M
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A
              (direction INPUT)
            )
            (port B
              (direction INPUT)
            )
            (port C0
              (direction INPUT)
            )
            (port C1
              (direction OUTPUT)
            )
            (port F
              (direction OUTPUT)
            )
            (designator "xc7a100t-3-csg324")
            (property TYPE (string "Adder_1bit_M") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "Adder_1bit_M_Adder_1bit_M") (owner "Xilinx"))
          )
          (contents
            (instance C11
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___C11") (owner "Xilinx"))
              (property INIT (string "E8") (owner "Xilinx"))
            )
            (instance F1
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___C11") (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename A_IBUF_renamed_0 "A_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename B_IBUF_renamed_1 "B_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename C0_IBUF_renamed_2 "C0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename C1_OBUF_renamed_3 "C1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename F_OBUF_renamed_4 "F_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net A_IBUF
              (joined
                (portRef I2 (instanceRef C11))
                (portRef I0 (instanceRef F1))
                (portRef O (instanceRef A_IBUF_renamed_0))
              )
            )
            (net B_IBUF
              (joined
                (portRef I0 (instanceRef C11))
                (portRef I2 (instanceRef F1))
                (portRef O (instanceRef B_IBUF_renamed_1))
              )
            )
            (net C0_IBUF
              (joined
                (portRef I1 (instanceRef C11))
                (portRef I1 (instanceRef F1))
                (portRef O (instanceRef C0_IBUF_renamed_2))
              )
            )
            (net C1_OBUF
              (joined
                (portRef O (instanceRef C11))
                (portRef I (instanceRef C1_OBUF_renamed_3))
              )
            )
            (net F_OBUF
              (joined
                (portRef O (instanceRef F1))
                (portRef I (instanceRef F_OBUF_renamed_4))
              )
            )
            (net A
              (joined
                (portRef A)
                (portRef I (instanceRef A_IBUF_renamed_0))
              )
            )
            (net B
              (joined
                (portRef B)
                (portRef I (instanceRef B_IBUF_renamed_1))
              )
            )
            (net C0
              (joined
                (portRef C0)
                (portRef I (instanceRef C0_IBUF_renamed_2))
              )
            )
            (net C1
              (joined
                (portRef C1)
                (portRef O (instanceRef C1_OBUF_renamed_3))
              )
            )
            (net F
              (joined
                (portRef F)
                (portRef O (instanceRef F_OBUF_renamed_4))
              )
            )
          )
      )
    )
  )

  (design Adder_1bit_M
    (cellRef Adder_1bit_M
      (libraryRef Adder_1bit_M_lib)
    )
    (property PART (string "xc7a100t-3-csg324") (owner "Xilinx"))
  )
)

