<dec f='llvm/build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc' l='36250' type='const llvm::TargetRegisterClass'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='105' u='a' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='108' u='a' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1537' u='a' c='_ZN12_GLOBAL__N_120SILoadStoreOptimizer22getTargetRegisterClassERKNS0_11CombineInfoES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1811' u='a' c='_ZN4llvm14SIRegisterInfo23getSGPRClassForBitWidthEj'/>
