ISim log file
Running: G:\program\xilinx\FPGA_Project\mips_TB_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb G:/program/xilinx/FPGA_Project/mips_TB_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Program counter Output :          0
instruction : 00100000000000010000000000000011
Program Counter next input :          1
Sign Extend Output : 00000000000000000000000000000011
PC Incrementer Output : 00000000000000000000000000000001
ALU Add : 00000000000000000000000000000100
ALU RegWrite : 1
Register Bank First Read Input : 00000
Register Bank Second Read Input : 00001
Register Bank First Output : 00000000000000000000000000000000
Register Bank Second Output : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ALU Result :          3
MemtoReg : 0
DM mux output (write data for RB) :          3



Program counter Output :          1
instruction : 00100000000000100000000000000011
Program Counter next input :          2
Sign Extend Output : 00000000000000000000000000000011
PC Incrementer Output : 00000000000000000000000000000010
ALU Add : 00000000000000000000000000000101
ALU RegWrite : 1
Register Bank First Read Input : 00000
Register Bank Second Read Input : 00010
Register Bank First Output : 00000000000000000000000000000000
Register Bank Second Output : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ALU Result :          3
MemtoReg : 0
DM mux output (write data for RB) :          3



Program counter Output :          2
instruction : 00000000001000100001100000011000
Program Counter next input :          3
Sign Extend Output : 00000000000000000001100000011000
PC Incrementer Output : 00000000000000000000000000000011
ALU Add : 00000000000000000001100000011011
ALU RegWrite : 1
Register Bank First Read Input : 00001
Register Bank Second Read Input : 00010
Register Bank First Output : 00000000000000000000000000000011
Register Bank Second Output : 00000000000000000000000000000011
ALU Result :          6
MemtoReg : 0
DM mux output (write data for RB) :          6



Program counter Output :          3
instruction : 10001100010000010000000000001010
Program Counter next input :          4
Sign Extend Output : 00000000000000000000000000001010
PC Incrementer Output : 00000000000000000000000000000100
ALU Add : 00000000000000000000000000001110
ALU RegWrite : 1
Register Bank First Read Input : 00010
Register Bank Second Read Input : 00001
Register Bank First Output : 00000000000000000000000000000011
Register Bank Second Output : 00000000000000000000000000000011
ALU Result :         13
MemtoReg : 1
DM mux output (write data for RB) :         13



Program counter Output :          4
instruction : 00010000001000100000000000010100
Program Counter next input :          5
Sign Extend Output : 00000000000000000000000000010100
PC Incrementer Output : 00000000000000000000000000000101
ALU Add : 00000000000000000000000000011001
ALU RegWrite : 0
Register Bank First Read Input : 00001
Register Bank Second Read Input : 00010
Register Bank First Output : 00000000000000000000000000001101
Register Bank Second Output : 00000000000000000000000000000011
ALU Result :         10
MemtoReg : 1
DM mux output (write data for RB) :          0



Program counter Output :          5
instruction : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Program Counter next input :          x
Sign Extend Output : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
PC Incrementer Output : 00000000000000000000000000000110
ALU Add : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ALU RegWrite : 0
Register Bank First Read Input : xxxxx
Register Bank Second Read Input : xxxxx
Register Bank First Output : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Register Bank Second Output : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ALU Result :          x
MemtoReg : 1
DM mux output (write data for RB) :          0



Program counter Output :          x
instruction : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Program Counter next input :          x
Sign Extend Output : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
PC Incrementer Output : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ALU Add : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ALU RegWrite : 0
Register Bank First Read Input : xxxxx
Register Bank Second Read Input : xxxxx
Register Bank First Output : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Register Bank Second Output : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ALU Result :          x
MemtoReg : 1
DM mux output (write data for RB) :          0



