\select@language {dutch}
\contentsline {chapter}{\numberline {1}Samenvatting}{1}{chapter.1}
\contentsline {chapter}{\numberline {2}Inleiding}{1}{chapter.2}
\contentsline {chapter}{\numberline {3}Probleemstelling}{2}{chapter.3}
\contentsline {section}{\numberline {3.1}Projectopgave: 'Ontwerp een chip'}{2}{section.3.1}
\contentsline {section}{\numberline {3.2}Beschikbare infrastructuur}{2}{section.3.2}
\contentsline {section}{\numberline {3.3}Functionele eisen}{2}{section.3.3}
\contentsline {section}{\numberline {3.4}Randvoorwaarden}{2}{section.3.4}
\contentsline {section}{\numberline {3.5}Plan van aanpak}{2}{section.3.5}
\contentsline {chapter}{\numberline {4}Systeemoverzicht}{3}{chapter.4}
\contentsline {section}{\numberline {4.1}Toplevel}{3}{section.4.1}
\contentsline {section}{\numberline {4.2}Externe componenten}{3}{section.4.2}
\contentsline {chapter}{\numberline {5}Besturing}{4}{chapter.5}
\contentsline {section}{\numberline {5.1}Ultrasone}{4}{section.5.1}
\contentsline {section}{\numberline {5.2}Buttons}{4}{section.5.2}
\contentsline {section}{\numberline {5.3}SPI-communicatie}{4}{section.5.3}
\contentsline {section}{\numberline {5.4}Detectie SPI}{4}{section.5.4}
\contentsline {section}{\numberline {5.5}Simulatie}{5}{section.5.5}
\contentsline {chapter}{\numberline {6}Blackbox}{6}{chapter.6}
\contentsline {section}{\numberline {6.1}Functionele beschrijving}{6}{section.6.1}
\contentsline {section}{\numberline {6.2}Inputs en outputs}{6}{section.6.2}
\contentsline {section}{\numberline {6.3}Implementatie}{7}{section.6.3}
\contentsline {section}{\numberline {6.4}Simulatie}{7}{section.6.4}
\contentsline {chapter}{\numberline {7}CPU}{8}{chapter.7}
\contentsline {section}{\numberline {7.1}Functionele beschrijving}{8}{section.7.1}
\contentsline {section}{\numberline {7.2}Inputs en outputs}{8}{section.7.2}
\contentsline {section}{\numberline {7.3}Implementatie}{9}{section.7.3}
\contentsline {chapter}{\numberline {8}GPU}{11}{chapter.8}
\contentsline {section}{\numberline {8.1}Doelstelling}{11}{section.8.1}
\contentsline {section}{\numberline {8.2}I/O}{11}{section.8.2}
\contentsline {subsection}{\numberline {8.2.1}Input CPU}{11}{subsection.8.2.1}
\contentsline {subsection}{\numberline {8.2.2}SPI}{11}{subsection.8.2.2}
\contentsline {section}{\numberline {8.3}Randvoorwaarden}{12}{section.8.3}
\contentsline {subsection}{\numberline {8.3.1}Indeling beeldscherm}{12}{subsection.8.3.1}
\contentsline {section}{\numberline {8.4}Processes}{13}{section.8.4}
\contentsline {subsection}{\numberline {8.4.1}Process 1 : State-Renew}{13}{subsection.8.4.1}
\contentsline {subsection}{\numberline {8.4.2}Process 2 : Counter}{13}{subsection.8.4.2}
\contentsline {subsection}{\numberline {8.4.3}Process 3 : FSM}{13}{subsection.8.4.3}
\contentsline {section}{\numberline {8.5}Simulatie}{15}{section.8.5}
\contentsline {chapter}{\numberline {9}VGA}{16}{chapter.9}
\contentsline {section}{\numberline {9.1}RGB}{16}{section.9.1}
\contentsline {section}{\numberline {9.2}H-Sync}{17}{section.9.2}
\contentsline {section}{\numberline {9.3}V-Sync}{17}{section.9.3}
\contentsline {section}{\numberline {9.4}Timing}{17}{section.9.4}
\contentsline {subsection}{\numberline {9.4.1}H-Sync}{17}{subsection.9.4.1}
\contentsline {subsection}{\numberline {9.4.2}V-Sync}{18}{subsection.9.4.2}
\contentsline {section}{\numberline {9.5}VHDL}{18}{section.9.5}
\contentsline {subsection}{\numberline {9.5.1}Deler}{18}{subsection.9.5.1}
\contentsline {subsection}{\numberline {9.5.2}Counter}{18}{subsection.9.5.2}
\contentsline {subsection}{\numberline {9.5.3}H-Sync}{18}{subsection.9.5.3}
\contentsline {subsection}{\numberline {9.5.4}Vidcounter}{19}{subsection.9.5.4}
\contentsline {subsection}{\numberline {9.5.5}V-Sync}{19}{subsection.9.5.5}
\contentsline {subsection}{\numberline {9.5.6}RGB}{19}{subsection.9.5.6}
\contentsline {section}{\numberline {9.6}Videosignaal}{20}{section.9.6}
\contentsline {subsection}{\numberline {9.6.1}S-synccounter}{20}{subsection.9.6.1}
\contentsline {subsection}{\numberline {9.6.2}S-Sync}{20}{subsection.9.6.2}
\contentsline {section}{\numberline {9.7}Conclusie}{20}{section.9.7}
\contentsline {section}{\numberline {9.8}Resultaten}{20}{section.9.8}
\contentsline {chapter}{\numberline {10}SPI}{22}{chapter.10}
\contentsline {section}{\numberline {10.1}Functionele beschrijving}{22}{section.10.1}
\contentsline {section}{\numberline {10.2}Inputs en outputs}{23}{section.10.2}
\contentsline {section}{\numberline {10.3}Implementatie}{23}{section.10.3}
\contentsline {chapter}{\numberline {11}SD-kaart}{25}{chapter.11}
\contentsline {section}{\numberline {11.1}SD communicatie}{25}{section.11.1}
\contentsline {section}{\numberline {11.2}SD commando's \& responses}{25}{section.11.2}
\contentsline {section}{\numberline {11.3}Functionele omschrijving}{25}{section.11.3}
\contentsline {section}{\numberline {11.4}Inputs en outputs}{26}{section.11.4}
\contentsline {section}{\numberline {11.5}Implementatie}{26}{section.11.5}
\contentsline {chapter}{\numberline {12}Conclusie en Aanbevelingen}{28}{chapter.12}
\contentsline {section}{\numberline {12.1}Conclusie}{28}{section.12.1}
\contentsline {subsection}{\numberline {12.1.1}Complicaties}{28}{subsection.12.1.1}
\contentsline {subsection}{\numberline {12.1.2}Resultaten}{28}{subsection.12.1.2}
\contentsline {section}{\numberline {12.2}Aanbevelingen}{29}{section.12.2}
\contentsline {chapter}{\numberline {13}Discussie}{30}{chapter.13}
\contentsline {section}{\numberline {13.1}Reflectie op het eindontwerp}{30}{section.13.1}
\contentsline {section}{\numberline {13.2}Reflectie op het groepsproces}{30}{section.13.2}
\contentsline {chapter}{Bibliografie}{31}{chapter*.34}
\contentsline {chapter}{\numberline {A}Plan van aanpak}{32}{appendix.A}
\contentsline {section}{\numberline {A.1}Achtergronden}{32}{section.A.1}
\contentsline {section}{\numberline {A.2}Projectresultaat}{32}{section.A.2}
\contentsline {subsection}{\numberline {A.2.1}Doelstellingen van het project}{32}{subsection.A.2.1}
\contentsline {subsection}{\numberline {A.2.2}Eindresultaat}{32}{subsection.A.2.2}
\contentsline {section}{\numberline {A.3}Projectactiviteiten}{33}{section.A.3}
\contentsline {section}{\numberline {A.4}Projectgrenzen}{33}{section.A.4}
\contentsline {subsection}{\numberline {A.4.1}Tussenresultaten}{33}{subsection.A.4.1}
\contentsline {subsection}{\numberline {A.4.2}Kwaliteitsbewaking}{34}{subsection.A.4.2}
\contentsline {section}{\numberline {A.5}Projectorganisatie}{34}{section.A.5}
\contentsline {subsection}{\numberline {A.5.1}Planning}{35}{subsection.A.5.1}
\contentsline {subsection}{\numberline {A.5.2}Risicoanalyse}{35}{subsection.A.5.2}
\contentsline {section}{\numberline {A.6}Bijlage}{36}{section.A.6}
\contentsline {chapter}{\numberline {B}Bijlage - VHDL bestanden}{37}{appendix.B}
\contentsline {section}{\numberline {B.1}Blackbox}{37}{section.B.1}
\contentsline {section}{\numberline {B.2}ROM}{40}{section.B.2}
\contentsline {section}{\numberline {B.3}SD-kaart}{44}{section.B.3}
\contentsline {section}{\numberline {B.4}CPU}{65}{section.B.4}
\contentsline {subsection}{\numberline {B.4.1}Decoder}{68}{subsection.B.4.1}
\contentsline {subsection}{\numberline {B.4.2}ALU}{70}{subsection.B.4.2}
\contentsline {subsection}{\numberline {B.4.3}Program Counter}{71}{subsection.B.4.3}
\contentsline {subsection}{\numberline {B.4.4}Testbench}{71}{subsection.B.4.4}
\contentsline {section}{\numberline {B.5}Buffers}{73}{section.B.5}
\contentsline {section}{\numberline {B.6}Registers}{78}{section.B.6}
\contentsline {section}{\numberline {B.7}Gate}{89}{section.B.7}
\contentsline {section}{\numberline {B.8}GPU}{90}{section.B.8}
\contentsline {section}{\numberline {B.9}Calculator}{95}{section.B.9}
\contentsline {section}{\numberline {B.10}VGA}{98}{section.B.10}
\contentsline {section}{\numberline {B.11}Assembly}{107}{section.B.11}
\contentsfinish 
