Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/user/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LC3_behav xil_defaultlib.LC3 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [/home/user/lc3bsv/lc3bsv.srcs/sources_1/new/datapath.sv:91]
ERROR: [VRFC 10-3818] variable 'ReadReg1' is driven by invalid combination of procedural drivers [/home/user/lc3bsv/lc3bsv.srcs/sources_1/new/register_file.sv:30]
WARNING: [VRFC 10-2921] 'ReadReg1' driven by this always_ff block should not be driven by any other process [/home/user/lc3bsv/lc3bsv.srcs/sources_1/new/register_file.sv:45]
ERROR: [VRFC 10-3818] variable 'ReadReg2' is driven by invalid combination of procedural drivers [/home/user/lc3bsv/lc3bsv.srcs/sources_1/new/register_file.sv:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
