Makefile:101: warning: overriding recipe for target `implementation/system_axi_interconnect_0_wrapper.ngc'
Makefile:94: warning: ignoring old recipe for target `implementation/system_axi_interconnect_0_wrapper.ngc'
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml ../sw/embedded/SDK_Workspace/hw/system.xml 
Release 14.6 - psf2Edward EDK_P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:UtilitiesC:159 - Message file "usenglish/EDK.msg" wasn't found.

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 2 master(s) : 11
slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port will be
   driven to GND -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 415 
WARNING:EDK - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found. Port
   will be driven to GND -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 416 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_0.
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl - tcl is
   overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl - tcl is
   overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report ../sw/embedded/SDK_Workspace/hw/system.html  -make_docs_local
Release 14.6 - xdsgen EDK_P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:UtilitiesC:159 - Message file "usenglish/EDK.msg" wasn't found.
WARNING:EDK - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartl
   ite_ds741.pdf
WARNING:EDK - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_timebase_wdt;v=v1_01_a;d=axi_t
   imebase_wdt_ds763.pdf
Generated Block Diagram.
Rasterizing axi_interconnect_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing reset_0.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timebase_wdt_0.jpg.....
Rasterizing nf1_cml_interface_0.jpg.....
Rasterizing nf1_cml_interface_1.jpg.....
Rasterizing nf1_cml_interface_2.jpg.....
Rasterizing nf1_cml_interface_3.jpg.....
Rasterizing mdio_0.jpg.....
Rasterizing dma_0.jpg.....
Rasterizing nf10_axis_converter_0.jpg.....
Rasterizing nf10_axis_converter_1.jpg.....
Rasterizing nf10_axis_converter_2.jpg.....
Rasterizing nf10_axis_converter_3.jpg.....
Rasterizing nf10_axis_converter_4.jpg.....
Rasterizing nf10_axis_converter_5.jpg.....
Rasterizing nf10_axis_converter_6.jpg.....
Rasterizing nf10_axis_converter_7.jpg.....
Rasterizing nf10_axis_converter_8.jpg.....
Rasterizing nf10_axis_converter_9.jpg.....
Rasterizing nf10_input_arbiter_0.jpg.....
Rasterizing nf10_bram_output_queues_0.jpg.....
Rasterizing openflow_datapath_0.jpg.....
Rasterizing nf10_identifier_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7k325tffg676-1 -lang verilog -intstyle default -lp /home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg676-1 -lang verilog -intstyle default -lp
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/lib/hw/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'clk_in_p' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock 'clk_in_n' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_0
  (0x41a00000-0x41a0ffff) axi_timebase_wdt_0	axi_interconnect_0
  (0x77e00000-0x77e0ffff) nf1_cml_interface_0	axi_interconnect_0
  (0x77e20000-0x77e2ffff) nf1_cml_interface_1	axi_interconnect_0
  (0x77e40000-0x77e4ffff) nf1_cml_interface_2	axi_interconnect_0
  (0x77e60000-0x77e6ffff) nf1_cml_interface_3	axi_interconnect_0
  (0x7a018000-0x7a018fff) openflow_datapath_0	axi_interconnect_0
  (0x7a040000-0x7a04ffff) mdio_0	axi_interconnect_0
  (0x7a088000-0x7a088fff) nf10_bram_output_queues_0	axi_interconnect_0
  (0x7c008000-0x7c008fff) nf10_identifier_0	axi_interconnect_0
  (0x7d400000-0x7d40ffff) dma_0	axi_interconnect_0
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 2 master(s) : 11
slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port will be
   driven to GND -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 415 
WARNING:EDK - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found. Port
   will be driven to GND -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 416 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_0.
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl - tcl is
   overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl - tcl is
   overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_0.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 193 -
Copying (BBD-specified) netlist files.
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_1 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 221 -
Copying (BBD-specified) netlist files.
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_2 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 248 -
Copying (BBD-specified) netlist files.
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_3 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 275 -
Copying (BBD-specified) netlist files.
IPNAME:dma INSTANCE:dma_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 327 -
Copying (BBD-specified) netlist files.
IPNAME:openflow_datapath INSTANCE:openflow_datapath_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 518 -
Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 127 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 163 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi_interconnect_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 60 -
Running XST synthesis
INSTANCE:microblaze_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 68 -
Running XST synthesis
INSTANCE:microblaze_0_ilmb -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 95 -
Running XST synthesis
INSTANCE:microblaze_0_dlmb -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 102 -
Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 109 -
Running XST synthesis
INSTANCE:microblaze_0_d_bram_ctrl -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 118 -
Running XST synthesis
INSTANCE:microblaze_0_bram_block -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 127 -
Running XST synthesis
INSTANCE:reset_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 134 -
Running XST synthesis
INSTANCE:rs232_uart_1 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 148 -
Running XST synthesis
INSTANCE:clock_generator_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 163 -
Running XST synthesis
INSTANCE:axi_timebase_wdt_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 184 -
Running XST synthesis
INSTANCE:nf1_cml_interface_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 193 -
Running XST synthesis
INSTANCE:nf1_cml_interface_1 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 221 -
Running XST synthesis
INSTANCE:nf1_cml_interface_2 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 248 -
Running XST synthesis
INSTANCE:nf1_cml_interface_3 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 275 -
Running XST synthesis
INSTANCE:mdio_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 302 -
Running XST synthesis
INSTANCE:dma_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 327 -
Running XST synthesis
INSTANCE:nf10_axis_converter_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 363 -
Running XST synthesis
INSTANCE:nf10_axis_converter_1 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 374 -
Running XST synthesis
INSTANCE:nf10_axis_converter_2 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 385 -
Running XST synthesis
INSTANCE:nf10_axis_converter_3 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 396 -
Running XST synthesis
INSTANCE:nf10_axis_converter_4 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 407 -
Running XST synthesis
INSTANCE:nf10_axis_converter_5 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 418 -
Running XST synthesis
INSTANCE:nf10_axis_converter_6 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 429 -
Running XST synthesis
INSTANCE:nf10_axis_converter_7 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 440 -
Running XST synthesis
INSTANCE:nf10_axis_converter_8 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 451 -
Running XST synthesis
INSTANCE:nf10_axis_converter_9 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 462 -
Running XST synthesis
INSTANCE:nf10_input_arbiter_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 473 -
Running XST synthesis
INSTANCE:nf10_bram_output_queues_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 502 -
Running XST synthesis
INSTANCE:openflow_datapath_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 518 -
Running XST synthesis
INSTANCE:nf10_identifier_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 539 -
Running XST synthesis

Running NGCBUILD ...
IPNAME:system_axi_interconnect_0_wrapper INSTANCE:axi_interconnect_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 60 -
Running NGCBUILD

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_axi_interconnect_0_wrapper.ngc ../system_axi_interconnect_0_wrapper

Reading NGO file
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/axi_inte
rconnect_0_wrapper/system_axi_interconnect_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi_interconnect_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 68 -
Running NGCBUILD

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/microbla
ze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 95 -
Running NGCBUILD

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/microbla
ze_0_ilmb_wrapper/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 102 -
Running NGCBUILD

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/microbla
ze_0_dlmb_wrapper/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 163 -
Running NGCBUILD

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/clock_ge
nerator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf1_cml_interface_0_wrapper INSTANCE:nf1_cml_interface_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 193 -
Running NGCBUILD

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf1_cml_interface_0_wrapper.ngc ../system_nf1_cml_interface_0_wrapper

Reading NGO file
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/nf1_cml_
interface_0_wrapper/system_nf1_cml_interface_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf1_cml_interface_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_nf1_cml_interface_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf1_cml_interface_1_wrapper INSTANCE:nf1_cml_interface_1 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 221 -
Running NGCBUILD

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf1_cml_interface_1_wrapper.ngc ../system_nf1_cml_interface_1_wrapper

Reading NGO file
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/nf1_cml_
interface_1_wrapper/system_nf1_cml_interface_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf1_cml_interface_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_nf1_cml_interface_1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf1_cml_interface_2_wrapper INSTANCE:nf1_cml_interface_2 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 248 -
Running NGCBUILD

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf1_cml_interface_2_wrapper.ngc ../system_nf1_cml_interface_2_wrapper

Reading NGO file
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/nf1_cml_
interface_2_wrapper/system_nf1_cml_interface_2_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf1_cml_interface_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_nf1_cml_interface_2_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf1_cml_interface_3_wrapper INSTANCE:nf1_cml_interface_3 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 275 -
Running NGCBUILD

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf1_cml_interface_3_wrapper.ngc ../system_nf1_cml_interface_3_wrapper

Reading NGO file
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/nf1_cml_
interface_3_wrapper/system_nf1_cml_interface_3_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf1_cml_interface_3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_nf1_cml_interface_3_wrapper.blc"...

NGCBUILD done.
IPNAME:system_mdio_0_wrapper INSTANCE:mdio_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 302 -
Running NGCBUILD

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_mdio_0_wrapper.ngc
../system_mdio_0_wrapper

Reading NGO file
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/mdio_0_w
rapper/system_mdio_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_mdio_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_mdio_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dma_0_wrapper INSTANCE:dma_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 327 -
Running NGCBUILD

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_dma_0_wrapper.ngc
../system_dma_0_wrapper

Reading NGO file
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/dma_0_wr
apper/system_dma_0_wrapper.ngc" ...
Executing edif2ngd -noa "dma_engine.edf" "dma_engine.ngo"
Release 14.6 - edif2ngd P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 14.6 edif2ngd P.68d (lin64)
INFO:NgdBuild - Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Writing module to "dma_engine.ngo"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/dma_0_wr
apper/dma_engine.ngo"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  20 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_dma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf10_axis_converter_0_wrapper INSTANCE:nf10_axis_converter_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 363 -
Running NGCBUILD

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf10_axis_converter_0_wrapper.ngc ../system_nf10_axis_converter_0_wrapper

Reading NGO file
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/nf10_axi
s_converter_0_wrapper/system_nf10_axis_converter_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf10_axis_converter_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_nf10_axis_converter_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf10_axis_converter_1_wrapper INSTANCE:nf10_axis_converter_1 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 374 -
Running NGCBUILD

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf10_axis_converter_1_wrapper.ngc ../system_nf10_axis_converter_1_wrapper

Reading NGO file
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/nf10_axi
s_converter_1_wrapper/system_nf10_axis_converter_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf10_axis_converter_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_nf10_axis_converter_1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf10_axis_converter_2_wrapper INSTANCE:nf10_axis_converter_2 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 385 -
Running NGCBUILD

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf10_axis_converter_2_wrapper.ngc ../system_nf10_axis_converter_2_wrapper

Reading NGO file
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/nf10_axi
s_converter_2_wrapper/system_nf10_axis_converter_2_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf10_axis_converter_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_nf10_axis_converter_2_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf10_axis_converter_3_wrapper INSTANCE:nf10_axis_converter_3 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 396 -
Running NGCBUILD

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf10_axis_converter_3_wrapper.ngc ../system_nf10_axis_converter_3_wrapper

Reading NGO file
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/nf10_axi
s_converter_3_wrapper/system_nf10_axis_converter_3_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf10_axis_converter_3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_nf10_axis_converter_3_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf10_axis_converter_4_wrapper INSTANCE:nf10_axis_converter_4 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 407 -
Running NGCBUILD

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf10_axis_converter_4_wrapper.ngc ../system_nf10_axis_converter_4_wrapper

Reading NGO file
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/nf10_axi
s_converter_4_wrapper/system_nf10_axis_converter_4_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf10_axis_converter_4_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_nf10_axis_converter_4_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf10_axis_converter_5_wrapper INSTANCE:nf10_axis_converter_5 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 418 -
Running NGCBUILD

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf10_axis_converter_5_wrapper.ngc ../system_nf10_axis_converter_5_wrapper

Reading NGO file
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/nf10_axi
s_converter_5_wrapper/system_nf10_axis_converter_5_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf10_axis_converter_5_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_nf10_axis_converter_5_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf10_axis_converter_6_wrapper INSTANCE:nf10_axis_converter_6 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 429 -
Running NGCBUILD

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf10_axis_converter_6_wrapper.ngc ../system_nf10_axis_converter_6_wrapper

Reading NGO file
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/nf10_axi
s_converter_6_wrapper/system_nf10_axis_converter_6_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf10_axis_converter_6_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_nf10_axis_converter_6_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf10_axis_converter_7_wrapper INSTANCE:nf10_axis_converter_7 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 440 -
Running NGCBUILD

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf10_axis_converter_7_wrapper.ngc ../system_nf10_axis_converter_7_wrapper

Reading NGO file
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/nf10_axi
s_converter_7_wrapper/system_nf10_axis_converter_7_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf10_axis_converter_7_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_nf10_axis_converter_7_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf10_axis_converter_8_wrapper INSTANCE:nf10_axis_converter_8 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 451 -
Running NGCBUILD

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf10_axis_converter_8_wrapper.ngc ../system_nf10_axis_converter_8_wrapper

Reading NGO file
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/nf10_axi
s_converter_8_wrapper/system_nf10_axis_converter_8_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf10_axis_converter_8_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_nf10_axis_converter_8_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf10_axis_converter_9_wrapper INSTANCE:nf10_axis_converter_9 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 462 -
Running NGCBUILD

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf10_axis_converter_9_wrapper.ngc ../system_nf10_axis_converter_9_wrapper

Reading NGO file
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/nf10_axi
s_converter_9_wrapper/system_nf10_axis_converter_9_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf10_axis_converter_9_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_nf10_axis_converter_9_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf10_input_arbiter_0_wrapper INSTANCE:nf10_input_arbiter_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 473 -
Running NGCBUILD

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf10_input_arbiter_0_wrapper.ngc ../system_nf10_input_arbiter_0_wrapper

Reading NGO file
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/nf10_inp
ut_arbiter_0_wrapper/system_nf10_input_arbiter_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf10_input_arbiter_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_nf10_input_arbiter_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf10_bram_output_queues_0_wrapper
INSTANCE:nf10_bram_output_queues_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 502 -
Running NGCBUILD

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf10_bram_output_queues_0_wrapper.ngc
../system_nf10_bram_output_queues_0_wrapper

Reading NGO file
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/nf10_bra
m_output_queues_0_wrapper/system_nf10_bram_output_queues_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf10_bram_output_queues_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_nf10_bram_output_queues_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_openflow_datapath_0_wrapper INSTANCE:openflow_datapath_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 518 -
Running NGCBUILD

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_openflow_datapath_0_wrapper.ngc ../system_openflow_datapath_0_wrapper

Reading NGO file
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/openflow
_datapath_0_wrapper/system_openflow_datapath_0_wrapper.ngc" ...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/openflow
_datapath_0_wrapper/dp_bram_32x64.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/openflow
_datapath_0_wrapper/dp_bram_1024x64.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/openflow
_datapath_0_wrapper/dp_bram_32x384.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/openflow
_datapath_0_wrapper/dp_bram_1024x384.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/openflow
_datapath_0_wrapper/dp_bram_1024x256.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/openflow
_datapath_0_wrapper/cam.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_openflow_datapath_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_openflow_datapath_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf10_identifier_0_wrapper INSTANCE:nf10_identifier_0 -
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/system.mhs line 539 -
Running NGCBUILD

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_nf10_identifier_0_wrapper.ngc
../system_nf10_identifier_0_wrapper

Reading NGO file
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/nf10_ide
ntifier_0_wrapper/system_nf10_identifier_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf10_identifier_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_nf10_identifier_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 848.00 seconds
Running synthesis...
cd synthesis; xst -ifn "system_xst.scr"
Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/pcores/" "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/lib/hw/contrib/pcores/" "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/lib/hw/std/pcores/" "/opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc7k325tffg676-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" into library work
Parsing module <system>.
Parsing module <system_axi_interconnect_0_wrapper>.
Parsing module <system_microblaze_0_wrapper>.
Parsing module <system_microblaze_0_ilmb_wrapper>.
Parsing module <system_microblaze_0_dlmb_wrapper>.
Parsing module <system_microblaze_0_i_bram_ctrl_wrapper>.
Parsing module <system_microblaze_0_d_bram_ctrl_wrapper>.
Parsing module <system_microblaze_0_bram_block_wrapper>.
Parsing module <system_reset_0_wrapper>.
Parsing module <system_rs232_uart_1_wrapper>.
Parsing module <system_clock_generator_0_wrapper>.
Parsing module <system_axi_timebase_wdt_0_wrapper>.
Parsing module <system_nf1_cml_interface_0_wrapper>.
Parsing module <system_nf1_cml_interface_1_wrapper>.
Parsing module <system_nf1_cml_interface_2_wrapper>.
Parsing module <system_nf1_cml_interface_3_wrapper>.
Parsing module <system_mdio_0_wrapper>.
Parsing module <system_dma_0_wrapper>.
Parsing module <system_nf10_axis_converter_0_wrapper>.
Parsing module <system_nf10_axis_converter_1_wrapper>.
Parsing module <system_nf10_axis_converter_2_wrapper>.
Parsing module <system_nf10_axis_converter_3_wrapper>.
Parsing module <system_nf10_axis_converter_4_wrapper>.
Parsing module <system_nf10_axis_converter_5_wrapper>.
Parsing module <system_nf10_axis_converter_6_wrapper>.
Parsing module <system_nf10_axis_converter_7_wrapper>.
Parsing module <system_nf10_axis_converter_8_wrapper>.
Parsing module <system_nf10_axis_converter_9_wrapper>.
Parsing module <system_nf10_input_arbiter_0_wrapper>.
Parsing module <system_nf10_bram_output_queues_0_wrapper>.
Parsing module <system_openflow_datapath_0_wrapper>.
Parsing module <system_nf10_identifier_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <system>.

Elaborating module <system_axi_interconnect_0_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 2527: Empty module <system_axi_interconnect_0_wrapper> remains a black box.

Elaborating module <system_microblaze_0_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 2940: Empty module <system_microblaze_0_wrapper> remains a black box.

Elaborating module <system_microblaze_0_ilmb_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 4225: Empty module <system_microblaze_0_ilmb_wrapper> remains a black box.

Elaborating module <system_microblaze_0_dlmb_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 4280: Empty module <system_microblaze_0_dlmb_wrapper> remains a black box.

Elaborating module <system_microblaze_0_i_bram_ctrl_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 4335: Empty module <system_microblaze_0_i_bram_ctrl_wrapper> remains a black box.

Elaborating module <system_microblaze_0_d_bram_ctrl_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 4570: Empty module <system_microblaze_0_d_bram_ctrl_wrapper> remains a black box.

Elaborating module <system_microblaze_0_bram_block_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 4805: Empty module <system_microblaze_0_bram_block_wrapper> remains a black box.

Elaborating module <system_reset_0_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 4838: Empty module <system_reset_0_wrapper> remains a black box.

Elaborating module <system_rs232_uart_1_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 4887: Empty module <system_rs232_uart_1_wrapper> remains a black box.

Elaborating module <system_clock_generator_0_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 4936: Empty module <system_clock_generator_0_wrapper> remains a black box.

Elaborating module <system_axi_timebase_wdt_0_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 4991: Empty module <system_axi_timebase_wdt_0_wrapper> remains a black box.

Elaborating module <system_nf1_cml_interface_0_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 5042: Empty module <system_nf1_cml_interface_0_wrapper> remains a black box.

Elaborating module <system_nf1_cml_interface_1_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 5129: Empty module <system_nf1_cml_interface_1_wrapper> remains a black box.

Elaborating module <system_nf1_cml_interface_2_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 5216: Empty module <system_nf1_cml_interface_2_wrapper> remains a black box.

Elaborating module <system_nf1_cml_interface_3_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 5303: Empty module <system_nf1_cml_interface_3_wrapper> remains a black box.

Elaborating module <system_mdio_0_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 5390: Empty module <system_mdio_0_wrapper> remains a black box.

Elaborating module <system_dma_0_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 5439: Empty module <system_dma_0_wrapper> remains a black box.

Elaborating module <system_nf10_axis_converter_0_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 5586: Empty module <system_nf10_axis_converter_0_wrapper> remains a black box.

Elaborating module <system_nf10_axis_converter_1_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 5619: Empty module <system_nf10_axis_converter_1_wrapper> remains a black box.

Elaborating module <system_nf10_axis_converter_2_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 5652: Empty module <system_nf10_axis_converter_2_wrapper> remains a black box.

Elaborating module <system_nf10_axis_converter_3_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 5685: Empty module <system_nf10_axis_converter_3_wrapper> remains a black box.

Elaborating module <system_nf10_axis_converter_4_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 5718: Empty module <system_nf10_axis_converter_4_wrapper> remains a black box.

Elaborating module <system_nf10_axis_converter_5_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 5751: Empty module <system_nf10_axis_converter_5_wrapper> remains a black box.

Elaborating module <system_nf10_axis_converter_6_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 5784: Empty module <system_nf10_axis_converter_6_wrapper> remains a black box.

Elaborating module <system_nf10_axis_converter_7_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 5817: Empty module <system_nf10_axis_converter_7_wrapper> remains a black box.

Elaborating module <system_nf10_axis_converter_8_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 5850: Empty module <system_nf10_axis_converter_8_wrapper> remains a black box.

Elaborating module <system_nf10_axis_converter_9_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 5883: Empty module <system_nf10_axis_converter_9_wrapper> remains a black box.

Elaborating module <system_nf10_input_arbiter_0_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 5916: Empty module <system_nf10_input_arbiter_0_wrapper> remains a black box.

Elaborating module <system_nf10_bram_output_queues_0_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 5997: Empty module <system_nf10_bram_output_queues_0_wrapper> remains a black box.

Elaborating module <system_openflow_datapath_0_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 6112: Empty module <system_openflow_datapath_0_wrapper> remains a black box.

Elaborating module <system_nf10_identifier_0_wrapper>.
WARNING:HDLCompiler:1499 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 6277: Empty module <system_nf10_identifier_0_wrapper> remains a black box.

Elaborating module <IBUFGDS>.
WARNING:HDLCompiler:634 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 142: Net <axi_interconnect_0_S_ARLOCK[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" Line 153: Net <axi_interconnect_0_S_AWLOCK[1]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v".
    Set property "BOX_TYPE = user_black_box" for instance <axi_interconnect_0>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_ilmb>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_dlmb>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_i_bram_ctrl>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_d_bram_ctrl>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_bram_block>.
    Set property "BOX_TYPE = user_black_box" for instance <reset_0>.
    Set property "BOX_TYPE = user_black_box" for instance <RS232_Uart_1>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_timebase_wdt_0>.
    Set property "BOX_TYPE = user_black_box" for instance <nf1_cml_interface_0>.
    Set property "BOX_TYPE = user_black_box" for instance <nf1_cml_interface_1>.
    Set property "BOX_TYPE = user_black_box" for instance <nf1_cml_interface_2>.
    Set property "BOX_TYPE = user_black_box" for instance <nf1_cml_interface_3>.
    Set property "BOX_TYPE = user_black_box" for instance <mdio_0>.
    Set property "BOX_TYPE = user_black_box" for instance <dma_0>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_axis_converter_0>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_axis_converter_1>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_axis_converter_2>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_axis_converter_3>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_axis_converter_4>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_axis_converter_5>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_axis_converter_6>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_axis_converter_7>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_axis_converter_8>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_axis_converter_9>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_input_arbiter_0>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_bram_output_queues_0>.
    Set property "BOX_TYPE = user_black_box" for instance <openflow_datapath_0>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_identifier_0>.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <S_AXI_BUSER> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <S_AXI_RUSER> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <M_AXI_AWID> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <M_AXI_AWLEN> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <M_AXI_AWSIZE> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <M_AXI_AWBURST> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <M_AXI_AWLOCK> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <M_AXI_AWCACHE> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <M_AXI_AWPROT> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <M_AXI_AWREGION> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <M_AXI_AWQOS> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <M_AXI_AWUSER> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <M_AXI_WID> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <M_AXI_WLAST> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <M_AXI_WUSER> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <M_AXI_ARID> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <M_AXI_ARLEN> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <M_AXI_ARSIZE> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <M_AXI_ARBURST> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <M_AXI_ARLOCK> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <M_AXI_ARCACHE> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <M_AXI_ARPROT> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <M_AXI_ARREGION> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <M_AXI_ARQOS> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <M_AXI_ARUSER> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <S_AXI_CTRL_BRESP> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <S_AXI_CTRL_RDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <S_AXI_CTRL_RRESP> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_AW_ERROR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_AW_TARGET> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_AR_ERROR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_AR_TARGET> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_R_BEAT_CNT> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_W_BEAT_CNT> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_BID_TARGET> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_RID_TARGET> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_SR_SC_BRESP> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_SR_SC_RDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_SR_SC_WDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_SC_SF_BRESP> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_SC_SF_RDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_SC_SF_WDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_SF_CB_BRESP> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_SF_CB_RDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_SF_CB_WDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_CB_MF_BRESP> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_CB_MF_RDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_CB_MF_WDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_MF_MC_BRESP> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_MF_MC_RDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_MF_MC_WDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_MC_MP_BRESP> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_MC_MP_RDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_MC_MP_WDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_MP_MR_BRESP> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_MP_MR_RDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_MP_MR_WDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <IRQ> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <S_AXI_CTRL_AWREADY> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <S_AXI_CTRL_WREADY> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <S_AXI_CTRL_BVALID> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <S_AXI_CTRL_ARREADY> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <S_AXI_CTRL_RVALID> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_BID_ERROR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 546: Output port <DEBUG_RID_ERROR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <INTERRUPT_ACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <LOCKSTEP_MASTER_OUT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <LOCKSTEP_OUT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <IPLB_M_ABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <IPLB_M_UABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <IPLB_M_BE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <IPLB_M_MSize> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <IPLB_M_priority> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <IPLB_M_size> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <IPLB_M_TAttribute> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <IPLB_M_type> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <IPLB_M_wrDBus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <DPLB_M_ABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <DPLB_M_UABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <DPLB_M_BE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <DPLB_M_MSize> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <DPLB_M_priority> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <DPLB_M_size> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <DPLB_M_TAttribute> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <DPLB_M_type> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <DPLB_M_wrDBus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IP_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IP_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IP_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IP_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IP_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IP_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IP_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IP_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IP_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IP_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IP_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IP_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IP_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IP_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IP_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IP_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IP_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IP_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_AWUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_AWDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_AWSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_AWBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_WUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_ARUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_ARDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_ARSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_ARBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_CRRESP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_CDDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_AWUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_AWDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_AWSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_AWBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_WUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_ARUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_ARDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_ARSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_ARBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_CRRESP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_CDDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_Instruction> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_PC> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_Reg_Addr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_MSR_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_PID_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_New_Reg_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_Exception_Kind> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_Data_Address> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_Data_Write_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_Data_Byte_Enable> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL0_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL1_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL2_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL3_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL4_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL5_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL6_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL7_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL8_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL9_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL10_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL11_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL12_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL13_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL14_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL15_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M0_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M1_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M2_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M3_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M4_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M5_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M6_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M7_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M8_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M9_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M10_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M11_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M12_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M13_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M14_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M15_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <ICACHE_FSL_OUT_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <DCACHE_FSL_OUT_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <MB_Error> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <SLEEP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <DBG_WAKEUP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <IPLB_M_ABort> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <IPLB_M_busLock> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <IPLB_M_lockErr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <IPLB_M_rdBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <IPLB_M_request> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <IPLB_M_RNW> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <IPLB_M_wrBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <DPLB_M_ABort> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <DPLB_M_busLock> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <DPLB_M_lockErr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <DPLB_M_rdBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <DPLB_M_request> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <DPLB_M_RNW> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <DPLB_M_wrBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IP_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IP_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IP_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IP_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IP_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IP_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IP_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IP_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_WACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_RACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_ACREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_CRVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_CDVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_IC_CDLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_WACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_RACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_ACREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_CRVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_CDVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M_AXI_DC_CDLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <DBG_TDO> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_Valid_Instr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_Reg_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_Exception_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_Jump_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_Delay_Slot> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_Data_Access> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_Data_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_Data_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_DCache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_DCache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_DCache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_DCache_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_ICache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_ICache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_ICache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_OF_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_EX_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_MEM_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <Trace_Jump_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL0_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL0_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL0_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL0_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL0_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL1_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL1_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL1_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL1_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL1_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL2_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL2_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL2_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL2_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL2_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL3_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL3_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL3_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL3_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL3_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL4_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL4_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL4_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL4_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL4_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL5_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL5_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL5_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL5_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL5_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL6_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL6_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL6_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL6_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL6_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL7_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL7_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL7_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL7_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL7_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL8_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL8_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL8_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL8_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL8_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL9_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL9_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL9_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL9_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL9_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL10_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL10_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL10_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL10_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL10_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL11_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL11_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL11_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL11_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL11_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL12_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL12_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL12_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL12_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL12_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL13_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL13_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL13_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL13_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL13_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL14_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL14_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL14_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL14_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL14_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL15_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL15_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL15_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL15_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <FSL15_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M0_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M0_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <S0_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M1_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M1_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <S1_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M2_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M2_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <S2_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M3_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M3_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <S3_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M4_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M4_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <S4_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M5_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M5_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <S5_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M6_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M6_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <S6_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M7_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M7_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <S7_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M8_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M8_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <S8_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M9_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M9_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <S9_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M10_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M10_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <S10_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M11_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M11_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <S11_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M12_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M12_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <S12_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M13_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M13_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <S13_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M14_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M14_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <S14_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M15_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <M15_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <S15_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <ICACHE_FSL_IN_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <ICACHE_FSL_IN_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <ICACHE_FSL_OUT_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <ICACHE_FSL_OUT_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <ICACHE_FSL_OUT_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <DCACHE_FSL_IN_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <DCACHE_FSL_IN_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <DCACHE_FSL_OUT_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <DCACHE_FSL_OUT_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 755: Output port <DCACHE_FSL_OUT_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <Sl1_DBus> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <Sl2_DBus> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <Sl3_DBus> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <SPLB_CTRL_Sl_SSize> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <SPLB_CTRL_Sl_MBusy> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <S_AXI_CTRL_BRESP> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <S_AXI_CTRL_RDATA> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <S_AXI_CTRL_RRESP> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <Sl1_Ready> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <Sl1_Wait> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <Sl1_UE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <Sl1_CE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <Sl2_Ready> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <Sl2_Wait> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <Sl2_UE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <Sl2_CE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <Sl3_Ready> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <Sl3_Wait> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <Sl3_UE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <Sl3_CE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <Interrupt> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <UE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <CE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <SPLB_CTRL_Sl_addrAck> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <SPLB_CTRL_Sl_wait> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <SPLB_CTRL_Sl_wrComp> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <SPLB_CTRL_Sl_rdComp> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <S_AXI_CTRL_AWREADY> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <S_AXI_CTRL_WREADY> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <S_AXI_CTRL_BVALID> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <S_AXI_CTRL_ARREADY> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1460: Output port <S_AXI_CTRL_RVALID> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <Sl1_DBus> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <Sl2_DBus> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <Sl3_DBus> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <SPLB_CTRL_Sl_SSize> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <SPLB_CTRL_Sl_MBusy> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <S_AXI_CTRL_BRESP> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <S_AXI_CTRL_RDATA> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <S_AXI_CTRL_RRESP> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <Sl1_Ready> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <Sl1_Wait> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <Sl1_UE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <Sl1_CE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <Sl2_Ready> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <Sl2_Wait> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <Sl2_UE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <Sl2_CE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <Sl3_Ready> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <Sl3_Wait> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <Sl3_UE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <Sl3_CE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <Interrupt> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <UE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <CE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <SPLB_CTRL_Sl_addrAck> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <SPLB_CTRL_Sl_wait> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <SPLB_CTRL_Sl_wrComp> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <SPLB_CTRL_Sl_rdComp> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <S_AXI_CTRL_AWREADY> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <S_AXI_CTRL_WREADY> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <S_AXI_CTRL_BVALID> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <S_AXI_CTRL_ARREADY> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1580: Output port <S_AXI_CTRL_RVALID> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1719: Output port <Peripheral_Reset> of the instance <reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1719: Output port <RstcPPCresetcore_0> of the instance <reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1719: Output port <RstcPPCresetchip_0> of the instance <reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1719: Output port <RstcPPCresetsys_0> of the instance <reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1719: Output port <RstcPPCresetcore_1> of the instance <reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1719: Output port <RstcPPCresetchip_1> of the instance <reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1719: Output port <RstcPPCresetsys_1> of the instance <reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1746: Output port <Interrupt> of the instance <RS232_Uart_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1773: Output port <CLKOUT5> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1773: Output port <CLKOUT6> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1773: Output port <CLKOUT7> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1773: Output port <CLKOUT8> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1773: Output port <CLKOUT9> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1773: Output port <CLKOUT10> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1773: Output port <CLKOUT11> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1773: Output port <CLKOUT12> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1773: Output port <CLKOUT13> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1773: Output port <CLKOUT14> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1773: Output port <CLKOUT15> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1773: Output port <CLKFBOUT> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1773: Output port <PSDONE> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1803: Output port <WDT_Reset> of the instance <axi_timebase_wdt_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1803: Output port <Timebase_Interrupt> of the instance <axi_timebase_wdt_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/hdl/system.v" line 1803: Output port <WDT_Interrupt> of the instance <axi_timebase_wdt_0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <axi_interconnect_0_S_ARLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi_interconnect_0_S_AWLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_nf1_cml_interface_0_wrapper.ngc>.
Reading core <../implementation/system_nf1_cml_interface_1_wrapper.ngc>.
Reading core <../implementation/system_nf1_cml_interface_2_wrapper.ngc>.
Reading core <../implementation/system_nf1_cml_interface_3_wrapper.ngc>.
Reading core <../implementation/system_reset_0_wrapper.ngc>.
Reading core <../implementation/system_clock_generator_0_wrapper.ngc>.
Reading core <../implementation/system_rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/system_dma_0_wrapper.ngc>.
Reading core <../implementation/system_openflow_datapath_0_wrapper.ngc>.
Reading core <../implementation/system_nf10_axis_converter_5_wrapper.ngc>.
Reading core <../implementation/system_nf10_axis_converter_6_wrapper.ngc>.
Reading core <../implementation/system_nf10_axis_converter_7_wrapper.ngc>.
Reading core <../implementation/system_nf10_axis_converter_8_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_ilmb_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_dlmb_wrapper.ngc>.
Reading core <../implementation/system_axi_interconnect_0_wrapper.ngc>.
Reading core <../implementation/system_nf10_axis_converter_0_wrapper.ngc>.
Reading core <../implementation/system_nf10_axis_converter_1_wrapper.ngc>.
Reading core <../implementation/system_nf10_axis_converter_2_wrapper.ngc>.
Reading core <../implementation/system_nf10_axis_converter_3_wrapper.ngc>.
Reading core <../implementation/system_nf10_axis_converter_4_wrapper.ngc>.
Reading core <../implementation/system_nf10_axis_converter_9_wrapper.ngc>.
Reading core <../implementation/system_nf10_input_arbiter_0_wrapper.ngc>.
Reading core <../implementation/system_nf10_bram_output_queues_0_wrapper.ngc>.
Reading core <../implementation/system_nf10_identifier_0_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc>.
Reading core <../implementation/system_axi_timebase_wdt_0_wrapper.ngc>.
Reading core <../implementation/system_mdio_0_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_bram_block_wrapper.ngc>.
Loading core <system_nf1_cml_interface_0_wrapper> for timing and area information for instance <nf1_cml_interface_0>.
Loading core <system_nf1_cml_interface_1_wrapper> for timing and area information for instance <nf1_cml_interface_1>.
Loading core <system_nf1_cml_interface_2_wrapper> for timing and area information for instance <nf1_cml_interface_2>.
Loading core <system_nf1_cml_interface_3_wrapper> for timing and area information for instance <nf1_cml_interface_3>.
Loading core <system_reset_0_wrapper> for timing and area information for instance <reset_0>.
Loading core <system_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <system_rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <system_dma_0_wrapper> for timing and area information for instance <dma_0>.
Loading core <system_openflow_datapath_0_wrapper> for timing and area information for instance <openflow_datapath_0>.
Loading core <system_nf10_axis_converter_5_wrapper> for timing and area information for instance <nf10_axis_converter_5>.
Loading core <system_nf10_axis_converter_6_wrapper> for timing and area information for instance <nf10_axis_converter_6>.
Loading core <system_nf10_axis_converter_7_wrapper> for timing and area information for instance <nf10_axis_converter_7>.
Loading core <system_nf10_axis_converter_8_wrapper> for timing and area information for instance <nf10_axis_converter_8>.
Loading core <system_microblaze_0_ilmb_wrapper> for timing and area information for instance <microblaze_0_ilmb>.
Loading core <system_microblaze_0_dlmb_wrapper> for timing and area information for instance <microblaze_0_dlmb>.
Loading core <system_axi_interconnect_0_wrapper> for timing and area information for instance <axi_interconnect_0>.
Loading core <system_nf10_axis_converter_0_wrapper> for timing and area information for instance <nf10_axis_converter_0>.
Loading core <system_nf10_axis_converter_1_wrapper> for timing and area information for instance <nf10_axis_converter_1>.
Loading core <system_nf10_axis_converter_2_wrapper> for timing and area information for instance <nf10_axis_converter_2>.
Loading core <system_nf10_axis_converter_3_wrapper> for timing and area information for instance <nf10_axis_converter_3>.
Loading core <system_nf10_axis_converter_4_wrapper> for timing and area information for instance <nf10_axis_converter_4>.
Loading core <system_nf10_axis_converter_9_wrapper> for timing and area information for instance <nf10_axis_converter_9>.
Loading core <system_nf10_input_arbiter_0_wrapper> for timing and area information for instance <nf10_input_arbiter_0>.
Loading core <system_nf10_bram_output_queues_0_wrapper> for timing and area information for instance <nf10_bram_output_queues_0>.
Loading core <system_nf10_identifier_0_wrapper> for timing and area information for instance <nf10_identifier_0>.
Loading core <system_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <system_microblaze_0_i_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_i_bram_ctrl>.
Loading core <system_microblaze_0_d_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_d_bram_ctrl>.
Loading core <system_axi_timebase_wdt_0_wrapper> for timing and area information for instance <axi_timebase_wdt_0>.
Loading core <system_mdio_0_wrapper> for timing and area information for instance <mdio_0>.
Loading core <system_microblaze_0_bram_block_wrapper> for timing and area information for instance <microblaze_0_bram_block>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 14.
INFO:Xst:2260 - The FF/Latch <RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <RS232_Uart_1> is equivalent to the following FF/Latch : <RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[4].action_processor/nw_diff_state_9> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[4].action_processor/nw_diff_state_9_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[3].action_processor/nw_diff_state_9> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[3].action_processor/nw_diff_state_9_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[1].action_processor/nw_diff_state_1> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[1].action_processor/nw_diff_state_1_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[4].action_processor/nw_diff_state_1> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[4].action_processor/nw_diff_state_1_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[0].action_processor/nw_diff_state_1> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[0].action_processor/nw_diff_state_1_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[2].action_processor/nw_diff_state_9> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[2].action_processor/nw_diff_state_9_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[1].action_processor/nw_diff_state_9> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[1].action_processor/nw_diff_state_9_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[4].action_processor/nw_diff_state_10> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[4].action_processor/nw_diff_state_10_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[0].action_processor/nw_diff_state_9> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[0].action_processor/nw_diff_state_9_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[3].action_processor/nw_diff_state_10> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[3].action_processor/nw_diff_state_10_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[2].action_processor/nw_diff_state_10> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[2].action_processor/nw_diff_state_10_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[1].action_processor/nw_diff_state_10> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[1].action_processor/nw_diff_state_10_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[0].action_processor/nw_diff_state_10> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[0].action_processor/nw_diff_state_10_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[4].action_processor/nw_diff_state_3> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[4].action_processor/nw_diff_state_3_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[3].action_processor/nw_diff_state_1> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[3].action_processor/nw_diff_state_1_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[3].action_processor/nw_diff_state_3> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[3].action_processor/nw_diff_state_3_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[2].action_processor/nw_diff_state_3> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[2].action_processor/nw_diff_state_3_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[1].action_processor/nw_diff_state_3> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[1].action_processor/nw_diff_state_3_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[0].action_processor/nw_diff_state_3> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[0].action_processor/nw_diff_state_3_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[2].action_processor/nw_diff_state_1> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[2].action_processor/nw_diff_state_1_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[4].action_processor/nw_diff_state_4> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[4].action_processor/nw_diff_state_4_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[3].action_processor/nw_diff_state_4> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[3].action_processor/nw_diff_state_4_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[2].action_processor/nw_diff_state_4> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[2].action_processor/nw_diff_state_4_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[1].action_processor/nw_diff_state_4> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[1].action_processor/nw_diff_state_4_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[0].action_processor/nw_diff_state_4> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[0].action_processor/nw_diff_state_4_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2> in Unit <axi_interconnect_0> is equivalent to the following 2 FFs/Latches : <axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_1> <axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_2> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_0/MASTER_WIDER.counter_1> in Unit <nf10_axis_converter_0> is equivalent to the following FF/Latch : <nf10_axis_converter_0/MASTER_WIDER.counter_1_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_0/input_fifo/fifo_valid> in Unit <nf10_axis_converter_0> is equivalent to the following FF/Latch : <nf10_axis_converter_0/input_fifo/fifo_valid_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_0/MASTER_WIDER.counter_0> in Unit <nf10_axis_converter_0> is equivalent to the following FF/Latch : <nf10_axis_converter_0/MASTER_WIDER.counter_0_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_1/MASTER_WIDER.counter_0> in Unit <nf10_axis_converter_1> is equivalent to the following FF/Latch : <nf10_axis_converter_1/MASTER_WIDER.counter_0_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_1/input_fifo/fifo_valid> in Unit <nf10_axis_converter_1> is equivalent to the following FF/Latch : <nf10_axis_converter_1/input_fifo/fifo_valid_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_1/MASTER_WIDER.counter_1> in Unit <nf10_axis_converter_1> is equivalent to the following FF/Latch : <nf10_axis_converter_1/MASTER_WIDER.counter_1_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_2/MASTER_WIDER.counter_1> in Unit <nf10_axis_converter_2> is equivalent to the following FF/Latch : <nf10_axis_converter_2/MASTER_WIDER.counter_1_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_2/input_fifo/fifo_valid> in Unit <nf10_axis_converter_2> is equivalent to the following FF/Latch : <nf10_axis_converter_2/input_fifo/fifo_valid_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_2/MASTER_WIDER.counter_0> in Unit <nf10_axis_converter_2> is equivalent to the following FF/Latch : <nf10_axis_converter_2/MASTER_WIDER.counter_0_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_3/MASTER_WIDER.counter_0> in Unit <nf10_axis_converter_3> is equivalent to the following FF/Latch : <nf10_axis_converter_3/MASTER_WIDER.counter_0_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_3/input_fifo/fifo_valid> in Unit <nf10_axis_converter_3> is equivalent to the following FF/Latch : <nf10_axis_converter_3/input_fifo/fifo_valid_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_3/MASTER_WIDER.counter_1> in Unit <nf10_axis_converter_3> is equivalent to the following FF/Latch : <nf10_axis_converter_3/MASTER_WIDER.counter_1_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_4/MASTER_WIDER.counter_0> in Unit <nf10_axis_converter_4> is equivalent to the following FF/Latch : <nf10_axis_converter_4/MASTER_WIDER.counter_0_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_4/MASTER_WIDER.counter_1> in Unit <nf10_axis_converter_4> is equivalent to the following FF/Latch : <nf10_axis_converter_4/MASTER_WIDER.counter_1_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_4/input_fifo/fifo_valid> in Unit <nf10_axis_converter_4> is equivalent to the following FF/Latch : <nf10_axis_converter_4/input_fifo/fifo_valid_1> 
INFO:Xst:2260 - The FF/Latch <nf10_input_arbiter_0/in_arb_queues[2].in_arb_fifo/dout_valid> in Unit <nf10_input_arbiter_0> is equivalent to the following FF/Latch : <nf10_input_arbiter_0/in_arb_queues[2].in_arb_fifo/dout_valid_1> 
INFO:Xst:2260 - The FF/Latch <nf10_input_arbiter_0/in_arb_queues[0].in_arb_fifo/dout_valid> in Unit <nf10_input_arbiter_0> is equivalent to the following FF/Latch : <nf10_input_arbiter_0/in_arb_queues[0].in_arb_fifo/dout_valid_1> 
INFO:Xst:2260 - The FF/Latch <nf10_input_arbiter_0/cur_queue_1> in Unit <nf10_input_arbiter_0> is equivalent to the following 2 FFs/Latches : <nf10_input_arbiter_0/cur_queue_1_1> <nf10_input_arbiter_0/cur_queue_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_input_arbiter_0/in_arb_queues[3].in_arb_fifo/dout_valid> in Unit <nf10_input_arbiter_0> is equivalent to the following FF/Latch : <nf10_input_arbiter_0/in_arb_queues[3].in_arb_fifo/dout_valid_1> 
INFO:Xst:2260 - The FF/Latch <nf10_input_arbiter_0/cur_queue_0> in Unit <nf10_input_arbiter_0> is equivalent to the following 2 FFs/Latches : <nf10_input_arbiter_0/cur_queue_0_1> <nf10_input_arbiter_0/cur_queue_0_2> 
INFO:Xst:2260 - The FF/Latch <nf10_input_arbiter_0/in_arb_queues[1].in_arb_fifo/dout_valid> in Unit <nf10_input_arbiter_0> is equivalent to the following FF/Latch : <nf10_input_arbiter_0/in_arb_queues[1].in_arb_fifo/dout_valid_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Data_Strobe> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Data_Strobe_1> 
INFO:Xst:2260 - The FF/Latch <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1> in Unit <axi_timebase_wdt_0> is equivalent to the following FF/Latch : <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timebase_wdt_0> is equivalent to the following FF/Latch : <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <RS232_Uart_1> is equivalent to the following FF/Latch : <RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[4].action_processor/nw_diff_state_9> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[4].action_processor/nw_diff_state_9_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[3].action_processor/nw_diff_state_9> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[3].action_processor/nw_diff_state_9_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[1].action_processor/nw_diff_state_1> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[1].action_processor/nw_diff_state_1_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[4].action_processor/nw_diff_state_1> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[4].action_processor/nw_diff_state_1_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[0].action_processor/nw_diff_state_1> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[0].action_processor/nw_diff_state_1_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[2].action_processor/nw_diff_state_9> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[2].action_processor/nw_diff_state_9_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[1].action_processor/nw_diff_state_9> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[1].action_processor/nw_diff_state_9_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[4].action_processor/nw_diff_state_10> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[4].action_processor/nw_diff_state_10_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[0].action_processor/nw_diff_state_9> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[0].action_processor/nw_diff_state_9_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[3].action_processor/nw_diff_state_10> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[3].action_processor/nw_diff_state_10_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[2].action_processor/nw_diff_state_10> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[2].action_processor/nw_diff_state_10_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[1].action_processor/nw_diff_state_10> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[1].action_processor/nw_diff_state_10_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[0].action_processor/nw_diff_state_10> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[0].action_processor/nw_diff_state_10_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[4].action_processor/nw_diff_state_3> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[4].action_processor/nw_diff_state_3_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[3].action_processor/nw_diff_state_1> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[3].action_processor/nw_diff_state_1_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[3].action_processor/nw_diff_state_3> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[3].action_processor/nw_diff_state_3_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[2].action_processor/nw_diff_state_3> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[2].action_processor/nw_diff_state_3_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[1].action_processor/nw_diff_state_3> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[1].action_processor/nw_diff_state_3_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[0].action_processor/nw_diff_state_3> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[0].action_processor/nw_diff_state_3_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[2].action_processor/nw_diff_state_1> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[2].action_processor/nw_diff_state_1_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[4].action_processor/nw_diff_state_4> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[4].action_processor/nw_diff_state_4_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[3].action_processor/nw_diff_state_4> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[3].action_processor/nw_diff_state_4_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[2].action_processor/nw_diff_state_4> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[2].action_processor/nw_diff_state_4_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[1].action_processor/nw_diff_state_4> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[1].action_processor/nw_diff_state_4_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[0].action_processor/nw_diff_state_4> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[0].action_processor/nw_diff_state_4_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[4].action_processor/nw_diff_state_9> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[4].action_processor/nw_diff_state_9_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[3].action_processor/nw_diff_state_9> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[3].action_processor/nw_diff_state_9_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[1].action_processor/nw_diff_state_1> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[1].action_processor/nw_diff_state_1_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[4].action_processor/nw_diff_state_1> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[4].action_processor/nw_diff_state_1_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[0].action_processor/nw_diff_state_1> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[0].action_processor/nw_diff_state_1_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[2].action_processor/nw_diff_state_9> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[2].action_processor/nw_diff_state_9_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[1].action_processor/nw_diff_state_9> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[1].action_processor/nw_diff_state_9_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[4].action_processor/nw_diff_state_10> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[4].action_processor/nw_diff_state_10_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[0].action_processor/nw_diff_state_9> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[0].action_processor/nw_diff_state_9_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[3].action_processor/nw_diff_state_10> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[3].action_processor/nw_diff_state_10_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[2].action_processor/nw_diff_state_10> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[2].action_processor/nw_diff_state_10_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[1].action_processor/nw_diff_state_10> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[1].action_processor/nw_diff_state_10_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[0].action_processor/nw_diff_state_10> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[0].action_processor/nw_diff_state_10_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[4].action_processor/nw_diff_state_3> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[4].action_processor/nw_diff_state_3_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[3].action_processor/nw_diff_state_1> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[3].action_processor/nw_diff_state_1_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[3].action_processor/nw_diff_state_3> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[3].action_processor/nw_diff_state_3_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[2].action_processor/nw_diff_state_3> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[2].action_processor/nw_diff_state_3_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[1].action_processor/nw_diff_state_3> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[1].action_processor/nw_diff_state_3_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[0].action_processor/nw_diff_state_3> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[0].action_processor/nw_diff_state_3_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[2].action_processor/nw_diff_state_1> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[2].action_processor/nw_diff_state_1_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[4].action_processor/nw_diff_state_4> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[4].action_processor/nw_diff_state_4_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[3].action_processor/nw_diff_state_4> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[3].action_processor/nw_diff_state_4_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[2].action_processor/nw_diff_state_4> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[2].action_processor/nw_diff_state_4_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[1].action_processor/nw_diff_state_4> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[1].action_processor/nw_diff_state_4_1> 
INFO:Xst:2260 - The FF/Latch <action_processor_group[0].action_processor/nw_diff_state_4> in Unit <openflow_datapath_0> is equivalent to the following FF/Latch : <action_processor_group[0].action_processor/nw_diff_state_4_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2> in Unit <axi_interconnect_0> is equivalent to the following 2 FFs/Latches : <axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_1> <axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_2> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_0/MASTER_WIDER.counter_0> in Unit <nf10_axis_converter_0> is equivalent to the following FF/Latch : <nf10_axis_converter_0/MASTER_WIDER.counter_0_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_0/MASTER_WIDER.counter_1> in Unit <nf10_axis_converter_0> is equivalent to the following FF/Latch : <nf10_axis_converter_0/MASTER_WIDER.counter_1_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_0/input_fifo/fifo_valid> in Unit <nf10_axis_converter_0> is equivalent to the following FF/Latch : <nf10_axis_converter_0/input_fifo/fifo_valid_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_1/MASTER_WIDER.counter_0> in Unit <nf10_axis_converter_1> is equivalent to the following FF/Latch : <nf10_axis_converter_1/MASTER_WIDER.counter_0_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_1/MASTER_WIDER.counter_1> in Unit <nf10_axis_converter_1> is equivalent to the following FF/Latch : <nf10_axis_converter_1/MASTER_WIDER.counter_1_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_1/input_fifo/fifo_valid> in Unit <nf10_axis_converter_1> is equivalent to the following FF/Latch : <nf10_axis_converter_1/input_fifo/fifo_valid_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_2/MASTER_WIDER.counter_0> in Unit <nf10_axis_converter_2> is equivalent to the following FF/Latch : <nf10_axis_converter_2/MASTER_WIDER.counter_0_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_2/MASTER_WIDER.counter_1> in Unit <nf10_axis_converter_2> is equivalent to the following FF/Latch : <nf10_axis_converter_2/MASTER_WIDER.counter_1_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_2/input_fifo/fifo_valid> in Unit <nf10_axis_converter_2> is equivalent to the following FF/Latch : <nf10_axis_converter_2/input_fifo/fifo_valid_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_3/MASTER_WIDER.counter_0> in Unit <nf10_axis_converter_3> is equivalent to the following FF/Latch : <nf10_axis_converter_3/MASTER_WIDER.counter_0_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_3/MASTER_WIDER.counter_1> in Unit <nf10_axis_converter_3> is equivalent to the following FF/Latch : <nf10_axis_converter_3/MASTER_WIDER.counter_1_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_3/input_fifo/fifo_valid> in Unit <nf10_axis_converter_3> is equivalent to the following FF/Latch : <nf10_axis_converter_3/input_fifo/fifo_valid_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_4/input_fifo/fifo_valid> in Unit <nf10_axis_converter_4> is equivalent to the following FF/Latch : <nf10_axis_converter_4/input_fifo/fifo_valid_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_4/MASTER_WIDER.counter_0> in Unit <nf10_axis_converter_4> is equivalent to the following FF/Latch : <nf10_axis_converter_4/MASTER_WIDER.counter_0_1> 
INFO:Xst:2260 - The FF/Latch <nf10_axis_converter_4/MASTER_WIDER.counter_1> in Unit <nf10_axis_converter_4> is equivalent to the following FF/Latch : <nf10_axis_converter_4/MASTER_WIDER.counter_1_1> 
INFO:Xst:2260 - The FF/Latch <nf10_input_arbiter_0/cur_queue_1> in Unit <nf10_input_arbiter_0> is equivalent to the following 2 FFs/Latches : <nf10_input_arbiter_0/cur_queue_1_1> <nf10_input_arbiter_0/cur_queue_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_input_arbiter_0/in_arb_queues[0].in_arb_fifo/dout_valid> in Unit <nf10_input_arbiter_0> is equivalent to the following FF/Latch : <nf10_input_arbiter_0/in_arb_queues[0].in_arb_fifo/dout_valid_1> 
INFO:Xst:2260 - The FF/Latch <nf10_input_arbiter_0/in_arb_queues[1].in_arb_fifo/dout_valid> in Unit <nf10_input_arbiter_0> is equivalent to the following FF/Latch : <nf10_input_arbiter_0/in_arb_queues[1].in_arb_fifo/dout_valid_1> 
INFO:Xst:2260 - The FF/Latch <nf10_input_arbiter_0/in_arb_queues[2].in_arb_fifo/dout_valid> in Unit <nf10_input_arbiter_0> is equivalent to the following FF/Latch : <nf10_input_arbiter_0/in_arb_queues[2].in_arb_fifo/dout_valid_1> 
INFO:Xst:2260 - The FF/Latch <nf10_input_arbiter_0/in_arb_queues[3].in_arb_fifo/dout_valid> in Unit <nf10_input_arbiter_0> is equivalent to the following FF/Latch : <nf10_input_arbiter_0/in_arb_queues[3].in_arb_fifo/dout_valid_1> 
INFO:Xst:2260 - The FF/Latch <nf10_input_arbiter_0/cur_queue_0> in Unit <nf10_input_arbiter_0> is equivalent to the following 2 FFs/Latches : <nf10_input_arbiter_0/cur_queue_0_1> <nf10_input_arbiter_0/cur_queue_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Data_Strobe> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Data_Strobe_1> 
INFO:Xst:2260 - The FF/Latch <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timebase_wdt_0> is equivalent to the following FF/Latch : <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1> in Unit <axi_timebase_wdt_0> is equivalent to the following FF/Latch : <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 80163
#      CARRY4                      : 583
#      GND                         : 167
#      INV                         : 680
#      LUT1                        : 5056
#      LUT2                        : 4346
#      LUT3                        : 15826
#      LUT4                        : 7115
#      LUT5                        : 11820
#      LUT6                        : 17451
#      LUT6_2                      : 80
#      MULT_AND                    : 2
#      MUXCY                       : 10213
#      MUXCY_L                     : 158
#      MUXF7                       : 394
#      MUXF8                       : 46
#      VCC                         : 139
#      XORCY                       : 6087
# FlipFlops/Latches                : 64718
#      FD                          : 2102
#      FDC                         : 823
#      FDCE                        : 84
#      FDE                         : 2240
#      FDP                         : 46
#      FDPE                        : 260
#      FDR                         : 19626
#      FDRE                        : 39252
#      FDS                         : 142
#      FDSE                        : 99
#      IDDR_2CLK                   : 20
#      ODDR                        : 24
# RAMS                             : 742
#      RAM16X1S                    : 128
#      RAM32M                      : 242
#      RAM32X1D                    : 26
#      RAM64M                      : 48
#      RAMB18E1                    : 63
#      RAMB36E1                    : 235
# Shift Registers                  : 4285
#      SRL16                       : 1
#      SRL16E                      : 4096
#      SRLC16E                     : 188
# Clock Buffers                    : 14
#      BUFG                        : 13
#      BUFGCTRL                    : 1
# IO Buffers                       : 77
#      IBUF                        : 36
#      IBUFDS_GTE2                 : 1
#      IBUFGDS                     : 1
#      IOBUF                       : 1
#      OBUF                        : 38
# GigabitIOs                       : 5
#      GTXE2_CHANNEL               : 4
#      GTXE2_COMMON                : 1
# Others                           : 33
#      AND2B1L                     : 1
#      BUFIO                       : 4
#      BUFR                        : 4
#      IDELAYCTRL                  : 1
#      IODELAYE1                   : 20
#      MMCME2_ADV                  : 2
#      PCIE_2_1                    : 1

Device utilization summary:
---------------------------

Selected Device : 7k325tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:           64718  out of  407600    15%  
 Number of Slice LUTs:                67999  out of  203800    33%  
    Number used as Logic:             62374  out of  203800    30%  
    Number used as Memory:             5625  out of  64000     8%  
       Number used as RAM:             1340
       Number used as SRL:             4285

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  98138
   Number with an unused Flip Flop:   33420  out of  98138    34%  
   Number with an unused LUT:         30139  out of  98138    30%  
   Number of fully used LUT-FF pairs: 34579  out of  98138    35%  
   Number of unique control sets:      1284

IO Utilization: 
 Number of IOs:                          77
 Number of bonded IOBs:                  77  out of    400    19%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:              267  out of    445    60%  
    Number using Block RAM only:        267
 Number of BUFG/BUFGCTRLs:               14  out of     32    43%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                             | Clock buffer(FF name)                                                                     | Load  |
-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT1                                    | BUFG                                                                                      | 54540 |
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT3                                    | BUFG                                                                                      | 756   |
rgmii_rxc_0                                                                              | IBUF+BUFR                                                                                 | 179   |
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT2                                    | BUFG                                                                                      | 7     |
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT4                                    | BUFG                                                                                      | 12    |
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0                                    | BUFG                                                                                      | 6218  |
nf1_cml_interface_0/N0                                                                   | NONE(nf1_cml_interface_0/nf1_cml_interface_0/rx_path_converter/input_fifo/fifo/Mram_queue)| 1     |
rgmii_rxc_1                                                                              | IBUF+BUFR                                                                                 | 179   |
nf1_cml_interface_1/N0                                                                   | NONE(nf1_cml_interface_1/nf1_cml_interface_1/rx_path_converter/input_fifo/fifo/Mram_queue)| 1     |
rgmii_rxc_2                                                                              | IBUF+BUFR                                                                                 | 179   |
nf1_cml_interface_2/N0                                                                   | NONE(nf1_cml_interface_2/nf1_cml_interface_2/rx_path_converter/input_fifo/fifo/Mram_queue)| 1     |
rgmii_rxc_3                                                                              | IBUF+BUFR                                                                                 | 179   |
nf1_cml_interface_3/N0                                                                   | NONE(nf1_cml_interface_3/nf1_cml_interface_3/rx_path_converter/input_fifo/fifo/Mram_queue)| 1     |
dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  | BUFG                                                                                      | 6538  |
dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz| BUFGCTRL                                                                                  | 933   |
dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  | BUFG                                                                                      | 8     |
-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                     | Buffer(FF name)                                                                                                                                                                                                 | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
openflow_datapath_0/openflow_datapath_0/N1(openflow_datapath_0/openflow_datapath_0/XST_VCC:P)                                                                                                                                                      | NONE(openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[2].pkt_preprocessor/output_pkt_buf/fifo/Mram_queue2)                                                                                        | 3800  |
openflow_datapath_0/openflow_datapath_0/rresp<0>(openflow_datapath_0/openflow_datapath_0/XST_GND:G)                                                                                                                                                | NONE(openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[2].pkt_preprocessor/output_pkt_buf/fifo/Mram_queue2)                                                                                        | 2240  |
nf10_input_arbiter_0/N1(nf10_input_arbiter_0/XST_VCC:P)                                                                                                                                                                                            | NONE(nf10_input_arbiter_0/nf10_input_arbiter_0/in_arb_queues[2].in_arb_fifo/fifo/Mram_queue6)                                                                                                                   | 1860  |
nf10_bram_output_queues_0/N1(nf10_bram_output_queues_0/XST_VCC:P)                                                                                                                                                                                  | NONE(nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[0].output_fifo/fifo/Mram_queue1)                                                                                      | 1260  |
nf10_input_arbiter_0/nf10_input_arbiter_0/in_arb_queues[0].in_arb_fifo/fifo/depth<6>(nf10_input_arbiter_0/XST_GND:G)                                                                                                                               | NONE(nf10_input_arbiter_0/nf10_input_arbiter_0/in_arb_queues[2].in_arb_fifo/fifo/Mram_queue6)                                                                                                                   | 1080  |
nf10_bram_output_queues_0/S_AXI_BRESP<0>(nf10_bram_output_queues_0/XST_GND:G)                                                                                                                                                                      | NONE(nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[0].output_fifo/fifo/Mram_queue1)                                                                                      | 740   |
dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/rxlpmen(dma_0/XST_VCC:P)                                                                                                                                              | NONE(dma_0/dma_0/converter_master/input_fifo/fifo/Mram_queue2)                                                                                                                                                  | 380   |
nf10_axis_converter_5/N1(nf10_axis_converter_5/XST_VCC:P)                                                                                                                                                                                          | NONE(nf10_axis_converter_5/nf10_axis_converter_5/input_fifo/fifo/Mram_queue4)                                                                                                                                   | 376   |
nf10_axis_converter_6/N1(nf10_axis_converter_6/XST_VCC:P)                                                                                                                                                                                          | NONE(nf10_axis_converter_6/nf10_axis_converter_6/input_fifo/fifo/Mram_queue5)                                                                                                                                   | 376   |
nf10_axis_converter_7/N1(nf10_axis_converter_7/XST_VCC:P)                                                                                                                                                                                          | NONE(nf10_axis_converter_7/nf10_axis_converter_7/input_fifo/fifo/Mram_queue5)                                                                                                                                   | 376   |
nf10_axis_converter_8/N1(nf10_axis_converter_8/XST_VCC:P)                                                                                                                                                                                          | NONE(nf10_axis_converter_8/nf10_axis_converter_8/input_fifo/fifo/Mram_queue2)                                                                                                                                   | 376   |
nf10_axis_converter_9/N1(nf10_axis_converter_9/XST_VCC:P)                                                                                                                                                                                          | NONE(nf10_axis_converter_9/nf10_axis_converter_9/input_fifo/fifo/Mram_queue3)                                                                                                                                   | 376   |
dma_0/S_AXI_RRESP<0>(dma_0/XST_GND:G)                                                                                                                                                                                                              | NONE(dma_0/dma_0/converter_master/input_fifo/fifo/Mram_queue2)                                                                                                                                                  | 240   |
nf10_axis_converter_5/nf10_axis_converter_5/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth<5>(nf10_axis_converter_5/XST_GND:G)                                                                                                                         | NONE(nf10_axis_converter_5/nf10_axis_converter_5/input_fifo/fifo/Mram_queue4)                                                                                                                                   | 220   |
nf10_axis_converter_6/nf10_axis_converter_6/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth<5>(nf10_axis_converter_6/XST_GND:G)                                                                                                                         | NONE(nf10_axis_converter_6/nf10_axis_converter_6/input_fifo/fifo/Mram_queue5)                                                                                                                                   | 220   |
nf10_axis_converter_7/nf10_axis_converter_7/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth<5>(nf10_axis_converter_7/XST_GND:G)                                                                                                                         | NONE(nf10_axis_converter_7/nf10_axis_converter_7/input_fifo/fifo/Mram_queue5)                                                                                                                                   | 220   |
nf10_axis_converter_8/nf10_axis_converter_8/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth<5>(nf10_axis_converter_8/XST_GND:G)                                                                                                                         | NONE(nf10_axis_converter_8/nf10_axis_converter_8/input_fifo/fifo/Mram_queue2)                                                                                                                                   | 220   |
nf10_axis_converter_9/nf10_axis_converter_9/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth<5>(nf10_axis_converter_9/XST_GND:G)                                                                                                                         | NONE(nf10_axis_converter_9/nf10_axis_converter_9/input_fifo/fifo/Mram_queue3)                                                                                                                                   | 220   |
nf1_cml_interface_0/m_axis_tuser<16>(nf1_cml_interface_0/XST_VCC:P)                                                                                                                                                                                | NONE(nf1_cml_interface_0/nf1_cml_interface_0/rx_path_converter/input_fifo/fifo/Mram_queue)                                                                                                                      | 191   |
nf1_cml_interface_1/m_axis_tuser<18>(nf1_cml_interface_1/XST_VCC:P)                                                                                                                                                                                | NONE(nf1_cml_interface_1/nf1_cml_interface_1/tx_path_converter/input_fifo/fifo/Mram_queue2)                                                                                                                     | 191   |
nf1_cml_interface_2/m_axis_tuser<20>(nf1_cml_interface_2/XST_VCC:P)                                                                                                                                                                                | NONE(nf1_cml_interface_2/nf1_cml_interface_2/tx_path_converter/input_fifo/fifo/Mram_queue2)                                                                                                                     | 191   |
nf1_cml_interface_3/m_axis_tuser<22>(nf1_cml_interface_3/XST_VCC:P)                                                                                                                                                                                | NONE(nf1_cml_interface_3/nf1_cml_interface_3/rx_path_converter/input_fifo/fifo/Mram_queue)                                                                                                                      | 191   |
nf10_axis_converter_0/N1(nf10_axis_converter_0/XST_VCC:P)                                                                                                                                                                                          | NONE(nf10_axis_converter_0/nf10_axis_converter_0/input_fifo/fifo/Mram_queue2)                                                                                                                                   | 190   |
nf10_axis_converter_1/N1(nf10_axis_converter_1/XST_VCC:P)                                                                                                                                                                                          | NONE(nf10_axis_converter_1/nf10_axis_converter_1/input_fifo/fifo/Mram_queue2)                                                                                                                                   | 190   |
nf10_axis_converter_2/N1(nf10_axis_converter_2/XST_VCC:P)                                                                                                                                                                                          | NONE(nf10_axis_converter_2/nf10_axis_converter_2/input_fifo/fifo/Mram_queue2)                                                                                                                                   | 190   |
nf10_axis_converter_3/N1(nf10_axis_converter_3/XST_VCC:P)                                                                                                                                                                                          | NONE(nf10_axis_converter_3/nf10_axis_converter_3/input_fifo/fifo/Mram_queue2)                                                                                                                                   | 190   |
nf10_axis_converter_4/N1(nf10_axis_converter_4/XST_VCC:P)                                                                                                                                                                                          | NONE(nf10_axis_converter_4/nf10_axis_converter_4/input_fifo/fifo/Mram_queue2)                                                                                                                                   | 190   |
nf1_cml_interface_0/N0(nf1_cml_interface_0/XST_GND:G)                                                                                                                                                                                              | NONE(nf1_cml_interface_0/nf1_cml_interface_0/rx_path_converter/input_fifo/fifo/Mram_queue)                                                                                                                      | 113   |
nf1_cml_interface_1/N0(nf1_cml_interface_1/XST_GND:G)                                                                                                                                                                                              | NONE(nf1_cml_interface_1/nf1_cml_interface_1/tx_path_converter/input_fifo/fifo/Mram_queue2)                                                                                                                     | 113   |
nf1_cml_interface_2/N0(nf1_cml_interface_2/XST_GND:G)                                                                                                                                                                                              | NONE(nf1_cml_interface_2/nf1_cml_interface_2/tx_path_converter/input_fifo/fifo/Mram_queue2)                                                                                                                     | 113   |
nf1_cml_interface_3/N0(nf1_cml_interface_3/XST_GND:G)                                                                                                                                                                                              | NONE(nf1_cml_interface_3/nf1_cml_interface_3/rx_path_converter/input_fifo/fifo/Mram_queue)                                                                                                                      | 113   |
nf10_axis_converter_0/nf10_axis_converter_0/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth<5>(nf10_axis_converter_0/XST_GND:G)                                                                                                                         | NONE(nf10_axis_converter_0/nf10_axis_converter_0/input_fifo/fifo/Mram_queue2)                                                                                                                                   | 112   |
nf10_axis_converter_1/nf10_axis_converter_1/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth<5>(nf10_axis_converter_1/XST_GND:G)                                                                                                                         | NONE(nf10_axis_converter_1/nf10_axis_converter_1/input_fifo/fifo/Mram_queue2)                                                                                                                                   | 112   |
nf10_axis_converter_2/nf10_axis_converter_2/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth<5>(nf10_axis_converter_2/XST_GND:G)                                                                                                                         | NONE(nf10_axis_converter_2/nf10_axis_converter_2/input_fifo/fifo/Mram_queue2)                                                                                                                                   | 112   |
nf10_axis_converter_3/nf10_axis_converter_3/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth<5>(nf10_axis_converter_3/XST_GND:G)                                                                                                                         | NONE(nf10_axis_converter_3/nf10_axis_converter_3/input_fifo/fifo/Mram_queue2)                                                                                                                                   | 112   |
nf10_axis_converter_4/nf10_axis_converter_4/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth<5>(nf10_axis_converter_4/XST_GND:G)                                                                                                                         | NONE(nf10_axis_converter_4/nf10_axis_converter_4/input_fifo/fifo/Mram_queue2)                                                                                                                                   | 112   |
openflow_datapath_0/openflow_datapath_0/flow_tbl_ctrl/ex_action_bram/N1(openflow_datapath_0/openflow_datapath_0/flow_tbl_ctrl/ex_action_bram/XST_GND:G)                                                                                            | NONE(openflow_datapath_0/openflow_datapath_0/flow_tbl_ctrl/ex_action_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 22    |
openflow_datapath_0/openflow_datapath_0/flow_tbl_ctrl/wc_action_bram/N1(openflow_datapath_0/openflow_datapath_0/flow_tbl_ctrl/wc_action_bram/XST_GND:G)                                                                                            | NONE(openflow_datapath_0/openflow_datapath_0/flow_tbl_ctrl/wc_action_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 22    |
openflow_datapath_0/openflow_datapath_0/flow_tbl_ctrl/ex_match_bram/N1(openflow_datapath_0/openflow_datapath_0/flow_tbl_ctrl/ex_match_bram/XST_GND:G)                                                                                              | NONE(openflow_datapath_0/openflow_datapath_0/flow_tbl_ctrl/ex_match_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)  | 14    |
microblaze_0_bram_block/microblaze_0_bram_block/net_gnd0(microblaze_0_bram_block/microblaze_0_bram_block/XST_GND:G)                                                                                                                                | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_3)                                                                                                                                                | 8     |
openflow_datapath_0/openflow_datapath_0/flow_tbl_ctrl/ex_stats_bram/N1(openflow_datapath_0/openflow_datapath_0/flow_tbl_ctrl/ex_stats_bram/XST_GND:G)                                                                                              | NONE(openflow_datapath_0/openflow_datapath_0/flow_tbl_ctrl/ex_stats_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)  | 4     |
openflow_datapath_0/openflow_datapath_0/flow_tbl_ctrl/wc_stats_bram/N1(openflow_datapath_0/openflow_datapath_0/flow_tbl_ctrl/wc_stats_bram/XST_GND:G)                                                                                              | NONE(openflow_datapath_0/openflow_datapath_0/flow_tbl_ctrl/wc_stats_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)  | 4     |
dma_0/dma_0/converter_master/s_axis_tvalid_s_axis_tready_AND_10_o(dma_0/dma_0/converter_master/s_axis_tvalid_s_axis_tready_AND_10_o1:O)                                                                                                            | NONE(dma_0/dma_0/converter_master/input_fifo/fifo/Mram_queue2)                                                                                                                                                  | 2     |
dma_0/dma_0/converter_slave/s_axis_tvalid_s_axis_tready_AND_10_o(dma_0/dma_0/converter_slave/s_axis_tvalid_s_axis_tready_AND_10_o1:O)                                                                                                              | NONE(dma_0/dma_0/converter_slave/input_fifo/fifo/Mram_queue2)                                                                                                                                                   | 2     |
nf10_axis_converter_0/nf10_axis_converter_0/s_axis_tvalid_s_axis_tready_AND_10_o(nf10_axis_converter_0/nf10_axis_converter_0/s_axis_tvalid_s_axis_tready_AND_10_o1:O)                                                                              | NONE(nf10_axis_converter_0/nf10_axis_converter_0/input_fifo/fifo/Mram_queue2)                                                                                                                                   | 2     |
nf10_axis_converter_1/nf10_axis_converter_1/s_axis_tvalid_s_axis_tready_AND_10_o(nf10_axis_converter_1/nf10_axis_converter_1/s_axis_tvalid_s_axis_tready_AND_10_o1:O)                                                                              | NONE(nf10_axis_converter_1/nf10_axis_converter_1/input_fifo/fifo/Mram_queue2)                                                                                                                                   | 2     |
nf10_axis_converter_2/nf10_axis_converter_2/s_axis_tvalid_s_axis_tready_AND_10_o(nf10_axis_converter_2/nf10_axis_converter_2/s_axis_tvalid_s_axis_tready_AND_10_o1:O)                                                                              | NONE(nf10_axis_converter_2/nf10_axis_converter_2/input_fifo/fifo/Mram_queue2)                                                                                                                                   | 2     |
nf10_axis_converter_3/nf10_axis_converter_3/s_axis_tvalid_s_axis_tready_AND_10_o(nf10_axis_converter_3/nf10_axis_converter_3/s_axis_tvalid_s_axis_tready_AND_10_o1:O)                                                                              | NONE(nf10_axis_converter_3/nf10_axis_converter_3/input_fifo/fifo/Mram_queue2)                                                                                                                                   | 2     |
nf10_axis_converter_4/nf10_axis_converter_4/s_axis_tvalid_s_axis_tready_AND_10_o(nf10_axis_converter_4/nf10_axis_converter_4/s_axis_tvalid_s_axis_tready_AND_10_o1:O)                                                                              | NONE(nf10_axis_converter_4/nf10_axis_converter_4/input_fifo/fifo/Mram_queue2)                                                                                                                                   | 2     |
nf10_axis_converter_5/nf10_axis_converter_5/s_axis_tvalid_s_axis_tready_AND_10_o(nf10_axis_converter_5/nf10_axis_converter_5/s_axis_tvalid_s_axis_tready_AND_10_o1:O)                                                                              | NONE(nf10_axis_converter_5/nf10_axis_converter_5/input_fifo/fifo/Mram_queue5)                                                                                                                                   | 2     |
nf10_axis_converter_6/nf10_axis_converter_6/s_axis_tvalid_s_axis_tready_AND_10_o(nf10_axis_converter_6/nf10_axis_converter_6/s_axis_tvalid_s_axis_tready_AND_10_o1:O)                                                                              | NONE(nf10_axis_converter_6/nf10_axis_converter_6/input_fifo/fifo/Mram_queue5)                                                                                                                                   | 2     |
nf10_axis_converter_7/nf10_axis_converter_7/s_axis_tvalid_s_axis_tready_AND_10_o(nf10_axis_converter_7/nf10_axis_converter_7/s_axis_tvalid_s_axis_tready_AND_10_o1:O)                                                                              | NONE(nf10_axis_converter_7/nf10_axis_converter_7/input_fifo/fifo/Mram_queue5)                                                                                                                                   | 2     |
nf10_axis_converter_8/nf10_axis_converter_8/s_axis_tvalid_s_axis_tready_AND_10_o(nf10_axis_converter_8/nf10_axis_converter_8/s_axis_tvalid_s_axis_tready_AND_10_o1:O)                                                                              | NONE(nf10_axis_converter_8/nf10_axis_converter_8/input_fifo/fifo/Mram_queue5)                                                                                                                                   | 2     |
nf10_axis_converter_9/nf10_axis_converter_9/s_axis_tvalid_s_axis_tready_AND_10_o(nf10_axis_converter_9/nf10_axis_converter_9/s_axis_tvalid_s_axis_tready_AND_10_o1:O)                                                                              | NONE(nf10_axis_converter_9/nf10_axis_converter_9/input_fifo/fifo/Mram_queue5)                                                                                                                                   | 2     |
nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/wr_en<0>(nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/Mmux_wr_en11:O)                                                                             | NONE(nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[0].output_fifo/fifo/Mram_queue5)                                                                                      | 2     |
nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/wr_en<1>(nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/Mmux_wr_en21:O)                                                                             | NONE(nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[1].output_fifo/fifo/Mram_queue5)                                                                                      | 2     |
nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/wr_en<2>(nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/Mmux_wr_en31:O)                                                                             | NONE(nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[2].output_fifo/fifo/Mram_queue5)                                                                                      | 2     |
nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/wr_en<3>(nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/Mmux_wr_en41:O)                                                                             | NONE(nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[3].output_fifo/fifo/Mram_queue5)                                                                                      | 2     |
nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/wr_en<4>(nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/Mmux_wr_en51:O)                                                                             | NONE(nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].output_fifo/fifo/Mram_queue5)                                                                                      | 2     |
nf1_cml_interface_0/nf1_cml_interface_0/tx_path_converter/s_axis_tvalid_s_axis_tready_AND_709_o(nf1_cml_interface_0/nf1_cml_interface_0/tx_path_converter/s_axis_tvalid_s_axis_tready_AND_709_o1:O)                                                | NONE(nf1_cml_interface_0/nf1_cml_interface_0/tx_path_converter/input_fifo/fifo/Mram_queue2)                                                                                                                     | 2     |
nf1_cml_interface_1/nf1_cml_interface_1/tx_path_converter/s_axis_tvalid_s_axis_tready_AND_709_o(nf1_cml_interface_1/nf1_cml_interface_1/tx_path_converter/s_axis_tvalid_s_axis_tready_AND_709_o1:O)                                                | NONE(nf1_cml_interface_1/nf1_cml_interface_1/tx_path_converter/input_fifo/fifo/Mram_queue2)                                                                                                                     | 2     |
nf1_cml_interface_2/nf1_cml_interface_2/tx_path_converter/s_axis_tvalid_s_axis_tready_AND_709_o(nf1_cml_interface_2/nf1_cml_interface_2/tx_path_converter/s_axis_tvalid_s_axis_tready_AND_709_o1:O)                                                | NONE(nf1_cml_interface_2/nf1_cml_interface_2/tx_path_converter/input_fifo/fifo/Mram_queue2)                                                                                                                     | 2     |
nf1_cml_interface_3/nf1_cml_interface_3/tx_path_converter/s_axis_tvalid_s_axis_tready_AND_709_o(nf1_cml_interface_3/nf1_cml_interface_3/tx_path_converter/s_axis_tvalid_s_axis_tready_AND_709_o1:O)                                                | NONE(nf1_cml_interface_3/nf1_cml_interface_3/tx_path_converter/input_fifo/fifo/Mram_queue2)                                                                                                                     | 2     |
openflow_datapath_0/openflow_datapath_0/action_processor_group[0].action_processor/s_axis_tvalid_s_axis_tready_AND_45_o(openflow_datapath_0/openflow_datapath_0/action_processor_group[0].action_processor/s_axis_tvalid_s_axis_tready_AND_45_o1:O)| NONE(openflow_datapath_0/openflow_datapath_0/action_processor_group[0].action_processor/input_buf/fifo/Mram_queue2)                                                                                             | 2     |
openflow_datapath_0/openflow_datapath_0/action_processor_group[0].action_processor/tp_out_wr(openflow_datapath_0/openflow_datapath_0/action_processor_group[0].action_processor/tp_out_wr:Q)                                                       | NONE(openflow_datapath_0/openflow_datapath_0/action_processor_group[0].action_processor/output_fifo/fifo/Mram_queue2)                                                                                           | 2     |
openflow_datapath_0/openflow_datapath_0/action_processor_group[1].action_processor/s_axis_tvalid_s_axis_tready_AND_45_o(openflow_datapath_0/openflow_datapath_0/action_processor_group[1].action_processor/s_axis_tvalid_s_axis_tready_AND_45_o1:O)| NONE(openflow_datapath_0/openflow_datapath_0/action_processor_group[1].action_processor/input_buf/fifo/Mram_queue2)                                                                                             | 2     |
openflow_datapath_0/openflow_datapath_0/action_processor_group[1].action_processor/tp_out_wr(openflow_datapath_0/openflow_datapath_0/action_processor_group[1].action_processor/tp_out_wr:Q)                                                       | NONE(openflow_datapath_0/openflow_datapath_0/action_processor_group[1].action_processor/output_fifo/fifo/Mram_queue2)                                                                                           | 2     |
openflow_datapath_0/openflow_datapath_0/action_processor_group[2].action_processor/s_axis_tvalid_s_axis_tready_AND_45_o(openflow_datapath_0/openflow_datapath_0/action_processor_group[2].action_processor/s_axis_tvalid_s_axis_tready_AND_45_o1:O)| NONE(openflow_datapath_0/openflow_datapath_0/action_processor_group[2].action_processor/input_buf/fifo/Mram_queue2)                                                                                             | 2     |
openflow_datapath_0/openflow_datapath_0/action_processor_group[2].action_processor/tp_out_wr(openflow_datapath_0/openflow_datapath_0/action_processor_group[2].action_processor/tp_out_wr:Q)                                                       | NONE(openflow_datapath_0/openflow_datapath_0/action_processor_group[2].action_processor/output_fifo/fifo/Mram_queue2)                                                                                           | 2     |
openflow_datapath_0/openflow_datapath_0/action_processor_group[3].action_processor/s_axis_tvalid_s_axis_tready_AND_45_o(openflow_datapath_0/openflow_datapath_0/action_processor_group[3].action_processor/s_axis_tvalid_s_axis_tready_AND_45_o1:O)| NONE(openflow_datapath_0/openflow_datapath_0/action_processor_group[3].action_processor/input_buf/fifo/Mram_queue2)                                                                                             | 2     |
openflow_datapath_0/openflow_datapath_0/action_processor_group[3].action_processor/tp_out_wr(openflow_datapath_0/openflow_datapath_0/action_processor_group[3].action_processor/tp_out_wr:Q)                                                       | NONE(openflow_datapath_0/openflow_datapath_0/action_processor_group[3].action_processor/output_fifo/fifo/Mram_queue2)                                                                                           | 2     |
openflow_datapath_0/openflow_datapath_0/action_processor_group[4].action_processor/s_axis_tvalid_s_axis_tready_AND_45_o(openflow_datapath_0/openflow_datapath_0/action_processor_group[4].action_processor/s_axis_tvalid_s_axis_tready_AND_45_o1:O)| NONE(openflow_datapath_0/openflow_datapath_0/action_processor_group[4].action_processor/input_buf/fifo/Mram_queue2)                                                                                             | 2     |
openflow_datapath_0/openflow_datapath_0/action_processor_group[4].action_processor/tp_out_wr(openflow_datapath_0/openflow_datapath_0/action_processor_group[4].action_processor/tp_out_wr:Q)                                                       | NONE(openflow_datapath_0/openflow_datapath_0/action_processor_group[4].action_processor/output_fifo/fifo/Mram_queue2)                                                                                           | 2     |
openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[0].pkt_preprocessor/fifo_rd_en(openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[0].pkt_preprocessor/header_parser/Mmux_fifo_rd_en11:O)                                | NONE(openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[0].pkt_preprocessor/output_pkt_buf/fifo/Mram_queue2)                                                                                        | 2     |
openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[0].pkt_preprocessor/s_axis_tvalid_s_axis_tready_AND_9_o(openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[0].pkt_preprocessor/s_axis_tvalid_s_axis_tready_AND_9_o1:O)  | NONE(openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[0].pkt_preprocessor/input_fifo/fifo/Mram_queue2)                                                                                            | 2     |
openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[1].pkt_preprocessor/fifo_rd_en(openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[1].pkt_preprocessor/header_parser/Mmux_fifo_rd_en11:O)                                | NONE(openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[1].pkt_preprocessor/output_pkt_buf/fifo/Mram_queue2)                                                                                        | 2     |
openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[1].pkt_preprocessor/s_axis_tvalid_s_axis_tready_AND_9_o(openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[1].pkt_preprocessor/s_axis_tvalid_s_axis_tready_AND_9_o1:O)  | NONE(openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[1].pkt_preprocessor/input_fifo/fifo/Mram_queue2)                                                                                            | 2     |
openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[2].pkt_preprocessor/fifo_rd_en(openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[2].pkt_preprocessor/header_parser/Mmux_fifo_rd_en11:O)                                | NONE(openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[2].pkt_preprocessor/output_pkt_buf/fifo/Mram_queue2)                                                                                        | 2     |
openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[2].pkt_preprocessor/s_axis_tvalid_s_axis_tready_AND_9_o(openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[2].pkt_preprocessor/s_axis_tvalid_s_axis_tready_AND_9_o1:O)  | NONE(openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[2].pkt_preprocessor/input_fifo/fifo/Mram_queue2)                                                                                            | 2     |
openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[3].pkt_preprocessor/fifo_rd_en(openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[3].pkt_preprocessor/header_parser/Mmux_fifo_rd_en11:O)                                | NONE(openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[3].pkt_preprocessor/output_pkt_buf/fifo/Mram_queue2)                                                                                        | 2     |
openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[3].pkt_preprocessor/s_axis_tvalid_s_axis_tready_AND_9_o(openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[3].pkt_preprocessor/s_axis_tvalid_s_axis_tready_AND_9_o1:O)  | NONE(openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[3].pkt_preprocessor/input_fifo/fifo/Mram_queue2)                                                                                            | 2     |
openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[4].pkt_preprocessor/fifo_rd_en(openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[4].pkt_preprocessor/header_parser/Mmux_fifo_rd_en11:O)                                | NONE(openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[4].pkt_preprocessor/output_pkt_buf/fifo/Mram_queue2)                                                                                        | 2     |
openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[4].pkt_preprocessor/s_axis_tvalid_s_axis_tready_AND_9_o(openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[4].pkt_preprocessor/s_axis_tvalid_s_axis_tready_AND_9_o1:O)  | NONE(openflow_datapath_0/openflow_datapath_0/pkt_preprocessor_group[4].pkt_preprocessor/input_fifo/fifo/Mram_queue2)                                                                                            | 2     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 10.018ns (Maximum Frequency: 99.820MHz)
   Minimum input arrival time before clock: 2.658ns
   Maximum output required time after clock: 2.282ns
   Maximum combinational path delay: 0.472ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT1'
  Clock period: 10.018ns (frequency: 99.820MHz)
  Total number of paths / destination ports: 1573232 / 107440
-------------------------------------------------------------------------
Delay:               10.018ns (Levels of Logic = 18)
  Source:            dma_0/dma_0/u_dma/u_iface/u_rx_ctrl/dsc_rx_host_ptr_reg_reg[3] (FF)
  Destination:       dma_0/dma_0/u_dma/u_iface/u_rx_ctrl/dsc_rx_host_ptr_reg_reg[63] (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT1 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT1 rising

  Data Path: dma_0/dma_0/u_dma/u_iface/u_rx_ctrl/dsc_rx_host_ptr_reg_reg[3] to dma_0/dma_0/u_dma/u_iface/u_rx_ctrl/dsc_rx_host_ptr_reg_reg[63]
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.282   0.505  dsc_rx_host_ptr_reg_reg[3] (dsc_rx_host_ptr_reg__0[3])
     LUT2:I0->O            1   0.053   0.399  dsc_rx_host_ptr_reg[3]_i_3 (n_0_dsc_rx_host_ptr_reg[3]_i_3)
     CARRY4:S3->CO3        1   0.389   0.399  dsc_rx_host_ptr_reg_reg[3]_i_2 (n_0_dsc_rx_host_ptr_reg_reg[3]_i_2)
     CARRY4:CI->CO3        1   0.104   0.399  dsc_rx_host_ptr_reg_reg[7]_i_2 (n_0_dsc_rx_host_ptr_reg_reg[7]_i_2)
     CARRY4:CI->CO3        1   0.104   0.399  dsc_rx_host_ptr_reg_reg[11]_i_2 (n_0_dsc_rx_host_ptr_reg_reg[11]_i_2)
     CARRY4:CI->CO3        1   0.104   0.399  dsc_rx_host_ptr_reg_reg[15]_i_2 (n_0_dsc_rx_host_ptr_reg_reg[15]_i_2)
     CARRY4:CI->CO3        1   0.104   0.399  dsc_rx_host_ptr_reg_reg[19]_i_2 (n_0_dsc_rx_host_ptr_reg_reg[19]_i_2)
     CARRY4:CI->CO3        1   0.104   0.399  dsc_rx_host_ptr_reg_reg[23]_i_2 (n_0_dsc_rx_host_ptr_reg_reg[23]_i_2)
     CARRY4:CI->CO3        1   0.104   0.399  dsc_rx_host_ptr_reg_reg[27]_i_2 (n_0_dsc_rx_host_ptr_reg_reg[27]_i_2)
     CARRY4:CI->CO3        1   0.104   0.399  dsc_rx_host_ptr_reg_reg[31]_i_2 (n_0_dsc_rx_host_ptr_reg_reg[31]_i_2)
     CARRY4:CI->CO3        1   0.104   0.399  dsc_rx_host_ptr_reg_reg[35]_i_2 (n_0_dsc_rx_host_ptr_reg_reg[35]_i_2)
     CARRY4:CI->CO3        1   0.104   0.399  dsc_rx_host_ptr_reg_reg[39]_i_2 (n_0_dsc_rx_host_ptr_reg_reg[39]_i_2)
     CARRY4:CI->CO3        1   0.104   0.399  dsc_rx_host_ptr_reg_reg[43]_i_2 (n_0_dsc_rx_host_ptr_reg_reg[43]_i_2)
     CARRY4:CI->CO3        1   0.104   0.399  dsc_rx_host_ptr_reg_reg[47]_i_2 (n_0_dsc_rx_host_ptr_reg_reg[47]_i_2)
     CARRY4:CI->CO3        1   0.104   0.399  dsc_rx_host_ptr_reg_reg[51]_i_2 (n_0_dsc_rx_host_ptr_reg_reg[51]_i_2)
     CARRY4:CI->CO3        1   0.104   0.399  dsc_rx_host_ptr_reg_reg[55]_i_2 (n_0_dsc_rx_host_ptr_reg_reg[55]_i_2)
     CARRY4:CI->CO3        1   0.104   0.399  dsc_rx_host_ptr_reg_reg[59]_i_2 (n_0_dsc_rx_host_ptr_reg_reg[59]_i_2)
     CARRY4:CI->O3         1   0.283   0.602  dsc_rx_host_ptr_reg_reg[63]_i_2 (data17[63])
     LUT3:I0->O            1   0.053   0.000  dsc_rx_host_ptr_reg[63]_i_1 (dsc_rx_host_ptr_reg_nxt[63])
     FDRE:D                    0.011          dsc_rx_host_ptr_reg_reg[63]
    ----------------------------------------
    Total                     10.018ns (2.527ns logic, 7.491ns route)
                                       (25.2% logic, 74.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT3'
  Clock period: 5.035ns (frequency: 198.610MHz)
  Total number of paths / destination ports: 529296 / 1548
-------------------------------------------------------------------------
Delay:               5.035ns (Levels of Logic = 20)
  Source:            nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/tx_counter_6 (FF)
  Destination:       nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/tx_counter_13 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT3 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT3 rising

  Data Path: nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/tx_counter_6 to nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/tx_counter_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.282   0.785  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/tx_counter_6 (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/tx_counter<6>)
     LUT6:I0->O            5   0.053   0.440  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/tx_counter[13]_min_data_length[13]_equal_43_o141 (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/tx_counter[13]_min_data_length[13]_equal_43_o14)
     LUT3:I2->O            2   0.053   0.419  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/tx_counter[13]_min_data_length[13]_equal_43_o142_SW1 (N225)
     LUT6:I5->O            1   0.053   0.739  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/tx_state_FSM_FFd3-In11_SW1 (N194)
     LUT6:I0->O            4   0.053   0.433  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/tx_state_FSM_FFd3-In12 (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/tx_state_FSM_FFd3-In1)
     LUT5:I4->O           15   0.053   0.694  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/conf_tx_en_reg_tx_state_next[3]_OR_47_o6_SW0 (N183)
     LUT4:I1->O            1   0.053   0.399  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/conf_tx_en_reg_tx_state_next[3]_OR_47_o_inv1 (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/conf_tx_en_reg_tx_state_next[3]_OR_47_o_inv)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter_cy<0> (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter_cy<1> (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter_cy<2> (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter_cy<3> (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter_cy<4> (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter_cy<5> (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter_cy<6> (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter_cy<7> (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter_cy<8> (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter_cy<9> (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter_cy<10> (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter_cy<11> (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter_cy<11>)
     MUXCY:CI->O           0   0.015   0.000  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter_cy<12> (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter_cy<12>)
     XORCY:CI->O           1   0.320   0.000  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter_xor<13> (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/Mcount_tx_counter13)
     FDC:D                     0.011          nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_tx/tx_counter_13
    ----------------------------------------
    Total                      5.035ns (1.126ns logic, 3.909ns route)
                                       (22.4% logic, 77.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rgmii_rxc_0'
  Clock period: 4.934ns (frequency: 202.675MHz)
  Total number of paths / destination ports: 31915 / 308
-------------------------------------------------------------------------
Delay:               4.934ns (Levels of Logic = 18)
  Source:            nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_18 (FF)
  Destination:       nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_counter_13 (FF)
  Source Clock:      rgmii_rxc_0 rising
  Destination Clock: rgmii_rxc_0 rising

  Data Path: nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_18 to nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_counter_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             2   0.282   0.745  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_18 (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg<18>)
     LUT6:I0->O            1   0.053   0.413  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_err1 (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_err)
     LUT3:I2->O            1   0.053   0.413  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_err2 (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_err1)
     LUT6:I5->O            4   0.053   0.433  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_err7 (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_err)
     LUT6:I5->O            4   0.053   0.622  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In1 (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_state_next[2]_GND_21_o_equal_19_o)
     LUT3:I0->O            2   0.053   0.419  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_state_rx_state_next[0]1 (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_state_next[0])
     LUT6:I5->O           11   0.053   0.479  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_state[2]_rx_state_next[2]_not_equal_25_o1 (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_state[2]_rx_state_next[2]_not_equal_25_o)
     LUT3:I2->O            1   0.053   0.000  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_lut<3> (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_lut<3>)
     MUXCY:S->O            1   0.291   0.000  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<3> (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<4> (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<5> (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<6> (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<7> (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<8> (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<9> (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<10> (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<11> (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<11>)
     MUXCY:CI->O           0   0.015   0.000  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<12> (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<12>)
     XORCY:CI->O           1   0.320   0.000  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_xor<13> (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter13)
     FDC:D                     0.011          nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_counter_13
    ----------------------------------------
    Total                      4.934ns (1.410ns logic, 3.524ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT2'
  Clock period: 1.564ns (frequency: 639.386MHz)
  Total number of paths / destination ports: 22 / 11
-------------------------------------------------------------------------
Delay:               1.564ns (Levels of Logic = 1)
  Source:            nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/idelay_reset_cnt_FSM_FFd4 (FF)
  Destination:       nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/idelay_reset_cnt_FSM_FFd4 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT2 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT2 rising

  Data Path: nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/idelay_reset_cnt_FSM_FFd4 to nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/idelay_reset_cnt_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.282   0.505  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/idelay_reset_cnt_FSM_FFd4 (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/idelay_reset_cnt_FSM_FFd4)
     LUT2:I0->O            1   0.053   0.399  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/idelay_reset_cnt_FSM_FFd411 (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/idelay_reset_cnt_FSM_FFd4_0)
     FDR:R                     0.325          nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/idelay_reset_cnt_FSM_FFd4
    ----------------------------------------
    Total                      1.564ns (0.660ns logic, 0.904ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT4'
  Clock period: 0.692ns (frequency: 1445.087MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               0.692ns (Levels of Logic = 0)
  Source:            nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/tx_reset90_sync/data_sync (FF)
  Destination:       nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/tx_reset90_sync/data_sync_reg (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT4 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT4 rising

  Data Path: nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/tx_reset90_sync/data_sync to nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/tx_reset90_sync/data_sync_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.282   0.399  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/tx_reset90_sync/data_sync (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/tx_reset90_sync/data_sync1)
     FD:D                      0.011          nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/tx_reset90_sync/data_sync_reg
    ----------------------------------------
    Total                      0.692ns (0.293ns logic, 0.399ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0'
  Clock period: 5.965ns (frequency: 167.645MHz)
  Total number of paths / destination ports: 239793 / 11409
-------------------------------------------------------------------------
Delay:               5.965ns (Levels of Logic = 12)
  Source:            RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:       dma_0/dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0 rising

  Data Path: RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to dma_0/dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              22   0.282   0.861  RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg)
     LUT5:I0->O            5   0.053   0.629  RS232_Uart_1/UARTLITE_CORE_I/ip2bus_wrack<0>1 (S_AXI_WREADY)
     end scope: 'RS232_Uart_1:S_AXI_WREADY'
     begin scope: 'axi_interconnect_0:M_AXI_WREADY<0>'
     LUT3:I0->O            1   0.053   0.739  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1 (DEBUG_MC_MP_WDATACONTROL<1>)
     LUT6:I0->O            1   0.053   0.000  axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.ll4 (axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.ll)
     MUXF7:I0->O           1   0.214   0.000  axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_9_12[0].muxf_s2_low_inst (axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l)
     MUXF8:I0->O           4   0.160   0.433  axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_9_12[0].muxf_s3_inst (axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i)
     LUT5:I4->O            3   0.053   0.739  axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready<1>1 (S_AXI_WREADY<1>)
     end scope: 'axi_interconnect_0:S_AXI_WREADY<1>'
     begin scope: 'dma_0:M_AXI_LITE_WREADY'
     LUT6:I1->O            1   0.053   0.635  dma_0/u_axi_m/I_RD_WR_CNTLR/sig_wr_cmplt_SW0 (N10)
     LUT5:I1->O            2   0.053   0.419  dma_0/u_axi_m/I_RD_WR_CNTLR/sig_wr_cmplt (dma_0/u_axi_m/I_RD_WR_CNTLR/sig_wr_cmplt)
     LUT6:I5->O            2   0.053   0.419  dma_0/u_axi_m/I_RD_WR_CNTLR/sig_rd_cmplt_sig_wr_cmplt_OR_549_o (dma_0/u_axi_m/I_RD_WR_CNTLR/sig_rd_cmplt_sig_wr_cmplt_OR_549_o)
     LUT2:I1->O            1   0.053   0.000  dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_glue_set (dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_glue_set)
     FDR:D                     0.011          dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt
    ----------------------------------------
    Total                      5.965ns (1.091ns logic, 4.874ns route)
                                       (18.3% logic, 81.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rgmii_rxc_1'
  Clock period: 4.934ns (frequency: 202.675MHz)
  Total number of paths / destination ports: 31915 / 308
-------------------------------------------------------------------------
Delay:               4.934ns (Levels of Logic = 18)
  Source:            nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_18 (FF)
  Destination:       nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_counter_13 (FF)
  Source Clock:      rgmii_rxc_1 rising
  Destination Clock: rgmii_rxc_1 rising

  Data Path: nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_18 to nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_counter_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             2   0.282   0.745  nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_18 (nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg<18>)
     LUT6:I0->O            1   0.053   0.413  nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_err1 (nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_err)
     LUT3:I2->O            1   0.053   0.413  nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_err2 (nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_err1)
     LUT6:I5->O            4   0.053   0.433  nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_err7 (nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_err)
     LUT6:I5->O            4   0.053   0.622  nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In1 (nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_state_next[2]_GND_19_o_equal_19_o)
     LUT3:I0->O            2   0.053   0.419  nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_state_rx_state_next[0]1 (nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_state_next[0])
     LUT6:I5->O           11   0.053   0.479  nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_state[2]_rx_state_next[2]_not_equal_25_o1 (nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_state[2]_rx_state_next[2]_not_equal_25_o)
     LUT3:I2->O            1   0.053   0.000  nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_lut<3> (nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_lut<3>)
     MUXCY:S->O            1   0.291   0.000  nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<3> (nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<4> (nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<5> (nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<6> (nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<7> (nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<8> (nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<9> (nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<10> (nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<11> (nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<11>)
     MUXCY:CI->O           0   0.015   0.000  nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<12> (nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<12>)
     XORCY:CI->O           1   0.320   0.000  nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_xor<13> (nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter13)
     FDC:D                     0.011          nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_counter_13
    ----------------------------------------
    Total                      4.934ns (1.410ns logic, 3.524ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rgmii_rxc_2'
  Clock period: 4.934ns (frequency: 202.675MHz)
  Total number of paths / destination ports: 31915 / 308
-------------------------------------------------------------------------
Delay:               4.934ns (Levels of Logic = 18)
  Source:            nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_18 (FF)
  Destination:       nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_counter_13 (FF)
  Source Clock:      rgmii_rxc_2 rising
  Destination Clock: rgmii_rxc_2 rising

  Data Path: nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_18 to nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_counter_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             2   0.282   0.745  nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_18 (nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg<18>)
     LUT6:I0->O            1   0.053   0.413  nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_err1 (nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_err)
     LUT3:I2->O            1   0.053   0.413  nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_err2 (nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_err1)
     LUT6:I5->O            4   0.053   0.433  nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_err7 (nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_err)
     LUT6:I5->O            4   0.053   0.622  nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In1 (nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_state_next[2]_GND_19_o_equal_19_o)
     LUT3:I0->O            2   0.053   0.419  nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_state_rx_state_next[0]1 (nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_state_next[0])
     LUT6:I5->O           11   0.053   0.479  nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_state[2]_rx_state_next[2]_not_equal_25_o1 (nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_state[2]_rx_state_next[2]_not_equal_25_o)
     LUT3:I2->O            1   0.053   0.000  nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_lut<3> (nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_lut<3>)
     MUXCY:S->O            1   0.291   0.000  nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<3> (nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<4> (nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<5> (nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<6> (nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<7> (nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<8> (nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<9> (nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<10> (nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<11> (nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<11>)
     MUXCY:CI->O           0   0.015   0.000  nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<12> (nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<12>)
     XORCY:CI->O           1   0.320   0.000  nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_xor<13> (nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter13)
     FDC:D                     0.011          nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_counter_13
    ----------------------------------------
    Total                      4.934ns (1.410ns logic, 3.524ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rgmii_rxc_3'
  Clock period: 4.934ns (frequency: 202.675MHz)
  Total number of paths / destination ports: 31915 / 308
-------------------------------------------------------------------------
Delay:               4.934ns (Levels of Logic = 18)
  Source:            nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_18 (FF)
  Destination:       nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_counter_13 (FF)
  Source Clock:      rgmii_rxc_3 rising
  Destination Clock: rgmii_rxc_3 rising

  Data Path: nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_18 to nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_counter_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             2   0.282   0.745  nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_18 (nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg<18>)
     LUT6:I0->O            1   0.053   0.413  nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_err1 (nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_err)
     LUT3:I2->O            1   0.053   0.413  nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_err2 (nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_err1)
     LUT6:I5->O            4   0.053   0.433  nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_chk/CRC_err7 (nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_crc_err)
     LUT6:I5->O            4   0.053   0.622  nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In1 (nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_state_next[2]_GND_19_o_equal_19_o)
     LUT3:I0->O            2   0.053   0.419  nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_state_rx_state_next[0]1 (nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_state_next[0])
     LUT6:I5->O           11   0.053   0.479  nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_state[2]_rx_state_next[2]_not_equal_25_o1 (nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_state[2]_rx_state_next[2]_not_equal_25_o)
     LUT3:I2->O            1   0.053   0.000  nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_lut<3> (nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_lut<3>)
     MUXCY:S->O            1   0.291   0.000  nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<3> (nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<4> (nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<5> (nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<6> (nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<7> (nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<8> (nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<9> (nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<10> (nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<11> (nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<11>)
     MUXCY:CI->O           0   0.015   0.000  nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<12> (nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_cy<12>)
     XORCY:CI->O           1   0.320   0.000  nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter_xor<13> (nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/Mcount_rx_counter13)
     FDC:D                     0.011          nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/rx_counter_13
    ----------------------------------------
    Total                      4.934ns (1.410ns logic, 3.524ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2'
  Clock period: 9.676ns (frequency: 103.348MHz)
  Total number of paths / destination ports: 187876 / 13035
-------------------------------------------------------------------------
Delay:               9.676ns (Levels of Logic = 17)
  Source:            dma_0/dma_0/u_dma/u_pcie_tx/time_stamp_reg[3] (FF)
  Destination:       dma_0/dma_0/u_dma/u_pcie_tx/time_stamp_reg[63] (FF)
  Source Clock:      dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rising
  Destination Clock: dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rising

  Data Path: dma_0/dma_0/u_dma/u_pcie_tx/time_stamp_reg[3] to dma_0/dma_0/u_dma/u_pcie_tx/time_stamp_reg[63]
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.282   0.419  time_stamp_reg[3] (time_stamp_reg[3])
     LUT1:I0->O            1   0.053   0.399  time_stamp[0]_i_2__2 (n_0_time_stamp[0]_i_2__2)
     CARRY4:S3->CO3        1   0.389   0.399  time_stamp_reg[0]_i_1__2 (n_0_time_stamp_reg[0]_i_1__2)
     CARRY4:CI->CO3        1   0.104   0.399  time_stamp_reg[4]_i_1__2 (n_0_time_stamp_reg[4]_i_1__2)
     CARRY4:CI->CO3        1   0.104   0.399  time_stamp_reg[8]_i_1__2 (n_0_time_stamp_reg[8]_i_1__2)
     CARRY4:CI->CO3        1   0.104   0.399  time_stamp_reg[12]_i_1__2 (n_0_time_stamp_reg[12]_i_1__2)
     CARRY4:CI->CO3        1   0.104   0.399  time_stamp_reg[16]_i_1__2 (n_0_time_stamp_reg[16]_i_1__2)
     CARRY4:CI->CO3        1   0.104   0.399  time_stamp_reg[20]_i_1__2 (n_0_time_stamp_reg[20]_i_1__2)
     CARRY4:CI->CO3        1   0.104   0.399  time_stamp_reg[24]_i_1__2 (n_0_time_stamp_reg[24]_i_1__2)
     CARRY4:CI->CO3        1   0.104   0.399  time_stamp_reg[28]_i_1__2 (n_0_time_stamp_reg[28]_i_1__2)
     CARRY4:CI->CO3        1   0.104   0.399  time_stamp_reg[32]_i_1__2 (n_0_time_stamp_reg[32]_i_1__2)
     CARRY4:CI->CO3        1   0.104   0.399  time_stamp_reg[36]_i_1__2 (n_0_time_stamp_reg[36]_i_1__2)
     CARRY4:CI->CO3        1   0.104   0.399  time_stamp_reg[40]_i_1__2 (n_0_time_stamp_reg[40]_i_1__2)
     CARRY4:CI->CO3        1   0.104   0.399  time_stamp_reg[44]_i_1__2 (n_0_time_stamp_reg[44]_i_1__2)
     CARRY4:CI->CO3        1   0.104   0.399  time_stamp_reg[48]_i_1__2 (n_0_time_stamp_reg[48]_i_1__2)
     CARRY4:CI->CO3        1   0.104   0.399  time_stamp_reg[52]_i_1__2 (n_0_time_stamp_reg[52]_i_1__2)
     CARRY4:CI->CO3        1   0.104   0.399  time_stamp_reg[56]_i_1__2 (n_0_time_stamp_reg[56]_i_1__2)
     CARRY4:CI->O3         1   0.283   0.399  time_stamp_reg[60]_i_1__2 (n_4_time_stamp_reg[60]_i_1__2)
     FDRE:D                    0.011          time_stamp_reg[63]
    ----------------------------------------
    Total                      9.676ns (2.474ns logic, 7.202ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz'
  Clock period: 2.513ns (frequency: 397.931MHz)
  Total number of paths / destination ports: 4365 / 1642
-------------------------------------------------------------------------
Delay:               2.513ns (Levels of Logic = 2)
  Source:            dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pl_ltssm_state_q_0 (FF)
  Destination:       dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_2 (FF)
  Source Clock:      dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rising
  Destination Clock: dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rising

  Data Path: dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pl_ltssm_state_q_0 to dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.282   0.739  dma_0/pcie_7x_v1_7_i/gt_top_i/pl_ltssm_state_q_0 (dma_0/pcie_7x_v1_7_i/gt_top_i/pl_ltssm_state_q<0>)
     LUT6:I0->O            8   0.053   0.648  dma_0/pcie_7x_v1_7_i/gt_top_i/plm_in_l0<5>1 (dma_0/pcie_7x_v1_7_i/gt_top_i/plm_in_l0)
     LUT3:I0->O            3   0.053   0.413  dma_0/pcie_7x_v1_7_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/_n0097_01 (dma_0/pcie_7x_v1_7_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/_n0097_0)
     FDR:R                     0.325          dma_0/pcie_7x_v1_7_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    ----------------------------------------
    Total                      2.513ns (0.713ns logic, 1.800ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rgmii_rxc_0'
  Total number of paths / destination ports: 11 / 10
-------------------------------------------------------------------------
Offset:              0.555ns (Levels of Logic = 1)
  Source:            nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_ctl_in:Q1 (PAD)
  Destination:       nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/gmii_rxer_in_reg (FF)
  Destination Clock: rgmii_rxc_0 rising

  Data Path: nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_ctl_in:Q1 to nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/gmii_rxer_in_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q1           2   0.000   0.491  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_ctl_in (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/gmii_rx_dv_int)
     LUT2:I0->O            1   0.053   0.000  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/Mxor_gmii_rx_er_reg_xo<0>1 (nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/gmii_rx_er_int)
     FDC:D                     0.011          nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/gmii_rxer_in_reg
    ----------------------------------------
    Total                      0.555ns (0.064ns logic, 0.491ns route)
                                       (11.5% logic, 88.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rgmii_rxc_1'
  Total number of paths / destination ports: 11 / 10
-------------------------------------------------------------------------
Offset:              0.555ns (Levels of Logic = 1)
  Source:            nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_ctl_in:Q1 (PAD)
  Destination:       nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/gmii_rxer_in_reg (FF)
  Destination Clock: rgmii_rxc_1 rising

  Data Path: nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_ctl_in:Q1 to nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/gmii_rxer_in_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q1           2   0.000   0.491  nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_ctl_in (nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/gmii_rx_dv_int)
     LUT2:I0->O            1   0.053   0.000  nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/Mxor_gmii_rx_er_reg_xo<0>1 (nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/gmii_rx_er_int)
     FDC:D                     0.011          nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/gmii_rxer_in_reg
    ----------------------------------------
    Total                      0.555ns (0.064ns logic, 0.491ns route)
                                       (11.5% logic, 88.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rgmii_rxc_2'
  Total number of paths / destination ports: 11 / 10
-------------------------------------------------------------------------
Offset:              0.555ns (Levels of Logic = 1)
  Source:            nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_ctl_in:Q1 (PAD)
  Destination:       nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/gmii_rxer_in_reg (FF)
  Destination Clock: rgmii_rxc_2 rising

  Data Path: nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_ctl_in:Q1 to nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/gmii_rxer_in_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q1           2   0.000   0.491  nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_ctl_in (nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/gmii_rx_dv_int)
     LUT2:I0->O            1   0.053   0.000  nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/Mxor_gmii_rx_er_reg_xo<0>1 (nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/gmii_rx_er_int)
     FDC:D                     0.011          nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/gmii_rxer_in_reg
    ----------------------------------------
    Total                      0.555ns (0.064ns logic, 0.491ns route)
                                       (11.5% logic, 88.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rgmii_rxc_3'
  Total number of paths / destination ports: 11 / 10
-------------------------------------------------------------------------
Offset:              0.555ns (Levels of Logic = 1)
  Source:            nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_ctl_in:Q1 (PAD)
  Destination:       nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/gmii_rxer_in_reg (FF)
  Destination Clock: rgmii_rxc_3 rising

  Data Path: nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_ctl_in:Q1 to nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/gmii_rxer_in_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q1           2   0.000   0.491  nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_ctl_in (nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/gmii_rx_dv_int)
     LUT2:I0->O            1   0.053   0.000  nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/Mxor_gmii_rx_er_reg_xo<0>1 (nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/gmii_rx_er_int)
     FDC:D                     0.011          nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/ucsd_gig_eth_mac/mac_rx/gmii_rxer_in_reg
    ----------------------------------------
    Total                      0.555ns (0.064ns logic, 0.491ns route)
                                       (11.5% logic, 88.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.699ns (Levels of Logic = 2)
  Source:            clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst:LOCKED (PAD)
  Destination:       reset_0/reset_0/EXT_LPF/lpf_int (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0 rising

  Data Path: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst:LOCKED to reset_0/reset_0/EXT_LPF/lpf_int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MMCME2_ADV:LOCKED      1   0.000   0.000  clock_generator_0/MMCM1_INST/MMCM_ADV_inst (LOCKED)
     end scope: 'clock_generator_0:LOCKED'
     begin scope: 'reset_0:Dcm_locked'
     LUT4:I0->O            1   0.053   0.000  reset_0/EXT_LPF/lpf_exr_Dcm_locked_OR_7_o1 (reset_0/EXT_LPF/lpf_exr_Dcm_locked_OR_7_o)
     FD:D                      0.011          reset_0/EXT_LPF/lpf_int
    ----------------------------------------
    Total                      0.699ns (0.699ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2'
  Total number of paths / destination ports: 576 / 485
-------------------------------------------------------------------------
Offset:              2.658ns (Levels of Logic = 5)
  Source:            dma_0/dma_0/pcie_7x_v1_7_i/pcie_top_i/pcie_7x_i/pcie_block_i:TRNRSOF (PAD)
  Destination:       dma_0/dma_0/pcie_7x_v1_7_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel (FF)
  Destination Clock: dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rising

  Data Path: dma_0/dma_0/pcie_7x_v1_7_i/pcie_top_i/pcie_7x_i/pcie_block_i:TRNRSOF to dma_0/dma_0/pcie_7x_v1_7_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PCIE_2_1:TRNRSOF       5   0.000   0.766  dma_0/pcie_7x_v1_7_i/pcie_top_i/pcie_7x_i/pcie_block_i (dma_0/pcie_7x_v1_7_i/pcie_top_i/trn_rsof)
     LUT6:I0->O            5   0.053   0.440  dma_0/pcie_7x_v1_7_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_4610_o111 (dma_0/pcie_7x_v1_7_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_4610_o11)
     LUT2:I1->O            1   0.053   0.602  dma_0/pcie_7x_v1_7_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_glue_set_SW0 (N110)
     LUT6:I3->O            1   0.053   0.000  dma_0/pcie_7x_v1_7_i/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/null_is_eof<1>13_SW2_F (N160)
     MUXF7:I0->O           1   0.214   0.413  dma_0/pcie_7x_v1_7_i/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/null_is_eof<1>13_SW2 (N141)
     LUT6:I5->O            1   0.053   0.000  dma_0/pcie_7x_v1_7_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_glue_set (dma_0/pcie_7x_v1_7_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_glue_set)
     FDR:D                     0.011          dma_0/pcie_7x_v1_7_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel
    ----------------------------------------
    Total                      2.658ns (0.437ns logic, 2.221ns route)
                                       (16.4% logic, 83.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              1.244ns (Levels of Logic = 1)
  Source:            dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i:LOCKED (PAD)
  Destination:       dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/reg_clock_locked (FF)
  Destination Clock: dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rising

  Data Path: dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i:LOCKED to dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/reg_clock_locked
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MMCME2_ADV:LOCKED      3   0.000   0.413  dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i (dma_0/pcie_7x_v1_7_i/gt_top_i/clock_locked)
     INV:I->O              7   0.067   0.439  dma_0/pcie_7x_v1_7_i/gt_top_i/clock_locked_inv1_INV_0 (dma_0/pcie_7x_v1_7_i/gt_top_i/clock_locked_inv)
     FDC:CLR                   0.325          dma_0/pcie_7x_v1_7_i/gt_top_i/pl_ltssm_state_q_0
    ----------------------------------------
    Total                      1.244ns (0.392ns logic, 0.852ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1'
  Total number of paths / destination ports: 137 / 137
-------------------------------------------------------------------------
Offset:              1.023ns (Levels of Logic = 0)
  Source:            dma_0/dma_0/pcie_7x_v1_7_i/pcie_top_i/pcie_7x_i/pcie_block_i:MIMTXWDATA68 (PAD)
  Destination:       dma_0/dma_0/pcie_7x_v1_7_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Destination Clock: dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rising

  Data Path: dma_0/dma_0/pcie_7x_v1_7_i/pcie_top_i/pcie_7x_i/pcie_block_i:MIMTXWDATA68 to dma_0/dma_0/pcie_7x_v1_7_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PCIE_2_1:MIMTXWDATA68    1   0.000   0.399  dma_0/pcie_7x_v1_7_i/pcie_top_i/pcie_7x_i/pcie_block_i (dma_0/pcie_7x_v1_7_i/pcie_top_i/pcie_7x_i/mim_tx_wdata<68>)
     RAMB36E1:DIADI14          0.624          dma_0/pcie_7x_v1_7_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    ----------------------------------------
    Total                      1.023ns (0.624ns logic, 0.399ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT3'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.006ns (Levels of Logic = 2)
  Source:            nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/txdata_out_bus[3].rgmii_txd_out (FF)
  Destination:       rgmii_txd_0<3> (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT3 rising

  Data Path: nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/txdata_out_bus[3].rgmii_txd_out to rgmii_txd_0<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.399  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/txdata_out_bus[3].rgmii_txd_out (rgmii_txd<3>)
     end scope: 'nf1_cml_interface_0:rgmii_txd<3>'
     OBUF:I->O                 0.000          rgmii_txd_0_3_OBUF (rgmii_txd_0<3>)
    ----------------------------------------
    Total                      1.006ns (0.607ns logic, 0.399ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0'
  Total number of paths / destination ports: 18 / 9
-------------------------------------------------------------------------
Offset:              2.282ns (Levels of Logic = 7)
  Source:            microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/Sl_Rdy (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1:DI (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0 rising

  Data Path: microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/Sl_Rdy to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1:DI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.282   0.485  microblaze_0_d_bram_ctrl/Sl_Rdy (microblaze_0_d_bram_ctrl/Sl_Rdy)
     LUT2:I0->O            3   0.053   0.499  microblaze_0_d_bram_ctrl/Sl_Ready_i1 (Sl_Ready)
     end scope: 'microblaze_0_d_bram_ctrl:Sl_Ready'
     begin scope: 'microblaze_0_dlmb:Sl_Ready<0>'
     end scope: 'microblaze_0_dlmb:LMB_Ready'
     begin scope: 'microblaze_0:DREADY'
     LUT2:I0->O            1   0.053   0.000  microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1 (microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N)
     MUXCY_L:S->LO         1   0.291   0.000  microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready)
     MUXCY_L:CI->LO        1   0.015   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N)
     MUXCY_L:CI->LO      204   0.015   0.589  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I (Trace_MEM_PipeRun)
    AND2B1L:DI                 0.000          microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    ----------------------------------------
    Total                      2.282ns (0.709ns logic, 1.573ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT4'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.006ns (Levels of Logic = 2)
  Source:            nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_txc_ddr (FF)
  Destination:       rgmii_txc_0 (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT4 rising

  Data Path: nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_txc_ddr to rgmii_txc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.399  nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_txc_ddr (rgmii_txc)
     end scope: 'nf1_cml_interface_0:rgmii_txc'
     OBUF:I->O                 0.000          rgmii_txc_0_OBUF (rgmii_txc_0)
    ----------------------------------------
    Total                      1.006ns (0.607ns logic, 0.399ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2'
  Total number of paths / destination ports: 99 / 84
-------------------------------------------------------------------------
Offset:              1.986ns (Levels of Logic = 3)
  Source:            dma_0/dma_0/u_dma/u_pcie_tx/trn_tsrc_rdy_n_reg (FF)
  Destination:       dma_0/dma_0/pcie_7x_v1_7_i/pcie_top_i/pcie_7x_i/pcie_block_i:CFGPMTURNOFFOKN (PAD)
  Source Clock:      dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rising

  Data Path: dma_0/dma_0/u_dma/u_pcie_tx/trn_tsrc_rdy_n_reg to dma_0/dma_0/pcie_7x_v1_7_i/pcie_top_i/pcie_7x_i/pcie_block_i:CFGPMTURNOFFOKN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             8   0.282   0.681  trn_tsrc_rdy_n_reg (trn_tsrc_rdy_n)
     end scope: 'dma_0/dma_0/u_dma/u_pcie_tx:trn_tsrc_rdy_n'
     end scope: 'dma_0/dma_0/u_dma:trn_tsrc_rdy_n'
     LUT4:I0->O            5   0.053   0.512  dma_0/pcie_7x_v1_7_i/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/axi_thrtl_ok1 (dma_0/pcie_7x_v1_7_i/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/axi_thrtl_ok)
     LUT6:I4->O            2   0.053   0.405  dma_0/pcie_7x_v1_7_i/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/Mmux_cfg_turnoff_ok11 (dma_0/pcie_7x_v1_7_i/pcie_top_i/cfg_turnoff_ok_w)
    PCIE_2_1:CFGPMTURNOFFOKN        0.000          dma_0/pcie_7x_v1_7_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ----------------------------------------
    Total                      1.986ns (0.388ns logic, 1.598ns route)
                                       (19.5% logic, 80.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz'
  Total number of paths / destination ports: 109 / 97
-------------------------------------------------------------------------
Offset:              1.363ns (Levels of Logic = 1)
  Source:            dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_1 (FF)
  Destination:       dma_0/dma_0/pcie_7x_v1_7_i/pcie_top_i/pcie_7x_i/pcie_block_i:PIPERX0CHARISK1 (PAD)
  Source Clock:      dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rising

  Data Path: dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_1 to dma_0/dma_0/pcie_7x_v1_7_i/pcie_top_i/pcie_7x_i/pcie_block_i:PIPERX0CHARISK1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.282   0.629  dma_0/pcie_7x_v1_7_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_1 (dma_0/pcie_7x_v1_7_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q<1>)
     LUT3:I0->O            1   0.053   0.399  dma_0/pcie_7x_v1_7_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_USER_RXCHARISK<1>11 (dma_0/pcie_7x_v1_7_i/pipe_rx0_char_is_k_gt<1>)
    PCIE_2_1:PIPERX0CHARISK1        0.000          dma_0/pcie_7x_v1_7_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ----------------------------------------
    Total                      1.363ns (0.335ns logic, 1.028ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 89 / 88
-------------------------------------------------------------------------
Delay:               0.472ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst:RST (PAD)

  Data Path: reset to clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.405  reset_IBUF (reset_IBUF)
     begin scope: 'clock_generator_0:RST'
     INV:I->O              0   0.067   0.000  clock_generator_0/MMCM1_INST/rsti1_INV_0 (clock_generator_0/MMCM1_INST/rsti)
    MMCME2_ADV:RST             0.000          clock_generator_0/MMCM1_INST/MMCM_ADV_inst
    ----------------------------------------
    Total                      0.472ns (0.067ns logic, 0.405ns route)
                                       (14.2% logic, 85.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
---------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------------+---------+---------+---------+---------+
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0                                  |    5.965|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT1                                  |    3.296|         |         |         |
dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2|    1.714|         |         |         |
---------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT1
---------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------------+---------+---------+---------+---------+
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0                                  |    4.348|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT1                                  |   10.018|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT3                                  |    0.759|         |         |         |
dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2|    3.449|         |         |         |
nf1_cml_interface_0/N0                                                                 |    2.635|         |         |         |
nf1_cml_interface_1/N0                                                                 |    2.635|         |         |         |
nf1_cml_interface_2/N0                                                                 |    2.635|         |         |         |
nf1_cml_interface_3/N0                                                                 |    2.635|         |         |         |
rgmii_rxc_0                                                                            |    0.698|         |         |         |
rgmii_rxc_1                                                                            |    0.698|         |         |         |
rgmii_rxc_2                                                                            |    0.698|         |         |         |
rgmii_rxc_3                                                                            |    0.698|         |         |         |
---------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT2
-----------------------------------------------------+---------+---------+---------+---------+
                                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------+---------+---------+---------+---------+
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0|    1.838|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT2|    1.564|         |         |         |
-----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT3
-----------------------------------------------------+---------+---------+---------+---------+
                                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------+---------+---------+---------+---------+
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0|    1.838|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT1|    0.706|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT3|    5.035|         |         |         |
-----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT4
-----------------------------------------------------+---------+---------+---------+---------+
                                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------+---------+---------+---------+---------+
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0|    1.524|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT4|    0.692|         |         |         |
-----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
-----------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------------------------+---------+---------+---------+---------+
dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz|    2.513|         |         |         |
dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  |    0.779|         |         |         |
-----------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
---------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------------+---------+---------+---------+---------+
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0                                  |    2.078|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT1                                  |    6.146|         |         |         |
dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2|    9.676|         |         |         |
---------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rgmii_rxc_0
-----------------------------------------------------+---------+---------+---------+---------+
                                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------+---------+---------+---------+---------+
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0|    1.838|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT1|    0.712|         |         |         |
rgmii_rxc_0                                          |    4.934|         |         |         |
-----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rgmii_rxc_1
-----------------------------------------------------+---------+---------+---------+---------+
                                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------+---------+---------+---------+---------+
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0|    1.838|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT1|    0.712|         |         |         |
rgmii_rxc_1                                          |    4.934|         |         |         |
-----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rgmii_rxc_2
-----------------------------------------------------+---------+---------+---------+---------+
                                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------+---------+---------+---------+---------+
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0|    1.838|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT1|    0.712|         |         |         |
rgmii_rxc_2                                          |    4.934|         |         |         |
-----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rgmii_rxc_3
-----------------------------------------------------+---------+---------+---------+---------+
                                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------+---------+---------+---------+---------+
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0|    1.838|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT1|    0.712|         |         |         |
rgmii_rxc_3                                          |    4.934|         |         |         |
-----------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 113.00 secs
Total CPU time to Xst completion: 112.09 secs
 
--> 


Total memory usage is 1147444 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :  721 (   0 filtered)

*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7k325tffg676-1 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7k325tffg676-1 -implement xflow.opt system.ngc  
.... Copying flowfile /opt/Xilinx/14.6/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation 

Using Flow File:
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/fpga.flw 
Using Option File(s): 
 /home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/xflow.op
t 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg676-1 -nt timestamp -bm system.bmm
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system.n
gc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7k325tffg676-1 -nt timestamp -bm system.bmm
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system.ng
c -uc system.ucf system.ngd

Reading NGO file
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system.n
gc" ...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_n
f1_cml_interface_0_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_n
f1_cml_interface_1_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_n
f1_cml_interface_2_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_n
f1_cml_interface_3_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_r
eset_0_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_c
lock_generator_0_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_r
s232_uart_1_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_d
ma_0_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_o
penflow_datapath_0_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_n
f10_axis_converter_5_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_n
f10_axis_converter_6_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_n
f10_axis_converter_7_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_n
f10_axis_converter_8_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_m
icroblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_m
icroblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_a
xi_interconnect_0_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_n
f10_axis_converter_0_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_n
f10_axis_converter_1_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_n
f10_axis_converter_2_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_n
f10_axis_converter_3_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_n
f10_axis_converter_4_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_n
f10_axis_converter_9_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_n
f10_input_arbiter_0_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_n
f10_bram_output_queues_0_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_n
f10_identifier_0_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_m
icroblaze_0_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_m
icroblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_m
icroblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_a
xi_timebase_wdt_0_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_m
dio_0_wrapper.ngc"...
Loading design module
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_m
icroblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_m
icroblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_m
icroblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_a
xi_interconnect_0_wrapper.ncf" to module "axi_interconnect_0"...
Checking Constraint Associations...
Applying constraints in
"/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/implementation/system_m
icroblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_b
   lock/rgmii_interface/bufr_rgmii_rx_clk' of type BUFR has been changed from
   'VIRTEX4' to '7SERIES' to correct post-ngdbuild and timing simulation for
   this primitive.  In order for functional simulation to be correct, the value
   of SIM_DEVICE should be changed in this same manner in the source netlist or
   constraint file. For additional information on retargeting this primitive to
   7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_b
   lock/rgmii_interface/bufr_rgmii_rx_clk' of type BUFR has been changed from
   'VIRTEX4' to '7SERIES' to correct post-ngdbuild and timing simulation for
   this primitive.  In order for functional simulation to be correct, the value
   of SIM_DEVICE should be changed in this same manner in the source netlist or
   constraint file. For additional information on retargeting this primitive to
   7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_b
   lock/rgmii_interface/bufr_rgmii_rx_clk' of type BUFR has been changed from
   'VIRTEX4' to '7SERIES' to correct post-ngdbuild and timing simulation for
   this primitive.  In order for functional simulation to be correct, the value
   of SIM_DEVICE should be changed in this same manner in the source netlist or
   constraint file. For additional information on retargeting this primitive to
   7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_b
   lock/rgmii_interface/bufr_rgmii_rx_clk' of type BUFR has been changed from
   'VIRTEX4' to '7SERIES' to correct post-ngdbuild and timing simulation for
   this primitive.  In order for functional simulation to be correct, the value
   of SIM_DEVICE should be changed in this same manner in the source netlist or
   constraint file. For additional information on retargeting this primitive to
   7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_0' of type RAMB36E1
   has been changed from 'VIRTEX6' to '7SERIES' to correct post-ngdbuild and
   timing simulation for this primitive.  In order for functional simulation to
   be correct, the value of SIM_DEVICE should be changed in this same manner in
   the source netlist or constraint file. For additional information on
   retargeting this primitive to 7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_1' of type RAMB36E1
   has been changed from 'VIRTEX6' to '7SERIES' to correct post-ngdbuild and
   timing simulation for this primitive.  In order for functional simulation to
   be correct, the value of SIM_DEVICE should be changed in this same manner in
   the source netlist or constraint file. For additional information on
   retargeting this primitive to 7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_2' of type RAMB36E1
   has been changed from 'VIRTEX6' to '7SERIES' to correct post-ngdbuild and
   timing simulation for this primitive.  In order for functional simulation to
   be correct, the value of SIM_DEVICE should be changed in this same manner in
   the source netlist or constraint file. For additional information on
   retargeting this primitive to 7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_3' of type RAMB36E1
   has been changed from 'VIRTEX6' to '7SERIES' to correct post-ngdbuild and
   timing simulation for this primitive.  In order for functional simulation to
   be correct, the value of SIM_DEVICE should be changed in this same manner in
   the source netlist or constraint file. For additional information on
   retargeting this primitive to 7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_0/axi_interconnect_0\/mi_converter_b
   ank\/gen_conv_slot[8].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_0_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_0/axi_interconnect_0\/mi_converter_b
   ank\/gen_conv_slot[8].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_0_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_0/axi_interconnect_0\/mi_converter_b
   ank\/gen_conv_slot[10].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0
   TNM = FFS:axi_interconnect_0_reset_resync>: No instances of type FFS were
   found under block
   "axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].cl
   ock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_0/axi_interconnect_0\/mi_converter_b
   ank\/gen_conv_slot[10].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0
   TNM = FFS:axi_interconnect_0_reset_resync>: No instances of type FFS were
   found under block
   "axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].cl
   ock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_0/axi_interconnect_0\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_0_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_0/axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clo
   ck_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:119 - Constraint <NET "clk_in" CLOCK_DEDICATED_ROUTE =
   BACKBONE;> [system.ucf(204)]: This constraint cannot be distributed from the
   design objects matching 'NET "clk_in"' because those design objects do not
   contain or drive any instances of the correct type.

WARNING:ConstraintSystem - Constraint <NET "*/dma_0/pcie_clk" TNM_NET =
   "SYSCLK";> [system.ucf(440)] was not distributed to the output pin
   QPLLOUTREFCLK of block
   dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_comm
   on.qpll_wrapper_i/gtx_common.gtxe2_common_i because the signal path to this
   output pin depends upon block attribute settings. Constraint distribution
   does not support attribute dependent distribution.

WARNING:ConstraintSystem - Constraint <NET "*/dma_0/pcie_clk" TNM_NET =
   "SYSCLK";> [system.ucf(440)] was not distributed to the output pin TXOUTCLK
   of block
   dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_ch
   annel.gtxe2_channel_i because the signal path to this output pin depends upon
   block attribute settings. Constraint distribution does not support attribute
   dependent distribution.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_0_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_0_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_0_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_0_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_0_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'clk_in', used in period specification
   'TS_clk_in', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT3" TS_clk_in /
   0.625 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'clk_in', used in period specification
   'TS_clk_in', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT1" TS_clk_in /
   0.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'clk_in', used in period specification
   'TS_clk_in', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_clk_in /
   0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'clk_in', used in period specification
   'TS_clk_in', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT4 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT4" TS_clk_in /
   0.625 PHASE 2000 ps HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'clk_in', used in period specification
   'TS_clk_in', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT2" TS_clk_in HIGH
   50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N3' has no driver
WARNING:NgdBuild:478 - clock net
   openflow_datapath_0/openflow_datapath_0/action_processor_group[0].action_proc
   essor/aresetn_inv_BUFG with clock driver
   openflow_datapath_0/openflow_datapath_0/action_processor_group[0].action_proc
   essor/aresetn_inv_BUFG drives no clock pins
WARNING:NgdBuild:478 - clock net
   nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv_BUFG with clock
   driver nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv_BUFG drives
   no clock pins
WARNING:NgdBuild:478 - clock net
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LI
   TE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG with clock driver
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LI
   TE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  30

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 3 min  34 sec
Total CPU time to NGDBUILD completion:  3 min  33 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -mt 4 -o system_map.ncd -w -pr b -ol high -timing -t 42 -detail system.ngd
system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "7k325tffg676-1".
WARNING:Map:292 - This current release of ISE limits the number of cores used by
   the Placer to 2.  Setting -mt to 2.
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
WARNING:LIT:701 - PAD symbol "dma_0_pcie_clk_p_pin" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pcie_clk_p_pin" is not constrained (LOC) to
   a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_2_rxn_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_2_rxn_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_2_rxp_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_2_rxp_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_1_rxn_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_1_rxn_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_0_rxp_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_0_rxp_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_0_rxn_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_0_rxn_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_3_rxp_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_3_rxp_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_1_rxp_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_1_rxp_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pcie_clk_n_pin" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pcie_clk_n_pin" is not constrained (LOC) to
   a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_3_rxn_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_3_rxn_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_2_txn_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_2_txn_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_2_txp_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_2_txp_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_0_txp_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_0_txp_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_1_txp_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_1_txp_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_3_txn_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_3_txn_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_0_txn_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_0_txn_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_1_txn_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_1_txn_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_3_txp_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_3_txp_pin" is not constrained (LOC)
   to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_PReset_to_UCSD_FFs_path" TIG ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd" TO TIMEGRP "gtx_clk" 7.8 ns
   DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP "rx_fifo_rd_to_wr" TO TIMEGRP "gtx_clk" 7.8 ns
   DATAPATHONLY ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 mins 56 secs 
Total CPU  time at the beginning of Placer: 2 mins 54 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:47430ae6) REAL time: 3 mins 19 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:47430ae6) REAL time: 3 mins 24 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a7067dd6) REAL time: 3 mins 24 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

......


There are 14 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y4>
  key resource utilizations (used/available): edge-bufios - 4/4; bufrs - 0/0; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  90  |  0  |  0 |   50   |   50   | 32000 |  9200 | 22800 |  60  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  90  |  0  |  0 |   50   |   50   | 32000 |  9200 | 22800 |  60  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  90  |  0  |  0 |   50   |   50   | 27200 |  9200 | 18000 |  60  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 14  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# Regional-Clock "nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int"
driven by "BUFR_X0Y19"
INST
"nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufr_rgmii_rx_clk" LOC
= "BUFR_X0Y19" ;
NET "nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" TNM_NET =
"TN_nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" ;
TIMEGRP "TN_nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" AREA_GROUP
= "CLKAG_nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" ;
AREA_GROUP "CLKAG_nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int"
RANGE = CLOCKREGION_X0Y4;


# Regional-Clock "nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int"
driven by "BUFR_X0Y18"
INST
"nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufr_rgmii_rx_clk" LOC
= "BUFR_X0Y18" ;
NET "nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" TNM_NET =
"TN_nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" ;
TIMEGRP "TN_nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" AREA_GROUP
= "CLKAG_nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" ;
AREA_GROUP "CLKAG_nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int"
RANGE = CLOCKREGION_X0Y4;


# Regional-Clock "nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int"
driven by "BUFR_X0Y17"
INST
"nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufr_rgmii_rx_clk" LOC
= "BUFR_X0Y17" ;
NET "nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" TNM_NET =
"TN_nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" ;
TIMEGRP "TN_nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" AREA_GROUP
= "CLKAG_nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" ;
AREA_GROUP "CLKAG_nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int"
RANGE = CLOCKREGION_X0Y4;


# Regional-Clock "nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int"
driven by "BUFR_X0Y16"
INST
"nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufr_rgmii_rx_clk" LOC
= "BUFR_X0Y16" ;
NET "nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" TNM_NET =
"TN_nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" ;
TIMEGRP "TN_nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" AREA_GROUP
= "CLKAG_nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" ;
AREA_GROUP "CLKAG_nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int"
RANGE = CLOCKREGION_X0Y4;


# IO-Clock
"nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
driven by "BUFIO_X0Y19"
INST
"nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufio_rgmii_rx_clk"
LOC = "BUFIO_X0Y19" ;
NET
"nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
TNM_NET =
"TN_nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
;
TIMEGRP
"TN_nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
AREA_GROUP =
"CLKAG_nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_buf
io" ;
AREA_GROUP
"CLKAG_nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_buf
io" RANGE = CLOCKREGION_X0Y4;


# IO-Clock
"nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
driven by "BUFIO_X0Y16"
INST
"nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufio_rgmii_rx_clk"
LOC = "BUFIO_X0Y16" ;
NET
"nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
TNM_NET =
"TN_nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
;
TIMEGRP
"TN_nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
AREA_GROUP =
"CLKAG_nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_buf
io" ;
AREA_GROUP
"CLKAG_nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_buf
io" RANGE = CLOCKREGION_X0Y4;


# IO-Clock
"nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
driven by "BUFIO_X0Y17"
INST
"nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufio_rgmii_rx_clk"
LOC = "BUFIO_X0Y17" ;
NET
"nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
TNM_NET =
"TN_nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
;
TIMEGRP
"TN_nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
AREA_GROUP =
"CLKAG_nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_buf
io" ;
AREA_GROUP
"CLKAG_nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_buf
io" RANGE = CLOCKREGION_X0Y4;


# IO-Clock
"nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
driven by "BUFIO_X0Y18"
INST
"nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufio_rgmii_rx_clk"
LOC = "BUFIO_X0Y18" ;
NET
"nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
TNM_NET =
"TN_nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
;
TIMEGRP
"TN_nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
AREA_GROUP =
"CLKAG_nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_buf
io" ;
AREA_GROUP
"CLKAG_nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_buf
io" RANGE = CLOCKREGION_X0Y4;


.........
WARNING:Place:1439 - A clock IOB / MMCM clock component pair have been found that are not placed at an optimal clock IOB
   / MMCM site pair. The clock IOB component <clk_in_p> is placed at site <AA3>. The corresponding MMCM component
   <clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst> is placed at site <MMCME2_ADV_X0Y4>. Because the
   CLOCK_DEDICATED_ROUTE=BACKBONE constraint is set, the clock IOB needs to be in the same half-side of the chip as the
   MMCM.You may want to analyze why this problem exists and correct it. Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:5afac2e7) REAL time: 4 mins 9 secs 

........................................
....
.....................................................................................................
Phase 5.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 14
# Number of Global Clock Networks: 13
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i" LOC = "BUFGCTRL_X0Y14" ;
INST "clock_generator_0/clock_generator_0/MMCM1_CLKOUT4_BUFG_INST" LOC = "BUFGCTRL_X0Y26" ;
INST "dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1" LOC = "BUFGCTRL_X0Y12" ;
INST "clock_generator_0/clock_generator_0/MMCM1_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y31" ;
INST "clock_generator_0/clock_generator_0/MMCM1_CLKOUT2_BUFG_INST" LOC = "BUFGCTRL_X0Y22" ;
INST "dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i" LOC = "BUFGCTRL_X0Y11" ;
INST "openflow_datapath_0/openflow_datapath_0/action_processor_group[0].action_processor/aresetn_inv_BUFG" LOC = "BUFGCTRL_X0Y28" ;
INST "nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" LOC = "BUFGCTRL_X0Y5" ;
INST "clock_generator_0/clock_generator_0/MMCM1_CLKOUT3_BUFG_INST" LOC = "BUFGCTRL_X0Y17" ;
INST "dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1" LOC = "BUFGCTRL_X0Y4" ;
INST "dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1" LOC = "BUFGCTRL_X0Y9" ;
INST "nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv_BUFG" LOC = "BUFGCTRL_X0Y21" ;
INST "clock_generator_0/clock_generator_0/MMCM1_CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y23" ;
INST "clk_in_p" LOC = "AA3" ;
INST "nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufr_rgmii_rx_clk" LOC = "BUFR_X0Y19" ;
INST "nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufr_rgmii_rx_clk" LOC = "BUFR_X0Y16" ;
INST "nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufr_rgmii_rx_clk" LOC = "BUFR_X0Y17" ;
INST "nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufr_rgmii_rx_clk" LOC = "BUFR_X0Y18" ;
INST "dma_0/dma_0/refclk_ibuf" LOC = "IBUFDS_GTE2_X0Y0" ;
INST "dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i" LOC = "MMCME2_ADV_X0Y2" ;
INST "clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst" LOC = "MMCME2_ADV_X0Y4" ;
INST "dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i" LOC = "GTXE2_COMMON_X0Y0" ;
INST "dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i" LOC = "GTXE2_CHANNEL_X0Y0" ;
INST "dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i" LOC = "GTXE2_CHANNEL_X0Y1" ;
INST "dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i" LOC = "GTXE2_CHANNEL_X0Y2" ;
INST "dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i" LOC = "GTXE2_CHANNEL_X0Y3" ;

# dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/clk_dclk driven by BUFGCTRL_X0Y14
NET "dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/clk_dclk" TNM_NET = "TN_dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/clk_dclk" ;
TIMEGRP "TN_dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/clk_dclk" AREA_GROUP = "CLKAG_dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/clk_dclk" ;
AREA_GROUP "CLKAG_dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/clk_dclk" RANGE =   CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# gtx_clk90 driven by BUFGCTRL_X0Y26
NET "gtx_clk90" TNM_NET = "TN_gtx_clk90" ;
TIMEGRP "TN_gtx_clk90" AREA_GROUP = "CLKAG_gtx_clk90" ;
AREA_GROUP "CLKAG_gtx_clk90" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/clk_oobclk driven by BUFGCTRL_X0Y12
NET "dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/clk_oobclk" TNM_NET = "TN_dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/clk_oobclk" ;
TIMEGRP "TN_dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/clk_oobclk" AREA_GROUP = "CLKAG_dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/clk_oobclk" ;
AREA_GROUP "CLKAG_dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/clk_oobclk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# control_clk driven by BUFGCTRL_X0Y31
NET "control_clk" TNM_NET = "TN_control_clk" ;
TIMEGRP "TN_control_clk" AREA_GROUP = "CLKAG_control_clk" ;
AREA_GROUP "CLKAG_control_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# ref_clk driven by BUFGCTRL_X0Y22
NET "ref_clk" TNM_NET = "TN_ref_clk" ;
TIMEGRP "TN_ref_clk" AREA_GROUP = "CLKAG_ref_clk" ;
AREA_GROUP "CLKAG_ref_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk driven by BUFGCTRL_X0Y11
NET "dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk" TNM_NET = "TN_dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk" ;
TIMEGRP "TN_dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk" AREA_GROUP = "CLKAG_dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk" ;
AREA_GROUP "CLKAG_dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# openflow_datapath_0/openflow_datapath_0/action_processor_group[0].action_processor/aresetn_inv_BUFG driven by BUFGCTRL_X0Y28
NET "openflow_datapath_0/openflow_datapath_0/action_processor_group[0].action_processor/aresetn_inv_BUFG" TNM_NET = "TN_openflow_datapath_0/openflow_datapath_0/action_processor_group[0].action_processor/aresetn_inv_BUFG" ;
TIMEGRP "TN_openflow_datapath_0/openflow_datapath_0/action_processor_group[0].action_processor/aresetn_inv_BUFG" AREA_GROUP = "CLKAG_openflow_datapath_0/openflow_datapath_0/action_processor_group[0].action_processor/aresetn_inv_BUFG" ;
AREA_GROUP "CLKAG_openflow_datapath_0/openflow_datapath_0/action_processor_group[0].action_processor/aresetn_inv_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG driven by BUFGCTRL_X0Y5
NET "nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" TNM_NET = "TN_nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" ;
TIMEGRP "TN_nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" AREA_GROUP = "CLKAG_nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" ;
AREA_GROUP "CLKAG_nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# gtx_clk driven by BUFGCTRL_X0Y17
NET "gtx_clk" TNM_NET = "TN_gtx_clk" ;
TIMEGRP "TN_gtx_clk" AREA_GROUP = "CLKAG_gtx_clk" ;
AREA_GROUP "CLKAG_gtx_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# dma_0/dma_0/pcie_7x_v1_7_i/user_clk driven by BUFGCTRL_X0Y4
NET "dma_0/dma_0/pcie_7x_v1_7_i/user_clk" TNM_NET = "TN_dma_0/dma_0/pcie_7x_v1_7_i/user_clk" ;
TIMEGRP "TN_dma_0/dma_0/pcie_7x_v1_7_i/user_clk" AREA_GROUP = "CLKAG_dma_0/dma_0/pcie_7x_v1_7_i/user_clk" ;
AREA_GROUP "CLKAG_dma_0/dma_0/pcie_7x_v1_7_i/user_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# dma_0/dma_0/trn_clk_c driven by BUFGCTRL_X0Y9
NET "dma_0/dma_0/trn_clk_c" TNM_NET = "TN_dma_0/dma_0/trn_clk_c" ;
TIMEGRP "TN_dma_0/dma_0/trn_clk_c" AREA_GROUP = "CLKAG_dma_0/dma_0/trn_clk_c" ;
AREA_GROUP "CLKAG_dma_0/dma_0/trn_clk_c" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv_BUFG driven by BUFGCTRL_X0Y21
NET "nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv_BUFG" TNM_NET = "TN_nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv_BUFG" ;
TIMEGRP "TN_nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv_BUFG" AREA_GROUP = "CLKAG_nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv_BUFG" ;
AREA_GROUP "CLKAG_nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# core_clk driven by BUFGCTRL_X0Y23
NET "core_clk" TNM_NET = "TN_core_clk" ;
TIMEGRP "TN_core_clk" AREA_GROUP = "CLKAG_core_clk" ;
AREA_GROUP "CLKAG_core_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 14
Number of Global Clock Networks: 13

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      1 |   9200 |  32000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    306 |   1254 |control_clk
      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   2580 |   1215 |core_clk
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dma_0/dma_0/trn_clk_c
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1125 |openflow_datapath_0/openflow_datapath_0/action_processor_group[0].action_processor/aresetn_inv_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     20 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   2886 |   3594 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 3/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    120 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      1 |   9600 |  29600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    383 |control_clk
     16 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   3680 |   3675 |core_clk
      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   2549 |openflow_datapath_0/openflow_datapath_0/action_processor_group[0].action_processor/aresetn_inv_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   3680 |   6607 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      1 |   9200 |  32000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    104 |   3209 |control_clk
     19 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    470 |   3131 |core_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    292 |    200 |dma_0/dma_0/trn_clk_c
     13 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   3969 |openflow_datapath_0/openflow_datapath_0/action_processor_group[0].action_processor/aresetn_inv_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     33 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    866 |  10509 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    120 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      1 |   9600 |  29600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    200 |control_clk
     17 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1638 |   6286 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     76 |    209 |dma_0/dma_0/trn_clk_c
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   5113 |openflow_datapath_0/openflow_datapath_0/action_processor_group[0].action_processor/aresetn_inv_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     21 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1714 |  11808 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 6/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      1 |   9200 |  27200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    196 |control_clk
     15 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |   4689 |core_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     88 |    630 |dma_0/dma_0/trn_clk_c
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     56 |gtx_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   3366 |openflow_datapath_0/openflow_datapath_0/action_processor_group[0].action_processor/aresetn_inv_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     21 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    248 |   8938 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 3/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    120 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      1 |   9600 |  29600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     28 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    380 |   2930 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    322 |   1851 |dma_0/dma_0/trn_clk_c
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1769 |openflow_datapath_0/openflow_datapath_0/action_processor_group[0].action_processor/aresetn_inv_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     28 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    702 |   6550 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 6/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |     16 |      0 |      0 |      1 |   9200 |  27200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |control_clk
     20 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    202 |   4079 |core_clk
      5 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    617 |dma_0/dma_0/trn_clk_c
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    132 |gtx_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   2235 |openflow_datapath_0/openflow_datapath_0/action_processor_group[0].action_processor/aresetn_inv_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     25 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    202 |   7139 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 7/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     75 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      0 |   8400 |  25200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    176 |   2839 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    350 |dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/clk_dclk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    571 |dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/clk_oobclk
      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dma_0/dma_0/pcie_7x_v1_7_i/user_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1428 |dma_0/dma_0/trn_clk_c
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     91 |gtx_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1100 |openflow_datapath_0/openflow_datapath_0/action_processor_group[0].action_processor/aresetn_inv_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     26 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    184 |   6379 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 8/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |     16 |      0 |      0 |      1 |   9200 |  32000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     35 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    128 |   4043 |core_clk
      5 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1095 |dma_0/dma_0/trn_clk_c
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    138 |gtx_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |gtx_clk90
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    450 |nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    550 |openflow_datapath_0/openflow_datapath_0/action_processor_group[0].action_processor/aresetn_inv_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      7 |ref_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     40 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |    128 |   6311 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 5/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      0 |   8800 |  26400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    268 |   5763 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |dma_0/dma_0/pcie_7x_v1_7_i/gt_top_i/pipe_wrapper_i/clk_dclk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1432 |nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   2275 |nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    539 |openflow_datapath_0/openflow_datapath_0/action_processor_group[0].action_processor/aresetn_inv_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    268 |  10017 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      1 |   9200 |  32000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     19 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   2382 |core_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    133 |dma_0/dma_0/trn_clk_c
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    151 |gtx_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    861 |nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     21 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   3527 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      0 |   8800 |  26400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     31 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   4279 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    649 |nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1432 |nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    258 |openflow_datapath_0/openflow_datapath_0/action_processor_group[0].action_processor/aresetn_inv_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     31 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   6618 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      1 |   9200 |  32000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    164 |core_clk
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |gtx_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    320 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      0 |   8800 |  26400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    490 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |openflow_datapath_0/openflow_datapath_0/action_processor_group[0].action_processor/aresetn_inv_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    498 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 5.30  Global Clock Region Assignment (Checksum:5afac2e7) REAL time: 8 mins 55 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:5afac2e7) REAL time: 8 mins 56 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:5afac2e7) REAL time: 8 mins 57 secs 

Phase 8.8  Global Placement
.....................................
..............................................................................
......................................................................
...............................................................
Phase 8.8  Global Placement (Checksum:5983d96c) REAL time: 12 mins 58 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:5983d96c) REAL time: 13 mins 2 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:a082fcbf) REAL time: 15 mins 4 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:a082fcbf) REAL time: 15 mins 6 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:a082fcbf) REAL time: 15 mins 8 secs 

Total REAL time to Placer completion: 15 mins 14 secs 
Total CPU  time to Placer completion: 15 mins 46 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  313
Slice Logic Utilization:
  Number of Slice Registers:                59,963 out of 407,600   14%
    Number used as Flip Flops:              59,859
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:              104
  Number of Slice LUTs:                     62,960 out of 203,800   30%
    Number used as logic:                   54,476 out of 203,800   26%
      Number using O6 output only:          35,801
      Number using O5 output only:           8,481
      Number using O5 and O6:               10,194
      Number used as ROM:                        0
    Number used as Memory:                   5,163 out of  64,000    8%
      Number used as Dual Port RAM:            848
        Number using O6 output only:           192
        Number using O5 output only:            32
        Number using O5 and O6:                624
      Number used as Single Port RAM:           64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Shift Register:         4,251
        Number using O6 output only:         4,216
        Number using O5 output only:             3
        Number using O5 and O6:                 32
    Number used exclusively as route-thrus:  3,321
      Number with same-slice register load:  2,961
      Number with same-slice carry load:       360
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                22,488 out of  50,950   44%
  Number of LUT Flip Flop pairs used:       74,471
    Number with an unused Flip Flop:        23,876 out of  74,471   32%
    Number with an unused LUT:              11,511 out of  74,471   15%
    Number of fully used LUT-FF pairs:      39,084 out of  74,471   52%
    Number of unique control sets:           1,332
    Number of slice register sites lost
      to control set restrictions:           3,458 out of 407,600    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        59 out of     400   14%
    Number of LOCed IOBs:                       59 out of      59  100%
    IOB Flip Flops:                             49
    Number of bonded IPADs:                     10
    Number of bonded OPADs:                      8

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                219 out of     445   49%
    Number using RAMB36E1 only:                219
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 63 out of     890    7%
    Number using RAMB18E1 only:                 63
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     13 out of      32   40%
    Number used as BUFGs:                       12
    Number used as BUFGCTRLs:                    1
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:       20 out of     500    4%
    Number used as IDELAYE2s:                   20
    Number used as IDELAYE2_FINEDELAYs:          0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       22 out of     500    4%
    Number used as ILOGICE2s:                   22
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       26 out of     500    5%
    Number used as OLOGICE2s:                   26
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     168    0%
  Number of BUFRs:                               4 out of      40   10%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     840    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      4 out of      16   25%
    Number of LOCed GTXE2_CHANNELs:              4 out of       4  100%
  Number of GTXE2_COMMONs:                       1 out of       4   25%
  Number of IBUFDS_GTE2s:                        1 out of       8   12%
    Number of LOCed IBUFDS_GTE2s:                1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         1 out of      10   10%
  Number of IN_FIFOs:                            0 out of      40    0%
  Number of MMCME2_ADVs:                         2 out of      10   20%
    Number of LOCed MMCME2_ADVs:                 1 out of       2   50%
  Number of OUT_FIFOs:                           0 out of      40    0%
  Number of PCIE_2_1s:                           1 out of       1  100%
    Number of LOCed PCIE_2_1s:                   1 out of       1  100%
  Number of PHASER_REFs:                         0 out of      10    0%
  Number of PHY_CONTROLs:                        0 out of      10    0%
  Number of PLLE2_ADVs:                          0 out of      10    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

  Number of RPM macros:           37
Average Fanout of Non-Clock Nets:                3.72

Peak Memory Usage:  3625 MB
Total REAL time to MAP completion:  15 mins 59 secs 
Total CPU time to MAP completion (all processors):   16 mins 30 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -mt 4 -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - par P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7k325t.nph' in environment /opt/Xilinx/14.6/ISE_DS/ISE/.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg676, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.970 Volts. (default - Range: 0.970 to 1.030 Volts)


Device speed data version:  "PRODUCTION 1.09 2013-06-08".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                59,963 out of 407,600   14%
    Number used as Flip Flops:              59,859
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:              104
  Number of Slice LUTs:                     62,960 out of 203,800   30%
    Number used as logic:                   54,476 out of 203,800   26%
      Number using O6 output only:          35,801
      Number using O5 output only:           8,481
      Number using O5 and O6:               10,194
      Number used as ROM:                        0
    Number used as Memory:                   5,163 out of  64,000    8%
      Number used as Dual Port RAM:            848
        Number using O6 output only:           192
        Number using O5 output only:            32
        Number using O5 and O6:                624
      Number used as Single Port RAM:           64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Shift Register:         4,251
        Number using O6 output only:         4,216
        Number using O5 output only:             3
        Number using O5 and O6:                 32
    Number used exclusively as route-thrus:  3,321
      Number with same-slice register load:  2,961
      Number with same-slice carry load:       360
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                22,488 out of  50,950   44%
  Number of LUT Flip Flop pairs used:       74,471
    Number with an unused Flip Flop:        23,876 out of  74,471   32%
    Number with an unused LUT:              11,511 out of  74,471   15%
    Number of fully used LUT-FF pairs:      39,084 out of  74,471   52%
    Number of slice register sites lost
      to control set restrictions:               0 out of 407,600    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        59 out of     400   14%
    Number of LOCed IOBs:                       59 out of      59  100%
    IOB Flip Flops:                             49
    Number of bonded IPADs:                     10
    Number of bonded OPADs:                      8

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                219 out of     445   49%
    Number using RAMB36E1 only:                219
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 63 out of     890    7%
    Number using RAMB18E1 only:                 63
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     13 out of      32   40%
    Number used as BUFGs:                       12
    Number used as BUFGCTRLs:                    1
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:       20 out of     500    4%
    Number used as IDELAYE2s:                   20
    Number used as IDELAYE2_FINEDELAYs:          0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       22 out of     500    4%
    Number used as ILOGICE2s:                   22
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       26 out of     500    5%
    Number used as OLOGICE2s:                   26
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     168    0%
  Number of BUFRs:                               4 out of      40   10%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     840    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      4 out of      16   25%
    Number of LOCed GTXE2_CHANNELs:              4 out of       4  100%
  Number of GTXE2_COMMONs:                       1 out of       4   25%
  Number of IBUFDS_GTE2s:                        1 out of       8   12%
    Number of LOCed IBUFDS_GTE2s:                1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         1 out of      10   10%
  Number of IN_FIFOs:                            0 out of      40    0%
  Number of MMCME2_ADVs:                         2 out of      10   20%
    Number of LOCed MMCME2_ADVs:                 1 out of       2   50%
  Number of OUT_FIFOs:                           0 out of      40    0%
  Number of PCIE_2_1s:                           1 out of       1  100%
    Number of LOCed PCIE_2_1s:                   1 out of       1  100%
  Number of PHASER_REFs:                         0 out of      10    0%
  Number of PHY_CONTROLs:                        0 out of      10    0%
  Number of PLLE2_ADVs:                          0 out of      10    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

PAR will use up to 4 processors
WARNING:Timing:3223 - Timing constraint PATH "TS_PReset_to_UCSD_FFs_path" TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd" TO TIMEGRP        "gtx_clk" 7.8 ns
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP "rx_fifo_rd_to_wr" TO TIMEGRP        "gtx_clk" 7.8 ns
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
WARNING:Par:288 - The signal
   nf1_cml_interface_1/nf1_cml_interface_1/rx_path_converter/DEFAULT_VALUE_ENABLE.info_fifo/fifo/Mram_queue1_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf1_cml_interface_1/nf1_cml_interface_1/rx_path_converter/DEFAULT_VALUE_ENABLE.info_fifo/fifo/Mram_queue2_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf1_cml_interface_2/nf1_cml_interface_2/rx_path_converter/DEFAULT_VALUE_ENABLE.info_fifo/fifo/Mram_queue1_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf1_cml_interface_2/nf1_cml_interface_2/rx_path_converter/DEFAULT_VALUE_ENABLE.info_fifo/fifo/Mram_queue2_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf1_cml_interface_3/nf1_cml_interface_3/rx_path_converter/DEFAULT_VALUE_ENABLE.info_fifo/fifo/Mram_queue1_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf1_cml_interface_3/nf1_cml_interface_3/rx_path_converter/DEFAULT_VALUE_ENABLE.info_fifo/fifo/Mram_queue2_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf1_cml_interface_0/nf1_cml_interface_0/rx_path_converter/DEFAULT_VALUE_ENABLE.info_fifo/fifo/Mram_queue1_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf1_cml_interface_0/nf1_cml_interface_0/rx_path_converter/DEFAULT_VALUE_ENABLE.info_fifo/fifo/Mram_queue2_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[3].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[0].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[3].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[3].metadata_fifo/fifo/Mram_queue3_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[3].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[0].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[0].metadata_fifo/fifo/Mram_queue3_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[0].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_6_11_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[1].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[2].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[2].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[2].metadata_fifo/fifo/Mram_queue3_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[2].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_0_5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_cm/u_cm_q/enq_data[75] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[1].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[1].metadata_fifo/fifo/Mram_queue3_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[1].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_54_59_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_48_53_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_24_29_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_72_77_RAMB_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_72_77_RAMC_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_72_77_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_24_29_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_cm/u_cm_q/enq_data[59] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_cm/u_cm_q/enq_data[77] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_66_71_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_42_47_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_31_RAMB_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_31_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_31_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_18_23_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_60_65_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_36_41_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_30_35_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_18_23_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_54_59_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_24_29_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_0_5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_6_11_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_12_17_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue6_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_0_5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_12_17_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_18_23_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_6_11_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_12_17_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_36_41_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/mem_vld_rx_dne_wr_addr[3] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_42_47_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_48_53_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_30_35_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_0_5_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_90_94_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_90_94_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/mem_vld_rx_dne_wr_addr[1] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue7_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue8_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue10_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_24_29_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_35_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_35_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_78_83_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_6_11_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_18_23_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue11_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue12_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue9_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_72_77_RAMA_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_72_77_RAMB_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_72_77_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_12_17_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_84_89_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_90_95_RAMC_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_90_95_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/mem_vld_rx_dsc_wr_addr[3] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/mem_vld_rx_dsc_wr_addr[1] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_96_101_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_wr/u_wr_q/enq_data[25] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_78_83_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_rd/u_rd_q/enq_data[107] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_0_5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_102_107_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_24_29_RAMA_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_24_29_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_30_35_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_36_41_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_35_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_35_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_24_29_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_84_89_RAMC_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_84_89_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_6_11_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_12_17_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_90_95_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_48_53_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_30_31_RAMB_D1_DPO has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_30_31_RAMC_D1_DPO has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_30_31_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_0_5_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_72_77_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_96_101_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_60_65_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_24_29_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/mem_vld_tx_dsc_wr_addr[1] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/mem_vld_tx_dsc_wr_addr[3] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/mem_vld_tx_dne_wr_addr[3] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/mem_vld_tx_dne_wr_addr[1] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_wr/u_wr_q/enq_data[111] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_wr/u_wr_q/enq_data[113] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_18_23_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_12_17_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_6_11_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_108_113_RAMB_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_108_113_RAMC_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_108_113_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_84_89_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_54_59_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_60_65_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_48_53_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_78_83_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_42_47_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_66_71_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_72_77_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_12_17_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_18_23_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_0_5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_6_11_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_0_5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_35_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_35_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_6_11_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_12_17_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_18_23_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_24_29_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_0_5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_24_29_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_12_17_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_0_5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_35_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_35_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_18_23_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_30_35_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_6_11_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_24_29_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_36_41_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_42_47_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_18_23_RAMA_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_18_23_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_24_29_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_24_29_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_30_31_RAMB_D1_DPO has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_30_31_RAMC_D1_DPO has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_30_31_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_0_5_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_54_59_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_6_11_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_6_11_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_35_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_12_17_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_12_17_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_18_23_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_66_71_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_18_23_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_12_17_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_6_11_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_0_5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_18_23_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_102_107_RAMB_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_102_107_RAMC_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_102_107_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_rd/u_rd_q/enq_data[103] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_rd/u_rd_q/enq_data[19] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_rd/u_rd_q/enq_data[105] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_wr/u_wr_q/enq_data[109] has no load.  PAR will not attempt to route this signal.
Starting Multi-threaded Router


Phase  1  : 399937 unrouted;      REAL time: 1 mins 26 secs 

Phase  2  : 323816 unrouted;      REAL time: 1 mins 40 secs 

Phase  3  : 128971 unrouted;      REAL time: 2 mins 31 secs 

Phase  4  : 128971 unrouted; (Setup:0, Hold:1116583, Component Switching Limit:0)     REAL time: 2 mins 40 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:945572, Component Switching Limit:0)     REAL time: 3 mins 33 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:945572, Component Switching Limit:0)     REAL time: 3 mins 33 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:945572, Component Switching Limit:0)     REAL time: 3 mins 33 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:945572, Component Switching Limit:0)     REAL time: 3 mins 33 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 4 secs 
Total REAL time to Router completion: 4 mins 4 secs 
Total CPU time to Router completion (all processors): 5 mins 52 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|         control_clk |BUFGCTRL_X0Y31| No   | 1568 |  0.890     |  2.250      |
+---------------------+--------------+------+------+------------+-------------+
|            core_clk |BUFGCTRL_X0Y23| No   |13883 |  0.738     |  2.096      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/trn_clk_ |              |      |      |            |             |
|                   c | BUFGCTRL_X0Y9| No   | 2134 |  0.339     |  1.720      |
+---------------------+--------------+------+------+------------+-------------+
|             ref_clk |BUFGCTRL_X0Y22| No   |    5 |  0.247     |  1.517      |
+---------------------+--------------+------+------+------------+-------------+
|             gtx_clk |BUFGCTRL_X0Y17| No   |  256 |  0.619     |  2.075      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/pcie_7x_ |              |      |      |            |             |
|v1_7_i/gt_top_i/pipe |              |      |      |            |             |
|_wrapper_i/clk_oobcl |              |      |      |            |             |
|                   k |BUFGCTRL_X0Y12| No   |  219 |  0.277     |  1.728      |
+---------------------+--------------+------+------+------------+-------------+
|nf1_cml_interface_1/ |              |      |      |            |             |
|nf1_cml_interface_1/ |              |      |      |            |             |
|gig_eth_mac_fifo_blo |              |      |      |            |             |
|ck/gig_eth_mac_block |              |      |      |            |             |
|    /rx_mac_aclk_int |  Regional Clk| No   |   55 |  0.100     |  0.749      |
+---------------------+--------------+------+------+------------+-------------+
|nf1_cml_interface_3/ |              |      |      |            |             |
|nf1_cml_interface_3/ |              |      |      |            |             |
|gig_eth_mac_fifo_blo |              |      |      |            |             |
|ck/gig_eth_mac_block |              |      |      |            |             |
|    /rx_mac_aclk_int |  Regional Clk| No   |   54 |  0.106     |  0.766      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/pcie_7x_ |              |      |      |            |             |
|v1_7_i/gt_top_i/pipe |              |      |      |            |             |
| _wrapper_i/clk_dclk |BUFGCTRL_X0Y14| No   |   71 |  0.215     |  1.666      |
+---------------------+--------------+------+------+------------+-------------+
|nf1_cml_interface_2/ |              |      |      |            |             |
|nf1_cml_interface_2/ |              |      |      |            |             |
|gig_eth_mac_fifo_blo |              |      |      |            |             |
|ck/gig_eth_mac_block |              |      |      |            |             |
|    /rx_mac_aclk_int |  Regional Clk| No   |   54 |  0.113     |  0.768      |
+---------------------+--------------+------+------+------------+-------------+
|nf1_cml_interface_0/ |              |      |      |            |             |
|nf1_cml_interface_0/ |              |      |      |            |             |
|gig_eth_mac_fifo_blo |              |      |      |            |             |
|ck/gig_eth_mac_block |              |      |      |            |             |
|    /rx_mac_aclk_int |  Regional Clk| No   |   57 |  0.114     |  0.760      |
+---------------------+--------------+------+------+------------+-------------+
|           gtx_clk90 |BUFGCTRL_X0Y26| No   |    8 |  0.146     |  1.652      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/pcie_7x_ |              |      |      |            |             |
|     v1_7_i/user_clk | BUFGCTRL_X0Y4| No   |   49 |  0.035     |  1.499      |
+---------------------+--------------+------+------+------------+-------------+
|nf1_cml_interface_3/ |              |      |      |            |             |
|nf1_cml_interface_3/ |              |      |      |            |             |
|gig_eth_mac_fifo_blo |              |      |      |            |             |
|ck/gig_eth_mac_block |              |      |      |            |             |
|/rgmii_interface/rgm |              |      |      |            |             |
|     ii_rx_clk_bufio |        IO Clk| No   |   10 |  0.011     |  0.386      |
+---------------------+--------------+------+------+------------+-------------+
|nf1_cml_interface_2/ |              |      |      |            |             |
|nf1_cml_interface_2/ |              |      |      |            |             |
|gig_eth_mac_fifo_blo |              |      |      |            |             |
|ck/gig_eth_mac_block |              |      |      |            |             |
|/rgmii_interface/rgm |              |      |      |            |             |
|     ii_rx_clk_bufio |        IO Clk| No   |   10 |  0.007     |  0.385      |
+---------------------+--------------+------+------+------------+-------------+
|nf1_cml_interface_1/ |              |      |      |            |             |
|nf1_cml_interface_1/ |              |      |      |            |             |
|gig_eth_mac_fifo_blo |              |      |      |            |             |
|ck/gig_eth_mac_block |              |      |      |            |             |
|/rgmii_interface/rgm |              |      |      |            |             |
|     ii_rx_clk_bufio |        IO Clk| No   |   10 |  0.019     |  0.387      |
+---------------------+--------------+------+------+------------+-------------+
|nf1_cml_interface_0/ |              |      |      |            |             |
|nf1_cml_interface_0/ |              |      |      |            |             |
|gig_eth_mac_fifo_blo |              |      |      |            |             |
|ck/gig_eth_mac_block |              |      |      |            |             |
|/rgmii_interface/rgm |              |      |      |            |             |
|     ii_rx_clk_bufio |        IO Clk| No   |   10 |  0.008     |  0.385      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/pcie_7x_ |              |      |      |            |             |
|v1_7_i/gt_top_i/pipe |              |      |      |            |             |
|_wrapper_i/pipe_cloc |              |      |      |            |             |
|k_int.pipe_clock_i/r |              |      |      |            |             |
|               efclk |BUFGCTRL_X0Y11| No   |    1 |  0.000     |  1.787      |
+---------------------+--------------+------+------+------------+-------------+
|              clk_in |         Local|      |    1 |  0.000     |  4.311      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/pcie_clk |              |      |      |            |             |
|                     |         Local|      |    5 |  0.000     |  0.001      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/pcie_7x_ |              |      |      |            |             |
|v1_7_i/gt_top_i/pipe |              |      |      |            |             |
|_wrapper_i/qpll_qpll |              |      |      |            |             |
|              outclk |         Local|      |    4 |  0.000     |  0.000      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/pcie_7x_ |              |      |      |            |             |
|v1_7_i/gt_top_i/pipe |              |      |      |            |             |
|_wrapper_i/qpll_qpll |              |      |      |            |             |
|           outrefclk |         Local|      |    4 |  0.000     |  0.000      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/pcie_7x_ |              |      |      |            |             |
|v1_7_i/gt_top_i/pipe |              |      |      |            |             |
|_wrapper_i/pipe_cloc |              |      |      |            |             |
|k_int.pipe_clock_i/m |              |      |      |            |             |
|              mcm_fb |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

WARNING:Timing:3223 - Timing constraint PATH "TS_PReset_to_UCSD_FFs_path" TIG; 
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_rx_fifo_wr_to_rd = MAXDELAY FROM 
   TIMEGRP "rx_fifo_wr_to_rd" TO TIMEGRP        "gtx_clk" 7.8 ns DATAPATHONLY; 
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr = MAXDELAY FROM 
   TIMEGRP "rx_fifo_rd_to_wr" TO TIMEGRP        "gtx_clk" 7.8 ns DATAPATHONLY; 
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
Number of Timing Constraints that were not applied: 9

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.258ns|     1.742ns|       0|           0
  G_MMCM1_CLKOUT2 = PERIOD TIMEGRP          | HOLD        |     0.139ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ | MINPERIOD   |     0.239ns|     4.761ns|       0|           0
  MMCM1_CLKOUT2" TS_clk_in HIGH         50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ref_clk = PERIOD TIMEGRP "ref_clk" 5 n | MINPERIOD   |     0.239ns|     4.761ns|       0|           0
  s HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "IN_RGMII_0" OFFSET = IN 2 ns VAL | SETUP       |     0.623ns|     1.377ns|       0|           0
  ID 4 ns BEFORE COMP "rgmii_rxc_0"         | HOLD        |     1.302ns|            |       0|           0
   "FALLING"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "IN_RGMII_0" OFFSET = IN 2 ns VAL | SETUP       |     0.623ns|     1.377ns|       0|           0
  ID 4 ns BEFORE COMP "rgmii_rxc_0"         | HOLD        |     1.302ns|            |       0|           0
   "RISING"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "IN_RGMII_2" OFFSET = IN 2 ns VAL | SETUP       |     0.635ns|     1.365ns|       0|           0
  ID 4 ns BEFORE COMP "rgmii_rxc_2"         | HOLD        |     1.295ns|            |       0|           0
   "RISING"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "IN_RGMII_2" OFFSET = IN 2 ns VAL | SETUP       |     0.635ns|     1.365ns|       0|           0
  ID 4 ns BEFORE COMP "rgmii_rxc_2"         | HOLD        |     1.295ns|            |       0|           0
   "FALLING"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "IN_RGMII_3" OFFSET = IN 2 ns VAL | SETUP       |     0.635ns|     1.365ns|       0|           0
  ID 4 ns BEFORE COMP "rgmii_rxc_3"         | HOLD        |     1.290ns|            |       0|           0
   "RISING"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "IN_RGMII_3" OFFSET = IN 2 ns VAL | SETUP       |     0.635ns|     1.365ns|       0|           0
  ID 4 ns BEFORE COMP "rgmii_rxc_3"         | HOLD        |     1.290ns|            |       0|           0
   "FALLING"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "IN_RGMII_1" OFFSET = IN 2 ns VAL | SETUP       |     0.640ns|     1.360ns|       0|           0
  ID 4 ns BEFORE COMP "rgmii_rxc_1"         | HOLD        |     1.301ns|            |       0|           0
   "FALLING"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "IN_RGMII_1" OFFSET = IN 2 ns VAL | SETUP       |     0.640ns|     1.360ns|       0|           0
  ID 4 ns BEFORE COMP "rgmii_rxc_1"         | HOLD        |     1.301ns|            |       0|           0
   "RISING"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.843ns|     7.157ns|       0|           0
  G_MMCM1_CLKOUT3 = PERIOD TIMEGRP          | HOLD        |     0.045ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT3" TS_clk_in /         0.625  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.681ns|     8.319ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.000ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_clk_in /         0.5 HI |             |            |            |        |            
  GH 50%                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.185ns|    15.630ns|       0|           0
  G_MMCM1_CLKOUT1 = PERIOD TIMEGRP          | HOLD        |     0.000ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT1" TS_clk_in /         0.25 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_in = PERIOD TIMEGRP "clk_in" 5 ns  | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_rx = PERIOD TIMEGRP "clk_rx" 8 ns  | SETUP       |     2.546ns|     5.454ns|       0|           0
  HIGH 50%                                  | HOLD        |     0.006ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP " | SETUP       |     5.300ns|     4.700ns|       0|           0
  tx_addr_rd" TO TIMEGRP "tx_addr_wr"       | HOLD        |     0.229ns|            |       0|           0
     10 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     5.365ns|     2.635ns|       0|           0
  G_MMCM1_CLKOUT4 = PERIOD TIMEGRP          | HOLD        |     0.216ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT4" TS_clk_in /         0.625  |             |            |            |        |            
  PHASE 2 ns HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 8 n | MINPERIOD   |     5.817ns|     2.183ns|       0|           0
  s HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gtx_clk90 = PERIOD TIMEGRP "gtx_clk90" | MINHIGHPULSE|     6.750ns|     1.250ns|       0|           0
   8 ns HIGH 50%                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEG | SETUP       |     6.823ns|     0.977ns|       0|           0
  RP "tx_fifo_rd_to_wr" TO TIMEGRP          | HOLD        |     0.209ns|            |       0|           0
  "gtx_clk" 7.8 ns DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 M | MINPERIOD   |     8.462ns|     1.538ns|       0|           0
  Hz HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "ts_from_tx_cfg_path" TIG            | SETUP       |         N/A|     2.878ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEG | N/A         |         N/A|         N/A|     N/A|         N/A
  RP "rx_fifo_rd_to_wr" TO TIMEGRP          |             |            |            |        |            
  "gtx_clk" 7.8 ns DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEG | N/A         |         N/A|         N/A|     N/A|         N/A
  RP "rx_fifo_wr_to_rd" TO TIMEGRP          |             |            |            |        |            
  "gtx_clk" 7.8 ns DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEG | N/A         |         N/A|         N/A|     N/A|         N/A
  RP "tx_fifo_wr_to_rd" TO TIMEGRP          |             |            |            |        |            
  "gtx_clk" 7.8 ns DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "ts_resync_flops_path" TIG           | MAXDELAY    |         N/A|     9.260ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_PReset_to_UCSD_FFs_path" TIG     | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.095ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.740ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_0_reset_resync_ | MAXDELAY    |         N/A|     8.597ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     1.749ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_in                      |      5.000ns|      2.800ns|      4.761ns|            0|            0|            0|      2303172|
| TS_clock_generator_0_clock_gen|      8.000ns|      7.157ns|          N/A|            0|            0|       521564|            0|
| erator_0_SIG_MMCM1_CLKOUT3    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     20.000ns|     15.630ns|          N/A|            0|            0|      1568430|            0|
| erator_0_SIG_MMCM1_CLKOUT1    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      8.319ns|          N/A|            0|            0|       213149|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      2.635ns|          N/A|            0|            0|            8|            0|
| erator_0_SIG_MMCM1_CLKOUT4    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.761ns|          N/A|            0|            0|           21|            0|
| erator_0_SIG_MMCM1_CLKOUT2    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 272 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 4 mins 18 secs 
Total CPU time to PAR completion (all processors): 6 mins 6 secs 

Peak Memory Usage:  3099 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 277
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '7k325t.nph' in environment
/opt/Xilinx/14.6/ISE_DS/ISE/.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg676, speed -1
WARNING:Timing:3223 - Timing constraint PATH "TS_PReset_to_UCSD_FFs_path" TIG;
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_rx_fifo_wr_to_rd = MAXDELAY FROM
   TIMEGRP "rx_fifo_wr_to_rd" TO TIMEGRP        "gtx_clk" 7.8 ns DATAPATHONLY;
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr = MAXDELAY FROM
   TIMEGRP "rx_fifo_rd_to_wr" TO TIMEGRP        "gtx_clk" 7.8 ns DATAPATHONLY;
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7k325t,-1 (PRODUCTION 1.09 2013-06-08)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 2431756 paths, 0 nets, and 298418 connections

Design statistics:
   Minimum period:  15.630ns (Maximum frequency:  63.980MHz)
   Maximum path delay from/to any node:   4.700ns
   Minimum input required time before clock:   1.377ns


Analysis completed Thu Nov 12 18:23:57 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 3
Number of info messages: 4
Total time: 1 mins 41 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.6/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.6 - Bitgen P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '7k325t.nph' in environment
/opt/Xilinx/14.6/ISE_DS/ISE/.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg676, speed -1
Opened constraints file system.pcf.

Thu Nov 12 18:24:23 2015


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_3' at 'RAMB36_X3Y45' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_2' at 'RAMB36_X3Y46' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_1' at 'RAMB36_X4Y46' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_0' at 'RAMB36_X4Y45' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <nf1_cml_interface_1/nf1_cml_interface_1/rx_path_converter/DEFAULT_VALUE_ENAB
   LE.info_fifo/fifo/Mram_queue1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf1_cml_interface_1/nf1_cml_interface_1/rx_path_converter/DEFAULT_VALUE_ENAB
   LE.info_fifo/fifo/Mram_queue2_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf1_cml_interface_2/nf1_cml_interface_2/rx_path_converter/DEFAULT_VALUE_ENAB
   LE.info_fifo/fifo/Mram_queue1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf1_cml_interface_2/nf1_cml_interface_2/rx_path_converter/DEFAULT_VALUE_ENAB
   LE.info_fifo/fifo/Mram_queue2_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf1_cml_interface_3/nf1_cml_interface_3/rx_path_converter/DEFAULT_VALUE_ENAB
   LE.info_fifo/fifo/Mram_queue1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf1_cml_interface_3/nf1_cml_interface_3/rx_path_converter/DEFAULT_VALUE_ENAB
   LE.info_fifo/fifo/Mram_queue2_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf1_cml_interface_0/nf1_cml_interface_0/rx_path_converter/DEFAULT_VALUE_ENAB
   LE.info_fifo/fifo/Mram_queue1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf1_cml_interface_0/nf1_cml_interface_0/rx_path_converter/DEFAULT_VALUE_ENAB
   LE.info_fifo/fifo/Mram_queue2_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[3].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[0].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[3].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[3].metadata_fifo/fifo/Mram_queue3_RAMC_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[3].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[0].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[0].metadata_fifo/fifo/Mram_queue3_RAMC_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[0].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_6_11_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[1].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[2].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[2].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[2].metadata_fifo/fifo/Mram_queue3_RAMC_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[2].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_0_5_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_cm/u_cm_q/enq_data[75]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[1].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[1].metadata_fifo/fifo/Mram_queue3_RAMC_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[1].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_54_59_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_48_53_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_24_29_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_72_77_RAMB_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_72_77_RAMC_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_72_77_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/me
   m_reg_0_3_24_29_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_cm/u_cm_q/enq_data[59]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_cm/u_cm_q/enq_data[77]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_66_71_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_42_47_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/me
   m_reg_0_3_30_31_RAMB_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/me
   m_reg_0_3_30_31_RAMC_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/me
   m_reg_0_3_30_31_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/me
   m_reg_0_3_18_23_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_60_65_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_36_41_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_30_35_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_18_23_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_54_59_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_24_29_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/me
   m_reg_0_3_0_5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/me
   m_reg_0_3_6_11_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/me
   m_reg_0_3_12_17_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue6_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_0_5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_12_17_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_18_23_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_6_11_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_12_17_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_36_41_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/mem_vld_rx_dne_wr_addr[3]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_42_47_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_48_53_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_30_35_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_0_5_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_90_94_RAMC_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_90_94_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/mem_vld_rx_dne_wr_addr[1]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue7_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue8_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue10_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_24_29_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_30_35_RAMC_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_30_35_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_78_83_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_6_11_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_18_23_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue11_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue12_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue9_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_72_77_RAMA_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_72_77_RAMB_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_72_77_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_12_17_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_84_89_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_
   0_63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_
   0_63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_
   0_63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_
   0_63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_
   0_63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_
   0_63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_
   0_63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_
   0_63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_
   0_63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_
   0_63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_
   0_63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_
   0_63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0
   _63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0
   _63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_
   0_63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_90_95_RAMC_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_90_95_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0
   _63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0
   _63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0
   _63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_
   0_63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_
   0_63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0
   _63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_
   0_63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0
   _63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0
   _63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0
   _63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0
   _63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0
   _63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0
   _63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0
   _63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0
   _63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0
   _63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0
   _63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/mem_vld_rx_dsc_wr_addr[3]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/mem_vld_rx_dsc_wr_addr[1]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_96_101_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_wr/u_wr_q/enq_data[25]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_78_83_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_rd/u_rd_q/enq_data[107]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_0_5_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_102_107_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_24_29_RAMA_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_24_29_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_30_35_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_36_41_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_30_35_RAMC_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_30_35_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_24_29_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_84_89_RAMC_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_84_89_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_6_11_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_12_17_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_90_95_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_48_53_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_30_31
   _RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_30_31
   _RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_30_31
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_0_5_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_72_77_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_96_101_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_60_65_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_24_29_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/mem_vld_tx_dsc_wr_addr[1]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/mem_vld_tx_dsc_wr_addr[3]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/mem_vld_tx_dne_wr_addr[3]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/mem_vld_tx_dne_wr_addr[1]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_wr/u_wr_q/enq_data[111]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_wr/u_wr_q/enq_data[113]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_18_23_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_12_17_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_6_11_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_108_113_RAMB_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_108_113_RAMC_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_108_113_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_84_89_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_54_59_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_60_65_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_48_53_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_78_83_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_42_47_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_66_71_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_72_77_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_12_17_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_18_23_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_0_5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_6_11_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_0_5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_30_35_RAMC_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_30_35_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_6_11_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_12_17_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_18_23_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_24_29_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_0_5_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_24_29_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_12_17_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_0_5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_30_35_RAMC_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_30_35_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_18_23_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_30_35_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_6_11_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_24_29_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_36_41_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_42_47_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_18_23_RAMA_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_18_23_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_24_29
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_24_29
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_30_31
   _RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_30_31
   _RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_30_31
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_0_5_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_54_59_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_6_11_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_6_11_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_30_35_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_12_17
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_12_17
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_18_23
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_66_71_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_18_23
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_12_17_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_6_11_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_0_5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_18_23_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_102_107_RAMB_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_102_107_RAMC_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_102_107_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_rd/u_rd_q/enq_data[103]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_rd/u_rd_q/enq_data[19]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_rd/u_rd_q/enq_data[105]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_wr/u_wr_q/enq_data[109]> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 272 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
appguru -hw ../sw/embedded/SDK_Workspace/hw/system.xml -app empty_application -lp /home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/lib/hw/../sw/ -od ../sw/embedded/SDK_Workspace/hw/../empty_application
Xilinx Software Application Generator
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
libgen -mhs system.mhs -p xc7k325tffg676-1 -lp /home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/lib/hw/ -lp /home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/lib/hw/../sw/ -lib -od ../sw/embedded/SDK_Workspace/hw/../libs ../sw/embedded/SDK_Workspace/hw/../empty_application/system.mss
libgen
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc7k325tffg676-1 -lp
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/lib/hw/ -lp
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/lib/hw/../sw/ -lib -od
../sw/embedded/SDK_Workspace/hw/../libs
../sw/embedded/SDK_Workspace/hw/../empty_application/system.mss 

Release 14.6 - psf2Edward EDK_P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 2 master(s) : 11
slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 415 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 416 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/axi_interconne
ct_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for
   axi_interconnect_0
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/microblaze_0_w
rapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for microblaze_0
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/microblaze_0_i
lmb_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for microblaze_0_ilmb
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/microblaze_0_d
lmb_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for microblaze_0_dlmb
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/microblaze_0_i
_bram_ctrl_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for
   microblaze_0_i_bram_ctrl
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/microblaze_0_d
_bram_ctrl_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for
   microblaze_0_d_bram_ctrl
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/microblaze_0_b
ram_block_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for
   microblaze_0_bram_block
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/reset_0_wrappe
r_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for reset_0
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/rs232_uart_1_w
rapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for RS232_Uart_1
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/clock_generato
r_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for clock_generator_0
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/axi_timebase_w
dt_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for
   axi_timebase_wdt_0
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/nf1_cml_interf
ace_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for
   nf1_cml_interface_0
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/nf1_cml_interf
ace_1_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for
   nf1_cml_interface_1
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/nf1_cml_interf
ace_2_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for
   nf1_cml_interface_2
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/nf1_cml_interf
ace_3_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for
   nf1_cml_interface_3
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/mdio_0_wrapper
_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for mdio_0
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/dma_0_wrapper_
xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for dma_0
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/nf10_axis_conv
erter_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for
   nf10_axis_converter_0
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/nf10_axis_conv
erter_1_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for
   nf10_axis_converter_1
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/nf10_axis_conv
erter_2_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for
   nf10_axis_converter_2
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/nf10_axis_conv
erter_3_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for
   nf10_axis_converter_3
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/nf10_axis_conv
erter_4_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for
   nf10_axis_converter_4
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/nf10_axis_conv
erter_5_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for
   nf10_axis_converter_5
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/nf10_axis_conv
erter_6_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for
   nf10_axis_converter_6
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/nf10_axis_conv
erter_7_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for
   nf10_axis_converter_7
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/nf10_axis_conv
erter_8_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for
   nf10_axis_converter_8
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/nf10_axis_conv
erter_9_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for
   nf10_axis_converter_9
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/nf10_input_arb
iter_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for
   nf10_input_arbiter_0
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/nf10_bram_outp
ut_queues_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for
   nf10_bram_output_queues_0
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/openflow_datap
ath_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for
   openflow_datapath_0
/home/nf7/netfpga/xilinx_prj/openflow_switch_nf1_cml/hw/synthesis/nf10_identifie
r_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for nf10_identifier_0
Conversion to XML complete.

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running execs_generate.
