06:26:11 DEBUG : Logs will be stored at 'C:/FPGA/FPGA_project/FPGA_watch/vitis/IDE.log'.
06:26:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\FPGA\FPGA_project\FPGA_watch\vitis\temp_xsdb_launch_script.tcl
06:26:14 INFO  : Registering command handlers for Vitis TCF services
06:26:14 INFO  : Platform repository initialization has completed.
06:26:17 INFO  : XSCT server has started successfully.
06:26:17 INFO  : Successfully done setting XSCT server connection channel  
06:26:19 INFO  : plnx-install-location is set to ''
06:26:19 INFO  : Successfully done setting workspace for the tool. 
06:26:19 INFO  : Successfully done query RDI_DATADIR 
06:26:58 INFO  : Result from executing command 'getProjects': design_1_wrapper
06:26:58 INFO  : Result from executing command 'getPlatforms': 
06:26:58 WARN  : An unexpected exception occurred in the module 'platform project logging'
06:26:58 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
06:27:07 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
06:29:34 INFO  : Result from executing command 'getProjects': design_1_wrapper
06:29:34 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/FPGA_project/FPGA_watch/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
06:29:34 INFO  : Checking for BSP changes to sync application flags for project 'watch_app'...
06:31:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:31:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BBFCA' is selected.
06:31:17 INFO  : 'jtag frequency' command is executed.
06:31:17 INFO  : Context for 'APU' is selected.
06:31:17 INFO  : System reset is completed.
06:31:20 INFO  : 'after 3000' command is executed.
06:31:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BBFCA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BBFCA-23727093-0"}' command is executed.
06:31:22 INFO  : Device configured successfully with "C:/FPGA/FPGA_project/FPGA_watch/vitis/watch_app/_ide/bitstream/design_1_wrapper.bit"
06:31:22 INFO  : Context for 'APU' is selected.
06:31:22 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/FPGA_project/FPGA_watch/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
06:31:22 INFO  : 'configparams force-mem-access 1' command is executed.
06:31:22 INFO  : Context for 'APU' is selected.
06:31:22 INFO  : Sourcing of 'C:/FPGA/FPGA_project/FPGA_watch/vitis/watch_app/_ide/psinit/ps7_init.tcl' is done.
06:31:22 INFO  : 'ps7_init' command is executed.
06:31:22 INFO  : 'ps7_post_config' command is executed.
06:31:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:31:23 INFO  : The application 'C:/FPGA/FPGA_project/FPGA_watch/vitis/watch_app/Debug/watch_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:31:23 INFO  : 'configparams force-mem-access 0' command is executed.
06:31:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BBFCA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BBFCA-23727093-0"}
fpga -file C:/FPGA/FPGA_project/FPGA_watch/vitis/watch_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/FPGA_project/FPGA_watch/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/FPGA_project/FPGA_watch/vitis/watch_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/FPGA_project/FPGA_watch/vitis/watch_app/Debug/watch_app.elf
configparams force-mem-access 0
----------------End of Script----------------

06:31:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:31:23 INFO  : 'con' command is executed.
06:31:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:31:23 INFO  : Launch script is exported to file 'C:\FPGA\FPGA_project\FPGA_watch\vitis\watch_app_system\_ide\scripts\debugger_watch_app-default.tcl'
06:37:55 INFO  : Disconnected from the channel tcfchan#2.
