// Phase 3 component logic
