module counter_tb ();
	logic clk, reset;
	logic count;
	
	clockDivider DUT (clk, reset, count);
	
	
	initial begin
		reset = 0;
		#20;
		reset = 1;
	end
	
	always begin
		clk = 1'b0;
		#10;
		clk = ~clk; 
		#10;
	end
endmodule 