Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/japem/Documents/repos/VHDL/PLC/PLCTestBench_isim_beh.exe" -prj "C:/Users/japem/Documents/repos/VHDL/PLC/PLCTestBench_beh.prj" "work.PLCTestBench" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/japem/Documents/repos/VHDL/PLC/ipcore_dir/BlockRAM.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Users/japem/Documents/repos/VHDL/PLC/Registers.vhd" into library work
Parsing VHDL file "C:/Users/japem/Documents/repos/VHDL/PLC/Processen.vhd" into library work
Parsing VHDL file "C:/Users/japem/Documents/repos/VHDL/PLC/ALU.vhd" into library work
Parsing VHDL file "C:/Users/japem/Documents/repos/VHDL/PLC/PLC.vhd" into library work
Parsing VHDL file "C:/Users/japem/Documents/repos/VHDL/PLC/PLCTestBench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module glbl
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module BlockRAM
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package vl_types
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity Registers [registers_default]
Compiling architecture behavioral of entity Processen [processen_default]
Compiling architecture behavioral of entity PLC [plc_default]
Compiling architecture behavior of entity plctestbench
Time Resolution for simulation is 1ps.
Compiled 15 VHDL Units
Compiled 7 Verilog Units
Built simulation executable C:/Users/japem/Documents/repos/VHDL/PLC/PLCTestBench_isim_beh.exe
Fuse Memory Usage: 42164 KB
Fuse CPU Usage: 1921 ms
