Command line:
   JTAGTop_tb_isim_beh.exe
     -simmode  gui
     -simrunnum  0
     -socket  50439

Sat Dec 28 17:38:52 2013


 Elaboration Time: 0.156 sec

 Current Memory Usage: 1474.06 Meg

 Total Signals          : 118
 Total Nets             : 69
 Total Signal Drivers   : 54
 Total Blocks           : 10
 Total Primitive Blocks : 8
 Total Processes        : 32
 Total Traceable Variables  : 13
 Total Scalar Nets and Variables : 552
Total Line Count : 172

** Failure:Assertion violation
User(VHDL) Code Called Simulation Stop
In process JTAGTop_tb.vhd:tb 
 


 Total Simulation Time: 0.218401 sec

 Current Memory Usage: 1474.06 Meg

Sat Dec 28 17:38:56 2013

