.include "macros.inc"


.section .text, "ax"  # 0x800055E0 - 0x802C0EE0

.global effKemuri4Disp
effKemuri4Disp:
/* 801C59F0 001C29F0  94 21 FF 50 */	stwu r1, -0xb0(r1)
/* 801C59F4 001C29F4  7C 08 02 A6 */	mflr r0
/* 801C59F8 001C29F8  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 801C59FC 001C29FC  BF 41 00 98 */	stmw r26, 0x98(r1)
/* 801C5A00 001C2A00  7C 9A 23 78 */	mr r26, r4
/* 801C5A04 001C2A04  4B E4 97 4D */	bl camGetPtr
/* 801C5A08 001C2A08  83 9A 00 0C */	lwz r28, 0xc(r26)
/* 801C5A0C 001C2A0C  7C 7F 1B 78 */	mr r31, r3
/* 801C5A10 001C2A10  38 60 00 00 */	li r3, 0
/* 801C5A14 001C2A14  48 0E A4 75 */	bl GXSetCullMode
/* 801C5A18 001C2A18  3C 60 80 3A */	lis r3, lbl_803A1B40@ha
/* 801C5A1C 001C2A1C  3B 60 00 00 */	li r27, 0
/* 801C5A20 001C2A20  38 63 1B 40 */	addi r3, r3, lbl_803A1B40@l
/* 801C5A24 001C2A24  3B C3 01 5E */	addi r30, r3, 0x15e
/* 801C5A28 001C2A28  3B A3 01 EA */	addi r29, r3, 0x1ea
/* 801C5A2C 001C2A2C  48 00 02 20 */	b .L_801C5C4C
.L_801C5A30:
/* 801C5A30 001C2A30  80 1C 00 00 */	lwz r0, 0(r28)
/* 801C5A34 001C2A34  2C 00 00 00 */	cmpwi r0, 0
/* 801C5A38 001C2A38  41 82 02 0C */	beq .L_801C5C44
/* 801C5A3C 001C2A3C  88 1C 00 09 */	lbz r0, 9(r28)
/* 801C5A40 001C2A40  7C 00 07 75 */	extsb. r0, r0
/* 801C5A44 001C2A44  41 82 00 14 */	beq .L_801C5A58
/* 801C5A48 001C2A48  38 81 00 0C */	addi r4, r1, 0xc
/* 801C5A4C 001C2A4C  38 60 00 4C */	li r3, 0x4c
/* 801C5A50 001C2A50  48 00 BD F5 */	bl effGetTexObjN64
/* 801C5A54 001C2A54  48 00 00 10 */	b .L_801C5A64
.L_801C5A58:
/* 801C5A58 001C2A58  38 81 00 0C */	addi r4, r1, 0xc
/* 801C5A5C 001C2A5C  38 60 00 4D */	li r3, 0x4d
/* 801C5A60 001C2A60  48 00 BD E5 */	bl effGetTexObjN64
.L_801C5A64:
/* 801C5A64 001C2A64  38 61 00 0C */	addi r3, r1, 0xc
/* 801C5A68 001C2A68  38 80 00 00 */	li r4, 0
/* 801C5A6C 001C2A6C  48 0E C0 11 */	bl GXLoadTexObj
/* 801C5A70 001C2A70  38 60 00 01 */	li r3, 1
/* 801C5A74 001C2A74  48 0E 98 0D */	bl GXSetNumTexGens
/* 801C5A78 001C2A78  38 60 00 00 */	li r3, 0
/* 801C5A7C 001C2A7C  38 80 00 01 */	li r4, 1
/* 801C5A80 001C2A80  38 A0 00 04 */	li r5, 4
/* 801C5A84 001C2A84  38 C0 00 1E */	li r6, 0x1e
/* 801C5A88 001C2A88  38 E0 00 00 */	li r7, 0
/* 801C5A8C 001C2A8C  39 00 00 7D */	li r8, 0x7d
/* 801C5A90 001C2A90  48 0E 95 71 */	bl GXSetTexCoordGen2
/* 801C5A94 001C2A94  C0 22 DF AC */	lfs f1, lbl_8041F32C@sda21(r2)
/* 801C5A98 001C2A98  38 61 00 2C */	addi r3, r1, 0x2c
/* 801C5A9C 001C2A9C  C0 62 DF B0 */	lfs f3, lbl_8041F330@sda21(r2)
/* 801C5AA0 001C2AA0  FC 40 08 90 */	fmr f2, f1
/* 801C5AA4 001C2AA4  48 0D 2A 09 */	bl PSMTXScale
/* 801C5AA8 001C2AA8  38 61 00 2C */	addi r3, r1, 0x2c
/* 801C5AAC 001C2AAC  38 80 00 1E */	li r4, 0x1e
/* 801C5AB0 001C2AB0  38 A0 00 01 */	li r5, 1
/* 801C5AB4 001C2AB4  48 0E EB 19 */	bl GXLoadTexMtxImm
/* 801C5AB8 001C2AB8  38 60 00 00 */	li r3, 0
/* 801C5ABC 001C2ABC  48 0E B6 7D */	bl GXSetNumChans
/* 801C5AC0 001C2AC0  38 60 00 01 */	li r3, 1
/* 801C5AC4 001C2AC4  48 0E D7 05 */	bl GXSetNumTevStages
/* 801C5AC8 001C2AC8  38 60 00 00 */	li r3, 0
/* 801C5ACC 001C2ACC  38 80 00 00 */	li r4, 0
/* 801C5AD0 001C2AD0  38 A0 00 00 */	li r5, 0
/* 801C5AD4 001C2AD4  38 C0 00 FF */	li r6, 0xff
/* 801C5AD8 001C2AD8  48 0E D5 55 */	bl GXSetTevOrder
/* 801C5ADC 001C2ADC  38 60 00 00 */	li r3, 0
/* 801C5AE0 001C2AE0  38 80 00 00 */	li r4, 0
/* 801C5AE4 001C2AE4  38 A0 00 00 */	li r5, 0
/* 801C5AE8 001C2AE8  38 C0 00 00 */	li r6, 0
/* 801C5AEC 001C2AEC  38 E0 00 01 */	li r7, 1
/* 801C5AF0 001C2AF0  39 00 00 00 */	li r8, 0
/* 801C5AF4 001C2AF4  48 0E D0 F1 */	bl GXSetTevColorOp
/* 801C5AF8 001C2AF8  38 60 00 00 */	li r3, 0
/* 801C5AFC 001C2AFC  38 80 00 00 */	li r4, 0
/* 801C5B00 001C2B00  38 A0 00 00 */	li r5, 0
/* 801C5B04 001C2B04  38 C0 00 00 */	li r6, 0
/* 801C5B08 001C2B08  38 E0 00 01 */	li r7, 1
/* 801C5B0C 001C2B0C  39 00 00 00 */	li r8, 0
/* 801C5B10 001C2B10  48 0E D1 3D */	bl GXSetTevAlphaOp
/* 801C5B14 001C2B14  38 60 00 00 */	li r3, 0
/* 801C5B18 001C2B18  38 80 00 0F */	li r4, 0xf
/* 801C5B1C 001C2B1C  38 A0 00 08 */	li r5, 8
/* 801C5B20 001C2B20  38 C0 00 02 */	li r6, 2
/* 801C5B24 001C2B24  38 E0 00 0F */	li r7, 0xf
/* 801C5B28 001C2B28  48 0E D0 35 */	bl GXSetTevColorIn
/* 801C5B2C 001C2B2C  38 60 00 00 */	li r3, 0
/* 801C5B30 001C2B30  38 80 00 07 */	li r4, 7
/* 801C5B34 001C2B34  38 A0 00 04 */	li r5, 4
/* 801C5B38 001C2B38  38 C0 00 01 */	li r6, 1
/* 801C5B3C 001C2B3C  38 E0 00 07 */	li r7, 7
/* 801C5B40 001C2B40  48 0E D0 61 */	bl GXSetTevAlphaIn
/* 801C5B44 001C2B44  38 7F 01 1C */	addi r3, r31, 0x11c
/* 801C5B48 001C2B48  38 9C 00 30 */	addi r4, r28, 0x30
/* 801C5B4C 001C2B4C  38 A1 00 5C */	addi r5, r1, 0x5c
/* 801C5B50 001C2B50  48 0D 24 11 */	bl PSMTXConcat
/* 801C5B54 001C2B54  38 61 00 5C */	addi r3, r1, 0x5c
/* 801C5B58 001C2B58  38 80 00 00 */	li r4, 0
/* 801C5B5C 001C2B5C  48 0E E9 9D */	bl GXLoadPosMtxImm
/* 801C5B60 001C2B60  80 02 DF A8 */	lwz r0, lbl_8041F328@sda21(r2)
/* 801C5B64 001C2B64  38 81 00 08 */	addi r4, r1, 8
/* 801C5B68 001C2B68  38 60 00 01 */	li r3, 1
/* 801C5B6C 001C2B6C  90 01 00 08 */	stw r0, 8(r1)
/* 801C5B70 001C2B70  48 0E D1 45 */	bl GXSetTevColor
/* 801C5B74 001C2B74  7F C3 F3 78 */	mr r3, r30
/* 801C5B78 001C2B78  48 00 BB 39 */	bl effSetVtxDescN64
/* 801C5B7C 001C2B7C  38 60 00 90 */	li r3, 0x90
/* 801C5B80 001C2B80  38 80 00 00 */	li r4, 0
/* 801C5B84 001C2B84  38 A0 00 06 */	li r5, 6
/* 801C5B88 001C2B88  48 0E A0 E1 */	bl GXBegin
/* 801C5B8C 001C2B8C  38 60 00 00 */	li r3, 0
/* 801C5B90 001C2B90  38 80 00 01 */	li r4, 1
/* 801C5B94 001C2B94  38 A0 00 02 */	li r5, 2
/* 801C5B98 001C2B98  38 C0 00 00 */	li r6, 0
/* 801C5B9C 001C2B9C  38 E0 00 00 */	li r7, 0
/* 801C5BA0 001C2BA0  39 00 00 02 */	li r8, 2
/* 801C5BA4 001C2BA4  39 20 00 03 */	li r9, 3
/* 801C5BA8 001C2BA8  39 40 00 00 */	li r10, 0
/* 801C5BAC 001C2BAC  48 00 BA 89 */	bl tri2
/* 801C5BB0 001C2BB0  38 60 00 01 */	li r3, 1
/* 801C5BB4 001C2BB4  48 0E B5 85 */	bl GXSetNumChans
/* 801C5BB8 001C2BB8  38 60 00 04 */	li r3, 4
/* 801C5BBC 001C2BBC  38 80 00 00 */	li r4, 0
/* 801C5BC0 001C2BC0  38 A0 00 00 */	li r5, 0
/* 801C5BC4 001C2BC4  38 C0 00 01 */	li r6, 1
/* 801C5BC8 001C2BC8  38 E0 00 00 */	li r7, 0
/* 801C5BCC 001C2BCC  39 00 00 00 */	li r8, 0
/* 801C5BD0 001C2BD0  39 20 00 02 */	li r9, 2
/* 801C5BD4 001C2BD4  48 0E B5 A1 */	bl GXSetChanCtrl
/* 801C5BD8 001C2BD8  38 60 00 00 */	li r3, 0
/* 801C5BDC 001C2BDC  48 0E 96 A5 */	bl GXSetNumTexGens
/* 801C5BE0 001C2BE0  38 60 00 01 */	li r3, 1
/* 801C5BE4 001C2BE4  48 0E D5 E5 */	bl GXSetNumTevStages
/* 801C5BE8 001C2BE8  38 60 00 00 */	li r3, 0
/* 801C5BEC 001C2BEC  38 80 00 FF */	li r4, 0xff
/* 801C5BF0 001C2BF0  38 A0 00 FF */	li r5, 0xff
/* 801C5BF4 001C2BF4  38 C0 00 04 */	li r6, 4
/* 801C5BF8 001C2BF8  48 0E D4 35 */	bl GXSetTevOrder
/* 801C5BFC 001C2BFC  38 60 00 00 */	li r3, 0
/* 801C5C00 001C2C00  38 80 00 04 */	li r4, 4
/* 801C5C04 001C2C04  48 0E CE CD */	bl GXSetTevOp
/* 801C5C08 001C2C08  7F A3 EB 78 */	mr r3, r29
/* 801C5C0C 001C2C0C  48 00 BA A5 */	bl effSetVtxDescN64
/* 801C5C10 001C2C10  38 60 00 90 */	li r3, 0x90
/* 801C5C14 001C2C14  38 80 00 00 */	li r4, 0
/* 801C5C18 001C2C18  38 A0 00 06 */	li r5, 6
/* 801C5C1C 001C2C1C  48 0E A0 4D */	bl GXBegin
/* 801C5C20 001C2C20  38 60 00 00 */	li r3, 0
/* 801C5C24 001C2C24  38 80 00 01 */	li r4, 1
/* 801C5C28 001C2C28  38 A0 00 02 */	li r5, 2
/* 801C5C2C 001C2C2C  38 C0 00 00 */	li r6, 0
/* 801C5C30 001C2C30  38 E0 00 03 */	li r7, 3
/* 801C5C34 001C2C34  39 00 00 04 */	li r8, 4
/* 801C5C38 001C2C38  39 20 00 05 */	li r9, 5
/* 801C5C3C 001C2C3C  39 40 00 00 */	li r10, 0
/* 801C5C40 001C2C40  48 00 B9 F5 */	bl tri2
.L_801C5C44:
/* 801C5C44 001C2C44  3B 7B 00 01 */	addi r27, r27, 1
/* 801C5C48 001C2C48  3B 9C 00 88 */	addi r28, r28, 0x88
.L_801C5C4C:
/* 801C5C4C 001C2C4C  80 1A 00 08 */	lwz r0, 8(r26)
/* 801C5C50 001C2C50  7C 1B 00 00 */	cmpw r27, r0
/* 801C5C54 001C2C54  41 80 FD DC */	blt .L_801C5A30
/* 801C5C58 001C2C58  BB 41 00 98 */	lmw r26, 0x98(r1)
/* 801C5C5C 001C2C5C  80 01 00 B4 */	lwz r0, 0xb4(r1)
/* 801C5C60 001C2C60  7C 08 03 A6 */	mtlr r0
/* 801C5C64 001C2C64  38 21 00 B0 */	addi r1, r1, 0xb0
/* 801C5C68 001C2C68  4E 80 00 20 */	blr 
effKemuri4Main:
/* 801C5C6C 001C2C6C  94 21 FE E0 */	stwu r1, -0x120(r1)
/* 801C5C70 001C2C70  7C 08 02 A6 */	mflr r0
/* 801C5C74 001C2C74  3C 80 80 30 */	lis r4, lbl_802FA8F8@ha
/* 801C5C78 001C2C78  90 01 01 24 */	stw r0, 0x124(r1)
/* 801C5C7C 001C2C7C  38 A4 A8 F8 */	addi r5, r4, lbl_802FA8F8@l
/* 801C5C80 001C2C80  93 E1 01 1C */	stw r31, 0x11c(r1)
/* 801C5C84 001C2C84  93 C1 01 18 */	stw r30, 0x118(r1)
/* 801C5C88 001C2C88  3B C0 00 00 */	li r30, 0
/* 801C5C8C 001C2C8C  93 A1 01 14 */	stw r29, 0x114(r1)
/* 801C5C90 001C2C90  3B A0 00 00 */	li r29, 0
/* 801C5C94 001C2C94  93 81 01 10 */	stw r28, 0x110(r1)
/* 801C5C98 001C2C98  7C 7C 1B 78 */	mr r28, r3
/* 801C5C9C 001C2C9C  83 E3 00 0C */	lwz r31, 0xc(r3)
/* 801C5CA0 001C2CA0  80 85 00 00 */	lwz r4, 0(r5)
/* 801C5CA4 001C2CA4  80 65 00 04 */	lwz r3, 4(r5)
/* 801C5CA8 001C2CA8  80 05 00 08 */	lwz r0, 8(r5)
/* 801C5CAC 001C2CAC  90 81 00 08 */	stw r4, 8(r1)
/* 801C5CB0 001C2CB0  C0 1F 00 0C */	lfs f0, 0xc(r31)
/* 801C5CB4 001C2CB4  90 61 00 0C */	stw r3, 0xc(r1)
/* 801C5CB8 001C2CB8  C0 3F 00 10 */	lfs f1, 0x10(r31)
/* 801C5CBC 001C2CBC  D0 01 00 08 */	stfs f0, 8(r1)
/* 801C5CC0 001C2CC0  C0 1F 00 14 */	lfs f0, 0x14(r31)
/* 801C5CC4 001C2CC4  90 01 00 10 */	stw r0, 0x10(r1)
/* 801C5CC8 001C2CC8  80 81 00 08 */	lwz r4, 8(r1)
/* 801C5CCC 001C2CCC  D0 21 00 0C */	stfs f1, 0xc(r1)
/* 801C5CD0 001C2CD0  D0 01 00 10 */	stfs f0, 0x10(r1)
/* 801C5CD4 001C2CD4  80 61 00 0C */	lwz r3, 0xc(r1)
/* 801C5CD8 001C2CD8  80 01 00 10 */	lwz r0, 0x10(r1)
/* 801C5CDC 001C2CDC  90 81 00 14 */	stw r4, 0x14(r1)
/* 801C5CE0 001C2CE0  90 61 00 18 */	stw r3, 0x18(r1)
/* 801C5CE4 001C2CE4  90 01 00 1C */	stw r0, 0x1c(r1)
/* 801C5CE8 001C2CE8  48 00 01 C4 */	b .L_801C5EAC
.L_801C5CEC:
/* 801C5CEC 001C2CEC  80 1F 00 00 */	lwz r0, 0(r31)
/* 801C5CF0 001C2CF0  2C 00 00 00 */	cmpwi r0, 0
/* 801C5CF4 001C2CF4  41 82 01 B0 */	beq .L_801C5EA4
/* 801C5CF8 001C2CF8  A8 7F 00 06 */	lha r3, 6(r31)
/* 801C5CFC 001C2CFC  38 63 FF FF */	addi r3, r3, -1
/* 801C5D00 001C2D00  7C 60 07 35 */	extsh. r0, r3
/* 801C5D04 001C2D04  B0 7F 00 06 */	sth r3, 6(r31)
/* 801C5D08 001C2D08  41 81 00 10 */	bgt .L_801C5D18
/* 801C5D0C 001C2D0C  38 00 00 00 */	li r0, 0
/* 801C5D10 001C2D10  90 1F 00 00 */	stw r0, 0(r31)
/* 801C5D14 001C2D14  48 00 01 90 */	b .L_801C5EA4
.L_801C5D18:
/* 801C5D18 001C2D18  A0 1F 00 04 */	lhz r0, 4(r31)
/* 801C5D1C 001C2D1C  3B A0 00 01 */	li r29, 1
/* 801C5D20 001C2D20  28 00 00 00 */	cmplwi r0, 0
/* 801C5D24 001C2D24  40 82 00 34 */	bne .L_801C5D58
/* 801C5D28 001C2D28  C0 3F 00 68 */	lfs f1, 0x68(r31)
/* 801C5D2C 001C2D2C  C0 02 DF B0 */	lfs f0, lbl_8041F330@sda21(r2)
/* 801C5D30 001C2D30  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 801C5D34 001C2D34  41 82 00 24 */	beq .L_801C5D58
/* 801C5D38 001C2D38  4B E9 74 DD */	bl marioGetPtr
/* 801C5D3C 001C2D3C  A0 03 00 2E */	lhz r0, 0x2e(r3)
/* 801C5D40 001C2D40  28 00 00 00 */	cmplwi r0, 0
/* 801C5D44 001C2D44  40 82 00 14 */	bne .L_801C5D58
/* 801C5D48 001C2D48  A8 7F 00 06 */	lha r3, 6(r31)
/* 801C5D4C 001C2D4C  38 03 00 01 */	addi r0, r3, 1
/* 801C5D50 001C2D50  B0 1F 00 06 */	sth r0, 6(r31)
/* 801C5D54 001C2D54  48 00 00 A0 */	b .L_801C5DF4
.L_801C5D58:
/* 801C5D58 001C2D58  C0 5F 00 78 */	lfs f2, 0x78(r31)
/* 801C5D5C 001C2D5C  C0 3F 00 7C */	lfs f1, 0x7c(r31)
/* 801C5D60 001C2D60  C0 02 DF B0 */	lfs f0, lbl_8041F330@sda21(r2)
/* 801C5D64 001C2D64  EC 22 08 2A */	fadds f1, f2, f1
/* 801C5D68 001C2D68  D0 3F 00 78 */	stfs f1, 0x78(r31)
/* 801C5D6C 001C2D6C  C0 5F 00 74 */	lfs f2, 0x74(r31)
/* 801C5D70 001C2D70  C0 3F 00 78 */	lfs f1, 0x78(r31)
/* 801C5D74 001C2D74  EC 22 08 2A */	fadds f1, f2, f1
/* 801C5D78 001C2D78  D0 3F 00 74 */	stfs f1, 0x74(r31)
/* 801C5D7C 001C2D7C  C0 5F 00 70 */	lfs f2, 0x70(r31)
/* 801C5D80 001C2D80  C0 3F 00 74 */	lfs f1, 0x74(r31)
/* 801C5D84 001C2D84  EC 22 08 2A */	fadds f1, f2, f1
/* 801C5D88 001C2D88  D0 3F 00 70 */	stfs f1, 0x70(r31)
/* 801C5D8C 001C2D8C  C0 7F 00 70 */	lfs f3, 0x70(r31)
/* 801C5D90 001C2D90  C0 5F 00 60 */	lfs f2, 0x60(r31)
/* 801C5D94 001C2D94  C0 3F 00 2C */	lfs f1, 0x2c(r31)
/* 801C5D98 001C2D98  EC 23 08 BA */	fmadds f1, f3, f2, f1
/* 801C5D9C 001C2D9C  D0 3F 00 2C */	stfs f1, 0x2c(r31)
/* 801C5DA0 001C2DA0  C0 5F 00 70 */	lfs f2, 0x70(r31)
/* 801C5DA4 001C2DA4  C0 3F 00 64 */	lfs f1, 0x64(r31)
/* 801C5DA8 001C2DA8  C0 7F 00 80 */	lfs f3, 0x80(r31)
/* 801C5DAC 001C2DAC  EC 42 00 72 */	fmuls f2, f2, f1
/* 801C5DB0 001C2DB0  C0 3F 00 0C */	lfs f1, 0xc(r31)
/* 801C5DB4 001C2DB4  EC 23 08 BC */	fnmsubs f1, f3, f2, f1
/* 801C5DB8 001C2DB8  D0 3F 00 0C */	stfs f1, 0xc(r31)
/* 801C5DBC 001C2DBC  C0 5F 00 70 */	lfs f2, 0x70(r31)
/* 801C5DC0 001C2DC0  C0 3F 00 64 */	lfs f1, 0x64(r31)
/* 801C5DC4 001C2DC4  C0 7F 00 84 */	lfs f3, 0x84(r31)
/* 801C5DC8 001C2DC8  EC 42 00 72 */	fmuls f2, f2, f1
/* 801C5DCC 001C2DCC  C0 3F 00 14 */	lfs f1, 0x14(r31)
/* 801C5DD0 001C2DD0  EC 23 08 BC */	fnmsubs f1, f3, f2, f1
/* 801C5DD4 001C2DD4  D0 3F 00 14 */	stfs f1, 0x14(r31)
/* 801C5DD8 001C2DD8  88 7F 00 08 */	lbz r3, 8(r31)
/* 801C5DDC 001C2DDC  38 03 FF F4 */	addi r0, r3, -12
/* 801C5DE0 001C2DE0  98 1F 00 08 */	stb r0, 8(r31)
/* 801C5DE4 001C2DE4  C0 3F 00 70 */	lfs f1, 0x70(r31)
/* 801C5DE8 001C2DE8  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 801C5DEC 001C2DEC  40 80 00 08 */	bge .L_801C5DF4
/* 801C5DF0 001C2DF0  D0 1F 00 68 */	stfs f0, 0x68(r31)
.L_801C5DF4:
/* 801C5DF4 001C2DF4  C0 22 DF B4 */	lfs f1, lbl_8041F334@sda21(r2)
/* 801C5DF8 001C2DF8  38 61 00 80 */	addi r3, r1, 0x80
/* 801C5DFC 001C2DFC  C0 1F 00 24 */	lfs f0, 0x24(r31)
/* 801C5E00 001C2E00  38 80 00 78 */	li r4, 0x78
/* 801C5E04 001C2E04  EC 21 00 32 */	fmuls f1, f1, f0
/* 801C5E08 001C2E08  48 0D 23 E5 */	bl PSMTXRotRad
/* 801C5E0C 001C2E0C  C0 22 DF B4 */	lfs f1, lbl_8041F334@sda21(r2)
/* 801C5E10 001C2E10  38 61 00 B0 */	addi r3, r1, 0xb0
/* 801C5E14 001C2E14  C0 1F 00 28 */	lfs f0, 0x28(r31)
/* 801C5E18 001C2E18  38 80 00 79 */	li r4, 0x79
/* 801C5E1C 001C2E1C  EC 21 00 32 */	fmuls f1, f1, f0
/* 801C5E20 001C2E20  48 0D 23 CD */	bl PSMTXRotRad
/* 801C5E24 001C2E24  C0 22 DF B4 */	lfs f1, lbl_8041F334@sda21(r2)
/* 801C5E28 001C2E28  38 61 00 E0 */	addi r3, r1, 0xe0
/* 801C5E2C 001C2E2C  C0 1F 00 2C */	lfs f0, 0x2c(r31)
/* 801C5E30 001C2E30  38 80 00 7A */	li r4, 0x7a
/* 801C5E34 001C2E34  EC 21 00 32 */	fmuls f1, f1, f0
/* 801C5E38 001C2E38  48 0D 23 B5 */	bl PSMTXRotRad
/* 801C5E3C 001C2E3C  C0 3F 00 0C */	lfs f1, 0xc(r31)
/* 801C5E40 001C2E40  38 61 00 50 */	addi r3, r1, 0x50
/* 801C5E44 001C2E44  C0 5F 00 10 */	lfs f2, 0x10(r31)
/* 801C5E48 001C2E48  C0 7F 00 14 */	lfs f3, 0x14(r31)
/* 801C5E4C 001C2E4C  48 0D 25 E1 */	bl PSMTXTrans
/* 801C5E50 001C2E50  C0 3F 00 18 */	lfs f1, 0x18(r31)
/* 801C5E54 001C2E54  38 61 00 20 */	addi r3, r1, 0x20
/* 801C5E58 001C2E58  C0 5F 00 1C */	lfs f2, 0x1c(r31)
/* 801C5E5C 001C2E5C  C0 7F 00 20 */	lfs f3, 0x20(r31)
/* 801C5E60 001C2E60  48 0D 26 4D */	bl PSMTXScale
/* 801C5E64 001C2E64  38 81 00 E0 */	addi r4, r1, 0xe0
/* 801C5E68 001C2E68  38 61 00 80 */	addi r3, r1, 0x80
/* 801C5E6C 001C2E6C  7C 85 23 78 */	mr r5, r4
/* 801C5E70 001C2E70  48 0D 20 F1 */	bl PSMTXConcat
/* 801C5E74 001C2E74  38 81 00 E0 */	addi r4, r1, 0xe0
/* 801C5E78 001C2E78  38 61 00 B0 */	addi r3, r1, 0xb0
/* 801C5E7C 001C2E7C  7C 85 23 78 */	mr r5, r4
/* 801C5E80 001C2E80  48 0D 20 E1 */	bl PSMTXConcat
/* 801C5E84 001C2E84  38 81 00 20 */	addi r4, r1, 0x20
/* 801C5E88 001C2E88  38 61 00 E0 */	addi r3, r1, 0xe0
/* 801C5E8C 001C2E8C  7C 85 23 78 */	mr r5, r4
/* 801C5E90 001C2E90  48 0D 20 D1 */	bl PSMTXConcat
/* 801C5E94 001C2E94  38 61 00 50 */	addi r3, r1, 0x50
/* 801C5E98 001C2E98  38 81 00 20 */	addi r4, r1, 0x20
/* 801C5E9C 001C2E9C  38 BF 00 30 */	addi r5, r31, 0x30
/* 801C5EA0 001C2EA0  48 0D 20 C1 */	bl PSMTXConcat
.L_801C5EA4:
/* 801C5EA4 001C2EA4  3B DE 00 01 */	addi r30, r30, 1
/* 801C5EA8 001C2EA8  3B FF 00 88 */	addi r31, r31, 0x88
.L_801C5EAC:
/* 801C5EAC 001C2EAC  80 1C 00 08 */	lwz r0, 8(r28)
/* 801C5EB0 001C2EB0  7C 1E 00 00 */	cmpw r30, r0
/* 801C5EB4 001C2EB4  41 80 FE 38 */	blt .L_801C5CEC
/* 801C5EB8 001C2EB8  2C 1D 00 00 */	cmpwi r29, 0
/* 801C5EBC 001C2EBC  40 82 00 10 */	bne .L_801C5ECC
/* 801C5EC0 001C2EC0  7F 83 E3 78 */	mr r3, r28
/* 801C5EC4 001C2EC4  4B E9 7C C1 */	bl effDelete
/* 801C5EC8 001C2EC8  48 00 00 24 */	b .L_801C5EEC
.L_801C5ECC:
/* 801C5ECC 001C2ECC  38 61 00 14 */	addi r3, r1, 0x14
/* 801C5ED0 001C2ED0  4B E4 A7 F1 */	bl dispCalcZ
/* 801C5ED4 001C2ED4  3C 60 80 1C */	lis r3, effKemuri4Disp@ha
/* 801C5ED8 001C2ED8  7F 86 E3 78 */	mr r6, r28
/* 801C5EDC 001C2EDC  38 A3 59 F0 */	addi r5, r3, effKemuri4Disp@l
/* 801C5EE0 001C2EE0  38 80 00 01 */	li r4, 1
/* 801C5EE4 001C2EE4  38 60 00 04 */	li r3, 4
/* 801C5EE8 001C2EE8  4B E4 AB 31 */	bl dispEntry
.L_801C5EEC:
/* 801C5EEC 001C2EEC  80 01 01 24 */	lwz r0, 0x124(r1)
/* 801C5EF0 001C2EF0  83 E1 01 1C */	lwz r31, 0x11c(r1)
/* 801C5EF4 001C2EF4  83 C1 01 18 */	lwz r30, 0x118(r1)
/* 801C5EF8 001C2EF8  83 A1 01 14 */	lwz r29, 0x114(r1)
/* 801C5EFC 001C2EFC  83 81 01 10 */	lwz r28, 0x110(r1)
/* 801C5F00 001C2F00  7C 08 03 A6 */	mtlr r0
/* 801C5F04 001C2F04  38 21 01 20 */	addi r1, r1, 0x120
/* 801C5F08 001C2F08  4E 80 00 20 */	blr 

.global effKemuri4N64Entry
effKemuri4N64Entry:
/* 801C5F0C 001C2F0C  94 21 FF 60 */	stwu r1, -0xa0(r1)
/* 801C5F10 001C2F10  7C 08 02 A6 */	mflr r0
/* 801C5F14 001C2F14  90 01 00 A4 */	stw r0, 0xa4(r1)
/* 801C5F18 001C2F18  DB E1 00 90 */	stfd f31, 0x90(r1)
/* 801C5F1C 001C2F1C  F3 E1 00 98 */	psq_st f31, 152(r1), 0, qr0
/* 801C5F20 001C2F20  DB C1 00 80 */	stfd f30, 0x80(r1)
/* 801C5F24 001C2F24  F3 C1 00 88 */	psq_st f30, 136(r1), 0, qr0
/* 801C5F28 001C2F28  DB A1 00 70 */	stfd f29, 0x70(r1)
/* 801C5F2C 001C2F2C  F3 A1 00 78 */	psq_st f29, 120(r1), 0, qr0
/* 801C5F30 001C2F30  DB 81 00 60 */	stfd f28, 0x60(r1)
/* 801C5F34 001C2F34  F3 81 00 68 */	psq_st f28, 104(r1), 0, qr0
/* 801C5F38 001C2F38  DB 61 00 50 */	stfd f27, 0x50(r1)
/* 801C5F3C 001C2F3C  F3 61 00 58 */	psq_st f27, 88(r1), 0, qr0
/* 801C5F40 001C2F40  DB 41 00 40 */	stfd f26, 0x40(r1)
/* 801C5F44 001C2F44  F3 41 00 48 */	psq_st f26, 72(r1), 0, qr0
/* 801C5F48 001C2F48  DB 21 00 30 */	stfd f25, 0x30(r1)
/* 801C5F4C 001C2F4C  F3 21 00 38 */	psq_st f25, 56(r1), 0, qr0
/* 801C5F50 001C2F50  93 E1 00 2C */	stw r31, 0x2c(r1)
/* 801C5F54 001C2F54  93 C1 00 28 */	stw r30, 0x28(r1)
/* 801C5F58 001C2F58  93 A1 00 24 */	stw r29, 0x24(r1)
/* 801C5F5C 001C2F5C  93 81 00 20 */	stw r28, 0x20(r1)
/* 801C5F60 001C2F60  FF 20 08 90 */	fmr f25, f1
/* 801C5F64 001C2F64  7C 7C 1B 78 */	mr r28, r3
/* 801C5F68 001C2F68  FF E0 10 90 */	fmr f31, f2
/* 801C5F6C 001C2F6C  FF C0 18 90 */	fmr f30, f3
/* 801C5F70 001C2F70  FF 40 20 90 */	fmr f26, f4
/* 801C5F74 001C2F74  FF 60 28 90 */	fmr f27, f5
/* 801C5F78 001C2F78  4B E9 7E 45 */	bl effEntry
/* 801C5F7C 001C2F7C  3C 80 80 30 */	lis r4, lbl_802FA904@ha
/* 801C5F80 001C2F80  7C 7E 1B 78 */	mr r30, r3
/* 801C5F84 001C2F84  38 84 A9 04 */	addi r4, r4, lbl_802FA904@l
/* 801C5F88 001C2F88  38 00 00 01 */	li r0, 1
/* 801C5F8C 001C2F8C  90 9E 00 14 */	stw r4, 0x14(r30)
/* 801C5F90 001C2F90  38 60 00 03 */	li r3, 3
/* 801C5F94 001C2F94  38 80 00 88 */	li r4, 0x88
/* 801C5F98 001C2F98  90 1E 00 08 */	stw r0, 8(r30)
/* 801C5F9C 001C2F9C  4B E6 9A F1 */	bl __memAlloc
/* 801C5FA0 001C2FA0  7C 7F 1B 78 */	mr r31, r3
/* 801C5FA4 001C2FA4  3C 60 80 1C */	lis r3, effKemuri4Main@ha
/* 801C5FA8 001C2FA8  93 FE 00 0C */	stw r31, 0xc(r30)
/* 801C5FAC 001C2FAC  38 03 5C 6C */	addi r0, r3, effKemuri4Main@l
/* 801C5FB0 001C2FB0  C3 82 DF B0 */	lfs f28, lbl_8041F330@sda21(r2)
/* 801C5FB4 001C2FB4  3C 60 80 30 */	lis r3, lbl_802FA910@ha
/* 801C5FB8 001C2FB8  90 1E 00 10 */	stw r0, 0x10(r30)
/* 801C5FBC 001C2FBC  38 83 A9 10 */	addi r4, r3, lbl_802FA910@l
/* 801C5FC0 001C2FC0  38 00 00 01 */	li r0, 1
/* 801C5FC4 001C2FC4  3C 60 51 EC */	lis r3, 0x51EB851F@ha
/* 801C5FC8 001C2FC8  90 1F 00 00 */	stw r0, 0(r31)
/* 801C5FCC 001C2FCC  38 00 00 FF */	li r0, 0xff
/* 801C5FD0 001C2FD0  C0 82 DF B8 */	lfs f4, lbl_8041F338@sda21(r2)
/* 801C5FD4 001C2FD4  FC 1B E0 00 */	fcmpu cr0, f27, f28
/* 801C5FD8 001C2FD8  B3 9F 00 04 */	sth r28, 4(r31)
/* 801C5FDC 001C2FDC  3B A3 85 1F */	addi r29, r3, 0x51EB851F@l
/* 801C5FE0 001C2FE0  C0 62 DF BC */	lfs f3, lbl_8041F33C@sda21(r2)
/* 801C5FE4 001C2FE4  3F 80 43 30 */	lis r28, 0x4330
/* 801C5FE8 001C2FE8  D3 9F 00 6C */	stfs f28, 0x6c(r31)
/* 801C5FEC 001C2FEC  CB A4 00 00 */	lfd f29, 0(r4)
/* 801C5FF0 001C2FF0  D3 3F 00 0C */	stfs f25, 0xc(r31)
/* 801C5FF4 001C2FF4  C0 42 DF C0 */	lfs f2, lbl_8041F340@sda21(r2)
/* 801C5FF8 001C2FF8  D3 FF 00 10 */	stfs f31, 0x10(r31)
/* 801C5FFC 001C2FFC  C0 22 DF C4 */	lfs f1, lbl_8041F344@sda21(r2)
/* 801C6000 001C3000  D3 DF 00 14 */	stfs f30, 0x14(r31)
/* 801C6004 001C3004  C0 02 DF C8 */	lfs f0, lbl_8041F348@sda21(r2)
/* 801C6008 001C3008  D0 9F 00 18 */	stfs f4, 0x18(r31)
/* 801C600C 001C300C  C3 C2 DF CC */	lfs f30, lbl_8041F34C@sda21(r2)
/* 801C6010 001C3010  D0 9F 00 1C */	stfs f4, 0x1c(r31)
/* 801C6014 001C3014  C3 E2 DF D0 */	lfs f31, lbl_8041F350@sda21(r2)
/* 801C6018 001C3018  D0 9F 00 20 */	stfs f4, 0x20(r31)
/* 801C601C 001C301C  98 1F 00 08 */	stb r0, 8(r31)
/* 801C6020 001C3020  D0 9F 00 68 */	stfs f4, 0x68(r31)
/* 801C6024 001C3024  D0 7F 00 64 */	stfs f3, 0x64(r31)
/* 801C6028 001C3028  41 82 00 0C */	beq .L_801C6034
/* 801C602C 001C302C  38 00 FF F6 */	li r0, -10
/* 801C6030 001C3030  48 00 00 08 */	b .L_801C6038
.L_801C6034:
/* 801C6034 001C3034  38 00 00 0A */	li r0, 0xa
.L_801C6038:
/* 801C6038 001C3038  6C 03 80 00 */	xoris r3, r0, 0x8000
/* 801C603C 001C303C  93 81 00 08 */	stw r28, 8(r1)
/* 801C6040 001C3040  38 00 00 0F */	li r0, 0xf
/* 801C6044 001C3044  90 61 00 0C */	stw r3, 0xc(r1)
/* 801C6048 001C3048  C8 61 00 08 */	lfd f3, 8(r1)
/* 801C604C 001C304C  EC 63 E8 28 */	fsubs f3, f3, f29
/* 801C6050 001C3050  D0 7F 00 60 */	stfs f3, 0x60(r31)
/* 801C6054 001C3054  D0 5F 00 70 */	stfs f2, 0x70(r31)
/* 801C6058 001C3058  D0 3F 00 74 */	stfs f1, 0x74(r31)
/* 801C605C 001C305C  D0 1F 00 78 */	stfs f0, 0x78(r31)
/* 801C6060 001C3060  D3 9F 00 7C */	stfs f28, 0x7c(r31)
/* 801C6064 001C3064  B0 1F 00 06 */	sth r0, 6(r31)
/* 801C6068 001C3068  D3 5F 00 28 */	stfs f26, 0x28(r31)
/* 801C606C 001C306C  D3 9F 00 24 */	stfs f28, 0x24(r31)
/* 801C6070 001C3070  D3 9F 00 2C */	stfs f28, 0x2c(r31)
/* 801C6074 001C3074  48 0A 03 01 */	bl rand
/* 801C6078 001C3078  7C 1D 18 96 */	mulhw r0, r29, r3
/* 801C607C 001C307C  FC 1B E0 00 */	fcmpu cr0, f27, f28
/* 801C6080 001C3080  7C 00 2E 70 */	srawi r0, r0, 5
/* 801C6084 001C3084  54 04 0F FE */	srwi r4, r0, 0x1f
/* 801C6088 001C3088  7C 00 22 14 */	add r0, r0, r4
/* 801C608C 001C308C  1C 00 00 64 */	mulli r0, r0, 0x64
/* 801C6090 001C3090  7C 00 18 50 */	subf r0, r0, r3
/* 801C6094 001C3094  54 00 E7 FE */	rlwinm r0, r0, 0x1c, 0x1f, 0x1f
/* 801C6098 001C3098  98 1F 00 09 */	stb r0, 9(r31)
/* 801C609C 001C309C  41 82 00 0C */	beq .L_801C60A8
/* 801C60A0 001C30A0  38 00 FF A6 */	li r0, -90
/* 801C60A4 001C30A4  48 00 00 08 */	b .L_801C60AC
.L_801C60A8:
/* 801C60A8 001C30A8  38 00 00 5A */	li r0, 0x5a
.L_801C60AC:
/* 801C60AC 001C30AC  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 801C60B0 001C30B0  93 81 00 10 */	stw r28, 0x10(r1)
/* 801C60B4 001C30B4  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C60B8 001C30B8  C8 01 00 10 */	lfd f0, 0x10(r1)
/* 801C60BC 001C30BC  EC 00 E8 28 */	fsubs f0, f0, f29
/* 801C60C0 001C30C0  EC 3A 00 2A */	fadds f1, f26, f0
/* 801C60C4 001C30C4  4B E4 11 E5 */	bl reviseAngle
/* 801C60C8 001C30C8  EC 1E 00 72 */	fmuls f0, f30, f1
/* 801C60CC 001C30CC  EF 80 F8 24 */	fdivs f28, f0, f31
/* 801C60D0 001C30D0  FC 20 E0 90 */	fmr f1, f28
/* 801C60D4 001C30D4  48 0A 63 25 */	bl sin
/* 801C60D8 001C30D8  FC 00 08 18 */	frsp f0, f1
/* 801C60DC 001C30DC  FC 20 E0 90 */	fmr f1, f28
/* 801C60E0 001C30E0  D0 1F 00 80 */	stfs f0, 0x80(r31)
/* 801C60E4 001C30E4  48 0A 5D AD */	bl cos
/* 801C60E8 001C30E8  FC 00 08 18 */	frsp f0, f1
/* 801C60EC 001C30EC  7F C3 F3 78 */	mr r3, r30
/* 801C60F0 001C30F0  D0 1F 00 84 */	stfs f0, 0x84(r31)
/* 801C60F4 001C30F4  E3 E1 00 98 */	psq_l f31, 152(r1), 0, qr0
/* 801C60F8 001C30F8  CB E1 00 90 */	lfd f31, 0x90(r1)
/* 801C60FC 001C30FC  E3 C1 00 88 */	psq_l f30, 136(r1), 0, qr0
/* 801C6100 001C3100  CB C1 00 80 */	lfd f30, 0x80(r1)
/* 801C6104 001C3104  E3 A1 00 78 */	psq_l f29, 120(r1), 0, qr0
/* 801C6108 001C3108  CB A1 00 70 */	lfd f29, 0x70(r1)
/* 801C610C 001C310C  E3 81 00 68 */	psq_l f28, 104(r1), 0, qr0
/* 801C6110 001C3110  CB 81 00 60 */	lfd f28, 0x60(r1)
/* 801C6114 001C3114  E3 61 00 58 */	psq_l f27, 88(r1), 0, qr0
/* 801C6118 001C3118  CB 61 00 50 */	lfd f27, 0x50(r1)
/* 801C611C 001C311C  E3 41 00 48 */	psq_l f26, 72(r1), 0, qr0
/* 801C6120 001C3120  CB 41 00 40 */	lfd f26, 0x40(r1)
/* 801C6124 001C3124  E3 21 00 38 */	psq_l f25, 56(r1), 0, qr0
/* 801C6128 001C3128  CB 21 00 30 */	lfd f25, 0x30(r1)
/* 801C612C 001C312C  83 E1 00 2C */	lwz r31, 0x2c(r1)
/* 801C6130 001C3130  83 C1 00 28 */	lwz r30, 0x28(r1)
/* 801C6134 001C3134  83 A1 00 24 */	lwz r29, 0x24(r1)
/* 801C6138 001C3138  80 01 00 A4 */	lwz r0, 0xa4(r1)
/* 801C613C 001C313C  83 81 00 20 */	lwz r28, 0x20(r1)
/* 801C6140 001C3140  7C 08 03 A6 */	mtlr r0
/* 801C6144 001C3144  38 21 00 A0 */	addi r1, r1, 0xa0
/* 801C6148 001C3148  4E 80 00 20 */	blr 
