# Written by BOOKSHELF2DEF on Sun Aug 14 18:27:03 2022
# SPORT Lab, University of Southern California, Los Angeles, CA 90089
# Developers: Ting-Ru Lin <tingruli@usc.edu> and Massoud Pedram <pedram@usc.edu>

VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN TAP_placed ;
UNITS DISTANCE MICRONS 1000 ;


PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 2750.0000 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 2020.0000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 2750000 2020000 ) ;

ROW CORE_ROW_0 CoreSite 0 0 N DO 2750 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_1 CoreSite 0 160000 FS DO 2750 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_2 CoreSite 0 320000 N DO 2750 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_3 CoreSite 0 480000 FS DO 2750 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_4 CoreSite 0 640000 N DO 2750 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_5 CoreSite 0 800000 FS DO 2750 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_6 CoreSite 0 960000 N DO 2750 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_7 CoreSite 0 1120000 FS DO 2750 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_8 CoreSite 0 1280000 N DO 2750 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_9 CoreSite 0 1440000 FS DO 2750 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_10 CoreSite 0 1600000 N DO 2750 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_11 CoreSite 0 1760000 FS DO 2750 BY 1 STEP 1000 0 
 ;

TRACKS Y 0 DO 202 STEP 10000 LAYER M1 ;
TRACKS Y 0 DO 202 STEP 10000 LAYER M2 ;
TRACKS X 0 DO 275 STEP 10000 LAYER M1 ;
TRACKS X 0 DO 275 STEP 10000 LAYER M2 ;

GCELLGRID Y 1 DO 295 STEP 10 ;
GCELLGRID X 1 DO 405 STEP 10 ;

COMPONENTS 248 ;
- state_obs0_Pad PAD + FIXED ( 240000 1900000 ) N 
 ;
- state_obs1_Pad PAD + FIXED ( 960000 1900000 ) N 
 ;
- state_obs2_Pad PAD + FIXED ( 1670000 1900000 ) N 
 ;
- state_obs3_Pad PAD + FIXED ( 2650000 1370000 ) N 
 ;
- TCK_Pad PAD + FIXED ( 150000 0 ) N 
 ;
- TMS_Pad PAD + FIXED ( 870000 0 ) N 
 ;
- GCLK_Pad PAD + FIXED ( 1580000 0 ) N 
 ;
- TRST_Pad PAD + FIXED ( 0 480000 ) N 
 ;
- XOR2T_28_n52 LSmitll_XORT + PLACED ( 1095000 905000 ) N 
 ;
- DFFT_83_state_obs1 LSmitll_DFFT + PLACED ( 785000 1595000 ) N 
 ;
- DFFT_91_state_obs3 LSmitll_DFFT + PLACED ( 1485000 1595000 ) N 
 ;
- NOTT_8_n32 LSmitll_NOTT + PLACED ( 2015000 695000 ) N 
 ;
- NOTT_9_n33 LSmitll_NOTT + PLACED ( 365000 905000 ) N 
 ;
- DFFT_39_state0_buf LSmitll_DFFT + PLACED ( 645000 1455000 ) N 
 ;
- AND2T_20_n44 LSmitll_AND2T + PLACED ( 525000 515000 ) N 
 ;
- AND2T_12_n36 LSmitll_AND2T + PLACED ( 685000 515000 ) N 
 ;
- AND2T_23_n47 LSmitll_AND2T + PLACED ( 505000 695000 ) N 
 ;
- AND2T_32_n56 LSmitll_AND2T + PLACED ( 1705000 1095000 ) N 
 ;
- AND2T_33_n57 LSmitll_AND2T + PLACED ( 2115000 1295000 ) N 
 ;
- AND2T_25_n49 LSmitll_AND2T + PLACED ( 1415000 905000 ) N 
 ;
- AND2T_26_n50 LSmitll_AND2T + PLACED ( 1255000 905000 ) N 
 ;
- AND2T_27_n51 LSmitll_AND2T + PLACED ( 935000 905000 ) N 
 ;
- AND2T_19_n43 LSmitll_AND2T + PLACED ( 1665000 515000 ) N 
 ;
- AND2T_36_n60 LSmitll_AND2T + PLACED ( 1585000 365000 ) N 
 ;
- AND2T_37_n61 LSmitll_AND2T + PLACED ( 1505000 515000 ) N 
 ;
- AND2T_29_n53 LSmitll_AND2T + PLACED ( 1025000 1095000 ) N 
 ;
- AND2T_38_n62 LSmitll_AND2T + PLACED ( 925000 365000 ) N 
 ;
- DFFT_79_state_obs0 LSmitll_DFFT + PLACED ( 365000 1595000 ) N 
 ;
- DFFT_87_state_obs2 LSmitll_DFFT + PLACED ( 1065000 1595000 ) N 
 ;
- OR2T_11_n35 LSmitll_OR2T + PLACED ( 1205000 695000 ) N 
 ;
- OR2T_21_n45 LSmitll_OR2T + PLACED ( 775000 695000 ) N 
 ;
- OR2T_13_n37 LSmitll_OR2T + PLACED ( 365000 515000 ) N 
 ;
- OR2T_30_n54 LSmitll_OR2T + PLACED ( 1145000 1295000 ) N 
 ;
- OR2T_22_n46 LSmitll_OR2T + PLACED ( 525000 905000 ) N 
 ;
- OR2T_31_n55 LSmitll_OR2T + PLACED ( 1545000 1095000 ) N 
 ;
- OR2T_15_n39 LSmitll_OR2T + PLACED ( 1045000 695000 ) N 
 ;
- OR2T_24_n48 LSmitll_OR2T + PLACED ( 1475000 695000 ) N 
 ;
- OR2T_17_n41 LSmitll_OR2T + PLACED ( 2235000 905000 ) N 
 ;
- OR2T_18_n42 LSmitll_OR2T + PLACED ( 2175000 695000 ) N 
 ;
- OR2T_34_n58 LSmitll_OR2T + PLACED ( 1205000 515000 ) N 
 ;
- OR2T_35_n59 LSmitll_OR2T + PLACED ( 1635000 695000 ) N 
 ;
- DFFT_47__ADJFBL_n194 LSmitll_DFFT + PLACED ( 365000 1295000 ) N 
 ;
- DFFT_40_state1_buf LSmitll_DFFT + PLACED ( 1205000 1455000 ) N 
 ;
- NOTT_10_n34 LSmitll_NOTT + PLACED ( 1575000 905000 ) N 
 ;
- NOTT_14_n38 LSmitll_NOTT + PLACED ( 1995000 365000 ) N 
 ;
- NOTT_16_n40 LSmitll_NOTT + PLACED ( 1975000 1095000 ) N 
 ;
- DFFT_48__ADJFBL_n195 LSmitll_DFFT + PLACED ( 895000 1295000 ) N 
 ;
- DFFT_41_state2_buf LSmitll_DFFT + PLACED ( 1625000 1455000 ) N 
 ;
- DFFT_49__ADJFBL_n196 LSmitll_DFFT + PLACED ( 1765000 1455000 ) N 
 ;
- DFFT_42_state3_buf LSmitll_DFFT + PLACED ( 2275000 1295000 ) N 
 ;
- DFFT_50__FBL_n197 LSmitll_DFFT + PLACED ( 1085000 365000 ) N 
 ;
- DFFT_51__FBL_n198 LSmitll_DFFT + PLACED ( 615000 1295000 ) N 
 ;
- DFFT_52__FBL_n199 LSmitll_DFFT + PLACED ( 755000 1295000 ) N 
 ;
- DFFT_60__FPB_n207 LSmitll_DFFT + PLACED ( 365000 365000 ) N 
 ;
- DFFT_43__PIPL_n76 LSmitll_DFFT + PLACED ( 505000 1455000 ) N 
 ;
- DFFT_53__FBL_n200 LSmitll_DFFT + PLACED ( 1585000 1295000 ) N 
 ;
- DFFT_61__FPB_n208 LSmitll_DFFT + PLACED ( 795000 905000 ) N 
 ;
- DFFT_44__PIPL_n77 LSmitll_DFFT + PLACED ( 1065000 1455000 ) N 
 ;
- DFFT_54__FPB_n201 LSmitll_DFFT + PLACED ( 1865000 1295000 ) N 
 ;
- DFFT_70__FPB_n217 LSmitll_DFFT + PLACED ( 1305000 1295000 ) N 
 ;
- DFFT_62__FPB_n209 LSmitll_DFFT + PLACED ( 2095000 905000 ) N 
 ;
- DFFT_45__PIPL_n78 LSmitll_DFFT + PLACED ( 1345000 1455000 ) N 
 ;
- DFFT_63__FPB_n210 LSmitll_DFFT + PLACED ( 1745000 365000 ) N 
 ;
- DFFT_55__FPB_n202 LSmitll_DFFT + PLACED ( 785000 365000 ) N 
 ;
- DFFT_71__FPB_n218 LSmitll_DFFT + PLACED ( 1965000 515000 ) N 
 ;
- DFFT_46__PIPL_n79 LSmitll_DFFT + PLACED ( 2045000 1455000 ) N 
 ;
- DFFT_64__FPB_n211 LSmitll_DFFT + PLACED ( 1825000 515000 ) N 
 ;
- DFFT_56__FPB_n203 LSmitll_DFFT + PLACED ( 1725000 1295000 ) N 
 ;
- DFFT_80__FPB_n227 LSmitll_DFFT + PLACED ( 925000 1455000 ) N 
 ;
- DFFT_72__FPB_n219 LSmitll_DFFT + PLACED ( 1445000 1295000 ) N 
 ;
- DFFT_73__FPB_n220 LSmitll_DFFT + PLACED ( 1365000 515000 ) N 
 ;
- DFFT_65__FPB_n212 LSmitll_DFFT + PLACED ( 365000 695000 ) N 
 ;
- DFFT_57__FPB_n204 LSmitll_DFFT + PLACED ( 845000 515000 ) N 
 ;
- DFFT_81__FPB_n228 LSmitll_DFFT + PLACED ( 785000 1455000 ) N 
 ;
- DFFT_74__FPB_n221 LSmitll_DFFT + PLACED ( 1735000 905000 ) N 
 ;
- DFFT_66__FPB_n213 LSmitll_DFFT + PLACED ( 1185000 1095000 ) N 
 ;
- DFFT_58__FPB_n205 LSmitll_DFFT + PLACED ( 645000 365000 ) N 
 ;
- DFFT_90__FPB_n237 LSmitll_DFFT + PLACED ( 2325000 1455000 ) N 
 ;
- DFFT_82__FPB_n229 LSmitll_DFFT + PLACED ( 925000 1595000 ) N 
 ;
- Split_100_n247 LSmitll_SPLITT + PLACED ( 2155000 365000 ) N 
 ;
- Split_101_n248 LSmitll_SPLITT + PLACED ( 1885000 365000 ) N 
 ;
- Split_102_n249 LSmitll_SPLITT + PLACED ( 2105000 515000 ) N 
 ;
- Split_110_n257 LSmitll_SPLITT + PLACED ( 2135000 1095000 ) N 
 ;
- Split_103_n250 LSmitll_SPLITT + PLACED ( 1865000 1095000 ) N 
 ;
- Split_111_n258 LSmitll_SPLITT + PLACED ( 1225000 365000 ) N 
 ;
- Split_104_n251 LSmitll_SPLITT + PLACED ( 2395000 905000 ) N 
 ;
- Split_112_n259 LSmitll_SPLITT + PLACED ( 475000 1095000 ) N 
 ;
- Split_120_n267 LSmitll_SPLITT + PLACED ( 1325000 1095000 ) N 
 ;
- Split_105_n252 LSmitll_SPLITT + PLACED ( 505000 1295000 ) N 
 ;
- Split_113_n260 LSmitll_SPLITT + PLACED ( 365000 1095000 ) N 
 ;
- Split_106_n253 LSmitll_SPLITT + PLACED ( 685000 905000 ) N 
 ;
- Split_114_n261 LSmitll_SPLITT + PLACED ( 915000 1095000 ) N 
 ;
- Split_107_n254 LSmitll_SPLITT + PLACED ( 1035000 1295000 ) N 
 ;
- Split_115_n262 LSmitll_SPLITT + PLACED ( 695000 1095000 ) N 
 ;
- Split_108_n255 LSmitll_SPLITT + PLACED ( 2005000 1295000 ) N 
 ;
- Split_116_n263 LSmitll_SPLITT + PLACED ( 585000 1095000 ) N 
 ;
- Split_109_n256 LSmitll_SPLITT + PLACED ( 1335000 365000 ) N 
 ;
- Split_117_n264 LSmitll_SPLITT + PLACED ( 805000 1095000 ) N 
 ;
- Split_118_n265 LSmitll_SPLITT + PLACED ( 1435000 1095000 ) N 
 ;
- Split_119_n266 LSmitll_SPLITT + PLACED ( 1985000 905000 ) N 
 ;
- DFFT_75__FPB_n222 LSmitll_DFFT + PLACED ( 1445000 365000 ) N 
 ;
- DFFT_67__FPB_n214 LSmitll_DFFT + PLACED ( 2355000 515000 ) N 
 ;
- DFFT_59__FPB_n206 LSmitll_DFFT + PLACED ( 505000 365000 ) N 
 ;
- DFFT_84__FPB_n231 LSmitll_DFFT + PLACED ( 1485000 1455000 ) N 
 ;
- DFFT_76__FPB_n223 LSmitll_DFFT + PLACED ( 365000 1455000 ) N 
 ;
- DFFT_68__FPB_n215 LSmitll_DFFT + PLACED ( 2215000 515000 ) N 
 ;
- DFFT_85__FPB_n232 LSmitll_DFFT + PLACED ( 1205000 1595000 ) N 
 ;
- DFFT_77__FPB_n224 LSmitll_DFFT + PLACED ( 645000 1595000 ) N 
 ;
- DFFT_69__FPB_n216 LSmitll_DFFT + PLACED ( 2335000 695000 ) N 
 ;
- DFFT_86__FPB_n233 LSmitll_DFFT + PLACED ( 1345000 1595000 ) N 
 ;
- DFFT_78__FPB_n225 LSmitll_DFFT + PLACED ( 505000 1595000 ) N 
 ;
- Split_92_n239 LSmitll_SPLITT + PLACED ( 1905000 695000 ) N 
 ;
- Split_93_n240 LSmitll_SPLITT + PLACED ( 1365000 695000 ) N 
 ;
- Split_94_n241 LSmitll_SPLITT + PLACED ( 1095000 515000 ) N 
 ;
- Split_95_n242 LSmitll_SPLITT + PLACED ( 665000 695000 ) N 
 ;
- Split_96_n243 LSmitll_SPLITT + PLACED ( 935000 695000 ) N 
 ;
- Split_97_n244 LSmitll_SPLITT + PLACED ( 1875000 905000 ) N 
 ;
- Split_98_n245 LSmitll_SPLITT + PLACED ( 1795000 695000 ) N 
 ;
- Split_99_n246 LSmitll_SPLITT + PLACED ( 985000 515000 ) N 
 ;
- DFFT_88__FPB_n235 LSmitll_DFFT + PLACED ( 1905000 1455000 ) N 
 ;
- DFFT_89__FPB_n236 LSmitll_DFFT + PLACED ( 2185000 1455000 ) N 
 ;
- SplitCLK_4_85 LSmitll_SPLITT + PLACED ( 2255000 1525000 ) N 
 ;
- SplitCLK_4_86 LSmitll_SPLITT + PLACED ( 2315000 1525000 ) N 
 ;
- SplitCLK_4_87 LSmitll_SPLITT + PLACED ( 2025000 1525000 ) N 
 ;
- SplitCLK_6_88 LSmitll_SPLITT + PLACED ( 1905000 1525000 ) FS 
 ;
- SplitCLK_4_89 LSmitll_SPLITT + PLACED ( 2085000 1525000 ) N 
 ;
- SplitCLK_4_90 LSmitll_SPLITT + PLACED ( 2045000 1375000 ) N 
 ;
- SplitCLK_0_91 LSmitll_SPLITT + PLACED ( 1985000 1375000 ) S 
 ;
- SplitCLK_4_92 LSmitll_SPLITT + PLACED ( 1775000 1195000 ) N 
 ;
- SplitCLK_4_93 LSmitll_SPLITT + PLACED ( 1875000 1375000 ) N 
 ;
- SplitCLK_6_94 LSmitll_SPLITT + PLACED ( 1965000 1525000 ) FS 
 ;
- SplitCLK_4_95 LSmitll_SPLITT + PLACED ( 1645000 1525000 ) N 
 ;
- SplitCLK_2_96 LSmitll_SPLITT + PLACED ( 1585000 1525000 ) FN 
 ;
- SplitCLK_6_97 LSmitll_SPLITT + PLACED ( 1345000 1525000 ) FS 
 ;
- SplitCLK_6_98 LSmitll_SPLITT + PLACED ( 1465000 1525000 ) FS 
 ;
- SplitCLK_4_99 LSmitll_SPLITT + PLACED ( 1635000 1195000 ) N 
 ;
- SplitCLK_4_100 LSmitll_SPLITT + PLACED ( 1575000 1195000 ) N 
 ;
- SplitCLK_6_101 LSmitll_SPLITT + PLACED ( 1375000 1375000 ) FS 
 ;
- SplitCLK_4_102 LSmitll_SPLITT + PLACED ( 1635000 1375000 ) N 
 ;
- SplitCLK_6_103 LSmitll_SPLITT + PLACED ( 1575000 1375000 ) FS 
 ;
- SplitCLK_6_104 LSmitll_SPLITT + PLACED ( 1785000 1375000 ) FS 
 ;
- SplitCLK_4_105 LSmitll_SPLITT + PLACED ( 2275000 805000 ) N 
 ;
- SplitCLK_4_106 LSmitll_SPLITT + PLACED ( 2335000 805000 ) N 
 ;
- SplitCLK_4_107 LSmitll_SPLITT + PLACED ( 2155000 805000 ) N 
 ;
- SplitCLK_2_108 LSmitll_SPLITT + PLACED ( 2095000 805000 ) FN 
 ;
- SplitCLK_4_109 LSmitll_SPLITT + PLACED ( 2215000 805000 ) N 
 ;
- SplitCLK_4_110 LSmitll_SPLITT + PLACED ( 2115000 605000 ) N 
 ;
- SplitCLK_0_111 LSmitll_SPLITT + PLACED ( 2055000 605000 ) S 
 ;
- SplitCLK_4_112 LSmitll_SPLITT + PLACED ( 1815000 445000 ) N 
 ;
- SplitCLK_4_113 LSmitll_SPLITT + PLACED ( 1945000 605000 ) N 
 ;
- SplitCLK_0_114 LSmitll_SPLITT + PLACED ( 1975000 805000 ) S 
 ;
- SplitCLK_4_115 LSmitll_SPLITT + PLACED ( 1675000 1005000 ) N 
 ;
- SplitCLK_0_116 LSmitll_SPLITT + PLACED ( 1555000 1005000 ) S 
 ;
- SplitCLK_6_117 LSmitll_SPLITT + PLACED ( 1385000 1005000 ) FS 
 ;
- SplitCLK_6_118 LSmitll_SPLITT + PLACED ( 1505000 1005000 ) FS 
 ;
- SplitCLK_4_119 LSmitll_SPLITT + PLACED ( 1585000 605000 ) N 
 ;
- SplitCLK_4_120 LSmitll_SPLITT + PLACED ( 1645000 605000 ) N 
 ;
- SplitCLK_2_121 LSmitll_SPLITT + PLACED ( 1445000 605000 ) FN 
 ;
- SplitCLK_4_122 LSmitll_SPLITT + PLACED ( 1515000 605000 ) N 
 ;
- SplitCLK_2_123 LSmitll_SPLITT + PLACED ( 1545000 805000 ) FN 
 ;
- SplitCLK_4_124 LSmitll_SPLITT + PLACED ( 1805000 805000 ) N 
 ;
- SplitCLK_0_125 LSmitll_SPLITT + PLACED ( 1775000 1005000 ) S 
 ;
- SplitCLK_0_126 LSmitll_SPLITT + PLACED ( 1135000 1665000 ) S 
 ;
- SplitCLK_0_127 LSmitll_SPLITT + PLACED ( 1175000 1525000 ) S 
 ;
- SplitCLK_4_128 LSmitll_SPLITT + PLACED ( 1055000 1525000 ) N 
 ;
- SplitCLK_2_129 LSmitll_SPLITT + PLACED ( 995000 1525000 ) FN 
 ;
- SplitCLK_6_130 LSmitll_SPLITT + PLACED ( 1115000 1525000 ) FS 
 ;
- SplitCLK_4_131 LSmitll_SPLITT + PLACED ( 1165000 1195000 ) N 
 ;
- SplitCLK_4_132 LSmitll_SPLITT + PLACED ( 1105000 1195000 ) N 
 ;
- SplitCLK_2_133 LSmitll_SPLITT + PLACED ( 865000 1525000 ) FN 
 ;
- SplitCLK_0_134 LSmitll_SPLITT + PLACED ( 1065000 1375000 ) S 
 ;
- SplitCLK_4_135 LSmitll_SPLITT + PLACED ( 1125000 1375000 ) N 
 ;
- SplitCLK_4_136 LSmitll_SPLITT + PLACED ( 715000 1665000 ) N 
 ;
- SplitCLK_0_137 LSmitll_SPLITT + PLACED ( 645000 1665000 ) S 
 ;
- SplitCLK_6_138 LSmitll_SPLITT + PLACED ( 435000 1665000 ) FS 
 ;
- SplitCLK_6_139 LSmitll_SPLITT + PLACED ( 575000 1665000 ) FS 
 ;
- SplitCLK_4_140 LSmitll_SPLITT + PLACED ( 625000 1375000 ) N 
 ;
- SplitCLK_4_141 LSmitll_SPLITT + PLACED ( 685000 1375000 ) N 
 ;
- SplitCLK_6_142 LSmitll_SPLITT + PLACED ( 365000 1375000 ) FS 
 ;
- SplitCLK_4_143 LSmitll_SPLITT + PLACED ( 565000 1375000 ) N 
 ;
- SplitCLK_6_144 LSmitll_SPLITT + PLACED ( 575000 1525000 ) FS 
 ;
- SplitCLK_6_145 LSmitll_SPLITT + PLACED ( 805000 1375000 ) FS 
 ;
- SplitCLK_4_146 LSmitll_SPLITT + PLACED ( 1185000 805000 ) N 
 ;
- SplitCLK_2_147 LSmitll_SPLITT + PLACED ( 1125000 805000 ) FN 
 ;
- SplitCLK_0_148 LSmitll_SPLITT + PLACED ( 865000 1005000 ) S 
 ;
- SplitCLK_2_149 LSmitll_SPLITT + PLACED ( 865000 805000 ) FN 
 ;
- SplitCLK_4_150 LSmitll_SPLITT + PLACED ( 1005000 805000 ) N 
 ;
- SplitCLK_4_151 LSmitll_SPLITT + PLACED ( 1085000 605000 ) N 
 ;
- SplitCLK_0_152 LSmitll_SPLITT + PLACED ( 1005000 605000 ) S 
 ;
- SplitCLK_4_153 LSmitll_SPLITT + PLACED ( 855000 445000 ) N 
 ;
- SplitCLK_4_154 LSmitll_SPLITT + PLACED ( 935000 605000 ) N 
 ;
- SplitCLK_0_155 LSmitll_SPLITT + PLACED ( 945000 805000 ) S 
 ;
- SplitCLK_4_156 LSmitll_SPLITT + PLACED ( 605000 805000 ) N 
 ;
- SplitCLK_4_157 LSmitll_SPLITT + PLACED ( 665000 805000 ) N 
 ;
- SplitCLK_6_158 LSmitll_SPLITT + PLACED ( 365000 805000 ) FS 
 ;
- SplitCLK_6_159 LSmitll_SPLITT + PLACED ( 485000 805000 ) FS 
 ;
- SplitCLK_4_160 LSmitll_SPLITT + PLACED ( 625000 445000 ) N 
 ;
- SplitCLK_2_161 LSmitll_SPLITT + PLACED ( 685000 445000 ) FN 
 ;
- SplitCLK_6_162 LSmitll_SPLITT + PLACED ( 365000 445000 ) FS 
 ;
- SplitCLK_4_163 LSmitll_SPLITT + PLACED ( 505000 445000 ) N 
 ;
- SplitCLK_2_164 LSmitll_SPLITT + PLACED ( 545000 805000 ) FN 
 ;
- SplitCLK_4_165 LSmitll_SPLITT + PLACED ( 735000 805000 ) N 
 ;
- SplitCLK_2_166 LSmitll_SPLITT + PLACED ( 785000 1005000 ) FN 
 ;
- SplitCLK_2_167 LSmitll_SPLITT + PLACED ( 2035000 805000 ) FN 
 ;
- SplitCLK_2_168 LSmitll_SPLITT + PLACED ( 375000 1005000 ) FN 
 ;
- SplitCLK_4_169 LSmitll_SPLITT + PLACED ( 655000 1525000 ) N 
 ;
- SplitCLK_4_170 LSmitll_SPLITT + PLACED ( 685000 605000 ) N 
 ;
- SplitCLK_2_171 LSmitll_SPLITT + PLACED ( 1715000 1195000 ) FN 
 ;
- SplitCLK_4_172 LSmitll_SPLITT + PLACED ( 1445000 1005000 ) N 
 ;
- SplitCLK_2_173 LSmitll_SPLITT + PLACED ( 1265000 1005000 ) FN 
 ;
- SplitCLK_4_174 LSmitll_SPLITT + PLACED ( 1595000 445000 ) N 
 ;
- SplitCLK_2_175 LSmitll_SPLITT + PLACED ( 1035000 1195000 ) FN 
 ;
- SplitCLK_4_176 LSmitll_SPLITT + PLACED ( 935000 445000 ) N 
 ;
- SplitCLK_2_177 LSmitll_SPLITT + PLACED ( 375000 1665000 ) FN 
 ;
- SplitCLK_2_178 LSmitll_SPLITT + PLACED ( 795000 805000 ) FN 
 ;
- SplitCLK_2_179 LSmitll_SPLITT + PLACED ( 375000 605000 ) FN 
 ;
- SplitCLK_2_180 LSmitll_SPLITT + PLACED ( 1065000 805000 ) FN 
 ;
- SplitCLK_4_181 LSmitll_SPLITT + PLACED ( 1485000 805000 ) N 
 ;
- SplitCLK_4_182 LSmitll_SPLITT + PLACED ( 425000 1375000 ) N 
 ;
- SplitCLK_4_183 LSmitll_SPLITT + PLACED ( 1235000 1525000 ) N 
 ;
- SplitCLK_4_184 LSmitll_SPLITT + PLACED ( 1615000 1005000 ) N 
 ;
- SplitCLK_4_185 LSmitll_SPLITT + PLACED ( 2005000 445000 ) N 
 ;
- SplitCLK_4_186 LSmitll_SPLITT + PLACED ( 1985000 1195000 ) N 
 ;
- SplitCLK_4_187 LSmitll_SPLITT + PLACED ( 895000 1375000 ) N 
 ;
- SplitCLK_2_188 LSmitll_SPLITT + PLACED ( 1775000 1525000 ) FN 
 ;
- SplitCLK_4_189 LSmitll_SPLITT + PLACED ( 2275000 1375000 ) N 
 ;
- SplitCLK_4_190 LSmitll_SPLITT + PLACED ( 745000 1375000 ) N 
 ;
- SplitCLK_4_191 LSmitll_SPLITT + PLACED ( 425000 445000 ) N 
 ;
- SplitCLK_2_192 LSmitll_SPLITT + PLACED ( 1315000 1375000 ) FN 
 ;
- SplitCLK_4_193 LSmitll_SPLITT + PLACED ( 1405000 1525000 ) N 
 ;
- SplitCLK_2_194 LSmitll_SPLITT + PLACED ( 1755000 445000 ) FN 
 ;
- SplitCLK_2_195 LSmitll_SPLITT + PLACED ( 795000 445000 ) FN 
 ;
- SplitCLK_2_196 LSmitll_SPLITT + PLACED ( 1825000 605000 ) FN 
 ;
- SplitCLK_2_197 LSmitll_SPLITT + PLACED ( 1725000 1375000 ) FN 
 ;
- SplitCLK_2_198 LSmitll_SPLITT + PLACED ( 935000 1525000 ) FN 
 ;
- SplitCLK_4_199 LSmitll_SPLITT + PLACED ( 1445000 1375000 ) N 
 ;
- SplitCLK_2_200 LSmitll_SPLITT + PLACED ( 1375000 605000 ) FN 
 ;
- SplitCLK_4_201 LSmitll_SPLITT + PLACED ( 425000 805000 ) N 
 ;
- SplitCLK_2_202 LSmitll_SPLITT + PLACED ( 845000 605000 ) FN 
 ;
- SplitCLK_2_203 LSmitll_SPLITT + PLACED ( 795000 1525000 ) FN 
 ;
- SplitCLK_4_204 LSmitll_SPLITT + PLACED ( 1455000 445000 ) N 
 ;
- SplitCLK_4_205 LSmitll_SPLITT + PLACED ( 2355000 605000 ) N 
 ;
- SplitCLK_2_206 LSmitll_SPLITT + PLACED ( 565000 445000 ) FN 
 ;
- SplitCLK_2_207 LSmitll_SPLITT + PLACED ( 1525000 1525000 ) FN 
 ;
- SplitCLK_2_208 LSmitll_SPLITT + PLACED ( 375000 1525000 ) FN 
 ;
- SplitCLK_2_209 LSmitll_SPLITT + PLACED ( 1355000 1665000 ) FN 
 ;
- SplitCLK_4_210 LSmitll_SPLITT + PLACED ( 505000 1665000 ) N 
 ;
- SplitCLK_0_211 LSmitll_SPLITT + PLACED ( 1325000 1005000 ) S 
 ;
END COMPONENTS

PINS 0 ;
END PINS

NETS 354 ;
- net0
  ( NOTT_16_n40 q ) ( Split_103_n250 a )
+ ROUTED M2 ( 1880000 1150000 ) VIA12 
  NEW M1 ( 1880000 1150000 ) ( 2060000 * ) VIA12 
  NEW M2 ( 2060000 1150000 ) ( * 1110000 ) ;
- net1
  ( NOTT_8_n32 q ) ( Split_92_n239 a )
+ ROUTED M2 ( 2100000 710000 ) ( * 840000 ) VIA12 
  NEW M1 ( 2100000 840000 ) ( 1920000 * ) VIA12 
  NEW M2 ( 1920000 840000 ) ( * 750000 ) ;
- net2
  ( OR2T_17_n41 q ) ( OR2T_18_n42 a )
+ ROUTED M2 ( 2320000 920000 ) ( * 730000 ) VIA12 
  NEW M1 ( 2320000 730000 ) ( 2190000 * ) VIA12 
  NEW M2 ( 2190000 730000 ) ( * 710000 ) ;
- net3
  ( NOTT_9_n33 q ) ( Split_95_n242 a )
+ ROUTED M2 ( 450000 920000 ) ( * 930000 ) VIA12 
  NEW M1 ( 450000 930000 ) ( 530000 * ) VIA12 
  NEW M2 ( 530000 930000 ) ( * 1000000 ) VIA12 
  NEW M1 ( 530000 1000000 ) ( 690000 * ) VIA12 
  NEW M2 ( 690000 1000000 ) ( * 750000 ) ( 680000 * ) ;
- net4
  ( AND2T_26_n50 q ) ( XOR2T_28_n52 a )
+ ROUTED M2 ( 1110000 960000 ) ( * 970000 ) VIA12 
  NEW M1 ( 1110000 970000 ) ( 1330000 * ) VIA12 
  NEW M2 ( 1330000 970000 ) ( * 920000 ) ( 1340000 * ) ;
- net5
  ( OR2T_18_n42 q ) ( AND2T_19_n43 a )
+ ROUTED M2 ( 2260000 710000 ) ( * 550000 ) VIA12 
  NEW M1 ( 2260000 550000 ) ( 1680000 * ) VIA12 
  NEW M2 ( 1680000 550000 ) ( * 530000 ) ;
- net6
  ( NOTT_10_n34 q ) ( Split_97_n244 a )
+ ROUTED M2 ( 1660000 920000 ) ( * 950000 ) VIA12 
  NEW M1 ( 1660000 950000 ) ( 1890000 * ) ( * 960000 ) VIA12 ;
- net7
  ( AND2T_27_n51 q ) ( Split_107_n254 a )
+ ROUTED M2 ( 1050000 1350000 ) ( * 1340000 ) VIA12 
  NEW M1 ( 1050000 1340000 ) ( 1030000 * ) VIA12 
  NEW M2 ( 1030000 1340000 ) ( * 920000 ) ( 1020000 * ) ;
- net8
  ( AND2T_19_n43 q ) ( AND2T_20_n44 a )
+ ROUTED M2 ( 1750000 530000 ) ( * 520000 ) VIA12 
  NEW M1 ( 1750000 520000 ) ( 1390000 * ) ( * 510000 ) ( 550000 * ) VIA12 
  NEW M2 ( 550000 510000 ) ( * 530000 ) ( 540000 * ) ;
- net9
  ( OR2T_11_n35 q ) ( Split_99_n246 a )
+ ROUTED M2 ( 1290000 710000 ) VIA12 
  NEW M1 ( 1290000 710000 ) ( 1080000 * ) VIA12 
  NEW M2 ( 1080000 710000 ) ( * 570000 ) VIA12 
  NEW M1 ( 1080000 570000 ) ( 1000000 * ) VIA12 ;
- net10
  ( AND2T_36_n60 q ) ( AND2T_37_n61 a )
+ ROUTED M2 ( 1520000 530000 ) ( * 380000 ) VIA12 
  NEW M1 ( 1520000 380000 ) ( 1670000 * ) VIA12 ;
- net11
  ( AND2T_27_n51 a ) ( XOR2T_28_n52 q )
+ ROUTED M2 ( 1180000 920000 ) VIA12 
  NEW M1 ( 1180000 920000 ) ( 950000 * ) VIA12 ;
- net12
  ( AND2T_20_n44 q ) ( Split_105_n252 a )
+ ROUTED M2 ( 520000 1350000 ) ( * 1320000 ) ( 530000 * ) ( * 1010000 ) ( 520000 * ) ( * 870000 ) ( 510000 * ) ( * 550000 ) VIA12 
  NEW M1 ( 510000 550000 ) ( 610000 * ) VIA12 
  NEW M2 ( 610000 550000 ) ( * 530000 ) ;
- net13
  ( AND2T_12_n36 q ) ( OR2T_13_n37 a )
+ ROUTED M2 ( 770000 530000 ) VIA12 
  NEW M1 ( 770000 530000 ) ( 380000 * ) VIA12 ;
- net14
  ( AND2T_37_n61 q ) ( AND2T_38_n62 a )
+ ROUTED M2 ( 940000 380000 ) ( * 410000 ) ( 930000 * ) ( * 440000 ) VIA12 
  NEW M1 ( 930000 440000 ) ( 1590000 * ) VIA12 
  NEW M2 ( 1590000 440000 ) ( * 530000 ) ;
- net15
  ( AND2T_29_n53 q ) ( OR2T_30_n54 a )
+ ROUTED M2 ( 1110000 1110000 ) ( * 1120000 ) ( 1150000 * ) ( * 1310000 ) ( 1160000 * ) ;
- net16
  ( OR2T_21_n45 q ) ( AND2T_23_n47 a )
+ ROUTED M2 ( 860000 710000 ) VIA12 
  NEW M1 ( 860000 710000 ) ( 520000 * ) VIA12 ;
- net17
  ( OR2T_13_n37 q ) ( AND2T_20_n44 b )
+ ROUTED M2 ( 610000 570000 ) ( * 560000 ) VIA12 
  NEW M1 ( 610000 560000 ) ( 460000 * ) VIA12 
  NEW M2 ( 460000 560000 ) ( * 530000 ) ( 450000 * ) ;
- net18
  ( AND2T_38_n62 q ) ( DFFT_55__FPB_n202 a )
+ ROUTED M2 ( 1010000 380000 ) VIA12 
  NEW M1 ( 1010000 380000 ) ( 800000 * ) VIA12 ;
- net19
  ( OR2T_30_n54 q ) ( DFFT_72__FPB_n219 a )
+ ROUTED M2 ( 1460000 1310000 ) VIA12 
  NEW M1 ( 1460000 1310000 ) ( 1230000 * ) VIA12 ;
- net20
  ( OR2T_22_n46 q ) ( Split_106_n253 a )
+ ROUTED M2 ( 700000 960000 ) ( * 950000 ) VIA12 
  NEW M1 ( 700000 950000 ) ( 610000 * ) VIA12 
  NEW M2 ( 610000 950000 ) ( * 920000 ) ;
- net21
  ( NOTT_14_n38 q ) ( Split_100_n247 a )
+ ROUTED M2 ( 2080000 380000 ) ( * 420000 ) VIA12 
  NEW M1 ( 2080000 420000 ) ( 2170000 * ) VIA12 ;
- net22
  ( OR2T_31_n55 q ) ( AND2T_32_n56 a )
+ ROUTED M2 ( 1630000 1110000 ) ( * 1080000 ) VIA12 
  NEW M1 ( 1630000 1080000 ) ( 1720000 * ) VIA12 
  NEW M2 ( 1720000 1080000 ) ( * 1110000 ) ;
- net23
  ( AND2T_23_n47 q ) ( XOR2T_28_n52 b )
+ ROUTED M2 ( 1110000 920000 ) ( * 800000 ) VIA12 
  NEW M1 ( 1110000 800000 ) ( 600000 * ) VIA12 
  NEW M2 ( 600000 800000 ) ( * 710000 ) ( 590000 * ) ;
- net24
  ( OR2T_15_n39 q ) ( OR2T_18_n42 b )
+ ROUTED M2 ( 2190000 750000 ) ( * 740000 ) ( 2180000 * ) ( * 220000 ) VIA12 
  NEW M1 ( 2180000 220000 ) ( 990000 * ) VIA12 
  NEW M2 ( 990000 220000 ) ( * 810000 ) VIA12 
  NEW M1 ( 990000 810000 ) ( 1090000 * ) VIA12 
  NEW M2 ( 1090000 810000 ) ( * 780000 ) VIA12 
  NEW M1 ( 1090000 780000 ) ( 1120000 * ) VIA12 
  NEW M2 ( 1120000 780000 ) ( * 710000 ) ( 1130000 * ) ;
- net25
  ( AND2T_32_n56 q ) ( AND2T_33_n57 a )
+ ROUTED M2 ( 2130000 1310000 ) ( * 1140000 ) VIA12 
  NEW M1 ( 2130000 1140000 ) ( 1790000 * ) VIA12 
  NEW M2 ( 1790000 1140000 ) ( * 1110000 ) ;
- net26
  ( OR2T_24_n48 q ) ( AND2T_26_n50 b )
+ ROUTED M2 ( 1340000 960000 ) ( * 930000 ) ( 1350000 * ) ( * 720000 ) VIA12 
  NEW M1 ( 1350000 720000 ) ( 1560000 * ) VIA12 
  NEW M2 ( 1560000 720000 ) ( * 710000 ) ;
- net27
  ( AND2T_33_n57 q ) ( Split_108_n255 a )
+ ROUTED M2 ( 2200000 1310000 ) ( * 1300000 ) VIA12 
  NEW M1 ( 2200000 1300000 ) ( 2010000 * ) VIA12 
  NEW M2 ( 2010000 1300000 ) ( * 1350000 ) ( 2020000 * ) ;
- net28
  ( AND2T_25_n49 q ) ( AND2T_26_n50 a )
+ ROUTED M2 ( 1500000 920000 ) VIA12 
  NEW M1 ( 1500000 920000 ) ( 1270000 * ) VIA12 ;
- net29
  ( OR2T_34_n58 q ) ( AND2T_38_n62 b )
+ ROUTED M2 ( 1290000 530000 ) ( * 340000 ) VIA12 
  NEW M1 ( 1290000 340000 ) ( 920000 * ) VIA12 
  NEW M2 ( 920000 340000 ) ( * 420000 ) VIA12 
  NEW M1 ( 920000 420000 ) ( 1010000 * ) VIA12 ;
- net30
  ( OR2T_35_n59 q ) ( AND2T_37_n61 b )
+ ROUTED M2 ( 1590000 570000 ) ( * 710000 ) VIA12 
  NEW M1 ( 1590000 710000 ) ( 1720000 * ) VIA12 ;
- net31
  ( OR2T_24_n48 a ) ( Split_93_n240 q0 )
+ ROUTED M2 ( 1490000 710000 ) VIA12 
  NEW M1 ( 1490000 710000 ) ( 1380000 * ) VIA12 ;
- net32
  ( DFFT_73__FPB_n220 a ) ( Split_94_n241 q0 )
+ ROUTED M2 ( 1380000 530000 ) ( * 520000 ) VIA12 
  NEW M1 ( 1380000 520000 ) ( 1110000 * ) VIA12 
  NEW M2 ( 1110000 520000 ) ( * 530000 ) ;
- net33
  ( Split_103_n250 q0 ) ( Split_104_n251 a )
+ ROUTED M2 ( 1880000 1110000 ) ( * 980000 ) VIA12 
  NEW M1 ( 1880000 980000 ) ( 2410000 * ) ( * 960000 ) VIA12 ;
- net34
  ( Split_95_n242 q0 ) ( Split_96_n243 a )
+ ROUTED M2 ( 950000 750000 ) ( * 730000 ) VIA12 
  NEW M1 ( 950000 730000 ) ( 680000 * ) VIA12 
  NEW M2 ( 680000 730000 ) ( * 710000 ) ;
- net35
  ( AND2T_25_n49 a ) ( Split_104_n251 q0 )
+ ROUTED M2 ( 1430000 920000 ) ( * 910000 ) VIA12 
  NEW M1 ( 1430000 910000 ) ( 2410000 * ) VIA12 
  NEW M2 ( 2410000 910000 ) ( * 920000 ) ;
- net36
  ( OR2T_15_n39 a ) ( Split_96_n243 q0 )
+ ROUTED M2 ( 1060000 710000 ) ( * 700000 ) VIA12 
  NEW M1 ( 1060000 700000 ) ( 950000 * ) ( * 710000 ) VIA12 ;
- net37
  ( DFFT_51__FBL_n198 a ) ( Split_105_n252 q0 )
+ ROUTED M2 ( 630000 1310000 ) VIA12 
  NEW M1 ( 630000 1310000 ) ( 520000 * ) VIA12 ;
- net38
  ( Split_97_n244 q0 ) ( Split_98_n245 a )
+ ROUTED M2 ( 1810000 750000 ) ( * 920000 ) VIA12 
  NEW M1 ( 1810000 920000 ) ( 1890000 * ) VIA12 ;
- net39
  ( OR2T_22_n46 b ) ( Split_113_n260 q0 )
+ ROUTED M2 ( 380000 1110000 ) VIA12 
  NEW M1 ( 380000 1110000 ) ( 540000 * ) VIA12 
  NEW M2 ( 540000 1110000 ) ( * 960000 ) ;
- net40
  ( DFFT_65__FPB_n212 a ) ( Split_106_n253 q0 )
+ ROUTED M2 ( 380000 710000 ) ( * 590000 ) VIA12 
  NEW M1 ( 380000 590000 ) ( 1180000 * ) VIA12 
  NEW M2 ( 1180000 590000 ) ( * 830000 ) VIA12 
  NEW M1 ( 1180000 830000 ) ( 700000 * ) VIA12 
  NEW M2 ( 700000 830000 ) ( * 920000 ) ;
- net41
  ( DFFT_66__FPB_n213 a ) ( Split_114_n261 q0 )
+ ROUTED M2 ( 1200000 1110000 ) ( * 1130000 ) VIA12 
  NEW M1 ( 1200000 1130000 ) ( 930000 * ) VIA12 
  NEW M2 ( 930000 1130000 ) ( * 1110000 ) ;
- net42
  ( OR2T_24_n48 b ) ( Split_98_n245 q0 )
+ ROUTED M2 ( 1490000 750000 ) ( * 730000 ) VIA12 
  NEW M1 ( 1490000 730000 ) ( 1810000 * ) VIA12 
  NEW M2 ( 1810000 730000 ) ( * 710000 ) ;
- net43
  ( Split_115_n262 q0 ) ( Split_117_n264 a )
+ ROUTED M2 ( 820000 1150000 ) ( * 1130000 ) VIA12 
  NEW M1 ( 820000 1130000 ) ( 710000 * ) VIA12 
  NEW M2 ( 710000 1130000 ) ( * 1110000 ) ;
- net44
  ( DFFT_52__FBL_n199 a ) ( Split_107_n254 q0 )
+ ROUTED M2 ( 770000 1310000 ) ( * 1340000 ) VIA12 
  NEW M1 ( 770000 1340000 ) ( 790000 * ) ( * 1350000 ) ( 1040000 * ) VIA12 
  NEW M2 ( 1040000 1350000 ) ( * 1310000 ) ( 1050000 * ) ;
- net45
  ( OR2T_34_n58 a ) ( Split_99_n246 q0 )
+ ROUTED M2 ( 1220000 530000 ) VIA12 
  NEW M1 ( 1220000 530000 ) ( 1000000 * ) VIA12 ;
- net46
  ( Split_100_n247 q0 ) ( Split_102_n249 a )
+ ROUTED M2 ( 2170000 380000 ) ( * 390000 ) VIA12 
  NEW M1 ( 2170000 390000 ) ( 2110000 * ) VIA12 
  NEW M2 ( 2110000 390000 ) ( * 570000 ) ( 2120000 * ) ;
- net47
  ( Split_92_n239 q0 ) ( Split_94_n241 a )
+ ROUTED M2 ( 1920000 710000 ) ( * 540000 ) VIA12 
  NEW M1 ( 1920000 540000 ) ( 1110000 * ) VIA12 
  NEW M2 ( 1110000 540000 ) ( * 570000 ) ;
- net48
  ( DFFT_56__FPB_n203 a ) ( Split_108_n255 q0 )
+ ROUTED M2 ( 1740000 1310000 ) ( * 1340000 ) ( 1730000 * ) ( * 1360000 ) VIA12 
  NEW M1 ( 1730000 1360000 ) ( 2030000 * ) VIA12 
  NEW M2 ( 2030000 1360000 ) ( * 1310000 ) ( 2020000 * ) ;
- net49
  ( OR2T_22_n46 a ) ( Split_116_n263 q0 )
+ ROUTED M2 ( 540000 920000 ) ( * 930000 ) VIA12 
  NEW M1 ( 540000 930000 ) ( 600000 * ) VIA12 
  NEW M2 ( 600000 930000 ) ( * 1110000 ) ;
- net50
  ( Split_109_n256 q0 ) ( Split_111_n258 a )
+ ROUTED M2 ( 1240000 420000 ) ( * 410000 ) VIA12 
  NEW M1 ( 1240000 410000 ) ( 1170000 * ) VIA12 
  NEW M2 ( 1170000 410000 ) ( * 380000 ) VIA12 
  NEW M1 ( 1170000 380000 ) ( 1350000 * ) VIA12 ;
- net51
  ( DFFT_63__FPB_n210 a ) ( Split_101_n248 q0 )
+ ROUTED M2 ( 1900000 380000 ) VIA12 
  NEW M1 ( 1900000 380000 ) ( 1760000 * ) VIA12 ;
- net52
  ( DFFT_61__FPB_n208 a ) ( Split_117_n264 q0 )
+ ROUTED M2 ( 810000 920000 ) ( * 950000 ) VIA12 
  NEW M1 ( 810000 950000 ) ( 910000 * ) VIA12 
  NEW M2 ( 910000 950000 ) ( * 1110000 ) VIA12 
  NEW M1 ( 910000 1110000 ) ( 820000 * ) VIA12 ;
- net53
  ( Split_118_n265 q0 ) ( Split_120_n267 a )
+ ROUTED M2 ( 1450000 1110000 ) ( * 1100000 ) VIA12 
  NEW M1 ( 1450000 1100000 ) ( 1330000 * ) VIA12 
  NEW M2 ( 1330000 1100000 ) ( * 1150000 ) ( 1340000 * ) ;
- net54
  ( DFFT_71__FPB_n218 a ) ( Split_102_n249 q0 )
+ ROUTED M2 ( 2120000 530000 ) VIA12 
  NEW M1 ( 2120000 530000 ) ( 1980000 * ) VIA12 ;
- net55
  ( DFFT_42_state3_buf a ) ( Split_110_n257 q0 )
+ ROUTED M2 ( 2150000 1110000 ) VIA12 
  NEW M1 ( 2150000 1110000 ) ( 2280000 * ) VIA12 
  NEW M2 ( 2280000 1110000 ) ( * 1310000 ) ( 2290000 * ) ;
- net56
  ( DFFT_75__FPB_n222 a ) ( Split_111_n258 q0 )
+ ROUTED M2 ( 1240000 380000 ) ( * 400000 ) VIA12 
  NEW M1 ( 1240000 400000 ) ( 1460000 * ) ( * 380000 ) VIA12 ;
- net57
  ( DFFT_62__FPB_n209 a ) ( Split_119_n266 q0 )
+ ROUTED M2 ( 2110000 920000 ) VIA12 
  NEW M1 ( 2110000 920000 ) ( 2000000 * ) VIA12 ;
- net58
  ( Split_112_n259 q0 ) ( Split_114_n261 a )
+ ROUTED M2 ( 930000 1150000 ) ( * 1160000 ) VIA12 
  NEW M1 ( 930000 1160000 ) ( 500000 * ) VIA12 
  NEW M2 ( 500000 1160000 ) ( * 1110000 ) ( 490000 * ) ;
- net59
  ( DFFT_74__FPB_n221 a ) ( Split_120_n267 q0 )
+ ROUTED M2 ( 1340000 1110000 ) ( * 1100000 ) ( 1350000 * ) ( * 970000 ) VIA12 
  NEW M1 ( 1350000 970000 ) ( 1740000 * ) VIA12 
  NEW M2 ( 1740000 970000 ) ( * 920000 ) ( 1750000 * ) ;
- net60
  ( TRST_Pad a ) ( NOTT_14_n38 a )
+ ROUTED M2 ( 2010000 420000 ) ( * 470000 ) VIA12 
  NEW M1 ( 2010000 470000 ) ( 970000 * ) ( * 450000 ) ( 420000 * ) VIA12 
  NEW M2 ( 420000 450000 ) ( * 550000 ) VIA12 
  NEW M1 ( 420000 550000 ) ( 60000 * ) ;
- net61
  ( OR2T_21_n45 a ) ( Split_93_n240 q1 )
+ ROUTED M2 ( 1400000 710000 ) ( * 760000 ) VIA12 
  NEW M1 ( 1400000 760000 ) ( 800000 * ) VIA12 
  NEW M2 ( 800000 760000 ) ( * 710000 ) ( 790000 * ) ;
- net62
  ( DFFT_57__FPB_n204 a ) ( Split_94_n241 q1 )
+ ROUTED M2 ( 1130000 530000 ) ( * 560000 ) VIA12 
  NEW M1 ( 1130000 560000 ) ( 860000 * ) VIA12 
  NEW M2 ( 860000 560000 ) ( * 530000 ) ;
- net63
  ( OR2T_31_n55 a ) ( Split_103_n250 q1 )
+ ROUTED M2 ( 1560000 1110000 ) VIA12 
  NEW M1 ( 1560000 1110000 ) ( 1620000 * ) VIA12 
  NEW M2 ( 1620000 1110000 ) ( * 1190000 ) VIA12 
  NEW M1 ( 1620000 1190000 ) ( 1900000 * ) VIA12 
  NEW M2 ( 1900000 1190000 ) ( * 1110000 ) ;
- net64
  ( OR2T_21_n45 b ) ( Split_95_n242 q1 )
+ ROUTED M2 ( 700000 710000 ) ( * 750000 ) VIA12 
  NEW M1 ( 700000 750000 ) ( 790000 * ) VIA12 ;
- net65
  ( OR2T_17_n41 a ) ( Split_104_n251 q1 )
+ ROUTED M2 ( 2430000 920000 ) VIA12 
  NEW M1 ( 2430000 920000 ) ( 2250000 * ) VIA12 ;
- net66
  ( OR2T_11_n35 b ) ( Split_96_n243 q1 )
+ ROUTED M2 ( 970000 710000 ) ( * 730000 ) VIA12 
  NEW M1 ( 970000 730000 ) ( 1220000 * ) ( * 750000 ) VIA12 ;
- net67
  ( DFFT_47__ADJFBL_n194 a ) ( Split_105_n252 q1 )
+ ROUTED M2 ( 540000 1310000 ) ( * 1330000 ) VIA12 
  NEW M1 ( 540000 1330000 ) ( 380000 * ) ( * 1310000 ) VIA12 ;
- net68
  ( NOTT_9_n33 a ) ( Split_113_n260 q1 )
+ ROUTED M2 ( 380000 960000 ) ( * 970000 ) ( 390000 * ) ( * 1010000 ) ( 400000 * ) ( * 1110000 ) ;
- net69
  ( OR2T_31_n55 b ) ( Split_97_n244 q1 )
+ ROUTED M2 ( 1910000 920000 ) ( * 1240000 ) VIA12 
  NEW M1 ( 1910000 1240000 ) ( 1570000 * ) VIA12 
  NEW M2 ( 1570000 1240000 ) ( * 1150000 ) ( 1560000 * ) ;
- net70
  ( OR2T_35_n59 a ) ( Split_106_n253 q1 )
+ ROUTED M2 ( 720000 920000 ) ( * 910000 ) VIA12 
  NEW M1 ( 720000 910000 ) ( 840000 * ) VIA12 
  NEW M2 ( 840000 910000 ) ( * 240000 ) VIA12 
  NEW M1 ( 840000 240000 ) ( 1650000 * ) VIA12 
  NEW M2 ( 1650000 240000 ) ( * 710000 ) ;
- net71
  ( AND2T_29_n53 b ) ( Split_114_n261 q1 )
+ ROUTED M2 ( 1110000 1150000 ) ( * 1230000 ) VIA12 
  NEW M1 ( 1110000 1230000 ) ( 960000 * ) VIA12 
  NEW M2 ( 960000 1230000 ) ( * 1110000 ) ( 950000 * ) ;
- net72
  ( OR2T_11_n35 a ) ( Split_98_n245 q1 )
+ ROUTED M2 ( 1830000 710000 ) ( * 700000 ) VIA12 
  NEW M1 ( 1830000 700000 ) ( 1220000 * ) VIA12 
  NEW M2 ( 1220000 700000 ) ( * 710000 ) ;
- net73
  ( DFFT_48__ADJFBL_n195 a ) ( Split_107_n254 q1 )
+ ROUTED M2 ( 1070000 1310000 ) VIA12 
  NEW M1 ( 1070000 1310000 ) ( 910000 * ) VIA12 ;
- net74
  ( Split_116_n263 a ) ( Split_115_n262 q1 )
+ ROUTED M2 ( 600000 1150000 ) ( * 1140000 ) VIA12 
  NEW M1 ( 600000 1140000 ) ( 730000 * ) VIA12 
  NEW M2 ( 730000 1140000 ) ( * 1110000 ) ;
- net75
  ( AND2T_12_n36 a ) ( Split_99_n246 q1 )
+ ROUTED M2 ( 1020000 530000 ) ( * 540000 ) VIA12 
  NEW M1 ( 1020000 540000 ) ( 700000 * ) VIA12 
  NEW M2 ( 700000 540000 ) ( * 530000 ) ;
- net76
  ( DFFT_54__FPB_n201 a ) ( Split_108_n255 q1 )
+ ROUTED M2 ( 2040000 1310000 ) VIA12 
  NEW M1 ( 2040000 1310000 ) ( 1880000 * ) VIA12 ;
- net77
  ( NOTT_10_n34 a ) ( Split_116_n263 q1 )
+ ROUTED M2 ( 620000 1110000 ) VIA12 
  NEW M1 ( 620000 1110000 ) ( 790000 * ) VIA12 
  NEW M2 ( 790000 1110000 ) ( * 1000000 ) VIA12 
  NEW M1 ( 790000 1000000 ) ( 1580000 * ) VIA12 
  NEW M2 ( 1580000 1000000 ) ( * 960000 ) ( 1590000 * ) ;
- net78
  ( Split_101_n248 a ) ( Split_100_n247 q1 )
+ ROUTED M2 ( 2190000 380000 ) ( * 510000 ) VIA12 
  NEW M1 ( 2190000 510000 ) ( 1900000 * ) VIA12 
  NEW M2 ( 1900000 510000 ) ( * 420000 ) ;
- net79
  ( Split_93_n240 a ) ( Split_92_n239 q1 )
+ ROUTED M2 ( 1380000 750000 ) ( * 830000 ) VIA12 
  NEW M1 ( 1380000 830000 ) ( 1940000 * ) VIA12 
  NEW M2 ( 1940000 830000 ) ( * 710000 ) ;
- net80
  ( Split_110_n257 a ) ( Split_109_n256 q1 )
+ ROUTED M2 ( 1370000 380000 ) ( * 390000 ) VIA12 
  NEW M1 ( 1370000 390000 ) ( 1440000 * ) VIA12 
  NEW M2 ( 1440000 390000 ) ( * 1120000 ) VIA12 
  NEW M1 ( 1440000 1120000 ) ( 2140000 * ) VIA12 
  NEW M2 ( 2140000 1120000 ) ( * 1150000 ) ( 2150000 * ) ;
- net81
  ( AND2T_29_n53 a ) ( Split_117_n264 q1 )
+ ROUTED M2 ( 1040000 1110000 ) ( * 1100000 ) VIA12 
  NEW M1 ( 1040000 1100000 ) ( 840000 * ) VIA12 
  NEW M2 ( 840000 1100000 ) ( * 1110000 ) ;
- net82
  ( AND2T_36_n60 a ) ( Split_101_n248 q1 )
+ ROUTED M2 ( 1920000 380000 ) ( * 430000 ) VIA12 
  NEW M1 ( 1920000 430000 ) ( 1590000 * ) VIA12 
  NEW M2 ( 1590000 430000 ) ( * 380000 ) ( 1600000 * ) ;
- net83
  ( Split_119_n266 a ) ( Split_118_n265 q1 )
+ ROUTED M2 ( 1470000 1110000 ) ( * 1100000 ) VIA12 
  NEW M1 ( 1470000 1100000 ) ( 2000000 * ) VIA12 
  NEW M2 ( 2000000 1100000 ) ( * 960000 ) ;
- net84
  ( DFFT_67__FPB_n214 a ) ( Split_102_n249 q1 )
+ ROUTED M2 ( 2140000 530000 ) ( * 540000 ) VIA12 
  NEW M1 ( 2140000 540000 ) ( 2220000 * ) VIA12 
  NEW M2 ( 2220000 540000 ) ( * 580000 ) VIA12 
  NEW M1 ( 2220000 580000 ) ( 2360000 * ) VIA12 
  NEW M2 ( 2360000 580000 ) ( * 530000 ) ( 2370000 * ) ;
- net85
  ( NOTT_16_n40 a ) ( Split_110_n257 q1 )
+ ROUTED M2 ( 1990000 1150000 ) ( * 1130000 ) VIA12 
  NEW M1 ( 1990000 1130000 ) ( 2170000 * ) VIA12 
  NEW M2 ( 2170000 1130000 ) ( * 1110000 ) ;
- net86
  ( NOTT_8_n32 a ) ( Split_119_n266 q1 )
+ ROUTED M2 ( 2020000 920000 ) ( * 870000 ) ( 2040000 * ) ( * 790000 ) VIA12 
  NEW M1 ( 2040000 790000 ) ( 2020000 * ) VIA12 
  NEW M2 ( 2020000 790000 ) ( * 750000 ) ( 2030000 * ) ;
- net87
  ( DFFT_58__FPB_n205 a ) ( Split_111_n258 q1 )
+ ROUTED M2 ( 660000 380000 ) ( * 410000 ) ( 650000 * ) ( * 430000 ) VIA12 
  NEW M1 ( 650000 430000 ) ( 1260000 * ) VIA12 
  NEW M2 ( 1260000 430000 ) ( * 380000 ) ;
- net88
  ( Split_113_n260 a ) ( Split_112_n259 q1 )
+ ROUTED M2 ( 380000 1150000 ) ( * 1140000 ) VIA12 
  NEW M1 ( 380000 1140000 ) ( 510000 * ) VIA12 
  NEW M2 ( 510000 1140000 ) ( * 1110000 ) ;
- net89
  ( DFFT_70__FPB_n217 a ) ( Split_120_n267 q1 )
+ ROUTED M2 ( 1320000 1310000 ) ( * 1110000 ) VIA12 
  NEW M1 ( 1320000 1110000 ) ( 1360000 * ) VIA12 ;
- net90
  ( DFFT_39_state0_buf a ) ( DFFT_47__ADJFBL_n194 q )
+ ROUTED M2 ( 430000 1310000 ) ( * 1320000 ) ( 460000 * ) ( * 1380000 ) ( 470000 * ) ( * 1510000 ) VIA12 
  NEW M1 ( 470000 1510000 ) ( 670000 * ) VIA12 
  NEW M2 ( 670000 1510000 ) ( * 1470000 ) ( 660000 * ) ;
- net91
  ( DFFT_40_state1_buf a ) ( DFFT_48__ADJFBL_n195 q )
+ ROUTED M2 ( 1220000 1470000 ) ( * 1320000 ) VIA12 
  NEW M1 ( 1220000 1320000 ) ( 960000 * ) VIA12 
  NEW M2 ( 960000 1320000 ) ( * 1310000 ) ;
- net92
  ( DFFT_41_state2_buf a ) ( DFFT_49__ADJFBL_n196 q )
+ ROUTED M2 ( 1830000 1470000 ) VIA12 
  NEW M1 ( 1830000 1470000 ) ( 1640000 * ) VIA12 ;
- net93
  ( DFFT_53__FBL_n200 q ) ( Split_118_n265 a )
+ ROUTED M2 ( 1450000 1150000 ) ( * 1160000 ) VIA12 
  NEW M1 ( 1450000 1160000 ) ( 1640000 * ) VIA12 
  NEW M2 ( 1640000 1160000 ) ( * 1310000 ) ( 1650000 * ) ;
- net94
  ( DFFT_50__FBL_n197 q ) ( Split_109_n256 a )
+ ROUTED M2 ( 1150000 380000 ) ( * 390000 ) VIA12 
  NEW M1 ( 1150000 390000 ) ( 1350000 * ) VIA12 
  NEW M2 ( 1350000 390000 ) ( * 420000 ) ;
- net95
  ( DFFT_51__FBL_n198 q ) ( Split_112_n259 a )
+ ROUTED M2 ( 680000 1310000 ) ( * 1100000 ) VIA12 
  NEW M1 ( 680000 1100000 ) ( 480000 * ) VIA12 
  NEW M2 ( 480000 1100000 ) ( * 1150000 ) ( 490000 * ) ;
- net96
  ( DFFT_52__FBL_n199 q ) ( Split_115_n262 a )
+ ROUTED M2 ( 710000 1150000 ) ( * 1310000 ) VIA12 
  NEW M1 ( 710000 1310000 ) ( 820000 * ) VIA12 ;
- net97
  ( DFFT_49__ADJFBL_n196 a ) ( DFFT_54__FPB_n201 q )
+ ROUTED M2 ( 1930000 1310000 ) ( * 1520000 ) VIA12 
  NEW M1 ( 1930000 1520000 ) ( 1770000 * ) VIA12 
  NEW M2 ( 1770000 1520000 ) ( * 1470000 ) ( 1780000 * ) ;
- net98
  ( DFFT_63__FPB_n210 q ) ( DFFT_64__FPB_n211 a )
+ ROUTED M2 ( 1810000 380000 ) ( * 530000 ) ( 1840000 * ) ;
- net99
  ( DFFT_50__FBL_n197 a ) ( DFFT_55__FPB_n202 q )
+ ROUTED M2 ( 1100000 380000 ) ( * 390000 ) VIA12 
  NEW M1 ( 1100000 390000 ) ( 860000 * ) VIA12 
  NEW M2 ( 860000 390000 ) ( * 380000 ) ( 850000 * ) ;
- net100
  ( DFFT_53__FBL_n200 a ) ( DFFT_56__FPB_n203 q )
+ ROUTED M2 ( 1790000 1310000 ) VIA12 
  NEW M1 ( 1790000 1310000 ) ( 1600000 * ) VIA12 ;
- net101
  ( AND2T_19_n43 b ) ( DFFT_64__FPB_n211 q )
+ ROUTED M2 ( 1750000 570000 ) ( * 580000 ) VIA12 
  NEW M1 ( 1750000 580000 ) ( 1830000 * ) VIA12 
  NEW M2 ( 1830000 580000 ) ( * 650000 ) VIA12 
  NEW M1 ( 1830000 650000 ) ( 1880000 * ) VIA12 
  NEW M2 ( 1880000 650000 ) ( * 530000 ) ( 1890000 * ) ;
- net102
  ( OR2T_34_n58 b ) ( DFFT_73__FPB_n220 q )
+ ROUTED M2 ( 1430000 530000 ) VIA12 
  NEW M1 ( 1430000 530000 ) ( 1230000 * ) VIA12 
  NEW M2 ( 1230000 530000 ) ( * 570000 ) ( 1220000 * ) ;
- net103
  ( AND2T_23_n47 b ) ( DFFT_65__FPB_n212 q )
+ ROUTED M2 ( 590000 750000 ) ( * 830000 ) VIA12 
  NEW M1 ( 590000 830000 ) ( 430000 * ) VIA12 
  NEW M2 ( 430000 830000 ) ( * 710000 ) ;
- net104
  ( AND2T_12_n36 b ) ( DFFT_57__FPB_n204 q )
+ ROUTED M2 ( 910000 530000 ) ( * 650000 ) VIA12 
  NEW M1 ( 910000 650000 ) ( 770000 * ) VIA12 
  NEW M2 ( 770000 650000 ) ( * 570000 ) ;
- net105
  ( DFFT_58__FPB_n205 q ) ( DFFT_59__FPB_n206 a )
+ ROUTED M2 ( 710000 380000 ) VIA12 
  NEW M1 ( 710000 380000 ) ( 520000 * ) VIA12 ;
- net106
  ( OR2T_35_n59 b ) ( DFFT_74__FPB_n221 q )
+ ROUTED M2 ( 1650000 750000 ) ( * 920000 ) VIA12 
  NEW M1 ( 1650000 920000 ) ( 1800000 * ) VIA12 ;
- net107
  ( AND2T_25_n49 b ) ( DFFT_66__FPB_n213 q )
+ ROUTED M2 ( 1250000 1110000 ) ( * 960000 ) VIA12 
  NEW M1 ( 1250000 960000 ) ( 1500000 * ) VIA12 ;
- net108
  ( DFFT_67__FPB_n214 q ) ( DFFT_68__FPB_n215 a )
+ ROUTED M2 ( 2420000 530000 ) VIA12 
  NEW M1 ( 2420000 530000 ) ( 2230000 * ) VIA12 ;
- net109
  ( DFFT_59__FPB_n206 q ) ( DFFT_60__FPB_n207 a )
+ ROUTED M2 ( 570000 380000 ) ( * 400000 ) VIA12 
  NEW M1 ( 570000 400000 ) ( 390000 * ) VIA12 
  NEW M2 ( 390000 400000 ) ( * 380000 ) ( 380000 * ) ;
- net110
  ( AND2T_36_n60 b ) ( DFFT_75__FPB_n222 q )
+ ROUTED M2 ( 1510000 380000 ) ( * 420000 ) VIA12 
  NEW M1 ( 1510000 420000 ) ( 1670000 * ) VIA12 ;
- net111
  ( DFFT_84__FPB_n231 q ) ( DFFT_85__FPB_n232 a )
+ ROUTED M2 ( 1550000 1470000 ) ( * 1550000 ) VIA12 
  NEW M1 ( 1550000 1550000 ) ( 1220000 * ) VIA12 
  NEW M2 ( 1220000 1550000 ) ( * 1610000 ) ;
- net112
  ( DFFT_76__FPB_n223 q ) ( DFFT_77__FPB_n224 a )
+ ROUTED M2 ( 430000 1470000 ) ( * 1480000 ) VIA12 
  NEW M1 ( 430000 1480000 ) ( 510000 * ) VIA12 
  NEW M2 ( 510000 1480000 ) ( * 1560000 ) VIA12 
  NEW M1 ( 510000 1560000 ) ( 660000 * ) VIA12 
  NEW M2 ( 660000 1560000 ) ( * 1610000 ) ;
- net113
  ( DFFT_68__FPB_n215 q ) ( DFFT_69__FPB_n216 a )
+ ROUTED M2 ( 2280000 530000 ) ( * 710000 ) VIA12 
  NEW M1 ( 2280000 710000 ) ( 2350000 * ) VIA12 ;
- net114
  ( OR2T_13_n37 b ) ( DFFT_60__FPB_n207 q )
+ ROUTED M2 ( 380000 570000 ) ( * 560000 ) VIA12 
  NEW M1 ( 380000 560000 ) ( 300000 * ) VIA12 
  NEW M2 ( 300000 560000 ) ( * 380000 ) VIA12 
  NEW M1 ( 300000 380000 ) ( 430000 * ) VIA12 ;
- net115
  ( DFFT_85__FPB_n232 q ) ( DFFT_86__FPB_n233 a )
+ ROUTED M2 ( 1360000 1610000 ) VIA12 
  NEW M1 ( 1360000 1610000 ) ( 1270000 * ) VIA12 ;
- net116
  ( DFFT_77__FPB_n224 q ) ( DFFT_78__FPB_n225 a )
+ ROUTED M2 ( 710000 1610000 ) ( * 1650000 ) VIA12 
  NEW M1 ( 710000 1650000 ) ( 510000 * ) VIA12 
  NEW M2 ( 510000 1650000 ) ( * 1610000 ) ( 520000 * ) ;
- net117
  ( AND2T_27_n51 b ) ( DFFT_69__FPB_n216 q )
+ ROUTED M2 ( 2400000 710000 ) VIA12 
  NEW M1 ( 2400000 710000 ) ( 2360000 * ) VIA12 
  NEW M2 ( 2360000 710000 ) ( * 940000 ) VIA12 
  NEW M1 ( 2360000 940000 ) ( 1020000 * ) ( * 960000 ) VIA12 ;
- net118
  ( OR2T_15_n39 b ) ( DFFT_61__FPB_n208 q )
+ ROUTED M2 ( 1060000 750000 ) VIA12 
  NEW M1 ( 1060000 750000 ) ( 930000 * ) VIA12 
  NEW M2 ( 930000 750000 ) ( * 920000 ) VIA12 
  NEW M1 ( 930000 920000 ) ( 860000 * ) VIA12 ;
- net119
  ( DFFT_86__FPB_n233 q ) ( DFFT_87_state_obs2 a )
+ ROUTED M2 ( 1410000 1610000 ) ( * 1630000 ) VIA12 
  NEW M1 ( 1410000 1630000 ) ( 1080000 * ) VIA12 
  NEW M2 ( 1080000 1630000 ) ( * 1610000 ) ;
- net120
  ( DFFT_78__FPB_n225 q ) ( DFFT_79_state_obs0 a )
+ ROUTED M2 ( 570000 1610000 ) VIA12 
  NEW M1 ( 570000 1610000 ) ( 380000 * ) VIA12 ;
- net121
  ( OR2T_30_n54 b ) ( DFFT_70__FPB_n217 q )
+ ROUTED M2 ( 1370000 1310000 ) ( * 1370000 ) VIA12 
  NEW M1 ( 1370000 1370000 ) ( 1160000 * ) ( * 1350000 ) VIA12 ;
- net122
  ( OR2T_17_n41 b ) ( DFFT_62__FPB_n209 q )
+ ROUTED M2 ( 2160000 920000 ) ( * 960000 ) VIA12 
  NEW M1 ( 2160000 960000 ) ( 2250000 * ) VIA12 ;
- net123
  ( AND2T_32_n56 b ) ( DFFT_71__FPB_n218 q )
+ ROUTED M2 ( 2030000 530000 ) ( * 700000 ) ( 2040000 * ) ( * 720000 ) VIA12 
  NEW M1 ( 2040000 720000 ) ( 2510000 * ) VIA12 
  NEW M2 ( 2510000 720000 ) ( * 1170000 ) VIA12 
  NEW M1 ( 2510000 1170000 ) ( 1790000 * ) ( * 1150000 ) VIA12 ;
- net124
  ( DFFT_88__FPB_n235 q ) ( DFFT_89__FPB_n236 a )
+ ROUTED M2 ( 2200000 1470000 ) ( * 1460000 ) VIA12 
  NEW M1 ( 2200000 1460000 ) ( 1980000 * ) VIA12 
  NEW M2 ( 1980000 1460000 ) ( * 1470000 ) ( 1970000 * ) ;
- net125
  ( DFFT_80__FPB_n227 q ) ( DFFT_81__FPB_n228 a )
+ ROUTED M2 ( 990000 1470000 ) VIA12 
  NEW M1 ( 990000 1470000 ) ( 800000 * ) VIA12 ;
- net126
  ( AND2T_33_n57 b ) ( DFFT_72__FPB_n219 q )
+ ROUTED M2 ( 1510000 1310000 ) ( * 1320000 ) VIA12 
  NEW M1 ( 1510000 1320000 ) ( 2200000 * ) VIA12 
  NEW M2 ( 2200000 1320000 ) ( * 1350000 ) ;
- net127
  ( DFFT_89__FPB_n236 q ) ( DFFT_90__FPB_n237 a )
+ ROUTED M2 ( 2340000 1470000 ) VIA12 
  NEW M1 ( 2340000 1470000 ) ( 2250000 * ) VIA12 ;
- net128
  ( DFFT_81__FPB_n228 q ) ( DFFT_82__FPB_n229 a )
+ ROUTED M2 ( 850000 1470000 ) ( * 1600000 ) ( 840000 * ) ( * 1620000 ) VIA12 
  NEW M1 ( 840000 1620000 ) ( 930000 * ) VIA12 
  NEW M2 ( 930000 1620000 ) ( * 1610000 ) ( 940000 * ) ;
- net129
  ( DFFT_90__FPB_n237 q ) ( DFFT_91_state_obs3 a )
+ ROUTED M2 ( 1500000 1610000 ) ( * 1600000 ) VIA12 
  NEW M1 ( 1500000 1600000 ) ( 2380000 * ) VIA12 
  NEW M2 ( 2380000 1600000 ) ( * 1470000 ) ( 2390000 * ) ;
- net130
  ( DFFT_82__FPB_n229 q ) ( DFFT_83_state_obs1 a )
+ ROUTED M2 ( 990000 1610000 ) VIA12 
  NEW M1 ( 990000 1610000 ) ( 800000 * ) VIA12 ;
- net131
  ( DFFT_43__PIPL_n76 q ) ( DFFT_76__FPB_n223 a )
+ ROUTED M2 ( 570000 1470000 ) ( * 1490000 ) VIA12 
  NEW M1 ( 570000 1490000 ) ( 380000 * ) ( * 1470000 ) VIA12 ;
- net132
  ( DFFT_44__PIPL_n77 q ) ( DFFT_80__FPB_n227 a )
+ ROUTED M2 ( 1130000 1470000 ) ( * 1490000 ) VIA12 
  NEW M1 ( 1130000 1490000 ) ( 940000 * ) VIA12 
  NEW M2 ( 940000 1490000 ) ( * 1470000 ) ;
- net133
  ( DFFT_45__PIPL_n78 q ) ( DFFT_84__FPB_n231 a )
+ ROUTED M2 ( 1500000 1470000 ) VIA12 
  NEW M1 ( 1500000 1470000 ) ( 1410000 * ) VIA12 ;
- net134
  ( DFFT_46__PIPL_n79 q ) ( DFFT_88__FPB_n235 a )
+ ROUTED M2 ( 2110000 1470000 ) VIA12 
  NEW M1 ( 2110000 1470000 ) ( 1920000 * ) VIA12 ;
- net135
  ( state_obs0_Pad a ) ( DFFT_79_state_obs0 q )
+ ROUTED M1 ( 300000 1970000 ) ( 430000 * ) VIA12 
  NEW M2 ( 430000 1970000 ) ( * 1610000 ) ;
- net136
  ( state_obs1_Pad a ) ( DFFT_83_state_obs1 q )
+ ROUTED M1 ( 1000000 1970000 ) ( 850000 * ) VIA12 
  NEW M2 ( 850000 1970000 ) ( * 1610000 ) ;
- net137
  ( state_obs2_Pad a ) ( DFFT_87_state_obs2 q )
+ ROUTED M1 ( 1710000 1970000 ) ( 1130000 * ) VIA12 
  NEW M2 ( 1130000 1970000 ) ( * 1610000 ) ;
- net138
  ( state_obs3_Pad a ) ( DFFT_91_state_obs3 q )
+ ROUTED M1 ( 2690000 1450000 ) ( 1530000 * ) VIA12 
  NEW M2 ( 1530000 1450000 ) ( * 1610000 ) ( 1550000 * ) ;
- net139
  ( DFFT_39_state0_buf q ) ( DFFT_43__PIPL_n76 a )
+ ROUTED M2 ( 710000 1470000 ) VIA12 
  NEW M1 ( 710000 1470000 ) ( 520000 * ) VIA12 ;
- net140
  ( DFFT_40_state1_buf q ) ( DFFT_44__PIPL_n77 a )
+ ROUTED M2 ( 1270000 1470000 ) VIA12 
  NEW M1 ( 1270000 1470000 ) ( 1080000 * ) VIA12 ;
- net141
  ( DFFT_41_state2_buf q ) ( DFFT_45__PIPL_n78 a )
+ ROUTED M2 ( 1360000 1470000 ) ( * 1460000 ) VIA12 
  NEW M1 ( 1360000 1460000 ) ( 1690000 * ) VIA12 
  NEW M2 ( 1690000 1460000 ) ( * 1470000 ) ;
- net142
  ( DFFT_42_state3_buf q ) ( DFFT_46__PIPL_n79 a )
+ ROUTED M2 ( 2340000 1310000 ) VIA12 
  NEW M1 ( 2340000 1310000 ) ( 2050000 * ) VIA12 
  NEW M2 ( 2050000 1310000 ) ( * 1470000 ) ( 2060000 * ) ;
- net143
  ( SplitCLK_0_211 q0 ) ( SplitCLK_0_125 a )
+ ROUTED M2 ( 1360000 1060000 ) ( * 1030000 ) VIA12 
  NEW M1 ( 1360000 1030000 ) ( 1810000 * ) VIA12 
  NEW M2 ( 1810000 1030000 ) ( * 1020000 ) ;
- net144
  ( SplitCLK_0_211 q1 ) ( SplitCLK_2_166 a )
+ ROUTED M2 ( 820000 1060000 ) ( * 1080000 ) VIA12 
  NEW M1 ( 820000 1080000 ) ( 1340000 * ) ( * 1060000 ) VIA12 ;
- net145
  ( SplitCLK_4_210 q0 ) ( DFFT_78__FPB_n225 clk )
+ ROUTED M2 ( 520000 1680000 ) ( * 1650000 ) ;
- net146
  ( SplitCLK_2_209 q0 ) ( DFFT_86__FPB_n233 clk )
+ ROUTED M2 ( 1360000 1650000 ) ( * 1680000 ) VIA12 
  NEW M1 ( 1360000 1680000 ) ( 1390000 * ) VIA12 ;
- net147
  ( SplitCLK_2_208 q0 ) ( DFFT_76__FPB_n223 clk )
+ ROUTED M2 ( 380000 1510000 ) ( * 1540000 ) VIA12 
  NEW M1 ( 380000 1540000 ) ( 410000 * ) VIA12 ;
- net148
  ( SplitCLK_2_207 q0 ) ( DFFT_84__FPB_n231 clk )
+ ROUTED M2 ( 1500000 1510000 ) ( * 1540000 ) VIA12 
  NEW M1 ( 1500000 1540000 ) ( 1560000 * ) VIA12 ;
- net149
  ( SplitCLK_2_206 q0 ) ( DFFT_59__FPB_n206 clk )
+ ROUTED M2 ( 520000 420000 ) ( * 430000 ) VIA12 
  NEW M1 ( 520000 430000 ) ( 590000 * ) VIA12 
  NEW M2 ( 590000 430000 ) ( * 460000 ) ( 600000 * ) ;
- net150
  ( SplitCLK_4_205 q0 ) ( DFFT_67__FPB_n214 clk )
+ ROUTED M2 ( 2370000 620000 ) ( * 570000 ) ;
- net151
  ( SplitCLK_4_204 q0 ) ( DFFT_75__FPB_n222 clk )
+ ROUTED M2 ( 1460000 420000 ) ( * 460000 ) ( 1470000 * ) ;
- net152
  ( SplitCLK_2_203 q0 ) ( DFFT_81__FPB_n228 clk )
+ ROUTED M2 ( 800000 1510000 ) ( * 1530000 ) ( 820000 * ) ( * 1540000 ) ( 830000 * ) ;
- net153
  ( SplitCLK_2_202 q0 ) ( DFFT_57__FPB_n204 clk )
+ ROUTED M2 ( 860000 570000 ) ( * 580000 ) VIA12 
  NEW M1 ( 860000 580000 ) ( 880000 * ) VIA12 
  NEW M2 ( 880000 580000 ) ( * 620000 ) ;
- net154
  ( SplitCLK_4_201 q0 ) ( DFFT_65__FPB_n212 clk )
+ ROUTED M2 ( 380000 750000 ) ( * 760000 ) VIA12 
  NEW M1 ( 380000 760000 ) ( 440000 * ) VIA12 
  NEW M2 ( 440000 760000 ) ( * 820000 ) ;
- net155
  ( SplitCLK_2_200 q0 ) ( DFFT_73__FPB_n220 clk )
+ ROUTED M2 ( 1380000 570000 ) ( * 610000 ) ( 1400000 * ) ( * 620000 ) ( 1410000 * ) ;
- net156
  ( SplitCLK_4_199 q0 ) ( DFFT_72__FPB_n219 clk )
+ ROUTED M2 ( 1460000 1390000 ) ( * 1350000 ) ;
- net157
  ( SplitCLK_2_198 q0 ) ( DFFT_80__FPB_n227 clk )
+ ROUTED M2 ( 940000 1510000 ) ( * 1530000 ) ( 960000 * ) ( * 1540000 ) ( 970000 * ) ;
- net158
  ( SplitCLK_2_197 q0 ) ( DFFT_56__FPB_n203 clk )
+ ROUTED M2 ( 1740000 1350000 ) ( * 1360000 ) ( 1750000 * ) ( * 1390000 ) ( 1760000 * ) ;
- net159
  ( SplitCLK_2_196 q0 ) ( DFFT_64__FPB_n211 clk )
+ ROUTED M2 ( 1840000 570000 ) ( * 580000 ) VIA12 
  NEW M1 ( 1840000 580000 ) ( 1860000 * ) VIA12 
  NEW M2 ( 1860000 580000 ) ( * 620000 ) ;
- net160
  ( SplitCLK_2_195 q0 ) ( DFFT_55__FPB_n202 clk )
+ ROUTED M2 ( 800000 420000 ) ( * 450000 ) ( 820000 * ) ( * 460000 ) ( 830000 * ) ;
- net161
  ( SplitCLK_2_194 q0 ) ( DFFT_63__FPB_n210 clk )
+ ROUTED M2 ( 1760000 420000 ) ( * 450000 ) ( 1780000 * ) ( * 460000 ) ( 1790000 * ) ;
- net162
  ( SplitCLK_4_193 q0 ) ( DFFT_45__PIPL_n78 clk )
+ ROUTED M2 ( 1360000 1510000 ) ( * 1520000 ) VIA12 
  NEW M1 ( 1360000 1520000 ) ( 1420000 * ) ( * 1540000 ) VIA12 ;
- net163
  ( SplitCLK_2_192 q0 ) ( DFFT_70__FPB_n217 clk )
+ ROUTED M2 ( 1320000 1350000 ) ( * 1380000 ) ( 1340000 * ) ( * 1390000 ) ( 1350000 * ) ;
- net164
  ( SplitCLK_4_191 q0 ) ( DFFT_60__FPB_n207 clk )
+ ROUTED M2 ( 380000 420000 ) ( * 430000 ) VIA12 
  NEW M1 ( 380000 430000 ) ( 430000 * ) VIA12 
  NEW M2 ( 430000 430000 ) ( * 460000 ) ( 440000 * ) ;
- net165
  ( SplitCLK_4_190 q0 ) ( DFFT_51__FBL_n198 clk )
+ ROUTED M2 ( 630000 1350000 ) ( * 1340000 ) ( 640000 * ) ( * 1270000 ) VIA12 
  NEW M1 ( 640000 1270000 ) ( 760000 * ) VIA12 
  NEW M2 ( 760000 1270000 ) ( * 1390000 ) ;
- net166
  ( SplitCLK_4_189 q0 ) ( DFFT_42_state3_buf clk )
+ ROUTED M2 ( 2290000 1390000 ) ( * 1350000 ) ;
- net167
  ( SplitCLK_2_188 q0 ) ( DFFT_49__ADJFBL_n196 clk )
+ ROUTED M2 ( 1780000 1510000 ) ( * 1530000 ) ( 1800000 * ) ( * 1540000 ) ( 1810000 * ) ;
- net168
  ( SplitCLK_4_187 q0 ) ( DFFT_48__ADJFBL_n195 clk )
+ ROUTED M2 ( 910000 1390000 ) ( * 1350000 ) ;
- net169
  ( SplitCLK_4_186 q0 ) ( NOTT_16_n40 clk )
+ ROUTED M2 ( 1990000 1110000 ) ( * 1120000 ) ( 2000000 * ) ( * 1210000 ) ;
- net170
  ( SplitCLK_4_185 q0 ) ( NOTT_14_n38 clk )
+ ROUTED M2 ( 2010000 380000 ) ( * 410000 ) ( 2020000 * ) ( * 460000 ) ;
- net171
  ( SplitCLK_4_184 q0 ) ( NOTT_10_n34 clk )
+ ROUTED M2 ( 1590000 920000 ) ( * 930000 ) ( 1620000 * ) ( * 1020000 ) ( 1630000 * ) ;
- net172
  ( SplitCLK_4_183 q0 ) ( DFFT_40_state1_buf clk )
+ ROUTED M2 ( 1220000 1510000 ) ( * 1540000 ) ( 1250000 * ) ;
- net173
  ( SplitCLK_4_182 q0 ) ( DFFT_47__ADJFBL_n194 clk )
+ ROUTED M2 ( 380000 1350000 ) ( * 1360000 ) VIA12 
  NEW M1 ( 380000 1360000 ) ( 440000 * ) VIA12 
  NEW M2 ( 440000 1360000 ) ( * 1390000 ) ;
- net174
  ( SplitCLK_4_181 q0 ) ( OR2T_24_n48 clk )
+ ROUTED M2 ( 1500000 820000 ) ( * 750000 ) VIA12 
  NEW M1 ( 1500000 750000 ) ( 1560000 * ) VIA12 ;
- net175
  ( SplitCLK_2_180 q0 ) ( OR2T_15_n39 clk )
+ ROUTED M2 ( 1100000 820000 ) ( * 750000 ) VIA12 
  NEW M1 ( 1100000 750000 ) ( 1130000 * ) VIA12 ;
- net176
  ( SplitCLK_2_179 q0 ) ( OR2T_13_n37 clk )
+ ROUTED M2 ( 410000 620000 ) ( * 570000 ) VIA12 
  NEW M1 ( 410000 570000 ) ( 450000 * ) VIA12 ;
- net177
  ( SplitCLK_2_178 q0 ) ( OR2T_21_n45 clk )
+ ROUTED M2 ( 830000 820000 ) ( * 750000 ) VIA12 
  NEW M1 ( 830000 750000 ) ( 860000 * ) VIA12 ;
- net178
  ( SplitCLK_2_177 q0 ) ( DFFT_79_state_obs0 clk )
+ ROUTED M2 ( 380000 1650000 ) ( * 1670000 ) ( 400000 * ) ( * 1680000 ) ( 410000 * ) ;
- net179
  ( SplitCLK_4_176 q0 ) ( AND2T_38_n62 clk )
+ ROUTED M2 ( 940000 420000 ) ( * 460000 ) ( 950000 * ) ;
- net180
  ( SplitCLK_2_175 q0 ) ( AND2T_29_n53 clk )
+ ROUTED M2 ( 1040000 1150000 ) ( * 1160000 ) ( 1060000 * ) ( * 1210000 ) ( 1070000 * ) ;
- net181
  ( SplitCLK_4_174 q0 ) ( AND2T_36_n60 clk )
+ ROUTED M2 ( 1600000 420000 ) ( * 460000 ) ( 1610000 * ) ;
- net182
  ( SplitCLK_2_173 q0 ) ( AND2T_26_n50 clk )
+ ROUTED M2 ( 1270000 960000 ) ( * 1010000 ) ( 1290000 * ) ( * 1020000 ) ( 1300000 * ) ;
- net183
  ( SplitCLK_4_172 q0 ) ( AND2T_25_n49 clk )
+ ROUTED M2 ( 1430000 960000 ) ( * 1020000 ) VIA12 
  NEW M1 ( 1430000 1020000 ) ( 1460000 * ) VIA12 ;
- net184
  ( SplitCLK_2_171 q0 ) ( AND2T_32_n56 clk )
+ ROUTED M2 ( 1720000 1150000 ) ( * 1160000 ) ( 1740000 * ) ( * 1210000 ) ( 1750000 * ) ;
- net185
  ( SplitCLK_4_170 q0 ) ( AND2T_12_n36 clk )
+ ROUTED M2 ( 700000 620000 ) ( * 570000 ) ;
- net186
  ( SplitCLK_4_169 q0 ) ( DFFT_39_state0_buf clk )
+ ROUTED M2 ( 660000 1510000 ) ( * 1540000 ) ( 670000 * ) ;
- net187
  ( SplitCLK_2_168 q0 ) ( NOTT_9_n33 clk )
+ ROUTED M2 ( 380000 920000 ) ( * 930000 ) ( 400000 * ) ( * 1000000 ) ( 410000 * ) ( * 1020000 ) ;
- net188
  ( SplitCLK_2_167 q0 ) ( NOTT_8_n32 clk )
+ ROUTED M2 ( 2030000 710000 ) VIA12 
  NEW M1 ( 2030000 710000 ) ( 2070000 * ) VIA12 
  NEW M2 ( 2070000 710000 ) ( * 820000 ) ;
- net189
  ( SplitCLK_2_166 q1 ) ( SplitCLK_6_145 a )
+ ROUTED M2 ( 800000 1020000 ) ( * 1390000 ) ( 820000 * ) ;
- net190
  ( SplitCLK_2_166 q0 ) ( SplitCLK_4_165 a )
+ ROUTED M2 ( 750000 860000 ) ( * 1020000 ) VIA12 
  NEW M1 ( 750000 1020000 ) ( 820000 * ) VIA12 ;
- net191
  ( SplitCLK_4_165 q1 ) ( SplitCLK_0_155 a )
+ ROUTED M2 ( 980000 820000 ) ( * 640000 ) VIA12 
  NEW M1 ( 980000 640000 ) ( 780000 * ) VIA12 
  NEW M2 ( 780000 640000 ) ( * 820000 ) ( 770000 * ) ;
- net192
  ( SplitCLK_4_165 q0 ) ( SplitCLK_2_164 a )
+ ROUTED M2 ( 750000 820000 ) ( * 810000 ) VIA12 
  NEW M1 ( 750000 810000 ) ( 600000 * ) VIA12 
  NEW M2 ( 600000 810000 ) ( * 860000 ) ( 580000 * ) ;
- net193
  ( SplitCLK_2_164 q1 ) ( SplitCLK_6_159 a )
+ ROUTED M2 ( 560000 820000 ) VIA12 
  NEW M1 ( 560000 820000 ) ( 500000 * ) VIA12 ;
- net194
  ( SplitCLK_2_164 q0 ) ( SplitCLK_4_163 a )
+ ROUTED M2 ( 520000 500000 ) VIA12 
  NEW M1 ( 520000 500000 ) ( 580000 * ) VIA12 
  NEW M2 ( 580000 500000 ) ( * 820000 ) ;
- net195
  ( SplitCLK_4_163 q1 ) ( SplitCLK_2_161 a )
+ ROUTED M2 ( 720000 500000 ) ( * 520000 ) VIA12 
  NEW M1 ( 720000 520000 ) ( 540000 * ) VIA12 
  NEW M2 ( 540000 520000 ) ( * 460000 ) ;
- net196
  ( SplitCLK_4_163 q0 ) ( SplitCLK_6_162 a )
+ ROUTED M2 ( 520000 460000 ) VIA12 
  NEW M1 ( 520000 460000 ) ( 380000 * ) VIA12 ;
- net197
  ( SplitCLK_6_162 q0 ) ( SplitCLK_2_179 a )
+ ROUTED M2 ( 380000 500000 ) ( * 520000 ) VIA12 
  NEW M1 ( 380000 520000 ) ( 490000 * ) VIA12 
  NEW M2 ( 490000 520000 ) ( * 660000 ) VIA12 
  NEW M1 ( 490000 660000 ) ( 410000 * ) VIA12 ;
- net198
  ( SplitCLK_6_162 q1 ) ( SplitCLK_4_191 a )
+ ROUTED M2 ( 440000 500000 ) VIA12 
  NEW M1 ( 440000 500000 ) ( 400000 * ) VIA12 ;
- net199
  ( SplitCLK_2_161 q0 ) ( SplitCLK_2_206 a )
+ ROUTED M2 ( 600000 500000 ) ( * 480000 ) VIA12 
  NEW M1 ( 600000 480000 ) ( 720000 * ) ( * 460000 ) VIA12 ;
- net200
  ( SplitCLK_2_161 q1 ) ( SplitCLK_4_160 a )
+ ROUTED M2 ( 640000 500000 ) ( 650000 * ) ( * 490000 ) ( 690000 * ) ( * 460000 ) ( 700000 * ) ;
- net201
  ( SplitCLK_4_160 q0 ) ( AND2T_20_n44 clk )
+ ROUTED M2 ( 540000 570000 ) ( * 540000 ) VIA12 
  NEW M1 ( 540000 540000 ) ( 630000 * ) VIA12 
  NEW M2 ( 630000 540000 ) ( * 460000 ) ( 640000 * ) ;
- net202
  ( SplitCLK_4_160 q1 ) ( DFFT_58__FPB_n205 clk )
+ ROUTED M2 ( 660000 460000 ) ( * 420000 ) ;
- net203
  ( SplitCLK_6_159 q0 ) ( SplitCLK_4_157 a )
+ ROUTED M2 ( 500000 860000 ) ( * 870000 ) VIA12 
  NEW M1 ( 500000 870000 ) ( 570000 * ) VIA12 
  NEW M2 ( 570000 870000 ) ( * 940000 ) VIA12 
  NEW M1 ( 570000 940000 ) ( 680000 * ) VIA12 
  NEW M2 ( 680000 940000 ) ( * 860000 ) ;
- net204
  ( SplitCLK_6_159 q1 ) ( SplitCLK_6_158 a )
+ ROUTED M2 ( 520000 860000 ) ( * 840000 ) VIA12 
  NEW M1 ( 520000 840000 ) ( 380000 * ) ( * 820000 ) VIA12 ;
- net205
  ( SplitCLK_6_158 q0 ) ( SplitCLK_2_168 a )
+ ROUTED M2 ( 380000 860000 ) ( * 910000 ) VIA12 
  NEW M1 ( 380000 910000 ) ( 490000 * ) VIA12 
  NEW M2 ( 490000 910000 ) ( * 1060000 ) VIA12 
  NEW M1 ( 490000 1060000 ) ( 410000 * ) VIA12 ;
- net206
  ( SplitCLK_6_158 q1 ) ( SplitCLK_4_201 a )
+ ROUTED M2 ( 440000 860000 ) VIA12 
  NEW M1 ( 440000 860000 ) ( 400000 * ) VIA12 ;
- net207
  ( SplitCLK_4_157 q1 ) ( SplitCLK_4_170 a )
+ ROUTED M2 ( 700000 660000 ) ( * 670000 ) ( 720000 * ) ( * 820000 ) ( 700000 * ) ;
- net208
  ( SplitCLK_4_157 q0 ) ( SplitCLK_4_156 a )
+ ROUTED M2 ( 620000 860000 ) ( * 850000 ) VIA12 
  NEW M1 ( 620000 850000 ) ( 570000 * ) VIA12 
  NEW M2 ( 570000 850000 ) ( * 820000 ) VIA12 
  NEW M1 ( 570000 820000 ) ( 680000 * ) VIA12 ;
- net209
  ( SplitCLK_4_156 q0 ) ( AND2T_23_n47 clk )
+ ROUTED M2 ( 520000 750000 ) ( * 760000 ) VIA12 
  NEW M1 ( 520000 760000 ) ( 620000 * ) VIA12 
  NEW M2 ( 620000 760000 ) ( * 820000 ) ;
- net210
  ( SplitCLK_4_156 q1 ) ( OR2T_22_n46 clk )
+ ROUTED M2 ( 610000 960000 ) ( 620000 * ) ( * 950000 ) ( 630000 * ) ( * 820000 ) ( 640000 * ) ;
- net211
  ( SplitCLK_0_155 q0 ) ( SplitCLK_4_150 a )
+ ROUTED M2 ( 1020000 860000 ) VIA12 
  NEW M1 ( 1020000 860000 ) ( 980000 * ) VIA12 ;
- net212
  ( SplitCLK_0_155 q1 ) ( SplitCLK_4_154 a )
+ ROUTED M2 ( 950000 660000 ) ( * 700000 ) ( 960000 * ) ( * 860000 ) ;
- net213
  ( SplitCLK_4_154 q1 ) ( SplitCLK_0_152 a )
+ ROUTED M2 ( 1040000 620000 ) VIA12 
  NEW M1 ( 1040000 620000 ) ( 970000 * ) VIA12 ;
- net214
  ( SplitCLK_4_154 q0 ) ( SplitCLK_4_153 a )
+ ROUTED M2 ( 870000 500000 ) ( * 620000 ) VIA12 
  NEW M1 ( 870000 620000 ) ( 950000 * ) VIA12 ;
- net215
  ( SplitCLK_4_153 q0 ) ( SplitCLK_2_195 a )
+ ROUTED M2 ( 830000 500000 ) ( * 480000 ) VIA12 
  NEW M1 ( 830000 480000 ) ( 870000 * ) ( * 460000 ) VIA12 ;
- net216
  ( SplitCLK_4_153 q1 ) ( SplitCLK_2_202 a )
+ ROUTED M2 ( 880000 660000 ) ( * 630000 ) ( 890000 * ) ( * 460000 ) ;
- net217
  ( SplitCLK_0_152 q1 ) ( SplitCLK_4_176 a )
+ ROUTED M2 ( 1020000 660000 ) ( * 600000 ) VIA12 
  NEW M1 ( 1020000 600000 ) ( 950000 * ) VIA12 
  NEW M2 ( 950000 600000 ) ( * 500000 ) ;
- net218
  ( SplitCLK_0_152 q0 ) ( SplitCLK_4_151 a )
+ ROUTED M2 ( 1100000 660000 ) VIA12 
  NEW M1 ( 1100000 660000 ) ( 1040000 * ) VIA12 ;
- net219
  ( SplitCLK_4_151 q1 ) ( OR2T_34_n58 clk )
+ ROUTED M2 ( 1120000 620000 ) ( * 570000 ) VIA12 
  NEW M1 ( 1120000 570000 ) ( 1290000 * ) VIA12 ;
- net220
  ( SplitCLK_4_151 q0 ) ( DFFT_50__FBL_n197 clk )
+ ROUTED M2 ( 1100000 620000 ) ( * 420000 ) ;
- net221
  ( SplitCLK_4_150 q1 ) ( SplitCLK_2_147 a )
+ ROUTED M2 ( 1040000 820000 ) ( * 830000 ) ( 1060000 * ) ( * 850000 ) VIA12 
  NEW M1 ( 1060000 850000 ) ( 1160000 * ) VIA12 
  NEW M2 ( 1160000 850000 ) ( * 860000 ) ;
- net222
  ( SplitCLK_4_150 q0 ) ( SplitCLK_2_149 a )
+ ROUTED M2 ( 1020000 820000 ) ( * 830000 ) ( 980000 * ) ( * 850000 ) VIA12 
  NEW M1 ( 980000 850000 ) ( 900000 * ) ( * 860000 ) VIA12 ;
- net223
  ( SplitCLK_2_149 q0 ) ( SplitCLK_2_178 a )
+ ROUTED M2 ( 830000 860000 ) ( * 850000 ) VIA12 
  NEW M1 ( 830000 850000 ) ( 740000 * ) VIA12 
  NEW M2 ( 740000 850000 ) ( * 820000 ) VIA12 
  NEW M1 ( 740000 820000 ) ( 900000 * ) VIA12 ;
- net224
  ( SplitCLK_2_149 q1 ) ( SplitCLK_0_148 a )
+ ROUTED M2 ( 880000 820000 ) ( * 1020000 ) ( 900000 * ) ;
- net225
  ( SplitCLK_0_148 q0 ) ( AND2T_27_n51 clk )
+ ROUTED M2 ( 900000 1060000 ) ( * 1050000 ) VIA12 
  NEW M1 ( 900000 1050000 ) ( 950000 * ) VIA12 
  NEW M2 ( 950000 1050000 ) ( * 960000 ) ;
- net226
  ( SplitCLK_0_148 q1 ) ( DFFT_61__FPB_n208 clk )
+ ROUTED M2 ( 810000 960000 ) ( * 1060000 ) VIA12 
  NEW M1 ( 810000 1060000 ) ( 880000 * ) VIA12 ;
- net227
  ( SplitCLK_2_147 q0 ) ( SplitCLK_2_180 a )
+ ROUTED M2 ( 1160000 820000 ) ( * 810000 ) ( 1130000 * ) ( * 860000 ) VIA12 
  NEW M1 ( 1130000 860000 ) ( 1100000 * ) VIA12 ;
- net228
  ( SplitCLK_2_147 q1 ) ( SplitCLK_4_146 a )
+ ROUTED M2 ( 1140000 820000 ) ( * 860000 ) VIA12 
  NEW M1 ( 1140000 860000 ) ( 1200000 * ) VIA12 ;
- net229
  ( SplitCLK_4_146 q0 ) ( XOR2T_28_n52 clk )
+ ROUTED M2 ( 1180000 960000 ) ( * 930000 ) ( 1170000 * ) ( * 820000 ) VIA12 
  NEW M1 ( 1170000 820000 ) ( 1200000 * ) VIA12 ;
- net230
  ( SplitCLK_4_146 q1 ) ( OR2T_11_n35 clk )
+ ROUTED M2 ( 1220000 820000 ) ( * 810000 ) VIA12 
  NEW M1 ( 1220000 810000 ) ( 1290000 * ) VIA12 
  NEW M2 ( 1290000 810000 ) ( * 750000 ) ;
- net231
  ( SplitCLK_6_145 q0 ) ( SplitCLK_4_135 a )
+ ROUTED M2 ( 820000 1430000 ) ( * 1440000 ) VIA12 
  NEW M1 ( 820000 1440000 ) ( 890000 * ) VIA12 
  NEW M2 ( 890000 1440000 ) ( * 1510000 ) VIA12 
  NEW M1 ( 890000 1510000 ) ( 1140000 * ) VIA12 
  NEW M2 ( 1140000 1510000 ) ( * 1430000 ) ;
- net232
  ( SplitCLK_6_145 q1 ) ( SplitCLK_6_144 a )
+ ROUTED M2 ( 590000 1540000 ) ( * 1480000 ) VIA12 
  NEW M1 ( 590000 1480000 ) ( 840000 * ) VIA12 
  NEW M2 ( 840000 1480000 ) ( * 1430000 ) ;
- net233
  ( SplitCLK_6_144 q0 ) ( SplitCLK_6_139 a )
+ ROUTED M2 ( 590000 1580000 ) ( * 1680000 ) ;
- net234
  ( SplitCLK_6_144 q1 ) ( SplitCLK_4_143 a )
+ ROUTED M2 ( 580000 1430000 ) ( * 1570000 ) ( 600000 * ) ( * 1580000 ) ( 610000 * ) ;
- net235
  ( SplitCLK_4_143 q1 ) ( SplitCLK_4_141 a )
+ ROUTED M2 ( 700000 1430000 ) ( * 1420000 ) VIA12 
  NEW M1 ( 700000 1420000 ) ( 600000 * ) VIA12 
  NEW M2 ( 600000 1420000 ) ( * 1390000 ) ;
- net236
  ( SplitCLK_4_143 q0 ) ( SplitCLK_6_142 a )
+ ROUTED M2 ( 580000 1390000 ) ( * 1410000 ) VIA12 
  NEW M1 ( 580000 1410000 ) ( 380000 * ) ( * 1390000 ) VIA12 ;
- net237
  ( SplitCLK_6_142 q0 ) ( SplitCLK_4_182 a )
+ ROUTED M2 ( 440000 1430000 ) VIA12 
  NEW M1 ( 440000 1430000 ) ( 380000 * ) VIA12 ;
- net238
  ( SplitCLK_6_142 q1 ) ( SplitCLK_2_208 a )
+ ROUTED M2 ( 400000 1430000 ) ( * 1580000 ) ( 410000 * ) ;
- net239
  ( SplitCLK_4_141 q1 ) ( SplitCLK_4_190 a )
+ ROUTED M2 ( 720000 1390000 ) ( * 1430000 ) VIA12 
  NEW M1 ( 720000 1430000 ) ( 760000 * ) VIA12 ;
- net240
  ( SplitCLK_4_141 q0 ) ( SplitCLK_4_140 a )
+ ROUTED M2 ( 640000 1430000 ) VIA12 
  NEW M1 ( 640000 1430000 ) ( 560000 * ) VIA12 
  NEW M2 ( 560000 1430000 ) ( * 1390000 ) VIA12 
  NEW M1 ( 560000 1390000 ) ( 700000 * ) VIA12 ;
- net241
  ( SplitCLK_4_140 q1 ) ( DFFT_52__FBL_n199 clk )
+ ROUTED M2 ( 660000 1390000 ) ( * 1350000 ) VIA12 
  NEW M1 ( 660000 1350000 ) ( 770000 * ) VIA12 ;
- net242
  ( SplitCLK_4_140 q0 ) ( DFFT_43__PIPL_n76 clk )
+ ROUTED M2 ( 520000 1510000 ) ( * 1590000 ) VIA12 
  NEW M1 ( 520000 1590000 ) ( 650000 * ) VIA12 
  NEW M2 ( 650000 1590000 ) ( * 1390000 ) ( 640000 * ) ;
- net243
  ( SplitCLK_6_139 q0 ) ( SplitCLK_0_137 a )
+ ROUTED M2 ( 590000 1720000 ) ( * 1690000 ) VIA12 
  NEW M1 ( 590000 1690000 ) ( 680000 * ) VIA12 
  NEW M2 ( 680000 1690000 ) ( * 1680000 ) ;
- net244
  ( SplitCLK_6_139 q1 ) ( SplitCLK_6_138 a )
+ ROUTED M2 ( 450000 1680000 ) VIA12 
  NEW M1 ( 450000 1680000 ) ( 610000 * ) VIA12 
  NEW M2 ( 610000 1680000 ) ( * 1720000 ) ;
- net245
  ( SplitCLK_6_138 q1 ) ( SplitCLK_2_177 a )
+ ROUTED M2 ( 470000 1720000 ) VIA12 
  NEW M1 ( 470000 1720000 ) ( 410000 * ) VIA12 ;
- net246
  ( SplitCLK_6_138 q0 ) ( SplitCLK_4_210 a )
+ ROUTED M2 ( 520000 1720000 ) ( * 1710000 ) VIA12 
  NEW M1 ( 520000 1710000 ) ( 450000 * ) VIA12 
  NEW M2 ( 450000 1710000 ) ( * 1720000 ) ;
- net247
  ( SplitCLK_0_137 q1 ) ( SplitCLK_4_169 a )
+ ROUTED M2 ( 660000 1720000 ) ( * 1690000 ) ( 670000 * ) ( * 1580000 ) ;
- net248
  ( SplitCLK_0_137 q0 ) ( SplitCLK_4_136 a )
+ ROUTED M2 ( 730000 1720000 ) VIA12 
  NEW M1 ( 730000 1720000 ) ( 680000 * ) VIA12 ;
- net249
  ( SplitCLK_4_136 q1 ) ( DFFT_83_state_obs1 clk )
+ ROUTED M2 ( 750000 1680000 ) ( * 1650000 ) VIA12 
  NEW M1 ( 750000 1650000 ) ( 800000 * ) VIA12 ;
- net250
  ( SplitCLK_4_136 q0 ) ( DFFT_77__FPB_n224 clk )
+ ROUTED M2 ( 660000 1650000 ) ( * 1680000 ) VIA12 
  NEW M1 ( 660000 1680000 ) ( 730000 * ) VIA12 ;
- net251
  ( SplitCLK_4_135 q0 ) ( SplitCLK_6_130 a )
+ ROUTED M2 ( 1140000 1390000 ) ( * 1420000 ) ( 1130000 * ) ( * 1460000 ) ( 1120000 * ) ( * 1540000 ) ( 1130000 * ) ;
- net252
  ( SplitCLK_4_135 q1 ) ( SplitCLK_0_134 a )
+ ROUTED M2 ( 1160000 1390000 ) VIA12 
  NEW M1 ( 1160000 1390000 ) ( 1100000 * ) VIA12 ;
- net253
  ( SplitCLK_0_134 q1 ) ( SplitCLK_4_132 a )
+ ROUTED M2 ( 1080000 1430000 ) ( * 1250000 ) VIA12 
  NEW M1 ( 1080000 1250000 ) ( 1120000 * ) VIA12 ;
- net254
  ( SplitCLK_0_134 q0 ) ( SplitCLK_2_133 a )
+ ROUTED M2 ( 1100000 1430000 ) ( * 1550000 ) VIA12 
  NEW M1 ( 1100000 1550000 ) ( 900000 * ) VIA12 
  NEW M2 ( 900000 1550000 ) ( * 1580000 ) ;
- net255
  ( SplitCLK_2_133 q0 ) ( SplitCLK_4_187 a )
+ ROUTED M2 ( 900000 1540000 ) ( * 1430000 ) ( 910000 * ) ;
- net256
  ( SplitCLK_2_133 q1 ) ( SplitCLK_2_203 a )
+ ROUTED M2 ( 830000 1580000 ) ( * 1570000 ) VIA12 
  NEW M1 ( 830000 1570000 ) ( 880000 * ) VIA12 
  NEW M2 ( 880000 1570000 ) ( * 1540000 ) ;
- net257
  ( SplitCLK_4_132 q0 ) ( SplitCLK_2_175 a )
+ ROUTED M2 ( 1070000 1250000 ) ( * 1240000 ) VIA12 
  NEW M1 ( 1070000 1240000 ) ( 990000 * ) VIA12 
  NEW M2 ( 990000 1240000 ) ( * 1210000 ) VIA12 
  NEW M1 ( 990000 1210000 ) ( 1120000 * ) VIA12 ;
- net258
  ( SplitCLK_4_132 q1 ) ( SplitCLK_4_131 a )
+ ROUTED M2 ( 1140000 1210000 ) ( * 1250000 ) VIA12 
  NEW M1 ( 1140000 1250000 ) ( 1180000 * ) VIA12 ;
- net259
  ( SplitCLK_4_131 q1 ) ( OR2T_30_n54 clk )
+ ROUTED M2 ( 1200000 1210000 ) ( * 1350000 ) VIA12 
  NEW M1 ( 1200000 1350000 ) ( 1230000 * ) VIA12 ;
- net260
  ( SplitCLK_4_131 q0 ) ( DFFT_66__FPB_n213 clk )
+ ROUTED M2 ( 1180000 1210000 ) ( * 1150000 ) ( 1200000 * ) ;
- net261
  ( SplitCLK_6_130 q0 ) ( SplitCLK_0_127 a )
+ ROUTED M2 ( 1130000 1580000 ) ( * 1570000 ) VIA12 
  NEW M1 ( 1130000 1570000 ) ( 1210000 * ) VIA12 
  NEW M2 ( 1210000 1570000 ) ( * 1540000 ) ;
- net262
  ( SplitCLK_6_130 q1 ) ( SplitCLK_2_129 a )
+ ROUTED M2 ( 1150000 1580000 ) VIA12 
  NEW M1 ( 1150000 1580000 ) ( 1080000 * ) ( * 1570000 ) ( 1040000 * ) VIA12 
  NEW M2 ( 1040000 1570000 ) ( * 1580000 ) ( 1030000 * ) ;
- net263
  ( SplitCLK_2_129 q0 ) ( SplitCLK_2_198 a )
+ ROUTED M2 ( 970000 1580000 ) ( * 1560000 ) VIA12 
  NEW M1 ( 970000 1560000 ) ( 1030000 * ) VIA12 
  NEW M2 ( 1030000 1560000 ) ( * 1540000 ) ;
- net264
  ( SplitCLK_2_129 q1 ) ( SplitCLK_4_128 a )
+ ROUTED M2 ( 1010000 1540000 ) ( * 1580000 ) VIA12 
  NEW M1 ( 1010000 1580000 ) ( 1070000 * ) VIA12 ;
- net265
  ( SplitCLK_4_128 q1 ) ( DFFT_44__PIPL_n77 clk )
+ ROUTED M2 ( 1080000 1510000 ) ( * 1540000 ) ( 1090000 * ) ;
- net266
  ( SplitCLK_4_128 q0 ) ( DFFT_82__FPB_n229 clk )
+ ROUTED M2 ( 940000 1650000 ) ( * 1620000 ) VIA12 
  NEW M1 ( 940000 1620000 ) ( 1160000 * ) VIA12 
  NEW M2 ( 1160000 1620000 ) ( * 1560000 ) VIA12 
  NEW M1 ( 1160000 1560000 ) ( 1070000 * ) VIA12 
  NEW M2 ( 1070000 1560000 ) ( * 1540000 ) ;
- net267
  ( SplitCLK_0_127 q1 ) ( SplitCLK_4_183 a )
+ ROUTED M2 ( 1250000 1580000 ) VIA12 
  NEW M1 ( 1250000 1580000 ) ( 1190000 * ) VIA12 ;
- net268
  ( SplitCLK_0_127 q0 ) ( SplitCLK_0_126 a )
+ ROUTED M2 ( 1170000 1680000 ) ( * 1670000 ) ( 1200000 * ) ( * 1580000 ) ( 1210000 * ) ;
- net269
  ( SplitCLK_0_126 q0 ) ( DFFT_87_state_obs2 clk )
+ ROUTED M2 ( 1080000 1650000 ) ( * 1720000 ) VIA12 
  NEW M1 ( 1080000 1720000 ) ( 1170000 * ) VIA12 ;
- net270
  ( SplitCLK_0_126 q1 ) ( DFFT_85__FPB_n232 clk )
+ ROUTED M2 ( 1150000 1720000 ) ( * 1650000 ) VIA12 
  NEW M1 ( 1150000 1650000 ) ( 1220000 * ) VIA12 ;
- net271
  ( SplitCLK_0_125 q0 ) ( SplitCLK_6_104 a )
+ ROUTED M2 ( 1800000 1390000 ) ( * 1060000 ) ( 1810000 * ) ;
- net272
  ( SplitCLK_0_125 q1 ) ( SplitCLK_4_124 a )
+ ROUTED M2 ( 1790000 1060000 ) ( * 860000 ) VIA12 
  NEW M1 ( 1790000 860000 ) ( 1820000 * ) VIA12 ;
- net273
  ( SplitCLK_4_124 q1 ) ( SplitCLK_0_114 a )
+ ROUTED M2 ( 1840000 820000 ) VIA12 
  NEW M1 ( 1840000 820000 ) ( 1970000 * ) VIA12 
  NEW M2 ( 1970000 820000 ) ( * 870000 ) ( 2000000 * ) ( * 820000 ) ( 2010000 * ) ;
- net274
  ( SplitCLK_4_124 q0 ) ( SplitCLK_2_123 a )
+ ROUTED M2 ( 1580000 860000 ) ( * 840000 ) VIA12 
  NEW M1 ( 1580000 840000 ) ( 1820000 * ) VIA12 
  NEW M2 ( 1820000 840000 ) ( * 820000 ) ;
- net275
  ( SplitCLK_2_123 q1 ) ( SplitCLK_6_118 a )
+ ROUTED M2 ( 1520000 1020000 ) ( * 1010000 ) ( 1550000 * ) ( * 820000 ) ( 1560000 * ) ;
- net276
  ( SplitCLK_2_123 q0 ) ( SplitCLK_4_122 a )
+ ROUTED M2 ( 1530000 660000 ) ( * 820000 ) VIA12 
  NEW M1 ( 1530000 820000 ) ( 1580000 * ) VIA12 ;
- net277
  ( SplitCLK_4_122 q1 ) ( SplitCLK_4_120 a )
+ ROUTED M2 ( 1660000 660000 ) ( * 650000 ) VIA12 
  NEW M1 ( 1660000 650000 ) ( 1550000 * ) VIA12 
  NEW M2 ( 1550000 650000 ) ( * 620000 ) ;
- net278
  ( SplitCLK_4_122 q0 ) ( SplitCLK_2_121 a )
+ ROUTED M2 ( 1480000 660000 ) ( * 650000 ) VIA12 
  NEW M1 ( 1480000 650000 ) ( 1430000 * ) ( * 630000 ) ( 1530000 * ) ( * 620000 ) VIA12 ;
- net279
  ( SplitCLK_2_121 q1 ) ( SplitCLK_2_200 a )
+ ROUTED M2 ( 1460000 620000 ) ( * 740000 ) VIA12 
  NEW M1 ( 1460000 740000 ) ( 1410000 * ) VIA12 
  NEW M2 ( 1410000 740000 ) ( * 660000 ) ;
- net280
  ( SplitCLK_2_121 q0 ) ( SplitCLK_4_204 a )
+ ROUTED M2 ( 1470000 500000 ) ( * 620000 ) ( 1480000 * ) ;
- net281
  ( SplitCLK_4_120 q1 ) ( SplitCLK_4_174 a )
+ ROUTED M2 ( 1680000 620000 ) ( * 610000 ) VIA12 
  NEW M1 ( 1680000 610000 ) ( 1760000 * ) VIA12 
  NEW M2 ( 1760000 610000 ) ( * 500000 ) VIA12 
  NEW M1 ( 1760000 500000 ) ( 1610000 * ) VIA12 ;
- net282
  ( SplitCLK_4_120 q0 ) ( SplitCLK_4_119 a )
+ ROUTED M2 ( 1600000 660000 ) VIA12 
  NEW M1 ( 1600000 660000 ) ( 1540000 * ) ( * 640000 ) ( 1550000 * ) ( * 630000 ) ( 1660000 * ) ( * 620000 ) VIA12 ;
- net283
  ( SplitCLK_4_119 q1 ) ( AND2T_19_n43 clk )
+ ROUTED M2 ( 1620000 620000 ) ( * 570000 ) VIA12 
  NEW M1 ( 1620000 570000 ) ( 1680000 * ) VIA12 ;
- net284
  ( SplitCLK_4_119 q0 ) ( AND2T_37_n61 clk )
+ ROUTED M2 ( 1520000 570000 ) ( * 580000 ) VIA12 
  NEW M1 ( 1520000 580000 ) ( 1600000 * ) VIA12 
  NEW M2 ( 1600000 580000 ) ( * 620000 ) ;
- net285
  ( SplitCLK_6_118 q0 ) ( SplitCLK_0_116 a )
+ ROUTED M2 ( 1590000 1020000 ) ( * 1050000 ) VIA12 
  NEW M1 ( 1590000 1050000 ) ( 1550000 * ) ( * 1060000 ) ( 1520000 * ) VIA12 ;
- net286
  ( SplitCLK_6_118 q1 ) ( SplitCLK_6_117 a )
+ ROUTED M2 ( 1540000 1060000 ) ( * 1040000 ) VIA12 
  NEW M1 ( 1540000 1040000 ) ( 1400000 * ) VIA12 
  NEW M2 ( 1400000 1040000 ) ( * 1020000 ) ;
- net287
  ( SplitCLK_6_117 q0 ) ( SplitCLK_4_172 a )
+ ROUTED M2 ( 1460000 1060000 ) VIA12 
  NEW M1 ( 1460000 1060000 ) ( 1400000 * ) VIA12 ;
- net288
  ( SplitCLK_6_117 q1 ) ( SplitCLK_2_173 a )
+ ROUTED M2 ( 1420000 1060000 ) ( * 1140000 ) VIA12 
  NEW M1 ( 1420000 1140000 ) ( 1310000 * ) VIA12 
  NEW M2 ( 1310000 1140000 ) ( * 1060000 ) ( 1300000 * ) ;
- net289
  ( SplitCLK_0_116 q1 ) ( SplitCLK_4_181 a )
+ ROUTED M2 ( 1500000 860000 ) ( * 870000 ) VIA12 
  NEW M1 ( 1500000 870000 ) ( 1560000 * ) VIA12 
  NEW M2 ( 1560000 870000 ) ( * 1060000 ) ( 1570000 * ) ;
- net290
  ( SplitCLK_0_116 q0 ) ( SplitCLK_4_115 a )
+ ROUTED M2 ( 1690000 1060000 ) VIA12 
  NEW M1 ( 1690000 1060000 ) ( 1590000 * ) VIA12 ;
- net291
  ( SplitCLK_4_115 q0 ) ( OR2T_35_n59 clk )
+ ROUTED M2 ( 1690000 1020000 ) ( * 750000 ) ( 1720000 * ) ;
- net292
  ( SplitCLK_4_115 q1 ) ( DFFT_74__FPB_n221 clk )
+ ROUTED M2 ( 1710000 1020000 ) ( * 960000 ) VIA12 
  NEW M1 ( 1710000 960000 ) ( 1750000 * ) VIA12 ;
- net293
  ( SplitCLK_0_114 q0 ) ( SplitCLK_4_109 a )
+ ROUTED M2 ( 2230000 860000 ) ( * 830000 ) ( 2220000 * ) ( * 770000 ) VIA12 
  NEW M1 ( 2220000 770000 ) ( 2030000 * ) VIA12 
  NEW M2 ( 2030000 770000 ) ( * 860000 ) ( 2010000 * ) ;
- net294
  ( SplitCLK_0_114 q1 ) ( SplitCLK_4_113 a )
+ ROUTED M2 ( 1960000 660000 ) ( * 670000 ) ( 1980000 * ) ( * 810000 ) ( 1990000 * ) ( * 860000 ) ;
- net295
  ( SplitCLK_4_113 q1 ) ( SplitCLK_0_111 a )
+ ROUTED M2 ( 2090000 620000 ) VIA12 
  NEW M1 ( 2090000 620000 ) ( 1980000 * ) VIA12 ;
- net296
  ( SplitCLK_4_113 q0 ) ( SplitCLK_4_112 a )
+ ROUTED M2 ( 1830000 500000 ) VIA12 
  NEW M1 ( 1830000 500000 ) ( 1960000 * ) VIA12 
  NEW M2 ( 1960000 500000 ) ( * 620000 ) ;
- net297
  ( SplitCLK_4_112 q0 ) ( SplitCLK_2_194 a )
+ ROUTED M2 ( 1790000 500000 ) ( * 480000 ) VIA12 
  NEW M1 ( 1790000 480000 ) ( 1820000 * ) VIA12 
  NEW M2 ( 1820000 480000 ) ( * 460000 ) ( 1830000 * ) ;
- net298
  ( SplitCLK_4_112 q1 ) ( SplitCLK_2_196 a )
+ ROUTED M2 ( 1850000 460000 ) ( * 660000 ) ( 1860000 * ) ;
- net299
  ( SplitCLK_0_111 q1 ) ( SplitCLK_4_185 a )
+ ROUTED M2 ( 2020000 500000 ) ( * 660000 ) VIA12 
  NEW M1 ( 2020000 660000 ) ( 2070000 * ) VIA12 ;
- net300
  ( SplitCLK_0_111 q0 ) ( SplitCLK_4_110 a )
+ ROUTED M2 ( 2130000 660000 ) VIA12 
  NEW M1 ( 2130000 660000 ) ( 2090000 * ) VIA12 ;
- net301
  ( SplitCLK_4_110 q0 ) ( DFFT_71__FPB_n218 clk )
+ ROUTED M2 ( 1980000 570000 ) ( * 580000 ) VIA12 
  NEW M1 ( 1980000 580000 ) ( 2130000 * ) VIA12 
  NEW M2 ( 2130000 580000 ) ( * 620000 ) ;
- net302
  ( SplitCLK_4_110 q1 ) ( DFFT_68__FPB_n215 clk )
+ ROUTED M2 ( 2150000 620000 ) ( * 570000 ) VIA12 
  NEW M1 ( 2150000 570000 ) ( 2230000 * ) VIA12 ;
- net303
  ( SplitCLK_4_109 q1 ) ( SplitCLK_4_106 a )
+ ROUTED M2 ( 2350000 860000 ) ( * 850000 ) VIA12 
  NEW M1 ( 2350000 850000 ) ( 2250000 * ) VIA12 
  NEW M2 ( 2250000 850000 ) ( * 820000 ) ;
- net304
  ( SplitCLK_4_109 q0 ) ( SplitCLK_2_108 a )
+ ROUTED M2 ( 2230000 820000 ) ( * 810000 ) VIA12 
  NEW M1 ( 2230000 810000 ) ( 2120000 * ) VIA12 
  NEW M2 ( 2120000 810000 ) ( * 860000 ) ( 2130000 * ) ;
- net305
  ( SplitCLK_2_108 q0 ) ( SplitCLK_2_167 a )
+ ROUTED M2 ( 2070000 860000 ) ( * 850000 ) VIA12 
  NEW M1 ( 2070000 850000 ) ( 1980000 * ) VIA12 
  NEW M2 ( 1980000 850000 ) ( * 820000 ) VIA12 
  NEW M1 ( 1980000 820000 ) ( 2130000 * ) VIA12 ;
- net306
  ( SplitCLK_2_108 q1 ) ( SplitCLK_4_107 a )
+ ROUTED M2 ( 2110000 820000 ) ( * 860000 ) VIA12 
  NEW M1 ( 2110000 860000 ) ( 2170000 * ) VIA12 ;
- net307
  ( SplitCLK_4_107 q1 ) ( OR2T_18_n42 clk )
+ ROUTED M2 ( 2260000 750000 ) ( * 760000 ) VIA12 
  NEW M1 ( 2260000 760000 ) ( 2150000 * ) VIA12 
  NEW M2 ( 2150000 760000 ) ( * 820000 ) VIA12 
  NEW M1 ( 2150000 820000 ) ( 2190000 * ) VIA12 ;
- net308
  ( SplitCLK_4_107 q0 ) ( DFFT_62__FPB_n209 clk )
+ ROUTED M2 ( 2110000 960000 ) ( * 950000 ) ( 2130000 * ) ( * 870000 ) ( 2140000 * ) ( * 860000 ) ( 2150000 * ) ( * 830000 ) ( 2160000 * ) ( * 820000 ) ( 2170000 * ) ;
- net309
  ( SplitCLK_4_106 q1 ) ( SplitCLK_4_205 a )
+ ROUTED M2 ( 2370000 820000 ) ( * 660000 ) ;
- net310
  ( SplitCLK_4_106 q0 ) ( SplitCLK_4_105 a )
+ ROUTED M2 ( 2290000 860000 ) VIA12 
  NEW M1 ( 2290000 860000 ) ( 2210000 * ) ( * 830000 ) ( 2350000 * ) ( * 820000 ) VIA12 ;
- net311
  ( SplitCLK_4_105 q0 ) ( OR2T_17_n41 clk )
+ ROUTED M2 ( 2320000 960000 ) ( * 950000 ) ( 2290000 * ) ( * 870000 ) ( 2280000 * ) ( * 820000 ) ( 2290000 * ) ;
- net312
  ( SplitCLK_4_105 q1 ) ( DFFT_69__FPB_n216 clk )
+ ROUTED M2 ( 2310000 820000 ) ( * 750000 ) VIA12 
  NEW M1 ( 2310000 750000 ) ( 2350000 * ) VIA12 ;
- net313
  ( SplitCLK_6_104 q0 ) ( SplitCLK_6_94 a )
+ ROUTED M2 ( 1980000 1540000 ) ( * 1490000 ) VIA12 
  NEW M1 ( 1980000 1490000 ) ( 1800000 * ) VIA12 
  NEW M2 ( 1800000 1490000 ) ( * 1430000 ) ;
- net314
  ( SplitCLK_6_104 q1 ) ( SplitCLK_6_103 a )
+ ROUTED M2 ( 1820000 1430000 ) ( * 1440000 ) VIA12 
  NEW M1 ( 1820000 1440000 ) ( 1580000 * ) VIA12 
  NEW M2 ( 1580000 1440000 ) ( * 1390000 ) ( 1590000 * ) ;
- net315
  ( SplitCLK_6_103 q1 ) ( SplitCLK_6_98 a )
+ ROUTED M2 ( 1610000 1430000 ) ( * 1560000 ) VIA12 
  NEW M1 ( 1610000 1560000 ) ( 1480000 * ) VIA12 
  NEW M2 ( 1480000 1560000 ) ( * 1540000 ) ;
- net316
  ( SplitCLK_6_103 q0 ) ( SplitCLK_4_102 a )
+ ROUTED M2 ( 1650000 1430000 ) VIA12 
  NEW M1 ( 1650000 1430000 ) ( 1590000 * ) VIA12 ;
- net317
  ( SplitCLK_4_102 q1 ) ( SplitCLK_4_100 a )
+ ROUTED M2 ( 1670000 1390000 ) ( * 1380000 ) VIA12 
  NEW M1 ( 1670000 1380000 ) ( 1500000 * ) VIA12 
  NEW M2 ( 1500000 1380000 ) ( * 1250000 ) VIA12 
  NEW M1 ( 1500000 1250000 ) ( 1590000 * ) VIA12 ;
- net318
  ( SplitCLK_4_102 q0 ) ( SplitCLK_6_101 a )
+ ROUTED M2 ( 1650000 1390000 ) ( * 1410000 ) VIA12 
  NEW M1 ( 1650000 1410000 ) ( 1390000 * ) ( * 1390000 ) VIA12 ;
- net319
  ( SplitCLK_6_101 q1 ) ( SplitCLK_2_192 a )
+ ROUTED M2 ( 1410000 1430000 ) VIA12 
  NEW M1 ( 1410000 1430000 ) ( 1350000 * ) VIA12 ;
- net320
  ( SplitCLK_6_101 q0 ) ( SplitCLK_4_199 a )
+ ROUTED M2 ( 1460000 1430000 ) ( * 1440000 ) VIA12 
  NEW M1 ( 1460000 1440000 ) ( 1390000 * ) VIA12 
  NEW M2 ( 1390000 1440000 ) ( * 1430000 ) ;
- net321
  ( SplitCLK_4_100 q0 ) ( SplitCLK_4_184 a )
+ ROUTED M2 ( 1590000 1210000 ) ( * 1080000 ) ( 1620000 * ) ( * 1060000 ) ( 1630000 * ) ;
- net322
  ( SplitCLK_4_100 q1 ) ( SplitCLK_4_99 a )
+ ROUTED M2 ( 1610000 1210000 ) ( * 1250000 ) VIA12 
  NEW M1 ( 1610000 1250000 ) ( 1650000 * ) VIA12 ;
- net323
  ( SplitCLK_4_99 q0 ) ( OR2T_31_n55 clk )
+ ROUTED M2 ( 1630000 1150000 ) ( * 1210000 ) VIA12 
  NEW M1 ( 1630000 1210000 ) ( 1650000 * ) VIA12 ;
- net324
  ( SplitCLK_4_99 q1 ) ( DFFT_53__FBL_n200 clk )
+ ROUTED M2 ( 1600000 1350000 ) ( * 1340000 ) VIA12 
  NEW M1 ( 1600000 1340000 ) ( 1670000 * ) VIA12 
  NEW M2 ( 1670000 1340000 ) ( * 1210000 ) ;
- net325
  ( SplitCLK_6_98 q0 ) ( SplitCLK_2_96 a )
+ ROUTED M2 ( 1480000 1580000 ) ( * 1590000 ) VIA12 
  NEW M1 ( 1480000 1590000 ) ( 1620000 * ) VIA12 
  NEW M2 ( 1620000 1590000 ) ( * 1580000 ) ;
- net326
  ( SplitCLK_6_98 q1 ) ( SplitCLK_6_97 a )
+ ROUTED M2 ( 1500000 1580000 ) ( * 1570000 ) VIA12 
  NEW M1 ( 1500000 1570000 ) ( 1360000 * ) VIA12 
  NEW M2 ( 1360000 1570000 ) ( * 1540000 ) ;
- net327
  ( SplitCLK_6_97 q0 ) ( SplitCLK_4_193 a )
+ ROUTED M2 ( 1420000 1580000 ) VIA12 
  NEW M1 ( 1420000 1580000 ) ( 1360000 * ) VIA12 ;
- net328
  ( SplitCLK_6_97 q1 ) ( SplitCLK_2_209 a )
+ ROUTED M2 ( 1380000 1580000 ) ( * 1720000 ) ( 1390000 * ) ;
- net329
  ( SplitCLK_2_96 q0 ) ( SplitCLK_2_207 a )
+ ROUTED M2 ( 1560000 1580000 ) ( * 1570000 ) VIA12 
  NEW M1 ( 1560000 1570000 ) ( 1620000 * ) VIA12 
  NEW M2 ( 1620000 1570000 ) ( * 1540000 ) ;
- net330
  ( SplitCLK_2_96 q1 ) ( SplitCLK_4_95 a )
+ ROUTED M2 ( 1600000 1540000 ) ( * 1580000 ) VIA12 
  NEW M1 ( 1600000 1580000 ) ( 1660000 * ) VIA12 ;
- net331
  ( SplitCLK_4_95 q0 ) ( DFFT_91_state_obs3 clk )
+ ROUTED M2 ( 1500000 1650000 ) ( * 1640000 ) VIA12 
  NEW M1 ( 1500000 1640000 ) ( 1670000 * ) VIA12 
  NEW M2 ( 1670000 1640000 ) ( * 1540000 ) ( 1660000 * ) ;
- net332
  ( SplitCLK_4_95 q1 ) ( DFFT_41_state2_buf clk )
+ ROUTED M2 ( 1640000 1510000 ) ( * 1540000 ) VIA12 
  NEW M1 ( 1640000 1540000 ) ( 1680000 * ) VIA12 ;
- net333
  ( SplitCLK_6_94 q0 ) ( SplitCLK_4_89 a )
+ ROUTED M2 ( 1980000 1580000 ) ( * 1990000 ) VIA12 
  NEW M1 ( 1980000 1990000 ) ( 2100000 * ) VIA12 
  NEW M2 ( 2100000 1990000 ) ( * 1580000 ) ;
- net334
  ( SplitCLK_6_94 q1 ) ( SplitCLK_4_93 a )
+ ROUTED M2 ( 2000000 1580000 ) ( * 1560000 ) VIA12 
  NEW M1 ( 2000000 1560000 ) ( 1890000 * ) VIA12 
  NEW M2 ( 1890000 1560000 ) ( * 1430000 ) ;
- net335
  ( SplitCLK_4_93 q1 ) ( SplitCLK_0_91 a )
+ ROUTED M2 ( 2020000 1390000 ) VIA12 
  NEW M1 ( 2020000 1390000 ) ( 1910000 * ) VIA12 ;
- net336
  ( SplitCLK_4_93 q0 ) ( SplitCLK_4_92 a )
+ ROUTED M2 ( 1790000 1250000 ) ( * 1260000 ) VIA12 
  NEW M1 ( 1790000 1260000 ) ( 1890000 * ) VIA12 
  NEW M2 ( 1890000 1260000 ) ( * 1390000 ) ;
- net337
  ( SplitCLK_4_92 q0 ) ( SplitCLK_2_171 a )
+ ROUTED M2 ( 1790000 1210000 ) ( * 1240000 ) ( 1750000 * ) ( * 1250000 ) ;
- net338
  ( SplitCLK_4_92 q1 ) ( SplitCLK_2_197 a )
+ ROUTED M2 ( 1760000 1430000 ) ( * 1420000 ) ( 1800000 * ) ( * 1400000 ) ( 1810000 * ) ( * 1210000 ) ;
- net339
  ( SplitCLK_0_91 q1 ) ( SplitCLK_4_186 a )
+ ROUTED M2 ( 2000000 1430000 ) ( * 1250000 ) ;
- net340
  ( SplitCLK_0_91 q0 ) ( SplitCLK_4_90 a )
+ ROUTED M2 ( 2060000 1430000 ) VIA12 
  NEW M1 ( 2060000 1430000 ) ( 2020000 * ) VIA12 ;
- net341
  ( SplitCLK_4_90 q1 ) ( AND2T_33_n57 clk )
+ ROUTED M2 ( 2080000 1390000 ) ( * 1350000 ) VIA12 
  NEW M1 ( 2080000 1350000 ) ( 2130000 * ) VIA12 ;
- net342
  ( SplitCLK_4_90 q0 ) ( DFFT_54__FPB_n201 clk )
+ ROUTED M2 ( 1880000 1350000 ) VIA12 
  NEW M1 ( 1880000 1350000 ) ( 2060000 * ) VIA12 
  NEW M2 ( 2060000 1350000 ) ( * 1390000 ) ;
- net343
  ( SplitCLK_4_89 q1 ) ( SplitCLK_4_86 a )
+ ROUTED M2 ( 2120000 1540000 ) ( * 1550000 ) VIA12 
  NEW M1 ( 2120000 1550000 ) ( 2330000 * ) VIA12 
  NEW M2 ( 2330000 1550000 ) ( * 1580000 ) ;
- net344
  ( SplitCLK_4_89 q0 ) ( SplitCLK_6_88 a )
+ ROUTED M2 ( 2100000 1540000 ) VIA12 
  NEW M1 ( 2100000 1540000 ) ( 1920000 * ) VIA12 ;
- net345
  ( SplitCLK_6_88 q1 ) ( SplitCLK_2_188 a )
+ ROUTED M2 ( 1940000 1580000 ) ( * 1660000 ) VIA12 
  NEW M1 ( 1940000 1660000 ) ( 1820000 * ) VIA12 
  NEW M2 ( 1820000 1660000 ) ( * 1580000 ) ( 1810000 * ) ;
- net346
  ( SplitCLK_6_88 q0 ) ( SplitCLK_4_87 a )
+ ROUTED M2 ( 2040000 1580000 ) VIA12 
  NEW M1 ( 2040000 1580000 ) ( 1920000 * ) VIA12 ;
- net347
  ( SplitCLK_4_87 q1 ) ( DFFT_46__PIPL_n79 clk )
+ ROUTED M2 ( 2060000 1540000 ) ( * 1510000 ) ;
- net348
  ( SplitCLK_4_87 q0 ) ( DFFT_88__FPB_n235 clk )
+ ROUTED M2 ( 1920000 1510000 ) VIA12 
  NEW M1 ( 1920000 1510000 ) ( 2040000 * ) VIA12 
  NEW M2 ( 2040000 1510000 ) ( * 1540000 ) ;
- net349
  ( SplitCLK_4_86 q1 ) ( SplitCLK_4_189 a )
+ ROUTED M2 ( 2290000 1430000 ) ( * 1440000 ) VIA12 
  NEW M1 ( 2290000 1440000 ) ( 2350000 * ) VIA12 
  NEW M2 ( 2350000 1440000 ) ( * 1540000 ) ;
- net350
  ( SplitCLK_4_86 q0 ) ( SplitCLK_4_85 a )
+ ROUTED M2 ( 2270000 1580000 ) ( * 1570000 ) VIA12 
  NEW M1 ( 2270000 1570000 ) ( 2190000 * ) VIA12 
  NEW M2 ( 2190000 1570000 ) ( * 1540000 ) VIA12 
  NEW M1 ( 2190000 1540000 ) ( 2330000 * ) VIA12 ;
- net351
  ( SplitCLK_4_85 q1 ) ( DFFT_90__FPB_n237 clk )
+ ROUTED M2 ( 2290000 1540000 ) ( * 1510000 ) VIA12 
  NEW M1 ( 2290000 1510000 ) ( 2340000 * ) VIA12 ;
- net352
  ( SplitCLK_4_85 q0 ) ( DFFT_89__FPB_n236 clk )
+ ROUTED M2 ( 2200000 1510000 ) ( * 1520000 ) VIA12 
  NEW M1 ( 2200000 1520000 ) ( 2260000 * ) VIA12 
  NEW M2 ( 2260000 1520000 ) ( * 1540000 ) ( 2270000 * ) ;
- net353
  ( GCLK_Pad a ) ( SplitCLK_0_211 a )
+ ROUTED M1 ( 1620000 50000 ) ( 1360000 * ) VIA12 
  NEW M2 ( 1360000 50000 ) ( * 1020000 ) ;
END NETS

END DESIGN
