Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 11:10:33 2024
| Host         : Titan-I7 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -file finn_design_wrapper_utilization_synth.rpt -pb finn_design_wrapper_utilization_synth.pb
| Design       : finn_design_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| CLB LUTs*               |    0 |     0 |          0 |    230400 |  0.00 |
|   LUT as Logic          |    0 |     0 |          0 |    230400 |  0.00 |
|   LUT as Memory         |    0 |     0 |          0 |    101760 |  0.00 |
| CLB Registers           |    0 |     0 |          0 |    460800 |  0.00 |
|   Register as Flip Flop |    0 |     0 |          0 |    460800 |  0.00 |
|   Register as Latch     |    0 |     0 |          0 |    460800 |  0.00 |
| CARRY8                  |    0 |     0 |          0 |     28800 |  0.00 |
| F7 Muxes                |    0 |     0 |          0 |    115200 |  0.00 |
| F8 Muxes                |    0 |     0 |          0 |     57600 |  0.00 |
| F9 Muxes                |    0 |     0 |          0 |     28800 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       312 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       312 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       624 |  0.00 |
| URAM           |    0 |     0 |          0 |        96 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1728 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |   30 |     0 |          0 |       360 |  8.33 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    0 |     0 |          0 |       208 |  0.00 |
| BUFGCE_DIV |    0 |     0 |          0 |        32 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |       144 |  0.00 |
| BUFG_PS    |    0 |     0 |          0 |        96 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |        64 |  0.00 |
| PLL        |    0 |     0 |          0 |        16 |  0.00 |
| MMCM       |    0 |     0 |          0 |         8 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        20 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         5 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        10 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        10 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
| VCU             |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| INBUF    |   20 |                 I/O |
| IBUFCTRL |   20 |              Others |
| OBUF     |   10 |                 I/O |
+----------+------+---------------------+


9. Black Boxes
--------------

+--------------------------------------------------+------+
|                     Ref Name                     | Used |
+--------------------------------------------------+------+
| finn_design_fifo_8                               |    1 |
| finn_design_fifo_7                               |    1 |
| finn_design_fifo_6                               |    1 |
| finn_design_fifo_5                               |    1 |
| finn_design_fifo_4                               |    1 |
| finn_design_fifo_3                               |    1 |
| finn_design_fifo_2                               |    1 |
| finn_design_fifo_1                               |    1 |
| finn_design_fifo_0                               |    1 |
| finn_design_Thresholding_rtl_8_0                 |    1 |
| finn_design_Thresholding_rtl_7_0                 |    1 |
| finn_design_Thresholding_rtl_6_0                 |    1 |
| finn_design_Thresholding_rtl_5_0                 |    1 |
| finn_design_Thresholding_rtl_4_0                 |    1 |
| finn_design_Thresholding_rtl_3_0                 |    1 |
| finn_design_Thresholding_rtl_2_0                 |    1 |
| finn_design_Thresholding_rtl_1_0                 |    1 |
| finn_design_Thresholding_rtl_0_0                 |    1 |
| finn_design_StreamingMaxPool_hls_6_0             |    1 |
| finn_design_StreamingMaxPool_hls_5_0             |    1 |
| finn_design_StreamingMaxPool_hls_4_0             |    1 |
| finn_design_StreamingMaxPool_hls_3_0             |    1 |
| finn_design_StreamingMaxPool_hls_2_0             |    1 |
| finn_design_StreamingMaxPool_hls_1_0             |    1 |
| finn_design_StreamingMaxPool_hls_0_0             |    1 |
| finn_design_StreamingFIFO_rtl_9_0                |    1 |
| finn_design_StreamingFIFO_rtl_8_0                |    1 |
| finn_design_StreamingFIFO_rtl_7_0                |    1 |
| finn_design_StreamingFIFO_rtl_6_4_0              |    1 |
| finn_design_StreamingFIFO_rtl_66_0               |    1 |
| finn_design_StreamingFIFO_rtl_65_0               |    1 |
| finn_design_StreamingFIFO_rtl_64_0               |    1 |
| finn_design_StreamingFIFO_rtl_63_0               |    1 |
| finn_design_StreamingFIFO_rtl_62_0               |    1 |
| finn_design_StreamingFIFO_rtl_61_0               |    1 |
| finn_design_StreamingFIFO_rtl_60_0               |    1 |
| finn_design_StreamingFIFO_rtl_5_0                |    1 |
| finn_design_StreamingFIFO_rtl_59_0               |    1 |
| finn_design_StreamingFIFO_rtl_58_0               |    1 |
| finn_design_StreamingFIFO_rtl_57_0               |    1 |
| finn_design_StreamingFIFO_rtl_56_0               |    1 |
| finn_design_StreamingFIFO_rtl_55_0               |    1 |
| finn_design_StreamingFIFO_rtl_54_0               |    1 |
| finn_design_StreamingFIFO_rtl_53_0               |    1 |
| finn_design_StreamingFIFO_rtl_52_0               |    1 |
| finn_design_StreamingFIFO_rtl_51_0               |    1 |
| finn_design_StreamingFIFO_rtl_50_0               |    1 |
| finn_design_StreamingFIFO_rtl_49_0               |    1 |
| finn_design_StreamingFIFO_rtl_48_0               |    1 |
| finn_design_StreamingFIFO_rtl_47_0               |    1 |
| finn_design_StreamingFIFO_rtl_46_0               |    1 |
| finn_design_StreamingFIFO_rtl_45_0               |    1 |
| finn_design_StreamingFIFO_rtl_44_0               |    1 |
| finn_design_StreamingFIFO_rtl_43_0               |    1 |
| finn_design_StreamingFIFO_rtl_42_0               |    1 |
| finn_design_StreamingFIFO_rtl_41_0               |    1 |
| finn_design_StreamingFIFO_rtl_40_0               |    1 |
| finn_design_StreamingFIFO_rtl_3_3_0              |    1 |
| finn_design_StreamingFIFO_rtl_3_2_0              |    1 |
| finn_design_StreamingFIFO_rtl_39_0               |    1 |
| finn_design_StreamingFIFO_rtl_38_0               |    1 |
| finn_design_StreamingFIFO_rtl_37_0               |    1 |
| finn_design_StreamingFIFO_rtl_36_0               |    1 |
| finn_design_StreamingFIFO_rtl_35_0               |    1 |
| finn_design_StreamingFIFO_rtl_34_0               |    1 |
| finn_design_StreamingFIFO_rtl_33_0               |    1 |
| finn_design_StreamingFIFO_rtl_32_0               |    1 |
| finn_design_StreamingFIFO_rtl_31_0               |    1 |
| finn_design_StreamingFIFO_rtl_30_0               |    1 |
| finn_design_StreamingFIFO_rtl_2_1_0              |    1 |
| finn_design_StreamingFIFO_rtl_29_0               |    1 |
| finn_design_StreamingFIFO_rtl_28_0               |    1 |
| finn_design_StreamingFIFO_rtl_27_0               |    1 |
| finn_design_StreamingFIFO_rtl_26_0               |    1 |
| finn_design_StreamingFIFO_rtl_25_0               |    1 |
| finn_design_StreamingFIFO_rtl_24_0               |    1 |
| finn_design_StreamingFIFO_rtl_23_0               |    1 |
| finn_design_StreamingFIFO_rtl_22_0               |    1 |
| finn_design_StreamingFIFO_rtl_21_0               |    1 |
| finn_design_StreamingFIFO_rtl_20_0               |    1 |
| finn_design_StreamingFIFO_rtl_1_1_0              |    1 |
| finn_design_StreamingFIFO_rtl_19_0               |    1 |
| finn_design_StreamingFIFO_rtl_18_0               |    1 |
| finn_design_StreamingFIFO_rtl_17_0               |    1 |
| finn_design_StreamingFIFO_rtl_16_0               |    1 |
| finn_design_StreamingFIFO_rtl_15_0               |    1 |
| finn_design_StreamingFIFO_rtl_14_0               |    1 |
| finn_design_StreamingFIFO_rtl_13_0               |    1 |
| finn_design_StreamingFIFO_rtl_12_0               |    1 |
| finn_design_StreamingFIFO_rtl_11_0               |    1 |
| finn_design_StreamingFIFO_rtl_10_0               |    1 |
| finn_design_StreamingFIFO_rtl_0_0                |    1 |
| finn_design_StreamingDataWidthConverter_rtl_9_0  |    1 |
| finn_design_StreamingDataWidthConverter_rtl_8_0  |    1 |
| finn_design_StreamingDataWidthConverter_rtl_7_0  |    1 |
| finn_design_StreamingDataWidthConverter_rtl_6_0  |    1 |
| finn_design_StreamingDataWidthConverter_rtl_5_0  |    1 |
| finn_design_StreamingDataWidthConverter_rtl_4_0  |    1 |
| finn_design_StreamingDataWidthConverter_rtl_3_0  |    1 |
| finn_design_StreamingDataWidthConverter_rtl_2_0  |    1 |
| finn_design_StreamingDataWidthConverter_rtl_23_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_22_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_21_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_20_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_1_0  |    1 |
| finn_design_StreamingDataWidthConverter_rtl_19_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_18_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_17_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_16_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_15_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_14_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_13_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_12_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_11_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_10_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_0_0  |    1 |
| finn_design_MVAU_rtl_9_wstrm_0                   |    1 |
| finn_design_MVAU_rtl_9_0                         |    1 |
| finn_design_MVAU_rtl_8_wstrm_0                   |    1 |
| finn_design_MVAU_rtl_8_0                         |    1 |
| finn_design_MVAU_rtl_7_wstrm_0                   |    1 |
| finn_design_MVAU_rtl_7_0                         |    1 |
| finn_design_MVAU_rtl_6_wstrm_0                   |    1 |
| finn_design_MVAU_rtl_6_0                         |    1 |
| finn_design_MVAU_rtl_5_wstrm_0                   |    1 |
| finn_design_MVAU_rtl_5_0                         |    1 |
| finn_design_MVAU_rtl_4_wstrm_0                   |    1 |
| finn_design_MVAU_rtl_4_0                         |    1 |
| finn_design_MVAU_rtl_3_wstrm_0                   |    1 |
| finn_design_MVAU_rtl_3_0                         |    1 |
| finn_design_MVAU_rtl_2_wstrm_0                   |    1 |
| finn_design_MVAU_rtl_2_0                         |    1 |
| finn_design_MVAU_rtl_1_wstrm_0                   |    1 |
| finn_design_MVAU_rtl_1_0                         |    1 |
| finn_design_MVAU_rtl_0_wstrm_0                   |    1 |
| finn_design_MVAU_rtl_0_0                         |    1 |
| finn_design_LabelSelect_hls_0_0                  |    1 |
| finn_design_FMPadding_rtl_6_0                    |    1 |
| finn_design_FMPadding_rtl_5_0                    |    1 |
| finn_design_FMPadding_rtl_4_0                    |    1 |
| finn_design_FMPadding_rtl_3_0                    |    1 |
| finn_design_FMPadding_rtl_2_0                    |    1 |
| finn_design_FMPadding_rtl_1_0                    |    1 |
| finn_design_FMPadding_rtl_0_0                    |    1 |
| finn_design_ConvolutionInputGenerator_rtl_6_0    |    1 |
| finn_design_ConvolutionInputGenerator_rtl_5_0    |    1 |
| finn_design_ConvolutionInputGenerator_rtl_4_0    |    1 |
| finn_design_ConvolutionInputGenerator_rtl_3_0    |    1 |
| finn_design_ConvolutionInputGenerator_rtl_2_0    |    1 |
| finn_design_ConvolutionInputGenerator_rtl_1_0    |    1 |
| finn_design_ConvolutionInputGenerator_rtl_0_0    |    1 |
| finn_design_ChannelwiseOp_hls_0_0                |    1 |
+--------------------------------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


