;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #0, -33
	JMZ @270, @1
	MOV -1, <-20
	JMZ @270, @1
	SUB @-127, 100
	SUB @0, @2
	DJN @270, @1
	SUB @0, @2
	SLT 20, @14
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	JMZ <-727, 140
	SUB -7, <-120
	SLT 20, @14
	SLT @-727, 140
	SUB @0, @2
	SUB #12, @200
	SUB @-127, 100
	ADD -207, <-120
	ADD 210, 60
	SPL <127, 106
	SPL <127, 106
	SUB 0, 101
	ADD 210, 60
	ADD 210, 60
	DJN -1, @-20
	DJN -1, @-20
	ADD 210, 60
	DAT #0, <2
	DAT #0, <2
	SUB @0, @2
	MOV -7, <-20
	MOV -7, <-20
	SUB 12, @10
	ADD #270, <1
	JMP 200, -402
	SPL @800, @94
	SPL @800, @94
	CMP #0, -33
	JMN <10, 0
	SPL 0, <753
	SPL 0, <753
	CMP -207, <-120
