
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: C:\lscc\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: 2119PC2

Implementation : impl1

# Written on Wed Feb 21 13:13:44 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                             Requested     Requested     Clock        Clock               Clock
Level     Clock                                                             Frequency     Period        Type         Group               Load 
----------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                            200.0 MHz     5.000         system       system_clkgroup     0    
                                                                                                                                              
0 -       mipi2parallel_top|ref_clk_i                                       200.0 MHz     5.000         inferred     (multiple)          160  
                                                                                                                                              
0 -       int_pll|CLKOS2_inferred_clock                                     200.0 MHz     5.000         inferred     (multiple)          2    
                                                                                                                                              
0 -       rx_dphy_dphy_wrapper_MIXEL_8s_ON_4s|clk_byte_o_inferred_clock     200.0 MHz     5.000         inferred     (multiple)          2    
                                                                                                                                              
0 -       rx_dphy_dphy_wrapper_MIXEL_8s_ON_4s|clk_hs_o_inferred_clock       200.0 MHz     5.000         inferred     (multiple)          2    
==============================================================================================================================================


Clock Load Summary
******************

                                                                  Clock     Source                                                                                                  Clock Pin                                          Non-clock Pin     Non-clock Pin
Clock                                                             Load      Pin                                                                                                     Seq Example                                        Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                            0         -                                                                                                       -                                                  -                 -            
                                                                                                                                                                                                                                                                      
mipi2parallel_top|ref_clk_i                                       160       ref_clk_i(port)                                                                                         ref_clk_rst_n_sync_r.C                             -                 -            
                                                                                                                                                                                                                                                                      
int_pll|CLKOS2_inferred_clock                                     2         int_pll_inst.PLLInst_0.CLKOS2(EHXPLLM)                                                                  mipi2parallel_inst.b2p_reset_pixel_n_sync_r.C      -                 -            
                                                                                                                                                                                                                                                                      
rx_dphy_dphy_wrapper_MIXEL_8s_ON_4s|clk_byte_o_inferred_clock     2         mipi2parallel_inst.rx_dphy_inst.dphy_rx_inst.u_dphy_wrapper.MIXEL\.mixel_dphy.HSBYTECLKD(MIPIDPHYA)     mipi2parallel_inst.rx_reset_byte_n_sync_r.C        -                 -            
                                                                                                                                                                                                                                                                      
rx_dphy_dphy_wrapper_MIXEL_8s_ON_4s|clk_hs_o_inferred_clock       2         mipi2parallel_inst.rx_dphy_inst.dphy_rx_inst.u_dphy_wrapper.MIXEL\.mixel_dphy.CLKHSBYTE(MIPIDPHYA)      mipi2parallel_inst.rx_reset_byte_fr_n_sync_r.C     -                 -            
======================================================================================================================================================================================================================================================================
