Running in Lattice mode

Starting:    C:\lscc\iCEcube2.2017.08\synpbase\bin64\mbin\synplify.exe
Install:     C:\lscc\iCEcube2.2017.08\synpbase
Hostname:    DESKTOP-9KIQGMV
Date:        Sat Dec 26 17:11:21 2020
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro lattice_syn.prj
ProductType: synplify_pro




Copied C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\lattice.srr to C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\backup\lattice.srr
log file: "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\lattice.srr"
Running: lattice_Implmnt in foreground

Running lattice_syn|lattice_Implmnt

Running: compile (Compile) on lattice_syn|lattice_Implmnt
# Sat Dec 26 17:11:21 2020

Running: compile_flow (Compile Process) on lattice_syn|lattice_Implmnt
# Sat Dec 26 17:11:21 2020

Running: compiler (Compile Input) on lattice_syn|lattice_Implmnt
# Sat Dec 26 17:11:21 2020
Copied C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\synwork\lattice_comp.srs to C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\lattice.srs

compiler completed
# Sat Dec 26 17:11:23 2020

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on lattice_syn|lattice_Implmnt
# Sat Dec 26 17:11:23 2020

multi_srs_gen completed
# Sat Dec 26 17:11:23 2020

Return Code: 0
Run Time:00h:00m:00s
Copied C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\synwork\lattice_mult.srs to C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\lattice.srs
Complete: Compile Process on lattice_syn|lattice_Implmnt

Running: premap (Pre-mapping) on lattice_syn|lattice_Implmnt
# Sat Dec 26 17:11:23 2020

premap completed with warnings
# Sat Dec 26 17:11:24 2020

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on lattice_syn|lattice_Implmnt

Running: map (Map) on lattice_syn|lattice_Implmnt
# Sat Dec 26 17:11:24 2020

Running: fpga_mapper (Map & Optimize) on lattice_syn|lattice_Implmnt
# Sat Dec 26 17:11:24 2020
Copied C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\synwork\lattice_m.srm to C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\lattice.srm

fpga_mapper completed with warnings
# Sat Dec 26 17:11:25 2020

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on lattice_syn|lattice_Implmnt
Complete: Logic Synthesis on lattice_syn|lattice_Implmnt
New HDL Analyst: enabled
exit status=0
